/*
; stm32H747_CM4_otg2_hs_pwrclk.
; =============================

; SPDX-License-Identifier: MIT

;------------------------------------------------------------------------
; Author:	Generated using the .svd description	The 2025-01-01
; Modifs:
;
; Project:	uKOS-X
; Goal:		stm32H747_CM4_otg2_hs_pwrclk equates.
;
;   (c) 2025-20xx, Edo. Franzi
;   --------------------------
;                                              __ ______  _____
;   Edo. Franzi                         __  __/ //_/ __ \/ ___/
;   5-Route de Cheseaux                / / / / ,< / / / /\__ \
;   CH 1400 Cheseaux-NorÃ©az           / /_/ / /| / /_/ /___/ /
;                                     \__,_/_/ |_\____//____/
;   edo.franzi@ukos.ch
;
;   Description: Lightweight, real-time multitasking operating
;   system for embedded microcontroller and DSP-based systems.
;
;   Permission is hereby granted, free of charge, to any person
;   obtaining a copy of this software and associated documentation
;   files (the "Software"), to deal in the Software without restriction,
;   including without limitation the rights to use, copy, modify,
;   merge, publish, distribute, sublicense, and/or sell copies of the
;   Software, and to permit persons to whom the Software is furnished
;   to do so, subject to the following conditions:
;
;   The above copyright notice and this permission notice shall be
;   included in all copies or substantial portions of the Software.
;
;   THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
;   EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
;   MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
;   NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
;   BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
;   ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
;   CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
;   SOFTWARE.
;
;------------------------------------------------------------------------
*/

#pragma	once

// OTG2_HS_PWRCLK address definitions
// ----------------------------------

typedef struct {
	volatile	uint32_t	OTG_HS_PCGCR;
} OTG2_HS_PWRCLK_TypeDef;

#if (defined(__cplusplus))
#define	OTG2_HS_PWRCLK	reinterpret_cast<OTG2_HS_PWRCLK_TypeDef *>(0x40080E00u)

#else
#define	OTG2_HS_PWRCLK	((OTG2_HS_PWRCLK_TypeDef *)0x40080E00u)
#endif

// OTG_HS_PCGCR Configuration

#define	OTG2_HS_PWRCLK_OTG_HS_PCGCR_PHYSUSP		(0x1u<<4)
#define	OTG2_HS_PWRCLK_OTG_HS_PCGCR_GATEHCLK	(0x1u<<1)
#define	OTG2_HS_PWRCLK_OTG_HS_PCGCR_STPPCLK		(0x1u<<0)
