Protel Design System Design Rule Check
PCB File : E:\Workspace\PCBAProject\TemperatureTransducer\betaV2.2.PcbDoc
Date     : 2021/4/23
Time     : 18:44:17

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=Yes) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.203mm) (Max=1.016mm) (Preferred=0.203mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad C10-1(43.528mm,48.133mm) on Top Layer And Via (42.164mm,47.117mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad C10-1(43.528mm,48.133mm) on Top Layer And Via (42.164mm,48.006mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.099mm < 0.254mm) Between Pad C10-1(43.528mm,48.133mm) on Top Layer And Via (42.164mm,48.895mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.099mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.248mm < 0.254mm) Between Pad C14-1(13.462mm,20.32mm) on Top Layer And Pad U3-3(11.049mm,18.429mm) on Top Layer [Top Solder] Mask Sliver [0.248mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad C18-1(56.023mm,38.608mm) on Top Layer And Via (57.15mm,37.338mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.254mm) Between Pad C18-1(56.023mm,38.608mm) on Top Layer And Via (57.15mm,38.608mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad C18-2(53.975mm,38.608mm) on Top Layer And Via (53.213mm,40.005mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.19mm < 0.254mm) Between Pad C22-1(36.703mm,28.194mm) on Top Layer And Via (37.973mm,27.178mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.19mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad C22-1(36.703mm,28.194mm) on Top Layer And Via (37.973mm,28.067mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad C22-2(34.655mm,28.194mm) on Top Layer And Via (33.528mm,26.924mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C22-2(34.655mm,28.194mm) on Top Layer And Via (34.29mm,26.924mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C28-1(68.961mm,96.901mm) on Top Layer And Via (68.58mm,94.996mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C28-2(66.261mm,96.901mm) on Top Layer And Via (66.548mm,94.996mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C29-1(68.58mm,93.599mm) on Top Layer And Via (68.58mm,94.996mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C29-2(66.532mm,93.599mm) on Top Layer And Via (66.548mm,94.996mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C30-2(61.214mm,84.836mm) on Top Layer And Via (61.087mm,86.233mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C31-2(61.238mm,78.232mm) on Top Layer And Via (61.214mm,79.502mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad C3-2(34.925mm,87.249mm) on Top Layer And Via (36.322mm,86.614mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad C3-2(34.925mm,87.249mm) on Top Layer And Via (36.322mm,87.376mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mm < 0.254mm) Between Pad C3-2(34.925mm,87.249mm) on Top Layer And Via (36.322mm,88.011mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.132mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C32-2(61.087mm,88.138mm) on Top Layer And Via (61.087mm,86.233mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C33-1(63.811mm,81.407mm) on Top Layer And Via (63.754mm,83.312mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C33-2(61.111mm,81.407mm) on Top Layer And Via (61.214mm,79.502mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.009mm < 0.254mm) Between Pad C36-2(20.066mm,68.199mm) on Top Layer And Via (20.066mm,69.461mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.009mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad C37-2(20.082mm,70.739mm) on Top Layer And Via (20.066mm,69.461mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C39-2(20.066mm,75.819mm) on Top Layer And Via (20.066mm,77.089mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C40-2(20.066mm,78.359mm) on Top Layer And Via (20.066mm,77.089mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C45-2(20.066mm,88.519mm) on Top Layer And Via (19.768mm,89.916mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C47-2(57.166mm,69.342mm) on Top Layer And Via (57.658mm,67.945mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.005mm < 0.254mm) Between Pad C49-1(60.198mm,57.912mm) on Top Layer And Via (61.468mm,57.912mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.005mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C50-1(50.419mm,50.292mm) on Top Layer And Via (50.419mm,48.387mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C50-2(53.119mm,50.292mm) on Top Layer And Via (53.086mm,48.387mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C54-2(20.209mm,44.069mm) on Top Layer And Via (20.209mm,42.799mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C55-2(20.209mm,41.529mm) on Top Layer And Via (20.209mm,42.799mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C57-2(20.193mm,36.449mm) on Top Layer And Via (20.193mm,35.179mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C58-2(20.193mm,33.909mm) on Top Layer And Via (20.193mm,35.179mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.254mm) Between Pad C59-2(62.595mm,57.912mm) on Top Layer And Via (61.468mm,57.912mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C60-1(52.848mm,47.117mm) on Top Layer And Via (53.086mm,48.387mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C60-2(50.8mm,47.117mm) on Top Layer And Via (50.419mm,48.387mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.165mm < 0.254mm) Between Pad C6-2(17.178mm,13.335mm) on Top Layer And Via (18.415mm,15.113mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.165mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.226mm < 0.254mm) Between Pad C6-2(17.178mm,13.335mm) on Top Layer And Via (18.669mm,12.573mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.226mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.226mm < 0.254mm) Between Pad C6-2(17.178mm,13.335mm) on Top Layer And Via (18.669mm,13.843mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.226mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C62-1(34.687mm,59.944mm) on Top Layer And Via (34.671mm,61.214mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C64-2(29.829mm,48.387mm) on Top Layer And Via (29.845mm,50.292mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C64-2(29.829mm,48.387mm) on Top Layer And Via (30.226mm,46.482mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C66-2(30.337mm,51.689mm) on Top Layer And Via (29.845mm,50.292mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C67-1(30.861mm,64.643mm) on Top Layer And Via (30.496mm,62.873mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad C67-1(30.861mm,64.643mm) on Top Layer And Via (31.623mm,62.865mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.041mm < 0.254mm) Between Pad C67-2(28.161mm,64.643mm) on Top Layer And Via (27.178mm,62.865mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.041mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.025mm < 0.254mm) Between Pad C67-2(28.161mm,64.643mm) on Top Layer And Via (28.194mm,62.865mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.025mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.152mm < 0.254mm) Between Pad C68-1(30.496mm,61.468mm) on Top Layer And Via (30.496mm,62.873mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.152mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C68-2(28.448mm,61.468mm) on Top Layer And Via (28.194mm,62.865mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.069mm < 0.254mm) Between Pad C69-2(26.416mm,29.083mm) on Top Layer And Via (27.559mm,30.099mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.069mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C70-1(26.432mm,34.544mm) on Top Layer And Via (26.289mm,35.941mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad C74-2(37.084mm,44.577mm) on Top Layer And Via (38.354mm,44.577mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C75-1(58.674mm,46.609mm) on Top Layer And Via (58.674mm,47.879mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad C75-2(56.626mm,46.609mm) on Top Layer And Via (56.388mm,45.339mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad C76-1(35.814mm,54.229mm) on Top Layer And Via (35.814mm,52.832mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.054mm < 0.254mm) Between Pad C76-2(33.766mm,54.229mm) on Top Layer And Via (32.639mm,55.245mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.054mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad D22-2(74.041mm,47.498mm) on Top Layer And Via (73.914mm,48.768mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.254mm) Between Pad D28-1(9.614mm,32.385mm) on Top Layer And Via (10.541mm,32.385mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.158mm < 0.254mm) Between Pad D9-1(9.614mm,69.088mm) on Top Layer And Via (10.676mm,69.08mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.158mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q1-1(28.321mm,92.583mm) on Top Layer And Pad Q1-2(27.371mm,90.424mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q1-1(28.321mm,92.583mm) on Top Layer And Pad Q1-3(29.271mm,90.424mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Pad Q1-1(28.321mm,92.583mm) on Top Layer And Pad R6-2(30.48mm,94.742mm) on Top Layer [Top Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.235mm < 0.254mm) Between Pad Q1-2(27.371mm,90.424mm) on Top Layer And Via (26.289mm,89.154mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.235mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.232mm < 0.254mm) Between Pad Q1-2(27.371mm,90.424mm) on Top Layer And Via (28.448mm,89.154mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.232mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.072mm < 0.254mm) Between Pad Q1-3(29.271mm,90.424mm) on Top Layer And Via (28.448mm,89.154mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.072mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q2-1(61.849mm,53.848mm) on Top Layer And Pad Q2-2(60.899mm,51.689mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q2-1(61.849mm,53.848mm) on Top Layer And Pad Q2-3(62.799mm,51.689mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q3-1(67.503mm,53.594mm) on Top Layer And Pad Q3-2(68.453mm,55.753mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.188mm < 0.254mm) Between Pad Q3-1(67.503mm,53.594mm) on Top Layer And Via (66.611mm,52.23mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.188mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q3-2(68.453mm,55.753mm) on Top Layer And Pad Q3-3(69.403mm,53.594mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q4-1(74.549mm,76.835mm) on Top Layer And Pad Q4-2(73.599mm,74.676mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad Q4-1(74.549mm,76.835mm) on Top Layer And Pad Q4-3(75.499mm,74.676mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R10-2(50.927mm,94.615mm) on Top Layer And Via (50.927mm,96.012mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R11-1(44.18mm,59.69mm) on Top Layer And Via (44.196mm,60.96mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Pad R11-2(46.228mm,59.69mm) on Top Layer And Via (47.498mm,58.547mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R12-2(50.943mm,97.282mm) on Top Layer And Via (50.927mm,96.012mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R13-1(44.18mm,62.357mm) on Top Layer And Via (44.196mm,60.96mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R13-2(46.228mm,62.357mm) on Top Layer And Via (46.101mm,63.627mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R16-2(24.241mm,86.995mm) on Top Layer And Via (24.638mm,88.392mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R17-1(28.591mm,84.455mm) on Top Layer And Via (28.575mm,83.058mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R21-1(70.104mm,83.185mm) on Top Layer And Via (70.104mm,81.915mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R3-2(53.61mm,54.737mm) on Top Layer And Via (54.102mm,56.134mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.144mm < 0.254mm) Between Pad R39-1(67.675mm,69.342mm) on Top Layer And Via (67.691mm,70.739mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.144mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad R43-2(46.228mm,41.529mm) on Top Layer And Via (47.498mm,42.164mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R53-1(15.367mm,54.356mm) on Top Layer And Via (15.494mm,55.626mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.254mm) Between Pad R6-1(32.528mm,94.742mm) on Top Layer And Via (33.655mm,94.742mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R62-1(26.416mm,37.211mm) on Top Layer And Via (26.289mm,35.941mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R69-1(58.69mm,49.149mm) on Top Layer And Via (58.674mm,47.879mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.167mm < 0.254mm) Between Pad R70-2(53.721mm,59.817mm) on Top Layer And Via (54.991mm,59.817mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.167mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.195mm < 0.254mm) Between Pad R7-1(34.782mm,90.932mm) on Top Layer And Via (33.655mm,92.202mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.195mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad R71-2(56.626mm,44.069mm) on Top Layer And Via (56.388mm,45.339mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-1(29.563mm,58.99mm) on Top Layer And Pad U14-2(29.063mm,58.99mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U14-1(29.563mm,58.99mm) on Top Layer And Pad U14-32(30.288mm,58.265mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-10(25.338mm,57.765mm) on Top Layer And Pad U14-11(25.338mm,57.265mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-10(25.338mm,57.765mm) on Top Layer And Pad U14-9(25.338mm,58.265mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-11(25.338mm,57.265mm) on Top Layer And Pad U14-12(25.338mm,56.765mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-12(25.338mm,56.765mm) on Top Layer And Pad U14-13(25.338mm,56.265mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-13(25.338mm,56.265mm) on Top Layer And Pad U14-14(25.338mm,55.765mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-14(25.338mm,55.765mm) on Top Layer And Pad U14-15(25.338mm,55.265mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-15(25.338mm,55.265mm) on Top Layer And Pad U14-16(25.338mm,54.765mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U14-16(25.338mm,54.765mm) on Top Layer And Pad U14-17(26.063mm,54.04mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-17(26.063mm,54.04mm) on Top Layer And Pad U14-18(26.563mm,54.04mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-18(26.563mm,54.04mm) on Top Layer And Pad U14-19(27.063mm,54.04mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-19(27.063mm,54.04mm) on Top Layer And Pad U14-20(27.563mm,54.04mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-2(29.063mm,58.99mm) on Top Layer And Pad U14-3(28.563mm,58.99mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-20(27.563mm,54.04mm) on Top Layer And Pad U14-21(28.063mm,54.04mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-21(28.063mm,54.04mm) on Top Layer And Pad U14-22(28.563mm,54.04mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-22(28.563mm,54.04mm) on Top Layer And Pad U14-23(29.063mm,54.04mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-23(29.063mm,54.04mm) on Top Layer And Pad U14-24(29.563mm,54.04mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U14-24(29.563mm,54.04mm) on Top Layer And Pad U14-25(30.288mm,54.765mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad U14-24(29.563mm,54.04mm) on Top Layer And Via (30.353mm,53.996mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-25(30.288mm,54.765mm) on Top Layer And Pad U14-26(30.288mm,55.265mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.126mm < 0.254mm) Between Pad U14-25(30.288mm,54.765mm) on Top Layer And Via (30.353mm,53.996mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.126mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-26(30.288mm,55.265mm) on Top Layer And Pad U14-27(30.288mm,55.765mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-27(30.288mm,55.765mm) on Top Layer And Pad U14-28(30.288mm,56.265mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-28(30.288mm,56.265mm) on Top Layer And Pad U14-29(30.288mm,56.765mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-29(30.288mm,56.765mm) on Top Layer And Pad U14-30(30.288mm,57.265mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-3(28.563mm,58.99mm) on Top Layer And Pad U14-4(28.063mm,58.99mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-30(30.288mm,57.265mm) on Top Layer And Pad U14-31(30.288mm,57.765mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-31(30.288mm,57.765mm) on Top Layer And Pad U14-32(30.288mm,58.265mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-4(28.063mm,58.99mm) on Top Layer And Pad U14-5(27.563mm,58.99mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-5(27.563mm,58.99mm) on Top Layer And Pad U14-6(27.063mm,58.99mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-6(27.063mm,58.99mm) on Top Layer And Pad U14-7(26.563mm,58.99mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U14-7(26.563mm,58.99mm) on Top Layer And Pad U14-8(26.063mm,58.99mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U14-8(26.063mm,58.99mm) on Top Layer And Pad U14-9(25.338mm,58.265mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-1(49.335mm,44.958mm) on Top Layer And Pad U15-12(51.435mm,43.942mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-1(49.335mm,44.958mm) on Top Layer And Pad U15-2(49.335mm,44.45mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U15-10(53.526mm,44.958mm) on Top Layer And Pad U15-12(51.435mm,43.942mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-10(53.526mm,44.958mm) on Top Layer And Pad U15-9(53.526mm,44.45mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-12(51.435mm,43.942mm) on Top Layer And Pad U15-2(49.335mm,44.45mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-12(51.435mm,43.942mm) on Top Layer And Pad U15-3(49.335mm,43.942mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-12(51.435mm,43.942mm) on Top Layer And Pad U15-4(49.335mm,43.434mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-12(51.435mm,43.942mm) on Top Layer And Pad U15-5(49.335mm,42.926mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad U15-12(51.435mm,43.942mm) on Top Layer And Pad U15-6(53.535mm,42.926mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U15-12(51.435mm,43.942mm) on Top Layer And Pad U15-7(53.526mm,43.434mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U15-12(51.435mm,43.942mm) on Top Layer And Pad U15-8(53.526mm,43.942mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.148mm < 0.254mm) Between Pad U15-12(51.435mm,43.942mm) on Top Layer And Pad U15-9(53.526mm,44.45mm) on Top Layer [Top Solder] Mask Sliver [0.148mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-2(49.335mm,44.45mm) on Top Layer And Pad U15-3(49.335mm,43.942mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-3(49.335mm,43.942mm) on Top Layer And Pad U15-4(49.335mm,43.434mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-4(49.335mm,43.434mm) on Top Layer And Pad U15-5(49.335mm,42.926mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-6(53.535mm,42.926mm) on Top Layer And Pad U15-7(53.526mm,43.434mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-7(53.526mm,43.434mm) on Top Layer And Pad U15-8(53.526mm,43.942mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.035mm < 0.254mm) Between Pad U15-8(53.526mm,43.942mm) on Top Layer And Pad U15-9(53.526mm,44.45mm) on Top Layer [Top Solder] Mask Sliver [0.035mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Via (10.033mm,28.448mm) from Top Layer to Bottom Layer And Via (11.049mm,28.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.244mm] / [Bottom Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (10.668mm,22.352mm) from Top Layer to Bottom Layer And Via (11.684mm,22.352mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (11.684mm,22.352mm) from Top Layer to Bottom Layer And Via (11.684mm,23.241mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (11.684mm,22.352mm) from Top Layer to Bottom Layer And Via (12.573mm,22.352mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (11.684mm,23.241mm) from Top Layer to Bottom Layer And Via (12.573mm,23.241mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (12.573mm,22.352mm) from Top Layer to Bottom Layer And Via (12.573mm,23.241mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (12.573mm,23.241mm) from Top Layer to Bottom Layer And Via (12.573mm,24.13mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (16.002mm,25.4mm) from Top Layer to Bottom Layer And Via (16.002mm,26.289mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (16.002mm,26.289mm) from Top Layer to Bottom Layer And Via (16.002mm,27.178mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (16.764mm,25.4mm) from Top Layer to Bottom Layer And Via (16.764mm,26.289mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (16.764mm,26.289mm) from Top Layer to Bottom Layer And Via (16.764mm,27.178mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (17.399mm,25.4mm) from Top Layer to Bottom Layer And Via (17.399mm,26.289mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (17.399mm,26.289mm) from Top Layer to Bottom Layer And Via (17.399mm,27.178mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Via (18.669mm,13.843mm) from Top Layer to Bottom Layer And Via (19.558mm,13.335mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm] / [Bottom Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.164mm < 0.254mm) Between Via (18.669mm,13.843mm) from Top Layer to Bottom Layer And Via (19.558mm,14.224mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.164mm] / [Bottom Solder] Mask Sliver [0.164mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (19.558mm,13.335mm) from Top Layer to Bottom Layer And Via (19.558mm,14.224mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (19.558mm,14.224mm) from Top Layer to Bottom Layer And Via (19.558mm,15.113mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (27.178mm,62.865mm) from Top Layer to Bottom Layer And Via (28.194mm,62.865mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.221mm < 0.254mm) Between Via (29.337mm,50.038mm) from Top Layer to Bottom Layer And Via (30.353mm,49.911mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.221mm] / [Bottom Solder] Mask Sliver [0.221mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.223mm < 0.254mm) Between Via (29.337mm,50.689mm) from Top Layer to Bottom Layer And Via (30.353mm,50.546mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.223mm] / [Bottom Solder] Mask Sliver [0.223mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (29.718mm,87.884mm) from Top Layer to Bottom Layer And Via (30.353mm,87.249mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (30.226mm,46.482mm) from Top Layer to Bottom Layer And Via (30.861mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.231mm < 0.254mm) Between Via (30.353mm,53.996mm) from Top Layer to Bottom Layer And Via (31.242mm,53.467mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.231mm] / [Bottom Solder] Mask Sliver [0.231mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Via (30.353mm,87.249mm) from Top Layer to Bottom Layer And Via (31.115mm,87.884mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm] / [Bottom Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (30.48mm,13.335mm) from Top Layer to Bottom Layer And Via (30.48mm,14.351mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Via (30.48mm,13.335mm) from Top Layer to Bottom Layer And Via (31.242mm,12.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm] / [Bottom Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (30.861mm,44.831mm) from Top Layer to Bottom Layer And Via (30.861mm,45.847mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.244mm < 0.254mm) Between Via (30.861mm,44.831mm) from Top Layer to Bottom Layer And Via (31.115mm,43.815mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.244mm] / [Bottom Solder] Mask Sliver [0.244mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (31.115mm,43.815mm) from Top Layer to Bottom Layer And Via (32.004mm,43.815mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (31.242mm,12.7mm) from Top Layer to Bottom Layer And Via (32.258mm,12.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.121mm < 0.254mm) Between Via (31.623mm,62.865mm) from Top Layer to Bottom Layer And Via (31.877mm,61.976mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.121mm] / [Bottom Solder] Mask Sliver [0.121mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (31.623mm,62.865mm) from Top Layer to Bottom Layer And Via (32.639mm,62.865mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (32.004mm,43.815mm) from Top Layer to Bottom Layer And Via (32.004mm,44.831mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (32.004mm,44.831mm) from Top Layer to Bottom Layer And Via (32.004mm,45.72mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (32.258mm,12.7mm) from Top Layer to Bottom Layer And Via (33.274mm,12.7mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (32.639mm,62.865mm) from Top Layer to Bottom Layer And Via (33.655mm,62.865mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (33.02mm,63.5mm) from Top Layer to Bottom Layer And Via (33.655mm,62.865mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.189mm < 0.254mm) Between Via (34.417mm,12.7mm) from Top Layer to Bottom Layer And Via (35.179mm,13.335mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.189mm] / [Bottom Solder] Mask Sliver [0.189mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (34.544mm,67.056mm) from Top Layer to Bottom Layer And Via (34.544mm,68.072mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (34.544mm,67.056mm) from Top Layer to Bottom Layer And Via (35.179mm,66.421mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (34.544mm,68.072mm) from Top Layer to Bottom Layer And Via (35.179mm,67.437mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.01mm < 0.254mm) Between Via (35.179mm,13.335mm) from Top Layer to Bottom Layer And Via (35.687mm,13.97mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.01mm] / [Bottom Solder] Mask Sliver [0.01mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (35.179mm,66.421mm) from Top Layer to Bottom Layer And Via (35.179mm,67.437mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.113mm < 0.254mm) Between Via (35.179mm,66.421mm) from Top Layer to Bottom Layer And Via (35.687mm,65.659mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.113mm] / [Bottom Solder] Mask Sliver [0.113mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.095mm < 0.254mm) Between Via (35.179mm,67.437mm) from Top Layer to Bottom Layer And Via (35.814mm,66.802mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.095mm] / [Bottom Solder] Mask Sliver [0.095mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.031mm < 0.254mm) Between Via (37.846mm,97.536mm) from Top Layer to Bottom Layer And Via (37.879mm,96.702mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.031mm] / [Bottom Solder] Mask Sliver [0.031mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (37.973mm,27.178mm) from Top Layer to Bottom Layer And Via (37.973mm,28.067mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (42.164mm,47.117mm) from Top Layer to Bottom Layer And Via (42.164mm,48.006mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (42.164mm,48.006mm) from Top Layer to Bottom Layer And Via (42.164mm,48.895mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.213mm < 0.254mm) Between Via (52.197mm,40.005mm) from Top Layer to Bottom Layer And Via (53.213mm,40.005mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.213mm] / [Bottom Solder] Mask Sliver [0.213mm]
Rule Violations :196

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Arc (26.416mm,96.774mm) on Top Overlay And Pad Q1-1(28.321mm,92.583mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Arc (31.877mm,39.497mm) on Top Overlay And Pad R61-1(30.607mm,38.227mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Arc (50.605mm,45.085mm) on Top Overlay And Pad U15-12(51.435mm,43.942mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Arc (59.436mm,41.148mm) on Top Overlay And Pad R74-1(60.706mm,39.878mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Arc (59.69mm,49.739mm) on Top Overlay And Pad Q2-2(60.899mm,51.689mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.021mm < 0.254mm) Between Arc (70.739mm,80.01mm) on Top Overlay And Pad R55-1(69.469mm,78.74mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.021mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Arc (75.565mm,20.828mm) on Top Overlay And Pad L1-1(75.692mm,16.383mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C10-1(43.528mm,48.133mm) on Top Layer And Track (43.02mm,46.609mm)(43.274mm,46.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C10-1(43.528mm,48.133mm) on Top Layer And Track (43.02mm,49.657mm)(43.02mm,49.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C10-2(46.228mm,48.133mm) on Top Layer And Track (46.957mm,46.355mm)(46.957mm,46.609mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C10-2(46.228mm,48.133mm) on Top Layer And Track (46.957mm,49.657mm)(46.957mm,49.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C11-1(44.417mm,16.129mm) on Top Layer And Track (43.909mm,14.605mm)(44.163mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C11-1(44.417mm,16.129mm) on Top Layer And Track (43.909mm,17.653mm)(43.909mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C11-2(47.117mm,16.129mm) on Top Layer And Track (47.846mm,14.351mm)(47.846mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C11-2(47.117mm,16.129mm) on Top Layer And Track (47.846mm,17.653mm)(47.846mm,17.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C14-1(13.462mm,20.32mm) on Top Layer And Track (12.954mm,18.796mm)(13.208mm,18.542mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C14-1(13.462mm,20.32mm) on Top Layer And Track (12.954mm,21.844mm)(12.954mm,22.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C14-2(16.162mm,20.32mm) on Top Layer And Track (16.891mm,18.542mm)(16.891mm,18.796mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C14-2(16.162mm,20.32mm) on Top Layer And Track (16.891mm,21.844mm)(16.891mm,22.098mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C16-1(33.241mm,24.892mm) on Top Layer And Track (32.733mm,23.368mm)(32.987mm,23.114mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C16-1(33.241mm,24.892mm) on Top Layer And Track (32.733mm,26.416mm)(32.733mm,26.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C16-2(35.941mm,24.892mm) on Top Layer And Track (36.67mm,23.114mm)(36.67mm,23.368mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C16-2(35.941mm,24.892mm) on Top Layer And Track (36.67mm,26.416mm)(36.67mm,26.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C17-1(57.023mm,35.179mm) on Top Layer And Track (57.277mm,36.957mm)(57.531mm,36.703mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C17-1(57.023mm,35.179mm) on Top Layer And Track (57.531mm,33.401mm)(57.531mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C17-2(54.323mm,35.179mm) on Top Layer And Track (53.594mm,33.401mm)(53.594mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C17-2(54.323mm,35.179mm) on Top Layer And Track (53.594mm,36.703mm)(53.594mm,36.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C20-1(50.165mm,35.306mm) on Top Layer And Track (50.419mm,37.084mm)(50.673mm,36.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C20-1(50.165mm,35.306mm) on Top Layer And Track (50.673mm,33.528mm)(50.673mm,33.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C20-2(47.465mm,35.306mm) on Top Layer And Track (46.736mm,33.528mm)(46.736mm,33.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C20-2(47.465mm,35.306mm) on Top Layer And Track (46.736mm,36.83mm)(46.736mm,37.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C23-1(50.96mm,90.932mm) on Top Layer And Text "C23" (52.705mm,89.789mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C23-1(50.96mm,90.932mm) on Top Layer And Track (51.214mm,92.71mm)(51.468mm,92.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C23-1(50.96mm,90.932mm) on Top Layer And Track (51.468mm,89.154mm)(51.468mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C23-2(48.26mm,90.932mm) on Top Layer And Track (47.531mm,89.154mm)(47.531mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C23-2(48.26mm,90.932mm) on Top Layer And Track (47.531mm,92.456mm)(47.531mm,92.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C26-1(35.179mm,95.123mm) on Top Layer And Track (34.671mm,93.599mm)(34.925mm,93.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C26-1(35.179mm,95.123mm) on Top Layer And Track (34.671mm,96.647mm)(34.671mm,96.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C26-2(37.879mm,95.123mm) on Top Layer And Track (38.608mm,93.345mm)(38.608mm,93.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C26-2(37.879mm,95.123mm) on Top Layer And Track (38.608mm,96.647mm)(38.608mm,96.901mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C28-1(68.961mm,96.901mm) on Top Layer And Text "C28" (70.739mm,96.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C28-1(68.961mm,96.901mm) on Top Layer And Track (69.215mm,98.679mm)(69.469mm,98.425mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C28-1(68.961mm,96.901mm) on Top Layer And Track (69.469mm,95.123mm)(69.469mm,95.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C28-2(66.261mm,96.901mm) on Top Layer And Track (65.532mm,95.123mm)(65.532mm,95.377mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C28-2(66.261mm,96.901mm) on Top Layer And Track (65.532mm,98.425mm)(65.532mm,98.679mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C3-1(32.225mm,87.249mm) on Top Layer And Track (31.717mm,85.725mm)(31.971mm,85.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C3-1(32.225mm,87.249mm) on Top Layer And Track (31.717mm,88.773mm)(31.717mm,89.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C3-2(34.925mm,87.249mm) on Top Layer And Track (35.654mm,85.471mm)(35.654mm,85.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C3-2(34.925mm,87.249mm) on Top Layer And Track (35.654mm,88.773mm)(35.654mm,89.027mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C32-1(63.787mm,88.138mm) on Top Layer And Text "C32" (65.532mm,87.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C32-1(63.787mm,88.138mm) on Top Layer And Track (64.041mm,89.916mm)(64.295mm,89.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C32-1(63.787mm,88.138mm) on Top Layer And Track (64.295mm,86.36mm)(64.295mm,86.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C32-2(61.087mm,88.138mm) on Top Layer And Track (60.358mm,86.36mm)(60.358mm,86.614mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C32-2(61.087mm,88.138mm) on Top Layer And Track (60.358mm,89.662mm)(60.358mm,89.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad C33-1(63.811mm,81.407mm) on Top Layer And Text "C33" (65.532mm,80.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C33-1(63.811mm,81.407mm) on Top Layer And Track (64.065mm,83.185mm)(64.319mm,82.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C33-1(63.811mm,81.407mm) on Top Layer And Track (64.319mm,79.629mm)(64.319mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C33-2(61.111mm,81.407mm) on Top Layer And Track (60.382mm,79.629mm)(60.382mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C33-2(61.111mm,81.407mm) on Top Layer And Track (60.382mm,82.931mm)(60.382mm,83.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C46-1(57.658mm,65.786mm) on Top Layer And Text "C46" (59.309mm,64.516mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C46-1(57.658mm,65.786mm) on Top Layer And Track (57.912mm,67.564mm)(58.166mm,67.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C46-1(57.658mm,65.786mm) on Top Layer And Track (58.166mm,64.008mm)(58.166mm,64.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C46-2(54.958mm,65.786mm) on Top Layer And Track (54.229mm,64.008mm)(54.229mm,64.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C46-2(54.958mm,65.786mm) on Top Layer And Track (54.229mm,67.31mm)(54.229mm,67.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C49-1(60.198mm,57.912mm) on Top Layer And Track (60.452mm,59.69mm)(60.706mm,59.436mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C49-1(60.198mm,57.912mm) on Top Layer And Track (60.706mm,56.134mm)(60.706mm,56.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C49-2(57.498mm,57.912mm) on Top Layer And Track (56.769mm,56.134mm)(56.769mm,56.388mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C49-2(57.498mm,57.912mm) on Top Layer And Track (56.769mm,59.436mm)(56.769mm,59.69mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C50-1(50.419mm,50.292mm) on Top Layer And Track (49.911mm,48.768mm)(50.165mm,48.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C50-1(50.419mm,50.292mm) on Top Layer And Track (49.911mm,51.816mm)(49.911mm,52.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.158mm < 0.254mm) Between Pad C50-2(53.119mm,50.292mm) on Top Layer And Text "C50" (54.864mm,49.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.158mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C50-2(53.119mm,50.292mm) on Top Layer And Track (53.848mm,48.514mm)(53.848mm,48.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C50-2(53.119mm,50.292mm) on Top Layer And Track (53.848mm,51.816mm)(53.848mm,52.07mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C6-1(14.478mm,13.335mm) on Top Layer And Track (13.97mm,11.811mm)(14.224mm,11.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C6-1(14.478mm,13.335mm) on Top Layer And Track (13.97mm,14.859mm)(13.97mm,15.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C61-1(69.596mm,65.659mm) on Top Layer And Track (69.088mm,64.135mm)(69.342mm,63.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C61-1(69.596mm,65.659mm) on Top Layer And Track (69.088mm,67.183mm)(69.088mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C61-2(72.296mm,65.659mm) on Top Layer And Track (73.025mm,63.881mm)(73.025mm,64.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C61-2(72.296mm,65.659mm) on Top Layer And Track (73.025mm,67.183mm)(73.025mm,67.437mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C6-2(17.178mm,13.335mm) on Top Layer And Track (17.907mm,11.557mm)(17.907mm,11.811mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C6-2(17.178mm,13.335mm) on Top Layer And Track (17.907mm,14.859mm)(17.907mm,15.113mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.047mm < 0.254mm) Between Pad C64-1(32.529mm,48.387mm) on Top Layer And Text "C64" (34.163mm,47.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.047mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C64-1(32.529mm,48.387mm) on Top Layer And Track (32.783mm,50.165mm)(33.037mm,49.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C64-1(32.529mm,48.387mm) on Top Layer And Track (33.037mm,46.609mm)(33.037mm,46.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C64-2(29.829mm,48.387mm) on Top Layer And Track (29.1mm,46.609mm)(29.1mm,46.863mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C64-2(29.829mm,48.387mm) on Top Layer And Track (29.1mm,49.911mm)(29.1mm,50.165mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.191mm < 0.254mm) Between Pad C67-1(30.861mm,64.643mm) on Top Layer And Text "C67" (32.639mm,63.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.191mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C67-1(30.861mm,64.643mm) on Top Layer And Track (31.115mm,66.421mm)(31.369mm,66.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C67-1(30.861mm,64.643mm) on Top Layer And Track (31.369mm,62.865mm)(31.369mm,63.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C67-2(28.161mm,64.643mm) on Top Layer And Track (27.432mm,62.865mm)(27.432mm,63.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C67-2(28.161mm,64.643mm) on Top Layer And Track (27.432mm,66.167mm)(27.432mm,66.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C7-1(42.131mm,24.003mm) on Top Layer And Track (41.623mm,22.479mm)(41.877mm,22.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C7-1(42.131mm,24.003mm) on Top Layer And Track (41.623mm,25.527mm)(41.623mm,25.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad C7-2(44.831mm,24.003mm) on Top Layer And Track (45.56mm,22.225mm)(45.56mm,22.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C7-2(44.831mm,24.003mm) on Top Layer And Track (45.56mm,25.527mm)(45.56mm,25.781mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C8-1(37.719mm,16.002mm) on Top Layer And Track (37.973mm,17.78mm)(38.227mm,17.526mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad C8-1(37.719mm,16.002mm) on Top Layer And Track (38.227mm,14.224mm)(38.227mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C8-2(35.019mm,16.002mm) on Top Layer And Track (34.29mm,14.224mm)(34.29mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C8-2(35.019mm,16.002mm) on Top Layer And Track (34.29mm,17.526mm)(34.29mm,17.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D10-2(7.201mm,72.263mm) on Top Layer And Track (6.566mm,70.993mm)(6.566mm,73.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D10-2(7.201mm,72.263mm) on Top Layer And Track (7.836mm,70.993mm)(7.836mm,73.533mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Pad D1-1(27.559mm,96.774mm) on Multi-Layer And Text "+" (28.321mm,96.139mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D11-2(7.201mm,75.438mm) on Top Layer And Track (6.566mm,74.168mm)(6.566mm,76.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D11-2(7.201mm,75.438mm) on Top Layer And Track (7.836mm,74.168mm)(7.836mm,76.708mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D12-2(7.201mm,78.613mm) on Top Layer And Track (6.566mm,77.343mm)(6.566mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D12-2(7.201mm,78.613mm) on Top Layer And Track (7.836mm,77.343mm)(7.836mm,79.883mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D13-2(7.201mm,81.788mm) on Top Layer And Track (6.566mm,80.518mm)(6.566mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D13-2(7.201mm,81.788mm) on Top Layer And Track (7.836mm,80.518mm)(7.836mm,83.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D14-2(7.201mm,84.963mm) on Top Layer And Track (6.566mm,83.693mm)(6.566mm,86.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D14-2(7.201mm,84.963mm) on Top Layer And Track (7.836mm,83.693mm)(7.836mm,86.233mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D15-2(7.201mm,88.138mm) on Top Layer And Track (6.566mm,86.868mm)(6.566mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D15-2(7.201mm,88.138mm) on Top Layer And Track (7.836mm,86.868mm)(7.836mm,89.408mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D16-2(7.201mm,91.186mm) on Top Layer And Track (6.566mm,89.916mm)(6.566mm,92.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D16-2(7.201mm,91.186mm) on Top Layer And Track (7.836mm,89.916mm)(7.836mm,92.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D17-2(7.201mm,94.361mm) on Top Layer And Track (6.566mm,93.091mm)(6.566mm,95.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D17-2(7.201mm,94.361mm) on Top Layer And Track (7.836mm,93.091mm)(7.836mm,95.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D18-2(75.184mm,89.027mm) on Top Layer And Track (74.549mm,87.757mm)(74.549mm,90.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D18-2(75.184mm,89.027mm) on Top Layer And Track (75.819mm,87.757mm)(75.819mm,90.297mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D19-2(72.517mm,53.594mm) on Top Layer And Track (71.882mm,52.324mm)(71.882mm,54.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D19-2(72.517mm,53.594mm) on Top Layer And Track (73.152mm,52.324mm)(73.152mm,54.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D20-2(7.239mm,50.673mm) on Top Layer And Track (6.604mm,49.403mm)(6.604mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D20-2(7.239mm,50.673mm) on Top Layer And Track (7.874mm,49.403mm)(7.874mm,51.943mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-1(69.342mm,34.544mm) on Top Layer And Track (66.802mm,34.544mm)(68.326mm,34.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D21-2(9.614mm,44.704mm) on Top Layer And Track (10.249mm,43.434mm)(10.249mm,45.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D21-2(9.614mm,44.704mm) on Top Layer And Track (8.979mm,43.434mm)(8.979mm,45.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(65.786mm,34.544mm) on Top Layer And Track (66.802mm,34.544mm)(68.326mm,34.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D22-1(70.485mm,47.498mm) on Top Layer And Track (71.501mm,47.498mm)(73.025mm,47.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D22-2(74.041mm,47.498mm) on Top Layer And Track (71.501mm,47.498mm)(73.025mm,47.498mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D23-2(7.201mm,53.594mm) on Top Layer And Track (6.566mm,52.324mm)(6.566mm,54.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D23-2(7.201mm,53.594mm) on Top Layer And Track (7.836mm,52.324mm)(7.836mm,54.864mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D24-2(7.201mm,47.625mm) on Top Layer And Track (6.566mm,46.355mm)(6.566mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D24-2(7.201mm,47.625mm) on Top Layer And Track (7.836mm,46.355mm)(7.836mm,48.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D25-2(7.201mm,41.91mm) on Top Layer And Track (6.566mm,40.64mm)(6.566mm,43.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D25-2(7.201mm,41.91mm) on Top Layer And Track (7.836mm,40.64mm)(7.836mm,43.18mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D26-2(9.614mm,38.735mm) on Top Layer And Track (10.249mm,37.465mm)(10.249mm,40.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D26-2(9.614mm,38.735mm) on Top Layer And Track (8.979mm,37.465mm)(8.979mm,40.005mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D27-2(7.201mm,35.56mm) on Top Layer And Track (6.566mm,34.29mm)(6.566mm,36.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D27-2(7.201mm,35.56mm) on Top Layer And Track (7.836mm,34.29mm)(7.836mm,36.83mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D28-2(7.201mm,32.385mm) on Top Layer And Track (6.566mm,31.115mm)(6.566mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D28-2(7.201mm,32.385mm) on Top Layer And Track (7.836mm,31.115mm)(7.836mm,33.655mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D29-2(7.201mm,29.337mm) on Top Layer And Track (6.566mm,28.067mm)(6.566mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D29-2(7.201mm,29.337mm) on Top Layer And Track (7.836mm,28.067mm)(7.836mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D30-2(7.201mm,26.289mm) on Top Layer And Track (6.566mm,25.019mm)(6.566mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D30-2(7.201mm,26.289mm) on Top Layer And Track (7.836mm,25.019mm)(7.836mm,27.559mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D3-1(69.088mm,25.527mm) on Top Layer And Track (66.548mm,25.527mm)(68.072mm,25.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D31-2(73.533mm,71.755mm) on Top Layer And Track (72.898mm,70.485mm)(72.898mm,73.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D31-2(73.533mm,71.755mm) on Top Layer And Track (74.168mm,70.485mm)(74.168mm,73.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D3-2(65.532mm,25.527mm) on Top Layer And Track (66.548mm,25.527mm)(68.072mm,25.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D4-2(72.898mm,92.075mm) on Top Layer And Track (72.263mm,90.805mm)(72.263mm,93.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D4-2(72.898mm,92.075mm) on Top Layer And Track (73.533mm,90.805mm)(73.533mm,93.345mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D5-2(72.771mm,83.566mm) on Top Layer And Track (72.136mm,82.296mm)(72.136mm,84.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D5-2(72.771mm,83.566mm) on Top Layer And Track (73.406mm,82.296mm)(73.406mm,84.836mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D6-2(7.201mm,60.071mm) on Top Layer And Track (6.566mm,58.801mm)(6.566mm,61.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D6-2(7.201mm,60.071mm) on Top Layer And Track (7.836mm,58.801mm)(7.836mm,61.341mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D7-2(7.201mm,63.119mm) on Top Layer And Track (6.566mm,61.849mm)(6.566mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D7-2(7.201mm,63.119mm) on Top Layer And Track (7.836mm,61.849mm)(7.836mm,64.389mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D8-2(7.201mm,66.04mm) on Top Layer And Track (6.566mm,64.77mm)(6.566mm,67.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D8-2(7.201mm,66.04mm) on Top Layer And Track (7.836mm,64.77mm)(7.836mm,67.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D9-2(7.201mm,69.088mm) on Top Layer And Track (6.566mm,67.818mm)(6.566mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D9-2(7.201mm,69.088mm) on Top Layer And Track (7.836mm,67.818mm)(7.836mm,70.358mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L1-1(75.692mm,16.383mm) on Top Layer And Track (73.025mm,16.51mm)(73.279mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L1-1(75.692mm,16.383mm) on Top Layer And Track (78.105mm,16.51mm)(78.359mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad L1-2(75.692mm,13.583mm) on Top Layer And Text "L1" (73.406mm,11.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L1-2(75.692mm,13.583mm) on Top Layer And Track (73.025mm,13.335mm)(73.279mm,13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad L1-2(75.692mm,13.583mm) on Top Layer And Track (78.105mm,13.335mm)(78.359mm,13.335mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q1-1(28.321mm,92.583mm) on Top Layer And Track (26.482mm,93.091mm)(26.736mm,93.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(28.321mm,92.583mm) on Top Layer And Track (29.337mm,92.964mm)(29.337mm,99.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(28.321mm,92.583mm) on Top Layer And Track (29.337mm,92.964mm)(38.862mm,92.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(28.321mm,92.583mm) on Top Layer And Track (29.48mm,93.599mm)(29.48mm,95.885mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Q1-1(28.321mm,92.583mm) on Top Layer And Track (29.48mm,93.599mm)(30.242mm,93.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Q1-1(28.321mm,92.583mm) on Top Layer And Track (29.911mm,93.091mm)(30.165mm,93.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad Q2-1(61.849mm,53.848mm) on Top Layer And Text "Q2" (64.008mm,54.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q2-1(61.849mm,53.848mm) on Top Layer And Track (60.01mm,54.356mm)(60.264mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Q2-1(61.849mm,53.848mm) on Top Layer And Track (63.439mm,54.356mm)(63.693mm,54.356mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mm < 0.254mm) Between Pad Q3-2(68.453mm,55.753mm) on Top Layer And Text "Q3" (67.818mm,56.896mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.055mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q3-2(68.453mm,55.753mm) on Top Layer And Track (66.614mm,56.261mm)(66.868mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Q3-2(68.453mm,55.753mm) on Top Layer And Track (70.043mm,56.261mm)(70.297mm,56.261mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad Q4-1(74.549mm,76.835mm) on Top Layer And Track (72.71mm,77.343mm)(72.964mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad Q4-1(74.549mm,76.835mm) on Top Layer And Track (76.139mm,77.343mm)(76.393mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(53.61mm,54.737mm) on Top Layer And Text "R3" (54.753mm,52.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad R42-2(15.367mm,46.609mm) on Top Layer And Text "C53" (16.113mm,47.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad R5-1(72.517mm,25.527mm) on Multi-Layer And Track (71.755mm,23.809mm)(71.755mm,35.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad R5-1(72.517mm,25.527mm) on Multi-Layer And Track (73.279mm,23.809mm)(73.279mm,35.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad R5-2(72.517mm,33.147mm) on Multi-Layer And Track (71.755mm,23.809mm)(71.755mm,35.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.23mm < 0.254mm) Between Pad R5-2(72.517mm,33.147mm) on Multi-Layer And Track (73.279mm,23.809mm)(73.279mm,35.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.23mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.082mm < 0.254mm) Between Pad U10-2(53.721mm,80.772mm) on Top Layer And Text "U10" (52.578mm,79.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.082mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.085mm < 0.254mm) Between Pad U10-3(53.721mm,79.502mm) on Top Layer And Text "U10" (52.578mm,79.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.085mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U11-4(58.7mm,93.599mm) on Top Layer And Text "U11" (58.928mm,91.631mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad U12-6(53.747mm,74.168mm) on Top Layer And Text "U12" (52.451mm,73.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.248mm < 0.254mm) Between Pad U12-7(53.747mm,72.898mm) on Top Layer And Text "U12" (52.451mm,73.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.248mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad U13-1(65.664mm,48.768mm) on Top Layer And Track (64.521mm,48.768mm)(64.902mm,48.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad U13-1(65.664mm,48.768mm) on Top Layer And Track (64.5mm,47.752mm)(65.262mm,47.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad U13-2(67.564mm,48.768mm) on Top Layer And Track (67.802mm,47.752mm)(68.564mm,47.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad U13-2(67.564mm,48.768mm) on Top Layer And Track (68.331mm,48.768mm)(68.712mm,48.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.011mm < 0.254mm) Between Pad U13-3(66.614mm,50.968mm) on Top Layer And Text "U13" (66.04mm,51.372mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.011mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U13-3(66.614mm,50.968mm) on Top Layer And Track (65.029mm,51.054mm)(65.791mm,51.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad U13-3(66.614mm,50.968mm) on Top Layer And Track (67.442mm,51.054mm)(68.712mm,51.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U1-4(59.69mm,21.717mm) on Multi-Layer And Text "VIN+" (60.706mm,23.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U15-1(49.335mm,44.958mm) on Top Layer And Track (49.589mm,45.339mm)(49.843mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U15-10(53.526mm,44.958mm) on Top Layer And Track (53.526mm,45.339mm)(53.526mm,45.593mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U15-5(49.335mm,42.926mm) on Top Layer And Track (49.462mm,42.291mm)(49.462mm,42.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad U15-6(53.535mm,42.926mm) on Top Layer And Track (53.526mm,42.291mm)(53.526mm,42.545mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad U16-1(67.284mm,59.944mm) on Top Layer And Text "R67" (69.088mm,57.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad U16-5(62.484mm,63.754mm) on Top Layer And Text "U16" (61.087mm,61.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-1(11.049mm,13.829mm) on Top Layer And Track (9.549mm,12.779mm)(9.549mm,19.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-2(11.049mm,16.129mm) on Top Layer And Track (9.549mm,12.779mm)(9.549mm,19.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-3(11.049mm,18.429mm) on Top Layer And Track (9.549mm,12.779mm)(9.549mm,19.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad U3-4(5.249mm,16.129mm) on Top Layer And Track (6.749mm,12.779mm)(6.749mm,19.479mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U5-1(32.385mm,14.351mm) on Top Layer And Track (31.115mm,11.557mm)(31.115mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U5-2(32.385mm,16.891mm) on Top Layer And Track (31.115mm,11.557mm)(31.115mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U5-4(32.385mm,21.971mm) on Top Layer And Track (31.115mm,11.557mm)(31.115mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U5-5(22.225mm,21.971mm) on Top Layer And Track (23.495mm,11.557mm)(23.495mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.093mm < 0.254mm) Between Pad U5-8(22.225mm,14.351mm) on Top Layer And Track (23.495mm,11.557mm)(23.495mm,24.765mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.093mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad U8-5(40.386mm,98.933mm) on Top Layer And Track (39.116mm,94.488mm)(39.116mm,99.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad U8-6(40.386mm,97.663mm) on Top Layer And Track (39.116mm,94.488mm)(39.116mm,99.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad U8-7(40.386mm,96.393mm) on Top Layer And Track (39.116mm,94.488mm)(39.116mm,99.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad U8-8(40.386mm,95.123mm) on Top Layer And Track (39.116mm,94.488mm)(39.116mm,99.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
Rule Violations :217

Processing Rule : Silk to Silk (Clearance=0.254mm) (Disabled)(All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=25.4mm) (InDifferentialPair ('RS485'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=25.4mm) (InDifferentialPair('CHN2') And InDifferentialPair('CHN2') And InDifferentialPair('CHN3')And InDifferentialPair('CHN4')And InDifferentialPair('CHN5')And InDifferentialPair('CHN6')And InDifferentialPair('CHN7')And InDifferentialPair('REFIN1'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 413
Waived Violations : 0
Time Elapsed        : 00:00:02