#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5de89af304e0 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -12;
P_0x5de89af2ff30 .param/l "ADDRESS_WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x5de89af2ff70 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
v0x5de89af56010_0 .var "clk", 0 0;
v0x5de89af560b0_0 .net "pcw", 31 0, L_0x5de89af6be00;  1 drivers
v0x5de89af56150_0 .net "result", 31 0, L_0x5de89af6bc80;  1 drivers
v0x5de89af561f0_0 .var "rst", 0 0;
S_0x5de89aead470 .scope module, "dut" "cpu" 2 12, 3 1 0, S_0x5de89af304e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 32 "pcw";
P_0x5de89af30a20 .param/l "ADDRESS_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x5de89af30a60 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x5de89af6aac0 .functor OR 1, L_0x5de89af68650, v0x5de89af561f0_0, C4<0>, C4<0>;
L_0x5de89af6bc80 .functor BUFZ 32, v0x5de89af506d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5de89af6be00 .functor BUFZ 32, v0x5de89af4f240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5de89af51380_0 .net "adder_src_d_i", 0 0, L_0x5de89af69910;  1 drivers
v0x5de89af51440_0 .net "adder_src_d_o", 0 0, v0x5de89af2bf60_0;  1 drivers
v0x5de89af51500_0 .net "alu_control_d_i", 3 0, L_0x5de89af69b50;  1 drivers
v0x5de89af515a0_0 .net "alu_control_d_o", 3 0, v0x5de89af23990_0;  1 drivers
v0x5de89af51640_0 .net "alu_result_e_i", 31 0, v0x5de89af41590_0;  1 drivers
v0x5de89af51700_0 .net "alu_result_e_o", 31 0, v0x5de89af3d900_0;  1 drivers
v0x5de89af517c0_0 .net "alu_result_m_i", 31 0, L_0x5de89af6bb30;  1 drivers
v0x5de89af51880_0 .net "alu_result_m_o", 31 0, v0x5de89af4ee30_0;  1 drivers
v0x5de89af51940_0 .net "alu_result_w_i", 31 0, v0x5de89af506d0_0;  1 drivers
v0x5de89af51a90_0 .net "alu_src_a_d_i", 0 0, L_0x5de89af69670;  1 drivers
v0x5de89af51b30_0 .net "alu_src_a_d_o", 0 0, v0x5de89ae43790_0;  1 drivers
v0x5de89af51bd0_0 .net "alu_src_b_d_i", 0 0, L_0x5de89af697e0;  1 drivers
v0x5de89af51c70_0 .net "alu_src_b_d_o", 0 0, v0x5de89af37130_0;  1 drivers
v0x5de89af51d10_0 .net "branch_d_i", 0 0, L_0x5de89af69540;  1 drivers
v0x5de89af51db0_0 .net "branch_d_o", 0 0, v0x5de89af37340_0;  1 drivers
v0x5de89af51e50_0 .net "clk", 0 0, v0x5de89af56010_0;  1 drivers
v0x5de89af51ef0_0 .net "flush_d", 0 0, L_0x5de89af68590;  1 drivers
v0x5de89af520a0_0 .net "flush_e", 0 0, L_0x5de89af68650;  1 drivers
v0x5de89af52140_0 .net "forward_a_e", 1 0, L_0x5de89af674f0;  1 drivers
v0x5de89af521e0_0 .net "forward_b_e", 1 0, L_0x5de89af683b0;  1 drivers
v0x5de89af52280_0 .net "funct3_d_i", 2 0, L_0x5de89af6a940;  1 drivers
v0x5de89af52390_0 .net "funct3_d_o", 2 0, v0x5de89af37720_0;  1 drivers
v0x5de89af524a0_0 .net "funct3_e_i", 2 0, L_0x5de89af6b610;  1 drivers
v0x5de89af525b0_0 .net "funct3_e_o", 2 0, v0x5de89af3dd10_0;  1 drivers
v0x5de89af52670_0 .net "imm_val_d_i", 31 0, v0x5de89af3a490_0;  1 drivers
v0x5de89af52730_0 .net "imm_val_d_o", 31 0, v0x5de89af378e0_0;  1 drivers
v0x5de89af527f0_0 .net "instr_f_i", 31 0, L_0x5de89af681b0;  1 drivers
v0x5de89af528b0_0 .net "instr_f_o", 31 0, v0x5de89af45280_0;  1 drivers
v0x5de89af52970_0 .net "jump_d_i", 0 0, L_0x5de89af69380;  1 drivers
v0x5de89af52a10_0 .net "jump_d_o", 0 0, v0x5de89af37a80_0;  1 drivers
v0x5de89af52b00_0 .net "mem_write_d_i", 0 0, L_0x5de89af69250;  1 drivers
v0x5de89af52ba0_0 .net "mem_write_d_o", 0 0, v0x5de89af37c00_0;  1 drivers
v0x5de89af52c90_0 .net "mem_write_e_i", 0 0, L_0x5de89af6b4f0;  1 drivers
v0x5de89af52f90_0 .net "mem_write_e_o", 0 0, v0x5de89af3deb0_0;  1 drivers
v0x5de89af53030_0 .net "pc_d_i", 31 0, L_0x5de89af6a9e0;  1 drivers
v0x5de89af53140_0 .net "pc_d_o", 31 0, v0x5de89af37da0_0;  1 drivers
v0x5de89af53290_0 .net "pc_f_i", 31 0, L_0x5de89af68f80;  1 drivers
v0x5de89af53350_0 .net "pc_f_o", 31 0, v0x5de89af45400_0;  1 drivers
v0x5de89af53460_0 .net "pc_plus4_d_i", 31 0, L_0x5de89af6aa50;  1 drivers
v0x5de89af53570_0 .net "pc_plus4_d_o", 31 0, v0x5de89af37f60_0;  1 drivers
v0x5de89af53680_0 .net "pc_plus4_e_i", 31 0, L_0x5de89af6b5a0;  1 drivers
v0x5de89af53790_0 .net "pc_plus4_e_o", 31 0, v0x5de89af3e050_0;  1 drivers
v0x5de89af538a0_0 .net "pc_plus4_f_i", 31 0, L_0x5de89af68f10;  1 drivers
v0x5de89af539b0_0 .net "pc_plus4_f_o", 31 0, v0x5de89af455b0_0;  1 drivers
v0x5de89af53ac0_0 .net "pc_plus4_m_i", 31 0, L_0x5de89af6bc10;  1 drivers
v0x5de89af53bd0_0 .net "pc_plus4_m_o", 31 0, v0x5de89af4f240_0;  1 drivers
v0x5de89af53c90_0 .net "pc_src_e_i", 0 0, L_0x5de89af6b100;  1 drivers
v0x5de89af53dc0_0 .net "pc_target_e_i", 31 0, L_0x5de89af6ae30;  1 drivers
v0x5de89af53f10_0 .net "pcw", 31 0, L_0x5de89af6be00;  alias, 1 drivers
v0x5de89af53ff0_0 .net "rd1_d_i", 31 0, L_0x5de89af6a120;  1 drivers
v0x5de89af540b0_0 .net "rd1_d_o", 31 0, v0x5de89af38120_0;  1 drivers
v0x5de89af54200_0 .net "rd2_d_i", 31 0, L_0x5de89af6a3e0;  1 drivers
v0x5de89af542c0_0 .net "rd2_d_o", 31 0, v0x5de89af382e0_0;  1 drivers
o0x7984118c2588 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5de89af54380_0 .net "rd_d_i", 4 0, o0x7984118c2588;  0 drivers
v0x5de89af54440_0 .net "rd_d_o", 4 0, v0x5de89af384a0_0;  1 drivers
o0x7984118c3f38 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5de89af54500_0 .net "rd_e_i", 4 0, o0x7984118c3f38;  0 drivers
v0x5de89af545c0_0 .net "rd_e_o", 4 0, v0x5de89af3e210_0;  1 drivers
v0x5de89af54680_0 .net "rd_m_i", 4 0, L_0x5de89af6bba0;  1 drivers
v0x5de89af54740_0 .net "rd_m_o", 4 0, v0x5de89af4f3f0_0;  1 drivers
o0x7984118c35d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5de89af54800_0 .net "rd_w_i", 4 0, o0x7984118c35d8;  0 drivers
v0x5de89af548c0_0 .net "read_data_m_i", 31 0, v0x5de89af4d470_0;  1 drivers
v0x5de89af54980_0 .net "read_data_m_o", 31 0, v0x5de89af4f5f0_0;  1 drivers
v0x5de89af54a40_0 .net "reg_write_d_i", 0 0, L_0x5de89af68ff0;  1 drivers
v0x5de89af54ae0_0 .net "reg_write_d_o", 0 0, v0x5de89af38640_0;  1 drivers
RS_0x7984118c3f98 .resolv tri, L_0x5de89af6b280, L_0x5de89af6b2f0;
v0x5de89af54bd0_0 .net8 "reg_write_e_i", 0 0, RS_0x7984118c3f98;  2 drivers
v0x5de89af550d0_0 .net "reg_write_e_o", 0 0, v0x5de89af3e3b0_0;  1 drivers
v0x5de89af55170_0 .net "reg_write_m_i", 0 0, L_0x5de89af6ba50;  1 drivers
v0x5de89af55260_0 .net "reg_write_m_o", 0 0, v0x5de89af4f770_0;  1 drivers
o0x7984118c3668 .functor BUFZ 1, C4<z>; HiZ drive
v0x5de89af55300_0 .net "reg_write_w_i", 0 0, o0x7984118c3668;  0 drivers
v0x5de89af553a0_0 .net "res_src_d_i", 1 0, L_0x5de89af69120;  1 drivers
v0x5de89af55440_0 .net "res_src_d_o", 1 0, v0x5de89af387e0_0;  1 drivers
v0x5de89af55530_0 .net "res_src_e_i", 1 0, L_0x5de89af6b3f0;  1 drivers
v0x5de89af55620_0 .net "res_src_e_o", 1 0, v0x5de89af3e550_0;  1 drivers
v0x5de89af55710_0 .net "result", 31 0, L_0x5de89af6bc80;  alias, 1 drivers
v0x5de89af557b0_0 .net "result_src_m_i", 1 0, L_0x5de89af6bac0;  1 drivers
v0x5de89af558a0_0 .net "result_src_m_o", 1 0, v0x5de89af4f910_0;  1 drivers
o0x7984118c26a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5de89af55940_0 .net "rs1_d_i", 4 0, o0x7984118c26a8;  0 drivers
v0x5de89af55a30_0 .net "rs1_d_o", 4 0, v0x5de89af389a0_0;  1 drivers
o0x7984118c2708 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5de89af55ad0_0 .net "rs2_d_i", 4 0, o0x7984118c2708;  0 drivers
v0x5de89af55bc0_0 .net "rs2_d_o", 4 0, v0x5de89af38b60_0;  1 drivers
v0x5de89af55c60_0 .net "rst", 0 0, v0x5de89af561f0_0;  1 drivers
v0x5de89af55d00_0 .net "stall_d", 0 0, L_0x5de89af566a0;  1 drivers
v0x5de89af55da0_0 .net "stall_f", 0 0, L_0x5de89af565e0;  1 drivers
o0x7984118c4058 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5de89af55ed0_0 .net "write_data_e_i", 31 0, o0x7984118c4058;  0 drivers
v0x5de89af55f70_0 .net "write_data_e_o", 31 0, v0x5de89af3e710_0;  1 drivers
L_0x5de89af68820 .part v0x5de89af45280_0, 15, 5;
L_0x5de89af688c0 .part v0x5de89af45280_0, 20, 5;
L_0x5de89af68a40 .part v0x5de89af387e0_0, 0, 1;
S_0x5de89af25720 .scope module, "de" "pl_reg_de" 3 161, 4 1 0, S_0x5de89aead470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_d_i";
    .port_info 4 /INPUT 2 "res_src_d_i";
    .port_info 5 /INPUT 1 "mem_write_d_i";
    .port_info 6 /INPUT 1 "jump_d_i";
    .port_info 7 /INPUT 1 "branch_d_i";
    .port_info 8 /INPUT 4 "alu_control_d_i";
    .port_info 9 /INPUT 3 "funct3_d_i";
    .port_info 10 /INPUT 1 "alu_src_b_d_i";
    .port_info 11 /INPUT 1 "alu_src_a_d_i";
    .port_info 12 /INPUT 1 "adder_src_d_i";
    .port_info 13 /INPUT 32 "rd1_d_i";
    .port_info 14 /INPUT 32 "rd2_d_i";
    .port_info 15 /INPUT 32 "pc_d_i";
    .port_info 16 /INPUT 5 "rs1_d_i";
    .port_info 17 /INPUT 5 "rs2_d_i";
    .port_info 18 /INPUT 5 "rd_d_i";
    .port_info 19 /INPUT 32 "imm_val_d_i";
    .port_info 20 /INPUT 32 "pc_plus4_d_i";
    .port_info 21 /OUTPUT 1 "reg_write_d_o";
    .port_info 22 /OUTPUT 2 "res_src_d_o";
    .port_info 23 /OUTPUT 1 "mem_write_d_o";
    .port_info 24 /OUTPUT 1 "jump_d_o";
    .port_info 25 /OUTPUT 1 "branch_d_o";
    .port_info 26 /OUTPUT 4 "alu_control_d_o";
    .port_info 27 /OUTPUT 3 "funct3_d_o";
    .port_info 28 /OUTPUT 1 "alu_src_b_d_o";
    .port_info 29 /OUTPUT 1 "alu_src_a_d_o";
    .port_info 30 /OUTPUT 1 "adder_src_d_o";
    .port_info 31 /OUTPUT 32 "rd1_d_o";
    .port_info 32 /OUTPUT 32 "rd2_d_o";
    .port_info 33 /OUTPUT 32 "pc_d_o";
    .port_info 34 /OUTPUT 5 "rs1_d_o";
    .port_info 35 /OUTPUT 5 "rs2_d_o";
    .port_info 36 /OUTPUT 5 "rd_d_o";
    .port_info 37 /OUTPUT 32 "imm_val_d_o";
    .port_info 38 /OUTPUT 32 "pc_plus4_d_o";
P_0x5de89ae5b5e0 .param/l "ADDRESS_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x5de89ae5b620 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
v0x5de89af2e460_0 .net "adder_src_d_i", 0 0, L_0x5de89af69910;  alias, 1 drivers
v0x5de89af2bf60_0 .var "adder_src_d_o", 0 0;
v0x5de89af07b30_0 .net "alu_control_d_i", 3 0, L_0x5de89af69b50;  alias, 1 drivers
v0x5de89af23990_0 .var "alu_control_d_o", 3 0;
v0x5de89af11ae0_0 .net "alu_src_a_d_i", 0 0, L_0x5de89af69670;  alias, 1 drivers
v0x5de89ae43790_0 .var "alu_src_a_d_o", 0 0;
v0x5de89ae57d90_0 .net "alu_src_b_d_i", 0 0, L_0x5de89af697e0;  alias, 1 drivers
v0x5de89af37130_0 .var "alu_src_b_d_o", 0 0;
v0x5de89af371f0_0 .net "branch_d_i", 0 0, L_0x5de89af69540;  alias, 1 drivers
v0x5de89af37340_0 .var "branch_d_o", 0 0;
v0x5de89af37400_0 .net "clk", 0 0, v0x5de89af56010_0;  alias, 1 drivers
v0x5de89af374c0_0 .net "clr", 0 0, L_0x5de89af6aac0;  1 drivers
L_0x798411879600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5de89af37580_0 .net "en", 0 0, L_0x798411879600;  1 drivers
v0x5de89af37640_0 .net "funct3_d_i", 14 12, L_0x5de89af6a940;  alias, 1 drivers
v0x5de89af37720_0 .var "funct3_d_o", 14 12;
v0x5de89af37800_0 .net "imm_val_d_i", 31 0, v0x5de89af3a490_0;  alias, 1 drivers
v0x5de89af378e0_0 .var "imm_val_d_o", 31 0;
v0x5de89af379c0_0 .net "jump_d_i", 0 0, L_0x5de89af69380;  alias, 1 drivers
v0x5de89af37a80_0 .var "jump_d_o", 0 0;
v0x5de89af37b40_0 .net "mem_write_d_i", 0 0, L_0x5de89af69250;  alias, 1 drivers
v0x5de89af37c00_0 .var "mem_write_d_o", 0 0;
v0x5de89af37cc0_0 .net "pc_d_i", 31 0, L_0x5de89af6a9e0;  alias, 1 drivers
v0x5de89af37da0_0 .var "pc_d_o", 31 0;
v0x5de89af37e80_0 .net "pc_plus4_d_i", 31 0, L_0x5de89af6aa50;  alias, 1 drivers
v0x5de89af37f60_0 .var "pc_plus4_d_o", 31 0;
v0x5de89af38040_0 .net "rd1_d_i", 31 0, L_0x5de89af6a120;  alias, 1 drivers
v0x5de89af38120_0 .var "rd1_d_o", 31 0;
v0x5de89af38200_0 .net "rd2_d_i", 31 0, L_0x5de89af6a3e0;  alias, 1 drivers
v0x5de89af382e0_0 .var "rd2_d_o", 31 0;
v0x5de89af383c0_0 .net "rd_d_i", 4 0, o0x7984118c2588;  alias, 0 drivers
v0x5de89af384a0_0 .var "rd_d_o", 4 0;
v0x5de89af38580_0 .net "reg_write_d_i", 0 0, L_0x5de89af68ff0;  alias, 1 drivers
v0x5de89af38640_0 .var "reg_write_d_o", 0 0;
v0x5de89af38700_0 .net "res_src_d_i", 1 0, L_0x5de89af69120;  alias, 1 drivers
v0x5de89af387e0_0 .var "res_src_d_o", 1 0;
v0x5de89af388c0_0 .net "rs1_d_i", 4 0, o0x7984118c26a8;  alias, 0 drivers
v0x5de89af389a0_0 .var "rs1_d_o", 4 0;
v0x5de89af38a80_0 .net "rs2_d_i", 4 0, o0x7984118c2708;  alias, 0 drivers
v0x5de89af38b60_0 .var "rs2_d_o", 4 0;
E_0x5de89ae63440 .event posedge, v0x5de89af37400_0;
S_0x5de89af2c710 .scope module, "decode_stage" "decode" 3 130, 5 23 0, S_0x5de89aead470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_w";
    .port_info 2 /INPUT 32 "result_w";
    .port_info 3 /INPUT 5 "rd_w";
    .port_info 4 /INPUT 32 "pc_f";
    .port_info 5 /INPUT 32 "pc_plus4_f";
    .port_info 6 /INPUT 32 "instr_f";
    .port_info 7 /OUTPUT 1 "reg_write_d";
    .port_info 8 /OUTPUT 2 "res_src_d";
    .port_info 9 /OUTPUT 1 "mem_write_d";
    .port_info 10 /OUTPUT 1 "jump_d";
    .port_info 11 /OUTPUT 1 "branch_d";
    .port_info 12 /OUTPUT 4 "alu_control_d";
    .port_info 13 /OUTPUT 3 "funct3_d";
    .port_info 14 /OUTPUT 1 "alu_src_b_d";
    .port_info 15 /OUTPUT 1 "alu_src_a_d";
    .port_info 16 /OUTPUT 1 "adder_src_d";
    .port_info 17 /OUTPUT 32 "rd1_d";
    .port_info 18 /OUTPUT 32 "rd2_d";
    .port_info 19 /OUTPUT 32 "pc_d";
    .port_info 20 /OUTPUT 5 "rs1_d";
    .port_info 21 /OUTPUT 5 "rs2_d";
    .port_info 22 /OUTPUT 5 "rd_d";
    .port_info 23 /OUTPUT 32 "imm_val_d";
    .port_info 24 /OUTPUT 32 "pc_plus4_d";
P_0x5de89af37290 .param/l "ADDRESS_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
P_0x5de89af372d0 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000100000>;
L_0x5de89af6a9e0 .functor BUFZ 32, v0x5de89af45400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5de89af6aa50 .functor BUFZ 32, v0x5de89af455b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5de89af3bc60_0 .net "adder_src_d", 0 0, L_0x5de89af69910;  alias, 1 drivers
v0x5de89af3bd20_0 .net "alu_control_d", 3 0, L_0x5de89af69b50;  alias, 1 drivers
v0x5de89af3be30_0 .net "alu_src_a_d", 0 0, L_0x5de89af69670;  alias, 1 drivers
v0x5de89af3bf20_0 .net "alu_src_b_d", 0 0, L_0x5de89af697e0;  alias, 1 drivers
v0x5de89af3c010_0 .net "branch_d", 0 0, L_0x5de89af69540;  alias, 1 drivers
v0x5de89af3c150_0 .net "clk", 0 0, v0x5de89af56010_0;  alias, 1 drivers
v0x5de89af3c240_0 .net "funct3_d", 2 0, L_0x5de89af6a940;  alias, 1 drivers
v0x5de89af3c2e0_0 .net "imm_src_d", 2 0, L_0x5de89af69a40;  1 drivers
v0x5de89af3c3d0_0 .net "imm_val_d", 31 0, v0x5de89af3a490_0;  alias, 1 drivers
v0x5de89af3c490_0 .net "instr_f", 31 0, v0x5de89af45280_0;  alias, 1 drivers
v0x5de89af3c570_0 .net "jump_d", 0 0, L_0x5de89af69380;  alias, 1 drivers
v0x5de89af3c660_0 .net "mem_write_d", 0 0, L_0x5de89af69250;  alias, 1 drivers
v0x5de89af3c750_0 .net "pc_d", 31 0, L_0x5de89af6a9e0;  alias, 1 drivers
v0x5de89af3c810_0 .net "pc_f", 31 0, v0x5de89af45400_0;  alias, 1 drivers
v0x5de89af3c8d0_0 .net "pc_plus4_d", 31 0, L_0x5de89af6aa50;  alias, 1 drivers
v0x5de89af3c990_0 .net "pc_plus4_f", 31 0, v0x5de89af455b0_0;  alias, 1 drivers
v0x5de89af3ca50_0 .net "rd1_d", 31 0, L_0x5de89af6a120;  alias, 1 drivers
v0x5de89af3cb60_0 .net "rd2_d", 31 0, L_0x5de89af6a3e0;  alias, 1 drivers
v0x5de89af3cc70_0 .net "rd_d", 4 0, o0x7984118c2588;  alias, 0 drivers
v0x5de89af3cd30_0 .net "rd_w", 4 0, o0x7984118c35d8;  alias, 0 drivers
v0x5de89af3cdd0_0 .net "reg_write_d", 0 0, L_0x5de89af68ff0;  alias, 1 drivers
v0x5de89af3cec0_0 .net "reg_write_w", 0 0, o0x7984118c3668;  alias, 0 drivers
v0x5de89af3cf60_0 .net "res_src_d", 1 0, L_0x5de89af69120;  alias, 1 drivers
v0x5de89af3d050_0 .net "result_w", 31 0, v0x5de89af506d0_0;  alias, 1 drivers
v0x5de89af3d0f0_0 .net "rs1_d", 4 0, o0x7984118c26a8;  alias, 0 drivers
v0x5de89af3d190_0 .net "rs2_d", 4 0, o0x7984118c2708;  alias, 0 drivers
L_0x5de89af69bc0 .part v0x5de89af45280_0, 0, 7;
L_0x5de89af69c60 .part v0x5de89af45280_0, 12, 3;
L_0x5de89af69d00 .part v0x5de89af45280_0, 30, 1;
L_0x5de89af6a570 .part v0x5de89af45280_0, 15, 5;
L_0x5de89af6a770 .part v0x5de89af45280_0, 20, 5;
L_0x5de89af6a860 .part v0x5de89af45280_0, 7, 25;
L_0x5de89af6a940 .part v0x5de89af45280_0, 12, 3;
S_0x5de89af2cac0 .scope module, "cu" "control_unit" 5 59, 6 1 0, S_0x5de89af2c710;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 1 "reg_write_d";
    .port_info 4 /OUTPUT 2 "res_src_d";
    .port_info 5 /OUTPUT 1 "mem_write_d";
    .port_info 6 /OUTPUT 1 "jump_d";
    .port_info 7 /OUTPUT 1 "branch_d";
    .port_info 8 /OUTPUT 4 "alu_control_d";
    .port_info 9 /OUTPUT 1 "alu_src_b_d";
    .port_info 10 /OUTPUT 1 "alu_src_a_d";
    .port_info 11 /OUTPUT 1 "adder_src_d";
    .port_info 12 /OUTPUT 3 "imm_src_d";
L_0x5de89af69b50 .functor BUFZ 4, v0x5de89af39790_0, C4<0000>, C4<0000>, C4<0000>;
v0x5de89af39530_0 .net *"_ivl_11", 11 0, v0x5de89af39a90_0;  1 drivers
v0x5de89af39630_0 .net "adder_src_d", 0 0, L_0x5de89af69910;  alias, 1 drivers
v0x5de89af396f0_0 .net "alu_control_d", 3 0, L_0x5de89af69b50;  alias, 1 drivers
v0x5de89af39790_0 .var "alu_controls", 3 0;
v0x5de89af39830_0 .net "alu_src_a_d", 0 0, L_0x5de89af69670;  alias, 1 drivers
v0x5de89af39920_0 .net "alu_src_b_d", 0 0, L_0x5de89af697e0;  alias, 1 drivers
v0x5de89af399c0_0 .net "branch_d", 0 0, L_0x5de89af69540;  alias, 1 drivers
v0x5de89af39a90_0 .var "controls", 11 0;
v0x5de89af39b30_0 .net "funct3", 14 12, L_0x5de89af69c60;  1 drivers
v0x5de89af39bd0_0 .net "funct7b5", 0 0, L_0x5de89af69d00;  1 drivers
v0x5de89af39c90_0 .net "imm_src_d", 2 0, L_0x5de89af69a40;  alias, 1 drivers
v0x5de89af39d70_0 .net "jump_d", 0 0, L_0x5de89af69380;  alias, 1 drivers
v0x5de89af39e40_0 .net "mem_write_d", 0 0, L_0x5de89af69250;  alias, 1 drivers
v0x5de89af39f10_0 .net "op", 6 0, L_0x5de89af69bc0;  1 drivers
v0x5de89af39fb0_0 .net "reg_write_d", 0 0, L_0x5de89af68ff0;  alias, 1 drivers
v0x5de89af3a080_0 .net "res_src_d", 1 0, L_0x5de89af69120;  alias, 1 drivers
E_0x5de89ae63940 .event edge, v0x5de89af39f10_0, v0x5de89af39b30_0, v0x5de89af39bd0_0;
E_0x5de89ae1de30 .event edge, v0x5de89af39f10_0;
L_0x5de89af68ff0 .part v0x5de89af39a90_0, 11, 1;
L_0x5de89af69120 .part v0x5de89af39a90_0, 9, 2;
L_0x5de89af69250 .part v0x5de89af39a90_0, 8, 1;
L_0x5de89af69380 .part v0x5de89af39a90_0, 7, 1;
L_0x5de89af69540 .part v0x5de89af39a90_0, 6, 1;
L_0x5de89af69670 .part v0x5de89af39a90_0, 5, 1;
L_0x5de89af697e0 .part v0x5de89af39a90_0, 4, 1;
L_0x5de89af69910 .part v0x5de89af39a90_0, 3, 1;
L_0x5de89af69a40 .part v0x5de89af39a90_0, 0, 3;
S_0x5de89af2ce70 .scope module, "imex" "imm_ext" 5 86, 7 23 0, S_0x5de89af2c710;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "imm_type";
    .port_info 2 /OUTPUT 32 "imm_val";
v0x5de89af3a380_0 .net "imm_type", 2 0, L_0x5de89af69a40;  alias, 1 drivers
v0x5de89af3a490_0 .var "imm_val", 31 0;
v0x5de89af3a560_0 .net "instr", 31 7, L_0x5de89af6a860;  1 drivers
E_0x5de89af30860 .event edge, v0x5de89af39c90_0, v0x5de89af3a560_0;
S_0x5de89aea9af0 .scope module, "rf" "reg_file" 5 75, 8 23 0, S_0x5de89af2c710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
P_0x5de89af3a730 .param/l "DATA_WIDTH" 0 8 24, +C4<00000000000000000000000000100000>;
L_0x798411879450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af3a8e0_0 .net/2u *"_ivl_0", 31 0, L_0x798411879450;  1 drivers
L_0x7984118794e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5de89af3a9a0_0 .net *"_ivl_11", 1 0, L_0x7984118794e0;  1 drivers
L_0x798411879528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af3aa80_0 .net/2u *"_ivl_14", 31 0, L_0x798411879528;  1 drivers
v0x5de89af3ab70_0 .net *"_ivl_16", 0 0, L_0x5de89af6a1c0;  1 drivers
L_0x798411879570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af3ac30_0 .net/2u *"_ivl_18", 31 0, L_0x798411879570;  1 drivers
v0x5de89af3ad60_0 .net *"_ivl_2", 0 0, L_0x5de89af69da0;  1 drivers
v0x5de89af3ae20_0 .net *"_ivl_20", 31 0, L_0x5de89af6a260;  1 drivers
v0x5de89af3af00_0 .net *"_ivl_22", 6 0, L_0x5de89af6a340;  1 drivers
L_0x7984118795b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5de89af3afe0_0 .net *"_ivl_25", 1 0, L_0x7984118795b8;  1 drivers
L_0x798411879498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af3b0c0_0 .net/2u *"_ivl_4", 31 0, L_0x798411879498;  1 drivers
v0x5de89af3b1a0_0 .net *"_ivl_6", 31 0, L_0x5de89af69fe0;  1 drivers
v0x5de89af3b280_0 .net *"_ivl_8", 6 0, L_0x5de89af6a080;  1 drivers
v0x5de89af3b360_0 .net "a1", 4 0, L_0x5de89af6a570;  1 drivers
v0x5de89af3b440_0 .net "a2", 4 0, L_0x5de89af6a770;  1 drivers
v0x5de89af3b520_0 .net "a3", 4 0, o0x7984118c35d8;  alias, 0 drivers
v0x5de89af3b600_0 .net "clk", 0 0, v0x5de89af56010_0;  alias, 1 drivers
v0x5de89af3b6a0_0 .var/i "i", 31 0;
v0x5de89af3b760_0 .net "rd1", 31 0, L_0x5de89af6a120;  alias, 1 drivers
v0x5de89af3b850_0 .net "rd2", 31 0, L_0x5de89af6a3e0;  alias, 1 drivers
v0x5de89af3b920 .array "reg_array", 31 0, 31 0;
v0x5de89af3b9c0_0 .net "wd3", 31 0, v0x5de89af506d0_0;  alias, 1 drivers
v0x5de89af3baa0_0 .net "write_enable", 0 0, o0x7984118c3668;  alias, 0 drivers
L_0x5de89af69da0 .cmp/eq 32, L_0x5de89af6a120, L_0x798411879450;
L_0x5de89af69fe0 .array/port v0x5de89af3b920, L_0x5de89af6a080;
L_0x5de89af6a080 .concat [ 5 2 0 0], L_0x5de89af6a570, L_0x7984118794e0;
L_0x5de89af6a120 .functor MUXZ 32, L_0x5de89af69fe0, L_0x798411879498, L_0x5de89af69da0, C4<>;
L_0x5de89af6a1c0 .cmp/eq 32, L_0x5de89af6a3e0, L_0x798411879528;
L_0x5de89af6a260 .array/port v0x5de89af3b920, L_0x5de89af6a340;
L_0x5de89af6a340 .concat [ 5 2 0 0], L_0x5de89af6a770, L_0x7984118795b8;
L_0x5de89af6a3e0 .functor MUXZ 32, L_0x5de89af6a260, L_0x798411879570, L_0x5de89af6a1c0, C4<>;
S_0x5de89aeaa730 .scope module, "em" "pl_reg_em" 3 243, 9 1 0, S_0x5de89aead470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_e_i";
    .port_info 4 /INPUT 1 "mem_write_e_i";
    .port_info 5 /INPUT 2 "result_src_e_i";
    .port_info 6 /INPUT 3 "funct3_e_i";
    .port_info 7 /INPUT 32 "alu_result_e_i";
    .port_info 8 /INPUT 32 "write_data_e_i";
    .port_info 9 /INPUT 5 "rd_e_i";
    .port_info 10 /INPUT 32 "pc_plus4_e_i";
    .port_info 11 /OUTPUT 1 "reg_write_e_o";
    .port_info 12 /OUTPUT 1 "mem_write_e_o";
    .port_info 13 /OUTPUT 2 "result_src_e_o";
    .port_info 14 /OUTPUT 3 "funct3_e_o";
    .port_info 15 /OUTPUT 32 "alu_result_e_o";
    .port_info 16 /OUTPUT 32 "write_data_e_o";
    .port_info 17 /OUTPUT 5 "rd_e_o";
    .port_info 18 /OUTPUT 32 "pc_plus4_e_o";
P_0x5de89af3a7d0 .param/l "ADDRESS_WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
P_0x5de89af3a810 .param/l "DATA_WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
v0x5de89af3d820_0 .net "alu_result_e_i", 31 0, v0x5de89af41590_0;  alias, 1 drivers
v0x5de89af3d900_0 .var "alu_result_e_o", 31 0;
v0x5de89af3d9e0_0 .net "clk", 0 0, v0x5de89af56010_0;  alias, 1 drivers
v0x5de89af3da80_0 .net "clr", 0 0, v0x5de89af561f0_0;  alias, 1 drivers
L_0x798411879690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5de89af3db20_0 .net "en", 0 0, L_0x798411879690;  1 drivers
v0x5de89af3dc30_0 .net "funct3_e_i", 14 12, L_0x5de89af6b610;  alias, 1 drivers
v0x5de89af3dd10_0 .var "funct3_e_o", 14 12;
v0x5de89af3ddf0_0 .net "mem_write_e_i", 0 0, L_0x5de89af6b4f0;  alias, 1 drivers
v0x5de89af3deb0_0 .var "mem_write_e_o", 0 0;
v0x5de89af3df70_0 .net "pc_plus4_e_i", 31 0, L_0x5de89af6b5a0;  alias, 1 drivers
v0x5de89af3e050_0 .var "pc_plus4_e_o", 31 0;
v0x5de89af3e130_0 .net "rd_e_i", 4 0, o0x7984118c3f38;  alias, 0 drivers
v0x5de89af3e210_0 .var "rd_e_o", 4 0;
v0x5de89af3e2f0_0 .net8 "reg_write_e_i", 0 0, RS_0x7984118c3f98;  alias, 2 drivers
v0x5de89af3e3b0_0 .var "reg_write_e_o", 0 0;
v0x5de89af3e470_0 .net "result_src_e_i", 1 0, L_0x5de89af6b3f0;  alias, 1 drivers
v0x5de89af3e550_0 .var "result_src_e_o", 1 0;
v0x5de89af3e630_0 .net "write_data_e_i", 31 0, o0x7984118c4058;  alias, 0 drivers
v0x5de89af3e710_0 .var "write_data_e_o", 31 0;
S_0x5de89aeacc70 .scope module, "execute_stage" "execute" 3 205, 10 23 0, S_0x5de89aead470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write_d";
    .port_info 1 /INPUT 2 "res_src_d";
    .port_info 2 /INPUT 1 "mem_write_d";
    .port_info 3 /INPUT 1 "jump_d";
    .port_info 4 /INPUT 1 "branch_d";
    .port_info 5 /INPUT 4 "alu_control_d";
    .port_info 6 /INPUT 3 "funct3_d";
    .port_info 7 /INPUT 1 "alu_src_b_d";
    .port_info 8 /INPUT 1 "alu_src_a_d";
    .port_info 9 /INPUT 1 "adder_src_d";
    .port_info 10 /INPUT 32 "rd1_d";
    .port_info 11 /INPUT 32 "rd2_d";
    .port_info 12 /INPUT 32 "pc_d";
    .port_info 13 /INPUT 5 "rs1_d";
    .port_info 14 /INPUT 5 "rs2_d";
    .port_info 15 /INPUT 5 "rd_d";
    .port_info 16 /INPUT 32 "imm_val_d";
    .port_info 17 /INPUT 32 "pc_plus4_d";
    .port_info 18 /INPUT 32 "alu_result_m";
    .port_info 19 /INPUT 32 "alu_result_w";
    .port_info 20 /INPUT 2 "forward_a_e";
    .port_info 21 /INPUT 2 "forward_b_e";
    .port_info 22 /OUTPUT 1 "reg_write_e";
    .port_info 23 /OUTPUT 2 "res_src_e";
    .port_info 24 /OUTPUT 1 "mem_write_e";
    .port_info 25 /OUTPUT 3 "funct3_e";
    .port_info 26 /OUTPUT 32 "alu_result_e";
    .port_info 27 /OUTPUT 32 "write_data_e";
    .port_info 28 /OUTPUT 5 "rd_e";
    .port_info 29 /OUTPUT 32 "pc_plus4_e";
    .port_info 30 /OUTPUT 32 "pc_target_e";
    .port_info 31 /OUTPUT 1 "pc_src_e";
P_0x5de89af3d6a0 .param/l "ADDRESS_WIDTH" 0 10 25, +C4<00000000000000000000000000100000>;
P_0x5de89af3d6e0 .param/l "DATA_WIDTH" 0 10 24, +C4<00000000000000000000000000100000>;
L_0x5de89af6aed0 .functor AND 1, v0x5de89af37340_0, L_0x5de89af6afd0, C4<1>, C4<1>;
L_0x5de89af6b100 .functor OR 1, v0x5de89af37a80_0, L_0x5de89af6aed0, C4<0>, C4<0>;
L_0x5de89af6b280 .functor BUFZ 1, v0x5de89af38640_0, C4<0>, C4<0>, C4<0>;
L_0x5de89af6b2f0 .functor BUFZ 1, v0x5de89af38640_0, C4<0>, C4<0>, C4<0>;
L_0x5de89af6b3f0 .functor BUFZ 2, v0x5de89af387e0_0, C4<00>, C4<00>, C4<00>;
L_0x5de89af6b4f0 .functor BUFZ 1, v0x5de89af37c00_0, C4<0>, C4<0>, C4<0>;
L_0x5de89af6b5a0 .functor BUFZ 32, v0x5de89af37f60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5de89af6b610 .functor BUFZ 3, v0x5de89af37720_0, C4<000>, C4<000>, C4<000>;
v0x5de89af42450_0 .net *"_ivl_3", 0 0, L_0x5de89af6afd0;  1 drivers
v0x5de89af42550_0 .net *"_ivl_4", 0 0, L_0x5de89af6aed0;  1 drivers
v0x5de89af42630_0 .net "a_alu", 31 0, L_0x5de89af6ab30;  1 drivers
v0x5de89af42720_0 .net "a_forward", 31 0, v0x5de89af3f5e0_0;  1 drivers
v0x5de89af42830_0 .net "adder_src_d", 0 0, v0x5de89af2bf60_0;  alias, 1 drivers
v0x5de89af42970_0 .net "alu_control_d", 3 0, v0x5de89af23990_0;  alias, 1 drivers
v0x5de89af42a80_0 .net "alu_result_e", 31 0, v0x5de89af41590_0;  alias, 1 drivers
v0x5de89af42b90_0 .net "alu_result_m", 31 0, L_0x5de89af6bb30;  alias, 1 drivers
v0x5de89af42ca0_0 .net "alu_result_w", 31 0, v0x5de89af506d0_0;  alias, 1 drivers
v0x5de89af42df0_0 .net "alu_src_a_d", 0 0, v0x5de89ae43790_0;  alias, 1 drivers
v0x5de89af42e90_0 .net "alu_src_b_d", 0 0, v0x5de89af37130_0;  alias, 1 drivers
v0x5de89af42f30_0 .net "b_alu", 31 0, L_0x5de89af6abd0;  1 drivers
v0x5de89af43040_0 .net "b_forward", 31 0, v0x5de89af404e0_0;  1 drivers
v0x5de89af43150_0 .net "branch_d", 0 0, v0x5de89af37340_0;  alias, 1 drivers
v0x5de89af431f0_0 .net "forward_a_e", 1 0, L_0x5de89af674f0;  alias, 1 drivers
v0x5de89af43290_0 .net "forward_b_e", 1 0, L_0x5de89af683b0;  alias, 1 drivers
v0x5de89af43330_0 .net "funct3_d", 14 12, v0x5de89af37720_0;  alias, 1 drivers
v0x5de89af434e0_0 .net "funct3_e", 14 12, L_0x5de89af6b610;  alias, 1 drivers
v0x5de89af43580_0 .net "imm_val_d", 31 0, v0x5de89af378e0_0;  alias, 1 drivers
v0x5de89af43620_0 .net "jump_d", 0 0, v0x5de89af37a80_0;  alias, 1 drivers
v0x5de89af436c0_0 .net "mem_write_d", 0 0, v0x5de89af37c00_0;  alias, 1 drivers
v0x5de89af43760_0 .net "mem_write_e", 0 0, L_0x5de89af6b4f0;  alias, 1 drivers
v0x5de89af43800_0 .net "pc_adder_a", 31 0, L_0x5de89af6ad00;  1 drivers
v0x5de89af438f0_0 .net "pc_d", 31 0, v0x5de89af37da0_0;  alias, 1 drivers
v0x5de89af43990_0 .net "pc_plus4_d", 31 0, v0x5de89af37f60_0;  alias, 1 drivers
v0x5de89af43a30_0 .net "pc_plus4_e", 31 0, L_0x5de89af6b5a0;  alias, 1 drivers
v0x5de89af43ad0_0 .net "pc_src_e", 0 0, L_0x5de89af6b100;  alias, 1 drivers
v0x5de89af43b70_0 .net "pc_target_e", 31 0, L_0x5de89af6ae30;  alias, 1 drivers
v0x5de89af43c30_0 .net "rd1_d", 31 0, v0x5de89af38120_0;  alias, 1 drivers
v0x5de89af43cd0_0 .net "rd2_d", 31 0, v0x5de89af382e0_0;  alias, 1 drivers
v0x5de89af43de0_0 .net "rd_d", 4 0, v0x5de89af384a0_0;  alias, 1 drivers
v0x5de89af43ea0_0 .net "rd_e", 4 0, o0x7984118c3f38;  alias, 0 drivers
v0x5de89af43f40_0 .net "reg_write_d", 0 0, v0x5de89af38640_0;  alias, 1 drivers
v0x5de89af44220_0 .net8 "reg_write_e", 0 0, RS_0x7984118c3f98;  alias, 2 drivers
v0x5de89af442f0_0 .net "res_src_d", 1 0, v0x5de89af387e0_0;  alias, 1 drivers
v0x5de89af443c0_0 .net "res_src_e", 1 0, L_0x5de89af6b3f0;  alias, 1 drivers
v0x5de89af44490_0 .net "rs1_d", 4 0, v0x5de89af389a0_0;  alias, 1 drivers
v0x5de89af44560_0 .net "rs2_d", 4 0, v0x5de89af38b60_0;  alias, 1 drivers
v0x5de89af44630_0 .net "write_data_e", 31 0, o0x7984118c4058;  alias, 0 drivers
L_0x5de89af6afd0 .part v0x5de89af41590_0, 0, 1;
S_0x5de89af3f040 .scope module, "a_forward_mux" "mux3" 10 61, 11 23 0, S_0x5de89aeacc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5de89af3f240 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x5de89af3d780_0 .net "in1", 31 0, v0x5de89af38120_0;  alias, 1 drivers
v0x5de89af3f400_0 .net "in2", 31 0, L_0x5de89af6bb30;  alias, 1 drivers
v0x5de89af3f4c0_0 .net "in3", 31 0, v0x5de89af506d0_0;  alias, 1 drivers
v0x5de89af3f5e0_0 .var "out", 31 0;
v0x5de89af3f6c0_0 .net "sel", 1 0, L_0x5de89af674f0;  alias, 1 drivers
E_0x5de89af30ab0 .event edge, v0x5de89af3f6c0_0, v0x5de89af38120_0, v0x5de89af3f400_0, v0x5de89af3b9c0_0;
S_0x5de89af3f890 .scope module, "a_src_mux" "mux2" 10 76, 12 23 0, S_0x5de89aeacc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5de89af3fa90 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x5de89af3fb30_0 .net "in1", 31 0, v0x5de89af3f5e0_0;  alias, 1 drivers
v0x5de89af3fc20_0 .net "in2", 31 0, v0x5de89af37da0_0;  alias, 1 drivers
v0x5de89af3fcf0_0 .net "out", 31 0, L_0x5de89af6ab30;  alias, 1 drivers
v0x5de89af3fdc0_0 .net "sel", 0 0, v0x5de89ae43790_0;  alias, 1 drivers
L_0x5de89af6ab30 .functor MUXZ 32, v0x5de89af3f5e0_0, v0x5de89af37da0_0, v0x5de89ae43790_0, C4<>;
S_0x5de89af3ff20 .scope module, "b_forward_mux" "mux3" 10 68, 11 23 0, S_0x5de89aeacc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5de89af40100 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x5de89af40230_0 .net "in1", 31 0, v0x5de89af382e0_0;  alias, 1 drivers
v0x5de89af40340_0 .net "in2", 31 0, L_0x5de89af6bb30;  alias, 1 drivers
v0x5de89af40410_0 .net "in3", 31 0, v0x5de89af506d0_0;  alias, 1 drivers
v0x5de89af404e0_0 .var "out", 31 0;
v0x5de89af405a0_0 .net "sel", 1 0, L_0x5de89af683b0;  alias, 1 drivers
E_0x5de89af30af0 .event edge, v0x5de89af405a0_0, v0x5de89af382e0_0, v0x5de89af3f400_0, v0x5de89af3b9c0_0;
S_0x5de89af40770 .scope module, "b_src_mux" "mux2" 10 83, 12 23 0, S_0x5de89aeacc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5de89af40950 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x5de89af40a20_0 .net "in1", 31 0, v0x5de89af404e0_0;  alias, 1 drivers
v0x5de89af40b30_0 .net "in2", 31 0, v0x5de89af378e0_0;  alias, 1 drivers
v0x5de89af40c00_0 .net "out", 31 0, L_0x5de89af6abd0;  alias, 1 drivers
v0x5de89af40cd0_0 .net "sel", 0 0, v0x5de89af37130_0;  alias, 1 drivers
L_0x5de89af6abd0 .functor MUXZ 32, v0x5de89af404e0_0, v0x5de89af378e0_0, v0x5de89af37130_0, C4<>;
S_0x5de89af40e30 .scope module, "main_alu" "alu" 10 102, 13 1 0, S_0x5de89aeacc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_controls";
    .port_info 3 /INPUT 1 "funct3b0";
    .port_info 4 /OUTPUT 32 "res";
P_0x5de89af41060 .param/l "DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v0x5de89af41210_0 .net "a", 31 0, L_0x5de89af6ab30;  alias, 1 drivers
v0x5de89af41320_0 .net "alu_controls", 3 0, v0x5de89af23990_0;  alias, 1 drivers
v0x5de89af413f0_0 .net "b", 31 0, L_0x5de89af6abd0;  alias, 1 drivers
L_0x798411879648 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x5de89af414f0_0 .net "funct3b0", 0 0, L_0x798411879648;  1 drivers
v0x5de89af41590_0 .var "res", 31 0;
E_0x5de89af41180 .event edge, v0x5de89af23990_0, v0x5de89af3fcf0_0, v0x5de89af40c00_0, v0x5de89af414f0_0;
S_0x5de89af41730 .scope module, "pc_target_adder" "adder" 10 96, 14 23 0, S_0x5de89aeacc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x5de89af41910 .param/l "OPERAND_WIDTH" 0 14 24, +C4<00000000000000000000000000100000>;
v0x5de89af41a20_0 .net "a", 31 0, L_0x5de89af6ad00;  alias, 1 drivers
v0x5de89af41b20_0 .net "b", 31 0, v0x5de89af378e0_0;  alias, 1 drivers
v0x5de89af41c30_0 .net "res", 31 0, L_0x5de89af6ae30;  alias, 1 drivers
L_0x5de89af6ae30 .arith/sum 32, L_0x5de89af6ad00, v0x5de89af378e0_0;
S_0x5de89af41d70 .scope module, "pc_target_mux" "mux2" 10 89, 12 23 0, S_0x5de89aeacc70;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5de89af41f50 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x5de89af42050_0 .net "in1", 31 0, v0x5de89af37da0_0;  alias, 1 drivers
v0x5de89af42160_0 .net "in2", 31 0, v0x5de89af38120_0;  alias, 1 drivers
v0x5de89af42270_0 .net "out", 31 0, L_0x5de89af6ad00;  alias, 1 drivers
v0x5de89af42310_0 .net "sel", 0 0, v0x5de89af2bf60_0;  alias, 1 drivers
L_0x5de89af6ad00 .functor MUXZ 32, v0x5de89af37da0_0, v0x5de89af38120_0, v0x5de89af2bf60_0, C4<>;
S_0x5de89af44aa0 .scope module, "fd" "pl_reg_fd" 3 117, 15 1 0, S_0x5de89aead470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "pc_f_i";
    .port_info 4 /INPUT 32 "pc_plus4_f_i";
    .port_info 5 /INPUT 32 "instr_f_i";
    .port_info 6 /OUTPUT 32 "pc_f_o";
    .port_info 7 /OUTPUT 32 "pc_plus4_f_o";
    .port_info 8 /OUTPUT 32 "instr_f_o";
P_0x5de89af3eb40 .param/l "ADDRESS_WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
P_0x5de89af3eb80 .param/l "DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000100000>;
v0x5de89af44f60_0 .net "clk", 0 0, v0x5de89af56010_0;  alias, 1 drivers
v0x5de89af45020_0 .net "clr", 0 0, v0x5de89af561f0_0;  alias, 1 drivers
v0x5de89af45110_0 .net "en", 0 0, L_0x5de89af565e0;  alias, 1 drivers
v0x5de89af451e0_0 .net "instr_f_i", 31 0, L_0x5de89af681b0;  alias, 1 drivers
v0x5de89af45280_0 .var "instr_f_o", 31 0;
v0x5de89af45340_0 .net "pc_f_i", 31 0, L_0x5de89af68f80;  alias, 1 drivers
v0x5de89af45400_0 .var "pc_f_o", 31 0;
v0x5de89af454f0_0 .net "pc_plus4_f_i", 31 0, L_0x5de89af68f10;  alias, 1 drivers
v0x5de89af455b0_0 .var "pc_plus4_f_o", 31 0;
S_0x5de89af45830 .scope module, "fetch_stage" "fetch" 3 104, 16 22 0, S_0x5de89aead470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "pc_src_e";
    .port_info 4 /INPUT 32 "pc_target_e";
    .port_info 5 /OUTPUT 32 "pc_f";
    .port_info 6 /OUTPUT 32 "pc_plus4_f";
    .port_info 7 /OUTPUT 32 "instr_f";
P_0x5de89af459c0 .param/l "ADDRESS_WIDTH" 0 16 24, +C4<00000000000000000000000000100000>;
P_0x5de89af45a00 .param/l "DATA_WIDTH" 0 16 23, +C4<00000000000000000000000000100000>;
L_0x5de89af68f10 .functor BUFZ 32, L_0x5de89af68ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5de89af68f80 .functor BUFZ 32, v0x5de89af46ad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5de89af47b20_0 .net "clk", 0 0, v0x5de89af56010_0;  alias, 1 drivers
v0x5de89af47bc0_0 .net "en", 0 0, L_0x5de89af565e0;  alias, 1 drivers
v0x5de89af47cd0_0 .net "instr_f", 31 0, L_0x5de89af681b0;  alias, 1 drivers
v0x5de89af47dc0_0 .net "pc", 31 0, v0x5de89af46ad0_0;  1 drivers
v0x5de89af47e60_0 .net "pc_f", 31 0, L_0x5de89af68f80;  alias, 1 drivers
v0x5de89af47f70_0 .net "pc_mux_res", 31 0, L_0x5de89af68c10;  1 drivers
v0x5de89af48060_0 .net "pc_plus4", 31 0, L_0x5de89af68ae0;  1 drivers
v0x5de89af48170_0 .net "pc_plus4_f", 31 0, L_0x5de89af68f10;  alias, 1 drivers
v0x5de89af48230_0 .net "pc_src_e", 0 0, L_0x5de89af6b100;  alias, 1 drivers
v0x5de89af482d0_0 .net "pc_target_e", 31 0, L_0x5de89af6ae30;  alias, 1 drivers
v0x5de89af48370_0 .net "rst", 0 0, v0x5de89af561f0_0;  alias, 1 drivers
S_0x5de89af45c30 .scope module, "i_mem" "instr_mem" 16 58, 17 23 0, S_0x5de89af45830;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x5de89af3ec20 .param/l "ADDRESS_WIDTH" 0 17 24, +C4<00000000000000000000000000100000>;
P_0x5de89af3ec60 .param/l "DATA_WIDTH" 0 17 25, +C4<00000000000000000000000000100000>;
P_0x5de89af3eca0 .param/l "INSTR_COUNT" 0 17 27, +C4<00000000000000000000001000000000>;
P_0x5de89af3ece0 .param/l "MEM_SIZE" 0 17 26, +C4<00000000000000000000001000000000>;
L_0x5de89af681b0 .functor BUFZ 32, L_0x5de89af68d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5de89af46090_0 .net *"_ivl_0", 31 0, L_0x5de89af68d40;  1 drivers
v0x5de89af46190_0 .net *"_ivl_3", 29 0, L_0x5de89af68de0;  1 drivers
v0x5de89af46270_0 .net "instr", 31 0, L_0x5de89af681b0;  alias, 1 drivers
v0x5de89af46370_0 .net "instr_addr", 31 0, v0x5de89af46ad0_0;  alias, 1 drivers
v0x5de89af46430 .array "instr_mem", 511 0, 31 0;
L_0x5de89af68d40 .array/port v0x5de89af46430, L_0x5de89af68de0;
L_0x5de89af68de0 .part v0x5de89af46ad0_0, 2, 30;
S_0x5de89af465a0 .scope module, "pc_ff" "reset_ff" 16 37, 18 23 0, S_0x5de89af45830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x5de89af46780 .param/l "DATA_WIDTH" 0 18 24, +C4<00000000000000000000000000100000>;
v0x5de89af46930_0 .net "clk", 0 0, v0x5de89af56010_0;  alias, 1 drivers
v0x5de89af469f0_0 .net "din", 31 0, L_0x5de89af68c10;  alias, 1 drivers
v0x5de89af46ad0_0 .var "dout", 31 0;
v0x5de89af46bd0_0 .net "en", 0 0, L_0x5de89af565e0;  alias, 1 drivers
v0x5de89af46ca0_0 .net "rst", 0 0, v0x5de89af561f0_0;  alias, 1 drivers
E_0x5de89af468d0 .event posedge, v0x5de89af3da80_0, v0x5de89af37400_0;
S_0x5de89af46e40 .scope module, "pc_mux" "mux2" 16 51, 12 23 0, S_0x5de89af45830;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5de89af47020 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x5de89af470f0_0 .net "in1", 31 0, L_0x5de89af68ae0;  alias, 1 drivers
v0x5de89af471d0_0 .net "in2", 31 0, L_0x5de89af6ae30;  alias, 1 drivers
v0x5de89af472e0_0 .net "out", 31 0, L_0x5de89af68c10;  alias, 1 drivers
v0x5de89af473b0_0 .net "sel", 0 0, L_0x5de89af6b100;  alias, 1 drivers
L_0x5de89af68c10 .functor MUXZ 32, L_0x5de89af68ae0, L_0x5de89af6ae30, L_0x5de89af6b100, C4<>;
S_0x5de89af474f0 .scope module, "pc_plus4_adder" "adder" 16 45, 14 23 0, S_0x5de89af45830;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x5de89af476d0 .param/l "OPERAND_WIDTH" 0 14 24, +C4<00000000000000000000000000100000>;
v0x5de89af477e0_0 .net "a", 31 0, v0x5de89af46ad0_0;  alias, 1 drivers
L_0x798411879408 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5de89af47910_0 .net "b", 31 0, L_0x798411879408;  1 drivers
v0x5de89af479f0_0 .net "res", 31 0, L_0x5de89af68ae0;  alias, 1 drivers
L_0x5de89af68ae0 .arith/sum 32, v0x5de89af46ad0_0, L_0x798411879408;
S_0x5de89af48560 .scope module, "hazard_unit" "hazard" 3 82, 19 1 0, S_0x5de89aead470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 5 "rs1_d";
    .port_info 2 /INPUT 5 "rs2_d";
    .port_info 3 /INPUT 5 "rs1_e";
    .port_info 4 /INPUT 5 "rs2_e";
    .port_info 5 /INPUT 5 "rd_e";
    .port_info 6 /INPUT 1 "pc_src_e";
    .port_info 7 /INPUT 1 "res_src_e_b0";
    .port_info 8 /INPUT 5 "rd_m";
    .port_info 9 /INPUT 1 "reg_write_m";
    .port_info 10 /INPUT 5 "rd_w";
    .port_info 11 /INPUT 1 "reg_write_w";
    .port_info 12 /OUTPUT 1 "stall_f";
    .port_info 13 /OUTPUT 1 "stall_d";
    .port_info 14 /OUTPUT 1 "flush_d";
    .port_info 15 /OUTPUT 1 "flush_e";
    .port_info 16 /OUTPUT 2 "forward_a_e";
    .port_info 17 /OUTPUT 2 "forward_b_e";
P_0x5de89af486f0 .param/l "ADDRESS_WIDTH" 0 19 2, +C4<00000000000000000000000000100000>;
P_0x5de89af48730 .param/l "DATA_WIDTH" 0 19 3, +C4<00000000000000000000000000100000>;
L_0x5de89af56460 .functor OR 1, L_0x5de89af56290, L_0x5de89af563c0, C4<0>, C4<0>;
L_0x5de89af56520 .functor AND 1, L_0x5de89af68a40, L_0x5de89af56460, C4<1>, C4<1>;
L_0x5de89af565e0 .functor BUFZ 1, L_0x5de89af56520, C4<0>, C4<0>, C4<0>;
L_0x5de89af566a0 .functor BUFZ 1, L_0x5de89af56520, C4<0>, C4<0>, C4<0>;
L_0x5de89af56920 .functor AND 1, L_0x5de89af56760, v0x5de89af3e3b0_0, C4<1>, C4<1>;
L_0x5de89af66bc0 .functor AND 1, L_0x5de89af56920, L_0x5de89af66ad0, C4<1>, C4<1>;
L_0x5de89af66e80 .functor AND 1, L_0x5de89af66d10, v0x5de89af4f770_0, C4<1>, C4<1>;
L_0x5de89af67200 .functor AND 1, L_0x5de89af66e80, L_0x5de89af67070, C4<1>, C4<1>;
L_0x5de89af67800 .functor AND 1, L_0x5de89af676d0, v0x5de89af3e3b0_0, C4<1>, C4<1>;
L_0x5de89af67b50 .functor AND 1, L_0x5de89af67800, L_0x5de89af67a60, C4<1>, C4<1>;
L_0x5de89af67910 .functor AND 1, L_0x5de89af67cc0, v0x5de89af4f770_0, C4<1>, C4<1>;
L_0x5de89af680a0 .functor AND 1, L_0x5de89af67910, L_0x5de89af67ed0, C4<1>, C4<1>;
L_0x5de89af68590 .functor BUFZ 1, L_0x5de89af6b100, C4<0>, C4<0>, C4<0>;
L_0x5de89af68650 .functor OR 1, L_0x5de89af56520, L_0x5de89af6b100, C4<0>, C4<0>;
v0x5de89af48b10_0 .net *"_ivl_0", 0 0, L_0x5de89af56290;  1 drivers
v0x5de89af48bf0_0 .net *"_ivl_12", 0 0, L_0x5de89af56760;  1 drivers
v0x5de89af48cb0_0 .net *"_ivl_14", 0 0, L_0x5de89af56920;  1 drivers
v0x5de89af48d70_0 .net *"_ivl_16", 31 0, L_0x5de89af56a20;  1 drivers
L_0x798411879018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af48e50_0 .net *"_ivl_19", 26 0, L_0x798411879018;  1 drivers
v0x5de89af48f80_0 .net *"_ivl_2", 0 0, L_0x5de89af563c0;  1 drivers
L_0x798411879060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af49040_0 .net/2u *"_ivl_20", 31 0, L_0x798411879060;  1 drivers
v0x5de89af49120_0 .net *"_ivl_22", 0 0, L_0x5de89af66ad0;  1 drivers
v0x5de89af491e0_0 .net *"_ivl_24", 0 0, L_0x5de89af66bc0;  1 drivers
L_0x7984118790a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5de89af492c0_0 .net/2u *"_ivl_26", 1 0, L_0x7984118790a8;  1 drivers
v0x5de89af493a0_0 .net *"_ivl_28", 0 0, L_0x5de89af66d10;  1 drivers
v0x5de89af49460_0 .net *"_ivl_30", 0 0, L_0x5de89af66e80;  1 drivers
v0x5de89af49540_0 .net *"_ivl_32", 31 0, L_0x5de89af66f80;  1 drivers
L_0x7984118790f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af49620_0 .net *"_ivl_35", 26 0, L_0x7984118790f0;  1 drivers
L_0x798411879138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af49700_0 .net/2u *"_ivl_36", 31 0, L_0x798411879138;  1 drivers
v0x5de89af497e0_0 .net *"_ivl_38", 0 0, L_0x5de89af67070;  1 drivers
v0x5de89af498a0_0 .net *"_ivl_4", 0 0, L_0x5de89af56460;  1 drivers
v0x5de89af49a90_0 .net *"_ivl_40", 0 0, L_0x5de89af67200;  1 drivers
L_0x798411879180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5de89af49b70_0 .net/2u *"_ivl_42", 1 0, L_0x798411879180;  1 drivers
L_0x7984118791c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5de89af49c50_0 .net/2u *"_ivl_44", 1 0, L_0x7984118791c8;  1 drivers
v0x5de89af49d30_0 .net *"_ivl_46", 1 0, L_0x5de89af67360;  1 drivers
v0x5de89af49e10_0 .net *"_ivl_50", 0 0, L_0x5de89af676d0;  1 drivers
v0x5de89af49ed0_0 .net *"_ivl_52", 0 0, L_0x5de89af67800;  1 drivers
v0x5de89af49fb0_0 .net *"_ivl_54", 31 0, L_0x5de89af67870;  1 drivers
L_0x798411879210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af4a090_0 .net *"_ivl_57", 26 0, L_0x798411879210;  1 drivers
L_0x798411879258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af4a170_0 .net/2u *"_ivl_58", 31 0, L_0x798411879258;  1 drivers
v0x5de89af4a250_0 .net *"_ivl_60", 0 0, L_0x5de89af67a60;  1 drivers
v0x5de89af4a310_0 .net *"_ivl_62", 0 0, L_0x5de89af67b50;  1 drivers
L_0x7984118792a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5de89af4a3f0_0 .net/2u *"_ivl_64", 1 0, L_0x7984118792a0;  1 drivers
v0x5de89af4a4d0_0 .net *"_ivl_66", 0 0, L_0x5de89af67cc0;  1 drivers
v0x5de89af4a590_0 .net *"_ivl_68", 0 0, L_0x5de89af67910;  1 drivers
v0x5de89af4a670_0 .net *"_ivl_70", 31 0, L_0x5de89af67de0;  1 drivers
L_0x7984118792e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af4a750_0 .net *"_ivl_73", 26 0, L_0x7984118792e8;  1 drivers
L_0x798411879330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af4aa40_0 .net/2u *"_ivl_74", 31 0, L_0x798411879330;  1 drivers
v0x5de89af4ab20_0 .net *"_ivl_76", 0 0, L_0x5de89af67ed0;  1 drivers
v0x5de89af4abe0_0 .net *"_ivl_78", 0 0, L_0x5de89af680a0;  1 drivers
L_0x798411879378 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5de89af4acc0_0 .net/2u *"_ivl_80", 1 0, L_0x798411879378;  1 drivers
L_0x7984118793c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5de89af4ada0_0 .net/2u *"_ivl_82", 1 0, L_0x7984118793c0;  1 drivers
v0x5de89af4ae80_0 .net *"_ivl_84", 1 0, L_0x5de89af68220;  1 drivers
v0x5de89af4af60_0 .net "flush_d", 0 0, L_0x5de89af68590;  alias, 1 drivers
v0x5de89af4b020_0 .net "flush_e", 0 0, L_0x5de89af68650;  alias, 1 drivers
v0x5de89af4b0e0_0 .net "forward_a_e", 1 0, L_0x5de89af674f0;  alias, 1 drivers
v0x5de89af4b1a0_0 .net "forward_b_e", 1 0, L_0x5de89af683b0;  alias, 1 drivers
v0x5de89af4b2b0_0 .net "lw_stall", 0 0, L_0x5de89af56520;  1 drivers
v0x5de89af4b370_0 .net "pc_src_e", 0 0, L_0x5de89af6b100;  alias, 1 drivers
v0x5de89af4b410_0 .net "rd_e", 4 0, v0x5de89af384a0_0;  alias, 1 drivers
v0x5de89af4b520_0 .net "rd_m", 4 0, v0x5de89af3e210_0;  alias, 1 drivers
v0x5de89af4b5e0_0 .net "rd_w", 4 0, v0x5de89af4f3f0_0;  alias, 1 drivers
v0x5de89af4b6a0_0 .net "reg_write_m", 0 0, v0x5de89af3e3b0_0;  alias, 1 drivers
v0x5de89af4b740_0 .net "reg_write_w", 0 0, v0x5de89af4f770_0;  alias, 1 drivers
v0x5de89af4b7e0_0 .net "res_src_e_b0", 0 0, L_0x5de89af68a40;  1 drivers
v0x5de89af4b8a0_0 .net "rs1_d", 4 0, L_0x5de89af68820;  1 drivers
v0x5de89af4b980_0 .net "rs1_e", 4 0, v0x5de89af389a0_0;  alias, 1 drivers
v0x5de89af4ba90_0 .net "rs2_d", 4 0, L_0x5de89af688c0;  1 drivers
v0x5de89af4bb70_0 .net "rs2_e", 4 0, v0x5de89af38b60_0;  alias, 1 drivers
o0x7984118c62d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5de89af4bc80_0 .net "rst", 0 0, o0x7984118c62d8;  0 drivers
v0x5de89af4bd40_0 .net "stall_d", 0 0, L_0x5de89af566a0;  alias, 1 drivers
v0x5de89af4be00_0 .net "stall_f", 0 0, L_0x5de89af565e0;  alias, 1 drivers
L_0x5de89af56290 .cmp/eq 5, L_0x5de89af68820, v0x5de89af384a0_0;
L_0x5de89af563c0 .cmp/eq 5, L_0x5de89af688c0, v0x5de89af384a0_0;
L_0x5de89af56760 .cmp/eq 5, v0x5de89af389a0_0, v0x5de89af3e210_0;
L_0x5de89af56a20 .concat [ 5 27 0 0], v0x5de89af389a0_0, L_0x798411879018;
L_0x5de89af66ad0 .cmp/ne 32, L_0x5de89af56a20, L_0x798411879060;
L_0x5de89af66d10 .cmp/eq 5, v0x5de89af389a0_0, v0x5de89af4f3f0_0;
L_0x5de89af66f80 .concat [ 5 27 0 0], v0x5de89af389a0_0, L_0x7984118790f0;
L_0x5de89af67070 .cmp/ne 32, L_0x5de89af66f80, L_0x798411879138;
L_0x5de89af67360 .functor MUXZ 2, L_0x7984118791c8, L_0x798411879180, L_0x5de89af67200, C4<>;
L_0x5de89af674f0 .functor MUXZ 2, L_0x5de89af67360, L_0x7984118790a8, L_0x5de89af66bc0, C4<>;
L_0x5de89af676d0 .cmp/eq 5, v0x5de89af38b60_0, v0x5de89af3e210_0;
L_0x5de89af67870 .concat [ 5 27 0 0], v0x5de89af38b60_0, L_0x798411879210;
L_0x5de89af67a60 .cmp/ne 32, L_0x5de89af67870, L_0x798411879258;
L_0x5de89af67cc0 .cmp/eq 5, v0x5de89af38b60_0, v0x5de89af4f3f0_0;
L_0x5de89af67de0 .concat [ 5 27 0 0], v0x5de89af38b60_0, L_0x7984118792e8;
L_0x5de89af67ed0 .cmp/ne 32, L_0x5de89af67de0, L_0x798411879330;
L_0x5de89af68220 .functor MUXZ 2, L_0x7984118793c0, L_0x798411879378, L_0x5de89af680a0, C4<>;
L_0x5de89af683b0 .functor MUXZ 2, L_0x5de89af68220, L_0x7984118792a0, L_0x5de89af67b50, C4<>;
S_0x5de89af4c180 .scope module, "memory_stage" "memory" 3 267, 20 1 0, S_0x5de89aead470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_e";
    .port_info 2 /INPUT 2 "result_src_e";
    .port_info 3 /INPUT 1 "mem_write_e";
    .port_info 4 /INPUT 3 "funct3_e";
    .port_info 5 /INPUT 32 "alu_result_e";
    .port_info 6 /INPUT 32 "write_data_e";
    .port_info 7 /INPUT 5 "rd_e";
    .port_info 8 /INPUT 32 "pc_plus4_e";
    .port_info 9 /OUTPUT 1 "reg_write_m";
    .port_info 10 /OUTPUT 2 "result_src_m";
    .port_info 11 /OUTPUT 32 "alu_result_m";
    .port_info 12 /OUTPUT 32 "read_data_m";
    .port_info 13 /OUTPUT 5 "rd_m";
    .port_info 14 /OUTPUT 32 "pc_plus4_m";
P_0x5de89af487d0 .param/l "ADDRESS_WIDTH" 0 20 2, +C4<00000000000000000000000000100000>;
P_0x5de89af48810 .param/l "DATA_WIDTH" 0 20 3, +C4<00000000000000000000000000100000>;
L_0x5de89af6ba50 .functor BUFZ 1, v0x5de89af3e3b0_0, C4<0>, C4<0>, C4<0>;
L_0x5de89af6bac0 .functor BUFZ 2, v0x5de89af3e550_0, C4<00>, C4<00>, C4<00>;
L_0x5de89af6bb30 .functor BUFZ 32, v0x5de89af3d900_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5de89af6bba0 .functor BUFZ 5, v0x5de89af3e210_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5de89af6bc10 .functor BUFZ 32, v0x5de89af3e050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5de89af4d8e0_0 .net "alu_result_e", 31 0, v0x5de89af3d900_0;  alias, 1 drivers
v0x5de89af4d9c0_0 .net "alu_result_m", 31 0, L_0x5de89af6bb30;  alias, 1 drivers
v0x5de89af4da80_0 .net "clk", 0 0, v0x5de89af56010_0;  alias, 1 drivers
v0x5de89af4db20_0 .net "funct3_e", 14 12, v0x5de89af3dd10_0;  alias, 1 drivers
v0x5de89af4dc10_0 .net "mem_write_e", 0 0, v0x5de89af3deb0_0;  alias, 1 drivers
v0x5de89af4dd50_0 .net "pc_plus4_e", 31 0, v0x5de89af3e050_0;  alias, 1 drivers
v0x5de89af4de10_0 .net "pc_plus4_m", 31 0, L_0x5de89af6bc10;  alias, 1 drivers
v0x5de89af4ded0_0 .net "rd_e", 4 0, v0x5de89af3e210_0;  alias, 1 drivers
v0x5de89af4dfe0_0 .net "rd_m", 4 0, L_0x5de89af6bba0;  alias, 1 drivers
v0x5de89af4e0c0_0 .net "read_data_m", 31 0, v0x5de89af4d470_0;  alias, 1 drivers
v0x5de89af4e180_0 .net "reg_write_e", 0 0, v0x5de89af3e3b0_0;  alias, 1 drivers
v0x5de89af4e220_0 .net "reg_write_m", 0 0, L_0x5de89af6ba50;  alias, 1 drivers
v0x5de89af4e2c0_0 .net "result_src_e", 1 0, v0x5de89af3e550_0;  alias, 1 drivers
v0x5de89af4e380_0 .net "result_src_m", 1 0, L_0x5de89af6bac0;  alias, 1 drivers
v0x5de89af4e440_0 .net "write_data_e", 31 0, v0x5de89af3e710_0;  alias, 1 drivers
S_0x5de89af4c680 .scope module, "dm" "data_memory" 20 22, 21 1 0, S_0x5de89af4c180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write_e";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "data_mem_addr";
    .port_info 4 /INPUT 32 "write_data_e";
    .port_info 5 /OUTPUT 32 "read_data_m";
P_0x5de89af4c880 .param/l "ADDRESS_WIDTH" 0 21 2, +C4<00000000000000000000000000100000>;
P_0x5de89af4c8c0 .param/l "DATA_WIDTH" 0 21 3, +C4<00000000000000000000000000100000>;
P_0x5de89af4c900 .param/l "MEM_SIZE" 0 21 4, +C4<00000000000000000000000001000000>;
L_0x5de89af6b9e0 .functor BUFZ 32, L_0x5de89af6b940, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5de89af4cb30_0 .net *"_ivl_1", 29 0, L_0x5de89af6b6d0;  1 drivers
v0x5de89af4cc30_0 .net *"_ivl_10", 31 0, L_0x5de89af6b940;  1 drivers
v0x5de89af4cd10_0 .net *"_ivl_2", 31 0, L_0x5de89af6b800;  1 drivers
L_0x7984118796d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5de89af4ce00_0 .net *"_ivl_5", 1 0, L_0x7984118796d8;  1 drivers
L_0x798411879720 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x5de89af4cee0_0 .net/2u *"_ivl_6", 31 0, L_0x798411879720;  1 drivers
v0x5de89af4d010_0 .net "clk", 0 0, v0x5de89af56010_0;  alias, 1 drivers
v0x5de89af4d0b0_0 .net "data_mem_addr", 31 0, v0x5de89af3d900_0;  alias, 1 drivers
v0x5de89af4d170_0 .net "funct3", 14 12, v0x5de89af3dd10_0;  alias, 1 drivers
v0x5de89af4d240_0 .var/i "i", 31 0;
v0x5de89af4d300_0 .net "mem_write_e", 0 0, v0x5de89af3deb0_0;  alias, 1 drivers
v0x5de89af4d3d0 .array "ram", 63 0, 31 0;
v0x5de89af4d470_0 .var "read_data_m", 31 0;
v0x5de89af4d550_0 .net "word", 31 0, L_0x5de89af6b9e0;  1 drivers
v0x5de89af4d630_0 .net "word_addr", 31 0, L_0x5de89af6b8a0;  1 drivers
v0x5de89af4d710_0 .net "write_data_e", 31 0, v0x5de89af3e710_0;  alias, 1 drivers
E_0x5de89af4cab0 .event edge, v0x5de89af3dd10_0, v0x5de89af3d900_0, v0x5de89af4d550_0;
L_0x5de89af6b6d0 .part v0x5de89af3d900_0, 2, 30;
L_0x5de89af6b800 .concat [ 30 2 0 0], L_0x5de89af6b6d0, L_0x7984118796d8;
L_0x5de89af6b8a0 .arith/mod 32, L_0x5de89af6b800, L_0x798411879720;
L_0x5de89af6b940 .array/port v0x5de89af4d3d0, L_0x5de89af6b8a0;
S_0x5de89af4e7b0 .scope module, "mw" "pl_reg_mw" 3 287, 22 1 0, S_0x5de89aead470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_m_i";
    .port_info 4 /INPUT 2 "result_src_m_i";
    .port_info 5 /INPUT 32 "alu_result_m_i";
    .port_info 6 /INPUT 32 "read_data_m_i";
    .port_info 7 /INPUT 5 "rd_m_i";
    .port_info 8 /INPUT 32 "pc_plus4_m_i";
    .port_info 9 /OUTPUT 1 "reg_write_m_o";
    .port_info 10 /OUTPUT 2 "result_src_m_o";
    .port_info 11 /OUTPUT 32 "alu_result_m_o";
    .port_info 12 /OUTPUT 32 "read_data_m_o";
    .port_info 13 /OUTPUT 5 "rd_m_o";
    .port_info 14 /OUTPUT 32 "pc_plus4_m_o";
P_0x5de89af4ea20 .param/l "ADDRESS_WIDTH" 0 22 2, +C4<00000000000000000000000000100000>;
P_0x5de89af4ea60 .param/l "DATA_WIDTH" 0 22 3, +C4<00000000000000000000000000100000>;
v0x5de89af4ed50_0 .net "alu_result_m_i", 31 0, L_0x5de89af6bb30;  alias, 1 drivers
v0x5de89af4ee30_0 .var "alu_result_m_o", 31 0;
v0x5de89af4ef10_0 .net "clk", 0 0, v0x5de89af56010_0;  alias, 1 drivers
v0x5de89af4efb0_0 .net "clr", 0 0, v0x5de89af561f0_0;  alias, 1 drivers
L_0x798411879768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5de89af4f0e0_0 .net "en", 0 0, L_0x798411879768;  1 drivers
v0x5de89af4f180_0 .net "pc_plus4_m_i", 31 0, L_0x5de89af6bc10;  alias, 1 drivers
v0x5de89af4f240_0 .var "pc_plus4_m_o", 31 0;
v0x5de89af4f300_0 .net "rd_m_i", 4 0, L_0x5de89af6bba0;  alias, 1 drivers
v0x5de89af4f3f0_0 .var "rd_m_o", 4 0;
v0x5de89af4f550_0 .net "read_data_m_i", 31 0, v0x5de89af4d470_0;  alias, 1 drivers
v0x5de89af4f5f0_0 .var "read_data_m_o", 31 0;
v0x5de89af4f6d0_0 .net "reg_write_m_i", 0 0, L_0x5de89af6ba50;  alias, 1 drivers
v0x5de89af4f770_0 .var "reg_write_m_o", 0 0;
v0x5de89af4f840_0 .net "result_src_m_i", 1 0, L_0x5de89af6bac0;  alias, 1 drivers
v0x5de89af4f910_0 .var "result_src_m_o", 1 0;
S_0x5de89af4fc10 .scope module, "writeback_stage" "writeback" 3 308, 23 23 0, S_0x5de89aead470;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write_m";
    .port_info 1 /INPUT 2 "result_src_m";
    .port_info 2 /INPUT 32 "alu_result_m";
    .port_info 3 /INPUT 32 "read_data_m";
    .port_info 4 /INPUT 5 "rd_m";
    .port_info 5 /INPUT 32 "pc_plus4_m";
    .port_info 6 /OUTPUT 32 "result_w";
    .port_info 7 /OUTPUT 1 "reg_write_w";
    .port_info 8 /OUTPUT 5 "rd_w";
P_0x5de89af4fda0 .param/l "ADDRESS_WIDTH" 0 23 24, +C4<00000000000000000000000000100000>;
P_0x5de89af4fde0 .param/l "DATA_WIDTH" 0 23 25, +C4<00000000000000000000000000100000>;
v0x5de89af50910_0 .net "alu_result_m", 31 0, v0x5de89af4ee30_0;  alias, 1 drivers
v0x5de89af50a40_0 .net "pc_plus4_m", 31 0, v0x5de89af4f240_0;  alias, 1 drivers
v0x5de89af50b50_0 .net "rd_m", 4 0, v0x5de89af4f3f0_0;  alias, 1 drivers
v0x5de89af50c40_0 .net "rd_w", 4 0, o0x7984118c35d8;  alias, 0 drivers
v0x5de89af50d50_0 .net "read_data_m", 31 0, v0x5de89af4f5f0_0;  alias, 1 drivers
v0x5de89af50eb0_0 .net "reg_write_m", 0 0, v0x5de89af4f770_0;  alias, 1 drivers
v0x5de89af50fa0_0 .net "reg_write_w", 0 0, o0x7984118c3668;  alias, 0 drivers
v0x5de89af51090_0 .net "result_src_m", 1 0, v0x5de89af4f910_0;  alias, 1 drivers
v0x5de89af511a0_0 .net "result_w", 31 0, v0x5de89af506d0_0;  alias, 1 drivers
S_0x5de89af500a0 .scope module, "result_mux" "mux3" 23 39, 11 23 0, S_0x5de89af4fc10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5de89af502a0 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x5de89af503f0_0 .net "in1", 31 0, v0x5de89af4ee30_0;  alias, 1 drivers
v0x5de89af50500_0 .net "in2", 31 0, v0x5de89af4f5f0_0;  alias, 1 drivers
v0x5de89af505d0_0 .net "in3", 31 0, v0x5de89af4f240_0;  alias, 1 drivers
v0x5de89af506d0_0 .var "out", 31 0;
v0x5de89af50770_0 .net "sel", 1 0, v0x5de89af4f910_0;  alias, 1 drivers
E_0x5de89af4ca70 .event edge, v0x5de89af4f910_0, v0x5de89af4ee30_0, v0x5de89af4f5f0_0, v0x5de89af4f240_0;
    .scope S_0x5de89af465a0;
T_0 ;
    %wait E_0x5de89af468d0;
    %load/vec4 v0x5de89af46ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af46ad0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5de89af46bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5de89af469f0_0;
    %assign/vec4 v0x5de89af46ad0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5de89af45c30;
T_1 ;
    %vpi_call 17 36 "$readmemh", "./src/pl_stages/fetch/code.hex", v0x5de89af46430 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5de89af44aa0;
T_2 ;
    %wait E_0x5de89ae63440;
    %load/vec4 v0x5de89af45020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af45400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af455b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af45280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5de89af45110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5de89af45340_0;
    %assign/vec4 v0x5de89af45400_0, 0;
    %load/vec4 v0x5de89af454f0_0;
    %assign/vec4 v0x5de89af455b0_0, 0;
    %load/vec4 v0x5de89af451e0_0;
    %assign/vec4 v0x5de89af45280_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5de89af2cac0;
T_3 ;
    %wait E_0x5de89ae1de30;
    %load/vec4 v0x5de89af39f10_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 2048, 2048, 12;
    %store/vec4 v0x5de89af39a90_0, 0, 12;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 2576, 0, 12;
    %store/vec4 v0x5de89af39a90_0, 0, 12;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2064, 0, 12;
    %store/vec4 v0x5de89af39a90_0, 0, 12;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 2100, 0, 12;
    %store/vec4 v0x5de89af39a90_0, 0, 12;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 785, 0, 12;
    %store/vec4 v0x5de89af39a90_0, 0, 12;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2055, 7, 12;
    %store/vec4 v0x5de89af39a90_0, 0, 12;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 2052, 0, 12;
    %store/vec4 v0x5de89af39a90_0, 0, 12;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 66, 0, 12;
    %store/vec4 v0x5de89af39a90_0, 0, 12;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 3208, 0, 12;
    %store/vec4 v0x5de89af39a90_0, 0, 12;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 3203, 0, 12;
    %store/vec4 v0x5de89af39a90_0, 0, 12;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5de89af2cac0;
T_4 ;
    %wait E_0x5de89ae63940;
    %load/vec4 v0x5de89af39f10_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 19, 32, 7;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5de89af39b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.10 ;
    %load/vec4 v0x5de89af39bd0_0;
    %load/vec4 v0x5de89af39f10_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.18;
T_4.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.18;
T_4.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.18;
T_4.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.18;
T_4.15 ;
    %load/vec4 v0x5de89af39bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5de89af39b30_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/z;
    %jmp/1 T_4.23, 4;
    %dup/vec4;
    %pushi/vec4 4, 1, 3;
    %cmp/z;
    %jmp/1 T_4.24, 4;
    %dup/vec4;
    %pushi/vec4 6, 1, 3;
    %cmp/z;
    %jmp/1 T_4.25, 4;
    %jmp T_4.26;
T_4.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.26;
T_4.24 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.26;
T_4.26 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5de89af39790_0, 0, 4;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5de89aea9af0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de89af3b6a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5de89af3b6a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5de89af3b6a0_0;
    %store/vec4a v0x5de89af3b920, 4, 0;
    %load/vec4 v0x5de89af3b6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5de89af3b6a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x5de89aea9af0;
T_6 ;
    %wait E_0x5de89ae63440;
    %load/vec4 v0x5de89af3baa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5de89af3b9c0_0;
    %load/vec4 v0x5de89af3b520_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de89af3b920, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5de89af2ce70;
T_7 ;
    %wait E_0x5de89af30860;
    %load/vec4 v0x5de89af3a380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5de89af3a490_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5de89af3a490_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5de89af3a490_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5de89af3a490_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5de89af3a560_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5de89af3a490_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5de89af25720;
T_8 ;
    %wait E_0x5de89ae63440;
    %load/vec4 v0x5de89af374c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de89af38640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5de89af387e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de89af37c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de89af37a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de89af37340_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5de89af23990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5de89af37720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de89af37130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de89ae43790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de89af2bf60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af38120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af382e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af37da0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5de89af389a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5de89af38b60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5de89af384a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af378e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af37f60_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5de89af37580_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5de89af38580_0;
    %assign/vec4 v0x5de89af38640_0, 0;
    %load/vec4 v0x5de89af38700_0;
    %assign/vec4 v0x5de89af387e0_0, 0;
    %load/vec4 v0x5de89af37b40_0;
    %assign/vec4 v0x5de89af37c00_0, 0;
    %load/vec4 v0x5de89af379c0_0;
    %assign/vec4 v0x5de89af37a80_0, 0;
    %load/vec4 v0x5de89af379c0_0;
    %assign/vec4 v0x5de89af37340_0, 0;
    %load/vec4 v0x5de89af07b30_0;
    %assign/vec4 v0x5de89af23990_0, 0;
    %load/vec4 v0x5de89af37640_0;
    %assign/vec4 v0x5de89af37720_0, 0;
    %load/vec4 v0x5de89ae57d90_0;
    %assign/vec4 v0x5de89af37130_0, 0;
    %load/vec4 v0x5de89af11ae0_0;
    %assign/vec4 v0x5de89ae43790_0, 0;
    %load/vec4 v0x5de89af2e460_0;
    %assign/vec4 v0x5de89af2bf60_0, 0;
    %load/vec4 v0x5de89af38040_0;
    %assign/vec4 v0x5de89af38120_0, 0;
    %load/vec4 v0x5de89af38200_0;
    %assign/vec4 v0x5de89af382e0_0, 0;
    %load/vec4 v0x5de89af37cc0_0;
    %assign/vec4 v0x5de89af37da0_0, 0;
    %load/vec4 v0x5de89af388c0_0;
    %assign/vec4 v0x5de89af389a0_0, 0;
    %load/vec4 v0x5de89af38a80_0;
    %assign/vec4 v0x5de89af38b60_0, 0;
    %load/vec4 v0x5de89af383c0_0;
    %assign/vec4 v0x5de89af384a0_0, 0;
    %load/vec4 v0x5de89af37800_0;
    %assign/vec4 v0x5de89af378e0_0, 0;
    %load/vec4 v0x5de89af37e80_0;
    %assign/vec4 v0x5de89af37f60_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5de89af3f040;
T_9 ;
    %wait E_0x5de89af30ab0;
    %load/vec4 v0x5de89af3f6c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de89af3f5e0_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x5de89af3d780_0;
    %store/vec4 v0x5de89af3f5e0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x5de89af3f400_0;
    %store/vec4 v0x5de89af3f5e0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x5de89af3f4c0_0;
    %store/vec4 v0x5de89af3f5e0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5de89af3ff20;
T_10 ;
    %wait E_0x5de89af30af0;
    %load/vec4 v0x5de89af405a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de89af404e0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x5de89af40230_0;
    %store/vec4 v0x5de89af404e0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x5de89af40340_0;
    %store/vec4 v0x5de89af404e0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x5de89af40410_0;
    %store/vec4 v0x5de89af404e0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5de89af40e30;
T_11 ;
    %wait E_0x5de89af41180;
    %load/vec4 v0x5de89af41320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.0 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %add;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.1 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %sub;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.2 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.3 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.4 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.5 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %xor;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.6 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.7 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.8 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %or;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.9 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %and;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.10 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5de89af414f0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.11 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5de89af414f0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.23, 8;
T_11.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.23, 8;
 ; End of false expr.
    %blend;
T_11.23;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.12 ;
    %load/vec4 v0x5de89af41210_0;
    %load/vec4 v0x5de89af413f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x5de89af414f0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.13 ;
    %load/vec4 v0x5de89af413f0_0;
    %store/vec4 v0x5de89af41590_0, 0, 32;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5de89aeaa730;
T_12 ;
    %wait E_0x5de89ae63440;
    %load/vec4 v0x5de89af3da80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de89af3e3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de89af3deb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5de89af3e550_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5de89af3dd10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af3d900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af3e710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5de89af3e210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af3e050_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5de89af3db20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5de89af3e2f0_0;
    %assign/vec4 v0x5de89af3e3b0_0, 0;
    %load/vec4 v0x5de89af3ddf0_0;
    %assign/vec4 v0x5de89af3deb0_0, 0;
    %load/vec4 v0x5de89af3e470_0;
    %assign/vec4 v0x5de89af3e550_0, 0;
    %load/vec4 v0x5de89af3dc30_0;
    %assign/vec4 v0x5de89af3dd10_0, 0;
    %load/vec4 v0x5de89af3d820_0;
    %assign/vec4 v0x5de89af3d900_0, 0;
    %load/vec4 v0x5de89af3e630_0;
    %assign/vec4 v0x5de89af3e710_0, 0;
    %load/vec4 v0x5de89af3e130_0;
    %assign/vec4 v0x5de89af3e210_0, 0;
    %load/vec4 v0x5de89af3df70_0;
    %assign/vec4 v0x5de89af3e050_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5de89af4c680;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de89af4d240_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5de89af4d240_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5de89af4d240_0;
    %store/vec4a v0x5de89af4d3d0, 4, 0;
    %load/vec4 v0x5de89af4d240_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5de89af4d240_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x5de89af4c680;
T_14 ;
    %wait E_0x5de89af4cab0;
    %load/vec4 v0x5de89af4d170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x5de89af4d0b0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5de89af4d470_0, 0, 32;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5de89af4d470_0, 0, 32;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5de89af4d470_0, 0, 32;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5de89af4d470_0, 0, 32;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x5de89af4d0b0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %jmp T_14.15;
T_14.11 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5de89af4d470_0, 0, 32;
    %jmp T_14.15;
T_14.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5de89af4d470_0, 0, 32;
    %jmp T_14.15;
T_14.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5de89af4d470_0, 0, 32;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5de89af4d470_0, 0, 32;
    %jmp T_14.15;
T_14.15 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x5de89af4d0b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.16, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.17, 8;
T_14.16 ; End of true expr.
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.17, 8;
 ; End of false expr.
    %blend;
T_14.17;
    %store/vec4 v0x5de89af4d470_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x5de89af4d0b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.18, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.19, 8;
T_14.18 ; End of true expr.
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5de89af4d550_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.19, 8;
 ; End of false expr.
    %blend;
T_14.19;
    %store/vec4 v0x5de89af4d470_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5de89af4d550_0;
    %store/vec4 v0x5de89af4d470_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5de89af4c680;
T_15 ;
    %wait E_0x5de89ae63440;
    %load/vec4 v0x5de89af4d300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5de89af4d170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x5de89af4d0b0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v0x5de89af4d710_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5de89af4d630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de89af4d3d0, 0, 4;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v0x5de89af4d710_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5de89af4d630_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de89af4d3d0, 4, 5;
    %jmp T_15.10;
T_15.8 ;
    %load/vec4 v0x5de89af4d710_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5de89af4d630_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de89af4d3d0, 4, 5;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v0x5de89af4d710_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5de89af4d630_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de89af4d3d0, 4, 5;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x5de89af4d0b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %load/vec4 v0x5de89af4d710_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5de89af4d630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de89af4d3d0, 0, 4;
    %jmp T_15.12;
T_15.11 ;
    %load/vec4 v0x5de89af4d710_0;
    %parti/s 16, 16, 6;
    %ix/getv 3, v0x5de89af4d630_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de89af4d3d0, 4, 5;
T_15.12 ;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5de89af4d710_0;
    %ix/getv 3, v0x5de89af4d630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de89af4d3d0, 0, 4;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5de89af4e7b0;
T_16 ;
    %wait E_0x5de89ae63440;
    %load/vec4 v0x5de89af4efb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de89af4f770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5de89af4f910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af4ee30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af4f5f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5de89af4f3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5de89af4f240_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5de89af4f0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5de89af4f6d0_0;
    %assign/vec4 v0x5de89af4f770_0, 0;
    %load/vec4 v0x5de89af4f840_0;
    %assign/vec4 v0x5de89af4f910_0, 0;
    %load/vec4 v0x5de89af4ed50_0;
    %assign/vec4 v0x5de89af4ee30_0, 0;
    %load/vec4 v0x5de89af4f550_0;
    %assign/vec4 v0x5de89af4f5f0_0, 0;
    %load/vec4 v0x5de89af4f300_0;
    %assign/vec4 v0x5de89af4f3f0_0, 0;
    %load/vec4 v0x5de89af4f180_0;
    %assign/vec4 v0x5de89af4f240_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5de89af500a0;
T_17 ;
    %wait E_0x5de89af4ca70;
    %load/vec4 v0x5de89af50770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de89af506d0_0, 0, 32;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x5de89af503f0_0;
    %store/vec4 v0x5de89af506d0_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x5de89af50500_0;
    %store/vec4 v0x5de89af506d0_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x5de89af505d0_0;
    %store/vec4 v0x5de89af506d0_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5de89af304e0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5de89af56010_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5de89af304e0;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v0x5de89af56010_0;
    %inv;
    %store/vec4 v0x5de89af56010_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5de89af304e0;
T_20 ;
    %vpi_call 2 27 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5de89af304e0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5de89af561f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5de89af561f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./test/top/cpu_tb.v";
    "./src/top/cpu.v";
    "./src/pl_regs/pl_reg_de.v";
    "./src/pl_stages/decode/decode.v";
    "./src/pl_stages/decode/control_unit.v";
    "./src/pl_stages/decode/imm_ext.v";
    "./src/pl_stages/decode/reg_file.v";
    "./src/pl_regs/pl_reg_em.v";
    "./src/pl_stages/execute/execute.v";
    "./src/utils/mux3.v";
    "./src/utils/mux2.v";
    "./src/pl_stages/execute/alu.v";
    "./src/utils/adder.v";
    "./src/pl_regs/pl_reg_fd.v";
    "./src/pl_stages/fetch/fetch.v";
    "./src/pl_stages/fetch/instr_mem.v";
    "./src/utils/reset_ff.v";
    "./src/pl_stages/hazard/hazard.v";
    "./src/pl_stages/memory/memory.v";
    "./src/pl_stages/memory/data_memory.v";
    "./src/pl_regs/pl_reg_mw.v";
    "./src/pl_stages/writeback/writeback.v";
