Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 12 00:16:40 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 470 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.681        0.000                      0                  711        0.121        0.000                      0                  711        4.500        0.000                       0                   273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.681        0.000                      0                  451        0.121        0.000                      0                  451        4.500        0.000                       0                   273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.746        0.000                      0                  260        0.412        0.000                      0                  260  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.681ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.131ns (34.851%)  route 3.984ns (65.149%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_1_code_reg[1]/Q
                         net (fo=32, routed)          1.282     6.887    kd/key_1_reg[5]_0[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.011 f  kd/key_1[5]_i_61/O
                         net (fo=1, routed)           0.000     7.011    kd/key_1[5]_i_61_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     7.252 f  kd/key_1_reg[5]_i_35/O
                         net (fo=1, routed)           0.000     7.252    kd/key_1_reg[5]_i_35_n_0
    SLICE_X42Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     7.350 f  kd/key_1_reg[5]_i_22/O
                         net (fo=1, routed)           0.967     8.316    kd/key_1_reg[5]_i_22_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.319     8.635 f  kd/key_1[5]_i_16/O
                         net (fo=1, routed)           0.000     8.635    kd/key_1[5]_i_16_n_0
    SLICE_X42Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     8.849 f  kd/key_1_reg[5]_i_8/O
                         net (fo=10, routed)          0.598     9.447    kd/key_1_reg[5]_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.289     9.736 f  kd/key_1[5]_i_2/O
                         net (fo=3, routed)           0.594    10.330    kd/D[5]
    SLICE_X42Y40         LUT4 (Prop_lut4_I3_O)        0.328    10.658 r  kd/key_1_code[6]_i_1/O
                         net (fo=7, routed)           0.543    11.201    kd_n_8
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[0]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X42Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.882    key_1_code_reg[0]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.131ns (34.851%)  route 3.984ns (65.149%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_1_code_reg[1]/Q
                         net (fo=32, routed)          1.282     6.887    kd/key_1_reg[5]_0[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.011 f  kd/key_1[5]_i_61/O
                         net (fo=1, routed)           0.000     7.011    kd/key_1[5]_i_61_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     7.252 f  kd/key_1_reg[5]_i_35/O
                         net (fo=1, routed)           0.000     7.252    kd/key_1_reg[5]_i_35_n_0
    SLICE_X42Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     7.350 f  kd/key_1_reg[5]_i_22/O
                         net (fo=1, routed)           0.967     8.316    kd/key_1_reg[5]_i_22_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.319     8.635 f  kd/key_1[5]_i_16/O
                         net (fo=1, routed)           0.000     8.635    kd/key_1[5]_i_16_n_0
    SLICE_X42Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     8.849 f  kd/key_1_reg[5]_i_8/O
                         net (fo=10, routed)          0.598     9.447    kd/key_1_reg[5]_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.289     9.736 f  kd/key_1[5]_i_2/O
                         net (fo=3, routed)           0.594    10.330    kd/D[5]
    SLICE_X42Y40         LUT4 (Prop_lut4_I3_O)        0.328    10.658 r  kd/key_1_code[6]_i_1/O
                         net (fo=7, routed)           0.543    11.201    kd_n_8
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X42Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.882    key_1_code_reg[1]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_code_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.131ns (34.851%)  route 3.984ns (65.149%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_1_code_reg[1]/Q
                         net (fo=32, routed)          1.282     6.887    kd/key_1_reg[5]_0[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.011 f  kd/key_1[5]_i_61/O
                         net (fo=1, routed)           0.000     7.011    kd/key_1[5]_i_61_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     7.252 f  kd/key_1_reg[5]_i_35/O
                         net (fo=1, routed)           0.000     7.252    kd/key_1_reg[5]_i_35_n_0
    SLICE_X42Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     7.350 f  kd/key_1_reg[5]_i_22/O
                         net (fo=1, routed)           0.967     8.316    kd/key_1_reg[5]_i_22_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.319     8.635 f  kd/key_1[5]_i_16/O
                         net (fo=1, routed)           0.000     8.635    kd/key_1[5]_i_16_n_0
    SLICE_X42Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     8.849 f  kd/key_1_reg[5]_i_8/O
                         net (fo=10, routed)          0.598     9.447    kd/key_1_reg[5]_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.289     9.736 f  kd/key_1[5]_i_2/O
                         net (fo=3, routed)           0.594    10.330    kd/D[5]
    SLICE_X42Y40         LUT4 (Prop_lut4_I3_O)        0.328    10.658 r  kd/key_1_code[6]_i_1/O
                         net (fo=7, routed)           0.543    11.201    kd_n_8
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[2]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X42Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.882    key_1_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_code_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.131ns (34.851%)  route 3.984ns (65.149%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_1_code_reg[1]/Q
                         net (fo=32, routed)          1.282     6.887    kd/key_1_reg[5]_0[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.011 f  kd/key_1[5]_i_61/O
                         net (fo=1, routed)           0.000     7.011    kd/key_1[5]_i_61_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     7.252 f  kd/key_1_reg[5]_i_35/O
                         net (fo=1, routed)           0.000     7.252    kd/key_1_reg[5]_i_35_n_0
    SLICE_X42Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     7.350 f  kd/key_1_reg[5]_i_22/O
                         net (fo=1, routed)           0.967     8.316    kd/key_1_reg[5]_i_22_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.319     8.635 f  kd/key_1[5]_i_16/O
                         net (fo=1, routed)           0.000     8.635    kd/key_1[5]_i_16_n_0
    SLICE_X42Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     8.849 f  kd/key_1_reg[5]_i_8/O
                         net (fo=10, routed)          0.598     9.447    kd/key_1_reg[5]_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.289     9.736 f  kd/key_1[5]_i_2/O
                         net (fo=3, routed)           0.594    10.330    kd/D[5]
    SLICE_X42Y40         LUT4 (Prop_lut4_I3_O)        0.328    10.658 r  kd/key_1_code[6]_i_1/O
                         net (fo=7, routed)           0.543    11.201    kd_n_8
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[3]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X42Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.882    key_1_code_reg[3]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_code_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.131ns (34.851%)  route 3.984ns (65.149%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_1_code_reg[1]/Q
                         net (fo=32, routed)          1.282     6.887    kd/key_1_reg[5]_0[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.011 f  kd/key_1[5]_i_61/O
                         net (fo=1, routed)           0.000     7.011    kd/key_1[5]_i_61_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     7.252 f  kd/key_1_reg[5]_i_35/O
                         net (fo=1, routed)           0.000     7.252    kd/key_1_reg[5]_i_35_n_0
    SLICE_X42Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     7.350 f  kd/key_1_reg[5]_i_22/O
                         net (fo=1, routed)           0.967     8.316    kd/key_1_reg[5]_i_22_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.319     8.635 f  kd/key_1[5]_i_16/O
                         net (fo=1, routed)           0.000     8.635    kd/key_1[5]_i_16_n_0
    SLICE_X42Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     8.849 f  kd/key_1_reg[5]_i_8/O
                         net (fo=10, routed)          0.598     9.447    kd/key_1_reg[5]_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.289     9.736 f  kd/key_1[5]_i_2/O
                         net (fo=3, routed)           0.594    10.330    kd/D[5]
    SLICE_X42Y40         LUT4 (Prop_lut4_I3_O)        0.328    10.658 r  kd/key_1_code[6]_i_1/O
                         net (fo=7, routed)           0.543    11.201    kd_n_8
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[4]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X42Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.882    key_1_code_reg[4]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_code_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.131ns (34.851%)  route 3.984ns (65.149%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_1_code_reg[1]/Q
                         net (fo=32, routed)          1.282     6.887    kd/key_1_reg[5]_0[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.011 f  kd/key_1[5]_i_61/O
                         net (fo=1, routed)           0.000     7.011    kd/key_1[5]_i_61_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     7.252 f  kd/key_1_reg[5]_i_35/O
                         net (fo=1, routed)           0.000     7.252    kd/key_1_reg[5]_i_35_n_0
    SLICE_X42Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     7.350 f  kd/key_1_reg[5]_i_22/O
                         net (fo=1, routed)           0.967     8.316    kd/key_1_reg[5]_i_22_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.319     8.635 f  kd/key_1[5]_i_16/O
                         net (fo=1, routed)           0.000     8.635    kd/key_1[5]_i_16_n_0
    SLICE_X42Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     8.849 f  kd/key_1_reg[5]_i_8/O
                         net (fo=10, routed)          0.598     9.447    kd/key_1_reg[5]_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.289     9.736 f  kd/key_1[5]_i_2/O
                         net (fo=3, routed)           0.594    10.330    kd/D[5]
    SLICE_X42Y40         LUT4 (Prop_lut4_I3_O)        0.328    10.658 r  kd/key_1_code[6]_i_1/O
                         net (fo=7, routed)           0.543    11.201    kd_n_8
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[5]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X42Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.882    key_1_code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_code_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.115ns  (logic 2.131ns (34.851%)  route 3.984ns (65.149%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_1_code_reg[1]/Q
                         net (fo=32, routed)          1.282     6.887    kd/key_1_reg[5]_0[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.011 f  kd/key_1[5]_i_61/O
                         net (fo=1, routed)           0.000     7.011    kd/key_1[5]_i_61_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     7.252 f  kd/key_1_reg[5]_i_35/O
                         net (fo=1, routed)           0.000     7.252    kd/key_1_reg[5]_i_35_n_0
    SLICE_X42Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     7.350 f  kd/key_1_reg[5]_i_22/O
                         net (fo=1, routed)           0.967     8.316    kd/key_1_reg[5]_i_22_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.319     8.635 f  kd/key_1[5]_i_16/O
                         net (fo=1, routed)           0.000     8.635    kd/key_1[5]_i_16_n_0
    SLICE_X42Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     8.849 f  kd/key_1_reg[5]_i_8/O
                         net (fo=10, routed)          0.598     9.447    kd/key_1_reg[5]_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.289     9.736 f  kd/key_1[5]_i_2/O
                         net (fo=3, routed)           0.594    10.330    kd/D[5]
    SLICE_X42Y40         LUT4 (Prop_lut4_I3_O)        0.328    10.658 r  kd/key_1_code[6]_i_1/O
                         net (fo=7, routed)           0.543    11.201    kd_n_8
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.446    14.787    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[6]/C
                         clock pessimism              0.299    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X42Y42         FDCE (Setup_fdce_C_CE)      -0.169    14.882    key_1_code_reg[6]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 2.131ns (36.187%)  route 3.758ns (63.813%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_1_code_reg[1]/Q
                         net (fo=32, routed)          1.282     6.887    kd/key_1_reg[5]_0[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.011 f  kd/key_1[5]_i_61/O
                         net (fo=1, routed)           0.000     7.011    kd/key_1[5]_i_61_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     7.252 f  kd/key_1_reg[5]_i_35/O
                         net (fo=1, routed)           0.000     7.252    kd/key_1_reg[5]_i_35_n_0
    SLICE_X42Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     7.350 f  kd/key_1_reg[5]_i_22/O
                         net (fo=1, routed)           0.967     8.316    kd/key_1_reg[5]_i_22_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.319     8.635 f  kd/key_1[5]_i_16/O
                         net (fo=1, routed)           0.000     8.635    kd/key_1[5]_i_16_n_0
    SLICE_X42Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     8.849 f  kd/key_1_reg[5]_i_8/O
                         net (fo=10, routed)          0.598     9.447    kd/key_1_reg[5]_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.289     9.736 f  kd/key_1[5]_i_2/O
                         net (fo=3, routed)           0.332    10.068    kd/D[5]
    SLICE_X42Y40         LUT6 (Prop_lut6_I5_O)        0.328    10.396 r  kd/key_1[5]_i_1/O
                         net (fo=6, routed)           0.579    10.975    kd_n_1
    SLICE_X42Y40         FDCE                                         r  key_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  key_1_reg[0]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X42Y40         FDCE (Setup_fdce_C_CE)      -0.169    14.856    key_1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 2.131ns (36.187%)  route 3.758ns (63.813%))
  Logic Levels:           7  (LUT2=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_1_code_reg[1]/Q
                         net (fo=32, routed)          1.282     6.887    kd/key_1_reg[5]_0[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.011 f  kd/key_1[5]_i_61/O
                         net (fo=1, routed)           0.000     7.011    kd/key_1[5]_i_61_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     7.252 f  kd/key_1_reg[5]_i_35/O
                         net (fo=1, routed)           0.000     7.252    kd/key_1_reg[5]_i_35_n_0
    SLICE_X42Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     7.350 f  kd/key_1_reg[5]_i_22/O
                         net (fo=1, routed)           0.967     8.316    kd/key_1_reg[5]_i_22_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.319     8.635 f  kd/key_1[5]_i_16/O
                         net (fo=1, routed)           0.000     8.635    kd/key_1[5]_i_16_n_0
    SLICE_X42Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     8.849 f  kd/key_1_reg[5]_i_8/O
                         net (fo=10, routed)          0.598     9.447    kd/key_1_reg[5]_i_8_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I0_O)        0.289     9.736 f  kd/key_1[5]_i_2/O
                         net (fo=3, routed)           0.332    10.068    kd/D[5]
    SLICE_X42Y40         LUT6 (Prop_lut6_I5_O)        0.328    10.396 r  kd/key_1[5]_i_1/O
                         net (fo=6, routed)           0.579    10.975    kd_n_1
    SLICE_X42Y40         FDCE                                         r  key_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.445    14.786    clk_IBUF_BUFG
    SLICE_X42Y40         FDCE                                         r  key_1_reg[5]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X42Y40         FDCE (Setup_fdce_C_CE)      -0.169    14.856    key_1_reg[5]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.023ns  (logic 1.935ns (32.129%)  route 4.088ns (67.871%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X42Y42         FDCE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDCE (Prop_fdce_C_Q)         0.518     5.604 r  key_1_code_reg[1]/Q
                         net (fo=32, routed)          1.282     6.887    kd/key_1_reg[5]_0[1]
    SLICE_X42Y47         LUT6 (Prop_lut6_I2_O)        0.124     7.011 f  kd/key_1[5]_i_61/O
                         net (fo=1, routed)           0.000     7.011    kd/key_1[5]_i_61_n_0
    SLICE_X42Y47         MUXF7 (Prop_muxf7_I0_O)      0.241     7.252 f  kd/key_1_reg[5]_i_35/O
                         net (fo=1, routed)           0.000     7.252    kd/key_1_reg[5]_i_35_n_0
    SLICE_X42Y47         MUXF8 (Prop_muxf8_I0_O)      0.098     7.350 f  kd/key_1_reg[5]_i_22/O
                         net (fo=1, routed)           0.967     8.316    kd/key_1_reg[5]_i_22_n_0
    SLICE_X42Y43         LUT6 (Prop_lut6_I1_O)        0.319     8.635 f  kd/key_1[5]_i_16/O
                         net (fo=1, routed)           0.000     8.635    kd/key_1[5]_i_16_n_0
    SLICE_X42Y43         MUXF7 (Prop_muxf7_I1_O)      0.214     8.849 f  kd/key_1_reg[5]_i_8/O
                         net (fo=10, routed)          0.759     9.609    kd/key_1_reg[5]_i_8_n_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I0_O)        0.297     9.906 r  kd/pic[0]_i_3/O
                         net (fo=17, routed)          1.079    10.985    kd/task_finish_reg[0]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.124    11.109 r  kd/pic[10]_i_1/O
                         net (fo=1, routed)           0.000    11.109    kd_n_27
    SLICE_X42Y28         FDCE                                         r  pic_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X42Y28         FDCE                                         r  pic_reg[10]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X42Y28         FDCE (Setup_fdce_C_D)        0.077    15.092    pic_reg[10]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  3.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.209ns (43.832%)  route 0.268ns (56.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y36         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.268     1.873    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y35         LUT5 (Prop_lut5_I2_O)        0.045     1.918 r  kd/inst/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.918    kd/inst/inst/Ps2Interface_i/p_1_in[9]
    SLICE_X36Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.827     1.954    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y35         FDCE (Hold_fdce_C_D)         0.092     1.797    kd/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.208ns (42.145%)  route 0.286ns (57.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y36         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.286     1.891    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y36         LUT4 (Prop_lut4_I1_O)        0.044     1.935 r  kd/inst/inst/Ps2Interface_i/frame[7]_i_1/O
                         net (fo=1, routed)           0.000     1.935    kd/inst/inst/Ps2Interface_i/p_1_in[7]
    SLICE_X36Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.827     1.954    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[7]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.107     1.812    kd/inst/inst/Ps2Interface_i/frame_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.724%)  route 0.292ns (58.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y36         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.292     1.897    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y36         LUT4 (Prop_lut4_I1_O)        0.045     1.942 r  kd/inst/inst/Ps2Interface_i/frame[8]_i_1/O
                         net (fo=1, routed)           0.000     1.942    kd/inst/inst/Ps2Interface_i/p_1_in[8]
    SLICE_X36Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.827     1.954    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[8]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.107     1.812    kd/inst/inst/Ps2Interface_i/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.262%)  route 0.286ns (57.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y36         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.286     1.891    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y36         LUT4 (Prop_lut4_I1_O)        0.045     1.936 r  kd/inst/inst/Ps2Interface_i/frame[5]_i_1/O
                         net (fo=1, routed)           0.000     1.936    kd/inst/inst/Ps2Interface_i/p_1_in[5]
    SLICE_X36Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.827     1.954    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[5]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.092     1.797    kd/inst/inst/Ps2Interface_i/frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.724%)  route 0.292ns (58.276%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y36         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.292     1.897    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y36         LUT4 (Prop_lut4_I1_O)        0.045     1.942 r  kd/inst/inst/Ps2Interface_i/frame[4]_i_1/O
                         net (fo=1, routed)           0.000     1.942    kd/inst/inst/Ps2Interface_i/p_1_in[4]
    SLICE_X36Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.827     1.954    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y36         FDCE (Hold_fdce_C_D)         0.092     1.797    kd/inst/inst/Ps2Interface_i/frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/Q
                         net (fo=5, routed)           0.120     1.702    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[10]
    SLICE_X34Y35         LUT4 (Prop_lut4_I0_O)        0.045     1.747 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[11]_i_1/O
                         net (fo=1, routed)           0.000     1.747    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[11]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.826     1.953    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.120     1.574    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.526%)  route 0.121ns (39.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.559     1.442    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X35Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y37         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.121     1.704    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[2]
    SLICE_X34Y37         LUT3 (Prop_lut3_I0_O)        0.045     1.749 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1/O
                         net (fo=1, routed)           0.000     1.749    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[6]_i_1_n_0
    SLICE_X34Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.827     1.954    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X34Y37         FDCE (Hold_fdce_C_D)         0.120     1.575    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/tx_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.209ns (39.105%)  route 0.325ns (60.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.558     1.441    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X34Y36         FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.325     1.931    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X37Y36         LUT4 (Prop_lut4_I3_O)        0.045     1.976 r  kd/inst/inst/Ps2Interface_i/tx_valid_i_1/O
                         net (fo=2, routed)           0.000     1.976    kd/inst/inst/tx_valid
    SLICE_X37Y36         FDCE                                         r  kd/inst/inst/tx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.827     1.954    kd/inst/inst/clk
    SLICE_X37Y36         FDCE                                         r  kd/inst/inst/tx_valid_reg/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y36         FDCE (Hold_fdce_C_D)         0.091     1.796    kd/inst/inst/tx_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.906%)  route 0.126ns (47.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.560     1.443    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y37         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.126     1.710    kd/inst/inst/rx_data[0]
    SLICE_X37Y38         FDCE                                         r  kd/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.830     1.957    kd/inst/inst/clk
    SLICE_X37Y38         FDCE                                         r  kd/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.497     1.460    
    SLICE_X37Y38         FDCE (Hold_fdce_C_D)         0.070     1.530    kd/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.948%)  route 0.136ns (49.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.559     1.442    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y36         FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  kd/inst/inst/Ps2Interface_i/frame_reg[5]/Q
                         net (fo=3, routed)           0.136     1.719    kd/inst/inst/Ps2Interface_i/p_0_in[4]
    SLICE_X36Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.828     1.955    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X36Y37         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X36Y37         FDCE (Hold_fdce_C_D)         0.075     1.533    kd/inst/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y32   a1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y32   a1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y32   a1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y32   a1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y32   a2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y32   a2/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X39Y36   kd/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   kd/key_down_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   kd/key_down_reg[102]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y46   kd/key_down_reg[105]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y45   kd/key_down_reg[106]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   kd/key_down_reg[108]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   kd/key_down_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y45   kd/key_down_reg[110]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   kd/key_down_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   a1/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   a1/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y32   a1/shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   a1/shift_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   a2/pb_in_delay_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   a2/pb_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   kd/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X39Y36   kd/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   kd/been_break_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y36   kd/been_extend_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.746ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[109]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 0.518ns (10.990%)  route 4.195ns (89.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.556     5.077    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         4.195     9.791    kd/rst2
    SLICE_X43Y47         FDCE                                         f  kd/key_down_reg[109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.448    14.789    kd/clk_IBUF_BUFG
    SLICE_X43Y47         FDCE                                         r  kd/key_down_reg[109]/C
                         clock pessimism              0.188    14.977    
                         clock uncertainty           -0.035    14.942    
    SLICE_X43Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.537    kd/key_down_reg[109]
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[88]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.518ns (11.533%)  route 3.974ns (88.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.556     5.077    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         3.974     9.569    kd/rst2
    SLICE_X43Y46         FDCE                                         f  kd/key_down_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.447    14.788    kd/clk_IBUF_BUFG
    SLICE_X43Y46         FDCE                                         r  kd/key_down_reg[88]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X43Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    kd/key_down_reg[88]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[95]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.518ns (11.533%)  route 3.974ns (88.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.556     5.077    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         3.974     9.569    kd/rst2
    SLICE_X43Y46         FDCE                                         f  kd/key_down_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.447    14.788    kd/clk_IBUF_BUFG
    SLICE_X43Y46         FDCE                                         r  kd/key_down_reg[95]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X43Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.536    kd/key_down_reg[95]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[104]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.518ns (11.528%)  route 3.975ns (88.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.556     5.077    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         3.975     9.570    kd/rst2
    SLICE_X44Y47         FDCE                                         f  kd/key_down_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.449    14.790    kd/clk_IBUF_BUFG
    SLICE_X44Y47         FDCE                                         r  kd/key_down_reg[104]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.538    kd/key_down_reg[104]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[107]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.518ns (11.528%)  route 3.975ns (88.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.556     5.077    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         3.975     9.570    kd/rst2
    SLICE_X44Y47         FDCE                                         f  kd/key_down_reg[107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.449    14.790    kd/clk_IBUF_BUFG
    SLICE_X44Y47         FDCE                                         r  kd/key_down_reg[107]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.538    kd/key_down_reg[107]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[111]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.518ns (11.528%)  route 3.975ns (88.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.556     5.077    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         3.975     9.570    kd/rst2
    SLICE_X44Y47         FDCE                                         f  kd/key_down_reg[111]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.449    14.790    kd/clk_IBUF_BUFG
    SLICE_X44Y47         FDCE                                         r  kd/key_down_reg[111]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.538    kd/key_down_reg[111]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[91]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.518ns (11.528%)  route 3.975ns (88.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.556     5.077    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         3.975     9.570    kd/rst2
    SLICE_X44Y47         FDCE                                         f  kd/key_down_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.449    14.790    kd/clk_IBUF_BUFG
    SLICE_X44Y47         FDCE                                         r  kd/key_down_reg[91]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.538    kd/key_down_reg[91]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.570    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[125]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.518ns (11.540%)  route 3.971ns (88.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.556     5.077    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         3.971     9.566    kd/rst2
    SLICE_X45Y47         FDCE                                         f  kd/key_down_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.449    14.790    kd/clk_IBUF_BUFG
    SLICE_X45Y47         FDCE                                         r  kd/key_down_reg[125]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X45Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.538    kd/key_down_reg[125]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[127]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.518ns (11.540%)  route 3.971ns (88.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.556     5.077    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         3.971     9.566    kd/rst2
    SLICE_X45Y47         FDCE                                         f  kd/key_down_reg[127]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.449    14.790    kd/clk_IBUF_BUFG
    SLICE_X45Y47         FDCE                                         r  kd/key_down_reg[127]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X45Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.538    kd/key_down_reg[127]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[105]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 0.518ns (11.533%)  route 3.974ns (88.467%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.556     5.077    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518     5.595 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         3.974     9.569    kd/rst2
    SLICE_X42Y46         FDCE                                         f  kd/key_down_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.447    14.788    kd/clk_IBUF_BUFG
    SLICE_X42Y46         FDCE                                         r  kd/key_down_reg[105]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X42Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.622    kd/key_down_reg[105]
  -------------------------------------------------------------------
                         required time                         14.622    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.310%)  route 0.198ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         0.198     1.802    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y35         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.827     1.954    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[10]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X30Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.390    kd/inst/inst/Ps2Interface_i/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.310%)  route 0.198ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         0.198     1.802    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y35         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.827     1.954    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[11]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X30Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.390    kd/inst/inst/Ps2Interface_i/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.310%)  route 0.198ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         0.198     1.802    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y35         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.827     1.954    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[12]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X30Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.390    kd/inst/inst/Ps2Interface_i/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.310%)  route 0.198ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         0.198     1.802    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y35         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.827     1.954    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[13]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X30Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.390    kd/inst/inst/Ps2Interface_i/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.185%)  route 0.199ns (54.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         0.199     1.803    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y33         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.825     1.952    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y33         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[1]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X30Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.388    kd/inst/inst/Ps2Interface_i/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.185%)  route 0.199ns (54.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         0.199     1.803    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X30Y33         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.825     1.952    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X30Y33         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[3]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X30Y33         FDCE (Remov_fdce_C_CLR)     -0.067     1.388    kd/inst/inst/Ps2Interface_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.300%)  route 0.198ns (54.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         0.198     1.802    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y32         FDCE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.824     1.951    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X32Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.300%)  route 0.198ns (54.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         0.198     1.802    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y32         FDCE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.824     1.951    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y32         FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.497     1.454    
    SLICE_X32Y32         FDCE (Remov_fdce_C_CLR)     -0.092     1.362    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.559%)  route 0.261ns (61.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         0.261     1.865    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y33         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.825     1.952    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y33         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[0]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X32Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    kd/inst/inst/Ps2Interface_i/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.559%)  route 0.261ns (61.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.557     1.440    a2/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 f  a2/pb_out_reg/Q
                         net (fo=265, routed)         0.261     1.865    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X32Y33         FDCE                                         f  kd/inst/inst/Ps2Interface_i/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.825     1.952    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X32Y33         FDCE                                         r  kd/inst/inst/Ps2Interface_i/counter_reg[2]/C
                         clock pessimism             -0.497     1.455    
    SLICE_X32Y33         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    kd/inst/inst/Ps2Interface_i/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.502    





