.. role:: raw-html(raw)
   :format: html

Testimonials
============

Professionals
-------------

.. figure:: autoliv.png
   :target: https://www.autoliv.com/
   :align: center

:raw-html:`<p align="center"><i style="font-size:150%;">"VUnit significantly speeds up the code/compile/test cycle and lowers the effort to create and maintain thousands of automated test cases. Together with modern tools like Sigasi Studio and Jenkins it enables us to leverage the best practices of software development in the VHDL domain."</i></br></br>&#x2015; Olof Kraigher,</br>Manager FPGA & Embedded Software, Autoliv</br></br></br></p>`

.. figure:: airhdl.png
   :target: https://airhdl.com/
   :align: center

:raw-html:`<p align="center"><i style="font-size:150%;">"VUnit is great"</i></br></br>&#x2015; Guy Eschemann,</br>FPGA consultant, developer of airhdl.com</br></br></br></p>`

.. figure:: synective_labs.png
   :target: http://www.synective.se/
   :scale: 200 %
   :align: center

:raw-html:`<p align="center"><i style="font-size:150%;">"VUnit has enabled us to maintain an extensive algorithmic regression test suite for a VHDL design that was ported to several different FPGA vendors and families, as well as to a digital ASIC."</i></br></br>&#x2015; Gunnar Stjernberg,</br>FPGA and ASIC developer, Synective Labs</br></br></br></p>`

Education
---------
.. figure:: effective_coding.png
   :target: https://mitpress.mit.edu/books/effective-coding-vhdl
   :align: center

:raw-html:`<p align="center"><i style="font-size:150%;">"For VHDL, the most advanced framework is VUnit"</i></br></br>&#x2015; Ricardo Jasinski,</br>Author of Effective Coding with VHDL</br></br></br></p>`

.. figure:: pluralsight.png
   :target: https://www.pluralsight.com/
   :align: center

:raw-html:`<p align="center"><i style="font-size:150%;">"VUnit makes it a lot easier to test the code"</i></br></br>&#x2015; Dmitri Nesteruk,</br>FPGA course instructor at Pluralsight</br></br></br></p>`

.. figure:: ci_csn_khai_edu.png
   :target: http://ci.csn.khai.edu/
   :align: center

:raw-html:`<p align="center"><i style="font-size:150%;">"VUnit is a great framework that makes possible CI principles in the field of VHDL/SystemVerilog projects design not only for industry, but for educational process as well."</i></br></br>&#x2015; Vitalii Kulanov,</br>Associate Professor at the Department of Computer Systems and Networks, KhAI</br></br></br></p>`

Organizations
-------------

.. figure:: vhdl-2017.png
   :alt: VHDL 2017
   :align: center

:raw-html:`<p align="center" style="font-size:150%;">VUnit is the verification platform chosen by the VHDL standardization group to verify the upcoming VHDL-2017 standard</p></br>`

Tool Providers
--------------
.. figure:: sigasi.png
   :target: http://www.sigasi.com/
   :align: center

:raw-html:`<p align="center"><i style="font-size:150%;">"(J)Unit testing is an essential tool for the development of Sigasi Studio. It helps us to smoothly add new features without breaking existing features. Thanks to VUnit, Sigasi Studio users can now enjoy these same benefits for their HDL designs"</i></br></br>&#x2015; Hendrik Eeckhaut,</br>Co&#x2010;founder and CTO of Sigasi</br></br></br></p>`
