$date
	Sat Oct 22 23:00:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#784092
b11010 !
1"
#784094
b11010 &
b11010 %
1$
#784095
0"
#784098
b1101 &
b1101 %
#784102
b101000 &
b101000 %
#784106
b10100 &
b10100 %
#784110
b1010 &
b1010 %
#784114
b101 &
b101 %
#784118
b10000 &
b10000 %
#784122
b1000 &
b1000 %
#784126
b100 &
b100 %
#784130
b10 &
b10 %
#784134
b1 &
1#
b1 %
#784138
b0 &
b0 %
0#
0$
#1739287
b100 !
1"
#1739290
b100 &
b100 %
1$
#1739291
0"
#1739294
b10 &
b10 %
#1739298
b1 &
b1 %
1#
#1739302
b0 &
0#
b0 %
0$
#2767719
b1110 !
1"
#2767722
b1110 &
b1110 %
1$
#2767723
0"
#2767726
b111 &
b111 %
#2767730
b10110 &
b10110 %
#2767734
b1011 &
b1011 %
#2767738
b100010 &
b100010 %
#2767742
b10001 &
b10001 %
#2767746
b110100 &
b110100 %
#2767750
b11010 &
b11010 %
#2767754
b1101 &
b1101 %
#2767758
b101000 &
b101000 %
#2767762
b10100 &
b10100 %
#2767766
b1010 &
b1010 %
#2767770
b101 &
b101 %
#2767774
b10000 &
b10000 %
#2767778
b1000 &
b1000 %
#2767782
b100 &
b100 %
#2767786
b10 &
b10 %
#2767790
b1 &
1#
b1 %
#2767794
b0 &
b0 %
0#
0$
#4500012
