# VME Arbitration Module

This project focuses on the design and implementation of an arbitration module for the VME (Versa Module Europa) bus, supporting three arbitration schemes:
- **Single Priority**
- **Priority Encoder**
- **Round Robin**

These modules are implemented using Verilog HDL and simulated with tools like ModelSim.

## 🧩 Features

- Multi-master bus arbitration
- Verilog modules for each scheme
- Simulation support and testbench
- Comparative performance analysis

## 📁 Repository Structure

```
arbitration-module-vme/
├── code/              # Verilog source files and testbenches
├── docs/              # Project report in PDF format
├── hardware/          # Diagrams and circuit images (add manually)
├── README.md
├── LICENSE
```

## 🛠 Tools Used

- Verilog HDL
- ModelSim/Vivado for simulation
- IEEE VME Bus Standards

## 📜 License

This project is released under the MIT License.
