Protel Design System Design Rule Check
PCB File : F:\比赛\2019中国机器人\最终版板子\底板\底板.PcbDoc
Date     : 2019/7/29
Time     : 18:25:50

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: Top Layer-No Net In net GND On Top Layer

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net 5V_D Between Pad P6-2(17222mil,11807mil) on Multi-Layer And Pad P9-2(17227mil,12437mil) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 3.3V Between Pad U7-6(6516mil,11035mil) on Multi-Layer And Pad U7-6(8172mil,12135mil) on Multi-Layer 
Rule Violations :2

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (Top Layer-No Net) on Top Layer 
Rule Violations :1

Processing Rule : Width Constraint (Min=10mil) (Max=99999mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-3(16880mil,10980mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad Free-3(16880mil,11265mil) on Multi-Layer Actual Hole Size = 118.11mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U1-(10025mil,12625mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U1-(10025mil,9750.984mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U1-(12899.016mil,12625mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U1-(12899.016mil,9750.984mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U4-(14125.748mil,12733.74mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U4-(14125.748mil,9584.134mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U4-(16094.252mil,12733.74mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U4-(16094.252mil,9584.134mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U7-(6505.984mil,12339.764mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U7-(6505.984mil,9883.858mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U7-(8177.244mil,12339.764mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U7-(8177.244mil,9883.858mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad U9-1(17192mil,11265mil) on Multi-Layer Actual Hole Size = 137.795mil
   Violation between Hole Size Constraint: (138.976mil > 100mil) Pad U9-2(17192mil,10982mil) on Multi-Layer Actual Hole Size = 138.976mil
Rule Violations :16

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M1-1(14707.558mil,9798.78mil) on Multi-Layer And Via (14668.188mil,9798.78mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M1-1(14707.558mil,9798.78mil) on Multi-Layer And Via (14707.558mil,9759.41mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M1-1(14707.558mil,9798.78mil) on Multi-Layer And Via (14707.558mil,9838.15mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M1-1(14707.558mil,9798.78mil) on Multi-Layer And Via (14746.928mil,9798.78mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad M1-2(14687.874mil,9975.944mil) on Multi-Layer And Via (14687.874mil,9975.944mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad M1-3(14687.874mil,10094.056mil) on Multi-Layer And Via (14687.874mil,10094.056mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M1-4(14707.558mil,10271.22mil) on Multi-Layer And Via (14668.188mil,10271.22mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M1-4(14707.558mil,10271.22mil) on Multi-Layer And Via (14707.558mil,10231.85mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M1-4(14707.558mil,10271.22mil) on Multi-Layer And Via (14707.558mil,10310.59mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M1-4(14707.558mil,10271.22mil) on Multi-Layer And Via (14746.928mil,10271.22mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M2-1(14697.558mil,10483.78mil) on Multi-Layer And Via (14658.188mil,10483.78mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M2-1(14697.558mil,10483.78mil) on Multi-Layer And Via (14697.558mil,10444.41mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M2-1(14697.558mil,10483.78mil) on Multi-Layer And Via (14697.558mil,10523.15mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M2-1(14697.558mil,10483.78mil) on Multi-Layer And Via (14736.928mil,10483.78mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad M2-2(14677.874mil,10660.944mil) on Multi-Layer And Via (14677.874mil,10660.944mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad M2-3(14677.874mil,10779.056mil) on Multi-Layer And Via (14677.874mil,10779.056mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M2-4(14697.558mil,10956.22mil) on Multi-Layer And Via (14658.188mil,10956.22mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M2-4(14697.558mil,10956.22mil) on Multi-Layer And Via (14697.558mil,10916.85mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M2-4(14697.558mil,10956.22mil) on Multi-Layer And Via (14697.558mil,10995.59mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad M2-4(14697.558mil,10956.22mil) on Multi-Layer And Via (14736.928mil,10956.22mil) from Top Layer to Bottom Layer 
Rule Violations :20

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.012mil < 10mil) Between Pad C3-2(5365mil,10869.685mil) on Top Layer And Via (5336mil,10822mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.012mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN1-1(13655mil,12320mil) on Top Layer And Pad CAN1-2(13655mil,12270mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.315mil < 10mil) Between Pad CAN1-1(13655mil,12320mil) on Top Layer And Via (13666mil,12273mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN1-2(13655mil,12270mil) on Top Layer And Pad CAN1-3(13655mil,12220mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN1-3(13655mil,12220mil) on Top Layer And Pad CAN1-4(13655mil,12170mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN1-4(13655mil,12170mil) on Top Layer And Pad CAN1-5(13655mil,12120mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN1-5(13655mil,12120mil) on Top Layer And Pad CAN1-6(13655mil,12070mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator18-1(17146mil,12865mil) on Top Layer And Pad Designator18-2(17096mil,12865mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator18-2(17096mil,12865mil) on Top Layer And Pad Designator18-3(17046mil,12865mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator18-3(17046mil,12865mil) on Top Layer And Pad Designator18-4(16996mil,12865mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator19-1(16594mil,9568mil) on Top Layer And Pad Designator19-2(16544mil,9568mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator19-2(16544mil,9568mil) on Top Layer And Pad Designator19-3(16494mil,9568mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator19-3(16494mil,9568mil) on Top Layer And Pad Designator19-4(16444mil,9568mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator19-4(16444mil,9568mil) on Top Layer And Pad Designator19-5(16394mil,9568mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad Designator19-5(16394mil,9568mil) on Top Layer And Pad Designator19-6(16344mil,9568mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad J1-1(13920mil,11100mil) on Top Layer And Pad J1-2(13920mil,11150mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad J1-2(13920mil,11150mil) on Top Layer And Pad J1-3(13920mil,11200mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad J1-3(13920mil,11200mil) on Top Layer And Pad J1-4(13920mil,11250mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad J1-4(13920mil,11250mil) on Top Layer And Pad J1-5(13920mil,11300mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad J1-5(13920mil,11300mil) on Top Layer And Pad J1-6(13920mil,11350mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P11-1(6211.468mil,12271.098mil) on Top Layer And Pad P11-2(6211.468mil,12321.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P11-2(6211.468mil,12321.098mil) on Top Layer And Pad P11-3(6211.468mil,12371.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P11-3(6211.468mil,12371.098mil) on Top Layer And Pad P11-4(6211.468mil,12421.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P12-1(16494.098mil,12861.468mil) on Bottom Layer And Pad P12-2(16544.098mil,12861.468mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P12-2(16544.098mil,12861.468mil) on Bottom Layer And Pad P12-3(16594.098mil,12861.468mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P12-3(16594.098mil,12861.468mil) on Bottom Layer And Pad P12-4(16644.098mil,12861.468mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P13-1(5816.468mil,10266.098mil) on Top Layer And Pad P13-2(5816.468mil,10316.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P13-2(5816.468mil,10316.098mil) on Top Layer And Pad P13-3(5816.468mil,10366.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P13-3(5816.468mil,10366.098mil) on Top Layer And Pad P13-4(5816.468mil,10416.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P14-1(6211.468mil,11306.098mil) on Top Layer And Pad P14-2(6211.468mil,11356.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P14-2(6211.468mil,11356.098mil) on Top Layer And Pad P14-3(6211.468mil,11406.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P14-3(6211.468mil,11406.098mil) on Top Layer And Pad P14-4(6211.468mil,11456.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P16-1(16650.902mil,12863.468mil) on Top Layer And Pad P16-2(16600.902mil,12863.468mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P16-2(16600.902mil,12863.468mil) on Top Layer And Pad P16-3(16550.902mil,12863.468mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P16-3(16550.902mil,12863.468mil) on Top Layer And Pad P16-4(16500.902mil,12863.468mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P17-1(6161.468mil,10751.098mil) on Top Layer And Pad P17-2(6161.468mil,10801.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P17-2(6161.468mil,10801.098mil) on Top Layer And Pad P17-3(6161.468mil,10851.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P17-3(6161.468mil,10851.098mil) on Top Layer And Pad P17-4(6161.468mil,10901.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P2-1(8896.936mil,11376.196mil) on Top Layer And Pad P2-2(8896.936mil,11426.196mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P21-1(6211.468mil,11781.098mil) on Top Layer And Pad P21-2(6211.468mil,11831.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P21-2(6211.468mil,11831.098mil) on Top Layer And Pad P21-3(6211.468mil,11881.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P21-3(6211.468mil,11881.098mil) on Top Layer And Pad P21-4(6211.468mil,11931.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P2-2(8896.936mil,11426.196mil) on Top Layer And Pad P2-3(8896.936mil,11476.196mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P2-3(8896.936mil,11476.196mil) on Top Layer And Pad P2-4(8896.936mil,11526.196mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P31-1(5635mil,11295mil) on Top Layer And Pad P31-2(5635mil,11345mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P31-2(5635mil,11345mil) on Top Layer And Pad P31-3(5635mil,11395mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P31-3(5635mil,11395mil) on Top Layer And Pad P31-4(5635mil,11445mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P31-4(5635mil,11445mil) on Top Layer And Pad P31-5(5635mil,11495mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P31-5(5635mil,11495mil) on Top Layer And Pad P31-6(5635mil,11545mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P32-1(5626.468mil,11956.098mil) on Top Layer And Pad P32-2(5626.468mil,12006.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P32-2(5626.468mil,12006.098mil) on Top Layer And Pad P32-3(5626.468mil,12056.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P32-3(5626.468mil,12056.098mil) on Top Layer And Pad P32-4(5626.468mil,12106.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P5-1(8626.468mil,9821.098mil) on Top Layer And Pad P5-2(8626.468mil,9871.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P5-2(8626.468mil,9871.098mil) on Top Layer And Pad P5-3(8626.468mil,9921.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad P5-3(8626.468mil,9921.098mil) on Top Layer And Pad P5-4(8626.468mil,9971.098mil) on Top Layer [Top Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.441mil < 10mil) Between Pad U4-(14125.748mil,9584.134mil) on Multi-Layer And Track (13805mil,9795mil)(14246mil,9795mil) on Bottom Solder [Bottom Solder] Mask Sliver [8.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.333mil < 10mil) Between Pad U6-14(5277.362mil,10825mil) on Top Layer And Via (5336mil,10822mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.333mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.716mil < 10mil) Between Pad U7-(8177.244mil,9883.858mil) on Multi-Layer And Track (8035mil,10090mil)(8250mil,10090mil) on Top Solder [Top Solder] Mask Sliver [3.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (15701.496mil,10503.464mil)(16536.536mil,10503.464mil) on Top Solder And Via (15642.44mil,10444.41mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.833mil < 10mil) Between Track (15701.496mil,10503.464mil)(16536.536mil,10503.464mil) on Top Solder And Via (15642.44mil,10562.52mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.833mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.833mil < 10mil) Between Track (15701.496mil,10720mil)(16570mil,10720mil) on Top Solder And Via (15642.44mil,10660.944mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.833mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.833mil < 10mil) Between Track (15701.496mil,10720mil)(16570mil,10720mil) on Top Solder And Via (15642.44mil,10779.056mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.833mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.833mil < 10mil) Between Track (15701.496mil,10936.536mil)(16558.464mil,10936.536mil) on Top Solder And Via (15642.44mil,10877.48mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.833mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (15701.496mil,10936.536mil)(16558.464mil,10936.536mil) on Top Solder And Via (15642.44mil,10995.59mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.375mil < 10mil) Between Track (15711.496mil,10030mil)(16635mil,10030mil) on Top Solder And Via (15652.44mil,9975.944mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.375mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.346mil < 10mil) Between Track (15711.496mil,10245mil)(15744.496mil,10212mil) on Top Solder And Via (15652.44mil,10192.48mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.077mil < 10mil) Between Track (15711.496mil,9810mil)(15766.496mil,9865mil) on Top Solder And Via (15652.44mil,9759.41mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.077mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.846mil < 10mil) Between Track (15711.496mil,9810mil)(15766.496mil,9865mil) on Top Solder And Via (15770.552mil,9759.41mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.846mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.208mil < 10mil) Between Via (12545mil,10875mil) from Top Layer to Bottom Layer And Via (12590mil,10915mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.208mil] / [Bottom Solder] Mask Sliver [2.208mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.208mil < 10mil) Between Via (12545mil,10955mil) from Top Layer to Bottom Layer And Via (12590mil,10915mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.208mil] / [Bottom Solder] Mask Sliver [2.208mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.208mil < 10mil) Between Via (12590mil,10915mil) from Top Layer to Bottom Layer And Via (12635mil,10875mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.208mil] / [Bottom Solder] Mask Sliver [2.208mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.208mil < 10mil) Between Via (12590mil,10915mil) from Top Layer to Bottom Layer And Via (12635mil,10955mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.208mil] / [Bottom Solder] Mask Sliver [2.208mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.104mil < 10mil) Between Via (12682mil,12380mil) from Top Layer to Bottom Layer And Via (12725mil,12377mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.104mil] / [Bottom Solder] Mask Sliver [9.104mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.125mil < 10mil) Between Via (12689mil,12413mil) from Top Layer to Bottom Layer And Via (12725mil,12416mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.125mil] / [Bottom Solder] Mask Sliver [2.125mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.51mil < 10mil) Between Via (12690mil,12445mil) from Top Layer to Bottom Layer And Via (12725mil,12451mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.511mil] / [Bottom Solder] Mask Sliver [1.511mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Via (12725mil,12377mil) from Top Layer to Bottom Layer And Via (12725mil,12416mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5mil] / [Bottom Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.128mil < 10mil) Between Via (12725mil,12377mil) from Top Layer to Bottom Layer And Via (12760mil,12374mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.128mil] / [Bottom Solder] Mask Sliver [1.128mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (12725mil,12416mil) from Top Layer to Bottom Layer And Via (12725mil,12451mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.014mil < 10mil) Between Via (12725mil,12416mil) from Top Layer to Bottom Layer And Via (12762mil,12417mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.014mil] / [Bottom Solder] Mask Sliver [3.014mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.047mil < 10mil) Between Via (12760mil,12374mil) from Top Layer to Bottom Layer And Via (12762mil,12417mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.046mil] / [Bottom Solder] Mask Sliver [9.046mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Via (13255mil,12175mil) from Top Layer to Bottom Layer And Via (13295mil,12175mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6mil] / [Bottom Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.738mil < 10mil) Between Via (13300mil,11930mil) from Top Layer to Bottom Layer And Via (13308mil,11973mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.738mil] / [Bottom Solder] Mask Sliver [9.738mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.047mil < 10mil) Between Via (13308mil,11973mil) from Top Layer to Bottom Layer And Via (13350mil,11975mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.048mil] / [Bottom Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.103mil < 10mil) Between Via (13309mil,11884mil) from Top Layer to Bottom Layer And Via (13350mil,11881.098mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.103mil] / [Bottom Solder] Mask Sliver [7.103mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.112mil < 10mil) Between Via (13340mil,12175mil) from Top Layer to Bottom Layer And Via (13343mil,12215mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.112mil] / [Bottom Solder] Mask Sliver [6.112mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.297mil < 10mil) Between Via (13340mil,12175mil) from Top Layer to Bottom Layer And Via (13345mil,12133mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.297mil] / [Bottom Solder] Mask Sliver [8.297mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.825mil < 10mil) Between Via (13343mil,12215mil) from Top Layer to Bottom Layer And Via (13368mil,12184mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.825mil] / [Bottom Solder] Mask Sliver [5.825mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.902mil < 10mil) Between Via (13350mil,11931.098mil) from Top Layer to Bottom Layer And Via (13350mil,11975mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.902mil] / [Bottom Solder] Mask Sliver [9.902mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.051mil < 10mil) Between Via (13350mil,11975mil) from Top Layer to Bottom Layer And Via (13389mil,11973mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.051mil] / [Bottom Solder] Mask Sliver [5.051mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.417mil < 10mil) Between Via (13389mil,11973mil) from Top Layer to Bottom Layer And Via (13395mil,11930mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.417mil] / [Bottom Solder] Mask Sliver [9.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.2mil < 10mil) Between Via (6769mil,11818mil) from Top Layer to Bottom Layer And Via (6809mil,11814mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.199mil] / [Bottom Solder] Mask Sliver [6.199mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.059mil < 10mil) Between Via (6769mil,12021mil) from Top Layer to Bottom Layer And Via (6809mil,12008mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.059mil] / [Bottom Solder] Mask Sliver [8.059mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.725mil < 10mil) Between Via (8555mil,12464mil) from Top Layer to Bottom Layer And Via (8585mil,12435mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.725mil] / [Bottom Solder] Mask Sliver [7.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.139mil < 10mil) Between Via (8555mil,12464mil) from Top Layer to Bottom Layer And Via (8585mil,12495mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.139mil] / [Bottom Solder] Mask Sliver [9.139mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.725mil < 10mil) Between Via (8585mil,12435mil) from Top Layer to Bottom Layer And Via (8615mil,12464mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.725mil] / [Bottom Solder] Mask Sliver [7.725mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.139mil < 10mil) Between Via (8585mil,12495mil) from Top Layer to Bottom Layer And Via (8615mil,12464mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.139mil] / [Bottom Solder] Mask Sliver [9.139mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.51mil < 10mil) Between Via (9608mil,12045mil) from Top Layer to Bottom Layer And Via (9614mil,12010mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.511mil] / [Bottom Solder] Mask Sliver [1.511mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (9610mil,12465mil) from Top Layer to Bottom Layer And Via (9645mil,12465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mil < 10mil) Between Via (9640mil,12080mil) from Top Layer to Bottom Layer And Via (9641mil,12046mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.015mil] / [Bottom Solder] Mask Sliver [0.015mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.928mil < 10mil) Between Via (9640mil,12080mil) from Top Layer to Bottom Layer And Via (9674mil,12072mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.928mil] / [Bottom Solder] Mask Sliver [0.928mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.222mil < 10mil) Between Via (9641mil,12046mil) from Top Layer to Bottom Layer And Via (9645mil,12010mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.221mil] / [Bottom Solder] Mask Sliver [2.221mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.012mil < 10mil) Between Via (9641mil,12046mil) from Top Layer to Bottom Layer And Via (9674mil,12072mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.012mil] / [Bottom Solder] Mask Sliver [8.012mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.525mil < 10mil) Between Via (9641mil,12046mil) from Top Layer to Bottom Layer And Via (9675mil,12040mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.525mil] / [Bottom Solder] Mask Sliver [0.525mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.427mil < 10mil) Between Via (9645mil,12010mil) from Top Layer to Bottom Layer And Via (9675mil,12040mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.426mil] / [Bottom Solder] Mask Sliver [8.426mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (9645mil,12430mil) from Top Layer to Bottom Layer And Via (9645mil,12465mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (9645mil,12465mil) from Top Layer to Bottom Layer And Via (9645mil,12500mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
Rule Violations :106

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (10025.014mil,12625.014mil) on Top Overlay And Pad U1-(10025mil,12625mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (10025.014mil,9750.998mil) on Top Overlay And Pad U1-(10025mil,9750.984mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (12899.03mil,12625.014mil) on Top Overlay And Pad U1-(12899.016mil,12625mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (12899.03mil,9750.998mil) on Top Overlay And Pad U1-(12899.016mil,9750.984mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (16173.006mil,9505.407mil) on Top Overlay And Pad Designator19-0(16244mil,9443mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4959.646mil,10565.315mil) on Top Overlay And Pad C5-2(4975mil,10579.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4959.646mil,10654.685mil) on Top Overlay And Pad C5-1(4975mil,10640.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4959.646mil,10695.315mil) on Top Overlay And Pad C4-2(4975mil,10709.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4959.646mil,10784.685mil) on Top Overlay And Pad C4-1(4975mil,10770.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4964.646mil,10830.315mil) on Top Overlay And Pad C1-1(4980mil,10844.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4964.646mil,10919.685mil) on Top Overlay And Pad C1-2(4980mil,10905.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4990.354mil,10565.315mil) on Top Overlay And Pad C5-2(4975mil,10579.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4990.354mil,10654.685mil) on Top Overlay And Pad C5-1(4975mil,10640.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4990.354mil,10695.315mil) on Top Overlay And Pad C4-2(4975mil,10709.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4990.354mil,10784.685mil) on Top Overlay And Pad C4-1(4975mil,10770.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4995.354mil,10830.315mil) on Top Overlay And Pad C1-1(4980mil,10844.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (4995.354mil,10919.685mil) on Top Overlay And Pad C1-2(4980mil,10905.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.066mil < 10mil) Between Arc (5060.827mil,10956.693mil) on Top Overlay And Pad U6-1(5072.638mil,10925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.066mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5135.315mil,11014.646mil) on Top Overlay And Pad C2-1(5149.685mil,11030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5135.315mil,11045.354mil) on Top Overlay And Pad C2-1(5149.685mil,11030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5224.685mil,11014.646mil) on Top Overlay And Pad C2-2(5210.315mil,11030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5224.685mil,11045.354mil) on Top Overlay And Pad C2-2(5210.315mil,11030mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5349.646mil,10855.315mil) on Top Overlay And Pad C3-2(5365mil,10869.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5349.646mil,10944.685mil) on Top Overlay And Pad C3-1(5365mil,10930.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5380.354mil,10855.315mil) on Top Overlay And Pad C3-2(5365mil,10869.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (5380.354mil,10944.685mil) on Top Overlay And Pad C3-1(5365mil,10930.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.672mil < 10mil) Between Arc (6505.998mil,12339.778mil) on Top Overlay And Pad U7-(6505.984mil,12339.764mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.672mil < 10mil) Between Arc (6505.998mil,9883.872mil) on Top Overlay And Pad U7-(6505.984mil,9883.858mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.672mil < 10mil) Between Arc (8177.258mil,12339.778mil) on Top Overlay And Pad U7-(8177.244mil,12339.764mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.672mil < 10mil) Between Arc (8177.258mil,9883.872mil) on Top Overlay And Pad U7-(8177.244mil,9883.858mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.672mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C1-1(4980mil,10844.685mil) on Top Layer And Track (4948.898mil,10830.315mil)(4948.898mil,10859.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-1(4980mil,10844.685mil) on Top Layer And Track (4964.646mil,10814.567mil)(4995.354mil,10814.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(4980mil,10844.685mil) on Top Layer And Track (5011.102mil,10830.315mil)(5011.102mil,10859.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-2(4980mil,10905.315mil) on Top Layer And Track (4948.898mil,10890.748mil)(4948.898mil,10919.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(4980mil,10905.315mil) on Top Layer And Track (4964.646mil,10935.433mil)(4995.354mil,10935.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(4980mil,10905.315mil) on Top Layer And Track (5011.102mil,10890.748mil)(5011.102mil,10919.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-1(5149.685mil,11030mil) on Top Layer And Track (5119.567mil,11014.646mil)(5119.567mil,11045.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C2-1(5149.685mil,11030mil) on Top Layer And Track (5135.315mil,10998.898mil)(5164.252mil,10998.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(5149.685mil,11030mil) on Top Layer And Track (5135.315mil,11061.102mil)(5164.252mil,11061.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-2(5210.315mil,11030mil) on Top Layer And Track (5195.748mil,10998.897mil)(5224.685mil,10998.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(5210.315mil,11030mil) on Top Layer And Track (5195.748mil,11061.102mil)(5224.685mil,11061.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(5210.315mil,11030mil) on Top Layer And Track (5240.433mil,11014.646mil)(5240.433mil,11045.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-1(5365mil,10930.315mil) on Top Layer And Track (5333.898mil,10915.748mil)(5333.898mil,10944.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(5365mil,10930.315mil) on Top Layer And Track (5349.646mil,10960.433mil)(5380.354mil,10960.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(5365mil,10930.315mil) on Top Layer And Track (5396.102mil,10915.748mil)(5396.102mil,10944.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C3-2(5365mil,10869.685mil) on Top Layer And Track (5333.898mil,10855.315mil)(5333.898mil,10884.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-2(5365mil,10869.685mil) on Top Layer And Track (5349.646mil,10839.567mil)(5380.354mil,10839.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(5365mil,10869.685mil) on Top Layer And Track (5396.102mil,10855.315mil)(5396.102mil,10884.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4-1(4975mil,10770.315mil) on Top Layer And Track (4943.898mil,10755.748mil)(4943.898mil,10784.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(4975mil,10770.315mil) on Top Layer And Track (4959.646mil,10800.433mil)(4990.354mil,10800.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(4975mil,10770.315mil) on Top Layer And Track (5006.102mil,10755.748mil)(5006.102mil,10784.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C4-2(4975mil,10709.685mil) on Top Layer And Track (4943.898mil,10695.315mil)(4943.898mil,10724.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4-2(4975mil,10709.685mil) on Top Layer And Track (4959.646mil,10679.567mil)(4990.354mil,10679.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(4975mil,10709.685mil) on Top Layer And Track (5006.102mil,10695.315mil)(5006.102mil,10724.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-1(4975mil,10640.315mil) on Top Layer And Track (4943.898mil,10625.748mil)(4943.898mil,10654.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(4975mil,10640.315mil) on Top Layer And Track (4959.646mil,10670.433mil)(4990.354mil,10670.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(4975mil,10640.315mil) on Top Layer And Track (5006.102mil,10625.748mil)(5006.102mil,10654.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C5-2(4975mil,10579.685mil) on Top Layer And Track (4943.898mil,10565.315mil)(4943.898mil,10594.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-2(4975mil,10579.685mil) on Top Layer And Track (4959.646mil,10549.567mil)(4990.354mil,10549.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(4975mil,10579.685mil) on Top Layer And Track (5006.102mil,10565.315mil)(5006.102mil,10594.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad CAN1-0(13780mil,11970mil) on Top Layer And Track (13685mil,12017mil)(13708mil,12017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.945mil < 10mil) Between Pad CAN1-0(13780mil,11970mil) on Top Layer And Track (13708mil,11924mil)(13708mil,12017mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CAN1-0(13780mil,11970mil) on Top Layer And Track (13708mil,11924mil)(13717mil,11924mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Pad CAN1-0(13780mil,11970mil) on Top Layer And Track (13840mil,12027mil)(13840mil,12362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad CAN1-0(13780mil,12420mil) on Top Layer And Track (13685mil,12374mil)(13706mil,12374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad CAN1-0(13780mil,12420mil) on Top Layer And Track (13706mil,12374mil)(13706mil,12467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad CAN1-0(13780mil,12420mil) on Top Layer And Track (13706mil,12467mil)(13714mil,12467mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad CAN1-0(13780mil,12420mil) on Top Layer And Track (13840mil,12027mil)(13840mil,12362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad CAN1-1(13655mil,12320mil) on Top Layer And Track (13685mil,12347mil)(13685mil,12374mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.49mil < 10mil) Between Pad CAN1-6(13655mil,12070mil) on Top Layer And Track (13685mil,12017mil)(13685mil,12044mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad D1-A(5735mil,11639.685mil) on Top Layer And Track (5703.898mil,11609.567mil)(5703.898mil,11654.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(5735mil,11639.685mil) on Top Layer And Track (5703.898mil,11609.567mil)(5766.102mil,11609.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-A(5735mil,11639.685mil) on Top Layer And Track (5766.102mil,11609.567mil)(5766.102mil,11654.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(5735mil,11700.315mil) on Top Layer And Track (5703.898mil,11685.749mil)(5703.898mil,11721.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad D1-K(5735mil,11700.315mil) on Top Layer And Track (5703.898mil,11721.181mil)(5711.496mil,11729.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.496mil < 10mil) Between Pad D1-K(5735mil,11700.315mil) on Top Layer And Track (5711.496mil,11729.055mil)(5758.504mil,11729.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.339mil < 10mil) Between Pad D1-K(5735mil,11700.315mil) on Top Layer And Track (5758.504mil,11729.055mil)(5766.102mil,11721.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad D1-K(5735mil,11700.315mil) on Top Layer And Track (5766.102mil,11685.749mil)(5766.102mil,11721.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad Designator18-0(16892.196mil,12738.064mil) on Top Layer And Track (16848.424mil,12803.866mil)(16848.424mil,12812.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad Designator18-0(16892.196mil,12738.064mil) on Top Layer And Track (16951.252mil,12680mil)(17188mil,12680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad Designator18-0(17246mil,12740mil) on Top Layer And Track (16951.252mil,12680mil)(17188mil,12680mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator18-0(17246mil,12740mil) on Top Layer And Track (17200mil,12814mil)(17200mil,12835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator18-0(17246mil,12740mil) on Top Layer And Track (17200mil,12814mil)(17293mil,12814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad Designator18-0(17246mil,12740mil) on Top Layer And Track (17293mil,12806mil)(17293mil,12814mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad Designator18-1(17146mil,12865mil) on Top Layer And Track (17173mil,12835mil)(17200mil,12835mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad Designator18-4(16996mil,12865mil) on Top Layer And Track (16941.424mil,12835.866mil)(16968.424mil,12835.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Designator19-0(16244mil,9443mil) on Top Layer And Track (16198mil,9506mil)(16198mil,9515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.945mil < 10mil) Between Pad Designator19-0(16244mil,9443mil) on Top Layer And Track (16198mil,9515mil)(16291mil,9515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.21mil < 10mil) Between Pad Designator19-0(16244mil,9443mil) on Top Layer And Track (16291.116mil,9505.407mil)(16291.116mil,12812.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.21mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad Designator19-0(16244mil,9443mil) on Top Layer And Track (16291mil,9515mil)(16291mil,9538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Pad Designator19-0(16244mil,9443mil) on Top Layer And Track (16301mil,9383mil)(16636mil,9383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad Designator19-0(16694mil,9443mil) on Top Layer And Track (16301mil,9383mil)(16636mil,9383mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator19-0(16694mil,9443mil) on Top Layer And Track (16648mil,9517mil)(16648mil,9538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad Designator19-0(16694mil,9443mil) on Top Layer And Track (16648mil,9517mil)(16741mil,9517mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad Designator19-0(16694mil,9443mil) on Top Layer And Track (16741mil,9509mil)(16741mil,9517mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad Designator19-1(16594mil,9568mil) on Top Layer And Track (16621mil,9538mil)(16648mil,9538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad Designator19-6(16344mil,9568mil) on Top Layer And Track (16291mil,9538mil)(16318mil,9538mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad J1-0(13795mil,11000mil) on Top Layer And Track (13735mil,11058mil)(13735mil,11393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad J1-0(13795mil,11000mil) on Top Layer And Track (13861mil,10953mil)(13869mil,10953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad J1-0(13795mil,11000mil) on Top Layer And Track (13869mil,10953mil)(13869mil,11046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad J1-0(13795mil,11000mil) on Top Layer And Track (13869mil,11046mil)(13890mil,11046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Pad J1-0(13795mil,11450mil) on Top Layer And Track (13735mil,11058mil)(13735mil,11393mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-0(13795mil,11450mil) on Top Layer And Track (13858mil,11496mil)(13867mil,11496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.945mil < 10mil) Between Pad J1-0(13795mil,11450mil) on Top Layer And Track (13867mil,11403mil)(13867mil,11496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad J1-0(13795mil,11450mil) on Top Layer And Track (13867mil,11403mil)(13890mil,11403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad J1-1(13920mil,11100mil) on Top Layer And Track (13890mil,11046mil)(13890mil,11073mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-1(13920mil,11100mil) on Top Layer And Track (13928.911mil,9505.407mil)(13928.911mil,12812.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-2(13920mil,11150mil) on Top Layer And Track (13928.911mil,9505.407mil)(13928.911mil,12812.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-3(13920mil,11200mil) on Top Layer And Track (13928.911mil,9505.407mil)(13928.911mil,12812.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.504mil < 10mil) Between Pad J1-4(13920mil,11250mil) on Top Layer And Text "2" (13965mil,11261mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-4(13920mil,11250mil) on Top Layer And Track (13928.911mil,9505.407mil)(13928.911mil,12812.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad J1-5(13920mil,11300mil) on Top Layer And Text "3" (13963mil,11313mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-5(13920mil,11300mil) on Top Layer And Track (13928.911mil,9505.407mil)(13928.911mil,12812.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.504mil < 10mil) Between Pad J1-6(13920mil,11350mil) on Top Layer And Text "4" (13962mil,11364mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad J1-6(13920mil,11350mil) on Top Layer And Track (13890mil,11376mil)(13890mil,11403mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J1-6(13920mil,11350mil) on Top Layer And Track (13928.911mil,9505.407mil)(13928.911mil,12812.494mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-1(14707.558mil,9798.78mil) on Multi-Layer And Track (14766.614mil,9739.724mil)(14766.614mil,10330.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-1(14707.558mil,9798.78mil) on Multi-Layer And Track (14766.614mil,9739.724mil)(15672.126mil,9739.724mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-4(14707.558mil,10271.22mil) on Multi-Layer And Track (14766.614mil,10330.276mil)(15672.126mil,10330.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-4(14707.558mil,10271.22mil) on Multi-Layer And Track (14766.614mil,9739.724mil)(14766.614mil,10330.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-5(15711.496mil,10251.536mil) on Multi-Layer And Track (14766.614mil,10330.276mil)(15672.126mil,10330.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-5(15711.496mil,10251.536mil) on Multi-Layer And Track (15672.126mil,9739.724mil)(15672.126mil,10330.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-6(15711.496mil,10035mil) on Multi-Layer And Track (15672.126mil,9739.724mil)(15672.126mil,10330.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-7(15711.496mil,9818.464mil) on Multi-Layer And Track (14766.614mil,9739.724mil)(15672.126mil,9739.724mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M1-7(15711.496mil,9818.464mil) on Multi-Layer And Track (15672.126mil,9739.724mil)(15672.126mil,10330.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-1(14697.558mil,10483.78mil) on Multi-Layer And Track (14756.614mil,10424.724mil)(14756.614mil,11015.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-1(14697.558mil,10483.78mil) on Multi-Layer And Track (14756.614mil,10424.724mil)(15662.126mil,10424.724mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-4(14697.558mil,10956.22mil) on Multi-Layer And Track (14756.614mil,10424.724mil)(14756.614mil,11015.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-4(14697.558mil,10956.22mil) on Multi-Layer And Track (14756.614mil,11015.276mil)(15662.126mil,11015.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-5(15701.496mil,10936.536mil) on Multi-Layer And Track (14756.614mil,11015.276mil)(15662.126mil,11015.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-5(15701.496mil,10936.536mil) on Multi-Layer And Track (15662.126mil,10424.724mil)(15662.126mil,11015.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-6(15701.496mil,10720mil) on Multi-Layer And Track (15662.126mil,10424.724mil)(15662.126mil,11015.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-7(15701.496mil,10503.464mil) on Multi-Layer And Track (14756.614mil,10424.724mil)(15662.126mil,10424.724mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad M2-7(15701.496mil,10503.464mil) on Multi-Layer And Track (15662.126mil,10424.724mil)(15662.126mil,11015.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P11-0(6084.532mil,12524.902mil) on Top Layer And Track (6026.468mil,12229.098mil)(6026.468mil,12465.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P11-0(6084.532mil,12524.902mil) on Top Layer And Track (6150.334mil,12568.674mil)(6159.334mil,12568.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P11-0(6086.468mil,12171.098mil) on Top Layer And Text "P21" (6031.5mil,12115.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P11-0(6086.468mil,12171.098mil) on Top Layer And Track (6026.468mil,12229.098mil)(6026.468mil,12465.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P11-0(6086.468mil,12171.098mil) on Top Layer And Track (6152.468mil,12124.098mil)(6160.468mil,12124.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P11-0(6086.468mil,12171.098mil) on Top Layer And Track (6160.468mil,12124.098mil)(6160.468mil,12217.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P11-0(6086.468mil,12171.098mil) on Top Layer And Track (6160.468mil,12217.098mil)(6181.468mil,12217.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P11-1(6211.468mil,12271.098mil) on Top Layer And Track (6181.468mil,12217.098mil)(6181.468mil,12244.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P11-4(6211.468mil,12421.098mil) on Top Layer And Track (6182.334mil,12448.674mil)(6182.334mil,12475.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P12-0(16394.098mil,12736.468mil) on Bottom Layer And Track (16347.098mil,12802.468mil)(16347.098mil,12810.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P12-0(16394.098mil,12736.468mil) on Bottom Layer And Track (16347.098mil,12810.468mil)(16440.098mil,12810.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P12-0(16394.098mil,12736.468mil) on Bottom Layer And Track (16440.098mil,12810.468mil)(16440.098mil,12831.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P12-0(16394.098mil,12736.468mil) on Bottom Layer And Track (16452.098mil,12676.468mil)(16688.846mil,12676.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P12-0(16747.902mil,12734.532mil) on Bottom Layer And Track (16452.098mil,12676.468mil)(16688.846mil,12676.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P12-0(16747.902mil,12734.532mil) on Bottom Layer And Track (16791.674mil,12800.334mil)(16791.674mil,12809.334mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P12-1(16494.098mil,12861.468mil) on Bottom Layer And Track (16440.098mil,12831.468mil)(16467.098mil,12831.468mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P12-4(16644.098mil,12861.468mil) on Bottom Layer And Track (16671.674mil,12832.334mil)(16698.674mil,12832.334mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P13-0(5689.532mil,10519.902mil) on Top Layer And Track (5631.468mil,10224.098mil)(5631.468mil,10460.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P13-0(5689.532mil,10519.902mil) on Top Layer And Track (5755.334mil,10563.674mil)(5764.334mil,10563.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P13-0(5691.468mil,10166.098mil) on Top Layer And Track (5631.468mil,10224.098mil)(5631.468mil,10460.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P13-0(5691.468mil,10166.098mil) on Top Layer And Track (5757.468mil,10119.098mil)(5765.468mil,10119.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P13-0(5691.468mil,10166.098mil) on Top Layer And Track (5765.468mil,10119.098mil)(5765.468mil,10212.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P13-0(5691.468mil,10166.098mil) on Top Layer And Track (5765.468mil,10212.098mil)(5786.468mil,10212.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P13-1(5816.468mil,10266.098mil) on Top Layer And Track (5786.468mil,10212.098mil)(5786.468mil,10239.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P13-4(5816.468mil,10416.098mil) on Top Layer And Track (5787.334mil,10443.674mil)(5787.334mil,10470.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P14-0(6084.532mil,11559.902mil) on Top Layer And Track (6026.468mil,11264.098mil)(6026.468mil,11500.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P14-0(6084.532mil,11559.902mil) on Top Layer And Track (6150.334mil,11603.674mil)(6159.334mil,11603.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P14-0(6086.468mil,11206.098mil) on Top Layer And Track (6026.468mil,11264.098mil)(6026.468mil,11500.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P14-0(6086.468mil,11206.098mil) on Top Layer And Track (6152.468mil,11159.098mil)(6160.468mil,11159.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P14-0(6086.468mil,11206.098mil) on Top Layer And Track (6160.468mil,11159.098mil)(6160.468mil,11252.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P14-0(6086.468mil,11206.098mil) on Top Layer And Track (6160.468mil,11252.098mil)(6181.468mil,11252.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P14-1(6211.468mil,11306.098mil) on Top Layer And Track (6181.468mil,11252.098mil)(6181.468mil,11279.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P14-4(6211.468mil,11456.098mil) on Top Layer And Track (6182.334mil,11483.674mil)(6182.334mil,11510.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P16-0(16397.098mil,12736.532mil) on Top Layer And Track (16353.326mil,12802.334mil)(16353.326mil,12811.334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P16-0(16397.098mil,12736.532mil) on Top Layer And Track (16456.154mil,12678.468mil)(16692.902mil,12678.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P16-0(16750.902mil,12738.468mil) on Top Layer And Track (16456.154mil,12678.468mil)(16692.902mil,12678.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P16-0(16750.902mil,12738.468mil) on Top Layer And Track (16704.902mil,12812.468mil)(16704.902mil,12833.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P16-0(16750.902mil,12738.468mil) on Top Layer And Track (16704.902mil,12812.468mil)(16797.902mil,12812.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P16-0(16750.902mil,12738.468mil) on Top Layer And Track (16797.902mil,12804.468mil)(16797.902mil,12812.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P16-1(16650.902mil,12863.468mil) on Top Layer And Track (16677.902mil,12833.468mil)(16704.902mil,12833.468mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P16-4(16500.902mil,12863.468mil) on Top Layer And Track (16446.326mil,12834.334mil)(16473.326mil,12834.334mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P17-0(6034.532mil,11004.902mil) on Top Layer And Track (5976.468mil,10709.098mil)(5976.468mil,10945.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P17-0(6034.532mil,11004.902mil) on Top Layer And Track (6100.334mil,11048.674mil)(6109.334mil,11048.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P17-0(6036.468mil,10651.098mil) on Top Layer And Track (5976.468mil,10709.098mil)(5976.468mil,10945.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P17-0(6036.468mil,10651.098mil) on Top Layer And Track (6102.468mil,10604.098mil)(6110.468mil,10604.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P17-0(6036.468mil,10651.098mil) on Top Layer And Track (6110.468mil,10604.098mil)(6110.468mil,10697.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P17-0(6036.468mil,10651.098mil) on Top Layer And Track (6110.468mil,10697.098mil)(6131.468mil,10697.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P17-1(6161.468mil,10751.098mil) on Top Layer And Track (6131.468mil,10697.098mil)(6131.468mil,10724.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P17-4(6161.468mil,10901.098mil) on Top Layer And Track (6132.334mil,10928.674mil)(6132.334mil,10955.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P2-0(8770mil,11630mil) on Top Layer And Track (8711.936mil,11334.196mil)(8711.936mil,11570.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P2-0(8770mil,11630mil) on Top Layer And Track (8835.802mil,11673.772mil)(8844.802mil,11673.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P2-0(8771.936mil,11276.196mil) on Top Layer And Track (8711.936mil,11334.196mil)(8711.936mil,11570.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P2-0(8771.936mil,11276.196mil) on Top Layer And Track (8837.936mil,11229.196mil)(8845.936mil,11229.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P2-0(8771.936mil,11276.196mil) on Top Layer And Track (8845.936mil,11229.196mil)(8845.936mil,11322.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P2-0(8771.936mil,11276.196mil) on Top Layer And Track (8845.936mil,11322.196mil)(8866.936mil,11322.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P2-1(8896.936mil,11376.196mil) on Top Layer And Track (8866.936mil,11322.196mil)(8866.936mil,11349.196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P21-0(6084.532mil,12034.902mil) on Top Layer And Track (6026.468mil,11739.098mil)(6026.468mil,11975.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P21-0(6084.532mil,12034.902mil) on Top Layer And Track (6150.334mil,12078.674mil)(6159.334mil,12078.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P21-0(6086.468mil,11681.098mil) on Top Layer And Track (6026.468mil,11739.098mil)(6026.468mil,11975.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P21-0(6086.468mil,11681.098mil) on Top Layer And Track (6152.468mil,11634.098mil)(6160.468mil,11634.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P21-0(6086.468mil,11681.098mil) on Top Layer And Track (6160.468mil,11634.098mil)(6160.468mil,11727.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P21-0(6086.468mil,11681.098mil) on Top Layer And Track (6160.468mil,11727.098mil)(6181.468mil,11727.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P21-1(6211.468mil,11781.098mil) on Top Layer And Track (6181.468mil,11727.098mil)(6181.468mil,11754.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P21-4(6211.468mil,11931.098mil) on Top Layer And Track (6182.334mil,11958.674mil)(6182.334mil,11985.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P2-4(8896.936mil,11526.196mil) on Top Layer And Track (8867.802mil,11553.772mil)(8867.802mil,11580.772mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P31-0(5510mil,11195mil) on Top Layer And Track (5450mil,11253mil)(5450mil,11588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P31-0(5510mil,11195mil) on Top Layer And Track (5576mil,11148mil)(5584mil,11148mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P31-0(5510mil,11195mil) on Top Layer And Track (5584mil,11148mil)(5584mil,11241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P31-0(5510mil,11195mil) on Top Layer And Track (5584mil,11241mil)(5605mil,11241mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Pad P31-0(5510mil,11645mil) on Top Layer And Track (5450mil,11253mil)(5450mil,11588mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P31-0(5510mil,11645mil) on Top Layer And Track (5573mil,11691mil)(5582mil,11691mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.945mil < 10mil) Between Pad P31-0(5510mil,11645mil) on Top Layer And Track (5582mil,11598mil)(5582mil,11691mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad P31-0(5510mil,11645mil) on Top Layer And Track (5582mil,11598mil)(5605mil,11598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P31-1(5635mil,11295mil) on Top Layer And Track (5605mil,11241mil)(5605mil,11268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad P31-6(5635mil,11545mil) on Top Layer And Track (5605mil,11571mil)(5605mil,11598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P32-0(5499.532mil,12209.902mil) on Top Layer And Track (5441.468mil,11914.098mil)(5441.468mil,12150.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P32-0(5499.532mil,12209.902mil) on Top Layer And Track (5565.334mil,12253.674mil)(5574.334mil,12253.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P32-0(5501.468mil,11856.098mil) on Top Layer And Track (5441.468mil,11914.098mil)(5441.468mil,12150.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P32-0(5501.468mil,11856.098mil) on Top Layer And Track (5567.468mil,11809.098mil)(5575.468mil,11809.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P32-0(5501.468mil,11856.098mil) on Top Layer And Track (5575.468mil,11809.098mil)(5575.468mil,11902.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P32-0(5501.468mil,11856.098mil) on Top Layer And Track (5575.468mil,11902.098mil)(5596.468mil,11902.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P32-1(5626.468mil,11956.098mil) on Top Layer And Track (5596.468mil,11902.098mil)(5596.468mil,11929.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P32-4(5626.468mil,12106.098mil) on Top Layer And Track (5597.334mil,12133.674mil)(5597.334mil,12160.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.796mil < 10mil) Between Pad P5-0(8499.532mil,10074.902mil) on Top Layer And Track (8441.468mil,9779.098mil)(8441.468mil,10015.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.796mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.747mil < 10mil) Between Pad P5-0(8499.532mil,10074.902mil) on Top Layer And Track (8565.334mil,10118.674mil)(8574.334mil,10118.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad P5-0(8501.468mil,9721.098mil) on Top Layer And Track (8441.468mil,9779.098mil)(8441.468mil,10015.846mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad P5-0(8501.468mil,9721.098mil) on Top Layer And Track (8567.468mil,9674.098mil)(8575.468mil,9674.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P5-0(8501.468mil,9721.098mil) on Top Layer And Track (8575.468mil,9674.098mil)(8575.468mil,9767.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad P5-0(8501.468mil,9721.098mil) on Top Layer And Track (8575.468mil,9767.098mil)(8596.468mil,9767.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad P5-1(8626.468mil,9821.098mil) on Top Layer And Track (8596.468mil,9767.098mil)(8596.468mil,9794.098mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.891mil < 10mil) Between Pad P5-4(8626.468mil,9971.098mil) on Top Layer And Track (8597.334mil,9998.674mil)(8597.334mil,10025.674mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.891mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.323mil < 10mil) Between Pad P6-1(17222mil,11669mil) on Multi-Layer And Track (17162mil,11738mil)(17317mil,11739mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.437mil < 10mil) Between Pad P6-2(17222mil,11807mil) on Multi-Layer And Track (17162mil,11738mil)(17317mil,11739mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.323mil < 10mil) Between Pad P7-1(17217mil,10294mil) on Multi-Layer And Track (17157mil,10363mil)(17312mil,10364mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.437mil < 10mil) Between Pad P7-2(17217mil,10432mil) on Multi-Layer And Track (17157mil,10363mil)(17312mil,10364mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.323mil < 10mil) Between Pad P8-1(17217mil,9664mil) on Multi-Layer And Track (17157mil,9733mil)(17312mil,9734mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.437mil < 10mil) Between Pad P8-2(17217mil,9802mil) on Multi-Layer And Track (17157mil,9733mil)(17312mil,9734mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.323mil < 10mil) Between Pad P9-1(17227mil,12299mil) on Multi-Layer And Track (17167mil,12368mil)(17322mil,12369mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.437mil < 10mil) Between Pad P9-2(17227mil,12437mil) on Multi-Layer And Track (17167mil,12368mil)(17322mil,12369mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.437mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(6105.315mil,10305mil) on Top Layer And Track (6090.748mil,10273.898mil)(6135.433mil,10273.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(6105.315mil,10305mil) on Top Layer And Track (6090.748mil,10336.102mil)(6135.433mil,10336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(6105.315mil,10305mil) on Top Layer And Track (6135.433mil,10273.898mil)(6135.433mil,10336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(6044.685mil,10305mil) on Top Layer And Track (6014.567mil,10273.898mil)(6014.567mil,10336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R1-2(6044.685mil,10305mil) on Top Layer And Track (6014.567mil,10273.898mil)(6059.252mil,10273.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(6044.685mil,10305mil) on Top Layer And Track (6014.567mil,10336.102mil)(6059.252mil,10336.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(6105.315mil,10380mil) on Top Layer And Track (6090.748mil,10348.898mil)(6135.433mil,10348.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(6105.315mil,10380mil) on Top Layer And Track (6090.748mil,10411.102mil)(6135.433mil,10411.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(6105.315mil,10380mil) on Top Layer And Track (6135.433mil,10348.898mil)(6135.433mil,10411.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(6044.685mil,10380mil) on Top Layer And Track (6014.567mil,10348.898mil)(6014.567mil,10411.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R2-2(6044.685mil,10380mil) on Top Layer And Track (6014.567mil,10348.898mil)(6059.252mil,10348.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(6044.685mil,10380mil) on Top Layer And Track (6014.567mil,10411.102mil)(6059.252mil,10411.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(5455.315mil,10650mil) on Top Layer And Track (5440.748mil,10618.898mil)(5485.433mil,10618.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(5455.315mil,10650mil) on Top Layer And Track (5440.748mil,10681.102mil)(5485.433mil,10681.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(5455.315mil,10650mil) on Top Layer And Track (5485.433mil,10618.898mil)(5485.433mil,10681.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(5394.685mil,10650mil) on Top Layer And Track (5364.567mil,10618.898mil)(5364.567mil,10681.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R3-2(5394.685mil,10650mil) on Top Layer And Track (5364.567mil,10618.898mil)(5409.252mil,10618.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(5394.685mil,10650mil) on Top Layer And Track (5364.567mil,10681.102mil)(5409.252mil,10681.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(5455.315mil,10725mil) on Top Layer And Track (5440.748mil,10693.898mil)(5485.433mil,10693.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(5455.315mil,10725mil) on Top Layer And Track (5440.748mil,10756.102mil)(5485.433mil,10756.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(5455.315mil,10725mil) on Top Layer And Track (5485.433mil,10693.898mil)(5485.433mil,10756.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(5394.685mil,10725mil) on Top Layer And Track (5364.567mil,10693.898mil)(5364.567mil,10756.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R4-2(5394.685mil,10725mil) on Top Layer And Track (5364.567mil,10693.898mil)(5409.252mil,10693.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(5394.685mil,10725mil) on Top Layer And Track (5364.567mil,10756.102mil)(5409.252mil,10756.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Pad R5-1(5834.686mil,11790mil) on Top Layer And Track (5804.566mil,11758.898mil)(5804.566mil,11821.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R5-1(5834.686mil,11790mil) on Top Layer And Track (5804.566mil,11758.898mil)(5849.252mil,11758.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(5834.686mil,11790mil) on Top Layer And Track (5804.566mil,11821.102mil)(5849.252mil,11821.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(5895.316mil,11790mil) on Top Layer And Track (5880.748mil,11758.898mil)(5925.434mil,11758.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(5895.316mil,11790mil) on Top Layer And Track (5880.748mil,11821.102mil)(5925.434mil,11821.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(5895.316mil,11790mil) on Top Layer And Track (5925.434mil,11758.898mil)(5925.434mil,11821.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-1(9643mil,12042mil) on Top Layer And Track (9638mil,11921mil)(9638mil,12581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-2(9640mil,12470mil) on Top Layer And Track (9638mil,11921mil)(9638mil,12581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-3(8768mil,12464mil) on Top Layer And Track (8768mil,11921mil)(8768mil,12581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-4(8769mil,12047mil) on Top Layer And Track (8768mil,11921mil)(8768mil,12581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-1(14775mil,11649mil) on Top Layer And Track (14780mil,11110mil)(14780mil,11770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-2(14778mil,11221mil) on Top Layer And Track (14780mil,11110mil)(14780mil,11770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-3(15650mil,11227mil) on Top Layer And Track (15650mil,11110mil)(15650mil,11770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-4(15649mil,11644mil) on Top Layer And Track (15650mil,11110mil)(15650mil,11770mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-1(14775mil,12464mil) on Top Layer And Track (14780mil,11925mil)(14780mil,12585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-2(14778mil,12036mil) on Top Layer And Track (14780mil,11925mil)(14780mil,12585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-3(15650mil,12042mil) on Top Layer And Track (15650mil,11925mil)(15650mil,12585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-4(15649mil,12459mil) on Top Layer And Track (15650mil,11925mil)(15650mil,12585mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-1(5072.638mil,10925mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-10(5277.362mil,10625mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-11(5277.362mil,10675mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-12(5277.362mil,10725mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-13(5277.362mil,10775mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-14(5277.362mil,10825mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-15(5277.362mil,10875mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-16(5277.362mil,10925mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-2(5072.638mil,10875mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-3(5072.638mil,10825mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-4(5072.638mil,10775mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-5(5072.638mil,10725mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-6(5072.638mil,10675mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-7(5072.638mil,10625mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.159mil < 10mil) Between Pad U6-8(5072.638mil,10575mil) on Top Layer And Track (5119.882mil,10554.134mil)(5119.882mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.159mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.827mil < 10mil) Between Pad U6-9(5277.362mil,10575mil) on Top Layer And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.297mil < 10mil) Between Pad U7-(6416mil,10035mil) on Multi-Layer And Track (6371.953mil,9994.646mil)(6571.953mil,9994.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.93mil < 10mil) Between Pad U7-(6505.984mil,9883.858mil) on Multi-Layer And Track (6371.953mil,9994.646mil)(6571.953mil,9994.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.297mil < 10mil) Between Pad U7-(6516mil,10035mil) on Multi-Layer And Track (6371.953mil,9994.646mil)(6571.953mil,9994.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.914mil < 10mil) Between Pad U7-(8177.244mil,9883.858mil) on Multi-Layer And Track (8122mil,9996mil)(8322mil,9996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.782mil < 10mil) Between Pad U7-25(8172mil,10035mil) on Multi-Layer And Track (8122mil,9996mil)(8322mil,9996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.535mil < 10mil) Between Pad U7-25(8272mil,10035mil) on Multi-Layer And Track (8122mil,9996mil)(8322mil,9996mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.535mil]
Rule Violations :297

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.542mil < 10mil) Between Text "-
" (5645mil,11860mil) on Top Overlay And Track (5575.468mil,11902.098mil)(5596.468mil,11902.098mil) on Top Overlay Silk Text to Silk Clearance [8.542mil]
   Violation between Silk To Silk Clearance Constraint: (8.542mil < 10mil) Between Text "-
" (5645mil,11860mil) on Top Overlay And Track (5596.468mil,11902.098mil)(5596.468mil,11929.098mil) on Top Overlay Silk Text to Silk Clearance [8.542mil]
   Violation between Silk To Silk Clearance Constraint: (9.961mil < 10mil) Between Text "C3" (5415mil,10940mil) on Top Overlay And Track (5396.102mil,10855.315mil)(5396.102mil,10884.252mil) on Top Overlay Silk Text to Silk Clearance [9.961mil]
   Violation between Silk To Silk Clearance Constraint: (9.961mil < 10mil) Between Text "C3" (5415mil,10940mil) on Top Overlay And Track (5396.102mil,10915.748mil)(5396.102mil,10944.685mil) on Top Overlay Silk Text to Silk Clearance [9.961mil]
   Violation between Silk To Silk Clearance Constraint: (9.01mil < 10mil) Between Text "G" (8686mil,9957mil) on Top Overlay And Text "RX" (8678mil,9908mil) on Top Overlay Silk Text to Silk Clearance [9.01mil]
   Violation between Silk To Silk Clearance Constraint: (6.01mil < 10mil) Between Text "H" (13570mil,12258mil) on Top Overlay And Text "L" (13570mil,12304mil) on Top Overlay Silk Text to Silk Clearance [6.01mil]
   Violation between Silk To Silk Clearance Constraint: (8.473mil < 10mil) Between Text "U6" (5145mil,10615mil) on Top Overlay And Track (5230.118mil,10554.134mil)(5230.118mil,10945.866mil) on Top Overlay Silk Text to Silk Clearance [8.473mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "VIN-" (14904mil,11750mil) on Top Overlay And Track (14780mil,11770mil)(15650mil,11770mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "VIN-" (14904mil,12565mil) on Top Overlay And Track (14780mil,12585mil)(15650mil,12585mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (8.5mil < 10mil) Between Text "VIN-" (9514mil,11941mil) on Top Overlay And Track (8768mil,11921mil)(9638mil,11921mil) on Top Overlay Silk Text to Silk Clearance [8.5mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "VIN+" (9505mil,12290mil) on Top Overlay And Track (8768mil,12581mil)(9638mil,12581mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.236mil < 10mil) Between Text "VO+" (8969mil,12348mil) on Top Overlay And Track (8768mil,12581mil)(9638mil,12581mil) on Top Overlay Silk Text to Silk Clearance [8.236mil]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (15642.44mil,10444.41mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15642.44mil,10562.52mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15642.44mil,10660.944mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15642.44mil,10779.056mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15642.44mil,10877.48mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15642.44mil,10995.59mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15652.44mil,10094.056mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15652.44mil,10192.48mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15652.44mil,10310.59mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15652.44mil,9759.41mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15652.44mil,9877.52mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15652.44mil,9975.944mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15770.552mil,9759.41mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (15770.55mil,10310.59mil) from Top Layer to Bottom Layer 
Rule Violations :14

Processing Rule : Length Constraint (Min=3908.14mil) (Max=3908.15mil) (InNetClass('ADDR'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1000mil) (InDifferentialPair ('DL'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=1000mil) (InDifferentialPair ('DL'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Silk primitive without silk layer
Rule Violations :0


Violations Detected : 468
Waived Violations : 0
Time Elapsed        : 00:00:02