# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 310 0.000512 512 0.1 930 10240 3.26058 0.878592 8.18394 26.3616 38.883 39.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 310 0.000512 512 0.1 930 6912 3.27459 0.820192 6.74 24.9978 36.0316 36.1772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 310 0.000512 512 0.1 930 7680 3.35216 0.863296 7.78762 26.0925 38.2946 38.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 310 0.000512 512 0.1 930 6144 3.30083 0.82432 5.84848 25.0088 35.1787 35.3197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 310 0.000512 512 0.1 930 9600 3.28227 0.861952 9.10778 26.0384 39.4955 39.6391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 310 0.000512 512 0.1 930 7168 3.16566 0.796672 6.97843 24.3051 35.4424 35.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 310 0.000512 512 0.1 930 7680 3.3721 0.862208 7.5393 26.1411 38.1162 38.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 310 0.000512 512 0.1 930 8192 3.20205 0.823232 7.83507 25.0875 37.145 37.2893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 310 0.000512 512 0.1 930 6144 3.31875 0.82304 6.02518 25.0695 35.4407 35.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 310 0.000512 512 0.1 930 6400 3.45149 0.86256 6.74822 26.1861 37.4492 37.5945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 310 0.000512 512 0.1 930 0 0.729088 0.015872 22.2965 23.1221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 310 0.000512 512 0.1 930 10240 3.24544 0.876064 8.19094 26.4181 38.9365 39.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 310 0.000512 512 0.1 930 8960 3.29261 0.864288 7.29971 25.9991 37.6586 37.8015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 310 0.000512 512 0.1 930 9216 3.2655 0.862848 7.54477 26.0072 37.878 38.0232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 310 0.000512 512 0.1 930 8960 3.22557 0.839008 7.39594 25.5713 37.2377 37.3759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 310 0.000512 512 0.1 930 10240 3.25683 0.876544 8.68637 26.3631 39.3859 39.5264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 310 0.000512 512 0.1 930 6912 3.2783 0.822304 6.79738 25.0567 36.1519 36.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 310 0.000512 512 0.1 930 7680 3.35021 0.864448 7.40224 26.032 37.8507 37.9924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 310 0.000512 512 0.1 930 6144 3.2984 0.81968 6.304 25.0052 35.6285 35.7785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 310 0.000512 512 0.1 930 9600 3.27283 0.864928 9.84198 26.0438 40.2265 40.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 310 0.000512 512 0.1 930 7168 3.15274 0.792064 7.37754 24.3922 35.9127 36.0598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 310 0.000512 512 0.1 930 7680 3.36602 0.862944 7.9048 26.0318 38.3667 38.5078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 310 0.000512 512 0.1 930 8192 3.1951 0.827136 8.03517 25.0904 37.3496 37.4989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 310 0.000512 512 0.1 930 6144 3.31917 0.821472 6.71181 25.1308 36.1892 36.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 310 0.000512 512 0.1 930 6400 3.45056 0.863968 7.4192 26.1694 38.1032 38.2464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 310 0.000512 512 0.1 930 0 0.72704 0.014176 22.3548 23.1849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 310 0.000512 512 0.1 940 10240 3.24874 0.88048 7.88646 26.3409 38.5548 38.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 310 0.000512 512 0.1 940 8960 3.28886 0.868608 7.8127 25.9964 38.1716 38.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 310 0.000512 512 0.1 940 9216 3.25987 0.863584 7.61136 25.9775 37.9086 38.0537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 310 0.000512 512 0.1 940 8960 3.21405 0.84064 7.53315 25.5003 37.2854 37.4295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 310 0.000512 512 0.1 940 10240 3.26323 0.875296 8.48006 26.3609 39.1811 39.3298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 310 0.000512 512 0.1 940 6912 3.27373 0.821248 7.3112 24.9928 36.5994 36.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 310 0.000512 512 0.1 940 4608 3.38707 0.82096 3.82592 25.0396 33.2793 33.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 310 0.000512 512 0.1 940 7680 3.34806 0.86464 8.01014 26.0277 38.4501 38.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 310 0.000512 512 0.1 940 5120 3.27552 0.796736 4.11946 24.4239 32.8136 32.9602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 310 0.000512 512 0.1 940 6144 3.30045 0.823232 6.08883 24.975 35.3911 35.5348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 310 0.000512 512 0.1 940 6144 3.31869 0.822912 4.62925 25.1308 34.1035 34.2446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 310 0.000512 512 0.1 940 9600 3.27606 0.863488 9.60966 26.0429 39.9967 40.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 310 0.000512 512 0.1 940 6400 3.44746 0.865728 5.00102 26.1698 35.684 35.8307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 310 0.000512 512 0.1 940 7168 3.16397 0.792576 8.95722 24.3284 37.4407 37.5848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 310 0.000512 512 0.1 940 7168 3.16419 0.798688 6.23142 24.3754 34.7682 34.9061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 310 0.000512 512 0.1 940 7680 3.37318 0.862208 9.33555 26.1398 39.9115 40.0516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 310 0.000512 512 0.1 940 7680 3.36611 0.865024 6.65254 26.1273 37.2211 37.3647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 310 0.000512 512 0.1 940 8192 3.20294 0.827392 9.65629 25.1092 38.9924 39.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 310 0.000512 512 0.1 940 0 0.725696 0.014336 22.2996 23.1286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 310 0.000512 512 0.1 940 6144 3.31856 0.823424 6.8776 25.1324 36.3515 36.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 310 0.000512 512 0.1 940 0 0.82944 0.014368 25.1205 26.0532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 310 0.000512 512 0.1 940 6400 3.45133 0.86288 7.61392 26.189 38.3164 38.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 310 0.000512 512 0.1 936 9216 3.30931 0.880704 7.18147 26.4044 37.9707 38.1117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 310 0.000512 512 0.1 936 8960 3.29018 0.862368 7.40477 25.9947 37.7556 37.9001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 310 0.000512 512 0.1 936 9216 3.26954 0.866528 7.51165 26.0854 37.9352 38.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 310 0.000512 512 0.1 936 6144 3.29571 0.825696 3.55939 24.9844 32.8675 33.0069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 310 0.000512 512 0.1 936 7168 3.31968 0.83888 6.72262 25.5537 36.6398 36.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 310 0.000512 512 0.1 936 3584 3.364 0.79232 2.42086 24.3041 31.0809 31.2273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 310 0.000512 512 0.1 936 8192 3.37286 0.877856 7.37139 26.4425 38.2684 38.4135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 310 0.000512 512 0.1 936 4096 3.44112 0.823168 2.73104 25.0278 32.2183 32.3584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 310 0.000512 512 0.1 936 6912 3.26992 0.821248 7.04189 24.9667 36.3037 36.4452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 310 0.000512 512 0.1 936 4608 3.38851 0.821824 3.61408 25.0339 33.0583 33.2044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 310 0.000512 512 0.1 936 7680 3.34979 0.862208 7.57411 26.0222 38.0069 38.1559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 310 0.000512 512 0.1 936 5120 3.27203 0.794688 3.83501 24.3615 32.4679 32.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 310 0.000512 512 0.1 936 6144 3.30061 0.823008 7.38288 24.9753 36.6859 36.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 310 0.000512 512 0.1 936 6144 3.32666 0.82704 5.02544 25.0474 34.4252 34.5703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 310 0.000512 512 0.1 936 6400 3.44579 0.86272 7.74621 26.0332 38.2915 38.4348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 310 0.000512 512 0.1 936 6400 3.45037 0.862208 5.3928 26.1918 36.0946 36.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 310 0.000512 512 0.1 936 3584 3.35437 0.790976 4.25725 24.3052 32.9105 33.0542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 310 0.000512 512 0.1 936 0 0.796672 0.015872 24.3396 25.2394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 310 0.000512 512 0.1 936 7680 3.36896 0.862208 8.49034 26.0596 38.9828 39.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 310 0.000512 512 0.1 936 7680 3.36083 0.864128 6.08518 26.1364 36.6486 36.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 310 0.000512 512 0.1 936 4096 3.43546 0.821248 4.58509 25.2507 34.2933 34.4412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 310 0.000512 512 0.1 936 0 0.727584 0.014688 22.2924 23.1203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 310 0.000512 512 0.1 925 9216 3.29795 0.878208 7.8792 26.3446 38.6022 38.7466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 310 0.000512 512 0.1 925 8960 3.29242 0.863104 7.00006 26.0624 37.422 37.5676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 310 0.000512 512 0.1 925 7680 3.34813 0.864256 4.18602 26.029 34.628 34.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 310 0.000512 512 0.1 925 9216 3.26432 0.864256 7.71418 25.9971 38.0428 38.1879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 310 0.000512 512 0.1 925 6144 3.30093 0.823456 3.71258 25.0666 33.1037 33.2512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 310 0.000512 512 0.1 925 7168 3.31802 0.842112 6.42784 25.5671 36.355 36.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 310 0.000512 512 0.1 925 3584 3.35898 0.793312 2.34698 24.3357 31.0412 31.1889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 310 0.000512 512 0.1 925 8192 3.36928 0.879072 7.48518 26.361 38.2959 38.4364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 310 0.000512 512 0.1 925 4096 3.43709 0.822144 2.85133 25.0227 32.335 32.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 310 0.000512 512 0.1 925 6912 3.27318 0.821248 7.1231 24.9941 36.4168 36.5652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 310 0.000512 512 0.1 925 4608 3.39005 0.8192 3.69408 25.0076 33.1086 33.2534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 310 0.000512 512 0.1 925 7680 3.35178 0.862208 7.56134 26.0892 38.0686 38.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 310 0.000512 512 0.1 925 5120 3.27309 0.79728 3.91014 24.3652 32.544 32.6883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 310 0.000512 512 0.1 925 6144 3.30195 0.821248 7.32746 25.0117 36.67 36.8093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 310 0.000512 512 0.1 925 6144 3.31827 0.8248 5.06714 25.0711 34.4767 34.6191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 310 0.000512 512 0.1 925 9600 3.27434 0.867328 11.2228 26.0436 41.6027 41.7463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 310 0.000512 512 0.1 925 6400 3.45037 0.864256 5.45882 26.1064 36.08 36.2232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 310 0.000512 512 0.1 925 3584 3.35539 0.793344 4.1799 24.3255 32.8541 32.9953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 310 0.000512 512 0.1 925 0 0.797376 0.016384 24.3989 25.3014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 310 0.000512 512 0.1 925 7680 3.3632 0.862176 8.44384 26.0564 38.9276 39.0702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 310 0.000512 512 0.1 925 7680 3.36314 0.865504 6.09514 26.1052 36.6301 36.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 310 0.000512 512 0.1 925 4096 3.4312 0.825856 4.65341 25.0903 34.2042 34.3479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 310 0.000512 512 0.1 925 0 0.727104 0.01424 22.2998 23.1259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 310 0.000512 512 0.1 928 9216 3.30483 0.880736 7.05763 26.3319 37.7824 37.9269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 310 0.000512 512 0.1 928 8192 3.37261 0.877856 4.37373 26.3576 35.1872 35.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 310 0.000512 512 0.1 928 8960 3.29574 0.866016 7.13504 26.078 37.582 37.7242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 310 0.000512 512 0.1 928 7680 3.35027 0.862272 4.35869 26.0312 34.8028 34.9471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 310 0.000512 512 0.1 928 7680 3.34858 0.863488 6.79555 25.9835 37.1891 37.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 310 0.000512 512 0.1 928 6144 3.29936 0.821248 3.70426 25.0097 33.0314 33.1797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 310 0.000512 512 0.1 928 7168 3.31936 0.836768 6.07267 25.4886 35.9215 36.0709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 310 0.000512 512 0.1 928 3584 3.36486 0.79376 2.38266 24.3315 31.0727 31.2211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 310 0.000512 512 0.1 928 5376 3.43485 0.843776 2.95792 25.5751 33.0099 33.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 310 0.000512 512 0.1 928 8192 3.37491 0.87712 7.07702 26.3651 37.8964 38.0418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 310 0.000512 512 0.1 928 4096 3.43597 0.824736 2.75226 25.0196 32.2313 32.3725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 310 0.000512 512 0.1 928 6144 3.32387 0.822528 3.43978 25.0456 32.8391 32.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 310 0.000512 512 0.1 928 6912 3.27062 0.821056 8.40208 24.9729 37.6634 37.8043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 310 0.000512 512 0.1 928 4608 3.39491 0.819456 3.97162 25.0474 33.4329 33.5769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 310 0.000512 512 0.1 928 0 0.764192 0.014656 23.472 24.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 310 0.000512 512 0.1 928 7680 3.34755 0.866016 8.92979 25.9972 39.3457 39.4895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 310 0.000512 512 0.1 928 5120 3.2769 0.796288 4.38854 24.4297 33.0949 33.2408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 310 0.000512 512 0.1 928 7680 3.3592 0.867904 5.35117 26.1101 35.8904 36.0346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 310 0.000512 512 0.1 928 6144 3.30515 0.823296 6.60883 25.0628 36.0041 36.1472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 310 0.000512 512 0.1 928 6144 3.32355 0.823488 4.84118 25.1278 34.3205 34.4637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 310 0.000512 512 0.1 928 0 0.826208 0.014688 25.069 25.9951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 310 0.000512 512 0.1 928 6400 3.44861 0.866304 7.13686 26.0416 37.6949 37.8448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 310 0.000512 512 0.1 928 6400 3.45245 0.86368 5.19568 26.174 35.8824 36.0265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 310 0.000512 512 0.1 928 3584 3.35603 0.792576 4.03949 24.3359 32.723 32.8691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 310 0.000512 512 0.1 928 0 0.798752 0.01456 24.308 25.2091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 310 0.000512 512 0.1 928 0 0.715264 0.014592 22.0027 22.8164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 310 0.000512 512 0.1 928 7680 3.36707 0.863552 8.27914 26.1196 38.8293 38.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 310 0.000512 512 0.1 928 7680 3.36832 0.865056 6.11926 26.1959 36.7529 36.8964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 310 0.000512 512 0.1 928 0 0.768 0.014336 23.566 24.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 310 0.000512 512 0.1 928 4096 3.43606 0.827008 4.56755 25.7603 34.8028 34.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 310 0.000512 512 0.1 928 0 0.727104 0.01552 22.3489 23.1771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 310 0.000512 512 0.1 928 0 0.82944 0.014336 25.2081 26.1386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 310 0.000512 512 0.1 960 9216 3.31258 0.876896 7.56845 26.3418 38.3024 38.4469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 310 0.000512 512 0.1 960 8192 3.37485 0.876864 4.70208 26.4279 35.5861 35.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 310 0.000512 512 0.1 960 8960 3.29542 0.866176 8.20755 26.0604 38.6378 38.7839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 310 0.000512 512 0.1 960 7680 3.35155 0.862208 4.95731 26.0871 35.4622 35.6026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 310 0.000512 512 0.1 960 7680 3.36624 0.86416 4.35232 26.0358 34.8187 34.9614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 310 0.000512 512 0.1 960 9216 3.25821 0.86208 8.03635 26.0087 38.3641 38.5059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 310 0.000512 512 0.1 960 6144 3.29722 0.821376 3.85904 25.0096 33.1911 33.3374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 310 0.000512 512 0.1 960 4608 3.39418 0.823296 2.84064 25.0298 32.2878 32.4309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 310 0.000512 512 0.1 960 7168 3.31693 0.83632 8.35661 25.493 38.2155 38.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 310 0.000512 512 0.1 960 3584 3.3617 0.79264 3.21824 24.3243 31.9028 32.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 310 0.000512 512 0.1 960 5376 3.43872 0.844128 4.13222 25.5496 34.1661 34.3142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 310 0.000512 512 0.1 960 8192 3.37261 0.88016 9.16346 26.4404 40.0578 40.1999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 310 0.000512 512 0.1 960 4096 3.43712 0.824992 3.52854 25.0256 33.0186 33.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 310 0.000512 512 0.1 960 6144 3.32112 0.82416 4.33542 25.1511 33.8315 33.9722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 310 0.000512 512 0.1 960 6912 3.2713 0.823296 7.97878 24.9892 37.2618 37.4049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 310 0.000512 512 0.1 960 4608 3.39181 0.821248 4.24621 25.1145 33.7729 33.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 310 0.000512 512 0.1 960 0 0.763904 0.016384 23.5368 24.4034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 310 0.000512 512 0.1 960 0 0.827424 0.014688 25.0429 25.9715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 310 0.000512 512 0.1 960 7680 3.3512 0.863328 8.77603 26.105 39.3037 39.4433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 310 0.000512 512 0.1 960 5120 3.27542 0.796672 4.63443 24.4375 33.3492 33.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 310 0.000512 512 0.1 960 7680 3.36202 0.864256 5.97709 26.1944 36.5993 36.7411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 310 0.000512 512 0.1 960 0 0.684192 0.01472 21.0282 21.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 310 0.000512 512 0.1 960 6144 3.29779 0.82048 6.90317 25.0083 36.2286 36.3704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 310 0.000512 512 0.1 960 6144 3.31824 0.82368 5.37696 25.0433 34.7652 34.9077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 310 0.000512 512 0.1 960 0 0.82592 0.014336 25.1276 26.0556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 310 0.000512 512 0.1 960 0 0.830176 0.014336 25.1909 26.1237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 310 0.000512 512 0.1 960 6400 3.44701 0.8672 7.23149 26.018 37.7689 37.9208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 310 0.000512 512 0.1 960 6400 3.4489 0.864256 5.8823 26.1678 36.5643 36.7068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 310 0.000512 512 0.1 960 8192 3.35994 0.87568 7.36816 26.4219 38.2245 38.3675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 310 0.000512 512 0.1 960 8192 3.37613 0.8784 4.93571 26.3487 35.7438 35.8892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 310 0.000512 512 0.1 960 6144 3.3023 0.823232 3.27539 25.065 32.6705 32.8131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 310 0.000512 512 0.1 960 7680 3.36131 0.862208 6.65213 26.0644 37.1404 37.2872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 310 0.000512 512 0.1 960 7680 3.34902 0.860576 4.5921 26.1009 35.1004 35.2491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 310 0.000512 512 0.1 960 7680 3.36957 0.86384 4.03222 26.0544 34.5235 34.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 310 0.000512 512 0.1 960 7680 3.35315 0.86192 8.61085 26 39.0235 39.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 310 0.000512 512 0.1 960 6144 3.30547 0.824512 4.73946 25.0079 34.0832 34.2244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 310 0.000512 512 0.1 960 4608 3.38842 0.823008 3.32211 25.1005 32.8332 32.9769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 310 0.000512 512 0.1 960 6144 3.32672 0.825152 3.76749 25.0401 33.1668 33.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 310 0.000512 512 0.1 960 7168 3.32112 0.839712 7.93856 25.4676 37.7661 37.9126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 310 0.000512 512 0.1 960 3584 3.35507 0.794048 2.97734 24.3052 31.6313 31.7807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 310 0.000512 512 0.1 960 5376 3.43978 0.843776 3.68061 25.5648 33.725 33.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 310 0.000512 512 0.1 960 0 0.798656 0.01632 24.342 25.2457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 310 0.000512 512 0.1 960 8192 3.37245 0.874752 8.67392 26.3626 39.4847 39.6288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 310 0.000512 512 0.1 960 4096 3.43568 0.823104 3.27645 25.0883 32.8284 32.9728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 310 0.000512 512 0.1 960 6144 3.32595 0.822624 4.08192 25.068 33.4956 33.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 48 310 0.000512 512 0.1 960 0 0.7288 0.014464 22.2707 23.1004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 310 0.000512 512 0.1 960 4608 3.40077 0.821248 5.21251 24.9903 34.6272 34.7715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 310 0.000512 512 0.1 960 4608 3.38589 0.822784 3.98963 25.0188 33.4174 33.5604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 310 0.000512 512 0.1 960 0 0.765952 0.016384 23.4681 24.3384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 310 0.000512 512 0.1 960 0 0.831552 0.014016 25.0714 26.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 310 0.000512 512 0.1 960 7680 3.34989 0.863712 8.36483 26.0192 38.7976 38.9466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 310 0.000512 512 0.1 960 5120 3.27386 0.798464 4.38733 24.4378 33.0986 33.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 310 0.000512 512 0.1 960 7680 3.36707 0.864544 5.63706 26.1371 36.2081 36.3561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 310 0.000512 512 0.1 960 0 0.684192 0.014752 21.0163 21.8003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 310 0.000512 512 0.1 950 7168 3.4265 0.877024 6.57037 26.344 37.4192 37.5643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 310 0.000512 512 0.1 950 6144 3.50573 0.876832 3.94538 26.4431 34.9704 35.1148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 310 0.000512 512 0.1 950 3072 3.48125 0.821824 2.02826 25.0044 31.5389 31.6826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 310 0.000512 512 0.1 950 6400 3.43997 0.864512 5.62909 25.9996 36.1329 36.2811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 310 0.000512 512 0.1 950 5120 3.51789 0.863584 3.17901 26.0879 33.8532 33.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 310 0.000512 512 0.1 950 3840 3.60253 0.862496 2.30976 26.0257 33.0014 33.1448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 50 310 0.000512 512 0.1 950 0 0.795744 0.015008 24.2896 25.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 310 0.000512 512 0.1 950 6144 3.43741 0.866272 6.7945 26.0006 37.3004 37.4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 310 0.000512 512 0.1 950 3072 3.48704 0.822816 2.49907 25.0029 32.0101 32.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 310 0.000512 512 0.1 950 4608 3.38646 0.821152 3.15786 25.1046 32.6715 32.8203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 50 310 0.000512 512 0.1 950 0 0.823392 0.015616 25.0056 25.9276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 310 0.000512 512 0.1 950 5376 3.42963 0.83952 5.79094 25.4943 35.7599 35.9075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 310 0.000512 512 0.1 950 3584 3.3569 0.79136 2.8537 24.4085 31.6111 31.7522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 310 0.000512 512 0.1 950 5376 3.44176 0.842816 3.50816 25.5625 33.554 33.6998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 310 0.000512 512 0.1 950 0 0.79616 0.015808 24.3125 25.2156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 310 0.000512 512 0.1 950 6144 3.50256 0.881472 6.42339 26.4347 37.4422 37.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 310 0.000512 512 0.1 950 4096 3.43594 0.821248 3.2455 25.025 32.7278 32.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 310 0.000512 512 0.1 950 0 0.824064 0.015712 25.0697 25.9997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 50 310 0.000512 512 0.1 950 0 0.72704 0.015008 22.3501 23.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 310 0.000512 512 0.1 950 4608 3.40326 0.823296 5.26323 24.9901 34.6805 34.8261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 310 0.000512 512 0.1 950 4608 3.39674 0.821248 3.96448 25.1167 33.4991 33.6425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 50 310 0.000512 512 0.1 950 0 0.765632 0.016096 23.4708 24.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 310 0.000512 512 0.1 950 0 0.82768 0.015424 25.1384 26.0661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 310 0.000512 512 0.1 950 0 0.765952 0.014336 23.6291 24.4963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 310 0.000512 512 0.1 950 5120 3.50899 0.86272 5.60291 26.0261 36.2014 36.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 50 310 0.000512 512 0.1 950 0 0.796768 0.016704 24.2969 25.1966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 310 0.000512 512 0.1 950 0 0.866304 0.015904 26.074 27.0429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 310 0.000512 512 0.1 960 9216 3.3 0.876544 7.99562 26.331 38.7031 38.8479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 310 0.000512 512 0.1 960 8192 3.37187 0.878592 4.9857 26.3622 35.7971 35.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 310 0.000512 512 0.1 960 6144 3.30208 0.8192 3.48637 24.9829 32.7921 32.9359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 310 0.000512 512 0.1 960 4096 3.44016 0.822272 2.44701 25.0338 31.9438 32.0895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 310 0.000512 512 0.1 960 7680 3.36195 0.865888 8.52176 26.0625 39.013 39.1602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 310 0.000512 512 0.1 960 7680 3.35318 0.862208 5.84829 26.089 36.3559 36.5036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 310 0.000512 512 0.1 960 7680 3.37123 0.860352 5.23069 26.0536 35.7178 35.8628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 310 0.000512 512 0.1 960 5120 3.28013 0.796672 3.39552 24.3696 32.0417 32.1879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 310 0.000512 512 0.1 960 7680 3.34682 0.864032 8.51078 26.0128 38.9347 39.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 310 0.000512 512 0.1 960 6144 3.30234 0.821248 4.85037 25.0086 34.1779 34.3271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 310 0.000512 512 0.1 960 4608 3.38589 0.8192 3.3391 25.0368 32.7865 32.9269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 310 0.000512 512 0.1 960 6144 3.32611 0.826208 3.93514 25.0684 33.36 33.5135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 310 0.000512 512 0.1 960 7680 3.37654 0.866304 4.40211 26.1364 34.9799 35.1239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 310 0.000512 512 0.1 960 7168 3.31978 0.839232 7.49299 25.5032 37.356 37.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 310 0.000512 512 0.1 960 3584 3.35322 0.792096 3.00669 24.3271 31.6814 31.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 310 0.000512 512 0.1 960 5376 3.43325 0.842304 3.7855 25.6276 33.892 34.0337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 310 0.000512 512 0.1 960 0 0.799008 0.014336 24.3962 25.2962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 310 0.000512 512 0.1 960 0 0.79872 0.014816 24.3564 25.2571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 310 0.000512 512 0.1 960 8192 3.37427 0.874496 8.3352 26.4437 39.2329 39.3878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 310 0.000512 512 0.1 960 4096 3.43456 0.82496 3.42611 25.0315 32.9203 33.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 310 0.000512 512 0.1 960 6144 3.32256 0.823296 4.36579 25.1315 33.8466 33.9928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 310 0.000512 512 0.1 960 0 0.729184 0.014464 22.2691 23.0962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 310 0.000512 512 0.1 960 0 0.680512 0.015936 20.9656 21.7477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 310 0.000512 512 0.1 960 8192 3.36192 0.876992 6.91149 26.339 37.6911 37.8365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 310 0.000512 512 0.1 960 8192 3.37123 0.876544 4.78912 26.3396 35.5793 35.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 310 0.000512 512 0.1 960 6144 3.30461 0.821632 3.36669 25.0655 32.7616 32.9073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 310 0.000512 512 0.1 960 4096 3.44131 0.821888 2.52198 25.0901 32.0768 32.2219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 310 0.000512 512 0.1 960 7680 3.36416 0.862304 8.29926 26.0001 38.7307 38.8728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 310 0.000512 512 0.1 960 7680 3.35267 0.86224 5.87824 26.1049 36.3994 36.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 310 0.000512 512 0.1 960 7680 3.37469 0.862208 4.88096 26.1169 35.4324 35.5784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 310 0.000512 512 0.1 960 5120 3.27757 0.798848 3.48157 24.3359 32.0985 32.2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 310 0.000512 512 0.1 960 6400 3.45392 0.86448 3.8929 26.1693 34.5831 34.7299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 310 0.000512 512 0.1 960 7680 3.34698 0.862208 8.15309 26.0056 38.5733 38.7195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 310 0.000512 512 0.1 960 6144 3.30269 0.822272 4.59558 25.0097 33.9297 34.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 310 0.000512 512 0.1 960 4608 3.39101 0.82336 3.39027 25.107 32.9163 33.0628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 310 0.000512 512 0.1 960 6144 3.32336 0.826496 4.0583 25.0738 33.4895 33.6364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 310 0.000512 512 0.1 960 7680 3.36858 0.865248 4.43328 26.1936 35.062 35.2051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 310 0.000512 512 0.1 960 5376 3.42202 0.836448 5.68333 25.4964 35.6368 35.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 310 0.000512 512 0.1 960 3584 3.36323 0.79264 3.05565 24.3242 31.7381 31.8813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 310 0.000512 512 0.1 960 5376 3.43181 0.841728 3.84013 25.5737 33.8901 34.0397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 310 0.000512 512 0.1 960 0 0.796672 0.014336 24.344 25.2386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 310 0.000512 512 0.1 960 0 0.798656 0.014272 24.4344 25.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 310 0.000512 512 0.1 960 8192 3.37306 0.877984 8.01389 26.4423 38.9156 39.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 310 0.000512 512 0.1 960 4096 3.43699 0.822272 3.54624 25.032 33.0406 33.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 310 0.000512 512 0.1 960 6144 3.3257 0.824448 4.46522 25.1477 33.9705 34.1137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 310 0.000512 512 0.1 960 0 0.72704 0.0144 22.3533 23.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 310 0.000512 512 0.1 960 0 0.684224 0.014496 21.0186 21.8028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 310 0.000512 512 0.1 960 0 0.828896 0.01632 25.1957 26.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 310 0.000512 512 0.1 1024 7168 3.42512 0.876128 6.33222 26.3884 37.2224 37.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 310 0.000512 512 0.1 1024 7168 3.42858 0.878304 7.12842 26.4068 38.0409 38.1839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 310 0.000512 512 0.1 1024 6144 3.51101 0.876544 4.90496 26.3596 35.8583 36.0047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 310 0.000512 512 0.1 1024 3072 3.48467 0.824512 2.76902 24.9813 32.258 32.4034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 310 0.000512 512 0.1 1024 4096 3.4361 0.82304 3.22765 25.025 32.7158 32.8603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 8 128 310 0.000512 512 0.1 1024 0 0.797728 0.01552 24.3567 25.2581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 8 128 310 0.000512 512 0.1 1024 0 0.82544 0.015072 25.0812 26.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 128 310 0.000512 512 0.1 1024 0 0.795008 0.014976 25.341 26.2362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 16 8 128 310 0.000512 512 0.1 1024 0 0.72528 0.01456 22.3634 23.1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 60 310 0.000512 512 0.1 960 0 0.796512 0.014496 24.4124 25.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 64 310 0.000512 512 0.1 960 0 0.797728 0.01568 24.3962 25.2929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 50 310 0.000512 512 0.1 950 0 0.796864 0.014336 24.3836 25.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 48 310 0.000512 512 0.1 960 0 0.796672 0.015552 24.3784 25.2764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 310 0.000512 512 0.1 928 4096 3.43914 0.823456 2.01197 25.0304 31.5063 31.6458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 310 0.000512 512 0.1 928 0 0.6856 0.015552 21.0484 21.8365
