<reference anchor="IEEE.P1505.1_D8, Jan 2008" target="https://ieeexplore.ieee.org/document/4447410">
  <front>
    <title>IEEE Draft Trial-Use Standard for Common Test Interface Pin Map Configuration for High-Density, Single-Tier Electronics Test Requirements Utilizing IEEE Standard 1505</title>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <keyword>ATE</keyword>
    <keyword>ATS</keyword>
    <keyword>TPS</keyword>
    <keyword>UUT</keyword>
    <keyword>Interface</keyword>
    <keyword>Scalable</keyword>
    <keyword>Receiver</keyword>
    <keyword>Fixture</keyword>
    <keyword>ITA</keyword>
    <keyword>ICD</keyword>
    <keyword>Mass Termination.</keyword>
    <abstract>This document, the IEEE 1505.1 Common Test Interface Pin Map Configuration for High-Density, Single-Tier Electronics Test Requirements Utilizing IEEE Standard 1505 represents an extension to the IEEE-1505 Receiver Fixture Interface (RFI) Standard Specifications. Particular emphasis is placed on defining within the IEEE-1505 RFI Standard a more specific set of performance requirements that employ a common scalable (a) pin map configuration; (b) specific connector modules; (c) respective contacts; (d) recommended switching implementation; and (e) legacy ATE transitional devices. This is intentionally done to standardize the footprint and assure mechanical and electrical interoperability between past and future Automatic Test Systems (ATS).</abstract>
  </front>
</reference>