@class NSString, __end_cap_, MTLIOAccelResource, BronzeGfxMtlFunctionVariant, MTLDebugInstrumentationData, __end_;
@protocol MTLComputePipelineState, MTLDevice;

@interface BronzeMtlRenderPipelineState : _MTLRenderPipelineState <MTLRenderPipelineStateSPI> {
    struct BronzeRenderPipelineStateMembersRec { struct BronzeRenderPipelineHwCtxRegsRec { union CB_TARGET_MASK { struct { unsigned char TARGET0_ENABLE : 4; unsigned char TARGET1_ENABLE : 4; unsigned char TARGET2_ENABLE : 4; unsigned char TARGET3_ENABLE : 4; unsigned char TARGET4_ENABLE : 4; unsigned char TARGET5_ENABLE : 4; unsigned char TARGET6_ENABLE : 4; unsigned char TARGET7_ENABLE : 4; } bitfields; struct { unsigned char TARGET0_ENABLE : 4; unsigned char TARGET1_ENABLE : 4; unsigned char TARGET2_ENABLE : 4; unsigned char TARGET3_ENABLE : 4; unsigned char TARGET4_ENABLE : 4; unsigned char TARGET5_ENABLE : 4; unsigned char TARGET6_ENABLE : 4; unsigned char TARGET7_ENABLE : 4; } bits; unsigned int u32All; int i32All; float f32All; } CB_TARGET_MASK; union CB_SHADER_MASK { struct { unsigned char OUTPUT0_ENABLE : 4; unsigned char OUTPUT1_ENABLE : 4; unsigned char OUTPUT2_ENABLE : 4; unsigned char OUTPUT3_ENABLE : 4; unsigned char OUTPUT4_ENABLE : 4; unsigned char OUTPUT5_ENABLE : 4; unsigned char OUTPUT6_ENABLE : 4; unsigned char OUTPUT7_ENABLE : 4; } bitfields; struct { unsigned char OUTPUT0_ENABLE : 4; unsigned char OUTPUT1_ENABLE : 4; unsigned char OUTPUT2_ENABLE : 4; unsigned char OUTPUT3_ENABLE : 4; unsigned char OUTPUT4_ENABLE : 4; unsigned char OUTPUT5_ENABLE : 4; unsigned char OUTPUT6_ENABLE : 4; unsigned char OUTPUT7_ENABLE : 4; } bits; unsigned int u32All; int i32All; float f32All; } CB_SHADER_MASK; union CB_BLEND0_CONTROL { struct { unsigned char COLOR_SRCBLEND : 5; unsigned char COLOR_COMB_FCN : 3; unsigned char COLOR_DESTBLEND : 5; unsigned char  : 3; unsigned char ALPHA_SRCBLEND : 5; unsigned char ALPHA_COMB_FCN : 3; unsigned char ALPHA_DESTBLEND : 5; unsigned char SEPARATE_ALPHA_BLEND : 1; unsigned char ENABLE : 1; unsigned char DISABLE_ROP3 : 1; } bitfields; struct { unsigned char COLOR_SRCBLEND : 5; unsigned char COLOR_COMB_FCN : 3; unsigned char COLOR_DESTBLEND : 5; unsigned char  : 3; unsigned char ALPHA_SRCBLEND : 5; unsigned char ALPHA_COMB_FCN : 3; unsigned char ALPHA_DESTBLEND : 5; unsigned char SEPARATE_ALPHA_BLEND : 1; unsigned char ENABLE : 1; unsigned char DISABLE_ROP3 : 1; } bits; unsigned int u32All; int i32All; float f32All; } CB_BLEND_CONTROL_MRT[8]; union CB_COLOR_CONTROL { struct { unsigned char DISABLE_DUAL_QUAD__VI : 1; unsigned char  : 2; unsigned char DEGAMMA_ENABLE : 1; unsigned char MODE : 3; unsigned short  : 9; unsigned char ROP3 : 8; unsigned char  : 8; } bitfields; struct { unsigned char DISABLE_DUAL_QUAD__VI : 1; unsigned char  : 2; unsigned char DEGAMMA_ENABLE : 1; unsigned char MODE : 3; unsigned short  : 9; unsigned char ROP3 : 8; unsigned char  : 8; } bits; unsigned int u32All; int i32All; float f32All; } CB_COLOR_CONTROL; union DB_RENDER_OVERRIDE { struct { unsigned char FORCE_HIZ_ENABLE : 2; unsigned char FORCE_HIS_ENABLE0 : 2; unsigned char FORCE_HIS_ENABLE1 : 2; unsigned char FORCE_SHADER_Z_ORDER : 1; unsigned char FAST_Z_DISABLE : 1; unsigned char FAST_STENCIL_DISABLE : 1; unsigned char NOOP_CULL_DISABLE : 1; unsigned char FORCE_COLOR_KILL : 1; unsigned char FORCE_Z_READ : 1; unsigned char FORCE_STENCIL_READ : 1; unsigned char FORCE_FULL_Z_RANGE : 2; unsigned char FORCE_QC_SMASK_CONFLICT : 1; unsigned char DISABLE_VIEWPORT_CLAMP : 1; unsigned char IGNORE_SC_ZRANGE : 1; unsigned char DISABLE_FULLY_COVERED : 1; unsigned char FORCE_Z_LIMIT_SUMM : 2; unsigned char MAX_TILES_IN_DTT : 5; unsigned char DISABLE_TILE_RATE_TILES : 1; unsigned char FORCE_Z_DIRTY : 1; unsigned char FORCE_STENCIL_DIRTY : 1; unsigned char FORCE_Z_VALID : 1; unsigned char FORCE_STENCIL_VALID : 1; unsigned char PRESERVE_COMPRESSION : 1; } bitfields; struct { unsigned char FORCE_HIZ_ENABLE : 2; unsigned char FORCE_HIS_ENABLE0 : 2; unsigned char FORCE_HIS_ENABLE1 : 2; unsigned char FORCE_SHADER_Z_ORDER : 1; unsigned char FAST_Z_DISABLE : 1; unsigned char FAST_STENCIL_DISABLE : 1; unsigned char NOOP_CULL_DISABLE : 1; unsigned char FORCE_COLOR_KILL : 1; unsigned char FORCE_Z_READ : 1; unsigned char FORCE_STENCIL_READ : 1; unsigned char FORCE_FULL_Z_RANGE : 2; unsigned char FORCE_QC_SMASK_CONFLICT : 1; unsigned char DISABLE_VIEWPORT_CLAMP : 1; unsigned char IGNORE_SC_ZRANGE : 1; unsigned char DISABLE_FULLY_COVERED : 1; unsigned char FORCE_Z_LIMIT_SUMM : 2; unsigned char MAX_TILES_IN_DTT : 5; unsigned char DISABLE_TILE_RATE_TILES : 1; unsigned char FORCE_Z_DIRTY : 1; unsigned char FORCE_STENCIL_DIRTY : 1; unsigned char FORCE_Z_VALID : 1; unsigned char FORCE_STENCIL_VALID : 1; unsigned char PRESERVE_COMPRESSION : 1; } bits; unsigned int u32All; int i32All; float f32All; } DB_RENDER_OVERRIDE; union DB_RENDER_OVERRIDE2 { struct { unsigned char PARTIAL_SQUAD_LAUNCH_CONTROL : 2; unsigned char PARTIAL_SQUAD_LAUNCH_COUNTDOWN : 3; unsigned char DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION : 1; unsigned char DISABLE_SMEM_EXPCLEAR_OPTIMIZATION : 1; unsigned char DISABLE_COLOR_ON_VALIDATION : 1; unsigned char DECOMPRESS_Z_ON_FLUSH : 1; unsigned char DISABLE_REG_SNOOP : 1; unsigned char DEPTH_BOUNDS_HIER_DEPTH_DISABLE : 1; unsigned char SEPARATE_HIZS_FUNC_ENABLE__CI__VI : 1; unsigned char HIZ_ZFUNC__CI__VI : 3; unsigned char HIS_SFUNC_FF__CI__VI : 3; unsigned char HIS_SFUNC_BF__CI__VI : 3; unsigned char PRESERVE_ZRANGE__CI__VI : 1; unsigned char PRESERVE_SRESULTS__CI__VI : 1; unsigned char DISABLE_FAST_PASS__CI__VI : 1; unsigned char  : 8; } bitfields; struct { unsigned char PARTIAL_SQUAD_LAUNCH_CONTROL : 2; unsigned char PARTIAL_SQUAD_LAUNCH_COUNTDOWN : 3; unsigned char DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION : 1; unsigned char DISABLE_SMEM_EXPCLEAR_OPTIMIZATION : 1; unsigned char DISABLE_COLOR_ON_VALIDATION : 1; unsigned char DECOMPRESS_Z_ON_FLUSH : 1; unsigned char DISABLE_REG_SNOOP : 1; unsigned char DEPTH_BOUNDS_HIER_DEPTH_DISABLE : 1; unsigned char SEPARATE_HIZS_FUNC_ENABLE__CI__VI : 1; unsigned char HIZ_ZFUNC__CI__VI : 3; unsigned char HIS_SFUNC_FF__CI__VI : 3; unsigned char HIS_SFUNC_BF__CI__VI : 3; unsigned char PRESERVE_ZRANGE__CI__VI : 1; unsigned char PRESERVE_SRESULTS__CI__VI : 1; unsigned char DISABLE_FAST_PASS__CI__VI : 1; unsigned char  : 8; } bits; unsigned int u32All; int i32All; float f32All; } DB_RENDER_OVERRIDE2; union DB_EQAA { struct { unsigned char MAX_ANCHOR_SAMPLES : 3; unsigned char  : 1; unsigned char PS_ITER_SAMPLES : 3; unsigned char  : 1; unsigned char MASK_EXPORT_NUM_SAMPLES : 3; unsigned char  : 1; unsigned char ALPHA_TO_MASK_NUM_SAMPLES : 3; unsigned char  : 1; unsigned char HIGH_QUALITY_INTERSECTIONS : 1; unsigned char INCOHERENT_EQAA_READS : 1; unsigned char INTERPOLATE_COMP_Z : 1; unsigned char INTERPOLATE_SRC_Z : 1; unsigned char STATIC_ANCHOR_ASSOCIATIONS : 1; unsigned char ALPHA_TO_MASK_EQAA_DISABLE : 1; unsigned char  : 2; unsigned char OVERRASTERIZATION_AMOUNT : 3; unsigned char ENABLE_POSTZ_OVERRASTERIZATION : 1; unsigned char  : 4; } bitfields; struct { unsigned char MAX_ANCHOR_SAMPLES : 3; unsigned char  : 1; unsigned char PS_ITER_SAMPLES : 3; unsigned char  : 1; unsigned char MASK_EXPORT_NUM_SAMPLES : 3; unsigned char  : 1; unsigned char ALPHA_TO_MASK_NUM_SAMPLES : 3; unsigned char  : 1; unsigned char HIGH_QUALITY_INTERSECTIONS : 1; unsigned char INCOHERENT_EQAA_READS : 1; unsigned char INTERPOLATE_COMP_Z : 1; unsigned char INTERPOLATE_SRC_Z : 1; unsigned char STATIC_ANCHOR_ASSOCIATIONS : 1; unsigned char ALPHA_TO_MASK_EQAA_DISABLE : 1; unsigned char  : 2; unsigned char OVERRASTERIZATION_AMOUNT : 3; unsigned char ENABLE_POSTZ_OVERRASTERIZATION : 1; unsigned char  : 4; } bits; unsigned int u32All; int i32All; float f32All; } DB_EQAA; union DB_SHADER_CONTROL { struct { unsigned char Z_EXPORT_ENABLE : 1; unsigned char STENCIL_TEST_VAL_EXPORT_ENABLE : 1; unsigned char STENCIL_OP_VAL_EXPORT_ENABLE : 1; unsigned char  : 1; unsigned char Z_ORDER : 2; unsigned char KILL_ENABLE : 1; unsigned char COVERAGE_TO_MASK_ENABLE : 1; unsigned char MASK_EXPORT_ENABLE : 1; unsigned char EXEC_ON_HIER_FAIL : 1; unsigned char EXEC_ON_NOOP : 1; unsigned char ALPHA_TO_MASK_DISABLE : 1; unsigned char DEPTH_BEFORE_SHADER : 1; unsigned char CONSERVATIVE_Z_EXPORT : 2; unsigned char DUAL_QUAD_DISABLE__VI : 1; unsigned short  : 16; } bitfields; struct { unsigned char Z_EXPORT_ENABLE : 1; unsigned char STENCIL_TEST_VAL_EXPORT_ENABLE : 1; unsigned char STENCIL_OP_VAL_EXPORT_ENABLE : 1; unsigned char  : 1; unsigned char Z_ORDER : 2; unsigned char KILL_ENABLE : 1; unsigned char COVERAGE_TO_MASK_ENABLE : 1; unsigned char MASK_EXPORT_ENABLE : 1; unsigned char EXEC_ON_HIER_FAIL : 1; unsigned char EXEC_ON_NOOP : 1; unsigned char ALPHA_TO_MASK_DISABLE : 1; unsigned char DEPTH_BEFORE_SHADER : 1; unsigned char CONSERVATIVE_Z_EXPORT : 2; unsigned char DUAL_QUAD_DISABLE__VI : 1; unsigned short  : 16; } bits; unsigned int u32All; int i32All; float f32All; } DB_SHADER_CONTROL; union VGT_TF_PARAM { struct { unsigned char TYPE : 2; unsigned char PARTITIONING : 3; unsigned char TOPOLOGY : 3; unsigned char  : 1; unsigned char DEPRECATED : 1; unsigned char NUM_DS_WAVES_PER_SIMD : 4; unsigned char DISABLE_DONUTS : 1; unsigned char RDREQ_POLICY__CI__VI : 2; unsigned char DISTRIBUTION_MODE__VI : 2; unsigned char MTYPE__VI : 2; unsigned short  : 11; } bitfields; struct { unsigned char TYPE : 2; unsigned char PARTITIONING : 3; unsigned char TOPOLOGY : 3; unsigned char  : 1; unsigned char DEPRECATED : 1; unsigned char NUM_DS_WAVES_PER_SIMD : 4; unsigned char DISABLE_DONUTS : 1; unsigned char RDREQ_POLICY__CI__VI : 2; unsigned char DISTRIBUTION_MODE__VI : 2; unsigned char MTYPE__VI : 2; unsigned short  : 11; } bits; unsigned int u32All; int i32All; float f32All; } VGT_TF_PARAM; union DB_ALPHA_TO_MASK { struct { unsigned char ALPHA_TO_MASK_ENABLE : 1; unsigned char  : 7; unsigned char ALPHA_TO_MASK_OFFSET0 : 2; unsigned char ALPHA_TO_MASK_OFFSET1 : 2; unsigned char ALPHA_TO_MASK_OFFSET2 : 2; unsigned char ALPHA_TO_MASK_OFFSET3 : 2; unsigned char OFFSET_ROUND : 1; unsigned short  : 15; } bitfields; struct { unsigned char ALPHA_TO_MASK_ENABLE : 1; unsigned char  : 7; unsigned char ALPHA_TO_MASK_OFFSET0 : 2; unsigned char ALPHA_TO_MASK_OFFSET1 : 2; unsigned char ALPHA_TO_MASK_OFFSET2 : 2; unsigned char ALPHA_TO_MASK_OFFSET3 : 2; unsigned char OFFSET_ROUND : 1; unsigned short  : 15; } bits; unsigned int u32All; int i32All; float f32All; } DB_ALPHA_TO_MASK; union PA_CL_VS_OUT_CNTL { struct { unsigned char CLIP_DIST_ENA_0 : 1; unsigned char CLIP_DIST_ENA_1 : 1; unsigned char CLIP_DIST_ENA_2 : 1; unsigned char CLIP_DIST_ENA_3 : 1; unsigned char CLIP_DIST_ENA_4 : 1; unsigned char CLIP_DIST_ENA_5 : 1; unsigned char CLIP_DIST_ENA_6 : 1; unsigned char CLIP_DIST_ENA_7 : 1; unsigned char CULL_DIST_ENA_0 : 1; unsigned char CULL_DIST_ENA_1 : 1; unsigned char CULL_DIST_ENA_2 : 1; unsigned char CULL_DIST_ENA_3 : 1; unsigned char CULL_DIST_ENA_4 : 1; unsigned char CULL_DIST_ENA_5 : 1; unsigned char CULL_DIST_ENA_6 : 1; unsigned char CULL_DIST_ENA_7 : 1; unsigned char USE_VTX_POINT_SIZE : 1; unsigned char USE_VTX_EDGE_FLAG : 1; unsigned char USE_VTX_RENDER_TARGET_INDX : 1; unsigned char USE_VTX_VIEWPORT_INDX : 1; unsigned char USE_VTX_KILL_FLAG : 1; unsigned char VS_OUT_MISC_VEC_ENA : 1; unsigned char VS_OUT_CCDIST0_VEC_ENA : 1; unsigned char VS_OUT_CCDIST1_VEC_ENA : 1; unsigned char VS_OUT_MISC_SIDE_BUS_ENA : 1; unsigned char USE_VTX_GS_CUT_FLAG : 1; unsigned char USE_VTX_LINE_WIDTH__VI : 1; unsigned char  : 5; } bitfields; struct { unsigned char CLIP_DIST_ENA_0 : 1; unsigned char CLIP_DIST_ENA_1 : 1; unsigned char CLIP_DIST_ENA_2 : 1; unsigned char CLIP_DIST_ENA_3 : 1; unsigned char CLIP_DIST_ENA_4 : 1; unsigned char CLIP_DIST_ENA_5 : 1; unsigned char CLIP_DIST_ENA_6 : 1; unsigned char CLIP_DIST_ENA_7 : 1; unsigned char CULL_DIST_ENA_0 : 1; unsigned char CULL_DIST_ENA_1 : 1; unsigned char CULL_DIST_ENA_2 : 1; unsigned char CULL_DIST_ENA_3 : 1; unsigned char CULL_DIST_ENA_4 : 1; unsigned char CULL_DIST_ENA_5 : 1; unsigned char CULL_DIST_ENA_6 : 1; unsigned char CULL_DIST_ENA_7 : 1; unsigned char USE_VTX_POINT_SIZE : 1; unsigned char USE_VTX_EDGE_FLAG : 1; unsigned char USE_VTX_RENDER_TARGET_INDX : 1; unsigned char USE_VTX_VIEWPORT_INDX : 1; unsigned char USE_VTX_KILL_FLAG : 1; unsigned char VS_OUT_MISC_VEC_ENA : 1; unsigned char VS_OUT_CCDIST0_VEC_ENA : 1; unsigned char VS_OUT_CCDIST1_VEC_ENA : 1; unsigned char VS_OUT_MISC_SIDE_BUS_ENA : 1; unsigned char USE_VTX_GS_CUT_FLAG : 1; unsigned char USE_VTX_LINE_WIDTH__VI : 1; unsigned char  : 5; } bits; unsigned int u32All; int i32All; float f32All; } PA_CL_VS_OUT_CNTL; union PA_SC_AA_CONFIG { struct { unsigned char MSAA_NUM_SAMPLES : 3; unsigned char  : 1; unsigned char AA_MASK_CENTROID_DTMN : 1; unsigned char  : 8; unsigned char MAX_SAMPLE_DIST : 4; unsigned char  : 3; unsigned char MSAA_EXPOSED_SAMPLES : 3; unsigned char  : 1; unsigned char DETAIL_TO_EXPOSED_MODE : 2; unsigned char  : 6; } bitfields; struct { unsigned char MSAA_NUM_SAMPLES : 3; unsigned char  : 1; unsigned char AA_MASK_CENTROID_DTMN : 1; unsigned char  : 8; unsigned char MAX_SAMPLE_DIST : 4; unsigned char  : 3; unsigned char MSAA_EXPOSED_SAMPLES : 3; unsigned char  : 1; unsigned char DETAIL_TO_EXPOSED_MODE : 2; unsigned char  : 6; } bits; unsigned int u32All; int i32All; float f32All; } PA_SC_AA_CONFIG; union PA_SC_AA_MASK_X0Y0_X1Y0 { struct { unsigned short AA_MASK_X0Y0 : 16; unsigned short AA_MASK_X1Y0 : 16; } bitfields; struct { unsigned short AA_MASK_X0Y0 : 16; unsigned short AA_MASK_X1Y0 : 16; } bits; unsigned int u32All; int i32All; float f32All; } PA_SC_AA_MASK_X0Y0_X1Y0; union PA_SC_AA_MASK_X0Y1_X1Y1 { struct { unsigned short AA_MASK_X0Y1 : 16; unsigned short AA_MASK_X1Y1 : 16; } bitfields; struct { unsigned short AA_MASK_X0Y1 : 16; unsigned short AA_MASK_X1Y1 : 16; } bits; unsigned int u32All; int i32All; float f32All; } PA_SC_AA_MASK_X0Y1_X1Y1; union VGT_PRIMITIVEID_EN { struct { unsigned char PRIMITIVEID_EN : 1; unsigned char DISABLE_RESET_ON_EOI : 1; unsigned int  : 30; } bitfields; struct { unsigned char PRIMITIVEID_EN : 1; unsigned char DISABLE_RESET_ON_EOI : 1; unsigned int  : 30; } bits; unsigned int u32All; int i32All; float f32All; } VGT_PRIMITIVEID_EN; union VGT_REUSE_OFF { struct { unsigned char REUSE_OFF : 1; unsigned int  : 31; } bitfields; struct { unsigned char REUSE_OFF : 1; unsigned int  : 31; } bits; unsigned int u32All; int i32All; float f32All; } VGT_REUSE_OFF; union VGT_HOS_MAX_TESS_LEVEL { struct { unsigned int MAX_TESS : 32; } bitfields; struct { unsigned int MAX_TESS : 32; } bits; unsigned int u32All; int i32All; float f32All; } VGT_HOS_MAX_TESS_LEVEL; union VGT_HOS_MIN_TESS_LEVEL { struct { unsigned int MIN_TESS : 32; } bitfields; struct { unsigned int MIN_TESS : 32; } bits; unsigned int u32All; int i32All; float f32All; } VGT_HOS_MIN_TESS_LEVEL; union VGT_TESS_DISTRIBUTION__VI { struct { unsigned char ACCUM_ISOLINE : 8; unsigned char ACCUM_TRI : 8; unsigned char ACCUM_QUAD : 8; unsigned char DONUT_SPLIT : 5; unsigned char TRAP_SPLIT : 3; } bitfields; struct { unsigned char ACCUM_ISOLINE : 8; unsigned char ACCUM_TRI : 8; unsigned char ACCUM_QUAD : 8; unsigned char DONUT_SPLIT : 5; unsigned char TRAP_SPLIT : 3; } bits; unsigned int u32All; int i32All; float f32All; } VGT_TESS_DISTRIBUTION; union VGT_SHADER_STAGES_EN { struct { unsigned char LS_EN : 2; unsigned char HS_EN : 1; unsigned char ES_EN : 2; unsigned char GS_EN : 1; unsigned char VS_EN : 2; unsigned char DYNAMIC_HS : 1; unsigned char DISPATCH_DRAW_EN__VI : 1; unsigned char DIS_DEALLOC_ACCUM_0__VI : 1; unsigned char DIS_DEALLOC_ACCUM_1__VI : 1; unsigned char VS_WAVE_ID_EN__VI : 1; unsigned int  : 19; } bitfields; struct { unsigned char LS_EN : 2; unsigned char HS_EN : 1; unsigned char ES_EN : 2; unsigned char GS_EN : 1; unsigned char VS_EN : 2; unsigned char DYNAMIC_HS : 1; unsigned char DISPATCH_DRAW_EN__VI : 1; unsigned char DIS_DEALLOC_ACCUM_0__VI : 1; unsigned char DIS_DEALLOC_ACCUM_1__VI : 1; unsigned char VS_WAVE_ID_EN__VI : 1; unsigned int  : 19; } bits; unsigned int u32All; int i32All; float f32All; } VGT_SHADER_STAGES_EN; union VGT_LS_HS_CONFIG { struct { unsigned char NUM_PATCHES : 8; unsigned char HS_NUM_INPUT_CP : 6; unsigned char HS_NUM_OUTPUT_CP : 6; unsigned short  : 12; } bitfields; struct { unsigned char NUM_PATCHES : 8; unsigned char HS_NUM_INPUT_CP : 6; unsigned char HS_NUM_OUTPUT_CP : 6; unsigned short  : 12; } bits; unsigned int u32All; int i32All; float f32All; } VGT_LS_HS_CONFIG; union SPI_PS_INPUT_CNTL_0 { struct { unsigned char OFFSET : 6; unsigned char  : 2; unsigned char DEFAULT_VAL : 2; unsigned char FLAT_SHADE : 1; unsigned char  : 2; unsigned char CYL_WRAP : 4; unsigned char PT_SPRITE_TEX : 1; unsigned char DUP__CI__VI : 1; unsigned char FP16_INTERP_MODE__VI : 1; unsigned char USE_DEFAULT_ATTR1__VI : 1; unsigned char DEFAULT_VAL_ATTR1__VI : 2; unsigned char PT_SPRITE_TEX_ATTR1__VI : 1; unsigned char ATTR0_VALID__VI : 1; unsigned char ATTR1_VALID__VI : 1; unsigned char  : 6; } bitfields; struct { unsigned char OFFSET : 6; unsigned char  : 2; unsigned char DEFAULT_VAL : 2; unsigned char FLAT_SHADE : 1; unsigned char  : 2; unsigned char CYL_WRAP : 4; unsigned char PT_SPRITE_TEX : 1; unsigned char DUP__CI__VI : 1; unsigned char FP16_INTERP_MODE__VI : 1; unsigned char USE_DEFAULT_ATTR1__VI : 1; unsigned char DEFAULT_VAL_ATTR1__VI : 2; unsigned char PT_SPRITE_TEX_ATTR1__VI : 1; unsigned char ATTR0_VALID__VI : 1; unsigned char ATTR1_VALID__VI : 1; unsigned char  : 6; } bits; unsigned int u32All; int i32All; float f32All; } SPI_PS_INPUT_CNTL[32]; union SPI_VS_OUT_CONFIG { struct { unsigned char  : 1; unsigned char VS_EXPORT_COUNT : 5; unsigned char VS_HALF_PACK : 1; unsigned char VS_EXPORTS_FOG : 1; unsigned char VS_OUT_FOG_VEC_ADDR : 5; unsigned int  : 19; } bitfields; struct { unsigned char  : 1; unsigned char VS_EXPORT_COUNT : 5; unsigned char VS_HALF_PACK : 1; unsigned char VS_EXPORTS_FOG : 1; unsigned char VS_OUT_FOG_VEC_ADDR : 5; unsigned int  : 19; } bits; unsigned int u32All; int i32All; float f32All; } SPI_VS_OUT_CONFIG; union SPI_PS_INPUT_ENA { struct { unsigned char PERSP_SAMPLE_ENA : 1; unsigned char PERSP_CENTER_ENA : 1; unsigned char PERSP_CENTROID_ENA : 1; unsigned char PERSP_PULL_MODEL_ENA : 1; unsigned char LINEAR_SAMPLE_ENA : 1; unsigned char LINEAR_CENTER_ENA : 1; unsigned char LINEAR_CENTROID_ENA : 1; unsigned char LINE_STIPPLE_TEX_ENA : 1; unsigned char POS_X_FLOAT_ENA : 1; unsigned char POS_Y_FLOAT_ENA : 1; unsigned char POS_Z_FLOAT_ENA : 1; unsigned char POS_W_FLOAT_ENA : 1; unsigned char FRONT_FACE_ENA : 1; unsigned char ANCILLARY_ENA : 1; unsigned char SAMPLE_COVERAGE_ENA : 1; unsigned char POS_FIXED_PT_ENA : 1; unsigned short  : 16; } bitfields; struct { unsigned char PERSP_SAMPLE_ENA : 1; unsigned char PERSP_CENTER_ENA : 1; unsigned char PERSP_CENTROID_ENA : 1; unsigned char PERSP_PULL_MODEL_ENA : 1; unsigned char LINEAR_SAMPLE_ENA : 1; unsigned char LINEAR_CENTER_ENA : 1; unsigned char LINEAR_CENTROID_ENA : 1; unsigned char LINE_STIPPLE_TEX_ENA : 1; unsigned char POS_X_FLOAT_ENA : 1; unsigned char POS_Y_FLOAT_ENA : 1; unsigned char POS_Z_FLOAT_ENA : 1; unsigned char POS_W_FLOAT_ENA : 1; unsigned char FRONT_FACE_ENA : 1; unsigned char ANCILLARY_ENA : 1; unsigned char SAMPLE_COVERAGE_ENA : 1; unsigned char POS_FIXED_PT_ENA : 1; unsigned short  : 16; } bits; unsigned int u32All; int i32All; float f32All; } SPI_PS_INPUT_ENA; union SPI_PS_INPUT_ADDR { struct { unsigned char PERSP_SAMPLE_ENA : 1; unsigned char PERSP_CENTER_ENA : 1; unsigned char PERSP_CENTROID_ENA : 1; unsigned char PERSP_PULL_MODEL_ENA : 1; unsigned char LINEAR_SAMPLE_ENA : 1; unsigned char LINEAR_CENTER_ENA : 1; unsigned char LINEAR_CENTROID_ENA : 1; unsigned char LINE_STIPPLE_TEX_ENA : 1; unsigned char POS_X_FLOAT_ENA : 1; unsigned char POS_Y_FLOAT_ENA : 1; unsigned char POS_Z_FLOAT_ENA : 1; unsigned char POS_W_FLOAT_ENA : 1; unsigned char FRONT_FACE_ENA : 1; unsigned char ANCILLARY_ENA : 1; unsigned char SAMPLE_COVERAGE_ENA : 1; unsigned char POS_FIXED_PT_ENA : 1; unsigned short  : 16; } bitfields; struct { unsigned char PERSP_SAMPLE_ENA : 1; unsigned char PERSP_CENTER_ENA : 1; unsigned char PERSP_CENTROID_ENA : 1; unsigned char PERSP_PULL_MODEL_ENA : 1; unsigned char LINEAR_SAMPLE_ENA : 1; unsigned char LINEAR_CENTER_ENA : 1; unsigned char LINEAR_CENTROID_ENA : 1; unsigned char LINE_STIPPLE_TEX_ENA : 1; unsigned char POS_X_FLOAT_ENA : 1; unsigned char POS_Y_FLOAT_ENA : 1; unsigned char POS_Z_FLOAT_ENA : 1; unsigned char POS_W_FLOAT_ENA : 1; unsigned char FRONT_FACE_ENA : 1; unsigned char ANCILLARY_ENA : 1; unsigned char SAMPLE_COVERAGE_ENA : 1; unsigned char POS_FIXED_PT_ENA : 1; unsigned short  : 16; } bits; unsigned int u32All; int i32All; float f32All; } SPI_PS_INPUT_ADDR; union SPI_INTERP_CONTROL_0 { struct { unsigned char FLAT_SHADE_ENA : 1; unsigned char PNT_SPRITE_ENA : 1; unsigned char PNT_SPRITE_OVRD_X : 3; unsigned char PNT_SPRITE_OVRD_Y : 3; unsigned char PNT_SPRITE_OVRD_Z : 3; unsigned char PNT_SPRITE_OVRD_W : 3; unsigned char PNT_SPRITE_TOP_1 : 1; unsigned int  : 17; } bitfields; struct { unsigned char FLAT_SHADE_ENA : 1; unsigned char PNT_SPRITE_ENA : 1; unsigned char PNT_SPRITE_OVRD_X : 3; unsigned char PNT_SPRITE_OVRD_Y : 3; unsigned char PNT_SPRITE_OVRD_Z : 3; unsigned char PNT_SPRITE_OVRD_W : 3; unsigned char PNT_SPRITE_TOP_1 : 1; unsigned int  : 17; } bits; unsigned int u32All; int i32All; float f32All; } SPI_INTERP_CONTROL_0; union SPI_PS_IN_CONTROL { struct { unsigned char NUM_INTERP : 6; unsigned char PARAM_GEN : 1; unsigned char FOG_ADDR__SI : 7; unsigned char BC_OPTIMIZE_DISABLE : 1; unsigned char PASS_FOG_THROUGH_PS__SI : 1; unsigned short  : 16; } bitfields; struct { unsigned char NUM_INTERP : 6; unsigned char PARAM_GEN : 1; unsigned char FOG_ADDR__SI : 7; unsigned char BC_OPTIMIZE_DISABLE : 1; unsigned char PASS_FOG_THROUGH_PS__SI : 1; unsigned short  : 16; } bits; unsigned int u32All; int i32All; float f32All; } SPI_PS_IN_CONTROL; union SPI_BARYC_CNTL { struct { unsigned char PERSP_CENTER_CNTL : 1; unsigned char  : 3; unsigned char PERSP_CENTROID_CNTL : 1; unsigned char  : 3; unsigned char LINEAR_CENTER_CNTL : 1; unsigned char  : 3; unsigned char LINEAR_CENTROID_CNTL : 1; unsigned char  : 3; unsigned char POS_FLOAT_LOCATION : 2; unsigned char  : 2; unsigned char POS_FLOAT_ULC : 1; unsigned char  : 3; unsigned char FRONT_FACE_ALL_BITS : 1; unsigned char  : 7; } bitfields; struct { unsigned char PERSP_CENTER_CNTL : 1; unsigned char  : 3; unsigned char PERSP_CENTROID_CNTL : 1; unsigned char  : 3; unsigned char LINEAR_CENTER_CNTL : 1; unsigned char  : 3; unsigned char LINEAR_CENTROID_CNTL : 1; unsigned char  : 3; unsigned char POS_FLOAT_LOCATION : 2; unsigned char  : 2; unsigned char POS_FLOAT_ULC : 1; unsigned char  : 3; unsigned char FRONT_FACE_ALL_BITS : 1; unsigned char  : 7; } bits; unsigned int u32All; int i32All; float f32All; } SPI_BARYC_CNTL; union SPI_TMPRING_SIZE { struct { unsigned short WAVES : 12; unsigned short WAVESIZE : 13; unsigned char  : 7; } bitfields; struct { unsigned short WAVES : 12; unsigned short WAVESIZE : 13; unsigned char  : 7; } bits; unsigned int u32All; int i32All; float f32All; } SPI_TMPRING_SIZE; union SPI_SHADER_POS_FORMAT { struct { unsigned char POS0_EXPORT_FORMAT : 4; unsigned char POS1_EXPORT_FORMAT : 4; unsigned char POS2_EXPORT_FORMAT : 4; unsigned char POS3_EXPORT_FORMAT : 4; unsigned short  : 16; } bitfields; struct { unsigned char POS0_EXPORT_FORMAT : 4; unsigned char POS1_EXPORT_FORMAT : 4; unsigned char POS2_EXPORT_FORMAT : 4; unsigned char POS3_EXPORT_FORMAT : 4; unsigned short  : 16; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_POS_FORMAT; union SPI_SHADER_Z_FORMAT { struct { unsigned char Z_EXPORT_FORMAT : 4; unsigned int  : 28; } bitfields; struct { unsigned char Z_EXPORT_FORMAT : 4; unsigned int  : 28; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_Z_FORMAT; union SPI_SHADER_COL_FORMAT { struct { unsigned char COL0_EXPORT_FORMAT : 4; unsigned char COL1_EXPORT_FORMAT : 4; unsigned char COL2_EXPORT_FORMAT : 4; unsigned char COL3_EXPORT_FORMAT : 4; unsigned char COL4_EXPORT_FORMAT : 4; unsigned char COL5_EXPORT_FORMAT : 4; unsigned char COL6_EXPORT_FORMAT : 4; unsigned char COL7_EXPORT_FORMAT : 4; } bitfields; struct { unsigned char COL0_EXPORT_FORMAT : 4; unsigned char COL1_EXPORT_FORMAT : 4; unsigned char COL2_EXPORT_FORMAT : 4; unsigned char COL3_EXPORT_FORMAT : 4; unsigned char COL4_EXPORT_FORMAT : 4; unsigned char COL5_EXPORT_FORMAT : 4; unsigned char COL6_EXPORT_FORMAT : 4; unsigned char COL7_EXPORT_FORMAT : 4; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_COL_FORMAT; } renderPipelineHwCtxRegs; struct BronzeRenderPipelineHwShRegsRec { union SPI_SHADER_PGM_RSRC3_PS__CI__VI { struct { unsigned short CU_EN : 16; unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char  : 6; } bitfields; struct { unsigned short CU_EN : 16; unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char  : 6; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC3_PS; union SPI_SHADER_PGM_LO_PS { struct { unsigned int MEM_BASE : 32; } bitfields; struct { unsigned int MEM_BASE : 32; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_LO_PS; union SPI_SHADER_PGM_HI_PS { struct { unsigned char MEM_BASE : 8; unsigned int  : 24; } bitfields; struct { unsigned char MEM_BASE : 8; unsigned int  : 24; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_HI_PS; union SPI_SHADER_PGM_RSRC1_PS { struct { unsigned char VGPRS : 6; unsigned char SGPRS : 4; unsigned char PRIORITY : 2; unsigned char FLOAT_MODE : 8; unsigned char PRIV : 1; unsigned char DX10_CLAMP : 1; unsigned char DEBUG_MODE : 1; unsigned char IEEE_MODE : 1; unsigned char CU_GROUP_DISABLE : 1; unsigned char CACHE_CTL__CI__VI : 3; unsigned char CDBG_USER__CI__VI : 1; unsigned char  : 3; } bitfields; struct { unsigned char VGPRS : 6; unsigned char SGPRS : 4; unsigned char PRIORITY : 2; unsigned char FLOAT_MODE : 8; unsigned char PRIV : 1; unsigned char DX10_CLAMP : 1; unsigned char DEBUG_MODE : 1; unsigned char IEEE_MODE : 1; unsigned char CU_GROUP_DISABLE : 1; unsigned char CACHE_CTL__CI__VI : 3; unsigned char CDBG_USER__CI__VI : 1; unsigned char  : 3; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC1_PS; union SPI_SHADER_PGM_RSRC2_PS { struct { unsigned char SCRATCH_EN : 1; unsigned char USER_SGPR : 5; unsigned char TRAP_PRESENT : 1; unsigned char WAVE_CNT_EN : 1; unsigned char EXTRA_LDS_SIZE : 8; unsigned short EXCP_EN : 9; unsigned char  : 7; } bitfields; struct { unsigned char SCRATCH_EN : 1; unsigned char USER_SGPR : 5; unsigned char TRAP_PRESENT : 1; unsigned char WAVE_CNT_EN : 1; unsigned char EXTRA_LDS_SIZE : 8; unsigned short EXCP_EN : 9; unsigned char  : 7; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC2_PS; union SPI_SHADER_PGM_RSRC3_VS__CI__VI { struct { unsigned short CU_EN : 16; unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char  : 6; } bitfields; struct { unsigned short CU_EN : 16; unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char  : 6; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC3_VS; union SPI_SHADER_LATE_ALLOC_VS__CI__VI { struct { unsigned char LIMIT : 6; unsigned int  : 26; } bitfields; struct { unsigned char LIMIT : 6; unsigned int  : 26; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_LATE_ALLOC_VS; union SPI_SHADER_PGM_LO_VS { struct { unsigned int MEM_BASE : 32; } bitfields; struct { unsigned int MEM_BASE : 32; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_LO_VS; union SPI_SHADER_PGM_HI_VS { struct { unsigned char MEM_BASE : 8; unsigned int  : 24; } bitfields; struct { unsigned char MEM_BASE : 8; unsigned int  : 24; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_HI_VS; union SPI_SHADER_PGM_RSRC1_VS { struct { unsigned char VGPRS : 6; unsigned char SGPRS : 4; unsigned char PRIORITY : 2; unsigned char FLOAT_MODE : 8; unsigned char PRIV : 1; unsigned char DX10_CLAMP : 1; unsigned char DEBUG_MODE : 1; unsigned char IEEE_MODE : 1; unsigned char VGPR_COMP_CNT : 2; unsigned char CU_GROUP_ENABLE : 1; unsigned char CACHE_CTL__CI__VI : 3; unsigned char CDBG_USER__CI__VI : 1; unsigned char  : 1; } bitfields; struct { unsigned char VGPRS : 6; unsigned char SGPRS : 4; unsigned char PRIORITY : 2; unsigned char FLOAT_MODE : 8; unsigned char PRIV : 1; unsigned char DX10_CLAMP : 1; unsigned char DEBUG_MODE : 1; unsigned char IEEE_MODE : 1; unsigned char VGPR_COMP_CNT : 2; unsigned char CU_GROUP_ENABLE : 1; unsigned char CACHE_CTL__CI__VI : 3; unsigned char CDBG_USER__CI__VI : 1; unsigned char  : 1; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC1_VS; union SPI_SHADER_PGM_RSRC2_VS { struct { unsigned char SCRATCH_EN : 1; unsigned char USER_SGPR : 5; unsigned char TRAP_PRESENT : 1; unsigned char OC_LDS_EN : 1; unsigned char SO_BASE0_EN : 1; unsigned char SO_BASE1_EN : 1; unsigned char SO_BASE2_EN : 1; unsigned char SO_BASE3_EN : 1; unsigned char SO_EN : 1; unsigned short EXCP_EN : 9; unsigned char  : 2; unsigned char DISPATCH_DRAW_EN__VI : 1; unsigned char  : 7; } bitfields; struct { unsigned char SCRATCH_EN : 1; unsigned char USER_SGPR : 5; unsigned char TRAP_PRESENT : 1; unsigned char OC_LDS_EN : 1; unsigned char SO_BASE0_EN : 1; unsigned char SO_BASE1_EN : 1; unsigned char SO_BASE2_EN : 1; unsigned char SO_BASE3_EN : 1; unsigned char SO_EN : 1; unsigned short EXCP_EN : 9; unsigned char  : 2; unsigned char DISPATCH_DRAW_EN__VI : 1; unsigned char  : 7; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC2_VS; union SPI_SHADER_PGM_RSRC3_HS__CI__VI { struct { unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char GROUP_FIFO_DEPTH__VI : 6; unsigned short  : 16; } bitfields; struct { unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char GROUP_FIFO_DEPTH__VI : 6; unsigned short  : 16; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC3_HS; union SPI_SHADER_PGM_LO_HS { struct { unsigned int MEM_BASE : 32; } bitfields; struct { unsigned int MEM_BASE : 32; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_LO_HS; union SPI_SHADER_PGM_HI_HS { struct { unsigned char MEM_BASE : 8; unsigned int  : 24; } bitfields; struct { unsigned char MEM_BASE : 8; unsigned int  : 24; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_HI_HS; union SPI_SHADER_PGM_RSRC1_HS { struct { unsigned char VGPRS : 6; unsigned char SGPRS : 4; unsigned char PRIORITY : 2; unsigned char FLOAT_MODE : 8; unsigned char PRIV : 1; unsigned char DX10_CLAMP : 1; unsigned char DEBUG_MODE : 1; unsigned char IEEE_MODE : 1; unsigned char CACHE_CTL__CI__VI : 3; unsigned char CDBG_USER__CI__VI : 1; unsigned char  : 4; } bitfields; struct { unsigned char VGPRS : 6; unsigned char SGPRS : 4; unsigned char PRIORITY : 2; unsigned char FLOAT_MODE : 8; unsigned char PRIV : 1; unsigned char DX10_CLAMP : 1; unsigned char DEBUG_MODE : 1; unsigned char IEEE_MODE : 1; unsigned char CACHE_CTL__CI__VI : 3; unsigned char CDBG_USER__CI__VI : 1; unsigned char  : 4; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC1_HS; union SPI_SHADER_PGM_RSRC2_HS { struct { unsigned char SCRATCH_EN : 1; unsigned char USER_SGPR : 5; unsigned char TRAP_PRESENT : 1; unsigned char OC_LDS_EN : 1; unsigned char TG_SIZE_EN : 1; unsigned short EXCP_EN : 9; unsigned short  : 14; } bitfields; struct { unsigned char SCRATCH_EN : 1; unsigned char USER_SGPR : 5; unsigned char TRAP_PRESENT : 1; unsigned char OC_LDS_EN : 1; unsigned char TG_SIZE_EN : 1; unsigned short EXCP_EN : 9; unsigned short  : 14; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC2_HS; union SPI_SHADER_PGM_RSRC3_LS__CI__VI { struct { unsigned short CU_EN : 16; unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char GROUP_FIFO_DEPTH__VI : 6; } bitfields; struct { unsigned short CU_EN : 16; unsigned char WAVE_LIMIT : 6; unsigned char LOCK_LOW_THRESHOLD : 4; unsigned char GROUP_FIFO_DEPTH__VI : 6; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC3_LS; union SPI_SHADER_PGM_LO_LS { struct { unsigned int MEM_BASE : 32; } bitfields; struct { unsigned int MEM_BASE : 32; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_LO_LS; union SPI_SHADER_PGM_HI_LS { struct { unsigned char MEM_BASE : 8; unsigned int  : 24; } bitfields; struct { unsigned char MEM_BASE : 8; unsigned int  : 24; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_HI_LS; union SPI_SHADER_PGM_RSRC1_LS { struct { unsigned char VGPRS : 6; unsigned char SGPRS : 4; unsigned char PRIORITY : 2; unsigned char FLOAT_MODE : 8; unsigned char PRIV : 1; unsigned char DX10_CLAMP : 1; unsigned char DEBUG_MODE : 1; unsigned char IEEE_MODE : 1; unsigned char VGPR_COMP_CNT : 2; unsigned char CACHE_CTL__CI__VI : 3; unsigned char CDBG_USER__CI__VI : 1; unsigned char  : 2; } bitfields; struct { unsigned char VGPRS : 6; unsigned char SGPRS : 4; unsigned char PRIORITY : 2; unsigned char FLOAT_MODE : 8; unsigned char PRIV : 1; unsigned char DX10_CLAMP : 1; unsigned char DEBUG_MODE : 1; unsigned char IEEE_MODE : 1; unsigned char VGPR_COMP_CNT : 2; unsigned char CACHE_CTL__CI__VI : 3; unsigned char CDBG_USER__CI__VI : 1; unsigned char  : 2; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC1_LS; union SPI_SHADER_PGM_RSRC2_LS { struct { unsigned char SCRATCH_EN : 1; unsigned char USER_SGPR : 5; unsigned char TRAP_PRESENT : 1; unsigned short LDS_SIZE : 9; unsigned short EXCP_EN : 9; unsigned char  : 7; } bitfields; struct { unsigned char SCRATCH_EN : 1; unsigned char USER_SGPR : 5; unsigned char TRAP_PRESENT : 1; unsigned short LDS_SIZE : 9; unsigned short EXCP_EN : 9; unsigned char  : 7; } bits; unsigned int u32All; int i32All; float f32All; } SPI_SHADER_PGM_RSRC2_LS; } renderPipelineHwShRegs; struct BronzeRenderEncoderHwCfgRegsRec { union VGT_TF_RING_SIZE { struct { unsigned short SIZE : 16; unsigned short  : 16; } bitfields; struct { unsigned short SIZE : 16; unsigned short  : 16; } bits; unsigned int u32All; int i32All; float f32All; } VGT_TF_RING_SIZE; union VGT_TF_MEMORY_BASE { struct { unsigned int BASE : 32; } bitfields; struct { unsigned int BASE : 32; } bits; unsigned int u32All; int i32All; float f32All; } VGT_TF_MEMORY_BASE; union VGT_HS_OFFCHIP_PARAM { struct { unsigned short OFFCHIP_BUFFERING : 9; unsigned char OFFCHIP_GRANULARITY__CI__VI : 2; unsigned int  : 21; } bitfields; struct { unsigned short OFFCHIP_BUFFERING : 9; unsigned char OFFCHIP_GRANULARITY__CI__VI : 2; unsigned int  : 21; } bits; unsigned int u32All; int i32All; float f32All; } VGT_HS_OFFCHIP_PARAM; } renderEncoderHwCfgRegs; union SI_HwVertexBufRsrcDescRec { struct { union SQ_BUF_RSRC_WORD0 { struct { unsigned int BASE_ADDRESS : 32; } bitfields; struct { unsigned int BASE_ADDRESS : 32; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD0; union SQ_BUF_RSRC_WORD1 { struct { unsigned short BASE_ADDRESS_HI : 16; unsigned short STRIDE : 14; unsigned char CACHE_SWIZZLE : 1; unsigned char SWIZZLE_ENABLE : 1; } bitfields; struct { unsigned short BASE_ADDRESS_HI : 16; unsigned short STRIDE : 14; unsigned char CACHE_SWIZZLE : 1; unsigned char SWIZZLE_ENABLE : 1; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD1; union SQ_BUF_RSRC_WORD2 { struct { unsigned int NUM_RECORDS : 32; } bitfields; struct { unsigned int NUM_RECORDS : 32; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD2; union SQ_BUF_RSRC_WORD3 { struct { unsigned char DST_SEL_X : 3; unsigned char DST_SEL_Y : 3; unsigned char DST_SEL_Z : 3; unsigned char DST_SEL_W : 3; unsigned char NUM_FORMAT : 3; unsigned char DATA_FORMAT : 4; unsigned char ELEMENT_SIZE : 2; unsigned char INDEX_STRIDE : 2; unsigned char ADD_TID_ENABLE : 1; unsigned char ATC__CI__VI : 1; unsigned char HASH_ENABLE : 1; unsigned char HEAP : 1; unsigned char MTYPE__CI__VI : 3; unsigned char TYPE : 2; } bitfields; struct { unsigned char DST_SEL_X : 3; unsigned char DST_SEL_Y : 3; unsigned char DST_SEL_Z : 3; unsigned char DST_SEL_W : 3; unsigned char NUM_FORMAT : 3; unsigned char DATA_FORMAT : 4; unsigned char ELEMENT_SIZE : 2; unsigned char INDEX_STRIDE : 2; unsigned char ADD_TID_ENABLE : 1; unsigned char ATC__CI__VI : 1; unsigned char HASH_ENABLE : 1; unsigned char HEAP : 1; unsigned char MTYPE__CI__VI : 3; unsigned char TYPE : 2; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD3; } ; unsigned int u32All[4]; } hwScratchBufferSrd; unsigned char rasterizationEnabled : 1; unsigned char hasPixelShader : 1; unsigned char msaaEnabled : 1; unsigned char sampleRate : 3; unsigned char numPsInputs : 8; unsigned char sampleShadingUsed : 1; unsigned char alphaToOneEnabled : 1; unsigned char usesSampleCount : 1; unsigned char usesSamplePos : 1; unsigned char shaderWriteToRsrc : 1; unsigned char useIndirectCmdBuffer : 1; unsigned char maxVertexAmplificationCount : 4; unsigned char vsUsesDrawLoop : 1; unsigned char psUsesDrawLoop : 1; unsigned char usesTess : 1; unsigned char patchType : 1; unsigned char tessCPIndexType : 2; unsigned char usesPrimitiveId : 1; unsigned char isRsrcIndexReserved : 1; struct { union { unsigned short u16All; struct { unsigned char DX_RASTERIZATION_KILL : 1; unsigned char MSAA_ENABLE : 1; unsigned char PS_ITER_SAMPLE : 1; unsigned char FORCE_DST_ALPHA_1 : 1; unsigned short unused : 12; } ; } ; } partialRegKey; unsigned int PRIMGROUP_SIZE; unsigned int ctxRegsId; unsigned long long cmdBufGpuAddr; unsigned int *cmdBufGpuMem; unsigned int cmdBufDwords; unsigned int maxPipelineChildren; unsigned int dirtyResources[10]; unsigned int readTextures[10]; MTLIOAccelResource *hwShaderBuffers[4]; MTLIOAccelResource *hwScratchBuffer; struct BronzeRsrcMgrConstStateRec *constState; union SI_HwVertexBufRsrcDescRec { struct { union SQ_BUF_RSRC_WORD0 { struct { unsigned int BASE_ADDRESS : 32; } bitfields; struct { unsigned int BASE_ADDRESS : 32; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD0; union SQ_BUF_RSRC_WORD1 { struct { unsigned short BASE_ADDRESS_HI : 16; unsigned short STRIDE : 14; unsigned char CACHE_SWIZZLE : 1; unsigned char SWIZZLE_ENABLE : 1; } bitfields; struct { unsigned short BASE_ADDRESS_HI : 16; unsigned short STRIDE : 14; unsigned char CACHE_SWIZZLE : 1; unsigned char SWIZZLE_ENABLE : 1; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD1; union SQ_BUF_RSRC_WORD2 { struct { unsigned int NUM_RECORDS : 32; } bitfields; struct { unsigned int NUM_RECORDS : 32; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD2; union SQ_BUF_RSRC_WORD3 { struct { unsigned char DST_SEL_X : 3; unsigned char DST_SEL_Y : 3; unsigned char DST_SEL_Z : 3; unsigned char DST_SEL_W : 3; unsigned char NUM_FORMAT : 3; unsigned char DATA_FORMAT : 4; unsigned char ELEMENT_SIZE : 2; unsigned char INDEX_STRIDE : 2; unsigned char ADD_TID_ENABLE : 1; unsigned char ATC__CI__VI : 1; unsigned char HASH_ENABLE : 1; unsigned char HEAP : 1; unsigned char MTYPE__CI__VI : 3; unsigned char TYPE : 2; } bitfields; struct { unsigned char DST_SEL_X : 3; unsigned char DST_SEL_Y : 3; unsigned char DST_SEL_Z : 3; unsigned char DST_SEL_W : 3; unsigned char NUM_FORMAT : 3; unsigned char DATA_FORMAT : 4; unsigned char ELEMENT_SIZE : 2; unsigned char INDEX_STRIDE : 2; unsigned char ADD_TID_ENABLE : 1; unsigned char ATC__CI__VI : 1; unsigned char HASH_ENABLE : 1; unsigned char HEAP : 1; unsigned char MTYPE__CI__VI : 3; unsigned char TYPE : 2; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD3; } ; unsigned int u32All[4]; } tfBufDesc; union SI_HwVertexBufRsrcDescRec { struct { union SQ_BUF_RSRC_WORD0 { struct { unsigned int BASE_ADDRESS : 32; } bitfields; struct { unsigned int BASE_ADDRESS : 32; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD0; union SQ_BUF_RSRC_WORD1 { struct { unsigned short BASE_ADDRESS_HI : 16; unsigned short STRIDE : 14; unsigned char CACHE_SWIZZLE : 1; unsigned char SWIZZLE_ENABLE : 1; } bitfields; struct { unsigned short BASE_ADDRESS_HI : 16; unsigned short STRIDE : 14; unsigned char CACHE_SWIZZLE : 1; unsigned char SWIZZLE_ENABLE : 1; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD1; union SQ_BUF_RSRC_WORD2 { struct { unsigned int NUM_RECORDS : 32; } bitfields; struct { unsigned int NUM_RECORDS : 32; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD2; union SQ_BUF_RSRC_WORD3 { struct { unsigned char DST_SEL_X : 3; unsigned char DST_SEL_Y : 3; unsigned char DST_SEL_Z : 3; unsigned char DST_SEL_W : 3; unsigned char NUM_FORMAT : 3; unsigned char DATA_FORMAT : 4; unsigned char ELEMENT_SIZE : 2; unsigned char INDEX_STRIDE : 2; unsigned char ADD_TID_ENABLE : 1; unsigned char ATC__CI__VI : 1; unsigned char HASH_ENABLE : 1; unsigned char HEAP : 1; unsigned char MTYPE__CI__VI : 3; unsigned char TYPE : 2; } bitfields; struct { unsigned char DST_SEL_X : 3; unsigned char DST_SEL_Y : 3; unsigned char DST_SEL_Z : 3; unsigned char DST_SEL_W : 3; unsigned char NUM_FORMAT : 3; unsigned char DATA_FORMAT : 4; unsigned char ELEMENT_SIZE : 2; unsigned char INDEX_STRIDE : 2; unsigned char ADD_TID_ENABLE : 1; unsigned char ATC__CI__VI : 1; unsigned char HASH_ENABLE : 1; unsigned char HEAP : 1; unsigned char MTYPE__CI__VI : 3; unsigned char TYPE : 2; } bits; unsigned int u32All; int i32All; float f32All; } SQ_BUF_RSRC_WORD3; } ; unsigned int u32All[4]; } tfOffChipLdsBufDesc; struct { unsigned short validMask; unsigned short unused; unsigned int regs[16]; } constUserDataRegs[4]; struct AMDPPMemBlockRec { union { struct AMDPPMemObjRec *host; struct AMDPPMemObjHeaderRec *hostHeader; } ; unsigned int offset; unsigned int dataSize; struct AMDPPMemBlockRec *prev; struct AMDPPMemBlockRec *next; } psoMemBuf; struct AMD_MtlRgpPipeline *traceData; BronzeGfxMtlFunctionVariant *vertexVariant; BronzeGfxMtlFunctionVariant *fragmentVariant; struct vector<AMD_MTLLibrary *, std::allocator<AMD_MTLLibrary *>> { __end_ **__begin_; __end_cap_ **x0; struct __compressed_pair<AMD_MTLLibrary **, std::allocator<AMD_MTLLibrary *>> { id *__value_; } x1; } libs; unsigned long long psoAllocatedSize; unsigned long long rsrcIndex; unsigned long long isaMD5HashVS[2]; unsigned long long isaMD5HashPS[2]; char ilFunctionNameVS[32]; char ilFunctionNamePS[32]; } m_members;
}

@property (readonly, nonatomic) unsigned long long resourceIndex;
@property (readonly, nonatomic) unsigned long long gpuAddress;
@property (readonly) long long textureWriteRoundingMode;
@property (readonly, nonatomic) unsigned long long allocatedSize;
@property (readonly, nonatomic) long long shaderValidationState;
@property (readonly) unsigned long long uniqueIdentifier;
@property (readonly, retain, nonatomic) MTLDebugInstrumentationData *vertexDebugInstrumentationData;
@property (readonly, retain, nonatomic) MTLDebugInstrumentationData *fragmentDebugInstrumentationData;
@property (readonly, retain, nonatomic) MTLDebugInstrumentationData *tileDebugInstrumentationData;
@property (readonly, retain, nonatomic) MTLDebugInstrumentationData *objectDebugInstrumentationData;
@property (readonly, retain, nonatomic) MTLDebugInstrumentationData *meshDebugInstrumentationData;
@property (retain, nonatomic) id<MTLComputePipelineState> emulationObjectShaderPSO;
@property (readonly, retain, nonatomic) id<MTLComputePipelineState> emulationObjectPrefixSumPSO;
@property (readonly, retain, nonatomic) id<MTLComputePipelineState> emulationNoObjectPrefixSumPSO;
@property (retain, nonatomic) id<MTLComputePipelineState> emulationMeshShaderPSO;
@property (readonly, retain, nonatomic) id<MTLComputePipelineState> emulationMeshPrefixSum1PSO;
@property (readonly, retain, nonatomic) id<MTLComputePipelineState> emulationMeshPrefixSum2PSO;
@property (readonly, retain, nonatomic) id<MTLComputePipelineState> emulationMeshPrefixSum3PSO;
@property (nonatomic) unsigned long long emulationMeshSize;
@property (nonatomic) unsigned long long emulationMeshMaxVertexCount;
@property (nonatomic) unsigned long long emulationMeshMaxPrimitiveCount;
@property (nonatomic) unsigned long long emulationObjectShaderIntermediateBufferSlot;
@property (nonatomic) unsigned long long emulationMeshShaderIntermediateBufferSlot;
@property (nonatomic) unsigned long long emulationVertexShaderIntermediateBufferSlot;
@property (nonatomic) unsigned long long emulationPrimitiveTopology;
@property (nonatomic) unsigned long long emulationPayloadMemoryLength;
@property (nonatomic) char usesMeshShaderEmulation;
@property (readonly) unsigned long long maxTotalThreadsPerObjectThreadgroup;
@property (readonly) unsigned long long maxTotalThreadsPerMeshThreadgroup;
@property (readonly) unsigned long long objectThreadExecutionWidth;
@property (readonly) unsigned long long meshThreadExecutionWidth;
@property (readonly, nonatomic) unsigned int explicitVisibilityGroupID;
@property (readonly) unsigned long long gpuHandle;
@property (readonly) NSString *label;
@property (readonly) id<MTLDevice> device;
@property (readonly) unsigned long long maxTotalThreadsPerThreadgroup;
@property (readonly) char threadgroupSizeMatchesTileSize;
@property (readonly) unsigned long long imageblockSampleLength;
@property (readonly) char supportIndirectCommandBuffers;
@property (readonly) unsigned long long maxTotalThreadgroupsPerMeshGrid;
@property (readonly) struct MTLResourceID { unsigned long long x0; } gpuResourceID;
@property (readonly, nonatomic) long long shaderValidation;
@property (readonly) unsigned long long hash;
@property (readonly) Class superclass;
@property (readonly, copy) NSString *description;
@property (readonly, copy) NSString *debugDescription;

- (void)dealloc;
- (void).cxx_destruct;
- (id).cxx_construct;
- (id)newFragmentShaderDebugInfo;
- (id)newVertexShaderDebugInfo;
- (id)pipelineBinaries;
- (id)initWithDevice:(id)a0 meshRenderPipelineStateDescriptor:(id)a1 objectThreadExecutionWidth:(unsigned long long)a2 meshThreadExecutionWidth:(unsigned long long)a3;
- (id)initWithDevice:(id)a0 pipelineStateDescriptor:(id)a1 vertexVariant:(id)a2 fragmentVariant:(id)a3;
- (id)initWithDevice:(id)a0 pipelineStateDescriptor:(id)a1 objectVariant:(id)a2 meshVariant:(id)a3;

@end
