Source Block: verilog-ethernet/rtl/eth_mac_1g_rx.v@56:66@HdlIdDef
    output wire        error_bad_fcs
);

localparam [2:0]
    STATE_IDLE = 3'd0,
    STATE_PAYLOAD = 3'd1;

reg [2:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;

Diff Content:
- 61     STATE_PAYLOAD = 3'd1;
+ 61     STATE_PAYLOAD = 3'd1,
+ 61     STATE_WAIT_LAST = 3'd2;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/axis_eth_fcs_check.v@61:71

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1;

reg [1:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;
reg update_crc;
reg shift_in;

Clone Blocks 2:
verilog-ethernet/rtl/axis_eth_fcs_check.v@58:68
    output wire        busy,
    output wire        error_bad_fcs
);

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1;

reg [1:0] state_reg = STATE_IDLE, state_next;

// datapath control signals

Clone Blocks 3:
verilog-ethernet/rtl/axis_eth_fcs_insert.v@64:74

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1,
    STATE_PAD = 2'd2,
    STATE_FCS = 2'd3;

reg [1:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;

Clone Blocks 4:
verilog-ethernet/rtl/axis_eth_fcs_check.v@61:71

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1;

reg [1:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;
reg update_crc;
reg shift_in;

Clone Blocks 5:
verilog-ethernet/rtl/axis_eth_fcs_insert.v@61:71
     */
    output wire        busy
);

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1,
    STATE_PAD = 2'd2,
    STATE_FCS = 2'd3;

reg [1:0] state_reg = STATE_IDLE, state_next;

Clone Blocks 6:
verilog-ethernet/rtl/axis_eth_fcs_check.v@59:69
    output wire        error_bad_fcs
);

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1;

reg [1:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;

Clone Blocks 7:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@66:76

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1,
    STATE_PAD = 2'd2,
    STATE_FCS = 2'd3;

reg [1:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;

Clone Blocks 8:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@64:74
    output wire        busy
);

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1,
    STATE_PAD = 2'd2,
    STATE_FCS = 2'd3;

reg [1:0] state_reg = STATE_IDLE, state_next;


Clone Blocks 9:
verilog-ethernet/rtl/axis_eth_fcs_check_64.v@60:70
    output wire        busy,
    output wire        error_bad_fcs
);

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1,
    STATE_LAST = 2'd2;

reg [1:0] state_reg = STATE_IDLE, state_next;


Clone Blocks 10:
verilog-ethernet/rtl/eth_mac_1g_rx.v@58:68

localparam [2:0]
    STATE_IDLE = 3'd0,
    STATE_PAYLOAD = 3'd1;

reg [2:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;
reg update_crc;


Clone Blocks 11:
verilog-ethernet/rtl/axis_eth_fcs_check_64.v@62:72
);

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1,
    STATE_LAST = 2'd2;

reg [1:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;

Clone Blocks 12:
verilog-ethernet/rtl/eth_mac_1g_rx.v@55:65
    output wire        error_bad_frame,
    output wire        error_bad_fcs
);

localparam [2:0]
    STATE_IDLE = 3'd0,
    STATE_PAYLOAD = 3'd1;

reg [2:0] state_reg = STATE_IDLE, state_next;

// datapath control signals

Clone Blocks 13:
verilog-ethernet/rtl/eth_mac_1g_rx.v@58:68

localparam [2:0]
    STATE_IDLE = 3'd0,
    STATE_PAYLOAD = 3'd1;

reg [2:0] state_reg = STATE_IDLE, state_next;

// datapath control signals
reg reset_crc;
reg update_crc;


Clone Blocks 14:
verilog-ethernet/rtl/axis_eth_fcs_check_64.v@61:71
    output wire        error_bad_fcs
);

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1,
    STATE_LAST = 2'd2;

reg [1:0] state_reg = STATE_IDLE, state_next;

// datapath control signals

Clone Blocks 15:
verilog-ethernet/rtl/axis_eth_fcs_insert_64.v@63:73
     */
    output wire        busy
);

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1,
    STATE_PAD = 2'd2,
    STATE_FCS = 2'd3;

reg [1:0] state_reg = STATE_IDLE, state_next;

Clone Blocks 16:
verilog-ethernet/rtl/axis_eth_fcs_insert.v@62:72
    output wire        busy
);

localparam [1:0]
    STATE_IDLE = 2'd0,
    STATE_PAYLOAD = 2'd1,
    STATE_PAD = 2'd2,
    STATE_FCS = 2'd3;

reg [1:0] state_reg = STATE_IDLE, state_next;


