Source Block: hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@408:418@HdlStmAssign
        .m_axis_valid(sdo_data_valid),
        .m_axis_data(sdo_data),
        .m_axis_level()
);

assign sdi_fifo_out_ready = up_rreq_s == 1'b1 && up_raddr_s == 8'h3a;
assign sdi_fifo_almost_full =
        `axi_spi_engine_check_watermark(sdi_fifo_level, SDI_FIFO_ADDRESS_WIDTH);

util_axis_fifo #(
        .DATA_WIDTH(NUM_OF_SDI * DATA_WIDTH),

Diff Content:
- 413 assign sdi_fifo_out_ready = up_rreq_s == 1'b1 && up_raddr_s == 8'h3a;

Clone Blocks:
