$date
	Fri Mar 07 02:57:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! L $end
$var wire 1 " G $end
$var wire 1 # E $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var reg 1 # E $end
$var reg 1 " G $end
$var reg 1 ! L $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 '
b0 &
b1 %
b0 $
0#
0"
1!
$end
#10
b1000 %
b1000 '
b10 $
b10 &
#20
b1100 %
b1100 '
b100 $
b100 &
#30
0!
1"
b110 %
b110 '
b1000 $
b1000 &
#40
b1010 %
b1010 '
b1101 $
b1101 &
#50
b111 %
b111 '
b1111 $
b1111 &
#60
1#
0"
b0 %
b0 '
b0 $
b0 &
#70
b101 %
b101 '
b101 $
b101 &
#80
b1111 %
b1111 '
b1111 $
b1111 &
#90
1!
0#
b0 $
b0 &
#100
0!
1"
b0 %
b0 '
b1111 $
b1111 &
#110
