module top_module (
    input clk,
    input w, R, E, L,
    output Q
);

    reg [1:0] P ;
    assign P = {L,E};
    always @(posedge clk) begin
        case(P)
            2'b00 : Q <= Q;
            2'b01 : Q <= w;
            2'b10 : Q <= R;
            2'b11 : Q <= R;    
        endcase
    end
       
endmodule
