
EmbeddedSystems.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000016  00800100  00001646  000016da  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001646  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000042d  00800116  00800116  000016f0  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000016f0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000174c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000208  00000000  00000000  0000178c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000143d  00000000  00000000  00001994  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ca9  00000000  00000000  00002dd1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f33  00000000  00000000  00003a7a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000764  00000000  00000000  000049b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000791  00000000  00000000  00005114  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000eca  00000000  00000000  000058a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001a8  00000000  00000000  0000676f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	82 c4       	rjmp	.+2308   	; 0x92a <__vector_9>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	45 c0       	rjmp	.+138    	; 0xc8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	54 c4       	rjmp	.+2216   	; 0x8ea <__vector_16>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	3f c0       	rjmp	.+126    	; 0xc8 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3d c0       	rjmp	.+122    	; 0xc8 <__bad_interrupt>
      4e:	00 00       	nop
      50:	bf c6       	rjmp	.+3454   	; 0xdd0 <__vector_20>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	7c c6       	rjmp	.+3320   	; 0xd52 <__vector_22>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	ff c0       	rjmp	.+510    	; 0x260 <__vector_24>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	27 c0       	rjmp	.+78     	; 0xc8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	25 c0       	rjmp	.+74     	; 0xc8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e4       	ldi	r29, 0x40	; 64
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e6 e4       	ldi	r30, 0x46	; 70
      a0:	f6 e1       	ldi	r31, 0x16	; 22
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a6 31       	cpi	r26, 0x16	; 22
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	25 e0       	ldi	r18, 0x05	; 5
      b4:	a6 e1       	ldi	r26, 0x16	; 22
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a3 34       	cpi	r26, 0x43	; 67
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	53 d2       	rcall	.+1190   	; 0x56a <main>
      c4:	0c 94 21 0b 	jmp	0x1642	; 0x1642 <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <adc_init>:
// Poti data
volatile uint16_t Poti_Array[8] = {0};
volatile uint8_t index_Poti = 42;


void adc_init() {
      ca:	cf 93       	push	r28
      cc:	df 93       	push	r29
      ce:	cd b7       	in	r28, 0x3d	; 61
      d0:	de b7       	in	r29, 0x3e	; 62
    // Set prescaler to 128
    ADCSRA |= (1 << ADPS0) | (1 << ADPS1) | (1 << ADPS2);
      d2:	8a e7       	ldi	r24, 0x7A	; 122
      d4:	90 e0       	ldi	r25, 0x00	; 0
      d6:	2a e7       	ldi	r18, 0x7A	; 122
      d8:	30 e0       	ldi	r19, 0x00	; 0
      da:	f9 01       	movw	r30, r18
      dc:	20 81       	ld	r18, Z
      de:	27 60       	ori	r18, 0x07	; 7
      e0:	fc 01       	movw	r30, r24
      e2:	20 83       	st	Z, r18
    
    // Set ADC enable, start conversion, set ADC interrupt
    ADCSRA |= (1 << ADEN) | (1 << ADSC) | (1 << ADIE);
      e4:	8a e7       	ldi	r24, 0x7A	; 122
      e6:	90 e0       	ldi	r25, 0x00	; 0
      e8:	2a e7       	ldi	r18, 0x7A	; 122
      ea:	30 e0       	ldi	r19, 0x00	; 0
      ec:	f9 01       	movw	r30, r18
      ee:	20 81       	ld	r18, Z
      f0:	28 6c       	ori	r18, 0xC8	; 200
      f2:	fc 01       	movw	r30, r24
      f4:	20 83       	st	Z, r18
    
#ifdef DEBUG_LEDS_ADC
    uart_send_isr("ADC init complete\n");
    Led6_On();
#endif
}
      f6:	00 00       	nop
      f8:	df 91       	pop	r29
      fa:	cf 91       	pop	r28
      fc:	08 95       	ret

000000fe <adc_get_LM35>:

uint16_t adc_get_LM35() {
      fe:	cf 93       	push	r28
     100:	df 93       	push	r29
     102:	00 d0       	rcall	.+0      	; 0x104 <adc_get_LM35+0x6>
     104:	00 d0       	rcall	.+0      	; 0x106 <adc_get_LM35+0x8>
     106:	00 d0       	rcall	.+0      	; 0x108 <adc_get_LM35+0xa>
     108:	cd b7       	in	r28, 0x3d	; 61
     10a:	de b7       	in	r29, 0x3e	; 62
    uint32_t avg = 0;
     10c:	19 82       	std	Y+1, r1	; 0x01
     10e:	1a 82       	std	Y+2, r1	; 0x02
     110:	1b 82       	std	Y+3, r1	; 0x03
     112:	1c 82       	std	Y+4, r1	; 0x04
    
    // Make sum
    for (int i = 0; i < 8; i++) {
     114:	1e 82       	std	Y+6, r1	; 0x06
     116:	1d 82       	std	Y+5, r1	; 0x05
     118:	1d c0       	rjmp	.+58     	; 0x154 <adc_get_LM35+0x56>
        avg += LM35_Array[i];
     11a:	8d 81       	ldd	r24, Y+5	; 0x05
     11c:	9e 81       	ldd	r25, Y+6	; 0x06
     11e:	88 0f       	add	r24, r24
     120:	99 1f       	adc	r25, r25
     122:	8a 5e       	subi	r24, 0xEA	; 234
     124:	9e 4f       	sbci	r25, 0xFE	; 254
     126:	fc 01       	movw	r30, r24
     128:	80 81       	ld	r24, Z
     12a:	91 81       	ldd	r25, Z+1	; 0x01
     12c:	cc 01       	movw	r24, r24
     12e:	a0 e0       	ldi	r26, 0x00	; 0
     130:	b0 e0       	ldi	r27, 0x00	; 0
     132:	29 81       	ldd	r18, Y+1	; 0x01
     134:	3a 81       	ldd	r19, Y+2	; 0x02
     136:	4b 81       	ldd	r20, Y+3	; 0x03
     138:	5c 81       	ldd	r21, Y+4	; 0x04
     13a:	82 0f       	add	r24, r18
     13c:	93 1f       	adc	r25, r19
     13e:	a4 1f       	adc	r26, r20
     140:	b5 1f       	adc	r27, r21
     142:	89 83       	std	Y+1, r24	; 0x01
     144:	9a 83       	std	Y+2, r25	; 0x02
     146:	ab 83       	std	Y+3, r26	; 0x03
     148:	bc 83       	std	Y+4, r27	; 0x04

uint16_t adc_get_LM35() {
    uint32_t avg = 0;
    
    // Make sum
    for (int i = 0; i < 8; i++) {
     14a:	8d 81       	ldd	r24, Y+5	; 0x05
     14c:	9e 81       	ldd	r25, Y+6	; 0x06
     14e:	01 96       	adiw	r24, 0x01	; 1
     150:	9e 83       	std	Y+6, r25	; 0x06
     152:	8d 83       	std	Y+5, r24	; 0x05
     154:	8d 81       	ldd	r24, Y+5	; 0x05
     156:	9e 81       	ldd	r25, Y+6	; 0x06
     158:	08 97       	sbiw	r24, 0x08	; 8
     15a:	fc f2       	brlt	.-66     	; 0x11a <adc_get_LM35+0x1c>
        avg += LM35_Array[i];
    }
    // Make average
    avg = avg / 8;
     15c:	89 81       	ldd	r24, Y+1	; 0x01
     15e:	9a 81       	ldd	r25, Y+2	; 0x02
     160:	ab 81       	ldd	r26, Y+3	; 0x03
     162:	bc 81       	ldd	r27, Y+4	; 0x04
     164:	68 94       	set
     166:	12 f8       	bld	r1, 2
     168:	b6 95       	lsr	r27
     16a:	a7 95       	ror	r26
     16c:	97 95       	ror	r25
     16e:	87 95       	ror	r24
     170:	16 94       	lsr	r1
     172:	d1 f7       	brne	.-12     	; 0x168 <adc_get_LM35+0x6a>
     174:	89 83       	std	Y+1, r24	; 0x01
     176:	9a 83       	std	Y+2, r25	; 0x02
     178:	ab 83       	std	Y+3, r26	; 0x03
     17a:	bc 83       	std	Y+4, r27	; 0x04
    
    // Convert to Degree Celsius
    avg = (int) avg * 0.4883;   // convert to mV, divide by factor of LM35-DZ
     17c:	89 81       	ldd	r24, Y+1	; 0x01
     17e:	9a 81       	ldd	r25, Y+2	; 0x02
     180:	09 2e       	mov	r0, r25
     182:	00 0c       	add	r0, r0
     184:	aa 0b       	sbc	r26, r26
     186:	bb 0b       	sbc	r27, r27
     188:	bc 01       	movw	r22, r24
     18a:	cd 01       	movw	r24, r26
     18c:	87 d6       	rcall	.+3342   	; 0xe9c <__floatsisf>
     18e:	dc 01       	movw	r26, r24
     190:	cb 01       	movw	r24, r22
     192:	25 e7       	ldi	r18, 0x75	; 117
     194:	32 e0       	ldi	r19, 0x02	; 2
     196:	4a ef       	ldi	r20, 0xFA	; 250
     198:	5e e3       	ldi	r21, 0x3E	; 62
     19a:	bc 01       	movw	r22, r24
     19c:	cd 01       	movw	r24, r26
     19e:	e2 d6       	rcall	.+3524   	; 0xf64 <__mulsf3>
     1a0:	dc 01       	movw	r26, r24
     1a2:	cb 01       	movw	r24, r22
     1a4:	bc 01       	movw	r22, r24
     1a6:	cd 01       	movw	r24, r26
     1a8:	4b d6       	rcall	.+3222   	; 0xe40 <__fixunssfsi>
     1aa:	dc 01       	movw	r26, r24
     1ac:	cb 01       	movw	r24, r22
     1ae:	89 83       	std	Y+1, r24	; 0x01
     1b0:	9a 83       	std	Y+2, r25	; 0x02
     1b2:	ab 83       	std	Y+3, r26	; 0x03
     1b4:	bc 83       	std	Y+4, r27	; 0x04
    
    // Return a 16 bit value
    return (avg & 0xffff);
     1b6:	89 81       	ldd	r24, Y+1	; 0x01
     1b8:	9a 81       	ldd	r25, Y+2	; 0x02
}
     1ba:	26 96       	adiw	r28, 0x06	; 6
     1bc:	0f b6       	in	r0, 0x3f	; 63
     1be:	f8 94       	cli
     1c0:	de bf       	out	0x3e, r29	; 62
     1c2:	0f be       	out	0x3f, r0	; 63
     1c4:	cd bf       	out	0x3d, r28	; 61
     1c6:	df 91       	pop	r29
     1c8:	cf 91       	pop	r28
     1ca:	08 95       	ret

000001cc <adc_get_Poti>:

uint16_t adc_get_Poti() {
     1cc:	cf 93       	push	r28
     1ce:	df 93       	push	r29
     1d0:	00 d0       	rcall	.+0      	; 0x1d2 <adc_get_Poti+0x6>
     1d2:	00 d0       	rcall	.+0      	; 0x1d4 <adc_get_Poti+0x8>
     1d4:	00 d0       	rcall	.+0      	; 0x1d6 <adc_get_Poti+0xa>
     1d6:	cd b7       	in	r28, 0x3d	; 61
     1d8:	de b7       	in	r29, 0x3e	; 62
    uint32_t avg = 0;
     1da:	19 82       	std	Y+1, r1	; 0x01
     1dc:	1a 82       	std	Y+2, r1	; 0x02
     1de:	1b 82       	std	Y+3, r1	; 0x03
     1e0:	1c 82       	std	Y+4, r1	; 0x04
    
    // Make sum
    for (int i = 0; i < 8; i++) {
     1e2:	1e 82       	std	Y+6, r1	; 0x06
     1e4:	1d 82       	std	Y+5, r1	; 0x05
     1e6:	1d c0       	rjmp	.+58     	; 0x222 <adc_get_Poti+0x56>
        avg += Poti_Array[i];
     1e8:	8d 81       	ldd	r24, Y+5	; 0x05
     1ea:	9e 81       	ldd	r25, Y+6	; 0x06
     1ec:	88 0f       	add	r24, r24
     1ee:	99 1f       	adc	r25, r25
     1f0:	8a 5d       	subi	r24, 0xDA	; 218
     1f2:	9e 4f       	sbci	r25, 0xFE	; 254
     1f4:	fc 01       	movw	r30, r24
     1f6:	80 81       	ld	r24, Z
     1f8:	91 81       	ldd	r25, Z+1	; 0x01
     1fa:	cc 01       	movw	r24, r24
     1fc:	a0 e0       	ldi	r26, 0x00	; 0
     1fe:	b0 e0       	ldi	r27, 0x00	; 0
     200:	29 81       	ldd	r18, Y+1	; 0x01
     202:	3a 81       	ldd	r19, Y+2	; 0x02
     204:	4b 81       	ldd	r20, Y+3	; 0x03
     206:	5c 81       	ldd	r21, Y+4	; 0x04
     208:	82 0f       	add	r24, r18
     20a:	93 1f       	adc	r25, r19
     20c:	a4 1f       	adc	r26, r20
     20e:	b5 1f       	adc	r27, r21
     210:	89 83       	std	Y+1, r24	; 0x01
     212:	9a 83       	std	Y+2, r25	; 0x02
     214:	ab 83       	std	Y+3, r26	; 0x03
     216:	bc 83       	std	Y+4, r27	; 0x04

uint16_t adc_get_Poti() {
    uint32_t avg = 0;
    
    // Make sum
    for (int i = 0; i < 8; i++) {
     218:	8d 81       	ldd	r24, Y+5	; 0x05
     21a:	9e 81       	ldd	r25, Y+6	; 0x06
     21c:	01 96       	adiw	r24, 0x01	; 1
     21e:	9e 83       	std	Y+6, r25	; 0x06
     220:	8d 83       	std	Y+5, r24	; 0x05
     222:	8d 81       	ldd	r24, Y+5	; 0x05
     224:	9e 81       	ldd	r25, Y+6	; 0x06
     226:	08 97       	sbiw	r24, 0x08	; 8
     228:	fc f2       	brlt	.-66     	; 0x1e8 <adc_get_Poti+0x1c>
        avg += Poti_Array[i];
    }
    // Make average
    avg = avg / 8;
     22a:	89 81       	ldd	r24, Y+1	; 0x01
     22c:	9a 81       	ldd	r25, Y+2	; 0x02
     22e:	ab 81       	ldd	r26, Y+3	; 0x03
     230:	bc 81       	ldd	r27, Y+4	; 0x04
     232:	68 94       	set
     234:	12 f8       	bld	r1, 2
     236:	b6 95       	lsr	r27
     238:	a7 95       	ror	r26
     23a:	97 95       	ror	r25
     23c:	87 95       	ror	r24
     23e:	16 94       	lsr	r1
     240:	d1 f7       	brne	.-12     	; 0x236 <adc_get_Poti+0x6a>
     242:	89 83       	std	Y+1, r24	; 0x01
     244:	9a 83       	std	Y+2, r25	; 0x02
     246:	ab 83       	std	Y+3, r26	; 0x03
     248:	bc 83       	std	Y+4, r27	; 0x04
    
    // Return a 16 bit value
    return (avg & 0xffff);
     24a:	89 81       	ldd	r24, Y+1	; 0x01
     24c:	9a 81       	ldd	r25, Y+2	; 0x02
}
     24e:	26 96       	adiw	r28, 0x06	; 6
     250:	0f b6       	in	r0, 0x3f	; 63
     252:	f8 94       	cli
     254:	de bf       	out	0x3e, r29	; 62
     256:	0f be       	out	0x3f, r0	; 63
     258:	cd bf       	out	0x3d, r28	; 61
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <__vector_24>:

ISR(ADC_vect){
     260:	1f 92       	push	r1
     262:	0f 92       	push	r0
     264:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     268:	0f 92       	push	r0
     26a:	11 24       	eor	r1, r1
     26c:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
     270:	0f 92       	push	r0
     272:	2f 93       	push	r18
     274:	3f 93       	push	r19
     276:	8f 93       	push	r24
     278:	9f 93       	push	r25
     27a:	ef 93       	push	r30
     27c:	ff 93       	push	r31
     27e:	cf 93       	push	r28
     280:	df 93       	push	r29
     282:	00 d0       	rcall	.+0      	; 0x284 <__vector_24+0x24>
     284:	cd b7       	in	r28, 0x3d	; 61
     286:	de b7       	in	r29, 0x3e	; 62
    // Pull data from AD conversion
    uint16_t res = ADC;
     288:	88 e7       	ldi	r24, 0x78	; 120
     28a:	90 e0       	ldi	r25, 0x00	; 0
     28c:	fc 01       	movw	r30, r24
     28e:	80 81       	ld	r24, Z
     290:	91 81       	ldd	r25, Z+1	; 0x01
     292:	9a 83       	std	Y+2, r25	; 0x02
     294:	89 83       	std	Y+1, r24	; 0x01
#ifdef DEBUG_LEDS_ADC
    Led3_Off();
#endif
    
    // Switch between LM35 and Poti
    switch (ADMUX & (1 << MUX0)) {
     296:	8c e7       	ldi	r24, 0x7C	; 124
     298:	90 e0       	ldi	r25, 0x00	; 0
     29a:	fc 01       	movw	r30, r24
     29c:	80 81       	ld	r24, Z
     29e:	88 2f       	mov	r24, r24
     2a0:	90 e0       	ldi	r25, 0x00	; 0
     2a2:	81 70       	andi	r24, 0x01	; 1
     2a4:	99 27       	eor	r25, r25
     2a6:	00 97       	sbiw	r24, 0x00	; 0
     2a8:	19 f0       	breq	.+6      	; 0x2b0 <__vector_24+0x50>
     2aa:	01 97       	sbiw	r24, 0x01	; 1
     2ac:	b9 f1       	breq	.+110    	; 0x31c <__vector_24+0xbc>
#endif
            }
            break;
            
        default:
            break;
     2ae:	63 c0       	rjmp	.+198    	; 0x376 <__vector_24+0x116>
    
    // Switch between LM35 and Poti
    switch (ADMUX & (1 << MUX0)) {
        case 0: // LM35
            
            if (index_LM35 == 42) {
     2b0:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     2b4:	8a 32       	cpi	r24, 0x2A	; 42
     2b6:	19 f4       	brne	.+6      	; 0x2be <__vector_24+0x5e>
                // Trash first conversion
                index_LM35 = 0;
     2b8:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__DATA_REGION_ORIGIN__>
                
#ifdef DEBUG_LEDS_ADC
                Led4_Off();
#endif
            }
            break;
     2bc:	5c c0       	rjmp	.+184    	; 0x376 <__vector_24+0x116>
                // Trash first conversion
                index_LM35 = 0;
#ifdef DEBUG_LEDS_ADC
                Led4_On();
#endif
            }else if (index_LM35 >= 0 && index_LM35 <= 7) {
     2be:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     2c2:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     2c6:	88 30       	cpi	r24, 0x08	; 8
     2c8:	98 f4       	brcc	.+38     	; 0x2f0 <__vector_24+0x90>
                // Store 8 AD conversions in the Array
                LM35_Array[index_LM35] = res;
     2ca:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     2ce:	88 2f       	mov	r24, r24
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	88 0f       	add	r24, r24
     2d4:	99 1f       	adc	r25, r25
     2d6:	8a 5e       	subi	r24, 0xEA	; 234
     2d8:	9e 4f       	sbci	r25, 0xFE	; 254
     2da:	29 81       	ldd	r18, Y+1	; 0x01
     2dc:	3a 81       	ldd	r19, Y+2	; 0x02
     2de:	fc 01       	movw	r30, r24
     2e0:	31 83       	std	Z+1, r19	; 0x01
     2e2:	20 83       	st	Z, r18
                index_LM35++;
     2e4:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
     2e8:	8f 5f       	subi	r24, 0xFF	; 255
     2ea:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
                
#ifdef DEBUG_LEDS_ADC
                Led4_Off();
#endif
            }
            break;
     2ee:	43 c0       	rjmp	.+134    	; 0x376 <__vector_24+0x116>
                // Store 8 AD conversions in the Array
                LM35_Array[index_LM35] = res;
                index_LM35++;
            }else {
                // Switch to Poti
                ADMUX &= ~(30); // Set MUX1..4 to 0
     2f0:	8c e7       	ldi	r24, 0x7C	; 124
     2f2:	90 e0       	ldi	r25, 0x00	; 0
     2f4:	2c e7       	ldi	r18, 0x7C	; 124
     2f6:	30 e0       	ldi	r19, 0x00	; 0
     2f8:	f9 01       	movw	r30, r18
     2fa:	20 81       	ld	r18, Z
     2fc:	21 7e       	andi	r18, 0xE1	; 225
     2fe:	fc 01       	movw	r30, r24
     300:	20 83       	st	Z, r18
                ADMUX |= (1 << MUX0);
     302:	8c e7       	ldi	r24, 0x7C	; 124
     304:	90 e0       	ldi	r25, 0x00	; 0
     306:	2c e7       	ldi	r18, 0x7C	; 124
     308:	30 e0       	ldi	r19, 0x00	; 0
     30a:	f9 01       	movw	r30, r18
     30c:	20 81       	ld	r18, Z
     30e:	21 60       	ori	r18, 0x01	; 1
     310:	fc 01       	movw	r30, r24
     312:	20 83       	st	Z, r18
                
                // Set index to default value, so that the first conversion will be trashed
                index_LM35 = 42;
     314:	8a e2       	ldi	r24, 0x2A	; 42
     316:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
                
#ifdef DEBUG_LEDS_ADC
                Led4_Off();
#endif
            }
            break;
     31a:	2d c0       	rjmp	.+90     	; 0x376 <__vector_24+0x116>
            
        case 1: // Poti
            if (index_Poti == 42) { // Trash first conversion
     31c:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <index_Poti>
     320:	8a 32       	cpi	r24, 0x2A	; 42
     322:	19 f4       	brne	.+6      	; 0x32a <__vector_24+0xca>
#ifdef DEBUG_LEDS_ADC
                Led5_On();
#endif
                index_Poti = 0;
     324:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <index_Poti>
                
#ifdef DEBUG_LEDS_ADC
                Led5_Off();
#endif
            }
            break;
     328:	25 c0       	rjmp	.+74     	; 0x374 <__vector_24+0x114>
            if (index_Poti == 42) { // Trash first conversion
#ifdef DEBUG_LEDS_ADC
                Led5_On();
#endif
                index_Poti = 0;
            }else if (index_Poti >= 0 && index_Poti <= 7) {
     32a:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <index_Poti>
     32e:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <index_Poti>
     332:	88 30       	cpi	r24, 0x08	; 8
     334:	98 f4       	brcc	.+38     	; 0x35c <__vector_24+0xfc>
                // Store 8 AD conversions in the Array
                Poti_Array[index_Poti] = res;
     336:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <index_Poti>
     33a:	88 2f       	mov	r24, r24
     33c:	90 e0       	ldi	r25, 0x00	; 0
     33e:	88 0f       	add	r24, r24
     340:	99 1f       	adc	r25, r25
     342:	8a 5d       	subi	r24, 0xDA	; 218
     344:	9e 4f       	sbci	r25, 0xFE	; 254
     346:	29 81       	ldd	r18, Y+1	; 0x01
     348:	3a 81       	ldd	r19, Y+2	; 0x02
     34a:	fc 01       	movw	r30, r24
     34c:	31 83       	std	Z+1, r19	; 0x01
     34e:	20 83       	st	Z, r18
                index_Poti++;
     350:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <index_Poti>
     354:	8f 5f       	subi	r24, 0xFF	; 255
     356:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <index_Poti>
                
#ifdef DEBUG_LEDS_ADC
                Led5_Off();
#endif
            }
            break;
     35a:	0c c0       	rjmp	.+24     	; 0x374 <__vector_24+0x114>
                // Store 8 AD conversions in the Array
                Poti_Array[index_Poti] = res;
                index_Poti++;
            }else {
                // Switch to LM35
                ADMUX &= ~(31); // Set MUX0..4 to 0
     35c:	8c e7       	ldi	r24, 0x7C	; 124
     35e:	90 e0       	ldi	r25, 0x00	; 0
     360:	2c e7       	ldi	r18, 0x7C	; 124
     362:	30 e0       	ldi	r19, 0x00	; 0
     364:	f9 01       	movw	r30, r18
     366:	20 81       	ld	r18, Z
     368:	20 7e       	andi	r18, 0xE0	; 224
     36a:	fc 01       	movw	r30, r24
     36c:	20 83       	st	Z, r18
                
                // Set index to default value, so that the first conversion will be trashed
                index_Poti = 42;
     36e:	8a e2       	ldi	r24, 0x2A	; 42
     370:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <index_Poti>
                
#ifdef DEBUG_LEDS_ADC
                Led5_Off();
#endif
            }
            break;
     374:	00 00       	nop
#ifdef DEBUG_LEDS_ADC
    Led3_On();
#endif
    
    // Trigger next conversion
    ADCSRA |= (1 << ADSC) | (1 << ADIE);
     376:	8a e7       	ldi	r24, 0x7A	; 122
     378:	90 e0       	ldi	r25, 0x00	; 0
     37a:	2a e7       	ldi	r18, 0x7A	; 122
     37c:	30 e0       	ldi	r19, 0x00	; 0
     37e:	f9 01       	movw	r30, r18
     380:	20 81       	ld	r18, Z
     382:	28 64       	ori	r18, 0x48	; 72
     384:	fc 01       	movw	r30, r24
     386:	20 83       	st	Z, r18
}
     388:	00 00       	nop
     38a:	0f 90       	pop	r0
     38c:	0f 90       	pop	r0
     38e:	df 91       	pop	r29
     390:	cf 91       	pop	r28
     392:	ff 91       	pop	r31
     394:	ef 91       	pop	r30
     396:	9f 91       	pop	r25
     398:	8f 91       	pop	r24
     39a:	3f 91       	pop	r19
     39c:	2f 91       	pop	r18
     39e:	0f 90       	pop	r0
     3a0:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
     3a4:	0f 90       	pop	r0
     3a6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     3aa:	0f 90       	pop	r0
     3ac:	1f 90       	pop	r1
     3ae:	18 95       	reti

000003b0 <Led_init>:
void Led6_On(void) {
    PORTB |= (1 << 2);
}
void Led6_Off(void) {
    PORTB &= ~(1 << 2);
}
     3b0:	cf 93       	push	r28
     3b2:	df 93       	push	r29
     3b4:	1f 92       	push	r1
     3b6:	cd b7       	in	r28, 0x3d	; 61
     3b8:	de b7       	in	r29, 0x3e	; 62
     3ba:	89 83       	std	Y+1, r24	; 0x01
     3bc:	84 e2       	ldi	r24, 0x24	; 36
     3be:	90 e0       	ldi	r25, 0x00	; 0
     3c0:	2f ef       	ldi	r18, 0xFF	; 255
     3c2:	fc 01       	movw	r30, r24
     3c4:	20 83       	st	Z, r18
     3c6:	85 e2       	ldi	r24, 0x25	; 37
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	fc 01       	movw	r30, r24
     3cc:	10 82       	st	Z, r1
     3ce:	89 81       	ldd	r24, Y+1	; 0x01
     3d0:	88 23       	and	r24, r24
     3d2:	91 f0       	breq	.+36     	; 0x3f8 <Led_init+0x48>
     3d4:	8a e2       	ldi	r24, 0x2A	; 42
     3d6:	90 e0       	ldi	r25, 0x00	; 0
     3d8:	2a e2       	ldi	r18, 0x2A	; 42
     3da:	30 e0       	ldi	r19, 0x00	; 0
     3dc:	f9 01       	movw	r30, r18
     3de:	20 81       	ld	r18, Z
     3e0:	2f 61       	ori	r18, 0x1F	; 31
     3e2:	fc 01       	movw	r30, r24
     3e4:	20 83       	st	Z, r18
     3e6:	8b e2       	ldi	r24, 0x2B	; 43
     3e8:	90 e0       	ldi	r25, 0x00	; 0
     3ea:	2b e2       	ldi	r18, 0x2B	; 43
     3ec:	30 e0       	ldi	r19, 0x00	; 0
     3ee:	f9 01       	movw	r30, r18
     3f0:	20 81       	ld	r18, Z
     3f2:	20 7e       	andi	r18, 0xE0	; 224
     3f4:	fc 01       	movw	r30, r24
     3f6:	20 83       	st	Z, r18
     3f8:	00 00       	nop
     3fa:	0f 90       	pop	r0
     3fc:	df 91       	pop	r29
     3fe:	cf 91       	pop	r28
     400:	08 95       	ret

00000402 <Led1_On>:
     402:	cf 93       	push	r28
     404:	df 93       	push	r29
     406:	cd b7       	in	r28, 0x3d	; 61
     408:	de b7       	in	r29, 0x3e	; 62
     40a:	85 e2       	ldi	r24, 0x25	; 37
     40c:	90 e0       	ldi	r25, 0x00	; 0
     40e:	25 e2       	ldi	r18, 0x25	; 37
     410:	30 e0       	ldi	r19, 0x00	; 0
     412:	f9 01       	movw	r30, r18
     414:	20 81       	ld	r18, Z
     416:	20 68       	ori	r18, 0x80	; 128
     418:	fc 01       	movw	r30, r24
     41a:	20 83       	st	Z, r18
     41c:	00 00       	nop
     41e:	df 91       	pop	r29
     420:	cf 91       	pop	r28
     422:	08 95       	ret

00000424 <Led1_Off>:
     424:	cf 93       	push	r28
     426:	df 93       	push	r29
     428:	cd b7       	in	r28, 0x3d	; 61
     42a:	de b7       	in	r29, 0x3e	; 62
     42c:	85 e2       	ldi	r24, 0x25	; 37
     42e:	90 e0       	ldi	r25, 0x00	; 0
     430:	25 e2       	ldi	r18, 0x25	; 37
     432:	30 e0       	ldi	r19, 0x00	; 0
     434:	f9 01       	movw	r30, r18
     436:	20 81       	ld	r18, Z
     438:	2f 77       	andi	r18, 0x7F	; 127
     43a:	fc 01       	movw	r30, r24
     43c:	20 83       	st	Z, r18
     43e:	00 00       	nop
     440:	df 91       	pop	r29
     442:	cf 91       	pop	r28
     444:	08 95       	ret

00000446 <Led2_On>:
     446:	cf 93       	push	r28
     448:	df 93       	push	r29
     44a:	cd b7       	in	r28, 0x3d	; 61
     44c:	de b7       	in	r29, 0x3e	; 62
     44e:	85 e2       	ldi	r24, 0x25	; 37
     450:	90 e0       	ldi	r25, 0x00	; 0
     452:	25 e2       	ldi	r18, 0x25	; 37
     454:	30 e0       	ldi	r19, 0x00	; 0
     456:	f9 01       	movw	r30, r18
     458:	20 81       	ld	r18, Z
     45a:	20 64       	ori	r18, 0x40	; 64
     45c:	fc 01       	movw	r30, r24
     45e:	20 83       	st	Z, r18
     460:	00 00       	nop
     462:	df 91       	pop	r29
     464:	cf 91       	pop	r28
     466:	08 95       	ret

00000468 <Led2_Off>:
     468:	cf 93       	push	r28
     46a:	df 93       	push	r29
     46c:	cd b7       	in	r28, 0x3d	; 61
     46e:	de b7       	in	r29, 0x3e	; 62
     470:	85 e2       	ldi	r24, 0x25	; 37
     472:	90 e0       	ldi	r25, 0x00	; 0
     474:	25 e2       	ldi	r18, 0x25	; 37
     476:	30 e0       	ldi	r19, 0x00	; 0
     478:	f9 01       	movw	r30, r18
     47a:	20 81       	ld	r18, Z
     47c:	2f 7b       	andi	r18, 0xBF	; 191
     47e:	fc 01       	movw	r30, r24
     480:	20 83       	st	Z, r18
     482:	00 00       	nop
     484:	df 91       	pop	r29
     486:	cf 91       	pop	r28
     488:	08 95       	ret

0000048a <Led7_On>:

/**
led7 - ioB1
*/
void Led7_On(void) {
     48a:	cf 93       	push	r28
     48c:	df 93       	push	r29
     48e:	cd b7       	in	r28, 0x3d	; 61
     490:	de b7       	in	r29, 0x3e	; 62
    PORTB |= (1 << 1);
     492:	85 e2       	ldi	r24, 0x25	; 37
     494:	90 e0       	ldi	r25, 0x00	; 0
     496:	25 e2       	ldi	r18, 0x25	; 37
     498:	30 e0       	ldi	r19, 0x00	; 0
     49a:	f9 01       	movw	r30, r18
     49c:	20 81       	ld	r18, Z
     49e:	22 60       	ori	r18, 0x02	; 2
     4a0:	fc 01       	movw	r30, r24
     4a2:	20 83       	st	Z, r18
}
     4a4:	00 00       	nop
     4a6:	df 91       	pop	r29
     4a8:	cf 91       	pop	r28
     4aa:	08 95       	ret

000004ac <Led7_Off>:
void Led7_Off(void) {
     4ac:	cf 93       	push	r28
     4ae:	df 93       	push	r29
     4b0:	cd b7       	in	r28, 0x3d	; 61
     4b2:	de b7       	in	r29, 0x3e	; 62
    PORTB &= ~(1 << 1);
     4b4:	85 e2       	ldi	r24, 0x25	; 37
     4b6:	90 e0       	ldi	r25, 0x00	; 0
     4b8:	25 e2       	ldi	r18, 0x25	; 37
     4ba:	30 e0       	ldi	r19, 0x00	; 0
     4bc:	f9 01       	movw	r30, r18
     4be:	20 81       	ld	r18, Z
     4c0:	2d 7f       	andi	r18, 0xFD	; 253
     4c2:	fc 01       	movw	r30, r24
     4c4:	20 83       	st	Z, r18
}
     4c6:	00 00       	nop
     4c8:	df 91       	pop	r29
     4ca:	cf 91       	pop	r28
     4cc:	08 95       	ret

000004ce <Led8_On>:

/**
led8 - ioB0
*/
void Led8_On(void) {
     4ce:	cf 93       	push	r28
     4d0:	df 93       	push	r29
     4d2:	cd b7       	in	r28, 0x3d	; 61
     4d4:	de b7       	in	r29, 0x3e	; 62
    PORTB |= (1 << 0);
     4d6:	85 e2       	ldi	r24, 0x25	; 37
     4d8:	90 e0       	ldi	r25, 0x00	; 0
     4da:	25 e2       	ldi	r18, 0x25	; 37
     4dc:	30 e0       	ldi	r19, 0x00	; 0
     4de:	f9 01       	movw	r30, r18
     4e0:	20 81       	ld	r18, Z
     4e2:	21 60       	ori	r18, 0x01	; 1
     4e4:	fc 01       	movw	r30, r24
     4e6:	20 83       	st	Z, r18
}
     4e8:	00 00       	nop
     4ea:	df 91       	pop	r29
     4ec:	cf 91       	pop	r28
     4ee:	08 95       	ret

000004f0 <Led8_Off>:
void Led8_Off(void) {
     4f0:	cf 93       	push	r28
     4f2:	df 93       	push	r29
     4f4:	cd b7       	in	r28, 0x3d	; 61
     4f6:	de b7       	in	r29, 0x3e	; 62
    PORTB &= ~(1 << 0);
     4f8:	85 e2       	ldi	r24, 0x25	; 37
     4fa:	90 e0       	ldi	r25, 0x00	; 0
     4fc:	25 e2       	ldi	r18, 0x25	; 37
     4fe:	30 e0       	ldi	r19, 0x00	; 0
     500:	f9 01       	movw	r30, r18
     502:	20 81       	ld	r18, Z
     504:	2e 7f       	andi	r18, 0xFE	; 254
     506:	fc 01       	movw	r30, r24
     508:	20 83       	st	Z, r18
}
     50a:	00 00       	nop
     50c:	df 91       	pop	r29
     50e:	cf 91       	pop	r28
     510:	08 95       	ret

00000512 <Taster_init>:
 ---------------------
 - DDR Reg has to be set to 0
 - PORT Reg has to be set to 1
 -> Pin is input with pull-up
 */
void Taster_init() {
     512:	cf 93       	push	r28
     514:	df 93       	push	r29
     516:	cd b7       	in	r28, 0x3d	; 61
     518:	de b7       	in	r29, 0x3e	; 62
    
    // set to inputs
    DDRC &= ~(1 << 2);
     51a:	87 e2       	ldi	r24, 0x27	; 39
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	27 e2       	ldi	r18, 0x27	; 39
     520:	30 e0       	ldi	r19, 0x00	; 0
     522:	f9 01       	movw	r30, r18
     524:	20 81       	ld	r18, Z
     526:	2b 7f       	andi	r18, 0xFB	; 251
     528:	fc 01       	movw	r30, r24
     52a:	20 83       	st	Z, r18
    DDRD &= ~( (1 << 7) | (1 << 6) | (1 << 5) );
     52c:	8a e2       	ldi	r24, 0x2A	; 42
     52e:	90 e0       	ldi	r25, 0x00	; 0
     530:	2a e2       	ldi	r18, 0x2A	; 42
     532:	30 e0       	ldi	r19, 0x00	; 0
     534:	f9 01       	movw	r30, r18
     536:	20 81       	ld	r18, Z
     538:	2f 71       	andi	r18, 0x1F	; 31
     53a:	fc 01       	movw	r30, r24
     53c:	20 83       	st	Z, r18
    
    // enable pull-up
    PORTC |= (1 << 2);
     53e:	88 e2       	ldi	r24, 0x28	; 40
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	28 e2       	ldi	r18, 0x28	; 40
     544:	30 e0       	ldi	r19, 0x00	; 0
     546:	f9 01       	movw	r30, r18
     548:	20 81       	ld	r18, Z
     54a:	24 60       	ori	r18, 0x04	; 4
     54c:	fc 01       	movw	r30, r24
     54e:	20 83       	st	Z, r18
    PORTD |= (1 << 7) | (1 << 6) | (1 << 5);
     550:	8b e2       	ldi	r24, 0x2B	; 43
     552:	90 e0       	ldi	r25, 0x00	; 0
     554:	2b e2       	ldi	r18, 0x2B	; 43
     556:	30 e0       	ldi	r19, 0x00	; 0
     558:	f9 01       	movw	r30, r18
     55a:	20 81       	ld	r18, Z
     55c:	20 6e       	ori	r18, 0xE0	; 224
     55e:	fc 01       	movw	r30, r24
     560:	20 83       	st	Z, r18
}
     562:	00 00       	nop
     564:	df 91       	pop	r29
     566:	cf 91       	pop	r28
     568:	08 95       	ret

0000056a <main>:
#include <avr/interrupt.h>
#include "adc/adc.h"

#define CLK_F_MHZ 16

int main(void) {
     56a:	cf 93       	push	r28
     56c:	df 93       	push	r29
     56e:	cd b7       	in	r28, 0x3d	; 61
     570:	de b7       	in	r29, 0x3e	; 62
     572:	cb 57       	subi	r28, 0x7B	; 123
     574:	d1 09       	sbc	r29, r1
     576:	0f b6       	in	r0, 0x3f	; 63
     578:	f8 94       	cli
     57a:	de bf       	out	0x3e, r29	; 62
     57c:	0f be       	out	0x3f, r0	; 63
     57e:	cd bf       	out	0x3d, r28	; 61
	
    cli();
     580:	f8 94       	cli
    Led_init(0);	// Don't set LEDs at PORTD
     582:	80 e0       	ldi	r24, 0x00	; 0
     584:	15 df       	rcall	.-470    	; 0x3b0 <Led_init>
	Taster_init();
     586:	c5 df       	rcall	.-118    	; 0x512 <Taster_init>
    Timer_init(CLK_F_MHZ); // Init timer with 16MHZ clock
     588:	80 e1       	ldi	r24, 0x10	; 16
     58a:	7e d1       	rcall	.+764    	; 0x888 <Timer_init>
    Timer2_init(CLK_F_MHZ); // Init timer with 16MHZ clock
     58c:	80 e1       	ldi	r24, 0x10	; 16
     58e:	f4 d0       	rcall	.+488    	; 0x778 <Timer2_init>
	uart_init_isr();
     590:	6b d3       	rcall	.+1750   	; 0xc68 <uart_init_isr>
     592:	9b dd       	rcall	.-1226   	; 0xca <adc_init>
    adc_init();
     594:	78 94       	sei
     596:	85 d1       	rcall	.+778    	; 0x8a2 <Timer_getTick>
	sei();
     598:	9a 83       	std	Y+2, r25	; 0x02
    
    uint16_t timeVarMain = Timer_getTick();
     59a:	89 83       	std	Y+1, r24	; 0x01
     59c:	22 e3       	ldi	r18, 0x32	; 50
     59e:	ce 01       	movw	r24, r28
     5a0:	09 96       	adiw	r24, 0x09	; 9
    char data_s;
    char data[50] = {0};
     5a2:	fc 01       	movw	r30, r24
     5a4:	32 2f       	mov	r19, r18
     5a6:	11 92       	st	Z+, r1
     5a8:	3a 95       	dec	r19
     5aa:	e9 f7       	brne	.-6      	; 0x5a6 <main+0x3c>
     5ac:	1c 82       	std	Y+4, r1	; 0x04
     5ae:	1b 82       	std	Y+3, r1	; 0x03
    int isafd = 0;
     5b0:	1e 82       	std	Y+6, r1	; 0x06
     5b2:	1d 82       	std	Y+5, r1	; 0x05
	char str[65];
    uint16_t Poti = 0;
     5b4:	76 d1       	rcall	.+748    	; 0x8a2 <Timer_getTick>
     5b6:	9c 01       	movw	r18, r24
	
    while (1) {
        
        if((Timer_getTick() - timeVarMain) >= 500){
     5b8:	89 81       	ldd	r24, Y+1	; 0x01
     5ba:	9a 81       	ldd	r25, Y+2	; 0x02
     5bc:	a9 01       	movw	r20, r18
     5be:	48 1b       	sub	r20, r24
     5c0:	59 0b       	sbc	r21, r25
     5c2:	ca 01       	movw	r24, r20
     5c4:	84 3f       	cpi	r24, 0xF4	; 244
     5c6:	91 40       	sbci	r25, 0x01	; 1
     5c8:	a8 f3       	brcs	.-22     	; 0x5b4 <main+0x4a>
     5ca:	6b d1       	rcall	.+726    	; 0x8a2 <Timer_getTick>
     5cc:	9a 83       	std	Y+2, r25	; 0x02
            timeVarMain = Timer_getTick();
     5ce:	89 83       	std	Y+1, r24	; 0x01
     5d0:	8b 81       	ldd	r24, Y+3	; 0x03
     5d2:	9c 81       	ldd	r25, Y+4	; 0x04
            
            if ( isafd == 0){
     5d4:	89 2b       	or	r24, r25
     5d6:	39 f4       	brne	.+14     	; 0x5e6 <main+0x7c>
     5d8:	14 df       	rcall	.-472    	; 0x402 <Led1_On>
                Led1_On();
     5da:	46 df       	rcall	.-372    	; 0x468 <Led2_Off>
     5dc:	81 e0       	ldi	r24, 0x01	; 1
                Led2_Off();
     5de:	90 e0       	ldi	r25, 0x00	; 0
                isafd = 1;
     5e0:	9c 83       	std	Y+4, r25	; 0x04
     5e2:	8b 83       	std	Y+3, r24	; 0x03
     5e4:	04 c0       	rjmp	.+8      	; 0x5ee <main+0x84>
     5e6:	1e df       	rcall	.-452    	; 0x424 <Led1_Off>
            }else  {
                Led1_Off();
     5e8:	2e df       	rcall	.-420    	; 0x446 <Led2_On>
     5ea:	1c 82       	std	Y+4, r1	; 0x04
                Led2_On();
     5ec:	1b 82       	std	Y+3, r1	; 0x03
     5ee:	87 dd       	rcall	.-1266   	; 0xfe <adc_get_LM35>
                isafd = 0;
     5f0:	98 87       	std	Y+8, r25	; 0x08
     5f2:	8f 83       	std	Y+7, r24	; 0x07
            }
            
            uint16_t LM35 = adc_get_LM35();
     5f4:	eb dd       	rcall	.-1066   	; 0x1cc <adc_get_Poti>
     5f6:	9e 83       	std	Y+6, r25	; 0x06
     5f8:	8d 83       	std	Y+5, r24	; 0x05
     5fa:	f8 94       	cli
            Poti = adc_get_Poti();
     5fc:	88 85       	ldd	r24, Y+8	; 0x08
     5fe:	8f 93       	push	r24
     600:	8f 81       	ldd	r24, Y+7	; 0x07
     602:	8f 93       	push	r24
            
            
            cli();
     604:	82 e0       	ldi	r24, 0x02	; 2
            sprintf(str, "Temp: %d\n", LM35);
     606:	91 e0       	ldi	r25, 0x01	; 1
     608:	89 2f       	mov	r24, r25
     60a:	8f 93       	push	r24
     60c:	82 e0       	ldi	r24, 0x02	; 2
     60e:	91 e0       	ldi	r25, 0x01	; 1
     610:	8f 93       	push	r24
     612:	ce 01       	movw	r24, r28
     614:	cb 96       	adiw	r24, 0x3b	; 59
     616:	29 2f       	mov	r18, r25
     618:	2f 93       	push	r18
     61a:	8f 93       	push	r24
     61c:	37 d5       	rcall	.+2670   	; 0x108c <sprintf>
     61e:	0f 90       	pop	r0
     620:	0f 90       	pop	r0
     622:	0f 90       	pop	r0
     624:	0f 90       	pop	r0
     626:	0f 90       	pop	r0
     628:	0f 90       	pop	r0
     62a:	ce 01       	movw	r24, r28
     62c:	cb 96       	adiw	r24, 0x3b	; 59
     62e:	37 d3       	rcall	.+1646   	; 0xc9e <uart_send_isr>
     630:	8e 81       	ldd	r24, Y+6	; 0x06
            uart_send_isr(str);
     632:	8f 93       	push	r24
     634:	8d 81       	ldd	r24, Y+5	; 0x05
     636:	8f 93       	push	r24
            sprintf(str, "Poti: %d\n", Poti);
     638:	8c e0       	ldi	r24, 0x0C	; 12
     63a:	91 e0       	ldi	r25, 0x01	; 1
     63c:	89 2f       	mov	r24, r25
     63e:	8f 93       	push	r24
     640:	8c e0       	ldi	r24, 0x0C	; 12
     642:	91 e0       	ldi	r25, 0x01	; 1
     644:	8f 93       	push	r24
     646:	ce 01       	movw	r24, r28
     648:	cb 96       	adiw	r24, 0x3b	; 59
     64a:	29 2f       	mov	r18, r25
     64c:	2f 93       	push	r18
     64e:	8f 93       	push	r24
     650:	1d d5       	rcall	.+2618   	; 0x108c <sprintf>
     652:	0f 90       	pop	r0
     654:	0f 90       	pop	r0
     656:	0f 90       	pop	r0
     658:	0f 90       	pop	r0
     65a:	0f 90       	pop	r0
     65c:	0f 90       	pop	r0
     65e:	ce 01       	movw	r24, r28
     660:	cb 96       	adiw	r24, 0x3b	; 59
     662:	1d d3       	rcall	.+1594   	; 0xc9e <uart_send_isr>
     664:	78 94       	sei
            uart_send_isr(str);
     666:	a6 cf       	rjmp	.-180    	; 0x5b4 <main+0x4a>

00000668 <Timer_init_withoutStruct>:
     668:	cf 93       	push	r28
     66a:	df 93       	push	r29
     66c:	1f 92       	push	r1
            sei();
     66e:	cd b7       	in	r28, 0x3d	; 61
            }
        }*/
        
        //trafficLight(0);
        //playground();
    }
     670:	de b7       	in	r29, 0x3e	; 62
    TIMSK0 &= ~(1 << OCIE0B);   // disable Output Compare Match B Interrupt
    TIMSK0 |= (1 << OCIE0A);    // enable Output Compare Match A Interrupt
    TIMSK0 &= ~(1 << TOIE0);    // disable timer overflow interrupt
}

void Timer_init_withoutStruct(uint8_t clockFreqMhz) {
     672:	89 83       	std	Y+1, r24	; 0x01
    // datasheet page 97
    // set mode to clear timer on compare (CTC)
    TCCR0B &= ~(1 << WGM02);
     674:	85 e4       	ldi	r24, 0x45	; 69
     676:	90 e0       	ldi	r25, 0x00	; 0
     678:	25 e4       	ldi	r18, 0x45	; 69
     67a:	30 e0       	ldi	r19, 0x00	; 0
     67c:	f9 01       	movw	r30, r18
     67e:	20 81       	ld	r18, Z
     680:	27 7f       	andi	r18, 0xF7	; 247
     682:	fc 01       	movw	r30, r24
     684:	20 83       	st	Z, r18
    TCCR0A |= (1 << WGM01);
     686:	84 e4       	ldi	r24, 0x44	; 68
     688:	90 e0       	ldi	r25, 0x00	; 0
     68a:	24 e4       	ldi	r18, 0x44	; 68
     68c:	30 e0       	ldi	r19, 0x00	; 0
     68e:	f9 01       	movw	r30, r18
     690:	20 81       	ld	r18, Z
     692:	22 60       	ori	r18, 0x02	; 2
     694:	fc 01       	movw	r30, r24
     696:	20 83       	st	Z, r18
    TCCR0A &= ~(1 << WGM00);
     698:	84 e4       	ldi	r24, 0x44	; 68
     69a:	90 e0       	ldi	r25, 0x00	; 0
     69c:	24 e4       	ldi	r18, 0x44	; 68
     69e:	30 e0       	ldi	r19, 0x00	; 0
     6a0:	f9 01       	movw	r30, r18
     6a2:	20 81       	ld	r18, Z
     6a4:	2e 7f       	andi	r18, 0xFE	; 254
     6a6:	fc 01       	movw	r30, r24
     6a8:	20 83       	st	Z, r18
    
    
    switch (clockFreqMhz) {
     6aa:	89 81       	ldd	r24, Y+1	; 0x01
     6ac:	88 2f       	mov	r24, r24
     6ae:	90 e0       	ldi	r25, 0x00	; 0
     6b0:	40 97       	sbiw	r24, 0x10	; 16
     6b2:	09 f5       	brne	.+66     	; 0x6f6 <Timer_init_withoutStruct+0x8e>
        case 16:
            // extern osc (16 MHZ)
            
            // set OCR0A-reg (top value of timer)
            OCR0A = COMPA_VAL-1;   // dez 249; range 0 - 249 -> 250 cycles till interrupt
     6b4:	87 e4       	ldi	r24, 0x47	; 71
     6b6:	90 e0       	ldi	r25, 0x00	; 0
     6b8:	29 ef       	ldi	r18, 0xF9	; 249
     6ba:	fc 01       	movw	r30, r24
     6bc:	20 83       	st	Z, r18
            
            // set prescaler to 1/64
            TCCR0B &= ~(1 << CS02);
     6be:	85 e4       	ldi	r24, 0x45	; 69
     6c0:	90 e0       	ldi	r25, 0x00	; 0
     6c2:	25 e4       	ldi	r18, 0x45	; 69
     6c4:	30 e0       	ldi	r19, 0x00	; 0
     6c6:	f9 01       	movw	r30, r18
     6c8:	20 81       	ld	r18, Z
     6ca:	2b 7f       	andi	r18, 0xFB	; 251
     6cc:	fc 01       	movw	r30, r24
     6ce:	20 83       	st	Z, r18
            TCCR0B |= (1 << CS01);
     6d0:	85 e4       	ldi	r24, 0x45	; 69
     6d2:	90 e0       	ldi	r25, 0x00	; 0
     6d4:	25 e4       	ldi	r18, 0x45	; 69
     6d6:	30 e0       	ldi	r19, 0x00	; 0
     6d8:	f9 01       	movw	r30, r18
     6da:	20 81       	ld	r18, Z
     6dc:	22 60       	ori	r18, 0x02	; 2
     6de:	fc 01       	movw	r30, r24
     6e0:	20 83       	st	Z, r18
            TCCR0B |= (1 << CS00);
     6e2:	85 e4       	ldi	r24, 0x45	; 69
     6e4:	90 e0       	ldi	r25, 0x00	; 0
     6e6:	25 e4       	ldi	r18, 0x45	; 69
     6e8:	30 e0       	ldi	r19, 0x00	; 0
     6ea:	f9 01       	movw	r30, r18
     6ec:	20 81       	ld	r18, Z
     6ee:	21 60       	ori	r18, 0x01	; 1
     6f0:	fc 01       	movw	r30, r24
     6f2:	20 83       	st	Z, r18
            break;
     6f4:	21 c0       	rjmp	.+66     	; 0x738 <Timer_init_withoutStruct+0xd0>
            
        default:
            // inter osc (8 MHZ divided by 8 -> 1 MHZ clock)
            
            // set OCR0A-reg (top value of timer)
            OCR0A = COMPA_VAL_8MHZ-1;   // dez 124; range 0 - 124 -> 125 cycles till interrupt
     6f6:	87 e4       	ldi	r24, 0x47	; 71
     6f8:	90 e0       	ldi	r25, 0x00	; 0
     6fa:	2c e7       	ldi	r18, 0x7C	; 124
     6fc:	fc 01       	movw	r30, r24
     6fe:	20 83       	st	Z, r18
            
            // set prescaler to 1/8
            TCCR0B &= ~(1 << CS02);
     700:	85 e4       	ldi	r24, 0x45	; 69
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	25 e4       	ldi	r18, 0x45	; 69
     706:	30 e0       	ldi	r19, 0x00	; 0
     708:	f9 01       	movw	r30, r18
     70a:	20 81       	ld	r18, Z
     70c:	2b 7f       	andi	r18, 0xFB	; 251
     70e:	fc 01       	movw	r30, r24
     710:	20 83       	st	Z, r18
            TCCR0B |= (1 << CS01);
     712:	85 e4       	ldi	r24, 0x45	; 69
     714:	90 e0       	ldi	r25, 0x00	; 0
     716:	25 e4       	ldi	r18, 0x45	; 69
     718:	30 e0       	ldi	r19, 0x00	; 0
     71a:	f9 01       	movw	r30, r18
     71c:	20 81       	ld	r18, Z
     71e:	22 60       	ori	r18, 0x02	; 2
     720:	fc 01       	movw	r30, r24
     722:	20 83       	st	Z, r18
            TCCR0B &= ~(1 << CS00);
     724:	85 e4       	ldi	r24, 0x45	; 69
     726:	90 e0       	ldi	r25, 0x00	; 0
     728:	25 e4       	ldi	r18, 0x45	; 69
     72a:	30 e0       	ldi	r19, 0x00	; 0
     72c:	f9 01       	movw	r30, r18
     72e:	20 81       	ld	r18, Z
     730:	2e 7f       	andi	r18, 0xFE	; 254
     732:	fc 01       	movw	r30, r24
     734:	20 83       	st	Z, r18
            break;
     736:	00 00       	nop
    }
    
    TIMSK0 &= ~(1 << OCIE0B);   // disable Output Compare Match B Interrupt
     738:	8e e6       	ldi	r24, 0x6E	; 110
     73a:	90 e0       	ldi	r25, 0x00	; 0
     73c:	2e e6       	ldi	r18, 0x6E	; 110
     73e:	30 e0       	ldi	r19, 0x00	; 0
     740:	f9 01       	movw	r30, r18
     742:	20 81       	ld	r18, Z
     744:	2b 7f       	andi	r18, 0xFB	; 251
     746:	fc 01       	movw	r30, r24
     748:	20 83       	st	Z, r18
    TIMSK0 |= (1 << OCIE0A);    // enable Output Compare Match A Interrupt
     74a:	8e e6       	ldi	r24, 0x6E	; 110
     74c:	90 e0       	ldi	r25, 0x00	; 0
     74e:	2e e6       	ldi	r18, 0x6E	; 110
     750:	30 e0       	ldi	r19, 0x00	; 0
     752:	f9 01       	movw	r30, r18
     754:	20 81       	ld	r18, Z
     756:	22 60       	ori	r18, 0x02	; 2
     758:	fc 01       	movw	r30, r24
     75a:	20 83       	st	Z, r18
    TIMSK0 &= ~(1 << TOIE0);    // disable timer overflow interrupt
     75c:	8e e6       	ldi	r24, 0x6E	; 110
     75e:	90 e0       	ldi	r25, 0x00	; 0
     760:	2e e6       	ldi	r18, 0x6E	; 110
     762:	30 e0       	ldi	r19, 0x00	; 0
     764:	f9 01       	movw	r30, r18
     766:	20 81       	ld	r18, Z
     768:	2e 7f       	andi	r18, 0xFE	; 254
     76a:	fc 01       	movw	r30, r24
     76c:	20 83       	st	Z, r18
}
     76e:	00 00       	nop
     770:	0f 90       	pop	r0
     772:	df 91       	pop	r29
     774:	cf 91       	pop	r28
     776:	08 95       	ret

00000778 <Timer2_init>:

void Timer2_init(uint8_t clockFreqMhz) {
     778:	cf 93       	push	r28
     77a:	df 93       	push	r29
     77c:	1f 92       	push	r1
     77e:	cd b7       	in	r28, 0x3d	; 61
     780:	de b7       	in	r29, 0x3e	; 62
     782:	89 83       	std	Y+1, r24	; 0x01
    // datasheet page 97
    // set mode to clear timer on compare (CTC)
    TCCR2B &= ~(1 << WGM02);
     784:	81 eb       	ldi	r24, 0xB1	; 177
     786:	90 e0       	ldi	r25, 0x00	; 0
     788:	21 eb       	ldi	r18, 0xB1	; 177
     78a:	30 e0       	ldi	r19, 0x00	; 0
     78c:	f9 01       	movw	r30, r18
     78e:	20 81       	ld	r18, Z
     790:	27 7f       	andi	r18, 0xF7	; 247
     792:	fc 01       	movw	r30, r24
     794:	20 83       	st	Z, r18
    TCCR2A |= (1 << WGM01);
     796:	80 eb       	ldi	r24, 0xB0	; 176
     798:	90 e0       	ldi	r25, 0x00	; 0
     79a:	20 eb       	ldi	r18, 0xB0	; 176
     79c:	30 e0       	ldi	r19, 0x00	; 0
     79e:	f9 01       	movw	r30, r18
     7a0:	20 81       	ld	r18, Z
     7a2:	22 60       	ori	r18, 0x02	; 2
     7a4:	fc 01       	movw	r30, r24
     7a6:	20 83       	st	Z, r18
    TCCR2A &= ~(1 << WGM00);
     7a8:	80 eb       	ldi	r24, 0xB0	; 176
     7aa:	90 e0       	ldi	r25, 0x00	; 0
     7ac:	20 eb       	ldi	r18, 0xB0	; 176
     7ae:	30 e0       	ldi	r19, 0x00	; 0
     7b0:	f9 01       	movw	r30, r18
     7b2:	20 81       	ld	r18, Z
     7b4:	2e 7f       	andi	r18, 0xFE	; 254
     7b6:	fc 01       	movw	r30, r24
     7b8:	20 83       	st	Z, r18
    
    
    switch (clockFreqMhz) {
     7ba:	89 81       	ldd	r24, Y+1	; 0x01
     7bc:	88 2f       	mov	r24, r24
     7be:	90 e0       	ldi	r25, 0x00	; 0
     7c0:	40 97       	sbiw	r24, 0x10	; 16
     7c2:	09 f5       	brne	.+66     	; 0x806 <Timer2_init+0x8e>
        case 16:
            // extern osc (16 MHZ)
            
            // set OCR0A-reg (top value of timer)
            OCR2A = T2_COMPA_VAL-1;   // dez 249; range 0 - 249 -> 250 cycles till interrupt
     7c4:	83 eb       	ldi	r24, 0xB3	; 179
     7c6:	90 e0       	ldi	r25, 0x00	; 0
     7c8:	29 ef       	ldi	r18, 0xF9	; 249
     7ca:	fc 01       	movw	r30, r24
     7cc:	20 83       	st	Z, r18
            
            // set prescaler to 1/64
            TCCR2B &= ~(1 << CS02);
     7ce:	81 eb       	ldi	r24, 0xB1	; 177
     7d0:	90 e0       	ldi	r25, 0x00	; 0
     7d2:	21 eb       	ldi	r18, 0xB1	; 177
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	f9 01       	movw	r30, r18
     7d8:	20 81       	ld	r18, Z
     7da:	2b 7f       	andi	r18, 0xFB	; 251
     7dc:	fc 01       	movw	r30, r24
     7de:	20 83       	st	Z, r18
            TCCR2B |= (1 << CS01);
     7e0:	81 eb       	ldi	r24, 0xB1	; 177
     7e2:	90 e0       	ldi	r25, 0x00	; 0
     7e4:	21 eb       	ldi	r18, 0xB1	; 177
     7e6:	30 e0       	ldi	r19, 0x00	; 0
     7e8:	f9 01       	movw	r30, r18
     7ea:	20 81       	ld	r18, Z
     7ec:	22 60       	ori	r18, 0x02	; 2
     7ee:	fc 01       	movw	r30, r24
     7f0:	20 83       	st	Z, r18
            TCCR2B |= (1 << CS00);
     7f2:	81 eb       	ldi	r24, 0xB1	; 177
     7f4:	90 e0       	ldi	r25, 0x00	; 0
     7f6:	21 eb       	ldi	r18, 0xB1	; 177
     7f8:	30 e0       	ldi	r19, 0x00	; 0
     7fa:	f9 01       	movw	r30, r18
     7fc:	20 81       	ld	r18, Z
     7fe:	21 60       	ori	r18, 0x01	; 1
     800:	fc 01       	movw	r30, r24
     802:	20 83       	st	Z, r18
            break;
     804:	21 c0       	rjmp	.+66     	; 0x848 <Timer2_init+0xd0>
            
        default:
            // inter osc (8 MHZ divided by 8 -> 1 MHZ clock)
            
            // set OCR0A-reg (top value of timer)
            OCR2A = T2_COMPA_VAL_8MHZ-1;   // dez 124; range 0 - 124 -> 125 cycles till interrupt
     806:	83 eb       	ldi	r24, 0xB3	; 179
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	2c e7       	ldi	r18, 0x7C	; 124
     80c:	fc 01       	movw	r30, r24
     80e:	20 83       	st	Z, r18
            
            // set prescaler to 1/8
            TCCR2B &= ~(1 << CS02);
     810:	81 eb       	ldi	r24, 0xB1	; 177
     812:	90 e0       	ldi	r25, 0x00	; 0
     814:	21 eb       	ldi	r18, 0xB1	; 177
     816:	30 e0       	ldi	r19, 0x00	; 0
     818:	f9 01       	movw	r30, r18
     81a:	20 81       	ld	r18, Z
     81c:	2b 7f       	andi	r18, 0xFB	; 251
     81e:	fc 01       	movw	r30, r24
     820:	20 83       	st	Z, r18
            TCCR2B |= (1 << CS01);
     822:	81 eb       	ldi	r24, 0xB1	; 177
     824:	90 e0       	ldi	r25, 0x00	; 0
     826:	21 eb       	ldi	r18, 0xB1	; 177
     828:	30 e0       	ldi	r19, 0x00	; 0
     82a:	f9 01       	movw	r30, r18
     82c:	20 81       	ld	r18, Z
     82e:	22 60       	ori	r18, 0x02	; 2
     830:	fc 01       	movw	r30, r24
     832:	20 83       	st	Z, r18
            TCCR2B &= ~(1 << CS00);
     834:	81 eb       	ldi	r24, 0xB1	; 177
     836:	90 e0       	ldi	r25, 0x00	; 0
     838:	21 eb       	ldi	r18, 0xB1	; 177
     83a:	30 e0       	ldi	r19, 0x00	; 0
     83c:	f9 01       	movw	r30, r18
     83e:	20 81       	ld	r18, Z
     840:	2e 7f       	andi	r18, 0xFE	; 254
     842:	fc 01       	movw	r30, r24
     844:	20 83       	st	Z, r18
            break;
     846:	00 00       	nop
    }
    
    TIMSK2 &= ~(1 << OCIE0B);   // disable Output Compare Match B Interrupt
     848:	80 e7       	ldi	r24, 0x70	; 112
     84a:	90 e0       	ldi	r25, 0x00	; 0
     84c:	20 e7       	ldi	r18, 0x70	; 112
     84e:	30 e0       	ldi	r19, 0x00	; 0
     850:	f9 01       	movw	r30, r18
     852:	20 81       	ld	r18, Z
     854:	2b 7f       	andi	r18, 0xFB	; 251
     856:	fc 01       	movw	r30, r24
     858:	20 83       	st	Z, r18
    TIMSK2 |= (1 << OCIE0A);    // enable Output Compare Match A Interrupt
     85a:	80 e7       	ldi	r24, 0x70	; 112
     85c:	90 e0       	ldi	r25, 0x00	; 0
     85e:	20 e7       	ldi	r18, 0x70	; 112
     860:	30 e0       	ldi	r19, 0x00	; 0
     862:	f9 01       	movw	r30, r18
     864:	20 81       	ld	r18, Z
     866:	22 60       	ori	r18, 0x02	; 2
     868:	fc 01       	movw	r30, r24
     86a:	20 83       	st	Z, r18
    TIMSK2 &= ~(1 << TOIE0);    // disable timer overflow interrupt
     86c:	80 e7       	ldi	r24, 0x70	; 112
     86e:	90 e0       	ldi	r25, 0x00	; 0
     870:	20 e7       	ldi	r18, 0x70	; 112
     872:	30 e0       	ldi	r19, 0x00	; 0
     874:	f9 01       	movw	r30, r18
     876:	20 81       	ld	r18, Z
     878:	2e 7f       	andi	r18, 0xFE	; 254
     87a:	fc 01       	movw	r30, r24
     87c:	20 83       	st	Z, r18
}
     87e:	00 00       	nop
     880:	0f 90       	pop	r0
     882:	df 91       	pop	r29
     884:	cf 91       	pop	r28
     886:	08 95       	ret

00000888 <Timer_init>:

void Timer_init(uint8_t clockFreqMhz) {
     888:	cf 93       	push	r28
     88a:	df 93       	push	r29
     88c:	1f 92       	push	r1
     88e:	cd b7       	in	r28, 0x3d	; 61
     890:	de b7       	in	r29, 0x3e	; 62
     892:	89 83       	std	Y+1, r24	; 0x01
    Timer_init_withoutStruct(clockFreqMhz);
     894:	89 81       	ldd	r24, Y+1	; 0x01
     896:	e8 de       	rcall	.-560    	; 0x668 <Timer_init_withoutStruct>
}
     898:	00 00       	nop
     89a:	0f 90       	pop	r0
     89c:	df 91       	pop	r29
     89e:	cf 91       	pop	r28
     8a0:	08 95       	ret

000008a2 <Timer_getTick>:

uint16_t Timer_getTick() {
     8a2:	cf 93       	push	r28
     8a4:	df 93       	push	r29
     8a6:	00 d0       	rcall	.+0      	; 0x8a8 <Timer_getTick+0x6>
     8a8:	cd b7       	in	r28, 0x3d	; 61
     8aa:	de b7       	in	r29, 0x3e	; 62
    // disable Output Compare Match A Interrupt
    TIMSK0 &= ~(1 << OCIE0A);
     8ac:	8e e6       	ldi	r24, 0x6E	; 110
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	2e e6       	ldi	r18, 0x6E	; 110
     8b2:	30 e0       	ldi	r19, 0x00	; 0
     8b4:	f9 01       	movw	r30, r18
     8b6:	20 81       	ld	r18, Z
     8b8:	2d 7f       	andi	r18, 0xFD	; 253
     8ba:	fc 01       	movw	r30, r24
     8bc:	20 83       	st	Z, r18
    
    // store timer_count in a temp int that can't get changed by ISR
    uint16_t temp_timer_count = timer_count;
     8be:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <timer_count>
     8c2:	90 91 37 01 	lds	r25, 0x0137	; 0x800137 <timer_count+0x1>
     8c6:	9a 83       	std	Y+2, r25	; 0x02
     8c8:	89 83       	std	Y+1, r24	; 0x01
    
    // enable Output Compare Match A Interrupt
    TIMSK0 |= (1 << OCIE0A);
     8ca:	8e e6       	ldi	r24, 0x6E	; 110
     8cc:	90 e0       	ldi	r25, 0x00	; 0
     8ce:	2e e6       	ldi	r18, 0x6E	; 110
     8d0:	30 e0       	ldi	r19, 0x00	; 0
     8d2:	f9 01       	movw	r30, r18
     8d4:	20 81       	ld	r18, Z
     8d6:	22 60       	ori	r18, 0x02	; 2
     8d8:	fc 01       	movw	r30, r24
     8da:	20 83       	st	Z, r18

    return temp_timer_count;
     8dc:	89 81       	ldd	r24, Y+1	; 0x01
     8de:	9a 81       	ldd	r25, Y+2	; 0x02
}
     8e0:	0f 90       	pop	r0
     8e2:	0f 90       	pop	r0
     8e4:	df 91       	pop	r29
     8e6:	cf 91       	pop	r28
     8e8:	08 95       	ret

000008ea <__vector_16>:
/**
 Timer compare A interrput:
 - increase timer_count
 - if timer_count is at max of uint16, set it to 0
 */
ISR(TIMER0_COMPA_vect){
     8ea:	1f 92       	push	r1
     8ec:	0f 92       	push	r0
     8ee:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     8f2:	0f 92       	push	r0
     8f4:	11 24       	eor	r1, r1
     8f6:	8f 93       	push	r24
     8f8:	9f 93       	push	r25
     8fa:	cf 93       	push	r28
     8fc:	df 93       	push	r29
     8fe:	cd b7       	in	r28, 0x3d	; 61
     900:	de b7       	in	r29, 0x3e	; 62
    timer_count++;
     902:	80 91 36 01 	lds	r24, 0x0136	; 0x800136 <timer_count>
     906:	90 91 37 01 	lds	r25, 0x0137	; 0x800137 <timer_count+0x1>
     90a:	01 96       	adiw	r24, 0x01	; 1
     90c:	90 93 37 01 	sts	0x0137, r25	; 0x800137 <timer_count+0x1>
     910:	80 93 36 01 	sts	0x0136, r24	; 0x800136 <timer_count>
}
     914:	00 00       	nop
     916:	df 91       	pop	r29
     918:	cf 91       	pop	r28
     91a:	9f 91       	pop	r25
     91c:	8f 91       	pop	r24
     91e:	0f 90       	pop	r0
     920:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     924:	0f 90       	pop	r0
     926:	1f 90       	pop	r1
     928:	18 95       	reti

0000092a <__vector_9>:

volatile uint8_t asdhfjlasdkf = 0;
volatile millisToCountLol = 0;
ISR(TIMER2_COMPA_vect){
     92a:	1f 92       	push	r1
     92c:	0f 92       	push	r0
     92e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     932:	0f 92       	push	r0
     934:	11 24       	eor	r1, r1
     936:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
     93a:	0f 92       	push	r0
     93c:	2f 93       	push	r18
     93e:	3f 93       	push	r19
     940:	4f 93       	push	r20
     942:	5f 93       	push	r21
     944:	6f 93       	push	r22
     946:	7f 93       	push	r23
     948:	8f 93       	push	r24
     94a:	9f 93       	push	r25
     94c:	af 93       	push	r26
     94e:	bf 93       	push	r27
     950:	ef 93       	push	r30
     952:	ff 93       	push	r31
     954:	cf 93       	push	r28
     956:	df 93       	push	r29
     958:	cd b7       	in	r28, 0x3d	; 61
     95a:	de b7       	in	r29, 0x3e	; 62
    if (millisToCountLol >= 500) {
     95c:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <millisToCountLol>
     960:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <millisToCountLol+0x1>
     964:	84 3f       	cpi	r24, 0xF4	; 244
     966:	91 40       	sbci	r25, 0x01	; 1
     968:	9c f0       	brlt	.+38     	; 0x990 <__vector_9+0x66>
        if ( asdhfjlasdkf == 0){
     96a:	80 91 38 01 	lds	r24, 0x0138	; 0x800138 <asdhfjlasdkf>
     96e:	88 23       	and	r24, r24
     970:	31 f4       	brne	.+12     	; 0x97e <__vector_9+0x54>
            Led7_On();
     972:	8b dd       	rcall	.-1258   	; 0x48a <Led7_On>
            Led8_Off();
     974:	bd dd       	rcall	.-1158   	; 0x4f0 <Led8_Off>
     976:	81 e0       	ldi	r24, 0x01	; 1
            asdhfjlasdkf = 1;
     978:	80 93 38 01 	sts	0x0138, r24	; 0x800138 <asdhfjlasdkf>
     97c:	04 c0       	rjmp	.+8      	; 0x986 <__vector_9+0x5c>
        }else  {
            Led7_Off();
     97e:	96 dd       	rcall	.-1236   	; 0x4ac <Led7_Off>
     980:	a6 dd       	rcall	.-1204   	; 0x4ce <Led8_On>
            Led8_On();
     982:	10 92 38 01 	sts	0x0138, r1	; 0x800138 <asdhfjlasdkf>
            asdhfjlasdkf = 0;
     986:	10 92 3a 01 	sts	0x013A, r1	; 0x80013a <millisToCountLol+0x1>
        }
        millisToCountLol = 0;
     98a:	10 92 39 01 	sts	0x0139, r1	; 0x800139 <millisToCountLol>
     98e:	09 c0       	rjmp	.+18     	; 0x9a2 <__vector_9+0x78>
     990:	80 91 39 01 	lds	r24, 0x0139	; 0x800139 <millisToCountLol>
    }else{
        millisToCountLol++;
     994:	90 91 3a 01 	lds	r25, 0x013A	; 0x80013a <millisToCountLol+0x1>
     998:	01 96       	adiw	r24, 0x01	; 1
     99a:	90 93 3a 01 	sts	0x013A, r25	; 0x80013a <millisToCountLol+0x1>
     99e:	80 93 39 01 	sts	0x0139, r24	; 0x800139 <millisToCountLol>
     9a2:	00 00       	nop
     9a4:	df 91       	pop	r29
    }
     

}
     9a6:	cf 91       	pop	r28
     9a8:	ff 91       	pop	r31
     9aa:	ef 91       	pop	r30
     9ac:	bf 91       	pop	r27
     9ae:	af 91       	pop	r26
     9b0:	9f 91       	pop	r25
     9b2:	8f 91       	pop	r24
     9b4:	7f 91       	pop	r23
     9b6:	6f 91       	pop	r22
     9b8:	5f 91       	pop	r21
     9ba:	4f 91       	pop	r20
     9bc:	3f 91       	pop	r19
     9be:	2f 91       	pop	r18
     9c0:	0f 90       	pop	r0
     9c2:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
     9c6:	0f 90       	pop	r0
     9c8:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     9cc:	0f 90       	pop	r0
     9ce:	1f 90       	pop	r1
     9d0:	18 95       	reti

000009d2 <buff_put>:
     9d2:	cf 93       	push	r28
     9d4:	df 93       	push	r29
        // Return byte
        return pByte;
    }else {
        return 0;
    }
}
     9d6:	00 d0       	rcall	.+0      	; 0x9d8 <buff_put+0x6>
     9d8:	1f 92       	push	r1
     9da:	cd b7       	in	r28, 0x3d	; 61
     9dc:	de b7       	in	r29, 0x3e	; 62
     9de:	89 83       	std	Y+1, r24	; 0x01
     9e0:	7b 83       	std	Y+3, r23	; 0x03
     9e2:	6a 83       	std	Y+2, r22	; 0x02
     9e4:	81 ec       	ldi	r24, 0xC1	; 193
     9e6:	90 e0       	ldi	r25, 0x00	; 0
     9e8:	21 ec       	ldi	r18, 0xC1	; 193
     9ea:	30 e0       	ldi	r19, 0x00	; 0
     9ec:	f9 01       	movw	r30, r18
     9ee:	20 81       	ld	r18, Z
     9f0:	2f 7b       	andi	r18, 0xBF	; 191
     9f2:	fc 01       	movw	r30, r24
     9f4:	20 83       	st	Z, r18
     9f6:	81 ec       	ldi	r24, 0xC1	; 193
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	21 ec       	ldi	r18, 0xC1	; 193
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	f9 01       	movw	r30, r18
     a00:	20 81       	ld	r18, Z
     a02:	2f 77       	andi	r18, 0x7F	; 127
     a04:	fc 01       	movw	r30, r24
     a06:	20 83       	st	Z, r18
     a08:	8a 81       	ldd	r24, Y+2	; 0x02
     a0a:	9b 81       	ldd	r25, Y+3	; 0x03
     a0c:	8e 5f       	subi	r24, 0xFE	; 254
     a0e:	9d 4f       	sbci	r25, 0xFD	; 253
     a10:	fc 01       	movw	r30, r24
     a12:	80 81       	ld	r24, Z
     a14:	91 81       	ldd	r25, Z+1	; 0x01
     a16:	9c 01       	movw	r18, r24
     a18:	2f 5f       	subi	r18, 0xFF	; 255
     a1a:	3f 4f       	sbci	r19, 0xFF	; 255
     a1c:	8a 81       	ldd	r24, Y+2	; 0x02
     a1e:	9b 81       	ldd	r25, Y+3	; 0x03
     a20:	9e 5f       	subi	r25, 0xFE	; 254
     a22:	fc 01       	movw	r30, r24
     a24:	80 81       	ld	r24, Z
     a26:	91 81       	ldd	r25, Z+1	; 0x01
     a28:	28 17       	cp	r18, r24
     a2a:	39 07       	cpc	r19, r25
     a2c:	91 f0       	breq	.+36     	; 0xa52 <buff_put+0x80>
     a2e:	8a 81       	ldd	r24, Y+2	; 0x02
     a30:	9b 81       	ldd	r25, Y+3	; 0x03
     a32:	9e 5f       	subi	r25, 0xFE	; 254
     a34:	fc 01       	movw	r30, r24
     a36:	80 81       	ld	r24, Z
     a38:	91 81       	ldd	r25, Z+1	; 0x01
     a3a:	89 2b       	or	r24, r25
     a3c:	f1 f4       	brne	.+60     	; 0xa7a <buff_put+0xa8>
     a3e:	8a 81       	ldd	r24, Y+2	; 0x02
     a40:	9b 81       	ldd	r25, Y+3	; 0x03
     a42:	8e 5f       	subi	r24, 0xFE	; 254
     a44:	9d 4f       	sbci	r25, 0xFD	; 253
     a46:	fc 01       	movw	r30, r24
     a48:	80 81       	ld	r24, Z
     a4a:	91 81       	ldd	r25, Z+1	; 0x01
     a4c:	8f 3f       	cpi	r24, 0xFF	; 255
     a4e:	91 40       	sbci	r25, 0x01	; 1
     a50:	a1 f4       	brne	.+40     	; 0xa7a <buff_put+0xa8>
     a52:	81 ec       	ldi	r24, 0xC1	; 193
     a54:	90 e0       	ldi	r25, 0x00	; 0
     a56:	21 ec       	ldi	r18, 0xC1	; 193
     a58:	30 e0       	ldi	r19, 0x00	; 0
     a5a:	f9 01       	movw	r30, r18
     a5c:	20 81       	ld	r18, Z
     a5e:	20 64       	ori	r18, 0x40	; 64
     a60:	fc 01       	movw	r30, r24
     a62:	20 83       	st	Z, r18
     a64:	81 ec       	ldi	r24, 0xC1	; 193
     a66:	90 e0       	ldi	r25, 0x00	; 0
     a68:	21 ec       	ldi	r18, 0xC1	; 193
     a6a:	30 e0       	ldi	r19, 0x00	; 0
     a6c:	f9 01       	movw	r30, r18
     a6e:	20 81       	ld	r18, Z
     a70:	20 68       	ori	r18, 0x80	; 128
     a72:	fc 01       	movw	r30, r24
     a74:	20 83       	st	Z, r18
     a76:	81 e0       	ldi	r24, 0x01	; 1
     a78:	43 c0       	rjmp	.+134    	; 0xb00 <buff_put+0x12e>
     a7a:	8a 81       	ldd	r24, Y+2	; 0x02
     a7c:	9b 81       	ldd	r25, Y+3	; 0x03
     a7e:	8e 5f       	subi	r24, 0xFE	; 254
     a80:	9d 4f       	sbci	r25, 0xFD	; 253
     a82:	fc 01       	movw	r30, r24
     a84:	80 81       	ld	r24, Z
     a86:	91 81       	ldd	r25, Z+1	; 0x01
     a88:	2a 81       	ldd	r18, Y+2	; 0x02
     a8a:	3b 81       	ldd	r19, Y+3	; 0x03
     a8c:	82 0f       	add	r24, r18
     a8e:	93 1f       	adc	r25, r19
     a90:	29 81       	ldd	r18, Y+1	; 0x01
     a92:	fc 01       	movw	r30, r24
     a94:	20 83       	st	Z, r18
     a96:	8a 81       	ldd	r24, Y+2	; 0x02
     a98:	9b 81       	ldd	r25, Y+3	; 0x03
     a9a:	8e 5f       	subi	r24, 0xFE	; 254
     a9c:	9d 4f       	sbci	r25, 0xFD	; 253
     a9e:	fc 01       	movw	r30, r24
     aa0:	80 81       	ld	r24, Z
     aa2:	91 81       	ldd	r25, Z+1	; 0x01
     aa4:	9c 01       	movw	r18, r24
     aa6:	2f 5f       	subi	r18, 0xFF	; 255
     aa8:	3f 4f       	sbci	r19, 0xFF	; 255
     aaa:	8a 81       	ldd	r24, Y+2	; 0x02
     aac:	9b 81       	ldd	r25, Y+3	; 0x03
     aae:	8e 5f       	subi	r24, 0xFE	; 254
     ab0:	9d 4f       	sbci	r25, 0xFD	; 253
     ab2:	fc 01       	movw	r30, r24
     ab4:	31 83       	std	Z+1, r19	; 0x01
     ab6:	20 83       	st	Z, r18
     ab8:	8a 81       	ldd	r24, Y+2	; 0x02
     aba:	9b 81       	ldd	r25, Y+3	; 0x03
     abc:	8e 5f       	subi	r24, 0xFE	; 254
     abe:	9d 4f       	sbci	r25, 0xFD	; 253
     ac0:	fc 01       	movw	r30, r24
     ac2:	80 81       	ld	r24, Z
     ac4:	91 81       	ldd	r25, Z+1	; 0x01
     ac6:	81 15       	cp	r24, r1
     ac8:	92 40       	sbci	r25, 0x02	; 2
     aca:	38 f0       	brcs	.+14     	; 0xada <buff_put+0x108>
     acc:	8a 81       	ldd	r24, Y+2	; 0x02
     ace:	9b 81       	ldd	r25, Y+3	; 0x03
     ad0:	8e 5f       	subi	r24, 0xFE	; 254
     ad2:	9d 4f       	sbci	r25, 0xFD	; 253
     ad4:	fc 01       	movw	r30, r24
     ad6:	11 82       	std	Z+1, r1	; 0x01
     ad8:	10 82       	st	Z, r1
     ada:	81 ec       	ldi	r24, 0xC1	; 193
     adc:	90 e0       	ldi	r25, 0x00	; 0
     ade:	21 ec       	ldi	r18, 0xC1	; 193
     ae0:	30 e0       	ldi	r19, 0x00	; 0
     ae2:	f9 01       	movw	r30, r18
     ae4:	20 81       	ld	r18, Z
     ae6:	20 64       	ori	r18, 0x40	; 64
     ae8:	fc 01       	movw	r30, r24
     aea:	20 83       	st	Z, r18
     aec:	81 ec       	ldi	r24, 0xC1	; 193
     aee:	90 e0       	ldi	r25, 0x00	; 0
     af0:	21 ec       	ldi	r18, 0xC1	; 193
     af2:	30 e0       	ldi	r19, 0x00	; 0
     af4:	f9 01       	movw	r30, r18
     af6:	20 81       	ld	r18, Z
     af8:	20 68       	ori	r18, 0x80	; 128
     afa:	fc 01       	movw	r30, r24
     afc:	20 83       	st	Z, r18
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	0f 90       	pop	r0
     b02:	0f 90       	pop	r0
     b04:	0f 90       	pop	r0
     b06:	df 91       	pop	r29
     b08:	cf 91       	pop	r28
     b0a:	08 95       	ret

00000b0c <buff_get>:
     b0c:	cf 93       	push	r28
     b0e:	df 93       	push	r29
     b10:	00 d0       	rcall	.+0      	; 0xb12 <buff_get+0x6>
     b12:	00 d0       	rcall	.+0      	; 0xb14 <buff_get+0x8>
     b14:	cd b7       	in	r28, 0x3d	; 61
     b16:	de b7       	in	r29, 0x3e	; 62
     b18:	9a 83       	std	Y+2, r25	; 0x02
     b1a:	89 83       	std	Y+1, r24	; 0x01
     b1c:	7c 83       	std	Y+4, r23	; 0x04
     b1e:	6b 83       	std	Y+3, r22	; 0x03
     b20:	81 ec       	ldi	r24, 0xC1	; 193
     b22:	90 e0       	ldi	r25, 0x00	; 0
     b24:	21 ec       	ldi	r18, 0xC1	; 193
     b26:	30 e0       	ldi	r19, 0x00	; 0
     b28:	f9 01       	movw	r30, r18
     b2a:	20 81       	ld	r18, Z
     b2c:	2f 7b       	andi	r18, 0xBF	; 191
     b2e:	fc 01       	movw	r30, r24
     b30:	20 83       	st	Z, r18
     b32:	81 ec       	ldi	r24, 0xC1	; 193
     b34:	90 e0       	ldi	r25, 0x00	; 0
     b36:	21 ec       	ldi	r18, 0xC1	; 193
     b38:	30 e0       	ldi	r19, 0x00	; 0
     b3a:	f9 01       	movw	r30, r18
     b3c:	20 81       	ld	r18, Z
     b3e:	2f 77       	andi	r18, 0x7F	; 127
     b40:	fc 01       	movw	r30, r24
     b42:	20 83       	st	Z, r18
     b44:	8b 81       	ldd	r24, Y+3	; 0x03
     b46:	9c 81       	ldd	r25, Y+4	; 0x04
     b48:	9e 5f       	subi	r25, 0xFE	; 254
     b4a:	fc 01       	movw	r30, r24
     b4c:	20 81       	ld	r18, Z
     b4e:	31 81       	ldd	r19, Z+1	; 0x01
     b50:	8b 81       	ldd	r24, Y+3	; 0x03
     b52:	9c 81       	ldd	r25, Y+4	; 0x04
     b54:	8e 5f       	subi	r24, 0xFE	; 254
     b56:	9d 4f       	sbci	r25, 0xFD	; 253
     b58:	fc 01       	movw	r30, r24
     b5a:	80 81       	ld	r24, Z
     b5c:	91 81       	ldd	r25, Z+1	; 0x01
     b5e:	28 17       	cp	r18, r24
     b60:	39 07       	cpc	r19, r25
     b62:	a1 f4       	brne	.+40     	; 0xb8c <buff_get+0x80>
     b64:	81 ec       	ldi	r24, 0xC1	; 193
     b66:	90 e0       	ldi	r25, 0x00	; 0
     b68:	21 ec       	ldi	r18, 0xC1	; 193
     b6a:	30 e0       	ldi	r19, 0x00	; 0
     b6c:	f9 01       	movw	r30, r18
     b6e:	20 81       	ld	r18, Z
     b70:	20 64       	ori	r18, 0x40	; 64
     b72:	fc 01       	movw	r30, r24
     b74:	20 83       	st	Z, r18
     b76:	81 ec       	ldi	r24, 0xC1	; 193
     b78:	90 e0       	ldi	r25, 0x00	; 0
     b7a:	21 ec       	ldi	r18, 0xC1	; 193
     b7c:	30 e0       	ldi	r19, 0x00	; 0
     b7e:	f9 01       	movw	r30, r18
     b80:	20 81       	ld	r18, Z
     b82:	20 68       	ori	r18, 0x80	; 128
     b84:	fc 01       	movw	r30, r24
     b86:	20 83       	st	Z, r18
     b88:	81 e0       	ldi	r24, 0x01	; 1
     b8a:	41 c0       	rjmp	.+130    	; 0xc0e <buff_get+0x102>
     b8c:	8b 81       	ldd	r24, Y+3	; 0x03
     b8e:	9c 81       	ldd	r25, Y+4	; 0x04
     b90:	9e 5f       	subi	r25, 0xFE	; 254
     b92:	fc 01       	movw	r30, r24
     b94:	80 81       	ld	r24, Z
     b96:	91 81       	ldd	r25, Z+1	; 0x01
     b98:	2b 81       	ldd	r18, Y+3	; 0x03
     b9a:	3c 81       	ldd	r19, Y+4	; 0x04
     b9c:	82 0f       	add	r24, r18
     b9e:	93 1f       	adc	r25, r19
     ba0:	fc 01       	movw	r30, r24
     ba2:	20 81       	ld	r18, Z
     ba4:	89 81       	ldd	r24, Y+1	; 0x01
     ba6:	9a 81       	ldd	r25, Y+2	; 0x02
     ba8:	fc 01       	movw	r30, r24
     baa:	20 83       	st	Z, r18
     bac:	8b 81       	ldd	r24, Y+3	; 0x03
     bae:	9c 81       	ldd	r25, Y+4	; 0x04
     bb0:	9e 5f       	subi	r25, 0xFE	; 254
     bb2:	fc 01       	movw	r30, r24
     bb4:	80 81       	ld	r24, Z
     bb6:	91 81       	ldd	r25, Z+1	; 0x01
     bb8:	9c 01       	movw	r18, r24
     bba:	2f 5f       	subi	r18, 0xFF	; 255
     bbc:	3f 4f       	sbci	r19, 0xFF	; 255
     bbe:	8b 81       	ldd	r24, Y+3	; 0x03
     bc0:	9c 81       	ldd	r25, Y+4	; 0x04
     bc2:	9e 5f       	subi	r25, 0xFE	; 254
     bc4:	fc 01       	movw	r30, r24
     bc6:	31 83       	std	Z+1, r19	; 0x01
     bc8:	20 83       	st	Z, r18
     bca:	8b 81       	ldd	r24, Y+3	; 0x03
     bcc:	9c 81       	ldd	r25, Y+4	; 0x04
     bce:	9e 5f       	subi	r25, 0xFE	; 254
     bd0:	fc 01       	movw	r30, r24
     bd2:	80 81       	ld	r24, Z
     bd4:	91 81       	ldd	r25, Z+1	; 0x01
     bd6:	81 15       	cp	r24, r1
     bd8:	92 40       	sbci	r25, 0x02	; 2
     bda:	30 f0       	brcs	.+12     	; 0xbe8 <buff_get+0xdc>
     bdc:	8b 81       	ldd	r24, Y+3	; 0x03
     bde:	9c 81       	ldd	r25, Y+4	; 0x04
     be0:	9e 5f       	subi	r25, 0xFE	; 254
     be2:	fc 01       	movw	r30, r24
     be4:	11 82       	std	Z+1, r1	; 0x01
     be6:	10 82       	st	Z, r1
     be8:	81 ec       	ldi	r24, 0xC1	; 193
     bea:	90 e0       	ldi	r25, 0x00	; 0
     bec:	21 ec       	ldi	r18, 0xC1	; 193
     bee:	30 e0       	ldi	r19, 0x00	; 0
     bf0:	f9 01       	movw	r30, r18
     bf2:	20 81       	ld	r18, Z
     bf4:	20 64       	ori	r18, 0x40	; 64
     bf6:	fc 01       	movw	r30, r24
     bf8:	20 83       	st	Z, r18
     bfa:	81 ec       	ldi	r24, 0xC1	; 193
     bfc:	90 e0       	ldi	r25, 0x00	; 0
     bfe:	21 ec       	ldi	r18, 0xC1	; 193
     c00:	30 e0       	ldi	r19, 0x00	; 0
     c02:	f9 01       	movw	r30, r18
     c04:	20 81       	ld	r18, Z
     c06:	20 68       	ori	r18, 0x80	; 128
     c08:	fc 01       	movw	r30, r24
     c0a:	20 83       	st	Z, r18
     c0c:	80 e0       	ldi	r24, 0x00	; 0
     c0e:	0f 90       	pop	r0
     c10:	0f 90       	pop	r0
     c12:	0f 90       	pop	r0
     c14:	0f 90       	pop	r0
     c16:	df 91       	pop	r29
     c18:	cf 91       	pop	r28
     c1a:	08 95       	ret

00000c1c <uart_init>:
     c1c:	cf 93       	push	r28
     c1e:	df 93       	push	r29
     c20:	00 d0       	rcall	.+0      	; 0xc22 <uart_init+0x6>
     c22:	cd b7       	in	r28, 0x3d	; 61
     c24:	de b7       	in	r29, 0x3e	; 62
     c26:	87 e6       	ldi	r24, 0x67	; 103
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	9a 83       	std	Y+2, r25	; 0x02
     c2c:	89 83       	std	Y+1, r24	; 0x01
     c2e:	85 ec       	ldi	r24, 0xC5	; 197
     c30:	90 e0       	ldi	r25, 0x00	; 0
     c32:	29 81       	ldd	r18, Y+1	; 0x01
     c34:	3a 81       	ldd	r19, Y+2	; 0x02
     c36:	23 2f       	mov	r18, r19
     c38:	33 27       	eor	r19, r19
     c3a:	fc 01       	movw	r30, r24
     c3c:	20 83       	st	Z, r18
     c3e:	84 ec       	ldi	r24, 0xC4	; 196
     c40:	90 e0       	ldi	r25, 0x00	; 0
     c42:	29 81       	ldd	r18, Y+1	; 0x01
     c44:	fc 01       	movw	r30, r24
     c46:	20 83       	st	Z, r18
     c48:	81 ec       	ldi	r24, 0xC1	; 193
     c4a:	90 e0       	ldi	r25, 0x00	; 0
     c4c:	28 e1       	ldi	r18, 0x18	; 24
     c4e:	fc 01       	movw	r30, r24
     c50:	20 83       	st	Z, r18
     c52:	82 ec       	ldi	r24, 0xC2	; 194
     c54:	90 e0       	ldi	r25, 0x00	; 0
     c56:	26 e0       	ldi	r18, 0x06	; 6
     c58:	fc 01       	movw	r30, r24
     c5a:	20 83       	st	Z, r18
     c5c:	00 00       	nop
     c5e:	0f 90       	pop	r0
     c60:	0f 90       	pop	r0
     c62:	df 91       	pop	r29
     c64:	cf 91       	pop	r28
     c66:	08 95       	ret

00000c68 <uart_init_isr>:
     c68:	cf 93       	push	r28
     c6a:	df 93       	push	r29
     c6c:	cd b7       	in	r28, 0x3d	; 61
     c6e:	de b7       	in	r29, 0x3e	; 62
     c70:	d5 df       	rcall	.-86     	; 0xc1c <uart_init>
     c72:	81 ec       	ldi	r24, 0xC1	; 193
     c74:	90 e0       	ldi	r25, 0x00	; 0
     c76:	21 ec       	ldi	r18, 0xC1	; 193
     c78:	30 e0       	ldi	r19, 0x00	; 0
     c7a:	f9 01       	movw	r30, r18
     c7c:	20 81       	ld	r18, Z
     c7e:	20 64       	ori	r18, 0x40	; 64
     c80:	fc 01       	movw	r30, r24
     c82:	20 83       	st	Z, r18
     c84:	81 ec       	ldi	r24, 0xC1	; 193
     c86:	90 e0       	ldi	r25, 0x00	; 0
     c88:	21 ec       	ldi	r18, 0xC1	; 193
     c8a:	30 e0       	ldi	r19, 0x00	; 0
     c8c:	f9 01       	movw	r30, r18
     c8e:	20 81       	ld	r18, Z
     c90:	20 68       	ori	r18, 0x80	; 128
     c92:	fc 01       	movw	r30, r24
     c94:	20 83       	st	Z, r18
     c96:	00 00       	nop
     c98:	df 91       	pop	r29
     c9a:	cf 91       	pop	r28
     c9c:	08 95       	ret

00000c9e <uart_send_isr>:
     c9e:	cf 93       	push	r28
     ca0:	df 93       	push	r29
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
     ca6:	29 97       	sbiw	r28, 0x09	; 9
     ca8:	0f b6       	in	r0, 0x3f	; 63
     caa:	f8 94       	cli
     cac:	de bf       	out	0x3e, r29	; 62
     cae:	0f be       	out	0x3f, r0	; 63
     cb0:	cd bf       	out	0x3d, r28	; 61
     cb2:	99 87       	std	Y+9, r25	; 0x09
     cb4:	88 87       	std	Y+8, r24	; 0x08
     cb6:	88 85       	ldd	r24, Y+8	; 0x08
     cb8:	99 85       	ldd	r25, Y+9	; 0x09
     cba:	df d1       	rcall	.+958    	; 0x107a <strlen>
     cbc:	9e 83       	std	Y+6, r25	; 0x06
     cbe:	8d 83       	std	Y+5, r24	; 0x05
     cc0:	1a 82       	std	Y+2, r1	; 0x02
     cc2:	19 82       	std	Y+1, r1	; 0x01
     cc4:	1c 82       	std	Y+4, r1	; 0x04
     cc6:	1b 82       	std	Y+3, r1	; 0x03
     cc8:	1c c0       	rjmp	.+56     	; 0xd02 <uart_send_isr+0x64>
     cca:	8b 81       	ldd	r24, Y+3	; 0x03
     ccc:	9c 81       	ldd	r25, Y+4	; 0x04
     cce:	28 85       	ldd	r18, Y+8	; 0x08
     cd0:	39 85       	ldd	r19, Y+9	; 0x09
     cd2:	82 0f       	add	r24, r18
     cd4:	93 1f       	adc	r25, r19
     cd6:	fc 01       	movw	r30, r24
     cd8:	80 81       	ld	r24, Z
     cda:	6b e3       	ldi	r22, 0x3B	; 59
     cdc:	71 e0       	ldi	r23, 0x01	; 1
     cde:	79 de       	rcall	.-782    	; 0x9d2 <buff_put>
     ce0:	81 30       	cpi	r24, 0x01	; 1
     ce2:	51 f4       	brne	.+20     	; 0xcf8 <uart_send_isr+0x5a>
     ce4:	8b 81       	ldd	r24, Y+3	; 0x03
     ce6:	9c 81       	ldd	r25, Y+4	; 0x04
     ce8:	9c 01       	movw	r18, r24
     cea:	2f 5f       	subi	r18, 0xFF	; 255
     cec:	3f 4f       	sbci	r19, 0xFF	; 255
     cee:	3c 83       	std	Y+4, r19	; 0x04
     cf0:	2b 83       	std	Y+3, r18	; 0x03
     cf2:	9a 83       	std	Y+2, r25	; 0x02
     cf4:	89 83       	std	Y+1, r24	; 0x01
     cf6:	0c c0       	rjmp	.+24     	; 0xd10 <uart_send_isr+0x72>
     cf8:	8b 81       	ldd	r24, Y+3	; 0x03
     cfa:	9c 81       	ldd	r25, Y+4	; 0x04
     cfc:	01 96       	adiw	r24, 0x01	; 1
     cfe:	9c 83       	std	Y+4, r25	; 0x04
     d00:	8b 83       	std	Y+3, r24	; 0x03
     d02:	2b 81       	ldd	r18, Y+3	; 0x03
     d04:	3c 81       	ldd	r19, Y+4	; 0x04
     d06:	8d 81       	ldd	r24, Y+5	; 0x05
     d08:	9e 81       	ldd	r25, Y+6	; 0x06
     d0a:	28 17       	cp	r18, r24
     d0c:	39 07       	cpc	r19, r25
     d0e:	ec f2       	brlt	.-70     	; 0xcca <uart_send_isr+0x2c>
     d10:	80 ec       	ldi	r24, 0xC0	; 192
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	fc 01       	movw	r30, r24
     d16:	80 81       	ld	r24, Z
     d18:	88 2f       	mov	r24, r24
     d1a:	90 e0       	ldi	r25, 0x00	; 0
     d1c:	80 72       	andi	r24, 0x20	; 32
     d1e:	99 27       	eor	r25, r25
     d20:	89 2b       	or	r24, r25
     d22:	61 f0       	breq	.+24     	; 0xd3c <uart_send_isr+0x9e>
     d24:	ce 01       	movw	r24, r28
     d26:	07 96       	adiw	r24, 0x07	; 7
     d28:	6b e3       	ldi	r22, 0x3B	; 59
     d2a:	71 e0       	ldi	r23, 0x01	; 1
     d2c:	ef de       	rcall	.-546    	; 0xb0c <buff_get>
     d2e:	88 23       	and	r24, r24
     d30:	29 f4       	brne	.+10     	; 0xd3c <uart_send_isr+0x9e>
     d32:	86 ec       	ldi	r24, 0xC6	; 198
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	2f 81       	ldd	r18, Y+7	; 0x07
     d38:	fc 01       	movw	r30, r24
     d3a:	20 83       	st	Z, r18
     d3c:	89 81       	ldd	r24, Y+1	; 0x01
     d3e:	9a 81       	ldd	r25, Y+2	; 0x02
     d40:	29 96       	adiw	r28, 0x09	; 9
     d42:	0f b6       	in	r0, 0x3f	; 63
     d44:	f8 94       	cli
     d46:	de bf       	out	0x3e, r29	; 62
     d48:	0f be       	out	0x3f, r0	; 63
     d4a:	cd bf       	out	0x3d, r28	; 61
     d4c:	df 91       	pop	r29
     d4e:	cf 91       	pop	r28
     d50:	08 95       	ret

00000d52 <__vector_22>:

/**
 ISR for USART Transmit Complete flag
 */
ISR(USART0_TX_vect){
     d52:	1f 92       	push	r1
     d54:	0f 92       	push	r0
     d56:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     d5a:	0f 92       	push	r0
     d5c:	11 24       	eor	r1, r1
     d5e:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
     d62:	0f 92       	push	r0
     d64:	2f 93       	push	r18
     d66:	3f 93       	push	r19
     d68:	4f 93       	push	r20
     d6a:	5f 93       	push	r21
     d6c:	6f 93       	push	r22
     d6e:	7f 93       	push	r23
     d70:	8f 93       	push	r24
     d72:	9f 93       	push	r25
     d74:	af 93       	push	r26
     d76:	bf 93       	push	r27
     d78:	ef 93       	push	r30
     d7a:	ff 93       	push	r31
     d7c:	cf 93       	push	r28
     d7e:	df 93       	push	r29
     d80:	1f 92       	push	r1
     d82:	cd b7       	in	r28, 0x3d	; 61
     d84:	de b7       	in	r29, 0x3e	; 62
    unsigned char pByte;
    // Pull one byte from buffer and store it in pByte
    if (buff_get(&pByte, &bufferSend) == 0) {
     d86:	6b e3       	ldi	r22, 0x3B	; 59
     d88:	71 e0       	ldi	r23, 0x01	; 1
     d8a:	ce 01       	movw	r24, r28
     d8c:	01 96       	adiw	r24, 0x01	; 1
     d8e:	be de       	rcall	.-644    	; 0xb0c <buff_get>
     d90:	88 23       	and	r24, r24
     d92:	29 f4       	brne	.+10     	; 0xd9e <__vector_22+0x4c>
        // Send byte
        UDR0 = pByte;
     d94:	86 ec       	ldi	r24, 0xC6	; 198
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	29 81       	ldd	r18, Y+1	; 0x01
     d9a:	fc 01       	movw	r30, r24
     d9c:	20 83       	st	Z, r18
    }
}
     d9e:	00 00       	nop
     da0:	0f 90       	pop	r0
     da2:	df 91       	pop	r29
     da4:	cf 91       	pop	r28
     da6:	ff 91       	pop	r31
     da8:	ef 91       	pop	r30
     daa:	bf 91       	pop	r27
     dac:	af 91       	pop	r26
     dae:	9f 91       	pop	r25
     db0:	8f 91       	pop	r24
     db2:	7f 91       	pop	r23
     db4:	6f 91       	pop	r22
     db6:	5f 91       	pop	r21
     db8:	4f 91       	pop	r20
     dba:	3f 91       	pop	r19
     dbc:	2f 91       	pop	r18
     dbe:	0f 90       	pop	r0
     dc0:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
     dc4:	0f 90       	pop	r0
     dc6:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     dca:	0f 90       	pop	r0
     dcc:	1f 90       	pop	r1
     dce:	18 95       	reti

00000dd0 <__vector_20>:

ISR(USART0_RX_vect){
     dd0:	1f 92       	push	r1
     dd2:	0f 92       	push	r0
     dd4:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     dd8:	0f 92       	push	r0
     dda:	11 24       	eor	r1, r1
     ddc:	00 90 5b 00 	lds	r0, 0x005B	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
     de0:	0f 92       	push	r0
     de2:	2f 93       	push	r18
     de4:	3f 93       	push	r19
     de6:	4f 93       	push	r20
     de8:	5f 93       	push	r21
     dea:	6f 93       	push	r22
     dec:	7f 93       	push	r23
     dee:	8f 93       	push	r24
     df0:	9f 93       	push	r25
     df2:	af 93       	push	r26
     df4:	bf 93       	push	r27
     df6:	ef 93       	push	r30
     df8:	ff 93       	push	r31
     dfa:	cf 93       	push	r28
     dfc:	df 93       	push	r29
     dfe:	cd b7       	in	r28, 0x3d	; 61
     e00:	de b7       	in	r29, 0x3e	; 62
    // Put received byte to bufferRecv (will read but don't save the value if buffer overflows)
    buff_put(UDR0, &bufferRecv);
     e02:	86 ec       	ldi	r24, 0xC6	; 198
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	fc 01       	movw	r30, r24
     e08:	80 81       	ld	r24, Z
     e0a:	6f e3       	ldi	r22, 0x3F	; 63
     e0c:	73 e0       	ldi	r23, 0x03	; 3
     e0e:	e1 dd       	rcall	.-1086   	; 0x9d2 <buff_put>
}
     e10:	00 00       	nop
     e12:	df 91       	pop	r29
     e14:	cf 91       	pop	r28
     e16:	ff 91       	pop	r31
     e18:	ef 91       	pop	r30
     e1a:	bf 91       	pop	r27
     e1c:	af 91       	pop	r26
     e1e:	9f 91       	pop	r25
     e20:	8f 91       	pop	r24
     e22:	7f 91       	pop	r23
     e24:	6f 91       	pop	r22
     e26:	5f 91       	pop	r21
     e28:	4f 91       	pop	r20
     e2a:	3f 91       	pop	r19
     e2c:	2f 91       	pop	r18
     e2e:	0f 90       	pop	r0
     e30:	00 92 5b 00 	sts	0x005B, r0	; 0x80005b <__TEXT_REGION_LENGTH__+0x7e005b>
     e34:	0f 90       	pop	r0
     e36:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
     e3a:	0f 90       	pop	r0
     e3c:	1f 90       	pop	r1
     e3e:	18 95       	reti

00000e40 <__fixunssfsi>:
     e40:	70 d0       	rcall	.+224    	; 0xf22 <__fp_splitA>
     e42:	88 f0       	brcs	.+34     	; 0xe66 <__fixunssfsi+0x26>
     e44:	9f 57       	subi	r25, 0x7F	; 127
     e46:	90 f0       	brcs	.+36     	; 0xe6c <__fixunssfsi+0x2c>
     e48:	b9 2f       	mov	r27, r25
     e4a:	99 27       	eor	r25, r25
     e4c:	b7 51       	subi	r27, 0x17	; 23
     e4e:	a0 f0       	brcs	.+40     	; 0xe78 <__fixunssfsi+0x38>
     e50:	d1 f0       	breq	.+52     	; 0xe86 <__fixunssfsi+0x46>
     e52:	66 0f       	add	r22, r22
     e54:	77 1f       	adc	r23, r23
     e56:	88 1f       	adc	r24, r24
     e58:	99 1f       	adc	r25, r25
     e5a:	1a f0       	brmi	.+6      	; 0xe62 <__fixunssfsi+0x22>
     e5c:	ba 95       	dec	r27
     e5e:	c9 f7       	brne	.-14     	; 0xe52 <__fixunssfsi+0x12>
     e60:	12 c0       	rjmp	.+36     	; 0xe86 <__fixunssfsi+0x46>
     e62:	b1 30       	cpi	r27, 0x01	; 1
     e64:	81 f0       	breq	.+32     	; 0xe86 <__fixunssfsi+0x46>
     e66:	77 d0       	rcall	.+238    	; 0xf56 <__fp_zero>
     e68:	b1 e0       	ldi	r27, 0x01	; 1
     e6a:	08 95       	ret
     e6c:	74 c0       	rjmp	.+232    	; 0xf56 <__fp_zero>
     e6e:	67 2f       	mov	r22, r23
     e70:	78 2f       	mov	r23, r24
     e72:	88 27       	eor	r24, r24
     e74:	b8 5f       	subi	r27, 0xF8	; 248
     e76:	39 f0       	breq	.+14     	; 0xe86 <__fixunssfsi+0x46>
     e78:	b9 3f       	cpi	r27, 0xF9	; 249
     e7a:	cc f3       	brlt	.-14     	; 0xe6e <__fixunssfsi+0x2e>
     e7c:	86 95       	lsr	r24
     e7e:	77 95       	ror	r23
     e80:	67 95       	ror	r22
     e82:	b3 95       	inc	r27
     e84:	d9 f7       	brne	.-10     	; 0xe7c <__fixunssfsi+0x3c>
     e86:	3e f4       	brtc	.+14     	; 0xe96 <__fixunssfsi+0x56>
     e88:	90 95       	com	r25
     e8a:	80 95       	com	r24
     e8c:	70 95       	com	r23
     e8e:	61 95       	neg	r22
     e90:	7f 4f       	sbci	r23, 0xFF	; 255
     e92:	8f 4f       	sbci	r24, 0xFF	; 255
     e94:	9f 4f       	sbci	r25, 0xFF	; 255
     e96:	08 95       	ret

00000e98 <__floatunsisf>:
     e98:	e8 94       	clt
     e9a:	09 c0       	rjmp	.+18     	; 0xeae <__floatsisf+0x12>

00000e9c <__floatsisf>:
     e9c:	97 fb       	bst	r25, 7
     e9e:	3e f4       	brtc	.+14     	; 0xeae <__floatsisf+0x12>
     ea0:	90 95       	com	r25
     ea2:	80 95       	com	r24
     ea4:	70 95       	com	r23
     ea6:	61 95       	neg	r22
     ea8:	7f 4f       	sbci	r23, 0xFF	; 255
     eaa:	8f 4f       	sbci	r24, 0xFF	; 255
     eac:	9f 4f       	sbci	r25, 0xFF	; 255
     eae:	99 23       	and	r25, r25
     eb0:	a9 f0       	breq	.+42     	; 0xedc <__floatsisf+0x40>
     eb2:	f9 2f       	mov	r31, r25
     eb4:	96 e9       	ldi	r25, 0x96	; 150
     eb6:	bb 27       	eor	r27, r27
     eb8:	93 95       	inc	r25
     eba:	f6 95       	lsr	r31
     ebc:	87 95       	ror	r24
     ebe:	77 95       	ror	r23
     ec0:	67 95       	ror	r22
     ec2:	b7 95       	ror	r27
     ec4:	f1 11       	cpse	r31, r1
     ec6:	f8 cf       	rjmp	.-16     	; 0xeb8 <__floatsisf+0x1c>
     ec8:	fa f4       	brpl	.+62     	; 0xf08 <__floatsisf+0x6c>
     eca:	bb 0f       	add	r27, r27
     ecc:	11 f4       	brne	.+4      	; 0xed2 <__floatsisf+0x36>
     ece:	60 ff       	sbrs	r22, 0
     ed0:	1b c0       	rjmp	.+54     	; 0xf08 <__floatsisf+0x6c>
     ed2:	6f 5f       	subi	r22, 0xFF	; 255
     ed4:	7f 4f       	sbci	r23, 0xFF	; 255
     ed6:	8f 4f       	sbci	r24, 0xFF	; 255
     ed8:	9f 4f       	sbci	r25, 0xFF	; 255
     eda:	16 c0       	rjmp	.+44     	; 0xf08 <__floatsisf+0x6c>
     edc:	88 23       	and	r24, r24
     ede:	11 f0       	breq	.+4      	; 0xee4 <__floatsisf+0x48>
     ee0:	96 e9       	ldi	r25, 0x96	; 150
     ee2:	11 c0       	rjmp	.+34     	; 0xf06 <__floatsisf+0x6a>
     ee4:	77 23       	and	r23, r23
     ee6:	21 f0       	breq	.+8      	; 0xef0 <__floatsisf+0x54>
     ee8:	9e e8       	ldi	r25, 0x8E	; 142
     eea:	87 2f       	mov	r24, r23
     eec:	76 2f       	mov	r23, r22
     eee:	05 c0       	rjmp	.+10     	; 0xefa <__floatsisf+0x5e>
     ef0:	66 23       	and	r22, r22
     ef2:	71 f0       	breq	.+28     	; 0xf10 <__floatsisf+0x74>
     ef4:	96 e8       	ldi	r25, 0x86	; 134
     ef6:	86 2f       	mov	r24, r22
     ef8:	70 e0       	ldi	r23, 0x00	; 0
     efa:	60 e0       	ldi	r22, 0x00	; 0
     efc:	2a f0       	brmi	.+10     	; 0xf08 <__floatsisf+0x6c>
     efe:	9a 95       	dec	r25
     f00:	66 0f       	add	r22, r22
     f02:	77 1f       	adc	r23, r23
     f04:	88 1f       	adc	r24, r24
     f06:	da f7       	brpl	.-10     	; 0xefe <__floatsisf+0x62>
     f08:	88 0f       	add	r24, r24
     f0a:	96 95       	lsr	r25
     f0c:	87 95       	ror	r24
     f0e:	97 f9       	bld	r25, 7
     f10:	08 95       	ret

00000f12 <__fp_split3>:
     f12:	57 fd       	sbrc	r21, 7
     f14:	90 58       	subi	r25, 0x80	; 128
     f16:	44 0f       	add	r20, r20
     f18:	55 1f       	adc	r21, r21
     f1a:	59 f0       	breq	.+22     	; 0xf32 <__fp_splitA+0x10>
     f1c:	5f 3f       	cpi	r21, 0xFF	; 255
     f1e:	71 f0       	breq	.+28     	; 0xf3c <__fp_splitA+0x1a>
     f20:	47 95       	ror	r20

00000f22 <__fp_splitA>:
     f22:	88 0f       	add	r24, r24
     f24:	97 fb       	bst	r25, 7
     f26:	99 1f       	adc	r25, r25
     f28:	61 f0       	breq	.+24     	; 0xf42 <__fp_splitA+0x20>
     f2a:	9f 3f       	cpi	r25, 0xFF	; 255
     f2c:	79 f0       	breq	.+30     	; 0xf4c <__fp_splitA+0x2a>
     f2e:	87 95       	ror	r24
     f30:	08 95       	ret
     f32:	12 16       	cp	r1, r18
     f34:	13 06       	cpc	r1, r19
     f36:	14 06       	cpc	r1, r20
     f38:	55 1f       	adc	r21, r21
     f3a:	f2 cf       	rjmp	.-28     	; 0xf20 <__fp_split3+0xe>
     f3c:	46 95       	lsr	r20
     f3e:	f1 df       	rcall	.-30     	; 0xf22 <__fp_splitA>
     f40:	08 c0       	rjmp	.+16     	; 0xf52 <__fp_splitA+0x30>
     f42:	16 16       	cp	r1, r22
     f44:	17 06       	cpc	r1, r23
     f46:	18 06       	cpc	r1, r24
     f48:	99 1f       	adc	r25, r25
     f4a:	f1 cf       	rjmp	.-30     	; 0xf2e <__fp_splitA+0xc>
     f4c:	86 95       	lsr	r24
     f4e:	71 05       	cpc	r23, r1
     f50:	61 05       	cpc	r22, r1
     f52:	08 94       	sec
     f54:	08 95       	ret

00000f56 <__fp_zero>:
     f56:	e8 94       	clt

00000f58 <__fp_szero>:
     f58:	bb 27       	eor	r27, r27
     f5a:	66 27       	eor	r22, r22
     f5c:	77 27       	eor	r23, r23
     f5e:	cb 01       	movw	r24, r22
     f60:	97 f9       	bld	r25, 7
     f62:	08 95       	ret

00000f64 <__mulsf3>:
     f64:	0b d0       	rcall	.+22     	; 0xf7c <__mulsf3x>
     f66:	78 c0       	rjmp	.+240    	; 0x1058 <__fp_round>
     f68:	69 d0       	rcall	.+210    	; 0x103c <__fp_pscA>
     f6a:	28 f0       	brcs	.+10     	; 0xf76 <__mulsf3+0x12>
     f6c:	6e d0       	rcall	.+220    	; 0x104a <__fp_pscB>
     f6e:	18 f0       	brcs	.+6      	; 0xf76 <__mulsf3+0x12>
     f70:	95 23       	and	r25, r21
     f72:	09 f0       	breq	.+2      	; 0xf76 <__mulsf3+0x12>
     f74:	5a c0       	rjmp	.+180    	; 0x102a <__fp_inf>
     f76:	5f c0       	rjmp	.+190    	; 0x1036 <__fp_nan>
     f78:	11 24       	eor	r1, r1
     f7a:	ee cf       	rjmp	.-36     	; 0xf58 <__fp_szero>

00000f7c <__mulsf3x>:
     f7c:	ca df       	rcall	.-108    	; 0xf12 <__fp_split3>
     f7e:	a0 f3       	brcs	.-24     	; 0xf68 <__mulsf3+0x4>

00000f80 <__mulsf3_pse>:
     f80:	95 9f       	mul	r25, r21
     f82:	d1 f3       	breq	.-12     	; 0xf78 <__mulsf3+0x14>
     f84:	95 0f       	add	r25, r21
     f86:	50 e0       	ldi	r21, 0x00	; 0
     f88:	55 1f       	adc	r21, r21
     f8a:	62 9f       	mul	r22, r18
     f8c:	f0 01       	movw	r30, r0
     f8e:	72 9f       	mul	r23, r18
     f90:	bb 27       	eor	r27, r27
     f92:	f0 0d       	add	r31, r0
     f94:	b1 1d       	adc	r27, r1
     f96:	63 9f       	mul	r22, r19
     f98:	aa 27       	eor	r26, r26
     f9a:	f0 0d       	add	r31, r0
     f9c:	b1 1d       	adc	r27, r1
     f9e:	aa 1f       	adc	r26, r26
     fa0:	64 9f       	mul	r22, r20
     fa2:	66 27       	eor	r22, r22
     fa4:	b0 0d       	add	r27, r0
     fa6:	a1 1d       	adc	r26, r1
     fa8:	66 1f       	adc	r22, r22
     faa:	82 9f       	mul	r24, r18
     fac:	22 27       	eor	r18, r18
     fae:	b0 0d       	add	r27, r0
     fb0:	a1 1d       	adc	r26, r1
     fb2:	62 1f       	adc	r22, r18
     fb4:	73 9f       	mul	r23, r19
     fb6:	b0 0d       	add	r27, r0
     fb8:	a1 1d       	adc	r26, r1
     fba:	62 1f       	adc	r22, r18
     fbc:	83 9f       	mul	r24, r19
     fbe:	a0 0d       	add	r26, r0
     fc0:	61 1d       	adc	r22, r1
     fc2:	22 1f       	adc	r18, r18
     fc4:	74 9f       	mul	r23, r20
     fc6:	33 27       	eor	r19, r19
     fc8:	a0 0d       	add	r26, r0
     fca:	61 1d       	adc	r22, r1
     fcc:	23 1f       	adc	r18, r19
     fce:	84 9f       	mul	r24, r20
     fd0:	60 0d       	add	r22, r0
     fd2:	21 1d       	adc	r18, r1
     fd4:	82 2f       	mov	r24, r18
     fd6:	76 2f       	mov	r23, r22
     fd8:	6a 2f       	mov	r22, r26
     fda:	11 24       	eor	r1, r1
     fdc:	9f 57       	subi	r25, 0x7F	; 127
     fde:	50 40       	sbci	r21, 0x00	; 0
     fe0:	8a f0       	brmi	.+34     	; 0x1004 <__mulsf3_pse+0x84>
     fe2:	e1 f0       	breq	.+56     	; 0x101c <__mulsf3_pse+0x9c>
     fe4:	88 23       	and	r24, r24
     fe6:	4a f0       	brmi	.+18     	; 0xffa <__mulsf3_pse+0x7a>
     fe8:	ee 0f       	add	r30, r30
     fea:	ff 1f       	adc	r31, r31
     fec:	bb 1f       	adc	r27, r27
     fee:	66 1f       	adc	r22, r22
     ff0:	77 1f       	adc	r23, r23
     ff2:	88 1f       	adc	r24, r24
     ff4:	91 50       	subi	r25, 0x01	; 1
     ff6:	50 40       	sbci	r21, 0x00	; 0
     ff8:	a9 f7       	brne	.-22     	; 0xfe4 <__mulsf3_pse+0x64>
     ffa:	9e 3f       	cpi	r25, 0xFE	; 254
     ffc:	51 05       	cpc	r21, r1
     ffe:	70 f0       	brcs	.+28     	; 0x101c <__mulsf3_pse+0x9c>
    1000:	14 c0       	rjmp	.+40     	; 0x102a <__fp_inf>
    1002:	aa cf       	rjmp	.-172    	; 0xf58 <__fp_szero>
    1004:	5f 3f       	cpi	r21, 0xFF	; 255
    1006:	ec f3       	brlt	.-6      	; 0x1002 <__mulsf3_pse+0x82>
    1008:	98 3e       	cpi	r25, 0xE8	; 232
    100a:	dc f3       	brlt	.-10     	; 0x1002 <__mulsf3_pse+0x82>
    100c:	86 95       	lsr	r24
    100e:	77 95       	ror	r23
    1010:	67 95       	ror	r22
    1012:	b7 95       	ror	r27
    1014:	f7 95       	ror	r31
    1016:	e7 95       	ror	r30
    1018:	9f 5f       	subi	r25, 0xFF	; 255
    101a:	c1 f7       	brne	.-16     	; 0x100c <__mulsf3_pse+0x8c>
    101c:	fe 2b       	or	r31, r30
    101e:	88 0f       	add	r24, r24
    1020:	91 1d       	adc	r25, r1
    1022:	96 95       	lsr	r25
    1024:	87 95       	ror	r24
    1026:	97 f9       	bld	r25, 7
    1028:	08 95       	ret

0000102a <__fp_inf>:
    102a:	97 f9       	bld	r25, 7
    102c:	9f 67       	ori	r25, 0x7F	; 127
    102e:	80 e8       	ldi	r24, 0x80	; 128
    1030:	70 e0       	ldi	r23, 0x00	; 0
    1032:	60 e0       	ldi	r22, 0x00	; 0
    1034:	08 95       	ret

00001036 <__fp_nan>:
    1036:	9f ef       	ldi	r25, 0xFF	; 255
    1038:	80 ec       	ldi	r24, 0xC0	; 192
    103a:	08 95       	ret

0000103c <__fp_pscA>:
    103c:	00 24       	eor	r0, r0
    103e:	0a 94       	dec	r0
    1040:	16 16       	cp	r1, r22
    1042:	17 06       	cpc	r1, r23
    1044:	18 06       	cpc	r1, r24
    1046:	09 06       	cpc	r0, r25
    1048:	08 95       	ret

0000104a <__fp_pscB>:
    104a:	00 24       	eor	r0, r0
    104c:	0a 94       	dec	r0
    104e:	12 16       	cp	r1, r18
    1050:	13 06       	cpc	r1, r19
    1052:	14 06       	cpc	r1, r20
    1054:	05 06       	cpc	r0, r21
    1056:	08 95       	ret

00001058 <__fp_round>:
    1058:	09 2e       	mov	r0, r25
    105a:	03 94       	inc	r0
    105c:	00 0c       	add	r0, r0
    105e:	11 f4       	brne	.+4      	; 0x1064 <__fp_round+0xc>
    1060:	88 23       	and	r24, r24
    1062:	52 f0       	brmi	.+20     	; 0x1078 <__fp_round+0x20>
    1064:	bb 0f       	add	r27, r27
    1066:	40 f4       	brcc	.+16     	; 0x1078 <__fp_round+0x20>
    1068:	bf 2b       	or	r27, r31
    106a:	11 f4       	brne	.+4      	; 0x1070 <__fp_round+0x18>
    106c:	60 ff       	sbrs	r22, 0
    106e:	04 c0       	rjmp	.+8      	; 0x1078 <__fp_round+0x20>
    1070:	6f 5f       	subi	r22, 0xFF	; 255
    1072:	7f 4f       	sbci	r23, 0xFF	; 255
    1074:	8f 4f       	sbci	r24, 0xFF	; 255
    1076:	9f 4f       	sbci	r25, 0xFF	; 255
    1078:	08 95       	ret

0000107a <strlen>:
    107a:	fc 01       	movw	r30, r24
    107c:	01 90       	ld	r0, Z+
    107e:	00 20       	and	r0, r0
    1080:	e9 f7       	brne	.-6      	; 0x107c <strlen+0x2>
    1082:	80 95       	com	r24
    1084:	90 95       	com	r25
    1086:	8e 0f       	add	r24, r30
    1088:	9f 1f       	adc	r25, r31
    108a:	08 95       	ret

0000108c <sprintf>:
    108c:	0f 93       	push	r16
    108e:	1f 93       	push	r17
    1090:	cf 93       	push	r28
    1092:	df 93       	push	r29
    1094:	cd b7       	in	r28, 0x3d	; 61
    1096:	de b7       	in	r29, 0x3e	; 62
    1098:	2e 97       	sbiw	r28, 0x0e	; 14
    109a:	0f b6       	in	r0, 0x3f	; 63
    109c:	f8 94       	cli
    109e:	de bf       	out	0x3e, r29	; 62
    10a0:	0f be       	out	0x3f, r0	; 63
    10a2:	cd bf       	out	0x3d, r28	; 61
    10a4:	0d 89       	ldd	r16, Y+21	; 0x15
    10a6:	1e 89       	ldd	r17, Y+22	; 0x16
    10a8:	86 e0       	ldi	r24, 0x06	; 6
    10aa:	8c 83       	std	Y+4, r24	; 0x04
    10ac:	1a 83       	std	Y+2, r17	; 0x02
    10ae:	09 83       	std	Y+1, r16	; 0x01
    10b0:	8f ef       	ldi	r24, 0xFF	; 255
    10b2:	9f e7       	ldi	r25, 0x7F	; 127
    10b4:	9e 83       	std	Y+6, r25	; 0x06
    10b6:	8d 83       	std	Y+5, r24	; 0x05
    10b8:	ae 01       	movw	r20, r28
    10ba:	47 5e       	subi	r20, 0xE7	; 231
    10bc:	5f 4f       	sbci	r21, 0xFF	; 255
    10be:	6f 89       	ldd	r22, Y+23	; 0x17
    10c0:	78 8d       	ldd	r23, Y+24	; 0x18
    10c2:	ce 01       	movw	r24, r28
    10c4:	01 96       	adiw	r24, 0x01	; 1
    10c6:	10 d0       	rcall	.+32     	; 0x10e8 <vfprintf>
    10c8:	ef 81       	ldd	r30, Y+7	; 0x07
    10ca:	f8 85       	ldd	r31, Y+8	; 0x08
    10cc:	e0 0f       	add	r30, r16
    10ce:	f1 1f       	adc	r31, r17
    10d0:	10 82       	st	Z, r1
    10d2:	2e 96       	adiw	r28, 0x0e	; 14
    10d4:	0f b6       	in	r0, 0x3f	; 63
    10d6:	f8 94       	cli
    10d8:	de bf       	out	0x3e, r29	; 62
    10da:	0f be       	out	0x3f, r0	; 63
    10dc:	cd bf       	out	0x3d, r28	; 61
    10de:	df 91       	pop	r29
    10e0:	cf 91       	pop	r28
    10e2:	1f 91       	pop	r17
    10e4:	0f 91       	pop	r16
    10e6:	08 95       	ret

000010e8 <vfprintf>:
    10e8:	2f 92       	push	r2
    10ea:	3f 92       	push	r3
    10ec:	4f 92       	push	r4
    10ee:	5f 92       	push	r5
    10f0:	6f 92       	push	r6
    10f2:	7f 92       	push	r7
    10f4:	8f 92       	push	r8
    10f6:	9f 92       	push	r9
    10f8:	af 92       	push	r10
    10fa:	bf 92       	push	r11
    10fc:	cf 92       	push	r12
    10fe:	df 92       	push	r13
    1100:	ef 92       	push	r14
    1102:	ff 92       	push	r15
    1104:	0f 93       	push	r16
    1106:	1f 93       	push	r17
    1108:	cf 93       	push	r28
    110a:	df 93       	push	r29
    110c:	cd b7       	in	r28, 0x3d	; 61
    110e:	de b7       	in	r29, 0x3e	; 62
    1110:	2b 97       	sbiw	r28, 0x0b	; 11
    1112:	0f b6       	in	r0, 0x3f	; 63
    1114:	f8 94       	cli
    1116:	de bf       	out	0x3e, r29	; 62
    1118:	0f be       	out	0x3f, r0	; 63
    111a:	cd bf       	out	0x3d, r28	; 61
    111c:	6c 01       	movw	r12, r24
    111e:	7b 01       	movw	r14, r22
    1120:	8a 01       	movw	r16, r20
    1122:	fc 01       	movw	r30, r24
    1124:	17 82       	std	Z+7, r1	; 0x07
    1126:	16 82       	std	Z+6, r1	; 0x06
    1128:	83 81       	ldd	r24, Z+3	; 0x03
    112a:	81 ff       	sbrs	r24, 1
    112c:	bf c1       	rjmp	.+894    	; 0x14ac <vfprintf+0x3c4>
    112e:	ce 01       	movw	r24, r28
    1130:	01 96       	adiw	r24, 0x01	; 1
    1132:	3c 01       	movw	r6, r24
    1134:	f6 01       	movw	r30, r12
    1136:	93 81       	ldd	r25, Z+3	; 0x03
    1138:	f7 01       	movw	r30, r14
    113a:	93 fd       	sbrc	r25, 3
    113c:	85 91       	lpm	r24, Z+
    113e:	93 ff       	sbrs	r25, 3
    1140:	81 91       	ld	r24, Z+
    1142:	7f 01       	movw	r14, r30
    1144:	88 23       	and	r24, r24
    1146:	09 f4       	brne	.+2      	; 0x114a <vfprintf+0x62>
    1148:	ad c1       	rjmp	.+858    	; 0x14a4 <vfprintf+0x3bc>
    114a:	85 32       	cpi	r24, 0x25	; 37
    114c:	39 f4       	brne	.+14     	; 0x115c <vfprintf+0x74>
    114e:	93 fd       	sbrc	r25, 3
    1150:	85 91       	lpm	r24, Z+
    1152:	93 ff       	sbrs	r25, 3
    1154:	81 91       	ld	r24, Z+
    1156:	7f 01       	movw	r14, r30
    1158:	85 32       	cpi	r24, 0x25	; 37
    115a:	21 f4       	brne	.+8      	; 0x1164 <vfprintf+0x7c>
    115c:	b6 01       	movw	r22, r12
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	d6 d1       	rcall	.+940    	; 0x150e <fputc>
    1162:	e8 cf       	rjmp	.-48     	; 0x1134 <vfprintf+0x4c>
    1164:	91 2c       	mov	r9, r1
    1166:	21 2c       	mov	r2, r1
    1168:	31 2c       	mov	r3, r1
    116a:	ff e1       	ldi	r31, 0x1F	; 31
    116c:	f3 15       	cp	r31, r3
    116e:	d8 f0       	brcs	.+54     	; 0x11a6 <vfprintf+0xbe>
    1170:	8b 32       	cpi	r24, 0x2B	; 43
    1172:	79 f0       	breq	.+30     	; 0x1192 <vfprintf+0xaa>
    1174:	38 f4       	brcc	.+14     	; 0x1184 <vfprintf+0x9c>
    1176:	80 32       	cpi	r24, 0x20	; 32
    1178:	79 f0       	breq	.+30     	; 0x1198 <vfprintf+0xb0>
    117a:	83 32       	cpi	r24, 0x23	; 35
    117c:	a1 f4       	brne	.+40     	; 0x11a6 <vfprintf+0xbe>
    117e:	23 2d       	mov	r18, r3
    1180:	20 61       	ori	r18, 0x10	; 16
    1182:	1d c0       	rjmp	.+58     	; 0x11be <vfprintf+0xd6>
    1184:	8d 32       	cpi	r24, 0x2D	; 45
    1186:	61 f0       	breq	.+24     	; 0x11a0 <vfprintf+0xb8>
    1188:	80 33       	cpi	r24, 0x30	; 48
    118a:	69 f4       	brne	.+26     	; 0x11a6 <vfprintf+0xbe>
    118c:	23 2d       	mov	r18, r3
    118e:	21 60       	ori	r18, 0x01	; 1
    1190:	16 c0       	rjmp	.+44     	; 0x11be <vfprintf+0xd6>
    1192:	83 2d       	mov	r24, r3
    1194:	82 60       	ori	r24, 0x02	; 2
    1196:	38 2e       	mov	r3, r24
    1198:	e3 2d       	mov	r30, r3
    119a:	e4 60       	ori	r30, 0x04	; 4
    119c:	3e 2e       	mov	r3, r30
    119e:	2a c0       	rjmp	.+84     	; 0x11f4 <vfprintf+0x10c>
    11a0:	f3 2d       	mov	r31, r3
    11a2:	f8 60       	ori	r31, 0x08	; 8
    11a4:	1d c0       	rjmp	.+58     	; 0x11e0 <vfprintf+0xf8>
    11a6:	37 fc       	sbrc	r3, 7
    11a8:	2d c0       	rjmp	.+90     	; 0x1204 <vfprintf+0x11c>
    11aa:	20 ed       	ldi	r18, 0xD0	; 208
    11ac:	28 0f       	add	r18, r24
    11ae:	2a 30       	cpi	r18, 0x0A	; 10
    11b0:	40 f0       	brcs	.+16     	; 0x11c2 <vfprintf+0xda>
    11b2:	8e 32       	cpi	r24, 0x2E	; 46
    11b4:	b9 f4       	brne	.+46     	; 0x11e4 <vfprintf+0xfc>
    11b6:	36 fc       	sbrc	r3, 6
    11b8:	75 c1       	rjmp	.+746    	; 0x14a4 <vfprintf+0x3bc>
    11ba:	23 2d       	mov	r18, r3
    11bc:	20 64       	ori	r18, 0x40	; 64
    11be:	32 2e       	mov	r3, r18
    11c0:	19 c0       	rjmp	.+50     	; 0x11f4 <vfprintf+0x10c>
    11c2:	36 fe       	sbrs	r3, 6
    11c4:	06 c0       	rjmp	.+12     	; 0x11d2 <vfprintf+0xea>
    11c6:	8a e0       	ldi	r24, 0x0A	; 10
    11c8:	98 9e       	mul	r9, r24
    11ca:	20 0d       	add	r18, r0
    11cc:	11 24       	eor	r1, r1
    11ce:	92 2e       	mov	r9, r18
    11d0:	11 c0       	rjmp	.+34     	; 0x11f4 <vfprintf+0x10c>
    11d2:	ea e0       	ldi	r30, 0x0A	; 10
    11d4:	2e 9e       	mul	r2, r30
    11d6:	20 0d       	add	r18, r0
    11d8:	11 24       	eor	r1, r1
    11da:	22 2e       	mov	r2, r18
    11dc:	f3 2d       	mov	r31, r3
    11de:	f0 62       	ori	r31, 0x20	; 32
    11e0:	3f 2e       	mov	r3, r31
    11e2:	08 c0       	rjmp	.+16     	; 0x11f4 <vfprintf+0x10c>
    11e4:	8c 36       	cpi	r24, 0x6C	; 108
    11e6:	21 f4       	brne	.+8      	; 0x11f0 <vfprintf+0x108>
    11e8:	83 2d       	mov	r24, r3
    11ea:	80 68       	ori	r24, 0x80	; 128
    11ec:	38 2e       	mov	r3, r24
    11ee:	02 c0       	rjmp	.+4      	; 0x11f4 <vfprintf+0x10c>
    11f0:	88 36       	cpi	r24, 0x68	; 104
    11f2:	41 f4       	brne	.+16     	; 0x1204 <vfprintf+0x11c>
    11f4:	f7 01       	movw	r30, r14
    11f6:	93 fd       	sbrc	r25, 3
    11f8:	85 91       	lpm	r24, Z+
    11fa:	93 ff       	sbrs	r25, 3
    11fc:	81 91       	ld	r24, Z+
    11fe:	7f 01       	movw	r14, r30
    1200:	81 11       	cpse	r24, r1
    1202:	b3 cf       	rjmp	.-154    	; 0x116a <vfprintf+0x82>
    1204:	98 2f       	mov	r25, r24
    1206:	9f 7d       	andi	r25, 0xDF	; 223
    1208:	95 54       	subi	r25, 0x45	; 69
    120a:	93 30       	cpi	r25, 0x03	; 3
    120c:	28 f4       	brcc	.+10     	; 0x1218 <vfprintf+0x130>
    120e:	0c 5f       	subi	r16, 0xFC	; 252
    1210:	1f 4f       	sbci	r17, 0xFF	; 255
    1212:	9f e3       	ldi	r25, 0x3F	; 63
    1214:	99 83       	std	Y+1, r25	; 0x01
    1216:	0d c0       	rjmp	.+26     	; 0x1232 <vfprintf+0x14a>
    1218:	83 36       	cpi	r24, 0x63	; 99
    121a:	31 f0       	breq	.+12     	; 0x1228 <vfprintf+0x140>
    121c:	83 37       	cpi	r24, 0x73	; 115
    121e:	71 f0       	breq	.+28     	; 0x123c <vfprintf+0x154>
    1220:	83 35       	cpi	r24, 0x53	; 83
    1222:	09 f0       	breq	.+2      	; 0x1226 <vfprintf+0x13e>
    1224:	55 c0       	rjmp	.+170    	; 0x12d0 <vfprintf+0x1e8>
    1226:	20 c0       	rjmp	.+64     	; 0x1268 <vfprintf+0x180>
    1228:	f8 01       	movw	r30, r16
    122a:	80 81       	ld	r24, Z
    122c:	89 83       	std	Y+1, r24	; 0x01
    122e:	0e 5f       	subi	r16, 0xFE	; 254
    1230:	1f 4f       	sbci	r17, 0xFF	; 255
    1232:	88 24       	eor	r8, r8
    1234:	83 94       	inc	r8
    1236:	91 2c       	mov	r9, r1
    1238:	53 01       	movw	r10, r6
    123a:	12 c0       	rjmp	.+36     	; 0x1260 <vfprintf+0x178>
    123c:	28 01       	movw	r4, r16
    123e:	f2 e0       	ldi	r31, 0x02	; 2
    1240:	4f 0e       	add	r4, r31
    1242:	51 1c       	adc	r5, r1
    1244:	f8 01       	movw	r30, r16
    1246:	a0 80       	ld	r10, Z
    1248:	b1 80       	ldd	r11, Z+1	; 0x01
    124a:	36 fe       	sbrs	r3, 6
    124c:	03 c0       	rjmp	.+6      	; 0x1254 <vfprintf+0x16c>
    124e:	69 2d       	mov	r22, r9
    1250:	70 e0       	ldi	r23, 0x00	; 0
    1252:	02 c0       	rjmp	.+4      	; 0x1258 <vfprintf+0x170>
    1254:	6f ef       	ldi	r22, 0xFF	; 255
    1256:	7f ef       	ldi	r23, 0xFF	; 255
    1258:	c5 01       	movw	r24, r10
    125a:	4e d1       	rcall	.+668    	; 0x14f8 <strnlen>
    125c:	4c 01       	movw	r8, r24
    125e:	82 01       	movw	r16, r4
    1260:	f3 2d       	mov	r31, r3
    1262:	ff 77       	andi	r31, 0x7F	; 127
    1264:	3f 2e       	mov	r3, r31
    1266:	15 c0       	rjmp	.+42     	; 0x1292 <vfprintf+0x1aa>
    1268:	28 01       	movw	r4, r16
    126a:	22 e0       	ldi	r18, 0x02	; 2
    126c:	42 0e       	add	r4, r18
    126e:	51 1c       	adc	r5, r1
    1270:	f8 01       	movw	r30, r16
    1272:	a0 80       	ld	r10, Z
    1274:	b1 80       	ldd	r11, Z+1	; 0x01
    1276:	36 fe       	sbrs	r3, 6
    1278:	03 c0       	rjmp	.+6      	; 0x1280 <vfprintf+0x198>
    127a:	69 2d       	mov	r22, r9
    127c:	70 e0       	ldi	r23, 0x00	; 0
    127e:	02 c0       	rjmp	.+4      	; 0x1284 <vfprintf+0x19c>
    1280:	6f ef       	ldi	r22, 0xFF	; 255
    1282:	7f ef       	ldi	r23, 0xFF	; 255
    1284:	c5 01       	movw	r24, r10
    1286:	2d d1       	rcall	.+602    	; 0x14e2 <strnlen_P>
    1288:	4c 01       	movw	r8, r24
    128a:	f3 2d       	mov	r31, r3
    128c:	f0 68       	ori	r31, 0x80	; 128
    128e:	3f 2e       	mov	r3, r31
    1290:	82 01       	movw	r16, r4
    1292:	33 fc       	sbrc	r3, 3
    1294:	19 c0       	rjmp	.+50     	; 0x12c8 <vfprintf+0x1e0>
    1296:	82 2d       	mov	r24, r2
    1298:	90 e0       	ldi	r25, 0x00	; 0
    129a:	88 16       	cp	r8, r24
    129c:	99 06       	cpc	r9, r25
    129e:	a0 f4       	brcc	.+40     	; 0x12c8 <vfprintf+0x1e0>
    12a0:	b6 01       	movw	r22, r12
    12a2:	80 e2       	ldi	r24, 0x20	; 32
    12a4:	90 e0       	ldi	r25, 0x00	; 0
    12a6:	33 d1       	rcall	.+614    	; 0x150e <fputc>
    12a8:	2a 94       	dec	r2
    12aa:	f5 cf       	rjmp	.-22     	; 0x1296 <vfprintf+0x1ae>
    12ac:	f5 01       	movw	r30, r10
    12ae:	37 fc       	sbrc	r3, 7
    12b0:	85 91       	lpm	r24, Z+
    12b2:	37 fe       	sbrs	r3, 7
    12b4:	81 91       	ld	r24, Z+
    12b6:	5f 01       	movw	r10, r30
    12b8:	b6 01       	movw	r22, r12
    12ba:	90 e0       	ldi	r25, 0x00	; 0
    12bc:	28 d1       	rcall	.+592    	; 0x150e <fputc>
    12be:	21 10       	cpse	r2, r1
    12c0:	2a 94       	dec	r2
    12c2:	21 e0       	ldi	r18, 0x01	; 1
    12c4:	82 1a       	sub	r8, r18
    12c6:	91 08       	sbc	r9, r1
    12c8:	81 14       	cp	r8, r1
    12ca:	91 04       	cpc	r9, r1
    12cc:	79 f7       	brne	.-34     	; 0x12ac <vfprintf+0x1c4>
    12ce:	e1 c0       	rjmp	.+450    	; 0x1492 <vfprintf+0x3aa>
    12d0:	84 36       	cpi	r24, 0x64	; 100
    12d2:	11 f0       	breq	.+4      	; 0x12d8 <vfprintf+0x1f0>
    12d4:	89 36       	cpi	r24, 0x69	; 105
    12d6:	39 f5       	brne	.+78     	; 0x1326 <vfprintf+0x23e>
    12d8:	f8 01       	movw	r30, r16
    12da:	37 fe       	sbrs	r3, 7
    12dc:	07 c0       	rjmp	.+14     	; 0x12ec <vfprintf+0x204>
    12de:	60 81       	ld	r22, Z
    12e0:	71 81       	ldd	r23, Z+1	; 0x01
    12e2:	82 81       	ldd	r24, Z+2	; 0x02
    12e4:	93 81       	ldd	r25, Z+3	; 0x03
    12e6:	0c 5f       	subi	r16, 0xFC	; 252
    12e8:	1f 4f       	sbci	r17, 0xFF	; 255
    12ea:	08 c0       	rjmp	.+16     	; 0x12fc <vfprintf+0x214>
    12ec:	60 81       	ld	r22, Z
    12ee:	71 81       	ldd	r23, Z+1	; 0x01
    12f0:	07 2e       	mov	r0, r23
    12f2:	00 0c       	add	r0, r0
    12f4:	88 0b       	sbc	r24, r24
    12f6:	99 0b       	sbc	r25, r25
    12f8:	0e 5f       	subi	r16, 0xFE	; 254
    12fa:	1f 4f       	sbci	r17, 0xFF	; 255
    12fc:	f3 2d       	mov	r31, r3
    12fe:	ff 76       	andi	r31, 0x6F	; 111
    1300:	3f 2e       	mov	r3, r31
    1302:	97 ff       	sbrs	r25, 7
    1304:	09 c0       	rjmp	.+18     	; 0x1318 <vfprintf+0x230>
    1306:	90 95       	com	r25
    1308:	80 95       	com	r24
    130a:	70 95       	com	r23
    130c:	61 95       	neg	r22
    130e:	7f 4f       	sbci	r23, 0xFF	; 255
    1310:	8f 4f       	sbci	r24, 0xFF	; 255
    1312:	9f 4f       	sbci	r25, 0xFF	; 255
    1314:	f0 68       	ori	r31, 0x80	; 128
    1316:	3f 2e       	mov	r3, r31
    1318:	2a e0       	ldi	r18, 0x0A	; 10
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	a3 01       	movw	r20, r6
    131e:	33 d1       	rcall	.+614    	; 0x1586 <__ultoa_invert>
    1320:	88 2e       	mov	r8, r24
    1322:	86 18       	sub	r8, r6
    1324:	44 c0       	rjmp	.+136    	; 0x13ae <vfprintf+0x2c6>
    1326:	85 37       	cpi	r24, 0x75	; 117
    1328:	31 f4       	brne	.+12     	; 0x1336 <vfprintf+0x24e>
    132a:	23 2d       	mov	r18, r3
    132c:	2f 7e       	andi	r18, 0xEF	; 239
    132e:	b2 2e       	mov	r11, r18
    1330:	2a e0       	ldi	r18, 0x0A	; 10
    1332:	30 e0       	ldi	r19, 0x00	; 0
    1334:	25 c0       	rjmp	.+74     	; 0x1380 <vfprintf+0x298>
    1336:	93 2d       	mov	r25, r3
    1338:	99 7f       	andi	r25, 0xF9	; 249
    133a:	b9 2e       	mov	r11, r25
    133c:	8f 36       	cpi	r24, 0x6F	; 111
    133e:	c1 f0       	breq	.+48     	; 0x1370 <vfprintf+0x288>
    1340:	18 f4       	brcc	.+6      	; 0x1348 <vfprintf+0x260>
    1342:	88 35       	cpi	r24, 0x58	; 88
    1344:	79 f0       	breq	.+30     	; 0x1364 <vfprintf+0x27c>
    1346:	ae c0       	rjmp	.+348    	; 0x14a4 <vfprintf+0x3bc>
    1348:	80 37       	cpi	r24, 0x70	; 112
    134a:	19 f0       	breq	.+6      	; 0x1352 <vfprintf+0x26a>
    134c:	88 37       	cpi	r24, 0x78	; 120
    134e:	21 f0       	breq	.+8      	; 0x1358 <vfprintf+0x270>
    1350:	a9 c0       	rjmp	.+338    	; 0x14a4 <vfprintf+0x3bc>
    1352:	e9 2f       	mov	r30, r25
    1354:	e0 61       	ori	r30, 0x10	; 16
    1356:	be 2e       	mov	r11, r30
    1358:	b4 fe       	sbrs	r11, 4
    135a:	0d c0       	rjmp	.+26     	; 0x1376 <vfprintf+0x28e>
    135c:	fb 2d       	mov	r31, r11
    135e:	f4 60       	ori	r31, 0x04	; 4
    1360:	bf 2e       	mov	r11, r31
    1362:	09 c0       	rjmp	.+18     	; 0x1376 <vfprintf+0x28e>
    1364:	34 fe       	sbrs	r3, 4
    1366:	0a c0       	rjmp	.+20     	; 0x137c <vfprintf+0x294>
    1368:	29 2f       	mov	r18, r25
    136a:	26 60       	ori	r18, 0x06	; 6
    136c:	b2 2e       	mov	r11, r18
    136e:	06 c0       	rjmp	.+12     	; 0x137c <vfprintf+0x294>
    1370:	28 e0       	ldi	r18, 0x08	; 8
    1372:	30 e0       	ldi	r19, 0x00	; 0
    1374:	05 c0       	rjmp	.+10     	; 0x1380 <vfprintf+0x298>
    1376:	20 e1       	ldi	r18, 0x10	; 16
    1378:	30 e0       	ldi	r19, 0x00	; 0
    137a:	02 c0       	rjmp	.+4      	; 0x1380 <vfprintf+0x298>
    137c:	20 e1       	ldi	r18, 0x10	; 16
    137e:	32 e0       	ldi	r19, 0x02	; 2
    1380:	f8 01       	movw	r30, r16
    1382:	b7 fe       	sbrs	r11, 7
    1384:	07 c0       	rjmp	.+14     	; 0x1394 <vfprintf+0x2ac>
    1386:	60 81       	ld	r22, Z
    1388:	71 81       	ldd	r23, Z+1	; 0x01
    138a:	82 81       	ldd	r24, Z+2	; 0x02
    138c:	93 81       	ldd	r25, Z+3	; 0x03
    138e:	0c 5f       	subi	r16, 0xFC	; 252
    1390:	1f 4f       	sbci	r17, 0xFF	; 255
    1392:	06 c0       	rjmp	.+12     	; 0x13a0 <vfprintf+0x2b8>
    1394:	60 81       	ld	r22, Z
    1396:	71 81       	ldd	r23, Z+1	; 0x01
    1398:	80 e0       	ldi	r24, 0x00	; 0
    139a:	90 e0       	ldi	r25, 0x00	; 0
    139c:	0e 5f       	subi	r16, 0xFE	; 254
    139e:	1f 4f       	sbci	r17, 0xFF	; 255
    13a0:	a3 01       	movw	r20, r6
    13a2:	f1 d0       	rcall	.+482    	; 0x1586 <__ultoa_invert>
    13a4:	88 2e       	mov	r8, r24
    13a6:	86 18       	sub	r8, r6
    13a8:	fb 2d       	mov	r31, r11
    13aa:	ff 77       	andi	r31, 0x7F	; 127
    13ac:	3f 2e       	mov	r3, r31
    13ae:	36 fe       	sbrs	r3, 6
    13b0:	0d c0       	rjmp	.+26     	; 0x13cc <vfprintf+0x2e4>
    13b2:	23 2d       	mov	r18, r3
    13b4:	2e 7f       	andi	r18, 0xFE	; 254
    13b6:	a2 2e       	mov	r10, r18
    13b8:	89 14       	cp	r8, r9
    13ba:	58 f4       	brcc	.+22     	; 0x13d2 <vfprintf+0x2ea>
    13bc:	34 fe       	sbrs	r3, 4
    13be:	0b c0       	rjmp	.+22     	; 0x13d6 <vfprintf+0x2ee>
    13c0:	32 fc       	sbrc	r3, 2
    13c2:	09 c0       	rjmp	.+18     	; 0x13d6 <vfprintf+0x2ee>
    13c4:	83 2d       	mov	r24, r3
    13c6:	8e 7e       	andi	r24, 0xEE	; 238
    13c8:	a8 2e       	mov	r10, r24
    13ca:	05 c0       	rjmp	.+10     	; 0x13d6 <vfprintf+0x2ee>
    13cc:	b8 2c       	mov	r11, r8
    13ce:	a3 2c       	mov	r10, r3
    13d0:	03 c0       	rjmp	.+6      	; 0x13d8 <vfprintf+0x2f0>
    13d2:	b8 2c       	mov	r11, r8
    13d4:	01 c0       	rjmp	.+2      	; 0x13d8 <vfprintf+0x2f0>
    13d6:	b9 2c       	mov	r11, r9
    13d8:	a4 fe       	sbrs	r10, 4
    13da:	0f c0       	rjmp	.+30     	; 0x13fa <vfprintf+0x312>
    13dc:	fe 01       	movw	r30, r28
    13de:	e8 0d       	add	r30, r8
    13e0:	f1 1d       	adc	r31, r1
    13e2:	80 81       	ld	r24, Z
    13e4:	80 33       	cpi	r24, 0x30	; 48
    13e6:	21 f4       	brne	.+8      	; 0x13f0 <vfprintf+0x308>
    13e8:	9a 2d       	mov	r25, r10
    13ea:	99 7e       	andi	r25, 0xE9	; 233
    13ec:	a9 2e       	mov	r10, r25
    13ee:	09 c0       	rjmp	.+18     	; 0x1402 <vfprintf+0x31a>
    13f0:	a2 fe       	sbrs	r10, 2
    13f2:	06 c0       	rjmp	.+12     	; 0x1400 <vfprintf+0x318>
    13f4:	b3 94       	inc	r11
    13f6:	b3 94       	inc	r11
    13f8:	04 c0       	rjmp	.+8      	; 0x1402 <vfprintf+0x31a>
    13fa:	8a 2d       	mov	r24, r10
    13fc:	86 78       	andi	r24, 0x86	; 134
    13fe:	09 f0       	breq	.+2      	; 0x1402 <vfprintf+0x31a>
    1400:	b3 94       	inc	r11
    1402:	a3 fc       	sbrc	r10, 3
    1404:	10 c0       	rjmp	.+32     	; 0x1426 <vfprintf+0x33e>
    1406:	a0 fe       	sbrs	r10, 0
    1408:	06 c0       	rjmp	.+12     	; 0x1416 <vfprintf+0x32e>
    140a:	b2 14       	cp	r11, r2
    140c:	80 f4       	brcc	.+32     	; 0x142e <vfprintf+0x346>
    140e:	28 0c       	add	r2, r8
    1410:	92 2c       	mov	r9, r2
    1412:	9b 18       	sub	r9, r11
    1414:	0d c0       	rjmp	.+26     	; 0x1430 <vfprintf+0x348>
    1416:	b2 14       	cp	r11, r2
    1418:	58 f4       	brcc	.+22     	; 0x1430 <vfprintf+0x348>
    141a:	b6 01       	movw	r22, r12
    141c:	80 e2       	ldi	r24, 0x20	; 32
    141e:	90 e0       	ldi	r25, 0x00	; 0
    1420:	76 d0       	rcall	.+236    	; 0x150e <fputc>
    1422:	b3 94       	inc	r11
    1424:	f8 cf       	rjmp	.-16     	; 0x1416 <vfprintf+0x32e>
    1426:	b2 14       	cp	r11, r2
    1428:	18 f4       	brcc	.+6      	; 0x1430 <vfprintf+0x348>
    142a:	2b 18       	sub	r2, r11
    142c:	02 c0       	rjmp	.+4      	; 0x1432 <vfprintf+0x34a>
    142e:	98 2c       	mov	r9, r8
    1430:	21 2c       	mov	r2, r1
    1432:	a4 fe       	sbrs	r10, 4
    1434:	0f c0       	rjmp	.+30     	; 0x1454 <vfprintf+0x36c>
    1436:	b6 01       	movw	r22, r12
    1438:	80 e3       	ldi	r24, 0x30	; 48
    143a:	90 e0       	ldi	r25, 0x00	; 0
    143c:	68 d0       	rcall	.+208    	; 0x150e <fputc>
    143e:	a2 fe       	sbrs	r10, 2
    1440:	16 c0       	rjmp	.+44     	; 0x146e <vfprintf+0x386>
    1442:	a1 fc       	sbrc	r10, 1
    1444:	03 c0       	rjmp	.+6      	; 0x144c <vfprintf+0x364>
    1446:	88 e7       	ldi	r24, 0x78	; 120
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	02 c0       	rjmp	.+4      	; 0x1450 <vfprintf+0x368>
    144c:	88 e5       	ldi	r24, 0x58	; 88
    144e:	90 e0       	ldi	r25, 0x00	; 0
    1450:	b6 01       	movw	r22, r12
    1452:	0c c0       	rjmp	.+24     	; 0x146c <vfprintf+0x384>
    1454:	8a 2d       	mov	r24, r10
    1456:	86 78       	andi	r24, 0x86	; 134
    1458:	51 f0       	breq	.+20     	; 0x146e <vfprintf+0x386>
    145a:	a1 fe       	sbrs	r10, 1
    145c:	02 c0       	rjmp	.+4      	; 0x1462 <vfprintf+0x37a>
    145e:	8b e2       	ldi	r24, 0x2B	; 43
    1460:	01 c0       	rjmp	.+2      	; 0x1464 <vfprintf+0x37c>
    1462:	80 e2       	ldi	r24, 0x20	; 32
    1464:	a7 fc       	sbrc	r10, 7
    1466:	8d e2       	ldi	r24, 0x2D	; 45
    1468:	b6 01       	movw	r22, r12
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	50 d0       	rcall	.+160    	; 0x150e <fputc>
    146e:	89 14       	cp	r8, r9
    1470:	30 f4       	brcc	.+12     	; 0x147e <vfprintf+0x396>
    1472:	b6 01       	movw	r22, r12
    1474:	80 e3       	ldi	r24, 0x30	; 48
    1476:	90 e0       	ldi	r25, 0x00	; 0
    1478:	4a d0       	rcall	.+148    	; 0x150e <fputc>
    147a:	9a 94       	dec	r9
    147c:	f8 cf       	rjmp	.-16     	; 0x146e <vfprintf+0x386>
    147e:	8a 94       	dec	r8
    1480:	f3 01       	movw	r30, r6
    1482:	e8 0d       	add	r30, r8
    1484:	f1 1d       	adc	r31, r1
    1486:	80 81       	ld	r24, Z
    1488:	b6 01       	movw	r22, r12
    148a:	90 e0       	ldi	r25, 0x00	; 0
    148c:	40 d0       	rcall	.+128    	; 0x150e <fputc>
    148e:	81 10       	cpse	r8, r1
    1490:	f6 cf       	rjmp	.-20     	; 0x147e <vfprintf+0x396>
    1492:	22 20       	and	r2, r2
    1494:	09 f4       	brne	.+2      	; 0x1498 <vfprintf+0x3b0>
    1496:	4e ce       	rjmp	.-868    	; 0x1134 <vfprintf+0x4c>
    1498:	b6 01       	movw	r22, r12
    149a:	80 e2       	ldi	r24, 0x20	; 32
    149c:	90 e0       	ldi	r25, 0x00	; 0
    149e:	37 d0       	rcall	.+110    	; 0x150e <fputc>
    14a0:	2a 94       	dec	r2
    14a2:	f7 cf       	rjmp	.-18     	; 0x1492 <vfprintf+0x3aa>
    14a4:	f6 01       	movw	r30, r12
    14a6:	86 81       	ldd	r24, Z+6	; 0x06
    14a8:	97 81       	ldd	r25, Z+7	; 0x07
    14aa:	02 c0       	rjmp	.+4      	; 0x14b0 <vfprintf+0x3c8>
    14ac:	8f ef       	ldi	r24, 0xFF	; 255
    14ae:	9f ef       	ldi	r25, 0xFF	; 255
    14b0:	2b 96       	adiw	r28, 0x0b	; 11
    14b2:	0f b6       	in	r0, 0x3f	; 63
    14b4:	f8 94       	cli
    14b6:	de bf       	out	0x3e, r29	; 62
    14b8:	0f be       	out	0x3f, r0	; 63
    14ba:	cd bf       	out	0x3d, r28	; 61
    14bc:	df 91       	pop	r29
    14be:	cf 91       	pop	r28
    14c0:	1f 91       	pop	r17
    14c2:	0f 91       	pop	r16
    14c4:	ff 90       	pop	r15
    14c6:	ef 90       	pop	r14
    14c8:	df 90       	pop	r13
    14ca:	cf 90       	pop	r12
    14cc:	bf 90       	pop	r11
    14ce:	af 90       	pop	r10
    14d0:	9f 90       	pop	r9
    14d2:	8f 90       	pop	r8
    14d4:	7f 90       	pop	r7
    14d6:	6f 90       	pop	r6
    14d8:	5f 90       	pop	r5
    14da:	4f 90       	pop	r4
    14dc:	3f 90       	pop	r3
    14de:	2f 90       	pop	r2
    14e0:	08 95       	ret

000014e2 <strnlen_P>:
    14e2:	fc 01       	movw	r30, r24
    14e4:	05 90       	lpm	r0, Z+
    14e6:	61 50       	subi	r22, 0x01	; 1
    14e8:	70 40       	sbci	r23, 0x00	; 0
    14ea:	01 10       	cpse	r0, r1
    14ec:	d8 f7       	brcc	.-10     	; 0x14e4 <strnlen_P+0x2>
    14ee:	80 95       	com	r24
    14f0:	90 95       	com	r25
    14f2:	8e 0f       	add	r24, r30
    14f4:	9f 1f       	adc	r25, r31
    14f6:	08 95       	ret

000014f8 <strnlen>:
    14f8:	fc 01       	movw	r30, r24
    14fa:	61 50       	subi	r22, 0x01	; 1
    14fc:	70 40       	sbci	r23, 0x00	; 0
    14fe:	01 90       	ld	r0, Z+
    1500:	01 10       	cpse	r0, r1
    1502:	d8 f7       	brcc	.-10     	; 0x14fa <strnlen+0x2>
    1504:	80 95       	com	r24
    1506:	90 95       	com	r25
    1508:	8e 0f       	add	r24, r30
    150a:	9f 1f       	adc	r25, r31
    150c:	08 95       	ret

0000150e <fputc>:
    150e:	0f 93       	push	r16
    1510:	1f 93       	push	r17
    1512:	cf 93       	push	r28
    1514:	df 93       	push	r29
    1516:	fb 01       	movw	r30, r22
    1518:	23 81       	ldd	r18, Z+3	; 0x03
    151a:	21 fd       	sbrc	r18, 1
    151c:	03 c0       	rjmp	.+6      	; 0x1524 <fputc+0x16>
    151e:	8f ef       	ldi	r24, 0xFF	; 255
    1520:	9f ef       	ldi	r25, 0xFF	; 255
    1522:	2c c0       	rjmp	.+88     	; 0x157c <fputc+0x6e>
    1524:	22 ff       	sbrs	r18, 2
    1526:	16 c0       	rjmp	.+44     	; 0x1554 <fputc+0x46>
    1528:	46 81       	ldd	r20, Z+6	; 0x06
    152a:	57 81       	ldd	r21, Z+7	; 0x07
    152c:	24 81       	ldd	r18, Z+4	; 0x04
    152e:	35 81       	ldd	r19, Z+5	; 0x05
    1530:	42 17       	cp	r20, r18
    1532:	53 07       	cpc	r21, r19
    1534:	44 f4       	brge	.+16     	; 0x1546 <fputc+0x38>
    1536:	a0 81       	ld	r26, Z
    1538:	b1 81       	ldd	r27, Z+1	; 0x01
    153a:	9d 01       	movw	r18, r26
    153c:	2f 5f       	subi	r18, 0xFF	; 255
    153e:	3f 4f       	sbci	r19, 0xFF	; 255
    1540:	31 83       	std	Z+1, r19	; 0x01
    1542:	20 83       	st	Z, r18
    1544:	8c 93       	st	X, r24
    1546:	26 81       	ldd	r18, Z+6	; 0x06
    1548:	37 81       	ldd	r19, Z+7	; 0x07
    154a:	2f 5f       	subi	r18, 0xFF	; 255
    154c:	3f 4f       	sbci	r19, 0xFF	; 255
    154e:	37 83       	std	Z+7, r19	; 0x07
    1550:	26 83       	std	Z+6, r18	; 0x06
    1552:	14 c0       	rjmp	.+40     	; 0x157c <fputc+0x6e>
    1554:	8b 01       	movw	r16, r22
    1556:	ec 01       	movw	r28, r24
    1558:	fb 01       	movw	r30, r22
    155a:	00 84       	ldd	r0, Z+8	; 0x08
    155c:	f1 85       	ldd	r31, Z+9	; 0x09
    155e:	e0 2d       	mov	r30, r0
    1560:	09 95       	icall
    1562:	89 2b       	or	r24, r25
    1564:	e1 f6       	brne	.-72     	; 0x151e <fputc+0x10>
    1566:	d8 01       	movw	r26, r16
    1568:	16 96       	adiw	r26, 0x06	; 6
    156a:	8d 91       	ld	r24, X+
    156c:	9c 91       	ld	r25, X
    156e:	17 97       	sbiw	r26, 0x07	; 7
    1570:	01 96       	adiw	r24, 0x01	; 1
    1572:	17 96       	adiw	r26, 0x07	; 7
    1574:	9c 93       	st	X, r25
    1576:	8e 93       	st	-X, r24
    1578:	16 97       	sbiw	r26, 0x06	; 6
    157a:	ce 01       	movw	r24, r28
    157c:	df 91       	pop	r29
    157e:	cf 91       	pop	r28
    1580:	1f 91       	pop	r17
    1582:	0f 91       	pop	r16
    1584:	08 95       	ret

00001586 <__ultoa_invert>:
    1586:	fa 01       	movw	r30, r20
    1588:	aa 27       	eor	r26, r26
    158a:	28 30       	cpi	r18, 0x08	; 8
    158c:	51 f1       	breq	.+84     	; 0x15e2 <__ultoa_invert+0x5c>
    158e:	20 31       	cpi	r18, 0x10	; 16
    1590:	81 f1       	breq	.+96     	; 0x15f2 <__ultoa_invert+0x6c>
    1592:	e8 94       	clt
    1594:	6f 93       	push	r22
    1596:	6e 7f       	andi	r22, 0xFE	; 254
    1598:	6e 5f       	subi	r22, 0xFE	; 254
    159a:	7f 4f       	sbci	r23, 0xFF	; 255
    159c:	8f 4f       	sbci	r24, 0xFF	; 255
    159e:	9f 4f       	sbci	r25, 0xFF	; 255
    15a0:	af 4f       	sbci	r26, 0xFF	; 255
    15a2:	b1 e0       	ldi	r27, 0x01	; 1
    15a4:	3e d0       	rcall	.+124    	; 0x1622 <__ultoa_invert+0x9c>
    15a6:	b4 e0       	ldi	r27, 0x04	; 4
    15a8:	3c d0       	rcall	.+120    	; 0x1622 <__ultoa_invert+0x9c>
    15aa:	67 0f       	add	r22, r23
    15ac:	78 1f       	adc	r23, r24
    15ae:	89 1f       	adc	r24, r25
    15b0:	9a 1f       	adc	r25, r26
    15b2:	a1 1d       	adc	r26, r1
    15b4:	68 0f       	add	r22, r24
    15b6:	79 1f       	adc	r23, r25
    15b8:	8a 1f       	adc	r24, r26
    15ba:	91 1d       	adc	r25, r1
    15bc:	a1 1d       	adc	r26, r1
    15be:	6a 0f       	add	r22, r26
    15c0:	71 1d       	adc	r23, r1
    15c2:	81 1d       	adc	r24, r1
    15c4:	91 1d       	adc	r25, r1
    15c6:	a1 1d       	adc	r26, r1
    15c8:	20 d0       	rcall	.+64     	; 0x160a <__ultoa_invert+0x84>
    15ca:	09 f4       	brne	.+2      	; 0x15ce <__ultoa_invert+0x48>
    15cc:	68 94       	set
    15ce:	3f 91       	pop	r19
    15d0:	2a e0       	ldi	r18, 0x0A	; 10
    15d2:	26 9f       	mul	r18, r22
    15d4:	11 24       	eor	r1, r1
    15d6:	30 19       	sub	r19, r0
    15d8:	30 5d       	subi	r19, 0xD0	; 208
    15da:	31 93       	st	Z+, r19
    15dc:	de f6       	brtc	.-74     	; 0x1594 <__ultoa_invert+0xe>
    15de:	cf 01       	movw	r24, r30
    15e0:	08 95       	ret
    15e2:	46 2f       	mov	r20, r22
    15e4:	47 70       	andi	r20, 0x07	; 7
    15e6:	40 5d       	subi	r20, 0xD0	; 208
    15e8:	41 93       	st	Z+, r20
    15ea:	b3 e0       	ldi	r27, 0x03	; 3
    15ec:	0f d0       	rcall	.+30     	; 0x160c <__ultoa_invert+0x86>
    15ee:	c9 f7       	brne	.-14     	; 0x15e2 <__ultoa_invert+0x5c>
    15f0:	f6 cf       	rjmp	.-20     	; 0x15de <__ultoa_invert+0x58>
    15f2:	46 2f       	mov	r20, r22
    15f4:	4f 70       	andi	r20, 0x0F	; 15
    15f6:	40 5d       	subi	r20, 0xD0	; 208
    15f8:	4a 33       	cpi	r20, 0x3A	; 58
    15fa:	18 f0       	brcs	.+6      	; 0x1602 <__ultoa_invert+0x7c>
    15fc:	49 5d       	subi	r20, 0xD9	; 217
    15fe:	31 fd       	sbrc	r19, 1
    1600:	40 52       	subi	r20, 0x20	; 32
    1602:	41 93       	st	Z+, r20
    1604:	02 d0       	rcall	.+4      	; 0x160a <__ultoa_invert+0x84>
    1606:	a9 f7       	brne	.-22     	; 0x15f2 <__ultoa_invert+0x6c>
    1608:	ea cf       	rjmp	.-44     	; 0x15de <__ultoa_invert+0x58>
    160a:	b4 e0       	ldi	r27, 0x04	; 4
    160c:	a6 95       	lsr	r26
    160e:	97 95       	ror	r25
    1610:	87 95       	ror	r24
    1612:	77 95       	ror	r23
    1614:	67 95       	ror	r22
    1616:	ba 95       	dec	r27
    1618:	c9 f7       	brne	.-14     	; 0x160c <__ultoa_invert+0x86>
    161a:	00 97       	sbiw	r24, 0x00	; 0
    161c:	61 05       	cpc	r22, r1
    161e:	71 05       	cpc	r23, r1
    1620:	08 95       	ret
    1622:	9b 01       	movw	r18, r22
    1624:	ac 01       	movw	r20, r24
    1626:	0a 2e       	mov	r0, r26
    1628:	06 94       	lsr	r0
    162a:	57 95       	ror	r21
    162c:	47 95       	ror	r20
    162e:	37 95       	ror	r19
    1630:	27 95       	ror	r18
    1632:	ba 95       	dec	r27
    1634:	c9 f7       	brne	.-14     	; 0x1628 <__ultoa_invert+0xa2>
    1636:	62 0f       	add	r22, r18
    1638:	73 1f       	adc	r23, r19
    163a:	84 1f       	adc	r24, r20
    163c:	95 1f       	adc	r25, r21
    163e:	a0 1d       	adc	r26, r0
    1640:	08 95       	ret

00001642 <_exit>:
    1642:	f8 94       	cli

00001644 <__stop_program>:
    1644:	ff cf       	rjmp	.-2      	; 0x1644 <__stop_program>
