
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.368430                       # Number of seconds simulated
sim_ticks                                368429534334                       # Number of ticks simulated
final_tick                               701429846022                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 256130                       # Simulator instruction rate (inst/s)
host_op_rate                                   256130                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31455257                       # Simulator tick rate (ticks/s)
host_mem_usage                                2347920                       # Number of bytes of host memory used
host_seconds                                 11712.81                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        26368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     45203136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45229504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        26368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     43058944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        43058944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       706299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              706711                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        672796                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             672796                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        71569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    122691402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             122762970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        71569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            71569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       116871586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116871586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       116871586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        71569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    122691402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            239634556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      706711                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     672796                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    706711                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   672796                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   45229504                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                43058944                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             45229504                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             43058944                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               45297                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               46855                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               46721                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               44644                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               42103                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               41862                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               41839                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               42947                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               45381                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               46481                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              46683                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              45120                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              42846                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              42273                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              42386                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              43271                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               43432                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               45084                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               44735                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               42773                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               40174                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               39930                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               39692                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               40496                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               42892                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               43976                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              44063                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              42651                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              40640                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              40361                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              40494                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              41403                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  368419626585                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                706711                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               672796                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  197485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  177017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  171128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  161070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    9933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   28159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   29145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   29239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   29249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  19319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       309058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    285.668891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.558797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   450.562987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       103780     33.58%     33.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        61280     19.83%     53.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        42064     13.61%     67.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        29941      9.69%     76.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        18404      5.95%     82.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        10968      3.55%     86.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         5581      1.81%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         3286      1.06%     89.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1482      0.48%     89.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         1569      0.51%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         2207      0.71%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         3632      1.18%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833          799      0.26%     92.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          561      0.18%     92.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          444      0.14%     92.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025          794      0.26%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          308      0.10%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          395      0.13%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          400      0.13%     93.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281          806      0.26%     93.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345         5518      1.79%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409          722      0.23%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473          302      0.10%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        12413      4.02%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          355      0.11%     99.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665           64      0.02%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           18      0.01%     99.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          180      0.06%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           43      0.01%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           23      0.01%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           12      0.00%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049           96      0.03%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           14      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           12      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241            7      0.00%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305           44      0.01%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           13      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433            6      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            1      0.00%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561           23      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            8      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689            2      0.00%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            6      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817           10      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881            2      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            2      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            4      0.00%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           11      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            3      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            9      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            5      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            2      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521            1      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585            5      0.00%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            4      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            1      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            3      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905            3      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            4      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            3      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            5      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            2      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            5      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            2      0.00%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            5      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            4      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            2      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            4      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            3      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            1      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            2      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            3      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            4      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            1      0.00%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            6      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            1      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            2      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            5      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            3      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505            1      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            2      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            5      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697            2      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            2      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            1      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            1      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            1      0.00%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            4      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209            3      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            1      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337            1      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            4      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            1      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            1      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657            3      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721            1      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785            1      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913            4      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            2      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            2      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            4      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233            2      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            5      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            2      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            1      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            5      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            3      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937            3      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129            1      0.00%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          272      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       309058                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  62340655349                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             70267957849                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3533545000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                4393757500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     88212.62                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                   6217.21                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                99429.83                       # Average memory access latency
system.mem_ctrls.avgRdBW                       122.76                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       116.87                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               122.76                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               116.87                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.87                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.19                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.28                       # Average write queue length over time
system.mem_ctrls.readRowHits                   664740                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  405707                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 94.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     267066.15                       # Average gap between requests
system.membus.throughput                    239634556                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq               40716                       # Transaction distribution
system.membus.trans_dist::ReadResp              40716                       # Transaction distribution
system.membus.trans_dist::Writeback            672796                       # Transaction distribution
system.membus.trans_dist::ReadExReq            665995                       # Transaction distribution
system.membus.trans_dist::ReadExResp           665995                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2086218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2086218                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     88288448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            88288448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               88288448                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          2251704375                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2253192059                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       218695742                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    165473684                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4856981                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    170069366                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       127801365                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     75.146611                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         6400389                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2423                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            457038237                       # DTB read hits
system.switch_cpus.dtb.read_misses              77308                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        457115545                       # DTB read accesses
system.switch_cpus.dtb.write_hits           124744979                       # DTB write hits
system.switch_cpus.dtb.write_misses            153180                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       124898159                       # DTB write accesses
system.switch_cpus.dtb.data_hits            581783216                       # DTB hits
system.switch_cpus.dtb.data_misses             230488                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses        582013704                       # DTB accesses
system.switch_cpus.itb.fetch_hits           252692856                       # ITB hits
system.switch_cpus.itb.fetch_misses               813                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       252693669                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  525                       # Number of system calls
system.switch_cpus.numCycles               1106394998                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    505253748                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2148526376                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           218695742                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    134201754                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             383893806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        17721873                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      146069291                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          496                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         5197                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         252692856                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2643774                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1048002761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.050115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.169995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        664108955     63.37%     63.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         43826785      4.18%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         48877615      4.66%     72.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         18974129      1.81%     74.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         30114427      2.87%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         21101536      2.01%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         15803595      1.51%     80.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12330736      1.18%     81.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        192864983     18.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1048002761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.197665                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.941916                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        533474112                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     120082834                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         380743490                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1149528                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12552796                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     45163427                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        293990                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2134909116                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        481835                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12552796                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        541759176                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        45598472                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     15204576                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         373425921                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      59461819                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2124772695                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2599                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       17690052                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      40157711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1772370994                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3115581061                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1759199753                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1356381308                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1686180541                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         86190379                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      1088889                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       139688                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         138601264                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    460277473                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    126218126                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     23991364                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     10070241                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2081118969                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       278586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2059397004                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1046131                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     79418820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     38104656                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1275                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1048002761                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.965068                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.602765                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    216986916     20.70%     20.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    247581600     23.62%     44.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    234173642     22.34%     66.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    173799232     16.58%     83.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     94465280      9.01%     92.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     51654823      4.93%     97.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     20911532      2.00%     99.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      6971891      0.67%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1457845      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1048002761                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          546500      1.87%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           123      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     14907574     51.08%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     52.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9941737     34.06%     87.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3791044     12.99%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          232      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     953194480     46.29%     46.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1461658      0.07%     46.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     46.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    264081551     12.82%     59.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     15355281      0.75%     59.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     11343466      0.55%     60.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    229887347     11.16%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          114      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    459087590     22.29%     93.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    124985285      6.07%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2059397004                       # Type of FU issued
system.switch_cpus.iq.rate                   1.861358                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            29186978                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014173                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3564131771                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1335474972                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1246578851                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1632898105                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    825350002                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    800655261                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1260555687                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       828028063                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     22498281                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     17950990                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         5913                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8606                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3967268                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       135057                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       425296                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12552796                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         5864497                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        428117                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2098681100                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      4679029                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     460277473                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    126218126                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       139683                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          20102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         10607                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         8606                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1938830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2723759                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      4662589                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2052847674                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     457115571                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6549328                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              17283545                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            582013731                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        206605335                       # Number of branches executed
system.switch_cpus.iew.exec_stores          124898160                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.855438                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2048513364                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2047234112                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1422671105                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1937317951                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.850365                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.734351                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     81429335                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       277311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4629732                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1035449965                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.948052                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.323187                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    350037488     33.81%     33.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    237571703     22.94%     56.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    168178971     16.24%     72.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     86976785      8.40%     81.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     53773930      5.19%     86.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     33937598      3.28%     89.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16286140      1.57%     91.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      9748464      0.94%     92.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     78938886      7.62%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1035449965                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2017110886                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2017110886                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              564577318                       # Number of memory references committed
system.switch_cpus.commit.loads             442326460                       # Number of loads committed
system.switch_cpus.commit.membars              138393                       # Number of memory barriers committed
system.switch_cpus.commit.branches          197944349                       # Number of branches committed
system.switch_cpus.commit.fp_insts          791595074                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1461337968                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      6376513                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      78938886                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3054946871                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4209682010                       # The number of ROB writes
system.switch_cpus.timesIdled                  202885                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                58392237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.553197                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.553197                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.807673                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.807673                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2000306045                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       982204763                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1040005834                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        741233578                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1225182                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         276900                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             47256                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1141                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.360535                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008705                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1830679130                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                   62536471                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         448437.923428                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         30240.000000                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          478677.923428                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   9                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   9                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 203408792.222222                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 6948496.777778                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.966968                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.033032                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            4798.325257                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        10269                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        10269                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1          429                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1        330547                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2         346070                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1       838403                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2       823309                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1    47.666667                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    674359                       # number of replacements
system.l2.tags.tagsinuse                 90827.784941                       # Cycle average of tags in use
system.l2.tags.total_refs                       95627                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    773213                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.123675                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    81071.242928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    87.320719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  9546.048689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         33.024388                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         90.148218                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.618524                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.072831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.692961                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        63714                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   63714                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           691226                       # number of Writeback hits
system.l2.Writeback_hits::total                691226                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data         7776                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7776                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data         71490                       # number of demand (read+write) hits
system.l2.demand_hits::total                    71490                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        71490                       # number of overall hits
system.l2.overall_hits::total                   71490                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          412                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data        40304                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 40716                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       665995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              665995                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          412                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       706299                       # number of demand (read+write) misses
system.l2.demand_misses::total                 706711                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          412                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       706299                       # number of overall misses
system.l2.overall_misses::total                706711                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     38356441                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   3776572785                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3814929226                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  88024010077                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   88024010077                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     38356441                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  91800582862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      91838939303                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     38356441                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  91800582862                       # number of overall miss cycles
system.l2.overall_miss_latency::total     91838939303                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          412                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       104018                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              104430                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       691226                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            691226                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       673771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            673771                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          412                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       777789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               778201                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          412                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       777789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              778201                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.387471                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.389888                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.988459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.988459                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.908086                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908134                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.908086                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908134                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 93098.157767                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 93702.183034                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 93696.070979                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 132169.175560                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 132169.175560                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 93098.157767                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 129974.108504                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129952.610477                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 93098.157767                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 129974.108504                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129952.610477                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               672796                       # number of writebacks
system.l2.writebacks::total                    672796                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          412                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data        40304                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            40716                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       665995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         665995                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       706299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            706711                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       706299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           706711                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     35217245                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   3466937121                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3502154366                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  82889061767                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  82889061767                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     35217245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  86355998888                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  86391216133                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     35217245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  86355998888                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  86391216133                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.387471                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.389888                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.988459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.988459                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.908086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.908134                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.908086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.908134                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 85478.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 86019.678469                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 86014.204883                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 124458.985078                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124458.985078                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 85478.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 122265.497881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 122244.051859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 85478.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 122265.497881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 122244.051859                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   255254585                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq             104430                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            104430                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           691226                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           673771                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          673771                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2246804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2247628                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     94016960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total           94043328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus              94043328                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy          949675707                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            488009                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         876772569                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2106395930                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 15399102.282556                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  15399102.282556                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse          1143.855253                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1252692266                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1297                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          965838.292984                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   258.855253                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst          885                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.063197                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.216064                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.279262                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    252692251                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       252692251                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    252692251                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        252692251                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    252692251                       # number of overall hits
system.cpu.icache.overall_hits::total       252692251                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          600                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           600                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          600                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            600                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          600                       # number of overall misses
system.cpu.icache.overall_misses::total           600                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     62691064                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62691064                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     62691064                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62691064                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     62691064                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62691064                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    252692851                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    252692851                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    252692851                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    252692851                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    252692851                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    252692851                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 104485.106667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104485.106667                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 104485.106667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104485.106667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 104485.106667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104485.106667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2401                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1481                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   133.388889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets         1481                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          188                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          188                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          188                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          188                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          188                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          412                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          412                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          412                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          412                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     38768695                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38768695                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     38768695                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38768695                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     38768695                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38768695                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 94098.774272                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 94098.774272                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 94098.774272                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 94098.774272                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 94098.774272                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 94098.774272                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1242                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           39                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.303223                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.009521                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1020442276                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           87410612                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 26784938.939207                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 2061879.997988                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  28846818.937195                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          364                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          364                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 2803412.846154                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 240139.043956                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.921099                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.078901                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     227.414785                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        14196                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        14196                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         9665                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       428227                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       437892                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      1038856                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      1038856                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    26.552198                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements            765645                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2869.758839                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           636472280                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            768499                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            828.201832                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2761.777315                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   107.981524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.674262                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.026363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.700625                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    433907529                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       433907529                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    116863272                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      116863272                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       138377                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       138377                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       138393                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       138393                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    550770801                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        550770801                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    550770801                       # number of overall hits
system.cpu.dcache.overall_hits::total       550770801                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       288684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        288684                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      5249190                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5249190                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5537874                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5537874                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5537874                       # number of overall misses
system.cpu.dcache.overall_misses::total       5537874                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   9255852469                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9255852469                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 555546549830                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 555546549830                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       201570                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       201570                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 564802402299                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 564802402299                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 564802402299                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 564802402299                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    434196213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    434196213                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    122112462                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       138393                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       138393                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    556308675                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    556308675                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    556308675                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    556308675                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000665                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.042987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042987                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000116                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000116                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.009955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.009955                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009955                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 32062.228835                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32062.228835                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 105834.719229                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105834.719229                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 12598.125000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12598.125000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 101989.030863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101989.030863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 101989.030863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101989.030863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     60672294                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5315                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            493702                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              45                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   122.892542                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   118.111111                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       691226                       # number of writebacks
system.cpu.dcache.writebacks::total            691226                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data       184680                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       184680                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4575419                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4575419                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4760099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4760099                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4760099                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4760099                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       104004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       104004                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       673771                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       673771                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           14                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       777775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       777775                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       777775                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       777775                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   4056751696                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4056751696                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  88779996436                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  88779996436                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        51282                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        51282                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  92836748132                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  92836748132                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  92836748132                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  92836748132                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000101                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.001398                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001398                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.001398                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001398                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 39005.727626                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39005.727626                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 131765.832065                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 131765.832065                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3663                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 119361.959605                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 119361.959605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 119361.959605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 119361.959605                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
