#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_ADC_SAR */
ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_Bypass */
ADC_Bypass__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
ADC_Bypass__0__MASK EQU 0x04
ADC_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_Bypass__0__PORT EQU 0
ADC_Bypass__0__SHIFT EQU 2
ADC_Bypass__AG EQU CYREG_PRT0_AG
ADC_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_Bypass__DR EQU CYREG_PRT0_DR
ADC_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_Bypass__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_Bypass__MASK EQU 0x04
ADC_Bypass__PORT EQU 0
ADC_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_Bypass__PS EQU CYREG_PRT0_PS
ADC_Bypass__SHIFT EQU 2
ADC_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_in0 */
ADC_in0__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
ADC_in0__0__MASK EQU 0x08
ADC_in0__0__PC EQU CYREG_PRT0_PC3
ADC_in0__0__PORT EQU 0
ADC_in0__0__SHIFT EQU 3
ADC_in0__AG EQU CYREG_PRT0_AG
ADC_in0__AMUX EQU CYREG_PRT0_AMUX
ADC_in0__BIE EQU CYREG_PRT0_BIE
ADC_in0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_in0__BYP EQU CYREG_PRT0_BYP
ADC_in0__CTL EQU CYREG_PRT0_CTL
ADC_in0__DM0 EQU CYREG_PRT0_DM0
ADC_in0__DM1 EQU CYREG_PRT0_DM1
ADC_in0__DM2 EQU CYREG_PRT0_DM2
ADC_in0__DR EQU CYREG_PRT0_DR
ADC_in0__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_in0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
ADC_in0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_in0__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_in0__MASK EQU 0x08
ADC_in0__PORT EQU 0
ADC_in0__PRT EQU CYREG_PRT0_PRT
ADC_in0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_in0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_in0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_in0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_in0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_in0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_in0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_in0__PS EQU CYREG_PRT0_PS
ADC_in0__SHIFT EQU 3
ADC_in0__SLW EQU CYREG_PRT0_SLW

/* ADC_IRQ */
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x01
ADC_IRQ__INTC_NUMBER EQU 0
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_theACLK */
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__INDEX EQU 0x03
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_theACLK__PM_ACT_MSK EQU 0x08
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_theACLK__PM_STBY_MSK EQU 0x08

/* DB0 */
DB0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
DB0__0__MASK EQU 0x01
DB0__0__PC EQU CYREG_PRT3_PC0
DB0__0__PORT EQU 3
DB0__0__SHIFT EQU 0
DB0__AG EQU CYREG_PRT3_AG
DB0__AMUX EQU CYREG_PRT3_AMUX
DB0__BIE EQU CYREG_PRT3_BIE
DB0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DB0__BYP EQU CYREG_PRT3_BYP
DB0__CTL EQU CYREG_PRT3_CTL
DB0__DM0 EQU CYREG_PRT3_DM0
DB0__DM1 EQU CYREG_PRT3_DM1
DB0__DM2 EQU CYREG_PRT3_DM2
DB0__DR EQU CYREG_PRT3_DR
DB0__INP_DIS EQU CYREG_PRT3_INP_DIS
DB0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DB0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DB0__LCD_EN EQU CYREG_PRT3_LCD_EN
DB0__MASK EQU 0x01
DB0__PORT EQU 3
DB0__PRT EQU CYREG_PRT3_PRT
DB0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DB0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DB0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DB0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DB0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DB0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DB0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DB0__PS EQU CYREG_PRT3_PS
DB0__SHIFT EQU 0
DB0__SLW EQU CYREG_PRT3_SLW

/* DB1 */
DB1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
DB1__0__MASK EQU 0x02
DB1__0__PC EQU CYREG_PRT12_PC1
DB1__0__PORT EQU 12
DB1__0__SHIFT EQU 1
DB1__AG EQU CYREG_PRT12_AG
DB1__BIE EQU CYREG_PRT12_BIE
DB1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DB1__BYP EQU CYREG_PRT12_BYP
DB1__DM0 EQU CYREG_PRT12_DM0
DB1__DM1 EQU CYREG_PRT12_DM1
DB1__DM2 EQU CYREG_PRT12_DM2
DB1__DR EQU CYREG_PRT12_DR
DB1__INP_DIS EQU CYREG_PRT12_INP_DIS
DB1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DB1__MASK EQU 0x02
DB1__PORT EQU 12
DB1__PRT EQU CYREG_PRT12_PRT
DB1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DB1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DB1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DB1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DB1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DB1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DB1__PS EQU CYREG_PRT12_PS
DB1__SHIFT EQU 1
DB1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DB1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DB1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DB1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DB1__SLW EQU CYREG_PRT12_SLW

/* DB2 */
DB2__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
DB2__0__MASK EQU 0x40
DB2__0__PC EQU CYREG_PRT3_PC6
DB2__0__PORT EQU 3
DB2__0__SHIFT EQU 6
DB2__AG EQU CYREG_PRT3_AG
DB2__AMUX EQU CYREG_PRT3_AMUX
DB2__BIE EQU CYREG_PRT3_BIE
DB2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DB2__BYP EQU CYREG_PRT3_BYP
DB2__CTL EQU CYREG_PRT3_CTL
DB2__DM0 EQU CYREG_PRT3_DM0
DB2__DM1 EQU CYREG_PRT3_DM1
DB2__DM2 EQU CYREG_PRT3_DM2
DB2__DR EQU CYREG_PRT3_DR
DB2__INP_DIS EQU CYREG_PRT3_INP_DIS
DB2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DB2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DB2__LCD_EN EQU CYREG_PRT3_LCD_EN
DB2__MASK EQU 0x40
DB2__PORT EQU 3
DB2__PRT EQU CYREG_PRT3_PRT
DB2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DB2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DB2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DB2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DB2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DB2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DB2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DB2__PS EQU CYREG_PRT3_PS
DB2__SHIFT EQU 6
DB2__SLW EQU CYREG_PRT3_SLW

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT12_PC0
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 0
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Rx_2 */
Rx_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_2__0__MASK EQU 0x40
Rx_2__0__PC EQU CYREG_PRT12_PC6
Rx_2__0__PORT EQU 12
Rx_2__0__SHIFT EQU 6
Rx_2__AG EQU CYREG_PRT12_AG
Rx_2__BIE EQU CYREG_PRT12_BIE
Rx_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_2__BYP EQU CYREG_PRT12_BYP
Rx_2__DM0 EQU CYREG_PRT12_DM0
Rx_2__DM1 EQU CYREG_PRT12_DM1
Rx_2__DM2 EQU CYREG_PRT12_DM2
Rx_2__DR EQU CYREG_PRT12_DR
Rx_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_2__MASK EQU 0x40
Rx_2__PORT EQU 12
Rx_2__PRT EQU CYREG_PRT12_PRT
Rx_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_2__PS EQU CYREG_PRT12_PS
Rx_2__SHIFT EQU 6
Rx_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_2__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_BUART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB09_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB09_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB07_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB11_ST

/* UART_clk */
UART_clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_clk__CFG2_SRC_SEL_MASK EQU 0x07
UART_clk__INDEX EQU 0x01
UART_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_clk__PM_ACT_MSK EQU 0x02
UART_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_clk__PM_STBY_MSK EQU 0x02

/* M1_D1 */
M1_D1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
M1_D1__0__MASK EQU 0x01
M1_D1__0__PC EQU CYREG_PRT0_PC0
M1_D1__0__PORT EQU 0
M1_D1__0__SHIFT EQU 0
M1_D1__AG EQU CYREG_PRT0_AG
M1_D1__AMUX EQU CYREG_PRT0_AMUX
M1_D1__BIE EQU CYREG_PRT0_BIE
M1_D1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
M1_D1__BYP EQU CYREG_PRT0_BYP
M1_D1__CTL EQU CYREG_PRT0_CTL
M1_D1__DM0 EQU CYREG_PRT0_DM0
M1_D1__DM1 EQU CYREG_PRT0_DM1
M1_D1__DM2 EQU CYREG_PRT0_DM2
M1_D1__DR EQU CYREG_PRT0_DR
M1_D1__INP_DIS EQU CYREG_PRT0_INP_DIS
M1_D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
M1_D1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
M1_D1__LCD_EN EQU CYREG_PRT0_LCD_EN
M1_D1__MASK EQU 0x01
M1_D1__PORT EQU 0
M1_D1__PRT EQU CYREG_PRT0_PRT
M1_D1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
M1_D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
M1_D1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
M1_D1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
M1_D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
M1_D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
M1_D1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
M1_D1__PS EQU CYREG_PRT0_PS
M1_D1__SHIFT EQU 0
M1_D1__SLW EQU CYREG_PRT0_SLW

/* M1_QA */
M1_QA__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
M1_QA__0__MASK EQU 0x02
M1_QA__0__PC EQU CYREG_PRT3_PC1
M1_QA__0__PORT EQU 3
M1_QA__0__SHIFT EQU 1
M1_QA__AG EQU CYREG_PRT3_AG
M1_QA__AMUX EQU CYREG_PRT3_AMUX
M1_QA__BIE EQU CYREG_PRT3_BIE
M1_QA__BIT_MASK EQU CYREG_PRT3_BIT_MASK
M1_QA__BYP EQU CYREG_PRT3_BYP
M1_QA__CTL EQU CYREG_PRT3_CTL
M1_QA__DM0 EQU CYREG_PRT3_DM0
M1_QA__DM1 EQU CYREG_PRT3_DM1
M1_QA__DM2 EQU CYREG_PRT3_DM2
M1_QA__DR EQU CYREG_PRT3_DR
M1_QA__INP_DIS EQU CYREG_PRT3_INP_DIS
M1_QA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
M1_QA__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
M1_QA__LCD_EN EQU CYREG_PRT3_LCD_EN
M1_QA__MASK EQU 0x02
M1_QA__PORT EQU 3
M1_QA__PRT EQU CYREG_PRT3_PRT
M1_QA__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
M1_QA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
M1_QA__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
M1_QA__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
M1_QA__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
M1_QA__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
M1_QA__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
M1_QA__PS EQU CYREG_PRT3_PS
M1_QA__SHIFT EQU 1
M1_QA__SLW EQU CYREG_PRT3_SLW

/* M1_QB */
M1_QB__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
M1_QB__0__MASK EQU 0x08
M1_QB__0__PC EQU CYREG_PRT3_PC3
M1_QB__0__PORT EQU 3
M1_QB__0__SHIFT EQU 3
M1_QB__AG EQU CYREG_PRT3_AG
M1_QB__AMUX EQU CYREG_PRT3_AMUX
M1_QB__BIE EQU CYREG_PRT3_BIE
M1_QB__BIT_MASK EQU CYREG_PRT3_BIT_MASK
M1_QB__BYP EQU CYREG_PRT3_BYP
M1_QB__CTL EQU CYREG_PRT3_CTL
M1_QB__DM0 EQU CYREG_PRT3_DM0
M1_QB__DM1 EQU CYREG_PRT3_DM1
M1_QB__DM2 EQU CYREG_PRT3_DM2
M1_QB__DR EQU CYREG_PRT3_DR
M1_QB__INP_DIS EQU CYREG_PRT3_INP_DIS
M1_QB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
M1_QB__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
M1_QB__LCD_EN EQU CYREG_PRT3_LCD_EN
M1_QB__MASK EQU 0x08
M1_QB__PORT EQU 3
M1_QB__PRT EQU CYREG_PRT3_PRT
M1_QB__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
M1_QB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
M1_QB__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
M1_QB__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
M1_QB__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
M1_QB__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
M1_QB__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
M1_QB__PS EQU CYREG_PRT3_PS
M1_QB__SHIFT EQU 3
M1_QB__SLW EQU CYREG_PRT3_SLW

/* M2_D1 */
M2_D1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
M2_D1__0__MASK EQU 0x10
M2_D1__0__PC EQU CYREG_PRT1_PC4
M2_D1__0__PORT EQU 1
M2_D1__0__SHIFT EQU 4
M2_D1__AG EQU CYREG_PRT1_AG
M2_D1__AMUX EQU CYREG_PRT1_AMUX
M2_D1__BIE EQU CYREG_PRT1_BIE
M2_D1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
M2_D1__BYP EQU CYREG_PRT1_BYP
M2_D1__CTL EQU CYREG_PRT1_CTL
M2_D1__DM0 EQU CYREG_PRT1_DM0
M2_D1__DM1 EQU CYREG_PRT1_DM1
M2_D1__DM2 EQU CYREG_PRT1_DM2
M2_D1__DR EQU CYREG_PRT1_DR
M2_D1__INP_DIS EQU CYREG_PRT1_INP_DIS
M2_D1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
M2_D1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
M2_D1__LCD_EN EQU CYREG_PRT1_LCD_EN
M2_D1__MASK EQU 0x10
M2_D1__PORT EQU 1
M2_D1__PRT EQU CYREG_PRT1_PRT
M2_D1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
M2_D1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
M2_D1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
M2_D1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
M2_D1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
M2_D1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
M2_D1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
M2_D1__PS EQU CYREG_PRT1_PS
M2_D1__SHIFT EQU 4
M2_D1__SLW EQU CYREG_PRT1_SLW

/* M2_QA */
M2_QA__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
M2_QA__0__MASK EQU 0x10
M2_QA__0__PC EQU CYREG_PRT2_PC4
M2_QA__0__PORT EQU 2
M2_QA__0__SHIFT EQU 4
M2_QA__AG EQU CYREG_PRT2_AG
M2_QA__AMUX EQU CYREG_PRT2_AMUX
M2_QA__BIE EQU CYREG_PRT2_BIE
M2_QA__BIT_MASK EQU CYREG_PRT2_BIT_MASK
M2_QA__BYP EQU CYREG_PRT2_BYP
M2_QA__CTL EQU CYREG_PRT2_CTL
M2_QA__DM0 EQU CYREG_PRT2_DM0
M2_QA__DM1 EQU CYREG_PRT2_DM1
M2_QA__DM2 EQU CYREG_PRT2_DM2
M2_QA__DR EQU CYREG_PRT2_DR
M2_QA__INP_DIS EQU CYREG_PRT2_INP_DIS
M2_QA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
M2_QA__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
M2_QA__LCD_EN EQU CYREG_PRT2_LCD_EN
M2_QA__MASK EQU 0x10
M2_QA__PORT EQU 2
M2_QA__PRT EQU CYREG_PRT2_PRT
M2_QA__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
M2_QA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
M2_QA__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
M2_QA__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
M2_QA__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
M2_QA__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
M2_QA__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
M2_QA__PS EQU CYREG_PRT2_PS
M2_QA__SHIFT EQU 4
M2_QA__SLW EQU CYREG_PRT2_SLW

/* M2_QB */
M2_QB__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
M2_QB__0__MASK EQU 0x20
M2_QB__0__PC EQU CYREG_PRT2_PC5
M2_QB__0__PORT EQU 2
M2_QB__0__SHIFT EQU 5
M2_QB__AG EQU CYREG_PRT2_AG
M2_QB__AMUX EQU CYREG_PRT2_AMUX
M2_QB__BIE EQU CYREG_PRT2_BIE
M2_QB__BIT_MASK EQU CYREG_PRT2_BIT_MASK
M2_QB__BYP EQU CYREG_PRT2_BYP
M2_QB__CTL EQU CYREG_PRT2_CTL
M2_QB__DM0 EQU CYREG_PRT2_DM0
M2_QB__DM1 EQU CYREG_PRT2_DM1
M2_QB__DM2 EQU CYREG_PRT2_DM2
M2_QB__DR EQU CYREG_PRT2_DR
M2_QB__INP_DIS EQU CYREG_PRT2_INP_DIS
M2_QB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
M2_QB__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
M2_QB__LCD_EN EQU CYREG_PRT2_LCD_EN
M2_QB__MASK EQU 0x20
M2_QB__PORT EQU 2
M2_QB__PRT EQU CYREG_PRT2_PRT
M2_QB__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
M2_QB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
M2_QB__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
M2_QB__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
M2_QB__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
M2_QB__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
M2_QB__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
M2_QB__PS EQU CYREG_PRT2_PS
M2_QB__SHIFT EQU 5
M2_QB__SLW EQU CYREG_PRT2_SLW

/* PWM_1_PWMHW */
PWM_1_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_1_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_1_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_1_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_1_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_1_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_1_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_1_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_1_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_1_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_1_PWMHW__PM_ACT_MSK EQU 0x01
PWM_1_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_1_PWMHW__PM_STBY_MSK EQU 0x01
PWM_1_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_1_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_1_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* PWM_2_PWMHW */
PWM_2_PWMHW__CAP0 EQU CYREG_TMR1_CAP0
PWM_2_PWMHW__CAP1 EQU CYREG_TMR1_CAP1
PWM_2_PWMHW__CFG0 EQU CYREG_TMR1_CFG0
PWM_2_PWMHW__CFG1 EQU CYREG_TMR1_CFG1
PWM_2_PWMHW__CFG2 EQU CYREG_TMR1_CFG2
PWM_2_PWMHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
PWM_2_PWMHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
PWM_2_PWMHW__PER0 EQU CYREG_TMR1_PER0
PWM_2_PWMHW__PER1 EQU CYREG_TMR1_PER1
PWM_2_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_2_PWMHW__PM_ACT_MSK EQU 0x02
PWM_2_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_2_PWMHW__PM_STBY_MSK EQU 0x02
PWM_2_PWMHW__RT0 EQU CYREG_TMR1_RT0
PWM_2_PWMHW__RT1 EQU CYREG_TMR1_RT1
PWM_2_PWMHW__SR0 EQU CYREG_TMR1_SR0

/* Clock2 */
Clock2__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock2__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock2__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock2__CFG2_SRC_SEL_MASK EQU 0x07
Clock2__INDEX EQU 0x05
Clock2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock2__PM_ACT_MSK EQU 0x20
Clock2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock2__PM_STBY_MSK EQU 0x20

/* M1_IN1 */
M1_IN1__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
M1_IN1__0__MASK EQU 0x10
M1_IN1__0__PC EQU CYREG_IO_PC_PRT15_PC4
M1_IN1__0__PORT EQU 15
M1_IN1__0__SHIFT EQU 4
M1_IN1__AG EQU CYREG_PRT15_AG
M1_IN1__AMUX EQU CYREG_PRT15_AMUX
M1_IN1__BIE EQU CYREG_PRT15_BIE
M1_IN1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
M1_IN1__BYP EQU CYREG_PRT15_BYP
M1_IN1__CTL EQU CYREG_PRT15_CTL
M1_IN1__DM0 EQU CYREG_PRT15_DM0
M1_IN1__DM1 EQU CYREG_PRT15_DM1
M1_IN1__DM2 EQU CYREG_PRT15_DM2
M1_IN1__DR EQU CYREG_PRT15_DR
M1_IN1__INP_DIS EQU CYREG_PRT15_INP_DIS
M1_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
M1_IN1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
M1_IN1__LCD_EN EQU CYREG_PRT15_LCD_EN
M1_IN1__MASK EQU 0x10
M1_IN1__PORT EQU 15
M1_IN1__PRT EQU CYREG_PRT15_PRT
M1_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
M1_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
M1_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
M1_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
M1_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
M1_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
M1_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
M1_IN1__PS EQU CYREG_PRT15_PS
M1_IN1__SHIFT EQU 4
M1_IN1__SLW EQU CYREG_PRT15_SLW

/* M1_IN2 */
M1_IN2__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
M1_IN2__0__MASK EQU 0x20
M1_IN2__0__PC EQU CYREG_IO_PC_PRT15_PC5
M1_IN2__0__PORT EQU 15
M1_IN2__0__SHIFT EQU 5
M1_IN2__AG EQU CYREG_PRT15_AG
M1_IN2__AMUX EQU CYREG_PRT15_AMUX
M1_IN2__BIE EQU CYREG_PRT15_BIE
M1_IN2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
M1_IN2__BYP EQU CYREG_PRT15_BYP
M1_IN2__CTL EQU CYREG_PRT15_CTL
M1_IN2__DM0 EQU CYREG_PRT15_DM0
M1_IN2__DM1 EQU CYREG_PRT15_DM1
M1_IN2__DM2 EQU CYREG_PRT15_DM2
M1_IN2__DR EQU CYREG_PRT15_DR
M1_IN2__INP_DIS EQU CYREG_PRT15_INP_DIS
M1_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
M1_IN2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
M1_IN2__LCD_EN EQU CYREG_PRT15_LCD_EN
M1_IN2__MASK EQU 0x20
M1_IN2__PORT EQU 15
M1_IN2__PRT EQU CYREG_PRT15_PRT
M1_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
M1_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
M1_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
M1_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
M1_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
M1_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
M1_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
M1_IN2__PS EQU CYREG_PRT15_PS
M1_IN2__SHIFT EQU 5
M1_IN2__SLW EQU CYREG_PRT15_SLW

/* M2_IN1 */
M2_IN1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
M2_IN1__0__MASK EQU 0x04
M2_IN1__0__PC EQU CYREG_PRT1_PC2
M2_IN1__0__PORT EQU 1
M2_IN1__0__SHIFT EQU 2
M2_IN1__AG EQU CYREG_PRT1_AG
M2_IN1__AMUX EQU CYREG_PRT1_AMUX
M2_IN1__BIE EQU CYREG_PRT1_BIE
M2_IN1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
M2_IN1__BYP EQU CYREG_PRT1_BYP
M2_IN1__CTL EQU CYREG_PRT1_CTL
M2_IN1__DM0 EQU CYREG_PRT1_DM0
M2_IN1__DM1 EQU CYREG_PRT1_DM1
M2_IN1__DM2 EQU CYREG_PRT1_DM2
M2_IN1__DR EQU CYREG_PRT1_DR
M2_IN1__INP_DIS EQU CYREG_PRT1_INP_DIS
M2_IN1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
M2_IN1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
M2_IN1__LCD_EN EQU CYREG_PRT1_LCD_EN
M2_IN1__MASK EQU 0x04
M2_IN1__PORT EQU 1
M2_IN1__PRT EQU CYREG_PRT1_PRT
M2_IN1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
M2_IN1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
M2_IN1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
M2_IN1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
M2_IN1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
M2_IN1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
M2_IN1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
M2_IN1__PS EQU CYREG_PRT1_PS
M2_IN1__SHIFT EQU 2
M2_IN1__SLW EQU CYREG_PRT1_SLW

/* M2_IN2 */
M2_IN2__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
M2_IN2__0__MASK EQU 0x02
M2_IN2__0__PC EQU CYREG_PRT1_PC1
M2_IN2__0__PORT EQU 1
M2_IN2__0__SHIFT EQU 1
M2_IN2__AG EQU CYREG_PRT1_AG
M2_IN2__AMUX EQU CYREG_PRT1_AMUX
M2_IN2__BIE EQU CYREG_PRT1_BIE
M2_IN2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
M2_IN2__BYP EQU CYREG_PRT1_BYP
M2_IN2__CTL EQU CYREG_PRT1_CTL
M2_IN2__DM0 EQU CYREG_PRT1_DM0
M2_IN2__DM1 EQU CYREG_PRT1_DM1
M2_IN2__DM2 EQU CYREG_PRT1_DM2
M2_IN2__DR EQU CYREG_PRT1_DR
M2_IN2__INP_DIS EQU CYREG_PRT1_INP_DIS
M2_IN2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
M2_IN2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
M2_IN2__LCD_EN EQU CYREG_PRT1_LCD_EN
M2_IN2__MASK EQU 0x02
M2_IN2__PORT EQU 1
M2_IN2__PRT EQU CYREG_PRT1_PRT
M2_IN2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
M2_IN2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
M2_IN2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
M2_IN2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
M2_IN2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
M2_IN2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
M2_IN2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
M2_IN2__PS EQU CYREG_PRT1_PS
M2_IN2__SHIFT EQU 1
M2_IN2__SLW EQU CYREG_PRT1_SLW

/* isr_TS */
isr_TS__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_TS__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_TS__INTC_MASK EQU 0x80
isr_TS__INTC_NUMBER EQU 7
isr_TS__INTC_PRIOR_NUM EQU 7
isr_TS__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
isr_TS__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_TS__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CONTROL */
CONTROL_Sync_ctrl_reg__0__MASK EQU 0x01
CONTROL_Sync_ctrl_reg__0__POS EQU 0
CONTROL_Sync_ctrl_reg__1__MASK EQU 0x02
CONTROL_Sync_ctrl_reg__1__POS EQU 1
CONTROL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
CONTROL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
CONTROL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
CONTROL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
CONTROL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
CONTROL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
CONTROL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
CONTROL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
CONTROL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
CONTROL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
CONTROL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
CONTROL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
CONTROL_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
CONTROL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
CONTROL_Sync_ctrl_reg__MASK EQU 0x03
CONTROL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
CONTROL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
CONTROL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x07
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x80
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x80

/* Timer_1_TimerUDB */
Timer_1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Timer_1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_1_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

/* Timer_2_TimerUDB */
Timer_2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Timer_2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Timer_2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_2_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
Timer_2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Timer_2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Timer_2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Timer_2_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Timer_2_TimerUDB_sT8_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Timer_2_TimerUDB_sT8_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Timer_2_TimerUDB_sT8_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Timer_2_TimerUDB_sT8_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Timer_2_TimerUDB_sT8_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Timer_2_TimerUDB_sT8_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Timer_2_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Timer_2_TimerUDB_sT8_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Timer_2_TimerUDB_sT8_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Timer_2_TimerUDB_sT8_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1

/* USBUART_arb_int */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_Dm */
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_Dp */
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x02
USBUART_ep_1__INTC_NUMBER EQU 1
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x04
USBUART_ep_2__INTC_NUMBER EQU 2
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x08
USBUART_ep_3__INTC_NUMBER EQU 3
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_USB */
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* isr_eoc */
isr_eoc__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_eoc__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_eoc__INTC_MASK EQU 0x400
isr_eoc__INTC_NUMBER EQU 10
isr_eoc__INTC_PRIOR_NUM EQU 7
isr_eoc__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_10
isr_eoc__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_eoc__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Timer_TS_TimerHW */
Timer_TS_TimerHW__CAP0 EQU CYREG_TMR2_CAP0
Timer_TS_TimerHW__CAP1 EQU CYREG_TMR2_CAP1
Timer_TS_TimerHW__CFG0 EQU CYREG_TMR2_CFG0
Timer_TS_TimerHW__CFG1 EQU CYREG_TMR2_CFG1
Timer_TS_TimerHW__CFG2 EQU CYREG_TMR2_CFG2
Timer_TS_TimerHW__CNT_CMP0 EQU CYREG_TMR2_CNT_CMP0
Timer_TS_TimerHW__CNT_CMP1 EQU CYREG_TMR2_CNT_CMP1
Timer_TS_TimerHW__PER0 EQU CYREG_TMR2_PER0
Timer_TS_TimerHW__PER1 EQU CYREG_TMR2_PER1
Timer_TS_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TS_TimerHW__PM_ACT_MSK EQU 0x04
Timer_TS_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TS_TimerHW__PM_STBY_MSK EQU 0x04
Timer_TS_TimerHW__RT0 EQU CYREG_TMR2_RT0
Timer_TS_TimerHW__RT1 EQU CYREG_TMR2_RT1
Timer_TS_TimerHW__SR0 EQU CYREG_TMR2_SR0

/* isrRF_RX */
isrRF_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrRF_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrRF_RX__INTC_MASK EQU 0x10
isrRF_RX__INTC_NUMBER EQU 4
isrRF_RX__INTC_PRIOR_NUM EQU 7
isrRF_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isrRF_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrRF_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isrRF_TX */
isrRF_TX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrRF_TX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrRF_TX__INTC_MASK EQU 0x20
isrRF_TX__INTC_NUMBER EQU 5
isrRF_TX__INTC_PRIOR_NUM EQU 7
isrRF_TX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isrRF_TX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrRF_TX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_PWM */
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x04
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x10
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x10

/* MSens_out */
MSens_out_sts_sts_reg__0__MASK EQU 0x01
MSens_out_sts_sts_reg__0__POS EQU 0
MSens_out_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
MSens_out_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
MSens_out_sts_sts_reg__MASK EQU 0x01
MSens_out_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB01_MSK
MSens_out_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
MSens_out_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB01_ST

/* isr_quad1 */
isr_quad1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_quad1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_quad1__INTC_MASK EQU 0x800
isr_quad1__INTC_NUMBER EQU 11
isr_quad1__INTC_PRIOR_NUM EQU 7
isr_quad1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_11
isr_quad1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_quad1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_QENC */
Clock_QENC__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_QENC__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_QENC__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_QENC__CFG2_SRC_SEL_MASK EQU 0x07
Clock_QENC__INDEX EQU 0x02
Clock_QENC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_QENC__PM_ACT_MSK EQU 0x04
Clock_QENC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_QENC__PM_STBY_MSK EQU 0x04

/* FLSens_out */
FLSens_out_sts_sts_reg__0__MASK EQU 0x01
FLSens_out_sts_sts_reg__0__POS EQU 0
FLSens_out_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
FLSens_out_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
FLSens_out_sts_sts_reg__MASK EQU 0x01
FLSens_out_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB07_MSK
FLSens_out_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
FLSens_out_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
FLSens_out_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
FLSens_out_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
FLSens_out_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
FLSens_out_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB07_ST

/* FRSens_out */
FRSens_out_sts_sts_reg__0__MASK EQU 0x01
FRSens_out_sts_sts_reg__0__POS EQU 0
FRSens_out_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
FRSens_out_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
FRSens_out_sts_sts_reg__MASK EQU 0x01
FRSens_out_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
FRSens_out_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
FRSens_out_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
FRSens_out_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
FRSens_out_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
FRSens_out_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
FRSens_out_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* NLSens_out */
NLSens_out_sts_sts_reg__0__MASK EQU 0x01
NLSens_out_sts_sts_reg__0__POS EQU 0
NLSens_out_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
NLSens_out_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
NLSens_out_sts_sts_reg__MASK EQU 0x01
NLSens_out_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB05_MSK
NLSens_out_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
NLSens_out_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* NRSens_out */
NRSens_out_sts_sts_reg__0__MASK EQU 0x01
NRSens_out_sts_sts_reg__0__POS EQU 0
NRSens_out_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
NRSens_out_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
NRSens_out_sts_sts_reg__MASK EQU 0x01
NRSens_out_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB06_MSK
NRSens_out_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
NRSens_out_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB06_ST

/* QuadDec_M1_bQuadDec */
QuadDec_M1_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_M1_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_M1_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_M1_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_M1_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_M1_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
QuadDec_M1_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_M1_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_M1_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_M1_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_M1_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_M1_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
QuadDec_M1_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_M1_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_M1_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_M1_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_M1_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_M1_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST

/* QuadDec_M1_Cnt16_CounterUDB */
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
QuadDec_M1_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB00_01_ST
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB00_MSK
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB00_ST_CTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB00_ST_CTL
QuadDec_M1_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB00_ST

/* QuadDec_M2_bQuadDec */
QuadDec_M2_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_M2_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_M2_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_M2_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_M2_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
QuadDec_M2_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
QuadDec_M2_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_M2_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_M2_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_M2_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_M2_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_M2_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
QuadDec_M2_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
QuadDec_M2_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST

/* QuadDec_M2_Cnt16_CounterUDB */
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
QuadDec_M2_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB00_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
QuadDec_M2_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
QuadDec_M2_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST

/* button_pin */
button_pin__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
button_pin__0__MASK EQU 0x80
button_pin__0__PC EQU CYREG_PRT3_PC7
button_pin__0__PORT EQU 3
button_pin__0__SHIFT EQU 7
button_pin__AG EQU CYREG_PRT3_AG
button_pin__AMUX EQU CYREG_PRT3_AMUX
button_pin__BIE EQU CYREG_PRT3_BIE
button_pin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
button_pin__BYP EQU CYREG_PRT3_BYP
button_pin__CTL EQU CYREG_PRT3_CTL
button_pin__DM0 EQU CYREG_PRT3_DM0
button_pin__DM1 EQU CYREG_PRT3_DM1
button_pin__DM2 EQU CYREG_PRT3_DM2
button_pin__DR EQU CYREG_PRT3_DR
button_pin__INP_DIS EQU CYREG_PRT3_INP_DIS
button_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
button_pin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
button_pin__LCD_EN EQU CYREG_PRT3_LCD_EN
button_pin__MASK EQU 0x80
button_pin__PORT EQU 3
button_pin__PRT EQU CYREG_PRT3_PRT
button_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
button_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
button_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
button_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
button_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
button_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
button_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
button_pin__PS EQU CYREG_PRT3_PS
button_pin__SHIFT EQU 7
button_pin__SLW EQU CYREG_PRT3_SLW

/* isr_OnLine */
isr_OnLine__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_OnLine__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_OnLine__INTC_MASK EQU 0x40
isr_OnLine__INTC_NUMBER EQU 6
isr_OnLine__INTC_PRIOR_NUM EQU 7
isr_OnLine__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_OnLine__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_OnLine__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_button */
isr_button__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_button__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_button__INTC_MASK EQU 0x200
isr_button__INTC_NUMBER EQU 9
isr_button__INTC_PRIOR_NUM EQU 7
isr_button__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_9
isr_button__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_button__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock_2 */
timer_clock_2__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
timer_clock_2__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
timer_clock_2__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
timer_clock_2__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock_2__INDEX EQU 0x06
timer_clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock_2__PM_ACT_MSK EQU 0x40
timer_clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock_2__PM_STBY_MSK EQU 0x40

/* Light_Sensor */
Light_Sensor__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Light_Sensor__0__MASK EQU 0x02
Light_Sensor__0__PC EQU CYREG_PRT0_PC1
Light_Sensor__0__PORT EQU 0
Light_Sensor__0__SHIFT EQU 1
Light_Sensor__AG EQU CYREG_PRT0_AG
Light_Sensor__AMUX EQU CYREG_PRT0_AMUX
Light_Sensor__BIE EQU CYREG_PRT0_BIE
Light_Sensor__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Light_Sensor__BYP EQU CYREG_PRT0_BYP
Light_Sensor__CTL EQU CYREG_PRT0_CTL
Light_Sensor__DM0 EQU CYREG_PRT0_DM0
Light_Sensor__DM1 EQU CYREG_PRT0_DM1
Light_Sensor__DM2 EQU CYREG_PRT0_DM2
Light_Sensor__DR EQU CYREG_PRT0_DR
Light_Sensor__INP_DIS EQU CYREG_PRT0_INP_DIS
Light_Sensor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Light_Sensor__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Light_Sensor__LCD_EN EQU CYREG_PRT0_LCD_EN
Light_Sensor__MASK EQU 0x02
Light_Sensor__PORT EQU 0
Light_Sensor__PRT EQU CYREG_PRT0_PRT
Light_Sensor__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Light_Sensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Light_Sensor__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Light_Sensor__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Light_Sensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Light_Sensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Light_Sensor__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Light_Sensor__PS EQU CYREG_PRT0_PS
Light_Sensor__SHIFT EQU 1
Light_Sensor__SLW EQU CYREG_PRT0_SLW

/* RF_BT_SELECT */
RF_BT_SELECT_Sync_ctrl_reg__0__MASK EQU 0x01
RF_BT_SELECT_Sync_ctrl_reg__0__POS EQU 0
RF_BT_SELECT_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
RF_BT_SELECT_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
RF_BT_SELECT_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
RF_BT_SELECT_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
RF_BT_SELECT_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
RF_BT_SELECT_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
RF_BT_SELECT_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
RF_BT_SELECT_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
RF_BT_SELECT_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
RF_BT_SELECT_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
RF_BT_SELECT_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
RF_BT_SELECT_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
RF_BT_SELECT_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
RF_BT_SELECT_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
RF_BT_SELECT_Sync_ctrl_reg__MASK EQU 0x01
RF_BT_SELECT_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RF_BT_SELECT_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
RF_BT_SELECT_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* FarLeftSensor */
FarLeftSensor__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
FarLeftSensor__0__MASK EQU 0x80
FarLeftSensor__0__PC EQU CYREG_PRT0_PC7
FarLeftSensor__0__PORT EQU 0
FarLeftSensor__0__SHIFT EQU 7
FarLeftSensor__AG EQU CYREG_PRT0_AG
FarLeftSensor__AMUX EQU CYREG_PRT0_AMUX
FarLeftSensor__BIE EQU CYREG_PRT0_BIE
FarLeftSensor__BIT_MASK EQU CYREG_PRT0_BIT_MASK
FarLeftSensor__BYP EQU CYREG_PRT0_BYP
FarLeftSensor__CTL EQU CYREG_PRT0_CTL
FarLeftSensor__DM0 EQU CYREG_PRT0_DM0
FarLeftSensor__DM1 EQU CYREG_PRT0_DM1
FarLeftSensor__DM2 EQU CYREG_PRT0_DM2
FarLeftSensor__DR EQU CYREG_PRT0_DR
FarLeftSensor__INP_DIS EQU CYREG_PRT0_INP_DIS
FarLeftSensor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
FarLeftSensor__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
FarLeftSensor__LCD_EN EQU CYREG_PRT0_LCD_EN
FarLeftSensor__MASK EQU 0x80
FarLeftSensor__PORT EQU 0
FarLeftSensor__PRT EQU CYREG_PRT0_PRT
FarLeftSensor__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
FarLeftSensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
FarLeftSensor__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
FarLeftSensor__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
FarLeftSensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
FarLeftSensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
FarLeftSensor__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
FarLeftSensor__PS EQU CYREG_PRT0_PS
FarLeftSensor__SHIFT EQU 7
FarLeftSensor__SLW EQU CYREG_PRT0_SLW

/* FarRightSensor */
FarRightSensor__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
FarRightSensor__0__MASK EQU 0x08
FarRightSensor__0__PC EQU CYREG_PRT12_PC3
FarRightSensor__0__PORT EQU 12
FarRightSensor__0__SHIFT EQU 3
FarRightSensor__AG EQU CYREG_PRT12_AG
FarRightSensor__BIE EQU CYREG_PRT12_BIE
FarRightSensor__BIT_MASK EQU CYREG_PRT12_BIT_MASK
FarRightSensor__BYP EQU CYREG_PRT12_BYP
FarRightSensor__DM0 EQU CYREG_PRT12_DM0
FarRightSensor__DM1 EQU CYREG_PRT12_DM1
FarRightSensor__DM2 EQU CYREG_PRT12_DM2
FarRightSensor__DR EQU CYREG_PRT12_DR
FarRightSensor__INP_DIS EQU CYREG_PRT12_INP_DIS
FarRightSensor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
FarRightSensor__MASK EQU 0x08
FarRightSensor__PORT EQU 12
FarRightSensor__PRT EQU CYREG_PRT12_PRT
FarRightSensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
FarRightSensor__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
FarRightSensor__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
FarRightSensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
FarRightSensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
FarRightSensor__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
FarRightSensor__PS EQU CYREG_PRT12_PS
FarRightSensor__SHIFT EQU 3
FarRightSensor__SIO_CFG EQU CYREG_PRT12_SIO_CFG
FarRightSensor__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
FarRightSensor__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
FarRightSensor__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
FarRightSensor__SLW EQU CYREG_PRT12_SLW

/* NearLeftSensor */
NearLeftSensor__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
NearLeftSensor__0__MASK EQU 0x20
NearLeftSensor__0__PC EQU CYREG_PRT0_PC5
NearLeftSensor__0__PORT EQU 0
NearLeftSensor__0__SHIFT EQU 5
NearLeftSensor__AG EQU CYREG_PRT0_AG
NearLeftSensor__AMUX EQU CYREG_PRT0_AMUX
NearLeftSensor__BIE EQU CYREG_PRT0_BIE
NearLeftSensor__BIT_MASK EQU CYREG_PRT0_BIT_MASK
NearLeftSensor__BYP EQU CYREG_PRT0_BYP
NearLeftSensor__CTL EQU CYREG_PRT0_CTL
NearLeftSensor__DM0 EQU CYREG_PRT0_DM0
NearLeftSensor__DM1 EQU CYREG_PRT0_DM1
NearLeftSensor__DM2 EQU CYREG_PRT0_DM2
NearLeftSensor__DR EQU CYREG_PRT0_DR
NearLeftSensor__INP_DIS EQU CYREG_PRT0_INP_DIS
NearLeftSensor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
NearLeftSensor__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
NearLeftSensor__LCD_EN EQU CYREG_PRT0_LCD_EN
NearLeftSensor__MASK EQU 0x20
NearLeftSensor__PORT EQU 0
NearLeftSensor__PRT EQU CYREG_PRT0_PRT
NearLeftSensor__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
NearLeftSensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
NearLeftSensor__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
NearLeftSensor__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
NearLeftSensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
NearLeftSensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
NearLeftSensor__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
NearLeftSensor__PS EQU CYREG_PRT0_PS
NearLeftSensor__SHIFT EQU 5
NearLeftSensor__SLW EQU CYREG_PRT0_SLW

/* Timer_Deadzone_TimerUDB */
Timer_Deadzone_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Deadzone_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Deadzone_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_Deadzone_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Timer_Deadzone_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Deadzone_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Deadzone_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Deadzone_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Deadzone_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
Timer_Deadzone_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Timer_Deadzone_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Deadzone_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Deadzone_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_Deadzone_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Deadzone_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Deadzone_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Deadzone_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB11_A0
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB11_A1
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB11_D0
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB11_D1
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB11_F0
Timer_Deadzone_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB11_F1
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB12_A0
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB12_A1
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB12_D0
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB12_D1
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB12_F0
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB12_F1
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_Deadzone_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB13_A0
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB13_A1
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB13_D0
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB13_D1
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB13_F0
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB13_F1
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Timer_Deadzone_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* isr_turn_count */
isr_turn_count__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_turn_count__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_turn_count__INTC_MASK EQU 0x2000
isr_turn_count__INTC_NUMBER EQU 13
isr_turn_count__INTC_PRIOR_NUM EQU 7
isr_turn_count__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
isr_turn_count__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_turn_count__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* NearRightSensor */
NearRightSensor__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
NearRightSensor__0__MASK EQU 0x08
NearRightSensor__0__PC EQU CYREG_PRT2_PC3
NearRightSensor__0__PORT EQU 2
NearRightSensor__0__SHIFT EQU 3
NearRightSensor__AG EQU CYREG_PRT2_AG
NearRightSensor__AMUX EQU CYREG_PRT2_AMUX
NearRightSensor__BIE EQU CYREG_PRT2_BIE
NearRightSensor__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NearRightSensor__BYP EQU CYREG_PRT2_BYP
NearRightSensor__CTL EQU CYREG_PRT2_CTL
NearRightSensor__DM0 EQU CYREG_PRT2_DM0
NearRightSensor__DM1 EQU CYREG_PRT2_DM1
NearRightSensor__DM2 EQU CYREG_PRT2_DM2
NearRightSensor__DR EQU CYREG_PRT2_DR
NearRightSensor__INP_DIS EQU CYREG_PRT2_INP_DIS
NearRightSensor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
NearRightSensor__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NearRightSensor__LCD_EN EQU CYREG_PRT2_LCD_EN
NearRightSensor__MASK EQU 0x08
NearRightSensor__PORT EQU 2
NearRightSensor__PRT EQU CYREG_PRT2_PRT
NearRightSensor__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NearRightSensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NearRightSensor__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NearRightSensor__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NearRightSensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NearRightSensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NearRightSensor__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NearRightSensor__PS EQU CYREG_PRT2_PS
NearRightSensor__SHIFT EQU 3
NearRightSensor__SLW EQU CYREG_PRT2_SLW

/* isr_action_deadzone */
isr_action_deadzone__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_action_deadzone__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_action_deadzone__INTC_MASK EQU 0x100
isr_action_deadzone__INTC_NUMBER EQU 8
isr_action_deadzone__INTC_PRIOR_NUM EQU 7
isr_action_deadzone__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
isr_action_deadzone__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_action_deadzone__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 60000000
BCLK__BUS_CLK__KHZ EQU 60000
BCLK__BUS_CLK__MHZ EQU 60
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00002FF1
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
