Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu May 11 19:15:03 2023
| Host         : yutong-virtual-machine running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file soc_wrapper_control_sets_placed.rpt
| Design       : soc_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1054 |
| Unused register locations in slices containing registers |  2753 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           49 |
|      2 |           31 |
|      3 |           23 |
|      4 |           96 |
|      5 |           73 |
|      6 |           79 |
|      7 |           35 |
|      8 |          146 |
|      9 |           31 |
|     10 |           23 |
|     11 |            9 |
|     12 |           36 |
|     13 |           12 |
|     14 |            8 |
|     15 |            6 |
|    16+ |          397 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             764 |          301 |
| No           | No                    | Yes                    |            3913 |         1260 |
| No           | Yes                   | No                     |             411 |          255 |
| Yes          | No                    | No                     |            3172 |         1319 |
| Yes          | No                    | Yes                    |           15971 |         6704 |
| Yes          | Yes                   | No                     |            2216 |          753 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |                                                                                                                       Enable Signal                                                                                                                       |                                                                                                                              Set/Reset Signal                                                                                                                              | Slice Load Count | Bel Load Count |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/mem                                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_rid0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_xmon/rstn_1                                                                                                                                                                                                                                        |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/addr_latch                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_cfgreg/rstn_0                                                                                                                                                                                                                                      |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/spi_cr1_spe_reg[0]                                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\\.araddr1                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_0                                                                                                                                                                                                     |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\\.araddr1                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_2                                                                                                                                                                                                     |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\\.awaddr1                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_0                                                                                                                                                                                                     |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr[31]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_1                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
| ~soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                            |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_3                                                                                                                                                                                                     |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                      |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cfgreg/rstn_0                                                                                                                                                                                                                                      |                1 |              1 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[0]_4                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_4                                                                                                                                                                                                           |                1 |              1 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/rx_rec                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_1                                                                                                                                                                                                           |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[14][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[9][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[8][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[7][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[6][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[5][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[4][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[3][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[15][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag[0]_i_1__0_n_0                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[13][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[12][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[11][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[10][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/data_sft[7]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/rstn_0                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__8_n_0                                                                                                                             |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                               | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_ctrl/sample_data                                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/rstn_0                                                                                                                                                                                                                       |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[11][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                1 |              1 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/data_sft[7]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/rstn_0                                                                                                                                                                                                                               |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/ar_rptr_reg[0]_21[0]                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem0/rstn_0                                                                                                                                                                                                                             |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/m_apb_intf\\.penable_reg[0]                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                2 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wsel_reg[0]_2[0]                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                2 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dbgmon/rstn_0                                                                                                                                                                                                                                      |                2 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push                                                                                                          |                                                                                                                                                                                                                                                                            |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[2]_0                                                                                                                                                                                                                          |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_0                                                                                                                                                                                                           |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[14]_0                                                                                                                                                                                                       |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                            |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                            |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK1           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_xmon/rstn_0                                                                                                                                                                                                                                        |                1 |              2 |
|  riscv_rmii_refclk_IBUF_BUFG                         |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]                                                                                                                                                                                                            |                1 |              2 |
|  riscv_rmii_refclk_IBUF_BUFG                         |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                            |                1 |              2 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[0]_1[0]                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_4                                                                                                                                                                                                           |                1 |              2 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/rx_rec                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_2                                                                                                                                                                                                           |                2 |              2 |
|  riscv_jtag_tck_IBUF_BUFG                            |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[2]_0                                                                                                                                                                                                                          |                1 |              2 |
|  riscv_jtag_tck_IBUF_BUFG                            |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/FSM_onehot_cur_state_reg[14]_0                                                                                                                                                                                                       |                1 |              2 |
|  riscv_jtag_tck_IBUF_BUFG                            |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_3                                                                                                                                                                                                           |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/addr_latch_reg[1]_2[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_1                                                                                                                                                                                                                       |                2 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_onehot_cur_state_reg[0]_2                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_rgu/xrstn_reg_0                                                                                                                                                                                                                                    |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/addr_latch                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/rstn_0                                                                                                                                                                                                                           |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_sequential_cur_state_reg[1]_0                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                2 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\\.awaddr[1]_i_1_n_0                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_2                                                                                                                                                                                                     |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_onehot_cur_state_reg[0]_0                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_0                                                                                                                                                                                                             |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\\.araddr[2]_i_1_n_0                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_2                                                                                                                                                                                                     |                1 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_sequential_cur_state_reg[1]_2                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                2 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_onehot_cur_state_reg[0]_0                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                2 |              2 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_sequential_cur_state_reg[1]_2                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                1 |              2 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata1                                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_3                                                                                                                                                                                                           |                2 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/mem                                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]                                                                                                                                                                                                            |                1 |              3 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr[11]_i_1_n_0                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_2                                                                                                                                                                                                           |                1 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_sequential_cur_state_reg[1]_2                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_xmon/rstn_1                                                                                                                                                                                                                                        |                1 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/spi_cr2_rxdmaen0                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_2                                                                                                                                                                                                             |                2 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\\.araddr1                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_3                                                                                                                                                                                                     |                2 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/spi_cr2_rxdmaen0                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |                1 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/E[0]                                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                1 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                                                                                      |                                                                                                                                                                                                                                                                            |                2 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr[31]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |                1 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                                            |                1 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                      |                                                                                                                                                                                                                                                                            |                2 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                                                            |                1 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                2 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_onehot_cur_state_reg[0]_0                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_xmon/rstn_1                                                                                                                                                                                                                                        |                2 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag[0]_i_1__0_n_0                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]                                                                                                                                                                                                            |                1 |              3 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                                                          | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                                                                                     |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                 | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/rst_cnt[3]_i_1_n_0                                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                                                                         | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                                               | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                              |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/rptr0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/p_0_in                                                                                                                                                     |                4 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/rptr0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_con_en_reg_0[0]                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_xmon/rstn_1                                                                                                                                                                                                                                        |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_ctrl/rept[0]_i_1__0_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_2                                                                                                                                                                                                                       |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                      | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_ctrl/rept[0]_i_1__0_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__9_n_0                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/nxt_state2__0                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_2                                                                                                                                                                                                                       |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                                                                       | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                                                                |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                            |                                                                                                                                                                                                                                                                            |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                            |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                                                                         |                                                                                                                                                                                                                                                                            |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                               | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                                                              |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                                                |                4 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                           |                                                                                                                                                                                                                                                                            |                4 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                                                              |                1 |              4 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_fs                                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                                                              |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                                                                        | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                         |                1 |              4 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mstatus_mpie_i_1_n_0                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                            |                                                                                                                                                                                                                                                                            |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                            |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[15][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                            |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                        | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr[31]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/rstn_0                                                                                                                                                                                                                               |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_apb_ap/sel                                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_1                                                                                                                                                                                                     |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                      | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                                            | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                            |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/dma_con_src_type_reg[1][0]                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_1                                                                                                                                                                                                                       |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                      | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/dma_con_en_reg[0]                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_xmon/rstn_1                                                                                                                                                                                                                                        |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                        | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/dma_con_en_reg[0]                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/rstn_0                                                                                                                                                                                                                       |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                              | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                                                                 |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                                                                                | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                                                                 |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                      | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                      | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/nxt_state2__0                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/areset_reg                                                                                                                                   |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                                                |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                                                |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_arready_1                                                                                          | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_1                                                                                                  | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_rec                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_3                                                                                                                                                                                                     |                4 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[14][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/sel                                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_2                                                                                                                                                                                                     |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__6_n_0                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\\.wstrb[3]_i_1_n_0                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_2                                                                                                                                                                                                     |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                        | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                        | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\\.awaddr1                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_3                                                                                                                                                                                                     |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg                                                                                                      | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                                                                                              |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[2]_rep__3_1[0]                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_1                                                                                                                                                                                                             |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/addr_latch_reg[3]_1[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/rstn_0                                                                                                                                                                                                                       |                3 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/tx_rec_dly_reg[0]                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_2                                                                                                                                                                                                     |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/E[0]                                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_1                                                                                                                                                                                                                       |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__2_n_0                                                                                                     | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                                                                 |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                 | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                                                                 |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                  |                                                                                                                                                                                                                                                                            |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                                                                         |                                                                                                                                                                                                                                                                            |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                     |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                               | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                                                                                              |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                                                |                2 |              4 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[4]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                            |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                           |                                                                                                                                                                                                                                                                            |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_rid0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                                                                                              |                2 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                                                                        | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                         |                1 |              4 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                                                                                                |                1 |              4 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_l[10]_i_1_n_0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_l[11]_i_1_n_0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                4 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                                    | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_l[3]_i_1_n_0                                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                4 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/addr_latch_reg[1]_1[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/rstn_0                                                                                                                                                                                                                       |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_sequential_cur_state_reg[1]_0                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_xmon/rstn_1                                                                                                                                                                                                                                        |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                            |                1 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg                                                                                               | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                            |                2 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_l[2]_i_1_n_0                                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                                    | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/FSM_onehot_cur_state[4]_i_1__0_n_0                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem0/rstn_0                                                                                                                                                                                                                             |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_axi_dfslv/s_wready01_out                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                1 |              5 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_buf_cnt[4]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                            |                1 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/data_sft[7]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_dbgmon/rstn_0                                                                                                                                                                                                                                      |                1 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[4]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                            |                2 |              5 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir[4]_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                            |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                            |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/E[0]                                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                1 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                    | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_onehot_cur_state_reg[0]_2                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                4 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rpayload_latch                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_3                                                                                                                                                                                                             |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                    | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                      | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_mxl_reg[0]_rep_1[2]                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                4 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                    | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                     | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                1 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_mxl_reg[0]_rep_1[1]                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_mxl_reg[0]_rep_1[0]                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                                    | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_mxl_reg[0]_rep_1[3]                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                3 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_mxl_reg[0]_rep_1[4]                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                3 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_mxl_reg[0]_rep_1[5]                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/id2exe_csr_waddr_reg[0]                                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                4 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_mxl_reg[0]_rep_1[6]                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                4 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/misa_mxl_reg[0]_rep_1[7]                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                4 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/s_wsel1                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                1 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_l[9]_i_1_n_0                                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/spi_cr1_spe_reg[0]                                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_2                                                                                                                                                                                                             |                2 |              5 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmacfg_l[8]_i_1_n_0                                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_cnt[4]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_2                                                                                                                                                                                                             |                1 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[10][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[26]_2[0]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[8][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                            |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                               |                                                                                                                                                                                                                                                                            |                4 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[1][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                3 |              5 |
|  riscv_rmii_refclk_IBUF_BUFG                         | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rmii_txen0                                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg_1                                                                                                                                                                                                         |                1 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[3][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                4 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[11][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_xmon/rstn_1                                                                                                                                                                                                                                        |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[7][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_0                                                                                                                                                                                                             |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[13][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[12][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[6][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                       | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/FSM_onehot_cur_state[4]_i_1_n_0                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_0                                                                                                                                                                                                             |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[9][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                           |                                                                                                                                                                                                                                                                            |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_id[0][4]_i_1_n_0                                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[4][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                1 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                        | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_intc/u_plic/int_id[1][4]_i_1_n_0                                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/E[0]                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/wr_en                                                                                                    | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[2][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                4 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[26]_3[0]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                1 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[5][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                3 |              5 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[11][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                3 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/cnt[5]_i_1_n_0                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[3][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                4 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/ar_rptr_reg[0]_29[0]                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/rstn_0                                                                                                                                                                                                                       |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[13][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                4 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[2][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                4 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[2]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                4 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_15[0]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_dbgmon/bp1[5]_i_1_n_0                                                                                                                                                                                                                              |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[1][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                4 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[4][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[5][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                4 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wptr_reg[1]_1[0]                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[9][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                5 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[8][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wptr_reg[1]_4[0]                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                1 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wptr_reg[1]_3[0]                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                1 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | soc_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                1 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | soc_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wptr_reg[1]_2[0]                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                1 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/fifo[2][31]_i_1_n_0                                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/rstn_0                                                                                                                                                                                                                               |                4 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/sector_send_cnt[5]_i_1_n_0                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_2                                                                                                                                                                                                     |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wptr_reg[1]_0[0]                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[7][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                4 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[10][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wptr_reg[1][0]                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wptr_reg[0]_2[0]                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                1 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wptr_reg[0]_1[0]                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[6][10]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                4 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[12][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                4 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/aw_rptr_reg[0]_rep_97[0]                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_3                                                                                                                                                                                                             |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstn_reg_0                                                                                                                                                                                                                             |                3 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[5]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[11]                                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                6 |              6 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ir_reg[0]_1[0]                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_2                                                                                                                                                                                                           |                2 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[13]                                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                3 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[14]                                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                           |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | soc_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                        |                1 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                2 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[15]                                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                       | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[12]                                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | soc_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                               |                1 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                      |                                                                                                                                                                                                                                                                            |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_4                                                                                                                                                                                                             |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                                                            |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_1                                                                                                                                                                                                             |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | soc_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                1 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/medeleg_imisalign_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                4 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_0/rstn_async_d2_reg_0                                                                                                                                                                                                  |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                        |                                                                                                                                                                                                                                                                            |                4 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[6]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[0]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                6 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  riscv_jtag_tck_IBUF_BUFG                            |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_wdata_fifo/u_rst_sync_1/rstn_async_d2_reg_0                                                                                                                                                                                                  |                1 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[10]                                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[8]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                5 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[4]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                4 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[3]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                6 |              6 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr[11]_i_1_n_0                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_4                                                                                                                                                                                                           |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                                                                                  |                                                                                                                                                                                                                                                                            |                3 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[7]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                4 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[1]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_scu/u_m1_fifo/rstn_0                                                                                                                                                                                                                               |                3 |              6 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/E[9]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                2 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/M_READY_I                                                                                                | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              6 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[11][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                7 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[3][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/trace_sram_we                                                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem0/rstn_0                                                                                                                                                                                                                             |                3 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[15][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                4 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/mem[14][10]_i_1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                5 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[10][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[11][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[4][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[12][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                4 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[13][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mcause_code[5]_i_1_n_0                                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                6 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/bpayload_latch[1][14]_i_1_n_0                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_3                                                                                                                                                                                                             |                1 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[14][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[15][7]_i_1__0_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/addr_latch_reg[3]_3[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |                3 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                3 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[5][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_rec                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_2                                                                                                                                                                                                           |                4 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push144_out                                                                                                                              |                                                                                                                                                                                                                                                                            |                4 |              7 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[31]_i_1__0_n_0                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_4                                                                                                                                                                                                           |                1 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_si_data                                                                                            | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/addr_latch_reg[1]_2[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |                3 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_ctrl/sample_data                                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                1 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/bpayload_latch                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_3                                                                                                                                                                                                             |                1 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[9][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[8][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[7][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/scause_code[5]_i_1_n_0                                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                4 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[6][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_1                                                                                                                                                                                                     |                4 |              7 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[23][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[5][7]_i_1__0_n_0                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[24][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                7 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[22][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[25][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                                                            |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[4][7]_i_1__0_n_0                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                1 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[3][7]_i_1__0_n_0                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[31][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[26][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[27][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[30][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[2][7]_i_1__0_n_0                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[29][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[28][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0         | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dbgmon/bp0_en_i_2_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                                            |                1 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0          | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/E[0]                                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0         | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                            |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0         | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dbgmon/wp2[21]_i_1_n_0                                                                                                                                                                                                                             |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[7]_2[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/rstn_0                                                                                                                                                                                                                                      |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0         | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0         | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/gen_pipelined.state_reg[2][0]                                                                                               |                                                                                                                                                                                                                                                                            |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0         | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0         | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_axi_dfslv/rlen[7]_i_1_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_2                                                                                                                                                                                                             |                3 |              8 |
|  riscv_jtag_tck_IBUF_BUFG                            |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_0/rstn_async_d2_reg_0                                                                                                                                                                                            |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[18][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                7 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[20][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[10][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[12][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[13][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                7 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[14][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[15][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[16][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/wptr[4]_i_3_n_0                                                                                                                                                                                                 |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[17][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[21][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[19][7]_i_1__0_n_0                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_busy_reg_0                                                                                                                                                                                                  |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_1__0_n_0                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[1][7]_i_1__0_n_0                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                       |                                                                                                                                                                                                                                                                            |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                                            |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[4]_rep_0[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_2                                                                                                                                                                                                             |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/m_apb_intf\\.penable_reg[0]                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem0/cnt[7]_i_1__0_n_0                                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                        | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[30][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_2__0_n_0                                                                                                                                                                                          |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[31][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[3][7]_i_1_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_3__0_n_0                                                                                                                                                                                           |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[4][7]_i_1_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_3__0_n_0                                                                                                                                                                                           |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[5][7]_i_1_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_3__0_n_0                                                                                                                                                                                           |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[6][7]_i_1_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_3__0_n_0                                                                                                                                                                                           |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[7][7]_i_1_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_3__0_n_0                                                                                                                                                                                           |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[8][7]_i_1_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_3__0_n_0                                                                                                                                                                                           |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[9][7]_i_1_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_3__0_n_0                                                                                                                                                                                           |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/rptr0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_2__0_n_0                                                                                                                                                                                          |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/addr_latch                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[2][7]_i_1_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_3__0_n_0                                                                                                                                                                                           |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/dma_con_en_reg[0]                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                                                            |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                                                                            |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                             | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                            |                1 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                            |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                                                            |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr[31]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_xmon/rstn_1                                                                                                                                                                                                                                        |                1 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/src_addr1                                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                                                                            |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                            |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[24][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_2__0_n_0                                                                                                                                                                                          |                8 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_sequential_cur_state_reg[0]_1[0]                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_1_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_3__0_n_0                                                                                                                                                                                           |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[16][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_2__0_n_0                                                                                                                                                                                          |                7 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[17][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[18][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_2__0_n_0                                                                                                                                                                                          |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[19][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[1][7]_i_1_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_3__0_n_0                                                                                                                                                                                           |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[20][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_2__0_n_0                                                                                                                                                                                          |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[21][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[22][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_2__0_n_0                                                                                                                                                                                          |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[23][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[7][7]_i_1__0_n_0                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_2__0_n_0                                                                                                                                                                                          |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[11][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[10][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[0][7]_i_3__0_n_0                                                                                                                                                                                           |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[25][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[15][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[14][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_2__0_n_0                                                                                                                                                                                          |                7 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[13][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[26][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_2__0_n_0                                                                                                                                                                                          |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[27][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[28][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[12][7]_i_2__0_n_0                                                                                                                                                                                          |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/buff[29][7]_i_1_n_0                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/wptr[4]_i_3__0_n_0                                                                                                                                                                                              |                6 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                                                                        | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                                                            |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/nxt_state2__0                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                                                                            |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                                                                          | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                            |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                                                            |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                            |                1 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[10][7]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                            |                1 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[1][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/fifo[2][7]_i_1__0_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_fifo/rstn_0                                                                                                                                                                                                                       |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_rx_ctrl/rept[0]_i_1__0_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_con_en_reg_0[0]                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_1                                                                                                                                                                                                                       |                1 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/rstn_0                                                                                                                                                                                                                               |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[9][7]_i_1__0_n_0                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[8][7]_i_1__0_n_0                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[6][7]_i_1__0_n_0                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/buff[0][7]_i_3_n_0                                                                                                                                                                                              |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].rlast_i_reg[1][0]                                                                                        | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[11][7]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[12][7]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[13][7]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                                                            |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[14][7]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[15][7]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[1][7]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[2][7]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[3][7]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[9][7]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                               |                                                                                                                                                                                                                                                                            |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                        |                                                                                                                                                                                                                                                                            |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                                            |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[4][7]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[5][7]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                             |                                                                                                                                                                                                                                                                            |                3 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[6][7]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                               |                2 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[7][7]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                4 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                            |                1 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[8][7]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_fifo/fifo[0][7]_i_2_n_0                                                                                                                                                                                                           |                5 |              8 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_3[0]                                                                                      | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                        |                2 |              9 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_xrstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                7 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_4[0]                                                                                      | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                        |                2 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_6[0]                                                                                      | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                        |                3 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_5[0]                                                                                      | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                        |                2 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                               | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                              | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0]                                                                                                                                |                3 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                                                                                 | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/count                                                                                                                | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                        |                4 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                         | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                5 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                               | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                8 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                               | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                5 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                                                                                | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                3 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                               | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_2[0]                                                                                      | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                        |                3 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                  | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                5 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                     | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                                                | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                                                                                          |                3 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[2]                                                                                                                             |                                                                                                                                                                                                                                                                            |                5 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[1]                                                                                                                             |                                                                                                                                                                                                                                                                            |                6 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1[0]                                                                                                                             |                                                                                                                                                                                                                                                                            |                6 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                        |                2 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                   | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                        |                2 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_1[0]                                                                                      | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wlast_0[0]                                                                                                        |                2 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                7 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_xmon/rstn_0                                                                                                                                                                                                                                        |                6 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                4 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                                                                                                 |                7 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_2                                                                                                                                                                                                     |                6 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                6 |              9 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_rgu/cnt[9]_i_1__2_n_0                                                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_cfgreg/core_rstn_reg_0                                                                                                                                                                                                                             |                4 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dbgapb/ready_cnt[9]_i_1_n_0                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                5 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/s_rvalid_reg_reg[0]                                                                                                         | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_rec                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_4                                                                                                                                                                                                           |                3 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/ar_rptr_reg[0]_29[0]                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |                4 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_0                                                                                                                                                                                                          |                3 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                      |                                                                                                                                                                                                                                                                            |                3 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                5 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/E[0]                                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]                                                                                                                                                                                                            |                3 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_l1ic/u_tagram/E[0]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                7 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[8]_2[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/bp2[19]_i_1_n_0                                                                                                                                                                                                                             |                4 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                        |                                                                                                                                                                                                                                                                            |                5 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  riscv_jtag_tck_IBUF_BUFG                            |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_2                                                                                                                                                                                                           |                7 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/addr_latch                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_2                                                                                                                                                                                                             |                5 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_thread_loop[2].r_cmd_active_reg[2]_0[0]                                                                                 | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                5 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].r_cmd_active_reg[1]_0[0]                                                                                 | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                5 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].rlast_i_reg[3][0]                                                                                          | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |                4 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/tx_len[10]_i_1_n_0                                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                4 |             11 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                                                                               |                                                                                                                                                                                                                                                                            |                2 |             11 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                6 |             11 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/tx_len_cnt[10]_i_1_n_0                                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]_1                                                                                                                                                                                                          |                5 |             11 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                           |                7 |             11 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wsel_reg[0]_2[0]                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                5 |             11 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/E[0]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_2                                                                                                                                                                                                           |                4 |             11 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[0]_1                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_2                                                                                                                                                                                                           |                3 |             11 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_3                                                                                                                                                                                                             |                5 |             11 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                7 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_2                                                                                                                                                                                                                       |                6 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/access_w_latch_reg[0]                                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_xmon/rstn_0                                                                                                                                                                                                                                        |                5 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                5 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                7 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                                                                                                                   | soc_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                                                                                                                                                          |                8 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                     | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                        | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                5 |             12 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_apsel_apaddrh                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                            |                4 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                     | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                3 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | soc_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                5 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                6 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                4 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_14[0]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_dbgmon/bp0_en_i_2_n_0                                                                                                                                                                                                                              |                3 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                            |                9 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                        | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                4 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                     | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |               12 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_len_cnt[31]_i_1_n_0                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_3                                                                                                                                                                                                                       |                3 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_dec/u_b_fifo/rstn_0                                                                                                                                                                                                          |                5 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_scu/u_m1_fifo/fifo[2][31]_i_1__0_n_0                                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_scu/u_m1_fifo/rstn_0                                                                                                                                                                                                                               |                6 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                            |                6 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                            |                6 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_dap/u_rdata_rdata_fifo/u_rst_sync_1/rstn_async_d2_reg_0                                                                                                                                                                                            |                5 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                            |                9 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                        | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |                8 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                3 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | soc_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                6 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |                5 |             12 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                            |                                                                                                                                                                                                                                                                            |                9 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                            |                                                                                                                                                                                                                                                                            |               10 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/arpayload_latch[1][66]_i_1_n_0                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_1                                                                                                                                                                                                             |                3 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/ar_rptr_reg[0]_4[0]                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                2 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_awvalid_0                                                                                                                                                                                         | soc_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                                                                                                                                                          |               10 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[1]_1[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_1                                                                                                                                                                                                             |               10 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                            |                                                                                                                                                                                                                                                                            |                4 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                            |                                                                                                                                                                                                                                                                            |                8 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_id                                                                                                                |                                                                                                                                                                                                                                                                            |                8 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_id                                                                                                                |                                                                                                                                                                                                                                                                            |                4 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                            |                                                                                                                                                                                                                                                                            |                3 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                            |                                                                                                                                                                                                                                                                            |                4 |             13 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch[31]_i_1__2_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_4                                                                                                                                                                                                             |                5 |             14 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata[31]_i_1_n_0                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_3                                                                                                                                                                                                           |                5 |             14 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[0]_3[0]                                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_3                                                                                                                                                                                                           |                6 |             14 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/m_apb_intf\\.penable_reg[0]                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem0/rstn_0                                                                                                                                                                                                                             |                4 |             14 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                                                                                                                                                          |                9 |             14 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |                9 |             14 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                            |                9 |             14 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                            |               11 |             14 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_1                                                                                                                                                                                                                       |                6 |             15 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                                                                           |                                                                                                                                                                                                                                                                            |               10 |             15 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_sequential_cur_state_reg[1]_3                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_dbgmon/rstn_0                                                                                                                                                                                                                                      |               10 |             15 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/ar_rptr_reg[0]_21[0]                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/rstn_0                                                                                                                                                                                                                           |                6 |             15 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rdata_latch                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_4                                                                                                                                                                                                             |                8 |             15 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/awpayload_latch                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_1                                                                                                                                                                                                             |                8 |             15 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_2                                                                                                                                                                                                             |                9 |             16 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/rx_rec                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_3                                                                                                                                                                                                           |                3 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/E[0]                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |                5 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/dma_con_en_reg[0]                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/rstn_0                                                                                                                                                                                                                               |                4 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_addr[31]_i_1_n_0                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_3                                                                                                                                                                                                                       |                2 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                            |                2 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[0]_7[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/bp0_en_i_2_n_0                                                                                                                                                                                                                              |                4 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                            |                2 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/addr_latch_reg[5]_0[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/rstn_0                                                                                                                                                                                                                       |                4 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_scu/u_m1_fifo/fifo[2][31]_i_1__0_n_0                                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_3                                                                                                                                                                                                                       |                6 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/rx_pop_latch                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |                7 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg1[15]_i_1_n_0                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_2                                                                                                                                                                                                             |                4 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_spi/sft_data_reg2[15]_i_1_n_0                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_2                                                                                                                                                                                                             |                6 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/FSM_onehot_cur_state_reg[3]_2[0]                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                5 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wpayload_latch                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |                4 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                            |                2 |             16 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/ar_rptr_reg[0]_12[0]                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |                5 |             17 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_masklane                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                            |                5 |             17 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rdata_latch                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/rstn_0                                                                                                                                                                                                                           |                8 |             17 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/r_rptr_reg[1]_6                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                4 |             18 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/ap_rdata[31]_i_1_n_0                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_2                                                                                                                                                                                                           |                8 |             18 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/rdata_latch[31]_i_1__2_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/rstn_0                                                                                                                                                                                                                           |                8 |             18 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/r_rptr_reg[1]_5[0]                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                3 |             18 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[1]_1[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cfgreg/rstn_0                                                                                                                                                                                                                                      |               12 |             19 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                           |               17 |             19 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[0]_1                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_4                                                                                                                                                                                                           |                6 |             19 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/arpayload_latch[1][66]_i_1_n_0                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_cfgreg/rstn_0                                                                                                                                                                                                                                      |                7 |             19 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/dma_con_en_reg_0[0]                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_3                                                                                                                                                                                                                       |                4 |             20 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/dest_len_cnt[31]_i_1_n_0                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_2                                                                                                                                                                                                                       |                6 |             20 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/ppn_latch[19]_i_1__0_n_0                                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               12 |             20 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_14[0]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_dbgmon/bp2[19]_i_1_n_0                                                                                                                                                                                                                             |                5 |             20 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/ppn_latch[19]_i_1_n_0                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                8 |             20 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wpayload_latch                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_3                                                                                                                                                                                                             |                9 |             21 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/fifo[2][31]_i_1_n_0                                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_scu/u_m1_fifo/rstn_0                                                                                                                                                                                                                               |               12 |             22 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[8]_2[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/wp2[21]_i_1_n_0                                                                                                                                                                                                                             |                6 |             22 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/satp_mode_latch_reg[3][1]                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                6 |             22 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dbgapb/addr_out[11]_i_1_n_0                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               14 |             22 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               10 |             22 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/satp_mode_latch_reg[3]_0[1]                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               10 |             22 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[55]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                            |               12 |             23 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                                            |                6 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                            |                6 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/addr_latch_reg[3]_3[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/rstn_0                                                                                                                                                                                                                       |               10 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                        | soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |               15 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                              |               12 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                        | soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |               14 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[7]_2[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/bp1[5]_i_1_n_0                                                                                                                                                                                                                              |                7 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                        | soc_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                7 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                        | soc_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                9 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/arpayload_latch[1][66]_i_1_n_0                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_2                                                                                                                                                                                                             |               11 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[4]_rep_0[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_cfgreg/rstn_0                                                                                                                                                                                                                                      |               17 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                        | soc_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                               |                8 |             24 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I_0                                                                                              | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                7 |             25 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |                7 |             25 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[249]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                            |               17 |             26 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_15[0]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_dbgmon/bp0_en_i_2_n_0                                                                                                                                                                                                                              |                6 |             26 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata[31]_i_1__0_n_0                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_3                                                                                                                                                                                                           |                7 |             26 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/E[0]                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_1                                                                                                                                                                                                                       |                8 |             26 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                  |                                                                                                                                                                                                                                                                            |               18 |             27 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter[31]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                            |               11 |             27 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/addr_latch                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem0/rstn_0                                                                                                                                                                                                                             |               12 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/fifo[0][31]_i_1_n_0                                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_scu/u_m1_fifo/rstn_0                                                                                                                                                                                                                               |               13 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/fifo[1][31]_i_1_n_0                                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/rstn_0                                                                                                                                                                                                                               |               17 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/dma_con_src_type_reg[1][0]                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_2                                                                                                                                                                                                                       |                5 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[2]_rep__3_1[0]                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_cfgreg/rstn_0                                                                                                                                                                                                                                      |               17 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/satp_mode_latch_reg[3]_0[0]                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               13 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/E[0]                                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_0                                                                                                                                                                                                                       |               11 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\\.araddr[2]_i_1_n_0                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_3                                                                                                                                                                                                     |                7 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_scu/u_m1_fifo/fifo[0][31]_i_1__0_n_0                                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_3                                                                                                                                                                                                                       |                9 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_scu/u_m1_fifo/fifo[1][31]_i_1__0_n_0                                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_scu/u_m1_fifo/rstn_0                                                                                                                                                                                                                               |               10 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_scu/u_m1_fifo/fifo[3][31]_i_1__0_n_0                                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_scu/u_m1_fifo/rstn_0                                                                                                                                                                                                                               |               12 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/fifo                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/rstn_0                                                                                                                                                                                                                               |               13 |             28 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |                7 |             29 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/satp_mode_latch_reg[3][0]                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               10 |             29 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\\.awaddr[1]_i_1_n_0                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_3                                                                                                                                                                                                     |                8 |             29 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/rx_rec                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_4                                                                                                                                                                                                           |                8 |             29 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/immu_pa_vld                                                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               12 |             30 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/u_tlb/E[0]                                                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               17 |             30 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[7]_2[1]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/bp1[5]_i_1_n_0                                                                                                                                                                                                                              |                5 |             31 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[6]_4[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/wp2[21]_i_1_n_0                                                                                                                                                                                                                             |               11 |             31 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[8]_1[1]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/wp2[21]_i_1_n_0                                                                                                                                                                                                                             |                9 |             31 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[8]_2[1]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/bp2[19]_i_1_n_0                                                                                                                                                                                                                             |                7 |             31 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_res[31]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                                                            |               11 |             31 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[2]_rep__2_1[0]                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_dbgmon/rstn_0                                                                                                                                                                                                                                      |               10 |             31 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[4]_rep__1_3[1]                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_dbgmon/bp1[5]_i_1_n_0                                                                                                                                                                                                                              |                7 |             31 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_14[1]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_dbgmon/bp0_en_i_2_n_0                                                                                                                                                                                                                              |                7 |             31 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_15[1]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_dbgmon/bp0_en_i_2_n_0                                                                                                                                                                                                                              |                9 |             31 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_0[1]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/rstn_0                                                                                                                                                                                                                                      |                7 |             31 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/sfter_reg[0]_4                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_3                                                                                                                                                                                                           |                8 |             31 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[5]_rep_4[1]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dbgmon/bp2[19]_i_1_n_0                                                                                                                                                                                                                             |                9 |             31 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[5]_rep_1[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[0]_0[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               14 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[0]_1[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                8 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[0]_2[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               14 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[26]_4[1]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                9 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/FSM_onehot_cur_state_reg[3]_1[0]                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[19]_2[0]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               11 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                                                                                                                 | soc_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                                                                                                                                                          |                4 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[4]_rep_7[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                8 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem0/rdata_latch                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem0/rstn_0                                                                                                                                                                                                                             |               21 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[0]_3[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               14 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/addr_latch_reg[4]_2[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_1                                                                                                                                                                                                                       |               10 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/rdata_latch[31]_i_1__1_n_0                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/rstn_0                                                                                                                                                                                                                           |               19 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m3/addr_latch_reg[1]_0[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_1                                                                                                                                                                                                                       |                9 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/dbg_paddr[3]_0[1]                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               15 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/dbg_paddr[3]_0[0]                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               12 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                            |               10 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/dbg_en_reg[0]                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               14 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                            |                6 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_6[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[4]_rep_1[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               10 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_8[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[5]_rep_3[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[5]_rep_4[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dbgmon/bp2[19]_i_1_n_0                                                                                                                                                                                                                             |                5 |             32 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata1                                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_4                                                                                                                                                                                                           |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/dma_con_en_reg_0[0]                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_2                                                                                                                                                                                                                       |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/rx_ram_rd_dly                                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]                                                                                                                                                                                                            |                6 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[4]_rep_2[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               11 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[4]_rep_3[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               14 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_7[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               12 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[4]_rep_6[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               15 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[6]_0[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                8 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[4]_rep_4[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[6]_1[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               10 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_1/arvalid_reg[0]                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_scu/u_m0_fifo/rstn_0                                                                                                                                                                                                                               |               10 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_5[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[4]_rep_5[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_4[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                8 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[4]_rep__1_3[0]                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_dbgmon/bp1[5]_i_1_n_0                                                                                                                                                                                                                              |                7 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PSTRB_i                                                                                                                                                                                                    | soc_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/s_axi_aresetn_0                                                                                                                                                                                                          |                8 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/mem                                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/mem[0][31]_i_1_n_0                                                                                                                                                                                                       |                7 |             32 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_cmp_data[31]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                            |                9 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                            |                6 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/wflag[0]_i_1__0_n_0                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_tx/mem[0][31]_i_1_n_0                                                                                                                                                                                                       |               10 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                            |                7 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/dmmu_pa_pre_vld                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[8]_1[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/wp2[21]_i_1_n_0                                                                                                                                                                                                                             |                7 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_0[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_dbgmon/rstn_0                                                                                                                                                                                                                                      |                6 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[2]_rep__3_6[0]                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               12 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[2]_rep__3_5[0]                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[2]_rep__3_4[0]                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                9 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_1[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cfgreg/rstn_0                                                                                                                                                                                                                                      |               12 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[6]_2[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               16 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[7]_0[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               14 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[2]_rep__3_3[0]                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                9 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/u_dma_fifo_2/int_wcnt_reg[0][0]                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_3                                                                                                                                                                                                                       |               11 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[6]_3[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                8 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/dmmu_pa_vld                                                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                9 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[13]_1[0]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               16 |             32 |
|  riscv_rmii_refclk_IBUF_BUFG                         | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_rmii_intf/rx_buf_valid                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg_0                                                                                                                                                                                                         |                5 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[2]_rep__3_2[0]                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |                8 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_l1dc/rdata_high_tmp_wr                                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               15 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_waddr_reg[9][0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               12 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[0]_6[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               16 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/m_axi_intf\\.wstrb[3]_i_1_n_0                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_0                                                                                                                                                                                                     |               12 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/rx_mem_rdata[31]_i_1__0_n_0                                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_3                                                                                                                                                                                                     |               11 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[0]_5[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               14 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[0]_4[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               17 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_waddr_reg[7][0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |                9 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_waddr_reg[1]_15[0]                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               12 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_waddr_reg[7]_1                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               13 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_3[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               11 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[3]_2[0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               15 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dbg_apb_arb_2to1/m_apb_intf\\.penable_reg_1[0]                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_0                                                                                                                                                                                                     |                7 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dbgapb/insn_out[31]_i_1_n_0                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               19 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_l1ic/rdata_low_tmp_wr                                                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               10 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               10 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[5]_rep_2[0]                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               11 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_l1ic/rdata_high_tmp_wr                                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               12 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_l1dc/rdata_low_tmp_wr                                                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               15 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/addr_latch_reg[26]_4[0]                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               10 |             32 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_arready_1                                                                                          | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_1                                                                                                  | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_mem_ap/tx_mem_addr[11]_i_1_n_0                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_1                                                                                                                                                                                                           |               13 |             34 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                     |                                                                                                                                                                                                                                                                            |                5 |             35 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                            |                6 |             35 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rpayload_latch                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_4                                                                                                                                                                                                             |                8 |             35 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                            |                7 |             35 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                     |                                                                                                                                                                                                                                                                            |               28 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                                                            |               17 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                          |                                                                                                                                                                                                                                                                            |               16 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                                                            |               16 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                   |                                                                                                                                                                                                                                                                            |               16 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                          |                                                                                                                                                                                                                                                                            |               16 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem0/rstn_0                                                                                                                                                                                                                             |               23 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[4].srl_nx1/gen_rd_b.doutb_reg_reg[17]                                                                              |                                                                                                                                                                                                                                                                            |               15 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                          |                                                                                                                                                                                                                                                                            |               15 |             36 |
|  riscv_rmii_refclk_IBUF_BUFG                         | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/mem                                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg_0                                                                                                                                                                                                         |                8 |             36 |
|  riscv_rmii_refclk_IBUF_BUFG                         | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_mac_afifo_rx/wflag[0]_i_1_n_0                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg_0                                                                                                                                                                                                         |                7 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                                                                          |                                                                                                                                                                                                                                                                            |               17 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf[2][40]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                            |               23 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf[3][40]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                            |               23 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf[1][40]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                                                            |               30 |             36 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                            |               10 |             37 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                            |                9 |             37 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                            |                9 |             37 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                            |               11 |             37 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/wpayload_latch[1][49]_i_1_n_0                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_3                                                                                                                                                                                                             |                7 |             37 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_sequential_cur_state_reg[1]_rep[0]                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               20 |             37 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_sequential_cur_state_reg[1][0]                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               11 |             37 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                                                                                 |                                                                                                                                                                                                                                                                            |               23 |             37 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                            |               18 |             38 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_mem_ap/ap_rdata1                                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/dpacc_csr_cdbgrstreq_reg_2                                                                                                                                                                                                           |               21 |             38 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[37]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                            |                6 |             39 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_1[0]                                                        |                                                                                                                                                                                                                                                                            |               19 |             39 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rpayload_latch[1][47]_i_1_n_0                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_4                                                                                                                                                                                                             |               10 |             40 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                            |                5 |             40 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_marb/u_axi2apb_m2/rstn_0                                                                                                                                                                                                                           |               24 |             40 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/awpayload_latch                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_0                                                                                                                                                                                                             |               12 |             41 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                9 |             42 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               15 |             43 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |                9 |             43 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               10 |             43 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_apb_ap/u_apb_rx/tx_rec                                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_1                                                                                                                                                                                                     |               13 |             43 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_apb_ap/u_apb_rx/tx_rec_dly                                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_1                                                                                                                                                                                                     |               13 |             43 |
|  riscv_jtag_tck_IBUF_BUFG                            | soc_i/cpu_wrap_0/inst/u_dap/u_jtag_dp/ap_wbuf_push                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                            |               11 |             44 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                          | soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               11 |             47 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                            |               21 |             47 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                            |               27 |             47 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                            |               22 |             47 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                            |               21 |             47 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | soc_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               11 |             47 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                          |               10 |             47 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                            |               12 |             47 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                            |               11 |             47 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                            |                6 |             48 |
|  riscv_rmii_refclk_IBUF_BUFG                         |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg_1                                                                                                                                                                                                         |               11 |             49 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                            |               16 |             52 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                             |                                                                                                                                                                                                                                                                            |               20 |             52 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_377_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               42 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_waddr_reg[2][0]                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               34 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_384_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               36 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_csr_waddr_reg[2]_0[0]                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               31 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_40_out                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               31 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_370_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               40 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_363_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               22 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_356_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               29 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_349_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               27 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_342_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               31 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_335_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               32 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_328_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               31 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_321_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               34 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_314_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               40 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_307_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               40 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_300_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               37 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_293_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               35 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_286_out                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               38 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_26_out                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               33 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_19_out                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               31 |             54 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                         |               28 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_68_out                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               31 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr[10][53]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               38 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr[13][53]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               30 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr[14][53]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               25 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr[8][53]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               38 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr[2][53]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               13 |             54 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/_ndata_reg[2]_1                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               29 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr[6][53]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               34 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_82_out                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               30 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/p_54_out                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               37 |             54 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mpu_csr/pmaaddr[4][53]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               27 |             54 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                            |                7 |             56 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                            |                7 |             56 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                            |                7 |             56 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                            |                7 |             56 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                            |                7 |             56 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/arpayload_latch                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_0                                                                                                                                                                                                             |               18 |             56 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                            |                7 |             56 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/awpayload_latch[1][66]_i_1_n_0                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/rstn_1                                                                                                                                                                                                             |               19 |             56 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/amo_wr_reg_1                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               29 |             58 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                            |               26 |             61 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                                                                            |               22 |             61 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                            |               31 |             62 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                                                                            |               27 |             62 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                            |               22 |             62 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mtvec[63]_i_1_n_0                                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               27 |             63 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/stvec[63]_i_1_n_0                                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               28 |             63 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_uart/u_tx_ctrl/rstn_0                                                                                                                                                                                                                       |               17 |             63 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dbgapb/rdata_reg_n_0                                                                                                                                                                                                              | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               35 |             64 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dbgapb/E[0]                                                                                                                                                                                                                       | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               26 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[16][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               33 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[31][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               35 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[30][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               37 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[17][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               37 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mepc[63]_i_1_n_0                                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               28 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mscratch[63]_i_1_n_0                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               29 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[2][63]_i_1_n_0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               32 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[18][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               33 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[19][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               31 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[1][63]_i_1_n_0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               33 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[29][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               34 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[28][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               34 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[15][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               35 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[27][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               34 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[26][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               36 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[25][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               36 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[20][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               30 |             64 |
|  soc_i/processing_system7_0/inst/FCLK_CLK1           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_systimer/timer_gray[63]_i_2_n_0                                                                                                                                                                                                                    |               11 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[24][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               36 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[21][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               32 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sepc[63]_i_1_n_0                                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               25 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/stval[63]_i_1_n_0                                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               29 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/sscratch[63]_i_1_n_0                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               33 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[22][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               32 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[23][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               36 |             64 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/rstn_async_d2_reg_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                            |               19 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/mtval[63]_i_1_n_0                                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               27 |             64 |
|  riscv_jtag_tck_IBUF_BUFG                            |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                            |               24 |             64 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                            |               27 |             64 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                            |               29 |             64 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_branch_reg[0]                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               20 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[7][63]_i_1_n_0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               39 |             64 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                            |               27 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[14][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               33 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[8][63]_i_1_n_0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               36 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[10][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               35 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[6][63]_i_1_n_0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               33 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[11][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               34 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[12][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               30 |             64 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                            |               24 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[5][63]_i_1_n_0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               34 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[4][63]_i_1_n_0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               32 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               39 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[9][63]_i_1_n_0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               37 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[13][63]_i_1_n_0                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               37 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_idu/u_rfu/gpr[3][63]_i_1_n_0                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               36 |             64 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/data_latch0                                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               22 |             64 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               16 |             65 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sru/id2exe_mmu_csr_wr_reg[0]                                                                                                                                                                                            | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               38 |             65 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo[127]_i_1_n_0                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               19 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/data_fifo[63]_i_1_n_0                                                                                                                                                                                         | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               19 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                    | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0]                                                                                                                    |               17 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                            |               41 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                            |               29 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                               |                                                                                                                                                                                                                                                                            |               24 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                                            |               23 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                                                                                                |                                                                                                                                                                                                                                                                            |               24 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_rx_len_fifo/rst_cnt_reg[3]                                                                                                                                                                                                            |               19 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                                     |                                                                                                                                                                                                                                                                            |               40 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                            |               29 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                                            |               26 |             66 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_div/neg1_latch                                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               22 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___5_n_0                                                                                                                |                                                                                                                                                                                                                                                                            |               27 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                               |                                                                                                                                                                                                                                                                            |               26 |             66 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                        |                                                                                                                                                                                                                                                                            |               12 |             67 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                            |               13 |             67 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               18 |             68 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_axi_rx/tx_rec                                                                                                                                                                                                      | soc_i/cpu_wrap_0/inst/u_dap/u_axi_ap/u_resetn_sync/rstn_async_d2_reg_2                                                                                                                                                                                                     |               28 |             69 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                  |               40 |             69 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               27 |             77 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | soc_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               26 |             77 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               41 |             80 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[3].tag_array                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               36 |             82 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[3].tag_array[1][34]_i_1__0_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               34 |             82 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_array[1][34]_i_1__0_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               35 |             82 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[0].tag_array                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               30 |             82 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[0].tag_array[1][34]_i_1__0_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               32 |             82 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[1].tag_array[1][34]_i_1__0_n_0                                                                                                                                                                             | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               29 |             82 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[1].tag_array                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               25 |             82 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/u_tlb/g_tlb_array[2].tag_array                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               38 |             82 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_l1dc/u_tagram/E[0]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               35 |             82 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                         | soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               17 |             82 |
|  riscv_rmii_refclk_IBUF_BUFG                         |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_mac/u_sync_rstn/rstn_async_d2_reg_0                                                                                                                                                                                                         |               16 |             83 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[0].tag_array                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               23 |             84 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[2].tag_array[1][34]_i_1_n_0                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               25 |             84 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/access_w_latch_reg[0]                                                                                                                                                                                                  | soc_i/cpu_wrap_0/inst/u_xmon/rstn_1                                                                                                                                                                                                                                        |               26 |             84 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[0].tag_array[1][34]_i_1_n_0                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               19 |             84 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].tag_array[1][34]_i_1_n_0                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               23 |             84 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_array                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               21 |             84 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[2].tag_array                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               23 |             84 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[3].tag_array                                                                                                                                                                                               | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               19 |             84 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/g_tlb_array[1].tag_array[1][34]_i_1_n_0                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               22 |             84 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_immu/u_tlb/last_pte_ppn                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               34 |             86 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                         | soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                         |               17 |             88 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_dmmu/u_tlb/last_pte_ppn                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |               27 |             88 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_peri/u_spi_core/u_dma/rstn_4                                                                                                                                                                                                                       |               26 |             88 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_marb/u_axi_5to5_biu/u_axi_slice/FSM_sequential_cur_state_reg[1]_3                                                                                                                                                                 | soc_i/cpu_wrap_0/inst/u_marb/u_axi2mem1/rstn_0                                                                                                                                                                                                                             |               35 |             92 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_sys/rstn_async_d2_reg_1                                                                                                                                                                                                        |               27 |             92 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_systimer/u_rst_sync_sys/rstn_async_d2_reg_0                                                                                                                                                                                                        |               23 |            100 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                            |               13 |            104 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                            |               13 |            104 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                            |               14 |            112 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                            |               14 |            112 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target[3][63]_i_1_n_0                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               35 |            128 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target[2][63]_i_1_n_0                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               40 |            128 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target[1][63]_i_1_n_0                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               36 |            128 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_ifu/u_pfu/u_btb/target[0][63]_i_1_n_0                                                                                                                                                                                   | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               32 |            128 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/amo_wr_reg_1                                                                                                                                                                                                        | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               59 |            143 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/src1_ext[67]_i_1_n_0                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               73 |            161 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/if2id_pc0                                                                                                                                                                                                     | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |               66 |            228 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_mdu/u_mul/id2exe_pc0                                                                                                                                                                                                    | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |              154 |            501 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/exe2ma_pc0                                                                                                                                                                                                          | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |              174 |            587 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 | soc_i/cpu_wrap_0/inst/u_cpu_top/u_dpu/E[0]                                                                                                                                                                                                                | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |              197 |            633 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                            |              277 |            699 |
|  soc_i/cpu_wrap_0/inst/u_cpu_top/u_clkmnt/u_cg/clk_0 |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_cpu_top/u_sync_srstn/rstn_async_d2_reg_0                                                                                                                                                                                                           |              363 |            996 |
|  soc_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                           | soc_i/cpu_wrap_0/inst/u_rgu/srstn_reg_inv_0                                                                                                                                                                                                                                |              500 |           1834 |
+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


