Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Sep  3 20:35:53 2022
| Host         : Jianning-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.227        0.000                      0                  181        0.151        0.000                      0                  181        4.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.227        0.000                      0                  181        0.151        0.000                      0                  181        4.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 clock_enable/threshold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 2.026ns (47.533%)  route 2.236ns (52.467%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.721     5.324    clock_enable/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  clock_enable/threshold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  clock_enable/threshold_reg[18]/Q
                         net (fo=4, routed)           0.968     6.711    clock_enable/threshold[18]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.299     7.010 r  clock_enable/enable0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.010    clock_enable/enable0_carry__0_i_6_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.560 r  clock_enable/enable0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_enable/enable0_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  clock_enable/enable0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    clock_enable/enable0_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 r  clock_enable/enable0_carry__2/CO[0]
                         net (fo=1, routed)           0.318     8.263    clock_enable/enable0_carry__2_n_3
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.636 r  clock_enable/counter[0]_i_1/O
                         net (fo=27, routed)          0.950     9.586    clock_enable/counter[0]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  clock_enable/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.596    15.019    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  clock_enable/counter_reg[0]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    14.813    clock_enable/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 clock_enable/threshold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 2.026ns (47.533%)  route 2.236ns (52.467%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.721     5.324    clock_enable/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  clock_enable/threshold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  clock_enable/threshold_reg[18]/Q
                         net (fo=4, routed)           0.968     6.711    clock_enable/threshold[18]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.299     7.010 r  clock_enable/enable0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.010    clock_enable/enable0_carry__0_i_6_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.560 r  clock_enable/enable0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_enable/enable0_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  clock_enable/enable0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    clock_enable/enable0_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 r  clock_enable/enable0_carry__2/CO[0]
                         net (fo=1, routed)           0.318     8.263    clock_enable/enable0_carry__2_n_3
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.636 r  clock_enable/counter[0]_i_1/O
                         net (fo=27, routed)          0.950     9.586    clock_enable/counter[0]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  clock_enable/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.596    15.019    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  clock_enable/counter_reg[1]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    14.813    clock_enable/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 clock_enable/threshold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 2.026ns (47.533%)  route 2.236ns (52.467%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.721     5.324    clock_enable/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  clock_enable/threshold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  clock_enable/threshold_reg[18]/Q
                         net (fo=4, routed)           0.968     6.711    clock_enable/threshold[18]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.299     7.010 r  clock_enable/enable0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.010    clock_enable/enable0_carry__0_i_6_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.560 r  clock_enable/enable0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_enable/enable0_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  clock_enable/enable0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    clock_enable/enable0_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 r  clock_enable/enable0_carry__2/CO[0]
                         net (fo=1, routed)           0.318     8.263    clock_enable/enable0_carry__2_n_3
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.636 r  clock_enable/counter[0]_i_1/O
                         net (fo=27, routed)          0.950     9.586    clock_enable/counter[0]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  clock_enable/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.596    15.019    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  clock_enable/counter_reg[2]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    14.813    clock_enable/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 clock_enable/threshold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 2.026ns (47.533%)  route 2.236ns (52.467%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.721     5.324    clock_enable/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  clock_enable/threshold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  clock_enable/threshold_reg[18]/Q
                         net (fo=4, routed)           0.968     6.711    clock_enable/threshold[18]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.299     7.010 r  clock_enable/enable0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.010    clock_enable/enable0_carry__0_i_6_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.560 r  clock_enable/enable0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_enable/enable0_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  clock_enable/enable0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    clock_enable/enable0_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 r  clock_enable/enable0_carry__2/CO[0]
                         net (fo=1, routed)           0.318     8.263    clock_enable/enable0_carry__2_n_3
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.636 r  clock_enable/counter[0]_i_1/O
                         net (fo=27, routed)          0.950     9.586    clock_enable/counter[0]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  clock_enable/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.596    15.019    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  clock_enable/counter_reg[3]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X5Y83          FDRE (Setup_fdre_C_R)       -0.429    14.813    clock_enable/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 clock_enable/threshold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 2.026ns (49.158%)  route 2.095ns (50.842%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.721     5.324    clock_enable/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  clock_enable/threshold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  clock_enable/threshold_reg[18]/Q
                         net (fo=4, routed)           0.968     6.711    clock_enable/threshold[18]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.299     7.010 r  clock_enable/enable0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.010    clock_enable/enable0_carry__0_i_6_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.560 r  clock_enable/enable0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_enable/enable0_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  clock_enable/enable0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    clock_enable/enable0_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 r  clock_enable/enable0_carry__2/CO[0]
                         net (fo=1, routed)           0.318     8.263    clock_enable/enable0_carry__2_n_3
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.636 r  clock_enable/counter[0]_i_1/O
                         net (fo=27, routed)          0.809     9.445    clock_enable/counter[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  clock_enable/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.597    15.020    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  clock_enable/counter_reg[4]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.814    clock_enable/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 clock_enable/threshold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 2.026ns (49.158%)  route 2.095ns (50.842%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.721     5.324    clock_enable/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  clock_enable/threshold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  clock_enable/threshold_reg[18]/Q
                         net (fo=4, routed)           0.968     6.711    clock_enable/threshold[18]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.299     7.010 r  clock_enable/enable0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.010    clock_enable/enable0_carry__0_i_6_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.560 r  clock_enable/enable0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_enable/enable0_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  clock_enable/enable0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    clock_enable/enable0_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 r  clock_enable/enable0_carry__2/CO[0]
                         net (fo=1, routed)           0.318     8.263    clock_enable/enable0_carry__2_n_3
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.636 r  clock_enable/counter[0]_i_1/O
                         net (fo=27, routed)          0.809     9.445    clock_enable/counter[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  clock_enable/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.597    15.020    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  clock_enable/counter_reg[5]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.814    clock_enable/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 clock_enable/threshold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 2.026ns (49.158%)  route 2.095ns (50.842%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.721     5.324    clock_enable/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  clock_enable/threshold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  clock_enable/threshold_reg[18]/Q
                         net (fo=4, routed)           0.968     6.711    clock_enable/threshold[18]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.299     7.010 r  clock_enable/enable0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.010    clock_enable/enable0_carry__0_i_6_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.560 r  clock_enable/enable0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_enable/enable0_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  clock_enable/enable0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    clock_enable/enable0_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 r  clock_enable/enable0_carry__2/CO[0]
                         net (fo=1, routed)           0.318     8.263    clock_enable/enable0_carry__2_n_3
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.636 r  clock_enable/counter[0]_i_1/O
                         net (fo=27, routed)          0.809     9.445    clock_enable/counter[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  clock_enable/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.597    15.020    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  clock_enable/counter_reg[6]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.814    clock_enable/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 clock_enable/threshold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 2.026ns (49.158%)  route 2.095ns (50.842%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.721     5.324    clock_enable/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  clock_enable/threshold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  clock_enable/threshold_reg[18]/Q
                         net (fo=4, routed)           0.968     6.711    clock_enable/threshold[18]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.299     7.010 r  clock_enable/enable0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.010    clock_enable/enable0_carry__0_i_6_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.560 r  clock_enable/enable0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_enable/enable0_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  clock_enable/enable0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    clock_enable/enable0_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 r  clock_enable/enable0_carry__2/CO[0]
                         net (fo=1, routed)           0.318     8.263    clock_enable/enable0_carry__2_n_3
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.636 r  clock_enable/counter[0]_i_1/O
                         net (fo=27, routed)          0.809     9.445    clock_enable/counter[0]_i_1_n_0
    SLICE_X5Y84          FDRE                                         r  clock_enable/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.597    15.020    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  clock_enable/counter_reg[7]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X5Y84          FDRE (Setup_fdre_C_R)       -0.429    14.814    clock_enable/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 clock_enable/threshold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 2.026ns (50.948%)  route 1.951ns (49.052%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.721     5.324    clock_enable/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  clock_enable/threshold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  clock_enable/threshold_reg[18]/Q
                         net (fo=4, routed)           0.968     6.711    clock_enable/threshold[18]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.299     7.010 r  clock_enable/enable0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.010    clock_enable/enable0_carry__0_i_6_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.560 r  clock_enable/enable0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_enable/enable0_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  clock_enable/enable0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    clock_enable/enable0_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 r  clock_enable/enable0_carry__2/CO[0]
                         net (fo=1, routed)           0.318     8.263    clock_enable/enable0_carry__2_n_3
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.636 r  clock_enable/counter[0]_i_1/O
                         net (fo=27, routed)          0.664     9.300    clock_enable/counter[0]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  clock_enable/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.601    15.024    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  clock_enable/counter_reg[24]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.429    14.818    clock_enable/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.518    

Slack (MET) :             5.518ns  (required time - arrival time)
  Source:                 clock_enable/threshold_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 2.026ns (50.948%)  route 1.951ns (49.052%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.721     5.324    clock_enable/clk_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  clock_enable/threshold_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     5.743 r  clock_enable/threshold_reg[18]/Q
                         net (fo=4, routed)           0.968     6.711    clock_enable/threshold[18]
    SLICE_X4Y86          LUT3 (Prop_lut3_I0_O)        0.299     7.010 r  clock_enable/enable0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.010    clock_enable/enable0_carry__0_i_6_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.560 r  clock_enable/enable0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.560    clock_enable/enable0_carry__0_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  clock_enable/enable0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.674    clock_enable/enable0_carry__1_n_0
    SLICE_X4Y88          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.945 r  clock_enable/enable0_carry__2/CO[0]
                         net (fo=1, routed)           0.318     8.263    clock_enable/enable0_carry__2_n_3
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.373     8.636 r  clock_enable/counter[0]_i_1/O
                         net (fo=27, routed)          0.664     9.300    clock_enable/counter[0]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  clock_enable/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.601    15.024    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  clock_enable/counter_reg[25]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X5Y89          FDRE (Setup_fdre_C_R)       -0.429    14.818    clock_enable/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 get_mem/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem/addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.574     1.493    get_mem/clk_IBUF_BUFG
    SLICE_X9Y92          FDRE                                         r  get_mem/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  get_mem/addr_reg[6]/Q
                         net (fo=3, routed)           0.098     1.733    get_mem/addr_reg[6]
    SLICE_X8Y92          LUT3 (Prop_lut3_I1_O)        0.045     1.778 r  get_mem/data0_rep_i_1/O
                         net (fo=3, routed)           0.000     1.778    get_mem/data0_rep_i_1_n_0
    SLICE_X8Y92          FDRE                                         r  get_mem/addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.845     2.010    get_mem/clk_IBUF_BUFG
    SLICE_X8Y92          FDRE                                         r  get_mem/addr_reg[7]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X8Y92          FDRE (Hold_fdre_C_D)         0.120     1.626    get_mem/addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 seven_seg/enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/enable_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.652%)  route 0.132ns (48.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.604     1.523    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  seven_seg/enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  seven_seg/enable_reg[5]/Q
                         net (fo=3, routed)           0.132     1.796    seven_seg/enable_reg_n_0_[5]
    SLICE_X1Y95          FDRE                                         r  seven_seg/enable_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.877     2.042    seven_seg/clk_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  seven_seg/enable_reg[6]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.072     1.611    seven_seg/enable_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 seven_seg/enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/enable_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.729%)  route 0.137ns (49.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.604     1.523    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y95          FDRE                                         r  seven_seg/enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  seven_seg/enable_reg[3]/Q
                         net (fo=3, routed)           0.137     1.801    seven_seg/enable_reg_n_0_[3]
    SLICE_X0Y94          FDRE                                         r  seven_seg/enable_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.877     2.042    seven_seg/clk_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  seven_seg/enable_reg[4]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X0Y94          FDRE (Hold_fdre_C_D)         0.072     1.611    seven_seg/enable_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 get_mem/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_mem/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.043%)  route 0.133ns (38.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.602     1.521    get_mem/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  get_mem/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  get_mem/addr_reg[2]/Q
                         net (fo=5, routed)           0.133     1.819    get_mem/addr_reg[2]
    SLICE_X7Y91          LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  get_mem/data0_rep__1_i_1/O
                         net (fo=3, routed)           0.000     1.864    get_mem/data0_rep__1_i_1_n_0
    SLICE_X7Y91          FDRE                                         r  get_mem/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.873     2.038    get_mem/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  get_mem/addr_reg[5]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.092     1.629    get_mem/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 seven_seg/count_fast_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg/count_fast_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.299ns (73.104%)  route 0.110ns (26.896%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.602     1.521    seven_seg/clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  seven_seg/count_fast_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  seven_seg/count_fast_reg[0]/Q
                         net (fo=3, routed)           0.110     1.772    seven_seg/count_fast[0]
    SLICE_X2Y87          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.930 r  seven_seg/count_fast0_carry/O[0]
                         net (fo=1, routed)           0.000     1.930    seven_seg/data0[1]
    SLICE_X2Y87          FDRE                                         r  seven_seg/count_fast_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.873     2.038    seven_seg/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  seven_seg/count_fast_reg[1]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.134     1.669    seven_seg/count_fast_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clock_enable/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.600     1.519    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  clock_enable/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clock_enable/counter_reg[19]/Q
                         net (fo=3, routed)           0.117     1.778    clock_enable/counter_reg[19]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.886 r  clock_enable/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    clock_enable/counter_reg[16]_i_1_n_4
    SLICE_X5Y87          FDRE                                         r  clock_enable/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.870     2.035    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  clock_enable/counter_reg[19]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X5Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    clock_enable/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clock_enable/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.601     1.520    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  clock_enable/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  clock_enable/counter_reg[23]/Q
                         net (fo=3, routed)           0.118     1.779    clock_enable/counter_reg[23]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  clock_enable/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    clock_enable/counter_reg[20]_i_1_n_4
    SLICE_X5Y88          FDRE                                         r  clock_enable/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.872     2.037    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  clock_enable/counter_reg[23]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    clock_enable/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clock_enable/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.599     1.518    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  clock_enable/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_enable/counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.779    clock_enable/counter_reg[15]
    SLICE_X5Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  clock_enable/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    clock_enable/counter_reg[12]_i_1_n_4
    SLICE_X5Y86          FDRE                                         r  clock_enable/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.869     2.034    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  clock_enable/counter_reg[15]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    clock_enable/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_enable/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.599     1.518    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  clock_enable/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_enable/counter_reg[11]/Q
                         net (fo=3, routed)           0.120     1.780    clock_enable/counter_reg[11]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  clock_enable/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    clock_enable/counter_reg[8]_i_1_n_4
    SLICE_X5Y85          FDRE                                         r  clock_enable/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.869     2.034    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  clock_enable/counter_reg[11]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    clock_enable/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clock_enable/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_enable/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.599     1.518    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  clock_enable/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  clock_enable/counter_reg[7]/Q
                         net (fo=3, routed)           0.120     1.780    clock_enable/counter_reg[7]
    SLICE_X5Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  clock_enable/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    clock_enable/counter_reg[4]_i_1_n_4
    SLICE_X5Y84          FDRE                                         r  clock_enable/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.868     2.033    clock_enable/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  clock_enable/counter_reg[7]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X5Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    clock_enable/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y83     clock_enable/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     clock_enable/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y85     clock_enable/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     clock_enable/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     clock_enable/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     clock_enable/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y86     clock_enable/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     clock_enable/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y87     clock_enable/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     get_mem/addr_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     get_mem/data0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     get_mem/addr_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     get_mem/addr_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     get_mem/data0_rep/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clock_enable/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clock_enable/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clock_enable/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clock_enable/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     seven_seg/anode_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clock_enable/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clock_enable/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clock_enable/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clock_enable/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clock_enable/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clock_enable/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clock_enable/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     clock_enable/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     clock_enable/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y85     clock_enable/counter_reg[10]/C



