vendor_name = ModelSim
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/ej 3 y 4/restador.vhd
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/ej 3 y 4/tb_restador.vhd
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/ej 3 y 4/Waveform.vwf
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/ej 3 y 4/db/6y7.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = restador
instance = comp, \Q~output , Q~output, restador, 1
instance = comp, \P~output , P~output, restador, 1
instance = comp, \A~input , A~input, restador, 1
instance = comp, \B~input , B~input, restador, 1
instance = comp, \Q~0 , Q~0, restador, 1
instance = comp, \P~0 , P~0, restador, 1
