<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2310" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2310{left:421px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_2310{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t3_2310{left:69px;bottom:68px;letter-spacing:0.1px;}
#t4_2310{left:96px;bottom:68px;letter-spacing:0.1px;}
#t5_2310{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2310{left:359px;bottom:932px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2310{left:69px;bottom:845px;letter-spacing:0.13px;}
#t8_2310{left:69px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#t9_2310{left:69px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_2310{left:69px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tb_2310{left:69px;bottom:765px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tc_2310{left:69px;bottom:742px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_2310{left:69px;bottom:726px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_2310{left:69px;bottom:709px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#tf_2310{left:69px;bottom:686px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_2310{left:69px;bottom:669px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#th_2310{left:69px;bottom:646px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#ti_2310{left:69px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tj_2310{left:69px;bottom:606px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#tk_2310{left:69px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_2310{left:69px;bottom:573px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tm_2310{left:69px;bottom:556px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_2310{left:69px;bottom:539px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#to_2310{left:69px;bottom:516px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tp_2310{left:69px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_2310{left:69px;bottom:483px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tr_2310{left:69px;bottom:466px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ts_2310{left:69px;bottom:449px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tt_2310{left:69px;bottom:432px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tu_2310{left:69px;bottom:415px;letter-spacing:-0.16px;word-spacing:-1.33px;}
#tv_2310{left:69px;bottom:399px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tw_2310{left:69px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_2310{left:69px;bottom:337px;letter-spacing:0.13px;}
#ty_2310{left:69px;bottom:313px;letter-spacing:-0.12px;}
#tz_2310{left:69px;bottom:296px;letter-spacing:-0.11px;}
#t10_2310{left:69px;bottom:279px;letter-spacing:-0.12px;}
#t11_2310{left:69px;bottom:243px;letter-spacing:-0.12px;}
#t12_2310{left:69px;bottom:204px;letter-spacing:0.12px;word-spacing:0.03px;}
#t13_2310{left:69px;bottom:182px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t14_2310{left:69px;bottom:143px;letter-spacing:0.13px;}
#t15_2310{left:91px;bottom:143px;letter-spacing:0.2px;}
#t16_2310{left:112px;bottom:143px;letter-spacing:0.12px;word-spacing:0.02px;}
#t17_2310{left:69px;bottom:119px;letter-spacing:-0.12px;}
#t18_2310{left:78px;bottom:1056px;letter-spacing:-0.14px;}
#t19_2310{left:78px;bottom:1039px;letter-spacing:-0.12px;}
#t1a_2310{left:263px;bottom:1056px;letter-spacing:-0.09px;}
#t1b_2310{left:263px;bottom:1039px;letter-spacing:-0.18px;}
#t1c_2310{left:304px;bottom:1056px;letter-spacing:-0.12px;word-spacing:-0.31px;}
#t1d_2310{left:304px;bottom:1039px;letter-spacing:-0.14px;}
#t1e_2310{left:304px;bottom:1022px;letter-spacing:-0.14px;}
#t1f_2310{left:385px;bottom:1056px;letter-spacing:-0.12px;word-spacing:-1.5px;}
#t1g_2310{left:385px;bottom:1039px;letter-spacing:-0.12px;}
#t1h_2310{left:493px;bottom:1056px;letter-spacing:-0.12px;}
#t1i_2310{left:78px;bottom:1002px;letter-spacing:-0.12px;}
#t1j_2310{left:78px;bottom:985px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1k_2310{left:263px;bottom:1002px;}
#t1l_2310{left:304px;bottom:1002px;letter-spacing:-0.13px;}
#t1m_2310{left:385px;bottom:1002px;letter-spacing:-0.16px;}
#t1n_2310{left:493px;bottom:1002px;letter-spacing:-0.12px;}
#t1o_2310{left:493px;bottom:985px;letter-spacing:-0.11px;}
#t1p_2310{left:95px;bottom:910px;letter-spacing:-0.15px;}
#t1q_2310{left:211px;bottom:910px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1r_2310{left:379px;bottom:910px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1s_2310{left:553px;bottom:910px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1t_2310{left:729px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1u_2310{left:109px;bottom:886px;}
#t1v_2310{left:202px;bottom:886px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1w_2310{left:401px;bottom:886px;letter-spacing:-0.16px;}
#t1x_2310{left:574px;bottom:886px;letter-spacing:-0.15px;}
#t1y_2310{left:750px;bottom:886px;letter-spacing:-0.16px;}

.s1_2310{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2310{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2310{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2310{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2310{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_2310{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_2310{font-size:15px;font-family:Symbol_5kh;color:#0860A8;}
.s8_2310{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2310" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2310Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2310" style="-webkit-user-select: none;"><object width="935" height="1210" data="2310/2310.svg" type="image/svg+xml" id="pdf2310" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2310" class="t s1_2310">PREFETCHWT1—Prefetch Vector Data Into Caches With Intent to Write and T1 Hint </span>
<span id="t2_2310" class="t s2_2310">INSTRUCTION SET REFERENCE UNIQUE TO INTEL® XEON PHI™ PROCESSORS </span>
<span id="t3_2310" class="t s1_2310">8-2 </span><span id="t4_2310" class="t s1_2310">Vol. 2D </span>
<span id="t5_2310" class="t s3_2310">PREFETCHWT1—Prefetch Vector Data Into Caches With Intent to Write and T1 Hint </span>
<span id="t6_2310" class="t s4_2310">Instruction Operand Encoding </span>
<span id="t7_2310" class="t s4_2310">Description </span>
<span id="t8_2310" class="t s5_2310">Fetches the line of data from memory that contains the byte specified with the source operand to a location in the </span>
<span id="t9_2310" class="t s5_2310">cache hierarchy specified by an intent to write hint (so that data is brought into ‘Exclusive’ state via a request for </span>
<span id="ta_2310" class="t s5_2310">ownership) and a locality hint: </span>
<span id="tb_2310" class="t s5_2310">• T1 (temporal data with respect to first level cache)—prefetch data into the second level cache. </span>
<span id="tc_2310" class="t s5_2310">The source operand is a byte memory location. (The locality hints are encoded into the machine level instruction </span>
<span id="td_2310" class="t s5_2310">using bits 3 through 5 of the ModR/M byte. Use of any ModR/M value other than the specified ones will lead to </span>
<span id="te_2310" class="t s5_2310">unpredictable behavior.) </span>
<span id="tf_2310" class="t s5_2310">If the line selected is already present in the cache hierarchy at a level closer to the processor, no data movement </span>
<span id="tg_2310" class="t s5_2310">occurs. Prefetches from uncacheable or WC memory are ignored. </span>
<span id="th_2310" class="t s5_2310">The PREFETCHWT1 instruction is merely a hint and does not affect program behavior. If executed, this instruction </span>
<span id="ti_2310" class="t s5_2310">moves data closer to the processor in anticipation of future use. </span>
<span id="tj_2310" class="t s5_2310">The implementation of prefetch locality hints is implementation-dependent, and can be overloaded or ignored by a </span>
<span id="tk_2310" class="t s5_2310">processor implementation. The amount of data prefetched is also processor implementation-dependent. It will, </span>
<span id="tl_2310" class="t s5_2310">however, be a minimum of 32 bytes. Additional details of the implementation-dependent locality hints are </span>
<span id="tm_2310" class="t s5_2310">described in Section 9.5, “Memory Optimization Using Prefetch” of the Intel® 64 and IA-32 Architectures Optimi- </span>
<span id="tn_2310" class="t s5_2310">zation Reference Manual. </span>
<span id="to_2310" class="t s5_2310">It should be noted that processors are free to speculatively fetch and cache data from system memory regions that </span>
<span id="tp_2310" class="t s5_2310">are assigned a memory-type that permits speculative reads (that is, the WB, WC, and WT memory types). A </span>
<span id="tq_2310" class="t s5_2310">PREFETCHWT1 instruction is considered a hint to this speculative behavior. Because this speculative fetching can </span>
<span id="tr_2310" class="t s5_2310">occur at any time and is not tied to instruction execution, a PREFETCHWT1 instruction is not ordered with respect </span>
<span id="ts_2310" class="t s5_2310">to the fence instructions (MFENCE, SFENCE, and LFENCE) or locked memory references. A PREFETCHWT1 instruc- </span>
<span id="tt_2310" class="t s5_2310">tion is also unordered with respect to CLFLUSH and CLFLUSHOPT instructions, other PREFETCHWT1 instructions, or </span>
<span id="tu_2310" class="t s5_2310">any other general instruction. It is ordered with respect to serializing instructions such as CPUID, WRMSR, OUT, and </span>
<span id="tv_2310" class="t s5_2310">MOV CR. </span>
<span id="tw_2310" class="t s5_2310">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="tx_2310" class="t s4_2310">Operation </span>
<span id="ty_2310" class="t s6_2310">PREFETCH(mem, Level, State) Prefetches a byte memory location pointed by ‘mem’ into the cache level specified by ‘Level’; a request </span>
<span id="tz_2310" class="t s6_2310">for exclusive/ownership is done if ‘State’ is 1. Note that the memory location ignore cache line splits. This operation is considered a </span>
<span id="t10_2310" class="t s6_2310">hint for the processor and may be skipped depending on implementation. </span>
<span id="t11_2310" class="t s6_2310">Prefetch (m8, Level = 1, EXCLUSIVE=1); </span>
<span id="t12_2310" class="t s4_2310">Flags Affected </span>
<span id="t13_2310" class="t s5_2310">All flags are affected. </span>
<span id="t14_2310" class="t s4_2310">C/C</span><span id="t15_2310" class="t s7_2310">++ </span><span id="t16_2310" class="t s4_2310">Compiler Intrinsic Equivalent </span>
<span id="t17_2310" class="t s6_2310">void _mm_prefetch( char const *, int hint= _MM_HINT_ET1); </span>
<span id="t18_2310" class="t s8_2310">Opcode/ </span>
<span id="t19_2310" class="t s8_2310">Instruction </span>
<span id="t1a_2310" class="t s8_2310">Op/ </span>
<span id="t1b_2310" class="t s8_2310">En </span>
<span id="t1c_2310" class="t s8_2310">64/32 bit </span>
<span id="t1d_2310" class="t s8_2310">Mode </span>
<span id="t1e_2310" class="t s8_2310">Support </span>
<span id="t1f_2310" class="t s8_2310">CPUID Feature </span>
<span id="t1g_2310" class="t s8_2310">Flag </span>
<span id="t1h_2310" class="t s8_2310">Description </span>
<span id="t1i_2310" class="t s6_2310">0F 0D /2 </span>
<span id="t1j_2310" class="t s6_2310">PREFETCHWT1 m8 </span>
<span id="t1k_2310" class="t s6_2310">M </span><span id="t1l_2310" class="t s6_2310">V/V </span><span id="t1m_2310" class="t s6_2310">PREFETCHWT1 </span><span id="t1n_2310" class="t s6_2310">Move data from m8 closer to the processor using T1 hint </span>
<span id="t1o_2310" class="t s6_2310">with intent to write. </span>
<span id="t1p_2310" class="t s8_2310">Op/En </span><span id="t1q_2310" class="t s8_2310">Operand 1 </span><span id="t1r_2310" class="t s8_2310">Operand 2 </span><span id="t1s_2310" class="t s8_2310">Operand 3 </span><span id="t1t_2310" class="t s8_2310">Operand 4 </span>
<span id="t1u_2310" class="t s6_2310">M </span><span id="t1v_2310" class="t s6_2310">ModRM:r/m (r) </span><span id="t1w_2310" class="t s6_2310">N/A </span><span id="t1x_2310" class="t s6_2310">N/A </span><span id="t1y_2310" class="t s6_2310">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
