Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: ALU_convert.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU_convert.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU_convert"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : ALU_convert
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../SOURCES/FFT_IP" "../SOURCES/CORDIC_IP_sqrt"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/JM/Xilinx/Projekty/FFT/SOURCES/CORDIC_IP_sqrt/CORDIC_sqrt.vhd" in Library work.
Architecture cordic_sqrt_a of Entity cordic_sqrt is up to date.
Compiling vhdl file "C:/Users/JM/Xilinx/Projekty/FFT/SOURCES/ALU_convert.vhd" in Library work.
Entity <alu_convert> compiled.
Entity <alu_convert> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ALU_convert> in library <work> (architecture <behavioral>) with generics.
	N = 32768


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <ALU_convert> in library <work> (Architecture <behavioral>).
	N = 32768
WARNING:Xst:753 - "C:/Users/JM/Xilinx/Projekty/FFT/SOURCES/ALU_convert.vhd" line 112: Unconnected output port 'rdy' of component 'CORDIC_sqrt'.
WARNING:Xst:2211 - "C:/Users/JM/Xilinx/Projekty/FFT/SOURCES/ALU_convert.vhd" line 112: Instantiating black box module <CORDIC_sqrt>.
Entity <ALU_convert> analyzed. Unit <ALU_convert> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ALU_convert>.
    Related source file is "C:/Users/JM/Xilinx/Projekty/FFT/SOURCES/ALU_convert.vhd".
WARNING:Xst:653 - Signal <temp_exp> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000.
WARNING:Xst:1780 - Signal <temp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <real_math_out<61:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <imag_math_out<61:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 31-bit register for signal <abs_exp>.
    Found 31-bit adder for signal <abs_exp$add0000> created at line 107.
    Found 31-bit adder for signal <abs_exp$addsub0000> created at line 107.
    Found 30-bit register for signal <imag_exp>.
    Found 15x15-bit multiplier for signal <imag_exp$mult0000> created at line 106.
    Found 31-bit adder for signal <imag_math_in$add0000>.
    Found 31-bit adder for signal <imag_math_in$addsub0000>.
    Found 62-bit 4-to-1 multiplexer for signal <imag_math_out>.
    Found 62-bit adder for signal <imag_math_out$addsub0000> created at line 73.
    Found 15-bit register for signal <imag_unsig>.
    Found 30-bit register for signal <real_exp>.
    Found 15x15-bit multiplier for signal <real_exp$mult0000> created at line 105.
    Found 31-bit adder for signal <real_math_in$add0000>.
    Found 31-bit adder for signal <real_math_in$addsub0000>.
    Found 62-bit 4-to-1 multiplexer for signal <real_math_out>.
    Found 62-bit adder for signal <real_math_out$addsub0000> created at line 68.
    Found 15-bit register for signal <real_unsig>.
    Summary:
	inferred 121 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred 124 Multiplexer(s).
Unit <ALU_convert> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 15x15-bit multiplier                                  : 2
# Adders/Subtractors                                   : 8
 31-bit adder                                          : 6
 62-bit adder                                          : 2
# Registers                                            : 5
 15-bit register                                       : 2
 30-bit register                                       : 2
 31-bit register                                       : 1
# Multiplexers                                         : 2
 62-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../SOURCES/CORDIC_IP_sqrt/CORDIC_sqrt.ngc>.
Reading Secure Unit <blk0000000a>.
Loading core <CORDIC_sqrt> for timing and area information for instance <your_instance_name>.

Synthesizing (advanced) Unit <ALU_convert>.
	Found pipelined multiplier on signal <imag_exp_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <real_exp_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <ALU_convert> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 15x15-bit registered multiplier                       : 2
# Adders/Subtractors                                   : 7
 31-bit adder                                          : 4
 31-bit adder carry in                                 : 1
 62-bit adder                                          : 2
# Registers                                            : 61
 Flip-Flops                                            : 61
# Multiplexers                                         : 2
 62-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU_convert> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU_convert, actual ratio is 20.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU_convert.ngr
Top Level Output File Name         : ALU_convert
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 79

Cell Usage :
# BELS                             : 687
#      GND                         : 2
#      INV                         : 107
#      LUT1                        : 4
#      LUT2                        : 31
#      LUT3                        : 164
#      LUT4                        : 64
#      MUXCY                       : 157
#      MUXF5                       : 30
#      VCC                         : 2
#      XORCY                       : 126
# FlipFlops/Latches                : 387
#      FD                          : 46
#      FDE                         : 48
#      FDRE                        : 278
#      FDS                         : 15
# Shift Registers                  : 26
#      SRL16E                      : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 78
#      IBUF                        : 62
#      OBUF                        : 16
# MULTs                            : 2
#      MULT18X18S                  : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      408  out of   1920    21%  
 Number of Slice Flip Flops:            387  out of   3840    10%  
 Number of 4 input LUTs:                396  out of   3840    10%  
    Number used as logic:               370
    Number used as Shift registers:      26
 Number of IOs:                          79
 Number of bonded IOBs:                  79  out of    173    45%  
 Number of MULT18X18s:                    2  out of     12    16%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 415   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------------+-------+
Control Signal                     | Buffer(FF name)              | Load  |
-----------------------------------+------------------------------+-------+
N0(XST_GND:G)                      | NONE(Mmult_imag_exp_mult0000)| 2     |
N1(XST_VCC:P)                      | NONE(Mmult_imag_exp_mult0000)| 2     |
-----------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.569ns (Maximum Frequency: 132.118MHz)
   Minimum input arrival time before clock: 14.286ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.569ns (frequency: 132.118MHz)
  Total number of paths / destination ports: 8854 / 458
-------------------------------------------------------------------------
Delay:               7.569ns (Levels of Logic = 8)
  Source:            your_instance_name/blk00000362 (FF)
  Destination:       your_instance_name/blk00000003 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: your_instance_name/blk00000362 to your_instance_name/blk00000003
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.720   1.256  blk00000362 (sig00000008)
     LUT3:I0->O            2   0.551   1.216  blk000003d5 (sig00000265)
     begin scope: 'blk0000000a'
     SEC:in->out           1   0.551   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.500   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.064   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.064   0.000  sec_inst (sec_net)
     SEC:in->out           5   0.904   0.989  sec_inst (sec_net)
     end scope: 'blk0000000a'
     LUT3:I2->O            1   0.551   0.000  blk000003d6 (sig00000255)
     FDRE:D                    0.203          blk00000003
    ----------------------------------------
    Total                      7.569ns (4.108ns logic, 3.461ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 113735 / 45
-------------------------------------------------------------------------
Offset:              14.286ns (Levels of Logic = 39)
  Source:            real_in<0> (PAD)
  Destination:       real_unsig_0 (FF)
  Destination Clock: clk rising

  Data Path: real_in<0> to real_unsig_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   1.140  real_in_0_IBUF (real_in_0_IBUF)
     LUT1:I0->O            1   0.551   0.000  Madd_real_math_in_add0000_cy<0>_rt (Madd_real_math_in_add0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  Madd_real_math_in_add0000_cy<0> (Madd_real_math_in_add0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<1> (Madd_real_math_in_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<2> (Madd_real_math_in_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<3> (Madd_real_math_in_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<4> (Madd_real_math_in_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<5> (Madd_real_math_in_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<6> (Madd_real_math_in_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<7> (Madd_real_math_in_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<8> (Madd_real_math_in_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<9> (Madd_real_math_in_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<10> (Madd_real_math_in_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<11> (Madd_real_math_in_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<12> (Madd_real_math_in_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<13> (Madd_real_math_in_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_add0000_cy<14> (Madd_real_math_in_add0000_cy<14>)
     XORCY:CI->O           1   0.904   1.140  Madd_real_math_in_add0000_xor<15> (real_math_in_add0000<15>)
     LUT1:I0->O            1   0.551   0.000  Madd_real_math_in_addsub0000_cy<0>_rt (Madd_real_math_in_addsub0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  Madd_real_math_in_addsub0000_cy<0> (Madd_real_math_in_addsub0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<1> (Madd_real_math_in_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<2> (Madd_real_math_in_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<3> (Madd_real_math_in_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<4> (Madd_real_math_in_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<5> (Madd_real_math_in_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<6> (Madd_real_math_in_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<7> (Madd_real_math_in_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<8> (Madd_real_math_in_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<9> (Madd_real_math_in_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<10> (Madd_real_math_in_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<11> (Madd_real_math_in_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<12> (Madd_real_math_in_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<13> (Madd_real_math_in_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<14> (Madd_real_math_in_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Madd_real_math_in_addsub0000_cy<15> (Madd_real_math_in_addsub0000_cy<15>)
     MUXCY:CI->O           0   0.064   0.000  Madd_real_math_in_addsub0000_cy<16> (Madd_real_math_in_addsub0000_cy<16>)
     XORCY:CI->O          31   0.904   1.873  Madd_real_math_in_addsub0000_xor<17> (real_math_in_addsub0000<17>)
     LUT4:I3->O            1   0.551   0.000  real_math_out_cmp_eq0000_wg_lut<4> (real_math_out_cmp_eq0000_wg_lut<4>)
     MUXCY:S->O           15   0.717   1.188  real_math_out_cmp_eq0000_wg_cy<4> (real_math_out_cmp_eq0000)
     FDS:S                     1.026          real_unsig_0
    ----------------------------------------
    Total                     14.286ns (8.945ns logic, 5.341ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 2)
  Source:            your_instance_name/blk0000033f (FF)
  Destination:       magnitude_out<15> (PAD)
  Source Clock:      clk rising

  Data Path: your_instance_name/blk0000033f to magnitude_out<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.720   0.801  blk0000033f (x_out<15>)
     end scope: 'your_instance_name'
     OBUF:I->O                 5.644          magnitude_out_15_OBUF (magnitude_out<15>)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.20 secs
 
--> 

Total memory usage is 275712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    0 (   0 filtered)

