
Final_Demo_Kago.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004828  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000042c  080049c8  080049c8  000149c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004df4  08004df4  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08004df4  08004df4  00014df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004dfc  08004dfc  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004dfc  08004dfc  00014dfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e00  08004e00  00014e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08004e04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  2000005c  08004e60  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002dc  08004e60  000202dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cabc  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c79  00000000  00000000  0002cb8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c30  00000000  00000000  0002e808  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000991  00000000  00000000  0002f438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001598f  00000000  00000000  0002fdc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000eab1  00000000  00000000  00045758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b794  00000000  00000000  00054209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003bb4  00000000  00000000  000df9a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  000e3554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080049b0 	.word	0x080049b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	080049b0 	.word	0x080049b0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART6)
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a19      	ldr	r2, [pc, #100]	; (8000600 <HAL_UART_RxCpltCallback+0x74>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d12b      	bne.n	80005f6 <HAL_UART_RxCpltCallback+0x6a>
  {
    if (rx_data == '\r')
 800059e:	4b19      	ldr	r3, [pc, #100]	; (8000604 <HAL_UART_RxCpltCallback+0x78>)
 80005a0:	781b      	ldrb	r3, [r3, #0]
 80005a2:	2b0d      	cmp	r3, #13
 80005a4:	d112      	bne.n	80005cc <HAL_UART_RxCpltCallback+0x40>
    {
      buffer[buffer_index] = '\0';
 80005a6:	4b18      	ldr	r3, [pc, #96]	; (8000608 <HAL_UART_RxCpltCallback+0x7c>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	4a18      	ldr	r2, [pc, #96]	; (800060c <HAL_UART_RxCpltCallback+0x80>)
 80005ac:	2100      	movs	r1, #0
 80005ae:	54d1      	strb	r1, [r2, r3]
      rcv_intpt_flag = 1;
 80005b0:	4b17      	ldr	r3, [pc, #92]	; (8000610 <HAL_UART_RxCpltCallback+0x84>)
 80005b2:	2201      	movs	r2, #1
 80005b4:	701a      	strb	r2, [r3, #0]
      buffer_index = 0; // Reset buffer index for next input
 80005b6:	4b14      	ldr	r3, [pc, #80]	; (8000608 <HAL_UART_RxCpltCallback+0x7c>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	601a      	str	r2, [r3, #0]
      HAL_UART_Transmit(&huart6, (uint8_t *)"\r\n", 2, HAL_MAX_DELAY); // Echo newline
 80005bc:	f04f 33ff 	mov.w	r3, #4294967295
 80005c0:	2202      	movs	r2, #2
 80005c2:	4914      	ldr	r1, [pc, #80]	; (8000614 <HAL_UART_RxCpltCallback+0x88>)
 80005c4:	4814      	ldr	r0, [pc, #80]	; (8000618 <HAL_UART_RxCpltCallback+0x8c>)
 80005c6:	f002 f856 	bl	8002676 <HAL_UART_Transmit>
 80005ca:	e00f      	b.n	80005ec <HAL_UART_RxCpltCallback+0x60>
    }
    else
    {
      buffer[buffer_index++] = rx_data;
 80005cc:	4b0e      	ldr	r3, [pc, #56]	; (8000608 <HAL_UART_RxCpltCallback+0x7c>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	1c5a      	adds	r2, r3, #1
 80005d2:	490d      	ldr	r1, [pc, #52]	; (8000608 <HAL_UART_RxCpltCallback+0x7c>)
 80005d4:	600a      	str	r2, [r1, #0]
 80005d6:	4a0b      	ldr	r2, [pc, #44]	; (8000604 <HAL_UART_RxCpltCallback+0x78>)
 80005d8:	7811      	ldrb	r1, [r2, #0]
 80005da:	4a0c      	ldr	r2, [pc, #48]	; (800060c <HAL_UART_RxCpltCallback+0x80>)
 80005dc:	54d1      	strb	r1, [r2, r3]
      HAL_UART_Transmit(&huart6, &rx_data, 1, HAL_MAX_DELAY); // Echo the received character
 80005de:	f04f 33ff 	mov.w	r3, #4294967295
 80005e2:	2201      	movs	r2, #1
 80005e4:	4907      	ldr	r1, [pc, #28]	; (8000604 <HAL_UART_RxCpltCallback+0x78>)
 80005e6:	480c      	ldr	r0, [pc, #48]	; (8000618 <HAL_UART_RxCpltCallback+0x8c>)
 80005e8:	f002 f845 	bl	8002676 <HAL_UART_Transmit>
    }
    HAL_UART_Receive_IT(&huart6, &rx_data, 1);
 80005ec:	2201      	movs	r2, #1
 80005ee:	4905      	ldr	r1, [pc, #20]	; (8000604 <HAL_UART_RxCpltCallback+0x78>)
 80005f0:	4809      	ldr	r0, [pc, #36]	; (8000618 <HAL_UART_RxCpltCallback+0x8c>)
 80005f2:	f002 f8d2 	bl	800279a <HAL_UART_Receive_IT>
  }
}
 80005f6:	bf00      	nop
 80005f8:	3708      	adds	r7, #8
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40011400 	.word	0x40011400
 8000604:	20000188 	.word	0x20000188
 8000608:	20000184 	.word	0x20000184
 800060c:	20000104 	.word	0x20000104
 8000610:	20000189 	.word	0x20000189
 8000614:	080049c8 	.word	0x080049c8
 8000618:	200000c0 	.word	0x200000c0

0800061c <handle_setup_mode>:

void handle_setup_mode(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b0ae      	sub	sp, #184	; 0xb8
 8000620:	af00      	add	r7, sp, #0
  char response[BUFFER_SIZE];
  int inlet_pwm, zone1_pwm, zone2_pwm, zone3_pwm;
  int current_time, inlet_start, inlet_stop, zone1_start, zone1_stop, zone2_start, zone2_stop, zone3_start, zone3_stop;

  snprintf(response, BUFFER_SIZE, "SETUP MODE\r\n");
 8000622:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000626:	4a47      	ldr	r2, [pc, #284]	; (8000744 <handle_setup_mode+0x128>)
 8000628:	2180      	movs	r1, #128	; 0x80
 800062a:	4618      	mov	r0, r3
 800062c:	f003 f84e 	bl	80036cc <sniprintf>
  HAL_UART_Transmit(&huart6, (uint8_t *)response, strlen(response), HAL_MAX_DELAY);
 8000630:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000634:	4618      	mov	r0, r3
 8000636:	f7ff fdd3 	bl	80001e0 <strlen>
 800063a:	4603      	mov	r3, r0
 800063c:	b29a      	uxth	r2, r3
 800063e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8000642:	f04f 33ff 	mov.w	r3, #4294967295
 8000646:	4840      	ldr	r0, [pc, #256]	; (8000748 <handle_setup_mode+0x12c>)
 8000648:	f002 f815 	bl	8002676 <HAL_UART_Transmit>
  snprintf(response, BUFFER_SIZE, "0 - MANUAL, 1 - 60% PWM, 2 - 80% PWM, 3 - 99% PWM\r\n");
 800064c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000650:	4a3e      	ldr	r2, [pc, #248]	; (800074c <handle_setup_mode+0x130>)
 8000652:	2180      	movs	r1, #128	; 0x80
 8000654:	4618      	mov	r0, r3
 8000656:	f003 f839 	bl	80036cc <sniprintf>
    HAL_UART_Transmit(&huart6, (uint8_t *)response, strlen(response), HAL_MAX_DELAY);
 800065a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800065e:	4618      	mov	r0, r3
 8000660:	f7ff fdbe 	bl	80001e0 <strlen>
 8000664:	4603      	mov	r3, r0
 8000666:	b29a      	uxth	r2, r3
 8000668:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800066c:	f04f 33ff 	mov.w	r3, #4294967295
 8000670:	4835      	ldr	r0, [pc, #212]	; (8000748 <handle_setup_mode+0x12c>)
 8000672:	f002 f800 	bl	8002676 <HAL_UART_Transmit>

  	prompt_and_receive("Enter Inlet Motor Speed PWM (0-3): ", &inlet_pwm);
 8000676:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800067a:	4619      	mov	r1, r3
 800067c:	4834      	ldr	r0, [pc, #208]	; (8000750 <handle_setup_mode+0x134>)
 800067e:	f000 f883 	bl	8000788 <prompt_and_receive>
	prompt_and_receive("Enter Zone 1 Motor Speed PWM (0-3): ", &zone1_pwm);
 8000682:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000686:	4619      	mov	r1, r3
 8000688:	4832      	ldr	r0, [pc, #200]	; (8000754 <handle_setup_mode+0x138>)
 800068a:	f000 f87d 	bl	8000788 <prompt_and_receive>
	prompt_and_receive("Enter Zone 2 Motor Speed PWM (0-3): ", &zone2_pwm);
 800068e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000692:	4619      	mov	r1, r3
 8000694:	4830      	ldr	r0, [pc, #192]	; (8000758 <handle_setup_mode+0x13c>)
 8000696:	f000 f877 	bl	8000788 <prompt_and_receive>
	prompt_and_receive("Enter Zone 3 Motor Speed PWM (0-3): ", &zone3_pwm);
 800069a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800069e:	4619      	mov	r1, r3
 80006a0:	482e      	ldr	r0, [pc, #184]	; (800075c <handle_setup_mode+0x140>)
 80006a2:	f000 f871 	bl	8000788 <prompt_and_receive>

	snprintf(response, BUFFER_SIZE, "\n0 - 12AM, 1 - 1AM, ... , 22 - 10PM, 23 - 11PM\r\n");
 80006a6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80006aa:	4a2d      	ldr	r2, [pc, #180]	; (8000760 <handle_setup_mode+0x144>)
 80006ac:	2180      	movs	r1, #128	; 0x80
 80006ae:	4618      	mov	r0, r3
 80006b0:	f003 f80c 	bl	80036cc <sniprintf>
	    HAL_UART_Transmit(&huart6, (uint8_t *)response, strlen(response), HAL_MAX_DELAY);
 80006b4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80006b8:	4618      	mov	r0, r3
 80006ba:	f7ff fd91 	bl	80001e0 <strlen>
 80006be:	4603      	mov	r3, r0
 80006c0:	b29a      	uxth	r2, r3
 80006c2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80006c6:	f04f 33ff 	mov.w	r3, #4294967295
 80006ca:	481f      	ldr	r0, [pc, #124]	; (8000748 <handle_setup_mode+0x12c>)
 80006cc:	f001 ffd3 	bl	8002676 <HAL_UART_Transmit>
	prompt_and_receive("Enter Current Wall Clock Time (00-23): ", &current_time);
 80006d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006d4:	4619      	mov	r1, r3
 80006d6:	4823      	ldr	r0, [pc, #140]	; (8000764 <handle_setup_mode+0x148>)
 80006d8:	f000 f856 	bl	8000788 <prompt_and_receive>
	prompt_and_receive("Enter Inlet Wall Clock Start Time (00-23): ", &inlet_start);
 80006dc:	f107 0320 	add.w	r3, r7, #32
 80006e0:	4619      	mov	r1, r3
 80006e2:	4821      	ldr	r0, [pc, #132]	; (8000768 <handle_setup_mode+0x14c>)
 80006e4:	f000 f850 	bl	8000788 <prompt_and_receive>
	prompt_and_receive("Enter Inlet Wall Clock Stop Time (00-23): ", &inlet_stop);
 80006e8:	f107 031c 	add.w	r3, r7, #28
 80006ec:	4619      	mov	r1, r3
 80006ee:	481f      	ldr	r0, [pc, #124]	; (800076c <handle_setup_mode+0x150>)
 80006f0:	f000 f84a 	bl	8000788 <prompt_and_receive>
	prompt_and_receive("Enter Zone 1 Wall Clock Start Time (00-23): ", &zone1_start);
 80006f4:	f107 0318 	add.w	r3, r7, #24
 80006f8:	4619      	mov	r1, r3
 80006fa:	481d      	ldr	r0, [pc, #116]	; (8000770 <handle_setup_mode+0x154>)
 80006fc:	f000 f844 	bl	8000788 <prompt_and_receive>
	prompt_and_receive("Enter Zone 1 Wall Clock Stop Time (00-23): ", &zone1_stop);
 8000700:	f107 0314 	add.w	r3, r7, #20
 8000704:	4619      	mov	r1, r3
 8000706:	481b      	ldr	r0, [pc, #108]	; (8000774 <handle_setup_mode+0x158>)
 8000708:	f000 f83e 	bl	8000788 <prompt_and_receive>
	prompt_and_receive("Enter Zone 2 Wall Clock Start Time (00-23): ", &zone2_start);
 800070c:	f107 0310 	add.w	r3, r7, #16
 8000710:	4619      	mov	r1, r3
 8000712:	4819      	ldr	r0, [pc, #100]	; (8000778 <handle_setup_mode+0x15c>)
 8000714:	f000 f838 	bl	8000788 <prompt_and_receive>
	prompt_and_receive("Enter Zone 2 Wall Clock Stop Time (00-23): ", &zone2_stop);
 8000718:	f107 030c 	add.w	r3, r7, #12
 800071c:	4619      	mov	r1, r3
 800071e:	4817      	ldr	r0, [pc, #92]	; (800077c <handle_setup_mode+0x160>)
 8000720:	f000 f832 	bl	8000788 <prompt_and_receive>
	prompt_and_receive("Enter Zone 3 Wall Clock Start Time (00-23): ", &zone3_start);
 8000724:	f107 0308 	add.w	r3, r7, #8
 8000728:	4619      	mov	r1, r3
 800072a:	4815      	ldr	r0, [pc, #84]	; (8000780 <handle_setup_mode+0x164>)
 800072c:	f000 f82c 	bl	8000788 <prompt_and_receive>
	prompt_and_receive("Enter Zone 3 Wall Clock Stop Time (00-23): ", &zone3_stop);
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	4619      	mov	r1, r3
 8000734:	4813      	ldr	r0, [pc, #76]	; (8000784 <handle_setup_mode+0x168>)
 8000736:	f000 f827 	bl	8000788 <prompt_and_receive>

//  snprintf(response, BUFFER_SIZE, "Configuration Completed:\r\nInlet PWM: %d\r\nZone 1 PWM: %d\r\nZone 2 PWM: %d\r\nZone 3 PWM: %d\r\nCurrent Time: %d\r\nInlet Start: %d\r\nInlet Stop: %d\r\nZone 1 Start: %d\r\nZone 1 Stop: %d\r\nZone 2 Start: %d\r\nZone 2 Stop: %d\r\nZone 3 Start: %d\r\nZone 3 Stop: %d\r\n",
//           inlet_pwm, zone1_pwm, zone2_pwm, zone3_pwm, current_time, inlet_start, inlet_stop, zone1_start, zone1_stop, zone2_start, zone2_stop, zone3_start, zone3_stop);
//  HAL_UART_Transmit(&huart6, (uint8_t *)response, strlen(response), HAL_MAX_DELAY);
}
 800073a:	bf00      	nop
 800073c:	37b8      	adds	r7, #184	; 0xb8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	080049cc 	.word	0x080049cc
 8000748:	200000c0 	.word	0x200000c0
 800074c:	080049dc 	.word	0x080049dc
 8000750:	08004a10 	.word	0x08004a10
 8000754:	08004a34 	.word	0x08004a34
 8000758:	08004a5c 	.word	0x08004a5c
 800075c:	08004a84 	.word	0x08004a84
 8000760:	08004aac 	.word	0x08004aac
 8000764:	08004ae0 	.word	0x08004ae0
 8000768:	08004b08 	.word	0x08004b08
 800076c:	08004b34 	.word	0x08004b34
 8000770:	08004b60 	.word	0x08004b60
 8000774:	08004b90 	.word	0x08004b90
 8000778:	08004bbc 	.word	0x08004bbc
 800077c:	08004bec 	.word	0x08004bec
 8000780:	08004c18 	.word	0x08004c18
 8000784:	08004c48 	.word	0x08004c48

08000788 <prompt_and_receive>:

void prompt_and_receive(const char *prompt, int *value)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b0a2      	sub	sp, #136	; 0x88
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
 8000790:	6039      	str	r1, [r7, #0]
  char response[BUFFER_SIZE];

  HAL_UART_Transmit(&huart6, (uint8_t *)prompt, strlen(prompt), HAL_MAX_DELAY);
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	f7ff fd24 	bl	80001e0 <strlen>
 8000798:	4603      	mov	r3, r0
 800079a:	b29a      	uxth	r2, r3
 800079c:	f04f 33ff 	mov.w	r3, #4294967295
 80007a0:	6879      	ldr	r1, [r7, #4]
 80007a2:	480a      	ldr	r0, [pc, #40]	; (80007cc <prompt_and_receive+0x44>)
 80007a4:	f001 ff67 	bl	8002676 <HAL_UART_Transmit>
  rcv_intpt_flag = 0;
 80007a8:	4b09      	ldr	r3, [pc, #36]	; (80007d0 <prompt_and_receive+0x48>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	701a      	strb	r2, [r3, #0]
  while (!rcv_intpt_flag); // Wait for input
 80007ae:	bf00      	nop
 80007b0:	4b07      	ldr	r3, [pc, #28]	; (80007d0 <prompt_and_receive+0x48>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	b2db      	uxtb	r3, r3
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d0fa      	beq.n	80007b0 <prompt_and_receive+0x28>
  sscanf(buffer, "%d", value);
 80007ba:	683a      	ldr	r2, [r7, #0]
 80007bc:	4905      	ldr	r1, [pc, #20]	; (80007d4 <prompt_and_receive+0x4c>)
 80007be:	4806      	ldr	r0, [pc, #24]	; (80007d8 <prompt_and_receive+0x50>)
 80007c0:	f002 ffb8 	bl	8003734 <siscanf>
//  snprintf(response, BUFFER_SIZE, "Received: %d\r\n", *value);
//  HAL_UART_Transmit(&huart6, (uint8_t *)response, strlen(response), HAL_MAX_DELAY);
}
 80007c4:	bf00      	nop
 80007c6:	3788      	adds	r7, #136	; 0x88
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	200000c0 	.word	0x200000c0
 80007d0:	20000189 	.word	0x20000189
 80007d4:	08004c74 	.word	0x08004c74
 80007d8:	20000104 	.word	0x20000104

080007dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e2:	f000 fb23 	bl	8000e2c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007e6:	f000 f829 	bl	800083c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ea:	f000 f915 	bl	8000a18 <MX_GPIO_Init>
  MX_USART6_UART_Init();
 80007ee:	f000 f8e9 	bl	80009c4 <MX_USART6_UART_Init>
  MX_TIM3_Init();
 80007f2:	f000 f883 	bl	80008fc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // Turn off the green LED (PA5) at startup
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80007f6:	2200      	movs	r2, #0
 80007f8:	2120      	movs	r1, #32
 80007fa:	480c      	ldr	r0, [pc, #48]	; (800082c <main+0x50>)
 80007fc:	f000 feb0 	bl	8001560 <HAL_GPIO_WritePin>

  // clear the terminal
  const char clear_screen[] = "\x1b[2J\x1b[H";
 8000800:	4a0b      	ldr	r2, [pc, #44]	; (8000830 <main+0x54>)
 8000802:	463b      	mov	r3, r7
 8000804:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000808:	e883 0003 	stmia.w	r3, {r0, r1}
  HAL_UART_Transmit(&huart6, (uint8_t *)clear_screen, strlen(clear_screen), HAL_MAX_DELAY);
 800080c:	4639      	mov	r1, r7
 800080e:	f04f 33ff 	mov.w	r3, #4294967295
 8000812:	2207      	movs	r2, #7
 8000814:	4807      	ldr	r0, [pc, #28]	; (8000834 <main+0x58>)
 8000816:	f001 ff2e 	bl	8002676 <HAL_UART_Transmit>

  // Start receiving data via interrupt
  HAL_UART_Receive_IT(&huart6, &rx_data, 1);
 800081a:	2201      	movs	r2, #1
 800081c:	4906      	ldr	r1, [pc, #24]	; (8000838 <main+0x5c>)
 800081e:	4805      	ldr	r0, [pc, #20]	; (8000834 <main+0x58>)
 8000820:	f001 ffbb 	bl	800279a <HAL_UART_Receive_IT>

  // Indicate entering setup mode
  handle_setup_mode();
 8000824:	f7ff fefa 	bl	800061c <handle_setup_mode>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000828:	e7fe      	b.n	8000828 <main+0x4c>
 800082a:	bf00      	nop
 800082c:	40020000 	.word	0x40020000
 8000830:	08004c78 	.word	0x08004c78
 8000834:	200000c0 	.word	0x200000c0
 8000838:	20000188 	.word	0x20000188

0800083c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b094      	sub	sp, #80	; 0x50
 8000840:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000842:	f107 0320 	add.w	r3, r7, #32
 8000846:	2230      	movs	r2, #48	; 0x30
 8000848:	2100      	movs	r1, #0
 800084a:	4618      	mov	r0, r3
 800084c:	f002 ffa0 	bl	8003790 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000850:	f107 030c 	add.w	r3, r7, #12
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
 8000858:	605a      	str	r2, [r3, #4]
 800085a:	609a      	str	r2, [r3, #8]
 800085c:	60da      	str	r2, [r3, #12]
 800085e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000860:	2300      	movs	r3, #0
 8000862:	60bb      	str	r3, [r7, #8]
 8000864:	4b23      	ldr	r3, [pc, #140]	; (80008f4 <SystemClock_Config+0xb8>)
 8000866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000868:	4a22      	ldr	r2, [pc, #136]	; (80008f4 <SystemClock_Config+0xb8>)
 800086a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800086e:	6413      	str	r3, [r2, #64]	; 0x40
 8000870:	4b20      	ldr	r3, [pc, #128]	; (80008f4 <SystemClock_Config+0xb8>)
 8000872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000878:	60bb      	str	r3, [r7, #8]
 800087a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800087c:	2300      	movs	r3, #0
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	4b1d      	ldr	r3, [pc, #116]	; (80008f8 <SystemClock_Config+0xbc>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000888:	4a1b      	ldr	r2, [pc, #108]	; (80008f8 <SystemClock_Config+0xbc>)
 800088a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800088e:	6013      	str	r3, [r2, #0]
 8000890:	4b19      	ldr	r3, [pc, #100]	; (80008f8 <SystemClock_Config+0xbc>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800089c:	2302      	movs	r3, #2
 800089e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008a0:	2301      	movs	r3, #1
 80008a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008a4:	2310      	movs	r3, #16
 80008a6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008a8:	2300      	movs	r3, #0
 80008aa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ac:	f107 0320 	add.w	r3, r7, #32
 80008b0:	4618      	mov	r0, r3
 80008b2:	f000 fe6f 	bl	8001594 <HAL_RCC_OscConfig>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b00      	cmp	r3, #0
 80008ba:	d001      	beq.n	80008c0 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80008bc:	f000 f936 	bl	8000b2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008c0:	230f      	movs	r3, #15
 80008c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008c4:	2300      	movs	r3, #0
 80008c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c8:	2300      	movs	r3, #0
 80008ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008d0:	2300      	movs	r3, #0
 80008d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008d4:	f107 030c 	add.w	r3, r7, #12
 80008d8:	2100      	movs	r1, #0
 80008da:	4618      	mov	r0, r3
 80008dc:	f001 f8d2 	bl	8001a84 <HAL_RCC_ClockConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <SystemClock_Config+0xae>
  {
    Error_Handler();
 80008e6:	f000 f921 	bl	8000b2c <Error_Handler>
  }
}
 80008ea:	bf00      	nop
 80008ec:	3750      	adds	r7, #80	; 0x50
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40007000 	.word	0x40007000

080008fc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08a      	sub	sp, #40	; 0x28
 8000900:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000902:	f107 0320 	add.w	r3, r7, #32
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	2200      	movs	r2, #0
 8000910:	601a      	str	r2, [r3, #0]
 8000912:	605a      	str	r2, [r3, #4]
 8000914:	609a      	str	r2, [r3, #8]
 8000916:	60da      	str	r2, [r3, #12]
 8000918:	611a      	str	r2, [r3, #16]
 800091a:	615a      	str	r2, [r3, #20]
 800091c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800091e:	4b27      	ldr	r3, [pc, #156]	; (80009bc <MX_TIM3_Init+0xc0>)
 8000920:	4a27      	ldr	r2, [pc, #156]	; (80009c0 <MX_TIM3_Init+0xc4>)
 8000922:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16-1;
 8000924:	4b25      	ldr	r3, [pc, #148]	; (80009bc <MX_TIM3_Init+0xc0>)
 8000926:	220f      	movs	r2, #15
 8000928:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800092a:	4b24      	ldr	r3, [pc, #144]	; (80009bc <MX_TIM3_Init+0xc0>)
 800092c:	2200      	movs	r2, #0
 800092e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000930:	4b22      	ldr	r3, [pc, #136]	; (80009bc <MX_TIM3_Init+0xc0>)
 8000932:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000936:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000938:	4b20      	ldr	r3, [pc, #128]	; (80009bc <MX_TIM3_Init+0xc0>)
 800093a:	2200      	movs	r2, #0
 800093c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800093e:	4b1f      	ldr	r3, [pc, #124]	; (80009bc <MX_TIM3_Init+0xc0>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000944:	481d      	ldr	r0, [pc, #116]	; (80009bc <MX_TIM3_Init+0xc0>)
 8000946:	f001 fabd 	bl	8001ec4 <HAL_TIM_PWM_Init>
 800094a:	4603      	mov	r3, r0
 800094c:	2b00      	cmp	r3, #0
 800094e:	d001      	beq.n	8000954 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000950:	f000 f8ec 	bl	8000b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000954:	2300      	movs	r3, #0
 8000956:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000958:	2300      	movs	r3, #0
 800095a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800095c:	f107 0320 	add.w	r3, r7, #32
 8000960:	4619      	mov	r1, r3
 8000962:	4816      	ldr	r0, [pc, #88]	; (80009bc <MX_TIM3_Init+0xc0>)
 8000964:	f001 fdcc 	bl	8002500 <HAL_TIMEx_MasterConfigSynchronization>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800096e:	f000 f8dd 	bl	8000b2c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000972:	2360      	movs	r3, #96	; 0x60
 8000974:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000976:	2300      	movs	r3, #0
 8000978:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800097a:	2300      	movs	r3, #0
 800097c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800097e:	2300      	movs	r3, #0
 8000980:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000982:	1d3b      	adds	r3, r7, #4
 8000984:	2200      	movs	r2, #0
 8000986:	4619      	mov	r1, r3
 8000988:	480c      	ldr	r0, [pc, #48]	; (80009bc <MX_TIM3_Init+0xc0>)
 800098a:	f001 faeb 	bl	8001f64 <HAL_TIM_PWM_ConfigChannel>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000994:	f000 f8ca 	bl	8000b2c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000998:	1d3b      	adds	r3, r7, #4
 800099a:	2204      	movs	r2, #4
 800099c:	4619      	mov	r1, r3
 800099e:	4807      	ldr	r0, [pc, #28]	; (80009bc <MX_TIM3_Init+0xc0>)
 80009a0:	f001 fae0 	bl	8001f64 <HAL_TIM_PWM_ConfigChannel>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80009aa:	f000 f8bf 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80009ae:	4803      	ldr	r0, [pc, #12]	; (80009bc <MX_TIM3_Init+0xc0>)
 80009b0:	f000 f90c 	bl	8000bcc <HAL_TIM_MspPostInit>

}
 80009b4:	bf00      	nop
 80009b6:	3728      	adds	r7, #40	; 0x28
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	20000078 	.word	0x20000078
 80009c0:	40000400 	.word	0x40000400

080009c4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80009c8:	4b11      	ldr	r3, [pc, #68]	; (8000a10 <MX_USART6_UART_Init+0x4c>)
 80009ca:	4a12      	ldr	r2, [pc, #72]	; (8000a14 <MX_USART6_UART_Init+0x50>)
 80009cc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80009ce:	4b10      	ldr	r3, [pc, #64]	; (8000a10 <MX_USART6_UART_Init+0x4c>)
 80009d0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80009d4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80009d6:	4b0e      	ldr	r3, [pc, #56]	; (8000a10 <MX_USART6_UART_Init+0x4c>)
 80009d8:	2200      	movs	r2, #0
 80009da:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80009dc:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <MX_USART6_UART_Init+0x4c>)
 80009de:	2200      	movs	r2, #0
 80009e0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80009e2:	4b0b      	ldr	r3, [pc, #44]	; (8000a10 <MX_USART6_UART_Init+0x4c>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80009e8:	4b09      	ldr	r3, [pc, #36]	; (8000a10 <MX_USART6_UART_Init+0x4c>)
 80009ea:	220c      	movs	r2, #12
 80009ec:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ee:	4b08      	ldr	r3, [pc, #32]	; (8000a10 <MX_USART6_UART_Init+0x4c>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80009f4:	4b06      	ldr	r3, [pc, #24]	; (8000a10 <MX_USART6_UART_Init+0x4c>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80009fa:	4805      	ldr	r0, [pc, #20]	; (8000a10 <MX_USART6_UART_Init+0x4c>)
 80009fc:	f001 fdee 	bl	80025dc <HAL_UART_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000a06:	f000 f891 	bl	8000b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	200000c0 	.word	0x200000c0
 8000a14:	40011400 	.word	0x40011400

08000a18 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b08a      	sub	sp, #40	; 0x28
 8000a1c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1e:	f107 0314 	add.w	r3, r7, #20
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	60da      	str	r2, [r3, #12]
 8000a2c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	613b      	str	r3, [r7, #16]
 8000a32:	4b3b      	ldr	r3, [pc, #236]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	4a3a      	ldr	r2, [pc, #232]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a38:	f043 0304 	orr.w	r3, r3, #4
 8000a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3e:	4b38      	ldr	r3, [pc, #224]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	f003 0304 	and.w	r3, r3, #4
 8000a46:	613b      	str	r3, [r7, #16]
 8000a48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	4b34      	ldr	r3, [pc, #208]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	4a33      	ldr	r2, [pc, #204]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a58:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5a:	4b31      	ldr	r3, [pc, #196]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	60bb      	str	r3, [r7, #8]
 8000a6a:	4b2d      	ldr	r3, [pc, #180]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	4a2c      	ldr	r2, [pc, #176]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a70:	f043 0301 	orr.w	r3, r3, #1
 8000a74:	6313      	str	r3, [r2, #48]	; 0x30
 8000a76:	4b2a      	ldr	r3, [pc, #168]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	f003 0301 	and.w	r3, r3, #1
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	607b      	str	r3, [r7, #4]
 8000a86:	4b26      	ldr	r3, [pc, #152]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	4a25      	ldr	r2, [pc, #148]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a8c:	f043 0302 	orr.w	r3, r3, #2
 8000a90:	6313      	str	r3, [r2, #48]	; 0x30
 8000a92:	4b23      	ldr	r3, [pc, #140]	; (8000b20 <MX_GPIO_Init+0x108>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	f003 0302 	and.w	r3, r3, #2
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2120      	movs	r1, #32
 8000aa2:	4820      	ldr	r0, [pc, #128]	; (8000b24 <MX_GPIO_Init+0x10c>)
 8000aa4:	f000 fd5c 	bl	8001560 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aa8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000aac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000aae:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000ab2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	4619      	mov	r1, r3
 8000abe:	481a      	ldr	r0, [pc, #104]	; (8000b28 <MX_GPIO_Init+0x110>)
 8000ac0:	f000 fbca 	bl	8001258 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ac4:	2302      	movs	r3, #2
 8000ac6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ac8:	2303      	movs	r3, #3
 8000aca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ad0:	f107 0314 	add.w	r3, r7, #20
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	4813      	ldr	r0, [pc, #76]	; (8000b24 <MX_GPIO_Init+0x10c>)
 8000ad8:	f000 fbbe 	bl	8001258 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000adc:	230c      	movs	r3, #12
 8000ade:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aec:	2307      	movs	r3, #7
 8000aee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000af0:	f107 0314 	add.w	r3, r7, #20
 8000af4:	4619      	mov	r1, r3
 8000af6:	480b      	ldr	r0, [pc, #44]	; (8000b24 <MX_GPIO_Init+0x10c>)
 8000af8:	f000 fbae 	bl	8001258 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000afc:	2320      	movs	r3, #32
 8000afe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b00:	2301      	movs	r3, #1
 8000b02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b04:	2300      	movs	r3, #0
 8000b06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	4619      	mov	r1, r3
 8000b12:	4804      	ldr	r0, [pc, #16]	; (8000b24 <MX_GPIO_Init+0x10c>)
 8000b14:	f000 fba0 	bl	8001258 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b18:	bf00      	nop
 8000b1a:	3728      	adds	r7, #40	; 0x28
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	40023800 	.word	0x40023800
 8000b24:	40020000 	.word	0x40020000
 8000b28:	40020800 	.word	0x40020800

08000b2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b30:	b672      	cpsid	i
}
 8000b32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b34:	e7fe      	b.n	8000b34 <Error_Handler+0x8>
	...

08000b38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b3e:	2300      	movs	r3, #0
 8000b40:	607b      	str	r3, [r7, #4]
 8000b42:	4b10      	ldr	r3, [pc, #64]	; (8000b84 <HAL_MspInit+0x4c>)
 8000b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b46:	4a0f      	ldr	r2, [pc, #60]	; (8000b84 <HAL_MspInit+0x4c>)
 8000b48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b4c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b4e:	4b0d      	ldr	r3, [pc, #52]	; (8000b84 <HAL_MspInit+0x4c>)
 8000b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	603b      	str	r3, [r7, #0]
 8000b5e:	4b09      	ldr	r3, [pc, #36]	; (8000b84 <HAL_MspInit+0x4c>)
 8000b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b62:	4a08      	ldr	r2, [pc, #32]	; (8000b84 <HAL_MspInit+0x4c>)
 8000b64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b68:	6413      	str	r3, [r2, #64]	; 0x40
 8000b6a:	4b06      	ldr	r3, [pc, #24]	; (8000b84 <HAL_MspInit+0x4c>)
 8000b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b72:	603b      	str	r3, [r7, #0]
 8000b74:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b76:	2007      	movs	r0, #7
 8000b78:	f000 fa9a 	bl	80010b0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b7c:	bf00      	nop
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40023800 	.word	0x40023800

08000b88 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	b085      	sub	sp, #20
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a0b      	ldr	r2, [pc, #44]	; (8000bc4 <HAL_TIM_PWM_MspInit+0x3c>)
 8000b96:	4293      	cmp	r3, r2
 8000b98:	d10d      	bne.n	8000bb6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	60fb      	str	r3, [r7, #12]
 8000b9e:	4b0a      	ldr	r3, [pc, #40]	; (8000bc8 <HAL_TIM_PWM_MspInit+0x40>)
 8000ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ba2:	4a09      	ldr	r2, [pc, #36]	; (8000bc8 <HAL_TIM_PWM_MspInit+0x40>)
 8000ba4:	f043 0302 	orr.w	r3, r3, #2
 8000ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8000baa:	4b07      	ldr	r3, [pc, #28]	; (8000bc8 <HAL_TIM_PWM_MspInit+0x40>)
 8000bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bae:	f003 0302 	and.w	r3, r3, #2
 8000bb2:	60fb      	str	r3, [r7, #12]
 8000bb4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000bb6:	bf00      	nop
 8000bb8:	3714      	adds	r7, #20
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	40000400 	.word	0x40000400
 8000bc8:	40023800 	.word	0x40023800

08000bcc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b088      	sub	sp, #32
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd4:	f107 030c 	add.w	r3, r7, #12
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	605a      	str	r2, [r3, #4]
 8000bde:	609a      	str	r2, [r3, #8]
 8000be0:	60da      	str	r2, [r3, #12]
 8000be2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a12      	ldr	r2, [pc, #72]	; (8000c34 <HAL_TIM_MspPostInit+0x68>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d11d      	bne.n	8000c2a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bee:	2300      	movs	r3, #0
 8000bf0:	60bb      	str	r3, [r7, #8]
 8000bf2:	4b11      	ldr	r3, [pc, #68]	; (8000c38 <HAL_TIM_MspPostInit+0x6c>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	4a10      	ldr	r2, [pc, #64]	; (8000c38 <HAL_TIM_MspPostInit+0x6c>)
 8000bf8:	f043 0301 	orr.w	r3, r3, #1
 8000bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8000bfe:	4b0e      	ldr	r3, [pc, #56]	; (8000c38 <HAL_TIM_MspPostInit+0x6c>)
 8000c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c02:	f003 0301 	and.w	r3, r3, #1
 8000c06:	60bb      	str	r3, [r7, #8]
 8000c08:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c0a:	23c0      	movs	r3, #192	; 0xc0
 8000c0c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0e:	2302      	movs	r3, #2
 8000c10:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c12:	2300      	movs	r3, #0
 8000c14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c16:	2300      	movs	r3, #0
 8000c18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c1e:	f107 030c 	add.w	r3, r7, #12
 8000c22:	4619      	mov	r1, r3
 8000c24:	4805      	ldr	r0, [pc, #20]	; (8000c3c <HAL_TIM_MspPostInit+0x70>)
 8000c26:	f000 fb17 	bl	8001258 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000c2a:	bf00      	nop
 8000c2c:	3720      	adds	r7, #32
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40000400 	.word	0x40000400
 8000c38:	40023800 	.word	0x40023800
 8000c3c:	40020000 	.word	0x40020000

08000c40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08a      	sub	sp, #40	; 0x28
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c48:	f107 0314 	add.w	r3, r7, #20
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
 8000c50:	605a      	str	r2, [r3, #4]
 8000c52:	609a      	str	r2, [r3, #8]
 8000c54:	60da      	str	r2, [r3, #12]
 8000c56:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a1d      	ldr	r2, [pc, #116]	; (8000cd4 <HAL_UART_MspInit+0x94>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d133      	bne.n	8000cca <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	613b      	str	r3, [r7, #16]
 8000c66:	4b1c      	ldr	r3, [pc, #112]	; (8000cd8 <HAL_UART_MspInit+0x98>)
 8000c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c6a:	4a1b      	ldr	r2, [pc, #108]	; (8000cd8 <HAL_UART_MspInit+0x98>)
 8000c6c:	f043 0320 	orr.w	r3, r3, #32
 8000c70:	6453      	str	r3, [r2, #68]	; 0x44
 8000c72:	4b19      	ldr	r3, [pc, #100]	; (8000cd8 <HAL_UART_MspInit+0x98>)
 8000c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c76:	f003 0320 	and.w	r3, r3, #32
 8000c7a:	613b      	str	r3, [r7, #16]
 8000c7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c7e:	2300      	movs	r3, #0
 8000c80:	60fb      	str	r3, [r7, #12]
 8000c82:	4b15      	ldr	r3, [pc, #84]	; (8000cd8 <HAL_UART_MspInit+0x98>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	4a14      	ldr	r2, [pc, #80]	; (8000cd8 <HAL_UART_MspInit+0x98>)
 8000c88:	f043 0304 	orr.w	r3, r3, #4
 8000c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8e:	4b12      	ldr	r3, [pc, #72]	; (8000cd8 <HAL_UART_MspInit+0x98>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	f003 0304 	and.w	r3, r3, #4
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c9a:	23c0      	movs	r3, #192	; 0xc0
 8000c9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c9e:	2302      	movs	r3, #2
 8000ca0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ca6:	2303      	movs	r3, #3
 8000ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8000caa:	2308      	movs	r3, #8
 8000cac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cae:	f107 0314 	add.w	r3, r7, #20
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	4809      	ldr	r0, [pc, #36]	; (8000cdc <HAL_UART_MspInit+0x9c>)
 8000cb6:	f000 facf 	bl	8001258 <HAL_GPIO_Init>

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	2047      	movs	r0, #71	; 0x47
 8000cc0:	f000 fa01 	bl	80010c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8000cc4:	2047      	movs	r0, #71	; 0x47
 8000cc6:	f000 fa1a 	bl	80010fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8000cca:	bf00      	nop
 8000ccc:	3728      	adds	r7, #40	; 0x28
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
 8000cd2:	bf00      	nop
 8000cd4:	40011400 	.word	0x40011400
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40020800 	.word	0x40020800

08000ce0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ce4:	e7fe      	b.n	8000ce4 <NMI_Handler+0x4>

08000ce6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cea:	e7fe      	b.n	8000cea <HardFault_Handler+0x4>

08000cec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cf0:	e7fe      	b.n	8000cf0 <MemManage_Handler+0x4>

08000cf2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cf6:	e7fe      	b.n	8000cf6 <BusFault_Handler+0x4>

08000cf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cfc:	e7fe      	b.n	8000cfc <UsageFault_Handler+0x4>

08000cfe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d2c:	f000 f8d0 	bl	8000ed0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d30:	bf00      	nop
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8000d38:	4802      	ldr	r0, [pc, #8]	; (8000d44 <USART6_IRQHandler+0x10>)
 8000d3a:	f001 fd5f 	bl	80027fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200000c0 	.word	0x200000c0

08000d48 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b086      	sub	sp, #24
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d50:	4a14      	ldr	r2, [pc, #80]	; (8000da4 <_sbrk+0x5c>)
 8000d52:	4b15      	ldr	r3, [pc, #84]	; (8000da8 <_sbrk+0x60>)
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d5c:	4b13      	ldr	r3, [pc, #76]	; (8000dac <_sbrk+0x64>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d102      	bne.n	8000d6a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d64:	4b11      	ldr	r3, [pc, #68]	; (8000dac <_sbrk+0x64>)
 8000d66:	4a12      	ldr	r2, [pc, #72]	; (8000db0 <_sbrk+0x68>)
 8000d68:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d6a:	4b10      	ldr	r3, [pc, #64]	; (8000dac <_sbrk+0x64>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4413      	add	r3, r2
 8000d72:	693a      	ldr	r2, [r7, #16]
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d207      	bcs.n	8000d88 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d78:	f002 fd12 	bl	80037a0 <__errno>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	220c      	movs	r2, #12
 8000d80:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d82:	f04f 33ff 	mov.w	r3, #4294967295
 8000d86:	e009      	b.n	8000d9c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d88:	4b08      	ldr	r3, [pc, #32]	; (8000dac <_sbrk+0x64>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d8e:	4b07      	ldr	r3, [pc, #28]	; (8000dac <_sbrk+0x64>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4413      	add	r3, r2
 8000d96:	4a05      	ldr	r2, [pc, #20]	; (8000dac <_sbrk+0x64>)
 8000d98:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d9a:	68fb      	ldr	r3, [r7, #12]
}
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	3718      	adds	r7, #24
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	20018000 	.word	0x20018000
 8000da8:	00000400 	.word	0x00000400
 8000dac:	2000018c 	.word	0x2000018c
 8000db0:	200002e0 	.word	0x200002e0

08000db4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000db4:	b480      	push	{r7}
 8000db6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000db8:	4b06      	ldr	r3, [pc, #24]	; (8000dd4 <SystemInit+0x20>)
 8000dba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dbe:	4a05      	ldr	r2, [pc, #20]	; (8000dd4 <SystemInit+0x20>)
 8000dc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dc4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000dd8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e10 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ddc:	480d      	ldr	r0, [pc, #52]	; (8000e14 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000dde:	490e      	ldr	r1, [pc, #56]	; (8000e18 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000de0:	4a0e      	ldr	r2, [pc, #56]	; (8000e1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de4:	e002      	b.n	8000dec <LoopCopyDataInit>

08000de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dea:	3304      	adds	r3, #4

08000dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df0:	d3f9      	bcc.n	8000de6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df2:	4a0b      	ldr	r2, [pc, #44]	; (8000e20 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000df4:	4c0b      	ldr	r4, [pc, #44]	; (8000e24 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df8:	e001      	b.n	8000dfe <LoopFillZerobss>

08000dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dfc:	3204      	adds	r2, #4

08000dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e00:	d3fb      	bcc.n	8000dfa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e02:	f7ff ffd7 	bl	8000db4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e06:	f002 fcd1 	bl	80037ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e0a:	f7ff fce7 	bl	80007dc <main>
  bx  lr    
 8000e0e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000e10:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000e14:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e18:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e1c:	08004e04 	.word	0x08004e04
  ldr r2, =_sbss
 8000e20:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e24:	200002dc 	.word	0x200002dc

08000e28 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e28:	e7fe      	b.n	8000e28 <ADC_IRQHandler>
	...

08000e2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e30:	4b0e      	ldr	r3, [pc, #56]	; (8000e6c <HAL_Init+0x40>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a0d      	ldr	r2, [pc, #52]	; (8000e6c <HAL_Init+0x40>)
 8000e36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e3c:	4b0b      	ldr	r3, [pc, #44]	; (8000e6c <HAL_Init+0x40>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a0a      	ldr	r2, [pc, #40]	; (8000e6c <HAL_Init+0x40>)
 8000e42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e48:	4b08      	ldr	r3, [pc, #32]	; (8000e6c <HAL_Init+0x40>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a07      	ldr	r2, [pc, #28]	; (8000e6c <HAL_Init+0x40>)
 8000e4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e54:	2003      	movs	r0, #3
 8000e56:	f000 f92b 	bl	80010b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e5a:	2000      	movs	r0, #0
 8000e5c:	f000 f808 	bl	8000e70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e60:	f7ff fe6a 	bl	8000b38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e64:	2300      	movs	r3, #0
}
 8000e66:	4618      	mov	r0, r3
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	40023c00 	.word	0x40023c00

08000e70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b082      	sub	sp, #8
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e78:	4b12      	ldr	r3, [pc, #72]	; (8000ec4 <HAL_InitTick+0x54>)
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	4b12      	ldr	r3, [pc, #72]	; (8000ec8 <HAL_InitTick+0x58>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	4619      	mov	r1, r3
 8000e82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e86:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f000 f943 	bl	800111a <HAL_SYSTICK_Config>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e00e      	b.n	8000ebc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2b0f      	cmp	r3, #15
 8000ea2:	d80a      	bhi.n	8000eba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	6879      	ldr	r1, [r7, #4]
 8000ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8000eac:	f000 f90b 	bl	80010c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eb0:	4a06      	ldr	r2, [pc, #24]	; (8000ecc <HAL_InitTick+0x5c>)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	e000      	b.n	8000ebc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	20000000 	.word	0x20000000
 8000ec8:	20000008 	.word	0x20000008
 8000ecc:	20000004 	.word	0x20000004

08000ed0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ed4:	4b06      	ldr	r3, [pc, #24]	; (8000ef0 <HAL_IncTick+0x20>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	461a      	mov	r2, r3
 8000eda:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <HAL_IncTick+0x24>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4413      	add	r3, r2
 8000ee0:	4a04      	ldr	r2, [pc, #16]	; (8000ef4 <HAL_IncTick+0x24>)
 8000ee2:	6013      	str	r3, [r2, #0]
}
 8000ee4:	bf00      	nop
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	20000008 	.word	0x20000008
 8000ef4:	20000190 	.word	0x20000190

08000ef8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return uwTick;
 8000efc:	4b03      	ldr	r3, [pc, #12]	; (8000f0c <HAL_GetTick+0x14>)
 8000efe:	681b      	ldr	r3, [r3, #0]
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	20000190 	.word	0x20000190

08000f10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b085      	sub	sp, #20
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f003 0307 	and.w	r3, r3, #7
 8000f1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f20:	4b0c      	ldr	r3, [pc, #48]	; (8000f54 <__NVIC_SetPriorityGrouping+0x44>)
 8000f22:	68db      	ldr	r3, [r3, #12]
 8000f24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f26:	68ba      	ldr	r2, [r7, #8]
 8000f28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f34:	68bb      	ldr	r3, [r7, #8]
 8000f36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f42:	4a04      	ldr	r2, [pc, #16]	; (8000f54 <__NVIC_SetPriorityGrouping+0x44>)
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	60d3      	str	r3, [r2, #12]
}
 8000f48:	bf00      	nop
 8000f4a:	3714      	adds	r7, #20
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	e000ed00 	.word	0xe000ed00

08000f58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f5c:	4b04      	ldr	r3, [pc, #16]	; (8000f70 <__NVIC_GetPriorityGrouping+0x18>)
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	0a1b      	lsrs	r3, r3, #8
 8000f62:	f003 0307 	and.w	r3, r3, #7
}
 8000f66:	4618      	mov	r0, r3
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	e000ed00 	.word	0xe000ed00

08000f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	db0b      	blt.n	8000f9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f86:	79fb      	ldrb	r3, [r7, #7]
 8000f88:	f003 021f 	and.w	r2, r3, #31
 8000f8c:	4907      	ldr	r1, [pc, #28]	; (8000fac <__NVIC_EnableIRQ+0x38>)
 8000f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f92:	095b      	lsrs	r3, r3, #5
 8000f94:	2001      	movs	r0, #1
 8000f96:	fa00 f202 	lsl.w	r2, r0, r2
 8000f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	e000e100 	.word	0xe000e100

08000fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b083      	sub	sp, #12
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	6039      	str	r1, [r7, #0]
 8000fba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	db0a      	blt.n	8000fda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	490c      	ldr	r1, [pc, #48]	; (8000ffc <__NVIC_SetPriority+0x4c>)
 8000fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fce:	0112      	lsls	r2, r2, #4
 8000fd0:	b2d2      	uxtb	r2, r2
 8000fd2:	440b      	add	r3, r1
 8000fd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fd8:	e00a      	b.n	8000ff0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	b2da      	uxtb	r2, r3
 8000fde:	4908      	ldr	r1, [pc, #32]	; (8001000 <__NVIC_SetPriority+0x50>)
 8000fe0:	79fb      	ldrb	r3, [r7, #7]
 8000fe2:	f003 030f 	and.w	r3, r3, #15
 8000fe6:	3b04      	subs	r3, #4
 8000fe8:	0112      	lsls	r2, r2, #4
 8000fea:	b2d2      	uxtb	r2, r2
 8000fec:	440b      	add	r3, r1
 8000fee:	761a      	strb	r2, [r3, #24]
}
 8000ff0:	bf00      	nop
 8000ff2:	370c      	adds	r7, #12
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffa:	4770      	bx	lr
 8000ffc:	e000e100 	.word	0xe000e100
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001004:	b480      	push	{r7}
 8001006:	b089      	sub	sp, #36	; 0x24
 8001008:	af00      	add	r7, sp, #0
 800100a:	60f8      	str	r0, [r7, #12]
 800100c:	60b9      	str	r1, [r7, #8]
 800100e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f003 0307 	and.w	r3, r3, #7
 8001016:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	f1c3 0307 	rsb	r3, r3, #7
 800101e:	2b04      	cmp	r3, #4
 8001020:	bf28      	it	cs
 8001022:	2304      	movcs	r3, #4
 8001024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001026:	69fb      	ldr	r3, [r7, #28]
 8001028:	3304      	adds	r3, #4
 800102a:	2b06      	cmp	r3, #6
 800102c:	d902      	bls.n	8001034 <NVIC_EncodePriority+0x30>
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	3b03      	subs	r3, #3
 8001032:	e000      	b.n	8001036 <NVIC_EncodePriority+0x32>
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001038:	f04f 32ff 	mov.w	r2, #4294967295
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	fa02 f303 	lsl.w	r3, r2, r3
 8001042:	43da      	mvns	r2, r3
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	401a      	ands	r2, r3
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800104c:	f04f 31ff 	mov.w	r1, #4294967295
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	fa01 f303 	lsl.w	r3, r1, r3
 8001056:	43d9      	mvns	r1, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800105c:	4313      	orrs	r3, r2
         );
}
 800105e:	4618      	mov	r0, r3
 8001060:	3724      	adds	r7, #36	; 0x24
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
	...

0800106c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	3b01      	subs	r3, #1
 8001078:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800107c:	d301      	bcc.n	8001082 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800107e:	2301      	movs	r3, #1
 8001080:	e00f      	b.n	80010a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001082:	4a0a      	ldr	r2, [pc, #40]	; (80010ac <SysTick_Config+0x40>)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	3b01      	subs	r3, #1
 8001088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800108a:	210f      	movs	r1, #15
 800108c:	f04f 30ff 	mov.w	r0, #4294967295
 8001090:	f7ff ff8e 	bl	8000fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001094:	4b05      	ldr	r3, [pc, #20]	; (80010ac <SysTick_Config+0x40>)
 8001096:	2200      	movs	r2, #0
 8001098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800109a:	4b04      	ldr	r3, [pc, #16]	; (80010ac <SysTick_Config+0x40>)
 800109c:	2207      	movs	r2, #7
 800109e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010a0:	2300      	movs	r3, #0
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	e000e010 	.word	0xe000e010

080010b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f7ff ff29 	bl	8000f10 <__NVIC_SetPriorityGrouping>
}
 80010be:	bf00      	nop
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b086      	sub	sp, #24
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	4603      	mov	r3, r0
 80010ce:	60b9      	str	r1, [r7, #8]
 80010d0:	607a      	str	r2, [r7, #4]
 80010d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010d8:	f7ff ff3e 	bl	8000f58 <__NVIC_GetPriorityGrouping>
 80010dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	68b9      	ldr	r1, [r7, #8]
 80010e2:	6978      	ldr	r0, [r7, #20]
 80010e4:	f7ff ff8e 	bl	8001004 <NVIC_EncodePriority>
 80010e8:	4602      	mov	r2, r0
 80010ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ee:	4611      	mov	r1, r2
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff ff5d 	bl	8000fb0 <__NVIC_SetPriority>
}
 80010f6:	bf00      	nop
 80010f8:	3718      	adds	r7, #24
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}

080010fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010fe:	b580      	push	{r7, lr}
 8001100:	b082      	sub	sp, #8
 8001102:	af00      	add	r7, sp, #0
 8001104:	4603      	mov	r3, r0
 8001106:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff ff31 	bl	8000f74 <__NVIC_EnableIRQ>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800111a:	b580      	push	{r7, lr}
 800111c:	b082      	sub	sp, #8
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001122:	6878      	ldr	r0, [r7, #4]
 8001124:	f7ff ffa2 	bl	800106c <SysTick_Config>
 8001128:	4603      	mov	r3, r0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3708      	adds	r7, #8
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}

08001132 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b084      	sub	sp, #16
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800113e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001140:	f7ff feda 	bl	8000ef8 <HAL_GetTick>
 8001144:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800114c:	b2db      	uxtb	r3, r3
 800114e:	2b02      	cmp	r3, #2
 8001150:	d008      	beq.n	8001164 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2280      	movs	r2, #128	; 0x80
 8001156:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2200      	movs	r2, #0
 800115c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001160:	2301      	movs	r3, #1
 8001162:	e052      	b.n	800120a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f022 0216 	bic.w	r2, r2, #22
 8001172:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	695a      	ldr	r2, [r3, #20]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001182:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001188:	2b00      	cmp	r3, #0
 800118a:	d103      	bne.n	8001194 <HAL_DMA_Abort+0x62>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001190:	2b00      	cmp	r3, #0
 8001192:	d007      	beq.n	80011a4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f022 0208 	bic.w	r2, r2, #8
 80011a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f022 0201 	bic.w	r2, r2, #1
 80011b2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011b4:	e013      	b.n	80011de <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80011b6:	f7ff fe9f 	bl	8000ef8 <HAL_GetTick>
 80011ba:	4602      	mov	r2, r0
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	1ad3      	subs	r3, r2, r3
 80011c0:	2b05      	cmp	r3, #5
 80011c2:	d90c      	bls.n	80011de <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2220      	movs	r2, #32
 80011c8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2203      	movs	r2, #3
 80011ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2200      	movs	r2, #0
 80011d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e015      	b.n	800120a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f003 0301 	and.w	r3, r3, #1
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d1e4      	bne.n	80011b6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80011f0:	223f      	movs	r2, #63	; 0x3f
 80011f2:	409a      	lsls	r2, r3
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2201      	movs	r2, #1
 80011fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001212:	b480      	push	{r7}
 8001214:	b083      	sub	sp, #12
 8001216:	af00      	add	r7, sp, #0
 8001218:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001220:	b2db      	uxtb	r3, r3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d004      	beq.n	8001230 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	2280      	movs	r2, #128	; 0x80
 800122a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	e00c      	b.n	800124a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	2205      	movs	r2, #5
 8001234:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f022 0201 	bic.w	r2, r2, #1
 8001246:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr
	...

08001258 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001258:	b480      	push	{r7}
 800125a:	b089      	sub	sp, #36	; 0x24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
 8001260:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001262:	2300      	movs	r3, #0
 8001264:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001266:	2300      	movs	r3, #0
 8001268:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800126a:	2300      	movs	r3, #0
 800126c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800126e:	2300      	movs	r3, #0
 8001270:	61fb      	str	r3, [r7, #28]
 8001272:	e159      	b.n	8001528 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001274:	2201      	movs	r2, #1
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	697a      	ldr	r2, [r7, #20]
 8001284:	4013      	ands	r3, r2
 8001286:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001288:	693a      	ldr	r2, [r7, #16]
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	429a      	cmp	r2, r3
 800128e:	f040 8148 	bne.w	8001522 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	f003 0303 	and.w	r3, r3, #3
 800129a:	2b01      	cmp	r3, #1
 800129c:	d005      	beq.n	80012aa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012a6:	2b02      	cmp	r3, #2
 80012a8:	d130      	bne.n	800130c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	2203      	movs	r2, #3
 80012b6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ba:	43db      	mvns	r3, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4013      	ands	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	68da      	ldr	r2, [r3, #12]
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	005b      	lsls	r3, r3, #1
 80012ca:	fa02 f303 	lsl.w	r3, r2, r3
 80012ce:	69ba      	ldr	r2, [r7, #24]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012e0:	2201      	movs	r2, #1
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	fa02 f303 	lsl.w	r3, r2, r3
 80012e8:	43db      	mvns	r3, r3
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	4013      	ands	r3, r2
 80012ee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	091b      	lsrs	r3, r3, #4
 80012f6:	f003 0201 	and.w	r2, r3, #1
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	4313      	orrs	r3, r2
 8001304:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f003 0303 	and.w	r3, r3, #3
 8001314:	2b03      	cmp	r3, #3
 8001316:	d017      	beq.n	8001348 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	2203      	movs	r2, #3
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	43db      	mvns	r3, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4013      	ands	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	689a      	ldr	r2, [r3, #8]
 8001334:	69fb      	ldr	r3, [r7, #28]
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	fa02 f303 	lsl.w	r3, r2, r3
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	4313      	orrs	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	69ba      	ldr	r2, [r7, #24]
 8001346:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f003 0303 	and.w	r3, r3, #3
 8001350:	2b02      	cmp	r3, #2
 8001352:	d123      	bne.n	800139c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001354:	69fb      	ldr	r3, [r7, #28]
 8001356:	08da      	lsrs	r2, r3, #3
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3208      	adds	r2, #8
 800135c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001360:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	f003 0307 	and.w	r3, r3, #7
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	220f      	movs	r2, #15
 800136c:	fa02 f303 	lsl.w	r3, r2, r3
 8001370:	43db      	mvns	r3, r3
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	4013      	ands	r3, r2
 8001376:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	691a      	ldr	r2, [r3, #16]
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	f003 0307 	and.w	r3, r3, #7
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	69ba      	ldr	r2, [r7, #24]
 800138a:	4313      	orrs	r3, r2
 800138c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800138e:	69fb      	ldr	r3, [r7, #28]
 8001390:	08da      	lsrs	r2, r3, #3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	3208      	adds	r2, #8
 8001396:	69b9      	ldr	r1, [r7, #24]
 8001398:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	2203      	movs	r2, #3
 80013a8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ac:	43db      	mvns	r3, r3
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	4013      	ands	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	f003 0203 	and.w	r2, r3, #3
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4313      	orrs	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	f000 80a2 	beq.w	8001522 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	60fb      	str	r3, [r7, #12]
 80013e2:	4b57      	ldr	r3, [pc, #348]	; (8001540 <HAL_GPIO_Init+0x2e8>)
 80013e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e6:	4a56      	ldr	r2, [pc, #344]	; (8001540 <HAL_GPIO_Init+0x2e8>)
 80013e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013ec:	6453      	str	r3, [r2, #68]	; 0x44
 80013ee:	4b54      	ldr	r3, [pc, #336]	; (8001540 <HAL_GPIO_Init+0x2e8>)
 80013f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013fa:	4a52      	ldr	r2, [pc, #328]	; (8001544 <HAL_GPIO_Init+0x2ec>)
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	089b      	lsrs	r3, r3, #2
 8001400:	3302      	adds	r3, #2
 8001402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001406:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	f003 0303 	and.w	r3, r3, #3
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	220f      	movs	r2, #15
 8001412:	fa02 f303 	lsl.w	r3, r2, r3
 8001416:	43db      	mvns	r3, r3
 8001418:	69ba      	ldr	r2, [r7, #24]
 800141a:	4013      	ands	r3, r2
 800141c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	4a49      	ldr	r2, [pc, #292]	; (8001548 <HAL_GPIO_Init+0x2f0>)
 8001422:	4293      	cmp	r3, r2
 8001424:	d019      	beq.n	800145a <HAL_GPIO_Init+0x202>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	4a48      	ldr	r2, [pc, #288]	; (800154c <HAL_GPIO_Init+0x2f4>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d013      	beq.n	8001456 <HAL_GPIO_Init+0x1fe>
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a47      	ldr	r2, [pc, #284]	; (8001550 <HAL_GPIO_Init+0x2f8>)
 8001432:	4293      	cmp	r3, r2
 8001434:	d00d      	beq.n	8001452 <HAL_GPIO_Init+0x1fa>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	4a46      	ldr	r2, [pc, #280]	; (8001554 <HAL_GPIO_Init+0x2fc>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d007      	beq.n	800144e <HAL_GPIO_Init+0x1f6>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a45      	ldr	r2, [pc, #276]	; (8001558 <HAL_GPIO_Init+0x300>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d101      	bne.n	800144a <HAL_GPIO_Init+0x1f2>
 8001446:	2304      	movs	r3, #4
 8001448:	e008      	b.n	800145c <HAL_GPIO_Init+0x204>
 800144a:	2307      	movs	r3, #7
 800144c:	e006      	b.n	800145c <HAL_GPIO_Init+0x204>
 800144e:	2303      	movs	r3, #3
 8001450:	e004      	b.n	800145c <HAL_GPIO_Init+0x204>
 8001452:	2302      	movs	r3, #2
 8001454:	e002      	b.n	800145c <HAL_GPIO_Init+0x204>
 8001456:	2301      	movs	r3, #1
 8001458:	e000      	b.n	800145c <HAL_GPIO_Init+0x204>
 800145a:	2300      	movs	r3, #0
 800145c:	69fa      	ldr	r2, [r7, #28]
 800145e:	f002 0203 	and.w	r2, r2, #3
 8001462:	0092      	lsls	r2, r2, #2
 8001464:	4093      	lsls	r3, r2
 8001466:	69ba      	ldr	r2, [r7, #24]
 8001468:	4313      	orrs	r3, r2
 800146a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800146c:	4935      	ldr	r1, [pc, #212]	; (8001544 <HAL_GPIO_Init+0x2ec>)
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	089b      	lsrs	r3, r3, #2
 8001472:	3302      	adds	r3, #2
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800147a:	4b38      	ldr	r3, [pc, #224]	; (800155c <HAL_GPIO_Init+0x304>)
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	43db      	mvns	r3, r3
 8001484:	69ba      	ldr	r2, [r7, #24]
 8001486:	4013      	ands	r3, r2
 8001488:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001496:	69ba      	ldr	r2, [r7, #24]
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	4313      	orrs	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800149e:	4a2f      	ldr	r2, [pc, #188]	; (800155c <HAL_GPIO_Init+0x304>)
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014a4:	4b2d      	ldr	r3, [pc, #180]	; (800155c <HAL_GPIO_Init+0x304>)
 80014a6:	68db      	ldr	r3, [r3, #12]
 80014a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	43db      	mvns	r3, r3
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	4013      	ands	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014b4:	683b      	ldr	r3, [r7, #0]
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d003      	beq.n	80014c8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	4313      	orrs	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014c8:	4a24      	ldr	r2, [pc, #144]	; (800155c <HAL_GPIO_Init+0x304>)
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014ce:	4b23      	ldr	r3, [pc, #140]	; (800155c <HAL_GPIO_Init+0x304>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	43db      	mvns	r3, r3
 80014d8:	69ba      	ldr	r2, [r7, #24]
 80014da:	4013      	ands	r3, r2
 80014dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d003      	beq.n	80014f2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80014ea:	69ba      	ldr	r2, [r7, #24]
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	4313      	orrs	r3, r2
 80014f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80014f2:	4a1a      	ldr	r2, [pc, #104]	; (800155c <HAL_GPIO_Init+0x304>)
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014f8:	4b18      	ldr	r3, [pc, #96]	; (800155c <HAL_GPIO_Init+0x304>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	43db      	mvns	r3, r3
 8001502:	69ba      	ldr	r2, [r7, #24]
 8001504:	4013      	ands	r3, r2
 8001506:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001510:	2b00      	cmp	r3, #0
 8001512:	d003      	beq.n	800151c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001514:	69ba      	ldr	r2, [r7, #24]
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	4313      	orrs	r3, r2
 800151a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800151c:	4a0f      	ldr	r2, [pc, #60]	; (800155c <HAL_GPIO_Init+0x304>)
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001522:	69fb      	ldr	r3, [r7, #28]
 8001524:	3301      	adds	r3, #1
 8001526:	61fb      	str	r3, [r7, #28]
 8001528:	69fb      	ldr	r3, [r7, #28]
 800152a:	2b0f      	cmp	r3, #15
 800152c:	f67f aea2 	bls.w	8001274 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001530:	bf00      	nop
 8001532:	bf00      	nop
 8001534:	3724      	adds	r7, #36	; 0x24
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40023800 	.word	0x40023800
 8001544:	40013800 	.word	0x40013800
 8001548:	40020000 	.word	0x40020000
 800154c:	40020400 	.word	0x40020400
 8001550:	40020800 	.word	0x40020800
 8001554:	40020c00 	.word	0x40020c00
 8001558:	40021000 	.word	0x40021000
 800155c:	40013c00 	.word	0x40013c00

08001560 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	460b      	mov	r3, r1
 800156a:	807b      	strh	r3, [r7, #2]
 800156c:	4613      	mov	r3, r2
 800156e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001570:	787b      	ldrb	r3, [r7, #1]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d003      	beq.n	800157e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001576:	887a      	ldrh	r2, [r7, #2]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800157c:	e003      	b.n	8001586 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800157e:	887b      	ldrh	r3, [r7, #2]
 8001580:	041a      	lsls	r2, r3, #16
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	619a      	str	r2, [r3, #24]
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
	...

08001594 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b086      	sub	sp, #24
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e267      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0301 	and.w	r3, r3, #1
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d075      	beq.n	800169e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015b2:	4b88      	ldr	r3, [pc, #544]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f003 030c 	and.w	r3, r3, #12
 80015ba:	2b04      	cmp	r3, #4
 80015bc:	d00c      	beq.n	80015d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015be:	4b85      	ldr	r3, [pc, #532]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015c6:	2b08      	cmp	r3, #8
 80015c8:	d112      	bne.n	80015f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015ca:	4b82      	ldr	r3, [pc, #520]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80015cc:	685b      	ldr	r3, [r3, #4]
 80015ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015d6:	d10b      	bne.n	80015f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015d8:	4b7e      	ldr	r3, [pc, #504]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d05b      	beq.n	800169c <HAL_RCC_OscConfig+0x108>
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d157      	bne.n	800169c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e242      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015f8:	d106      	bne.n	8001608 <HAL_RCC_OscConfig+0x74>
 80015fa:	4b76      	ldr	r3, [pc, #472]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4a75      	ldr	r2, [pc, #468]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001600:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001604:	6013      	str	r3, [r2, #0]
 8001606:	e01d      	b.n	8001644 <HAL_RCC_OscConfig+0xb0>
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001610:	d10c      	bne.n	800162c <HAL_RCC_OscConfig+0x98>
 8001612:	4b70      	ldr	r3, [pc, #448]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a6f      	ldr	r2, [pc, #444]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001618:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800161c:	6013      	str	r3, [r2, #0]
 800161e:	4b6d      	ldr	r3, [pc, #436]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a6c      	ldr	r2, [pc, #432]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001624:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001628:	6013      	str	r3, [r2, #0]
 800162a:	e00b      	b.n	8001644 <HAL_RCC_OscConfig+0xb0>
 800162c:	4b69      	ldr	r3, [pc, #420]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a68      	ldr	r2, [pc, #416]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001632:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001636:	6013      	str	r3, [r2, #0]
 8001638:	4b66      	ldr	r3, [pc, #408]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a65      	ldr	r2, [pc, #404]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 800163e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001642:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d013      	beq.n	8001674 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164c:	f7ff fc54 	bl	8000ef8 <HAL_GetTick>
 8001650:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001652:	e008      	b.n	8001666 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001654:	f7ff fc50 	bl	8000ef8 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b64      	cmp	r3, #100	; 0x64
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e207      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001666:	4b5b      	ldr	r3, [pc, #364]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d0f0      	beq.n	8001654 <HAL_RCC_OscConfig+0xc0>
 8001672:	e014      	b.n	800169e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001674:	f7ff fc40 	bl	8000ef8 <HAL_GetTick>
 8001678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800167a:	e008      	b.n	800168e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800167c:	f7ff fc3c 	bl	8000ef8 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b64      	cmp	r3, #100	; 0x64
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e1f3      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800168e:	4b51      	ldr	r3, [pc, #324]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d1f0      	bne.n	800167c <HAL_RCC_OscConfig+0xe8>
 800169a:	e000      	b.n	800169e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800169c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0302 	and.w	r3, r3, #2
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d063      	beq.n	8001772 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016aa:	4b4a      	ldr	r3, [pc, #296]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80016ac:	689b      	ldr	r3, [r3, #8]
 80016ae:	f003 030c 	and.w	r3, r3, #12
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d00b      	beq.n	80016ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016b6:	4b47      	ldr	r3, [pc, #284]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80016b8:	689b      	ldr	r3, [r3, #8]
 80016ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016be:	2b08      	cmp	r3, #8
 80016c0:	d11c      	bne.n	80016fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016c2:	4b44      	ldr	r3, [pc, #272]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d116      	bne.n	80016fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016ce:	4b41      	ldr	r3, [pc, #260]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f003 0302 	and.w	r3, r3, #2
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d005      	beq.n	80016e6 <HAL_RCC_OscConfig+0x152>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d001      	beq.n	80016e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e1c7      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e6:	4b3b      	ldr	r3, [pc, #236]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	691b      	ldr	r3, [r3, #16]
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	4937      	ldr	r1, [pc, #220]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80016f6:	4313      	orrs	r3, r2
 80016f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016fa:	e03a      	b.n	8001772 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d020      	beq.n	8001746 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001704:	4b34      	ldr	r3, [pc, #208]	; (80017d8 <HAL_RCC_OscConfig+0x244>)
 8001706:	2201      	movs	r2, #1
 8001708:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800170a:	f7ff fbf5 	bl	8000ef8 <HAL_GetTick>
 800170e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001710:	e008      	b.n	8001724 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001712:	f7ff fbf1 	bl	8000ef8 <HAL_GetTick>
 8001716:	4602      	mov	r2, r0
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b02      	cmp	r3, #2
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e1a8      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001724:	4b2b      	ldr	r3, [pc, #172]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	f003 0302 	and.w	r3, r3, #2
 800172c:	2b00      	cmp	r3, #0
 800172e:	d0f0      	beq.n	8001712 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001730:	4b28      	ldr	r3, [pc, #160]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	691b      	ldr	r3, [r3, #16]
 800173c:	00db      	lsls	r3, r3, #3
 800173e:	4925      	ldr	r1, [pc, #148]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001740:	4313      	orrs	r3, r2
 8001742:	600b      	str	r3, [r1, #0]
 8001744:	e015      	b.n	8001772 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001746:	4b24      	ldr	r3, [pc, #144]	; (80017d8 <HAL_RCC_OscConfig+0x244>)
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800174c:	f7ff fbd4 	bl	8000ef8 <HAL_GetTick>
 8001750:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001752:	e008      	b.n	8001766 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001754:	f7ff fbd0 	bl	8000ef8 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	2b02      	cmp	r3, #2
 8001760:	d901      	bls.n	8001766 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001762:	2303      	movs	r3, #3
 8001764:	e187      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001766:	4b1b      	ldr	r3, [pc, #108]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d1f0      	bne.n	8001754 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 0308 	and.w	r3, r3, #8
 800177a:	2b00      	cmp	r3, #0
 800177c:	d036      	beq.n	80017ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	695b      	ldr	r3, [r3, #20]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d016      	beq.n	80017b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001786:	4b15      	ldr	r3, [pc, #84]	; (80017dc <HAL_RCC_OscConfig+0x248>)
 8001788:	2201      	movs	r2, #1
 800178a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800178c:	f7ff fbb4 	bl	8000ef8 <HAL_GetTick>
 8001790:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001792:	e008      	b.n	80017a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001794:	f7ff fbb0 	bl	8000ef8 <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d901      	bls.n	80017a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e167      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017a6:	4b0b      	ldr	r3, [pc, #44]	; (80017d4 <HAL_RCC_OscConfig+0x240>)
 80017a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d0f0      	beq.n	8001794 <HAL_RCC_OscConfig+0x200>
 80017b2:	e01b      	b.n	80017ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017b4:	4b09      	ldr	r3, [pc, #36]	; (80017dc <HAL_RCC_OscConfig+0x248>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ba:	f7ff fb9d 	bl	8000ef8 <HAL_GetTick>
 80017be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017c0:	e00e      	b.n	80017e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017c2:	f7ff fb99 	bl	8000ef8 <HAL_GetTick>
 80017c6:	4602      	mov	r2, r0
 80017c8:	693b      	ldr	r3, [r7, #16]
 80017ca:	1ad3      	subs	r3, r2, r3
 80017cc:	2b02      	cmp	r3, #2
 80017ce:	d907      	bls.n	80017e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80017d0:	2303      	movs	r3, #3
 80017d2:	e150      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
 80017d4:	40023800 	.word	0x40023800
 80017d8:	42470000 	.word	0x42470000
 80017dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017e0:	4b88      	ldr	r3, [pc, #544]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 80017e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d1ea      	bne.n	80017c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0304 	and.w	r3, r3, #4
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	f000 8097 	beq.w	8001928 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017fa:	2300      	movs	r3, #0
 80017fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017fe:	4b81      	ldr	r3, [pc, #516]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001806:	2b00      	cmp	r3, #0
 8001808:	d10f      	bne.n	800182a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	60bb      	str	r3, [r7, #8]
 800180e:	4b7d      	ldr	r3, [pc, #500]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001812:	4a7c      	ldr	r2, [pc, #496]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001814:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001818:	6413      	str	r3, [r2, #64]	; 0x40
 800181a:	4b7a      	ldr	r3, [pc, #488]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 800181c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800181e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001822:	60bb      	str	r3, [r7, #8]
 8001824:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001826:	2301      	movs	r3, #1
 8001828:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800182a:	4b77      	ldr	r3, [pc, #476]	; (8001a08 <HAL_RCC_OscConfig+0x474>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001832:	2b00      	cmp	r3, #0
 8001834:	d118      	bne.n	8001868 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001836:	4b74      	ldr	r3, [pc, #464]	; (8001a08 <HAL_RCC_OscConfig+0x474>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a73      	ldr	r2, [pc, #460]	; (8001a08 <HAL_RCC_OscConfig+0x474>)
 800183c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001840:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001842:	f7ff fb59 	bl	8000ef8 <HAL_GetTick>
 8001846:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001848:	e008      	b.n	800185c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800184a:	f7ff fb55 	bl	8000ef8 <HAL_GetTick>
 800184e:	4602      	mov	r2, r0
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b02      	cmp	r3, #2
 8001856:	d901      	bls.n	800185c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e10c      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800185c:	4b6a      	ldr	r3, [pc, #424]	; (8001a08 <HAL_RCC_OscConfig+0x474>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001864:	2b00      	cmp	r3, #0
 8001866:	d0f0      	beq.n	800184a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	2b01      	cmp	r3, #1
 800186e:	d106      	bne.n	800187e <HAL_RCC_OscConfig+0x2ea>
 8001870:	4b64      	ldr	r3, [pc, #400]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001874:	4a63      	ldr	r2, [pc, #396]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	6713      	str	r3, [r2, #112]	; 0x70
 800187c:	e01c      	b.n	80018b8 <HAL_RCC_OscConfig+0x324>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	2b05      	cmp	r3, #5
 8001884:	d10c      	bne.n	80018a0 <HAL_RCC_OscConfig+0x30c>
 8001886:	4b5f      	ldr	r3, [pc, #380]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800188a:	4a5e      	ldr	r2, [pc, #376]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 800188c:	f043 0304 	orr.w	r3, r3, #4
 8001890:	6713      	str	r3, [r2, #112]	; 0x70
 8001892:	4b5c      	ldr	r3, [pc, #368]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001896:	4a5b      	ldr	r2, [pc, #364]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	6713      	str	r3, [r2, #112]	; 0x70
 800189e:	e00b      	b.n	80018b8 <HAL_RCC_OscConfig+0x324>
 80018a0:	4b58      	ldr	r3, [pc, #352]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 80018a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018a4:	4a57      	ldr	r2, [pc, #348]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 80018a6:	f023 0301 	bic.w	r3, r3, #1
 80018aa:	6713      	str	r3, [r2, #112]	; 0x70
 80018ac:	4b55      	ldr	r3, [pc, #340]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 80018ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018b0:	4a54      	ldr	r2, [pc, #336]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 80018b2:	f023 0304 	bic.w	r3, r3, #4
 80018b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d015      	beq.n	80018ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018c0:	f7ff fb1a 	bl	8000ef8 <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018c6:	e00a      	b.n	80018de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018c8:	f7ff fb16 	bl	8000ef8 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e0cb      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018de:	4b49      	ldr	r3, [pc, #292]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 80018e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d0ee      	beq.n	80018c8 <HAL_RCC_OscConfig+0x334>
 80018ea:	e014      	b.n	8001916 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ec:	f7ff fb04 	bl	8000ef8 <HAL_GetTick>
 80018f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018f2:	e00a      	b.n	800190a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018f4:	f7ff fb00 	bl	8000ef8 <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001902:	4293      	cmp	r3, r2
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e0b5      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800190a:	4b3e      	ldr	r3, [pc, #248]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 800190c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1ee      	bne.n	80018f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001916:	7dfb      	ldrb	r3, [r7, #23]
 8001918:	2b01      	cmp	r3, #1
 800191a:	d105      	bne.n	8001928 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800191c:	4b39      	ldr	r3, [pc, #228]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 800191e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001920:	4a38      	ldr	r2, [pc, #224]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001922:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001926:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	699b      	ldr	r3, [r3, #24]
 800192c:	2b00      	cmp	r3, #0
 800192e:	f000 80a1 	beq.w	8001a74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001932:	4b34      	ldr	r3, [pc, #208]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f003 030c 	and.w	r3, r3, #12
 800193a:	2b08      	cmp	r3, #8
 800193c:	d05c      	beq.n	80019f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	699b      	ldr	r3, [r3, #24]
 8001942:	2b02      	cmp	r3, #2
 8001944:	d141      	bne.n	80019ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001946:	4b31      	ldr	r3, [pc, #196]	; (8001a0c <HAL_RCC_OscConfig+0x478>)
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194c:	f7ff fad4 	bl	8000ef8 <HAL_GetTick>
 8001950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001952:	e008      	b.n	8001966 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001954:	f7ff fad0 	bl	8000ef8 <HAL_GetTick>
 8001958:	4602      	mov	r2, r0
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	2b02      	cmp	r3, #2
 8001960:	d901      	bls.n	8001966 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001962:	2303      	movs	r3, #3
 8001964:	e087      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001966:	4b27      	ldr	r3, [pc, #156]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800196e:	2b00      	cmp	r3, #0
 8001970:	d1f0      	bne.n	8001954 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	69da      	ldr	r2, [r3, #28]
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6a1b      	ldr	r3, [r3, #32]
 800197a:	431a      	orrs	r2, r3
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001980:	019b      	lsls	r3, r3, #6
 8001982:	431a      	orrs	r2, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001988:	085b      	lsrs	r3, r3, #1
 800198a:	3b01      	subs	r3, #1
 800198c:	041b      	lsls	r3, r3, #16
 800198e:	431a      	orrs	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001994:	061b      	lsls	r3, r3, #24
 8001996:	491b      	ldr	r1, [pc, #108]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 8001998:	4313      	orrs	r3, r2
 800199a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800199c:	4b1b      	ldr	r3, [pc, #108]	; (8001a0c <HAL_RCC_OscConfig+0x478>)
 800199e:	2201      	movs	r2, #1
 80019a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019a2:	f7ff faa9 	bl	8000ef8 <HAL_GetTick>
 80019a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019a8:	e008      	b.n	80019bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019aa:	f7ff faa5 	bl	8000ef8 <HAL_GetTick>
 80019ae:	4602      	mov	r2, r0
 80019b0:	693b      	ldr	r3, [r7, #16]
 80019b2:	1ad3      	subs	r3, r2, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d901      	bls.n	80019bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80019b8:	2303      	movs	r3, #3
 80019ba:	e05c      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019bc:	4b11      	ldr	r3, [pc, #68]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d0f0      	beq.n	80019aa <HAL_RCC_OscConfig+0x416>
 80019c8:	e054      	b.n	8001a74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ca:	4b10      	ldr	r3, [pc, #64]	; (8001a0c <HAL_RCC_OscConfig+0x478>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d0:	f7ff fa92 	bl	8000ef8 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019d6:	e008      	b.n	80019ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019d8:	f7ff fa8e 	bl	8000ef8 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d901      	bls.n	80019ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80019e6:	2303      	movs	r3, #3
 80019e8:	e045      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <HAL_RCC_OscConfig+0x470>)
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d1f0      	bne.n	80019d8 <HAL_RCC_OscConfig+0x444>
 80019f6:	e03d      	b.n	8001a74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	699b      	ldr	r3, [r3, #24]
 80019fc:	2b01      	cmp	r3, #1
 80019fe:	d107      	bne.n	8001a10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e038      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
 8001a04:	40023800 	.word	0x40023800
 8001a08:	40007000 	.word	0x40007000
 8001a0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a10:	4b1b      	ldr	r3, [pc, #108]	; (8001a80 <HAL_RCC_OscConfig+0x4ec>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	699b      	ldr	r3, [r3, #24]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d028      	beq.n	8001a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a1e:	68fb      	ldr	r3, [r7, #12]
 8001a20:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d121      	bne.n	8001a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d11a      	bne.n	8001a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a3a:	68fa      	ldr	r2, [r7, #12]
 8001a3c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a40:	4013      	ands	r3, r2
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d111      	bne.n	8001a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a56:	085b      	lsrs	r3, r3, #1
 8001a58:	3b01      	subs	r3, #1
 8001a5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d107      	bne.n	8001a70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a6c:	429a      	cmp	r2, r3
 8001a6e:	d001      	beq.n	8001a74 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e000      	b.n	8001a76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3718      	adds	r7, #24
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40023800 	.word	0x40023800

08001a84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d101      	bne.n	8001a98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a94:	2301      	movs	r3, #1
 8001a96:	e0cc      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a98:	4b68      	ldr	r3, [pc, #416]	; (8001c3c <HAL_RCC_ClockConfig+0x1b8>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0307 	and.w	r3, r3, #7
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d90c      	bls.n	8001ac0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa6:	4b65      	ldr	r3, [pc, #404]	; (8001c3c <HAL_RCC_ClockConfig+0x1b8>)
 8001aa8:	683a      	ldr	r2, [r7, #0]
 8001aaa:	b2d2      	uxtb	r2, r2
 8001aac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aae:	4b63      	ldr	r3, [pc, #396]	; (8001c3c <HAL_RCC_ClockConfig+0x1b8>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	683a      	ldr	r2, [r7, #0]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d001      	beq.n	8001ac0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e0b8      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0302 	and.w	r3, r3, #2
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d020      	beq.n	8001b0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0304 	and.w	r3, r3, #4
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d005      	beq.n	8001ae4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ad8:	4b59      	ldr	r3, [pc, #356]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001ada:	689b      	ldr	r3, [r3, #8]
 8001adc:	4a58      	ldr	r2, [pc, #352]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001ade:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001ae2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0308 	and.w	r3, r3, #8
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d005      	beq.n	8001afc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001af0:	4b53      	ldr	r3, [pc, #332]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001af2:	689b      	ldr	r3, [r3, #8]
 8001af4:	4a52      	ldr	r2, [pc, #328]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001af6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001afa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001afc:	4b50      	ldr	r3, [pc, #320]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	494d      	ldr	r1, [pc, #308]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 0301 	and.w	r3, r3, #1
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d044      	beq.n	8001ba4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d107      	bne.n	8001b32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b22:	4b47      	ldr	r3, [pc, #284]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d119      	bne.n	8001b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e07f      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d003      	beq.n	8001b42 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b3e:	2b03      	cmp	r3, #3
 8001b40:	d107      	bne.n	8001b52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b42:	4b3f      	ldr	r3, [pc, #252]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d109      	bne.n	8001b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e06f      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b52:	4b3b      	ldr	r3, [pc, #236]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f003 0302 	and.w	r3, r3, #2
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d101      	bne.n	8001b62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e067      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b62:	4b37      	ldr	r3, [pc, #220]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001b64:	689b      	ldr	r3, [r3, #8]
 8001b66:	f023 0203 	bic.w	r2, r3, #3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	4934      	ldr	r1, [pc, #208]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001b70:	4313      	orrs	r3, r2
 8001b72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b74:	f7ff f9c0 	bl	8000ef8 <HAL_GetTick>
 8001b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b7a:	e00a      	b.n	8001b92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b7c:	f7ff f9bc 	bl	8000ef8 <HAL_GetTick>
 8001b80:	4602      	mov	r2, r0
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e04f      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b92:	4b2b      	ldr	r3, [pc, #172]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 020c 	and.w	r2, r3, #12
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	009b      	lsls	r3, r3, #2
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d1eb      	bne.n	8001b7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ba4:	4b25      	ldr	r3, [pc, #148]	; (8001c3c <HAL_RCC_ClockConfig+0x1b8>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0307 	and.w	r3, r3, #7
 8001bac:	683a      	ldr	r2, [r7, #0]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d20c      	bcs.n	8001bcc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bb2:	4b22      	ldr	r3, [pc, #136]	; (8001c3c <HAL_RCC_ClockConfig+0x1b8>)
 8001bb4:	683a      	ldr	r2, [r7, #0]
 8001bb6:	b2d2      	uxtb	r2, r2
 8001bb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bba:	4b20      	ldr	r3, [pc, #128]	; (8001c3c <HAL_RCC_ClockConfig+0x1b8>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	683a      	ldr	r2, [r7, #0]
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d001      	beq.n	8001bcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e032      	b.n	8001c32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0304 	and.w	r3, r3, #4
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d008      	beq.n	8001bea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bd8:	4b19      	ldr	r3, [pc, #100]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	4916      	ldr	r1, [pc, #88]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001be6:	4313      	orrs	r3, r2
 8001be8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0308 	and.w	r3, r3, #8
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d009      	beq.n	8001c0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bf6:	4b12      	ldr	r3, [pc, #72]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001bf8:	689b      	ldr	r3, [r3, #8]
 8001bfa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	691b      	ldr	r3, [r3, #16]
 8001c02:	00db      	lsls	r3, r3, #3
 8001c04:	490e      	ldr	r1, [pc, #56]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001c06:	4313      	orrs	r3, r2
 8001c08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c0a:	f000 f821 	bl	8001c50 <HAL_RCC_GetSysClockFreq>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <HAL_RCC_ClockConfig+0x1bc>)
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	091b      	lsrs	r3, r3, #4
 8001c16:	f003 030f 	and.w	r3, r3, #15
 8001c1a:	490a      	ldr	r1, [pc, #40]	; (8001c44 <HAL_RCC_ClockConfig+0x1c0>)
 8001c1c:	5ccb      	ldrb	r3, [r1, r3]
 8001c1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c22:	4a09      	ldr	r2, [pc, #36]	; (8001c48 <HAL_RCC_ClockConfig+0x1c4>)
 8001c24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c26:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <HAL_RCC_ClockConfig+0x1c8>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f7ff f920 	bl	8000e70 <HAL_InitTick>

  return HAL_OK;
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3710      	adds	r7, #16
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	40023c00 	.word	0x40023c00
 8001c40:	40023800 	.word	0x40023800
 8001c44:	08004c8c 	.word	0x08004c8c
 8001c48:	20000000 	.word	0x20000000
 8001c4c:	20000004 	.word	0x20000004

08001c50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c54:	b094      	sub	sp, #80	; 0x50
 8001c56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	647b      	str	r3, [r7, #68]	; 0x44
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c60:	2300      	movs	r3, #0
 8001c62:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c68:	4b79      	ldr	r3, [pc, #484]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	f003 030c 	and.w	r3, r3, #12
 8001c70:	2b08      	cmp	r3, #8
 8001c72:	d00d      	beq.n	8001c90 <HAL_RCC_GetSysClockFreq+0x40>
 8001c74:	2b08      	cmp	r3, #8
 8001c76:	f200 80e1 	bhi.w	8001e3c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d002      	beq.n	8001c84 <HAL_RCC_GetSysClockFreq+0x34>
 8001c7e:	2b04      	cmp	r3, #4
 8001c80:	d003      	beq.n	8001c8a <HAL_RCC_GetSysClockFreq+0x3a>
 8001c82:	e0db      	b.n	8001e3c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c84:	4b73      	ldr	r3, [pc, #460]	; (8001e54 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c86:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001c88:	e0db      	b.n	8001e42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c8a:	4b73      	ldr	r3, [pc, #460]	; (8001e58 <HAL_RCC_GetSysClockFreq+0x208>)
 8001c8c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c8e:	e0d8      	b.n	8001e42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c90:	4b6f      	ldr	r3, [pc, #444]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c98:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c9a:	4b6d      	ldr	r3, [pc, #436]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d063      	beq.n	8001d6e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ca6:	4b6a      	ldr	r3, [pc, #424]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ca8:	685b      	ldr	r3, [r3, #4]
 8001caa:	099b      	lsrs	r3, r3, #6
 8001cac:	2200      	movs	r2, #0
 8001cae:	63bb      	str	r3, [r7, #56]	; 0x38
 8001cb0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cb8:	633b      	str	r3, [r7, #48]	; 0x30
 8001cba:	2300      	movs	r3, #0
 8001cbc:	637b      	str	r3, [r7, #52]	; 0x34
 8001cbe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001cc2:	4622      	mov	r2, r4
 8001cc4:	462b      	mov	r3, r5
 8001cc6:	f04f 0000 	mov.w	r0, #0
 8001cca:	f04f 0100 	mov.w	r1, #0
 8001cce:	0159      	lsls	r1, r3, #5
 8001cd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cd4:	0150      	lsls	r0, r2, #5
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4621      	mov	r1, r4
 8001cdc:	1a51      	subs	r1, r2, r1
 8001cde:	6139      	str	r1, [r7, #16]
 8001ce0:	4629      	mov	r1, r5
 8001ce2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ce6:	617b      	str	r3, [r7, #20]
 8001ce8:	f04f 0200 	mov.w	r2, #0
 8001cec:	f04f 0300 	mov.w	r3, #0
 8001cf0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001cf4:	4659      	mov	r1, fp
 8001cf6:	018b      	lsls	r3, r1, #6
 8001cf8:	4651      	mov	r1, sl
 8001cfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001cfe:	4651      	mov	r1, sl
 8001d00:	018a      	lsls	r2, r1, #6
 8001d02:	4651      	mov	r1, sl
 8001d04:	ebb2 0801 	subs.w	r8, r2, r1
 8001d08:	4659      	mov	r1, fp
 8001d0a:	eb63 0901 	sbc.w	r9, r3, r1
 8001d0e:	f04f 0200 	mov.w	r2, #0
 8001d12:	f04f 0300 	mov.w	r3, #0
 8001d16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d22:	4690      	mov	r8, r2
 8001d24:	4699      	mov	r9, r3
 8001d26:	4623      	mov	r3, r4
 8001d28:	eb18 0303 	adds.w	r3, r8, r3
 8001d2c:	60bb      	str	r3, [r7, #8]
 8001d2e:	462b      	mov	r3, r5
 8001d30:	eb49 0303 	adc.w	r3, r9, r3
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	f04f 0300 	mov.w	r3, #0
 8001d3e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001d42:	4629      	mov	r1, r5
 8001d44:	024b      	lsls	r3, r1, #9
 8001d46:	4621      	mov	r1, r4
 8001d48:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d4c:	4621      	mov	r1, r4
 8001d4e:	024a      	lsls	r2, r1, #9
 8001d50:	4610      	mov	r0, r2
 8001d52:	4619      	mov	r1, r3
 8001d54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d56:	2200      	movs	r2, #0
 8001d58:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001d5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d60:	f7fe fa96 	bl	8000290 <__aeabi_uldivmod>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	4613      	mov	r3, r2
 8001d6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001d6c:	e058      	b.n	8001e20 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d6e:	4b38      	ldr	r3, [pc, #224]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	099b      	lsrs	r3, r3, #6
 8001d74:	2200      	movs	r2, #0
 8001d76:	4618      	mov	r0, r3
 8001d78:	4611      	mov	r1, r2
 8001d7a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001d7e:	623b      	str	r3, [r7, #32]
 8001d80:	2300      	movs	r3, #0
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
 8001d84:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001d88:	4642      	mov	r2, r8
 8001d8a:	464b      	mov	r3, r9
 8001d8c:	f04f 0000 	mov.w	r0, #0
 8001d90:	f04f 0100 	mov.w	r1, #0
 8001d94:	0159      	lsls	r1, r3, #5
 8001d96:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d9a:	0150      	lsls	r0, r2, #5
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	460b      	mov	r3, r1
 8001da0:	4641      	mov	r1, r8
 8001da2:	ebb2 0a01 	subs.w	sl, r2, r1
 8001da6:	4649      	mov	r1, r9
 8001da8:	eb63 0b01 	sbc.w	fp, r3, r1
 8001dac:	f04f 0200 	mov.w	r2, #0
 8001db0:	f04f 0300 	mov.w	r3, #0
 8001db4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001db8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001dbc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001dc0:	ebb2 040a 	subs.w	r4, r2, sl
 8001dc4:	eb63 050b 	sbc.w	r5, r3, fp
 8001dc8:	f04f 0200 	mov.w	r2, #0
 8001dcc:	f04f 0300 	mov.w	r3, #0
 8001dd0:	00eb      	lsls	r3, r5, #3
 8001dd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001dd6:	00e2      	lsls	r2, r4, #3
 8001dd8:	4614      	mov	r4, r2
 8001dda:	461d      	mov	r5, r3
 8001ddc:	4643      	mov	r3, r8
 8001dde:	18e3      	adds	r3, r4, r3
 8001de0:	603b      	str	r3, [r7, #0]
 8001de2:	464b      	mov	r3, r9
 8001de4:	eb45 0303 	adc.w	r3, r5, r3
 8001de8:	607b      	str	r3, [r7, #4]
 8001dea:	f04f 0200 	mov.w	r2, #0
 8001dee:	f04f 0300 	mov.w	r3, #0
 8001df2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001df6:	4629      	mov	r1, r5
 8001df8:	028b      	lsls	r3, r1, #10
 8001dfa:	4621      	mov	r1, r4
 8001dfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e00:	4621      	mov	r1, r4
 8001e02:	028a      	lsls	r2, r1, #10
 8001e04:	4610      	mov	r0, r2
 8001e06:	4619      	mov	r1, r3
 8001e08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	61bb      	str	r3, [r7, #24]
 8001e0e:	61fa      	str	r2, [r7, #28]
 8001e10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e14:	f7fe fa3c 	bl	8000290 <__aeabi_uldivmod>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	4613      	mov	r3, r2
 8001e1e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e20:	4b0b      	ldr	r3, [pc, #44]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e22:	685b      	ldr	r3, [r3, #4]
 8001e24:	0c1b      	lsrs	r3, r3, #16
 8001e26:	f003 0303 	and.w	r3, r3, #3
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	005b      	lsls	r3, r3, #1
 8001e2e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001e30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001e32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001e3a:	e002      	b.n	8001e42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e3c:	4b05      	ldr	r3, [pc, #20]	; (8001e54 <HAL_RCC_GetSysClockFreq+0x204>)
 8001e3e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001e40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3750      	adds	r7, #80	; 0x50
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e4e:	bf00      	nop
 8001e50:	40023800 	.word	0x40023800
 8001e54:	00f42400 	.word	0x00f42400
 8001e58:	007a1200 	.word	0x007a1200

08001e5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e60:	4b03      	ldr	r3, [pc, #12]	; (8001e70 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e62:	681b      	ldr	r3, [r3, #0]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	20000000 	.word	0x20000000

08001e74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e78:	f7ff fff0 	bl	8001e5c <HAL_RCC_GetHCLKFreq>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	4b05      	ldr	r3, [pc, #20]	; (8001e94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	0a9b      	lsrs	r3, r3, #10
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	4903      	ldr	r1, [pc, #12]	; (8001e98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e8a:	5ccb      	ldrb	r3, [r1, r3]
 8001e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40023800 	.word	0x40023800
 8001e98:	08004c9c 	.word	0x08004c9c

08001e9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ea0:	f7ff ffdc 	bl	8001e5c <HAL_RCC_GetHCLKFreq>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	4b05      	ldr	r3, [pc, #20]	; (8001ebc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	0b5b      	lsrs	r3, r3, #13
 8001eac:	f003 0307 	and.w	r3, r3, #7
 8001eb0:	4903      	ldr	r1, [pc, #12]	; (8001ec0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001eb2:	5ccb      	ldrb	r3, [r1, r3]
 8001eb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	08004c9c 	.word	0x08004c9c

08001ec4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e041      	b.n	8001f5a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d106      	bne.n	8001ef0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7fe fe4c 	bl	8000b88 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2202      	movs	r2, #2
 8001ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	3304      	adds	r3, #4
 8001f00:	4619      	mov	r1, r3
 8001f02:	4610      	mov	r0, r2
 8001f04:	f000 f8f0 	bl	80020e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2201      	movs	r2, #1
 8001f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f58:	2300      	movs	r3, #0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
	...

08001f64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f70:	2300      	movs	r3, #0
 8001f72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f7a:	2b01      	cmp	r3, #1
 8001f7c:	d101      	bne.n	8001f82 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001f7e:	2302      	movs	r3, #2
 8001f80:	e0ae      	b.n	80020e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2201      	movs	r2, #1
 8001f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2b0c      	cmp	r3, #12
 8001f8e:	f200 809f 	bhi.w	80020d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001f92:	a201      	add	r2, pc, #4	; (adr r2, 8001f98 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f98:	08001fcd 	.word	0x08001fcd
 8001f9c:	080020d1 	.word	0x080020d1
 8001fa0:	080020d1 	.word	0x080020d1
 8001fa4:	080020d1 	.word	0x080020d1
 8001fa8:	0800200d 	.word	0x0800200d
 8001fac:	080020d1 	.word	0x080020d1
 8001fb0:	080020d1 	.word	0x080020d1
 8001fb4:	080020d1 	.word	0x080020d1
 8001fb8:	0800204f 	.word	0x0800204f
 8001fbc:	080020d1 	.word	0x080020d1
 8001fc0:	080020d1 	.word	0x080020d1
 8001fc4:	080020d1 	.word	0x080020d1
 8001fc8:	0800208f 	.word	0x0800208f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	68b9      	ldr	r1, [r7, #8]
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f000 f908 	bl	80021e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	699a      	ldr	r2, [r3, #24]
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f042 0208 	orr.w	r2, r2, #8
 8001fe6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	699a      	ldr	r2, [r3, #24]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f022 0204 	bic.w	r2, r2, #4
 8001ff6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	6999      	ldr	r1, [r3, #24]
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	691a      	ldr	r2, [r3, #16]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	430a      	orrs	r2, r1
 8002008:	619a      	str	r2, [r3, #24]
      break;
 800200a:	e064      	b.n	80020d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	68b9      	ldr	r1, [r7, #8]
 8002012:	4618      	mov	r0, r3
 8002014:	f000 f94e 	bl	80022b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	699a      	ldr	r2, [r3, #24]
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002026:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	699a      	ldr	r2, [r3, #24]
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002036:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6999      	ldr	r1, [r3, #24]
 800203e:	68bb      	ldr	r3, [r7, #8]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	021a      	lsls	r2, r3, #8
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	430a      	orrs	r2, r1
 800204a:	619a      	str	r2, [r3, #24]
      break;
 800204c:	e043      	b.n	80020d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	68b9      	ldr	r1, [r7, #8]
 8002054:	4618      	mov	r0, r3
 8002056:	f000 f999 	bl	800238c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	69da      	ldr	r2, [r3, #28]
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f042 0208 	orr.w	r2, r2, #8
 8002068:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	69da      	ldr	r2, [r3, #28]
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f022 0204 	bic.w	r2, r2, #4
 8002078:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	69d9      	ldr	r1, [r3, #28]
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	691a      	ldr	r2, [r3, #16]
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	430a      	orrs	r2, r1
 800208a:	61da      	str	r2, [r3, #28]
      break;
 800208c:	e023      	b.n	80020d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68b9      	ldr	r1, [r7, #8]
 8002094:	4618      	mov	r0, r3
 8002096:	f000 f9e3 	bl	8002460 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	69da      	ldr	r2, [r3, #28]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80020a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	69da      	ldr	r2, [r3, #28]
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80020b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	69d9      	ldr	r1, [r3, #28]
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	691b      	ldr	r3, [r3, #16]
 80020c4:	021a      	lsls	r2, r3, #8
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	430a      	orrs	r2, r1
 80020cc:	61da      	str	r2, [r3, #28]
      break;
 80020ce:	e002      	b.n	80020d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80020d0:	2301      	movs	r3, #1
 80020d2:	75fb      	strb	r3, [r7, #23]
      break;
 80020d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2200      	movs	r2, #0
 80020da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80020de:	7dfb      	ldrb	r3, [r7, #23]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a34      	ldr	r2, [pc, #208]	; (80021cc <TIM_Base_SetConfig+0xe4>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d00f      	beq.n	8002120 <TIM_Base_SetConfig+0x38>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002106:	d00b      	beq.n	8002120 <TIM_Base_SetConfig+0x38>
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	4a31      	ldr	r2, [pc, #196]	; (80021d0 <TIM_Base_SetConfig+0xe8>)
 800210c:	4293      	cmp	r3, r2
 800210e:	d007      	beq.n	8002120 <TIM_Base_SetConfig+0x38>
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a30      	ldr	r2, [pc, #192]	; (80021d4 <TIM_Base_SetConfig+0xec>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d003      	beq.n	8002120 <TIM_Base_SetConfig+0x38>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a2f      	ldr	r2, [pc, #188]	; (80021d8 <TIM_Base_SetConfig+0xf0>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d108      	bne.n	8002132 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002126:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	68fa      	ldr	r2, [r7, #12]
 800212e:	4313      	orrs	r3, r2
 8002130:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a25      	ldr	r2, [pc, #148]	; (80021cc <TIM_Base_SetConfig+0xe4>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d01b      	beq.n	8002172 <TIM_Base_SetConfig+0x8a>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002140:	d017      	beq.n	8002172 <TIM_Base_SetConfig+0x8a>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a22      	ldr	r2, [pc, #136]	; (80021d0 <TIM_Base_SetConfig+0xe8>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d013      	beq.n	8002172 <TIM_Base_SetConfig+0x8a>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a21      	ldr	r2, [pc, #132]	; (80021d4 <TIM_Base_SetConfig+0xec>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d00f      	beq.n	8002172 <TIM_Base_SetConfig+0x8a>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a20      	ldr	r2, [pc, #128]	; (80021d8 <TIM_Base_SetConfig+0xf0>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d00b      	beq.n	8002172 <TIM_Base_SetConfig+0x8a>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a1f      	ldr	r2, [pc, #124]	; (80021dc <TIM_Base_SetConfig+0xf4>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d007      	beq.n	8002172 <TIM_Base_SetConfig+0x8a>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a1e      	ldr	r2, [pc, #120]	; (80021e0 <TIM_Base_SetConfig+0xf8>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d003      	beq.n	8002172 <TIM_Base_SetConfig+0x8a>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a1d      	ldr	r2, [pc, #116]	; (80021e4 <TIM_Base_SetConfig+0xfc>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d108      	bne.n	8002184 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002178:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	4313      	orrs	r3, r2
 8002182:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	695b      	ldr	r3, [r3, #20]
 800218e:	4313      	orrs	r3, r2
 8002190:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	68fa      	ldr	r2, [r7, #12]
 8002196:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	689a      	ldr	r2, [r3, #8]
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4a08      	ldr	r2, [pc, #32]	; (80021cc <TIM_Base_SetConfig+0xe4>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d103      	bne.n	80021b8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	691a      	ldr	r2, [r3, #16]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2201      	movs	r2, #1
 80021bc:	615a      	str	r2, [r3, #20]
}
 80021be:	bf00      	nop
 80021c0:	3714      	adds	r7, #20
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	40010000 	.word	0x40010000
 80021d0:	40000400 	.word	0x40000400
 80021d4:	40000800 	.word	0x40000800
 80021d8:	40000c00 	.word	0x40000c00
 80021dc:	40014000 	.word	0x40014000
 80021e0:	40014400 	.word	0x40014400
 80021e4:	40014800 	.word	0x40014800

080021e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b087      	sub	sp, #28
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6a1b      	ldr	r3, [r3, #32]
 80021f6:	f023 0201 	bic.w	r2, r3, #1
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a1b      	ldr	r3, [r3, #32]
 8002202:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	699b      	ldr	r3, [r3, #24]
 800220e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	f023 0303 	bic.w	r3, r3, #3
 800221e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	68fa      	ldr	r2, [r7, #12]
 8002226:	4313      	orrs	r3, r2
 8002228:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	f023 0302 	bic.w	r3, r3, #2
 8002230:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	4313      	orrs	r3, r2
 800223a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a1c      	ldr	r2, [pc, #112]	; (80022b0 <TIM_OC1_SetConfig+0xc8>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d10c      	bne.n	800225e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	f023 0308 	bic.w	r3, r3, #8
 800224a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	697a      	ldr	r2, [r7, #20]
 8002252:	4313      	orrs	r3, r2
 8002254:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	f023 0304 	bic.w	r3, r3, #4
 800225c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	4a13      	ldr	r2, [pc, #76]	; (80022b0 <TIM_OC1_SetConfig+0xc8>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d111      	bne.n	800228a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800226c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002274:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	695b      	ldr	r3, [r3, #20]
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	4313      	orrs	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	699b      	ldr	r3, [r3, #24]
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	4313      	orrs	r3, r2
 8002288:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	68fa      	ldr	r2, [r7, #12]
 8002294:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685a      	ldr	r2, [r3, #4]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	697a      	ldr	r2, [r7, #20]
 80022a2:	621a      	str	r2, [r3, #32]
}
 80022a4:	bf00      	nop
 80022a6:	371c      	adds	r7, #28
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	40010000 	.word	0x40010000

080022b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b087      	sub	sp, #28
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
 80022bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	f023 0210 	bic.w	r2, r3, #16
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	021b      	lsls	r3, r3, #8
 80022f2:	68fa      	ldr	r2, [r7, #12]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	f023 0320 	bic.w	r3, r3, #32
 80022fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	011b      	lsls	r3, r3, #4
 8002306:	697a      	ldr	r2, [r7, #20]
 8002308:	4313      	orrs	r3, r2
 800230a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	4a1e      	ldr	r2, [pc, #120]	; (8002388 <TIM_OC2_SetConfig+0xd4>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d10d      	bne.n	8002330 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800231a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	011b      	lsls	r3, r3, #4
 8002322:	697a      	ldr	r2, [r7, #20]
 8002324:	4313      	orrs	r3, r2
 8002326:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800232e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a15      	ldr	r2, [pc, #84]	; (8002388 <TIM_OC2_SetConfig+0xd4>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d113      	bne.n	8002360 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800233e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002340:	693b      	ldr	r3, [r7, #16]
 8002342:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002346:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	695b      	ldr	r3, [r3, #20]
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	693a      	ldr	r2, [r7, #16]
 8002350:	4313      	orrs	r3, r2
 8002352:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	699b      	ldr	r3, [r3, #24]
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	693a      	ldr	r2, [r7, #16]
 800235c:	4313      	orrs	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	693a      	ldr	r2, [r7, #16]
 8002364:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	68fa      	ldr	r2, [r7, #12]
 800236a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685a      	ldr	r2, [r3, #4]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	697a      	ldr	r2, [r7, #20]
 8002378:	621a      	str	r2, [r3, #32]
}
 800237a:	bf00      	nop
 800237c:	371c      	adds	r7, #28
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	40010000 	.word	0x40010000

0800238c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800238c:	b480      	push	{r7}
 800238e:	b087      	sub	sp, #28
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
 8002394:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a1b      	ldr	r3, [r3, #32]
 80023a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	685b      	ldr	r3, [r3, #4]
 80023ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	69db      	ldr	r3, [r3, #28]
 80023b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f023 0303 	bic.w	r3, r3, #3
 80023c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80023d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	689b      	ldr	r3, [r3, #8]
 80023da:	021b      	lsls	r3, r3, #8
 80023dc:	697a      	ldr	r2, [r7, #20]
 80023de:	4313      	orrs	r3, r2
 80023e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a1d      	ldr	r2, [pc, #116]	; (800245c <TIM_OC3_SetConfig+0xd0>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d10d      	bne.n	8002406 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80023f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	021b      	lsls	r3, r3, #8
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002404:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4a14      	ldr	r2, [pc, #80]	; (800245c <TIM_OC3_SetConfig+0xd0>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d113      	bne.n	8002436 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002414:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800241c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	695b      	ldr	r3, [r3, #20]
 8002422:	011b      	lsls	r3, r3, #4
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	4313      	orrs	r3, r2
 8002428:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	011b      	lsls	r3, r3, #4
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	4313      	orrs	r3, r2
 8002434:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	693a      	ldr	r2, [r7, #16]
 800243a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685a      	ldr	r2, [r3, #4]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	697a      	ldr	r2, [r7, #20]
 800244e:	621a      	str	r2, [r3, #32]
}
 8002450:	bf00      	nop
 8002452:	371c      	adds	r7, #28
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	40010000 	.word	0x40010000

08002460 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002460:	b480      	push	{r7}
 8002462:	b087      	sub	sp, #28
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a1b      	ldr	r3, [r3, #32]
 800246e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6a1b      	ldr	r3, [r3, #32]
 800247a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800248e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002496:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	021b      	lsls	r3, r3, #8
 800249e:	68fa      	ldr	r2, [r7, #12]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80024aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	031b      	lsls	r3, r3, #12
 80024b2:	693a      	ldr	r2, [r7, #16]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a10      	ldr	r2, [pc, #64]	; (80024fc <TIM_OC4_SetConfig+0x9c>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d109      	bne.n	80024d4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80024c6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	695b      	ldr	r3, [r3, #20]
 80024cc:	019b      	lsls	r3, r3, #6
 80024ce:	697a      	ldr	r2, [r7, #20]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	68fa      	ldr	r2, [r7, #12]
 80024de:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	693a      	ldr	r2, [r7, #16]
 80024ec:	621a      	str	r2, [r3, #32]
}
 80024ee:	bf00      	nop
 80024f0:	371c      	adds	r7, #28
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	40010000 	.word	0x40010000

08002500 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002510:	2b01      	cmp	r3, #1
 8002512:	d101      	bne.n	8002518 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002514:	2302      	movs	r3, #2
 8002516:	e050      	b.n	80025ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2202      	movs	r2, #2
 8002524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800253e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68fa      	ldr	r2, [r7, #12]
 8002546:	4313      	orrs	r3, r2
 8002548:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	68fa      	ldr	r2, [r7, #12]
 8002550:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a1c      	ldr	r2, [pc, #112]	; (80025c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d018      	beq.n	800258e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002564:	d013      	beq.n	800258e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a18      	ldr	r2, [pc, #96]	; (80025cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800256c:	4293      	cmp	r3, r2
 800256e:	d00e      	beq.n	800258e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a16      	ldr	r2, [pc, #88]	; (80025d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d009      	beq.n	800258e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a15      	ldr	r2, [pc, #84]	; (80025d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d004      	beq.n	800258e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a13      	ldr	r2, [pc, #76]	; (80025d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d10c      	bne.n	80025a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800258e:	68bb      	ldr	r3, [r7, #8]
 8002590:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002594:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	68ba      	ldr	r2, [r7, #8]
 800259c:	4313      	orrs	r3, r2
 800259e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	68ba      	ldr	r2, [r7, #8]
 80025a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2201      	movs	r2, #1
 80025ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2200      	movs	r2, #0
 80025b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3714      	adds	r7, #20
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	40010000 	.word	0x40010000
 80025cc:	40000400 	.word	0x40000400
 80025d0:	40000800 	.word	0x40000800
 80025d4:	40000c00 	.word	0x40000c00
 80025d8:	40014000 	.word	0x40014000

080025dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e03f      	b.n	800266e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d106      	bne.n	8002608 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7fe fb1c 	bl	8000c40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2224      	movs	r2, #36	; 0x24
 800260c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68da      	ldr	r2, [r3, #12]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800261e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f000 fddf 	bl	80031e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	691a      	ldr	r2, [r3, #16]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002634:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	695a      	ldr	r2, [r3, #20]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002644:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	68da      	ldr	r2, [r3, #12]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002654:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2200      	movs	r2, #0
 800265a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2220      	movs	r2, #32
 8002660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2220      	movs	r2, #32
 8002668:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b08a      	sub	sp, #40	; 0x28
 800267a:	af02      	add	r7, sp, #8
 800267c:	60f8      	str	r0, [r7, #12]
 800267e:	60b9      	str	r1, [r7, #8]
 8002680:	603b      	str	r3, [r7, #0]
 8002682:	4613      	mov	r3, r2
 8002684:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002686:	2300      	movs	r3, #0
 8002688:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002690:	b2db      	uxtb	r3, r3
 8002692:	2b20      	cmp	r3, #32
 8002694:	d17c      	bne.n	8002790 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	2b00      	cmp	r3, #0
 800269a:	d002      	beq.n	80026a2 <HAL_UART_Transmit+0x2c>
 800269c:	88fb      	ldrh	r3, [r7, #6]
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d101      	bne.n	80026a6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80026a2:	2301      	movs	r3, #1
 80026a4:	e075      	b.n	8002792 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d101      	bne.n	80026b4 <HAL_UART_Transmit+0x3e>
 80026b0:	2302      	movs	r3, #2
 80026b2:	e06e      	b.n	8002792 <HAL_UART_Transmit+0x11c>
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2221      	movs	r2, #33	; 0x21
 80026c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80026ca:	f7fe fc15 	bl	8000ef8 <HAL_GetTick>
 80026ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	88fa      	ldrh	r2, [r7, #6]
 80026d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	88fa      	ldrh	r2, [r7, #6]
 80026da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026e4:	d108      	bne.n	80026f8 <HAL_UART_Transmit+0x82>
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	691b      	ldr	r3, [r3, #16]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d104      	bne.n	80026f8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80026ee:	2300      	movs	r3, #0
 80026f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	61bb      	str	r3, [r7, #24]
 80026f6:	e003      	b.n	8002700 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026fc:	2300      	movs	r3, #0
 80026fe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002708:	e02a      	b.n	8002760 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	9300      	str	r3, [sp, #0]
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	2200      	movs	r2, #0
 8002712:	2180      	movs	r1, #128	; 0x80
 8002714:	68f8      	ldr	r0, [r7, #12]
 8002716:	f000 fb1f 	bl	8002d58 <UART_WaitOnFlagUntilTimeout>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002720:	2303      	movs	r3, #3
 8002722:	e036      	b.n	8002792 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d10b      	bne.n	8002742 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	881b      	ldrh	r3, [r3, #0]
 800272e:	461a      	mov	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002738:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800273a:	69bb      	ldr	r3, [r7, #24]
 800273c:	3302      	adds	r3, #2
 800273e:	61bb      	str	r3, [r7, #24]
 8002740:	e007      	b.n	8002752 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	781a      	ldrb	r2, [r3, #0]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800274c:	69fb      	ldr	r3, [r7, #28]
 800274e:	3301      	adds	r3, #1
 8002750:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002756:	b29b      	uxth	r3, r3
 8002758:	3b01      	subs	r3, #1
 800275a:	b29a      	uxth	r2, r3
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002764:	b29b      	uxth	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d1cf      	bne.n	800270a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	9300      	str	r3, [sp, #0]
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	2200      	movs	r2, #0
 8002772:	2140      	movs	r1, #64	; 0x40
 8002774:	68f8      	ldr	r0, [r7, #12]
 8002776:	f000 faef 	bl	8002d58 <UART_WaitOnFlagUntilTimeout>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002780:	2303      	movs	r3, #3
 8002782:	e006      	b.n	8002792 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	2220      	movs	r2, #32
 8002788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800278c:	2300      	movs	r3, #0
 800278e:	e000      	b.n	8002792 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002790:	2302      	movs	r3, #2
  }
}
 8002792:	4618      	mov	r0, r3
 8002794:	3720      	adds	r7, #32
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}

0800279a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800279a:	b580      	push	{r7, lr}
 800279c:	b084      	sub	sp, #16
 800279e:	af00      	add	r7, sp, #0
 80027a0:	60f8      	str	r0, [r7, #12]
 80027a2:	60b9      	str	r1, [r7, #8]
 80027a4:	4613      	mov	r3, r2
 80027a6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b20      	cmp	r3, #32
 80027b2:	d11d      	bne.n	80027f0 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d002      	beq.n	80027c0 <HAL_UART_Receive_IT+0x26>
 80027ba:	88fb      	ldrh	r3, [r7, #6]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d101      	bne.n	80027c4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e016      	b.n	80027f2 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d101      	bne.n	80027d2 <HAL_UART_Receive_IT+0x38>
 80027ce:	2302      	movs	r3, #2
 80027d0:	e00f      	b.n	80027f2 <HAL_UART_Receive_IT+0x58>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2201      	movs	r2, #1
 80027d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80027e0:	88fb      	ldrh	r3, [r7, #6]
 80027e2:	461a      	mov	r2, r3
 80027e4:	68b9      	ldr	r1, [r7, #8]
 80027e6:	68f8      	ldr	r0, [r7, #12]
 80027e8:	f000 fb24 	bl	8002e34 <UART_Start_Receive_IT>
 80027ec:	4603      	mov	r3, r0
 80027ee:	e000      	b.n	80027f2 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80027f0:	2302      	movs	r3, #2
  }
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b0ba      	sub	sp, #232	; 0xe8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8002822:	2300      	movs	r3, #0
 8002824:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002828:	2300      	movs	r3, #0
 800282a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800282e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002832:	f003 030f 	and.w	r3, r3, #15
 8002836:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800283a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800283e:	2b00      	cmp	r3, #0
 8002840:	d10f      	bne.n	8002862 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002846:	f003 0320 	and.w	r3, r3, #32
 800284a:	2b00      	cmp	r3, #0
 800284c:	d009      	beq.n	8002862 <HAL_UART_IRQHandler+0x66>
 800284e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002852:	f003 0320 	and.w	r3, r3, #32
 8002856:	2b00      	cmp	r3, #0
 8002858:	d003      	beq.n	8002862 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800285a:	6878      	ldr	r0, [r7, #4]
 800285c:	f000 fc07 	bl	800306e <UART_Receive_IT>
      return;
 8002860:	e256      	b.n	8002d10 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002862:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002866:	2b00      	cmp	r3, #0
 8002868:	f000 80de 	beq.w	8002a28 <HAL_UART_IRQHandler+0x22c>
 800286c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002870:	f003 0301 	and.w	r3, r3, #1
 8002874:	2b00      	cmp	r3, #0
 8002876:	d106      	bne.n	8002886 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002878:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800287c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002880:	2b00      	cmp	r3, #0
 8002882:	f000 80d1 	beq.w	8002a28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b00      	cmp	r3, #0
 8002890:	d00b      	beq.n	80028aa <HAL_UART_IRQHandler+0xae>
 8002892:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002896:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800289a:	2b00      	cmp	r3, #0
 800289c:	d005      	beq.n	80028aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	f043 0201 	orr.w	r2, r3, #1
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028ae:	f003 0304 	and.w	r3, r3, #4
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d00b      	beq.n	80028ce <HAL_UART_IRQHandler+0xd2>
 80028b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d005      	beq.n	80028ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c6:	f043 0202 	orr.w	r2, r3, #2
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028d2:	f003 0302 	and.w	r3, r3, #2
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00b      	beq.n	80028f2 <HAL_UART_IRQHandler+0xf6>
 80028da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80028de:	f003 0301 	and.w	r3, r3, #1
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d005      	beq.n	80028f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ea:	f043 0204 	orr.w	r2, r3, #4
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80028f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80028f6:	f003 0308 	and.w	r3, r3, #8
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d011      	beq.n	8002922 <HAL_UART_IRQHandler+0x126>
 80028fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002902:	f003 0320 	and.w	r3, r3, #32
 8002906:	2b00      	cmp	r3, #0
 8002908:	d105      	bne.n	8002916 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800290a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	2b00      	cmp	r3, #0
 8002914:	d005      	beq.n	8002922 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291a:	f043 0208 	orr.w	r2, r3, #8
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 81ed 	beq.w	8002d06 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800292c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002930:	f003 0320 	and.w	r3, r3, #32
 8002934:	2b00      	cmp	r3, #0
 8002936:	d008      	beq.n	800294a <HAL_UART_IRQHandler+0x14e>
 8002938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800293c:	f003 0320 	and.w	r3, r3, #32
 8002940:	2b00      	cmp	r3, #0
 8002942:	d002      	beq.n	800294a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002944:	6878      	ldr	r0, [r7, #4]
 8002946:	f000 fb92 	bl	800306e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	695b      	ldr	r3, [r3, #20]
 8002950:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002954:	2b40      	cmp	r3, #64	; 0x40
 8002956:	bf0c      	ite	eq
 8002958:	2301      	moveq	r3, #1
 800295a:	2300      	movne	r3, #0
 800295c:	b2db      	uxtb	r3, r3
 800295e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002966:	f003 0308 	and.w	r3, r3, #8
 800296a:	2b00      	cmp	r3, #0
 800296c:	d103      	bne.n	8002976 <HAL_UART_IRQHandler+0x17a>
 800296e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8002972:	2b00      	cmp	r3, #0
 8002974:	d04f      	beq.n	8002a16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 fa9a 	bl	8002eb0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	695b      	ldr	r3, [r3, #20]
 8002982:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002986:	2b40      	cmp	r3, #64	; 0x40
 8002988:	d141      	bne.n	8002a0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	3314      	adds	r3, #20
 8002990:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002994:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002998:	e853 3f00 	ldrex	r3, [r3]
 800299c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80029a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80029a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	3314      	adds	r3, #20
 80029b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80029b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80029ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80029c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80029c6:	e841 2300 	strex	r3, r2, [r1]
 80029ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80029ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d1d9      	bne.n	800298a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d013      	beq.n	8002a06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e2:	4a7d      	ldr	r2, [pc, #500]	; (8002bd8 <HAL_UART_IRQHandler+0x3dc>)
 80029e4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ea:	4618      	mov	r0, r3
 80029ec:	f7fe fc11 	bl	8001212 <HAL_DMA_Abort_IT>
 80029f0:	4603      	mov	r3, r0
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d016      	beq.n	8002a24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002a00:	4610      	mov	r0, r2
 8002a02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a04:	e00e      	b.n	8002a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f990 	bl	8002d2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a0c:	e00a      	b.n	8002a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f000 f98c 	bl	8002d2c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a14:	e006      	b.n	8002a24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f000 f988 	bl	8002d2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8002a22:	e170      	b.n	8002d06 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a24:	bf00      	nop
    return;
 8002a26:	e16e      	b.n	8002d06 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	f040 814a 	bne.w	8002cc6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002a32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002a36:	f003 0310 	and.w	r3, r3, #16
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	f000 8143 	beq.w	8002cc6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002a44:	f003 0310 	and.w	r3, r3, #16
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	f000 813c 	beq.w	8002cc6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002a4e:	2300      	movs	r3, #0
 8002a50:	60bb      	str	r3, [r7, #8]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	60bb      	str	r3, [r7, #8]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	60bb      	str	r3, [r7, #8]
 8002a62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	695b      	ldr	r3, [r3, #20]
 8002a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6e:	2b40      	cmp	r3, #64	; 0x40
 8002a70:	f040 80b4 	bne.w	8002bdc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002a80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	f000 8140 	beq.w	8002d0a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002a8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002a92:	429a      	cmp	r2, r3
 8002a94:	f080 8139 	bcs.w	8002d0a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002a9e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002aa4:	69db      	ldr	r3, [r3, #28]
 8002aa6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aaa:	f000 8088 	beq.w	8002bbe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	330c      	adds	r3, #12
 8002ab4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ab8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002abc:	e853 3f00 	ldrex	r3, [r3]
 8002ac0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002ac8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002acc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	330c      	adds	r3, #12
 8002ad6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002ada:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002ade:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ae2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8002ae6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002aea:	e841 2300 	strex	r3, r2, [r1]
 8002aee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002af2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1d9      	bne.n	8002aae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	3314      	adds	r3, #20
 8002b00:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b02:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b04:	e853 3f00 	ldrex	r3, [r3]
 8002b08:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002b0a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b0c:	f023 0301 	bic.w	r3, r3, #1
 8002b10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	3314      	adds	r3, #20
 8002b1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002b1e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002b22:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b24:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8002b26:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002b2a:	e841 2300 	strex	r3, r2, [r1]
 8002b2e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002b30:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1e1      	bne.n	8002afa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	3314      	adds	r3, #20
 8002b3c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b3e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b40:	e853 3f00 	ldrex	r3, [r3]
 8002b44:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8002b46:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b4c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	3314      	adds	r3, #20
 8002b56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002b5a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002b5c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b5e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002b60:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002b62:	e841 2300 	strex	r3, r2, [r1]
 8002b66:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8002b68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d1e3      	bne.n	8002b36 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2220      	movs	r2, #32
 8002b72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	330c      	adds	r3, #12
 8002b82:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b86:	e853 3f00 	ldrex	r3, [r3]
 8002b8a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002b8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b8e:	f023 0310 	bic.w	r3, r3, #16
 8002b92:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	330c      	adds	r3, #12
 8002b9c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002ba0:	65ba      	str	r2, [r7, #88]	; 0x58
 8002ba2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ba4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8002ba6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ba8:	e841 2300 	strex	r3, r2, [r1]
 8002bac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002bae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d1e3      	bne.n	8002b7c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f7fe faba 	bl	8001132 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002bc6:	b29b      	uxth	r3, r3
 8002bc8:	1ad3      	subs	r3, r2, r3
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	4619      	mov	r1, r3
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f8b6 	bl	8002d40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002bd4:	e099      	b.n	8002d0a <HAL_UART_IRQHandler+0x50e>
 8002bd6:	bf00      	nop
 8002bd8:	08002f77 	.word	0x08002f77
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	1ad3      	subs	r3, r2, r3
 8002be8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002bf0:	b29b      	uxth	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	f000 808b 	beq.w	8002d0e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002bf8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f000 8086 	beq.w	8002d0e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	330c      	adds	r3, #12
 8002c08:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c0c:	e853 3f00 	ldrex	r3, [r3]
 8002c10:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c14:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c18:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	330c      	adds	r3, #12
 8002c22:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002c26:	647a      	str	r2, [r7, #68]	; 0x44
 8002c28:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002c2c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002c2e:	e841 2300 	strex	r3, r2, [r1]
 8002c32:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002c34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1e3      	bne.n	8002c02 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	3314      	adds	r3, #20
 8002c40:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c44:	e853 3f00 	ldrex	r3, [r3]
 8002c48:	623b      	str	r3, [r7, #32]
   return(result);
 8002c4a:	6a3b      	ldr	r3, [r7, #32]
 8002c4c:	f023 0301 	bic.w	r3, r3, #1
 8002c50:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	3314      	adds	r3, #20
 8002c5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002c5e:	633a      	str	r2, [r7, #48]	; 0x30
 8002c60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c62:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002c64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002c66:	e841 2300 	strex	r3, r2, [r1]
 8002c6a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1e3      	bne.n	8002c3a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2220      	movs	r2, #32
 8002c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	330c      	adds	r3, #12
 8002c86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	e853 3f00 	ldrex	r3, [r3]
 8002c8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	f023 0310 	bic.w	r3, r3, #16
 8002c96:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	330c      	adds	r3, #12
 8002ca0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002ca4:	61fa      	str	r2, [r7, #28]
 8002ca6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca8:	69b9      	ldr	r1, [r7, #24]
 8002caa:	69fa      	ldr	r2, [r7, #28]
 8002cac:	e841 2300 	strex	r3, r2, [r1]
 8002cb0:	617b      	str	r3, [r7, #20]
   return(result);
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d1e3      	bne.n	8002c80 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002cb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f000 f83e 	bl	8002d40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002cc4:	e023      	b.n	8002d0e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d009      	beq.n	8002ce6 <HAL_UART_IRQHandler+0x4ea>
 8002cd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d003      	beq.n	8002ce6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002cde:	6878      	ldr	r0, [r7, #4]
 8002ce0:	f000 f95d 	bl	8002f9e <UART_Transmit_IT>
    return;
 8002ce4:	e014      	b.n	8002d10 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002cea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d00e      	beq.n	8002d10 <HAL_UART_IRQHandler+0x514>
 8002cf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d008      	beq.n	8002d10 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f000 f99d 	bl	800303e <UART_EndTransmit_IT>
    return;
 8002d04:	e004      	b.n	8002d10 <HAL_UART_IRQHandler+0x514>
    return;
 8002d06:	bf00      	nop
 8002d08:	e002      	b.n	8002d10 <HAL_UART_IRQHandler+0x514>
      return;
 8002d0a:	bf00      	nop
 8002d0c:	e000      	b.n	8002d10 <HAL_UART_IRQHandler+0x514>
      return;
 8002d0e:	bf00      	nop
  }
}
 8002d10:	37e8      	adds	r7, #232	; 0xe8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop

08002d18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002d20:	bf00      	nop
 8002d22:	370c      	adds	r7, #12
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002d34:	bf00      	nop
 8002d36:	370c      	adds	r7, #12
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr

08002d40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	460b      	mov	r3, r1
 8002d4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b090      	sub	sp, #64	; 0x40
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	603b      	str	r3, [r7, #0]
 8002d64:	4613      	mov	r3, r2
 8002d66:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d68:	e050      	b.n	8002e0c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d70:	d04c      	beq.n	8002e0c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002d72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d007      	beq.n	8002d88 <UART_WaitOnFlagUntilTimeout+0x30>
 8002d78:	f7fe f8be 	bl	8000ef8 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	683b      	ldr	r3, [r7, #0]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d241      	bcs.n	8002e0c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	330c      	adds	r3, #12
 8002d8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d92:	e853 3f00 	ldrex	r3, [r3]
 8002d96:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d9a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	330c      	adds	r3, #12
 8002da6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002da8:	637a      	str	r2, [r7, #52]	; 0x34
 8002daa:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002dae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002db0:	e841 2300 	strex	r3, r2, [r1]
 8002db4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1e5      	bne.n	8002d88 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	3314      	adds	r3, #20
 8002dc2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	e853 3f00 	ldrex	r3, [r3]
 8002dca:	613b      	str	r3, [r7, #16]
   return(result);
 8002dcc:	693b      	ldr	r3, [r7, #16]
 8002dce:	f023 0301 	bic.w	r3, r3, #1
 8002dd2:	63bb      	str	r3, [r7, #56]	; 0x38
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	3314      	adds	r3, #20
 8002dda:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ddc:	623a      	str	r2, [r7, #32]
 8002dde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002de0:	69f9      	ldr	r1, [r7, #28]
 8002de2:	6a3a      	ldr	r2, [r7, #32]
 8002de4:	e841 2300 	strex	r3, r2, [r1]
 8002de8:	61bb      	str	r3, [r7, #24]
   return(result);
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d1e5      	bne.n	8002dbc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2220      	movs	r2, #32
 8002df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2220      	movs	r2, #32
 8002dfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e00f      	b.n	8002e2c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	4013      	ands	r3, r2
 8002e16:	68ba      	ldr	r2, [r7, #8]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	bf0c      	ite	eq
 8002e1c:	2301      	moveq	r3, #1
 8002e1e:	2300      	movne	r3, #0
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	461a      	mov	r2, r3
 8002e24:	79fb      	ldrb	r3, [r7, #7]
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d09f      	beq.n	8002d6a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	3740      	adds	r7, #64	; 0x40
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	68ba      	ldr	r2, [r7, #8]
 8002e46:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	88fa      	ldrh	r2, [r7, #6]
 8002e4c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	88fa      	ldrh	r2, [r7, #6]
 8002e52:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2200      	movs	r2, #0
 8002e58:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2222      	movs	r2, #34	; 0x22
 8002e5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d007      	beq.n	8002e82 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68da      	ldr	r2, [r3, #12]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e80:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	695a      	ldr	r2, [r3, #20]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f042 0201 	orr.w	r2, r2, #1
 8002e90:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	68da      	ldr	r2, [r3, #12]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f042 0220 	orr.w	r2, r2, #32
 8002ea0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002ea2:	2300      	movs	r3, #0
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3714      	adds	r7, #20
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr

08002eb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b095      	sub	sp, #84	; 0x54
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	330c      	adds	r3, #12
 8002ebe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ec2:	e853 3f00 	ldrex	r3, [r3]
 8002ec6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002ece:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	330c      	adds	r3, #12
 8002ed6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002ed8:	643a      	str	r2, [r7, #64]	; 0x40
 8002eda:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002edc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002ede:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002ee0:	e841 2300 	strex	r3, r2, [r1]
 8002ee4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d1e5      	bne.n	8002eb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	3314      	adds	r3, #20
 8002ef2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ef4:	6a3b      	ldr	r3, [r7, #32]
 8002ef6:	e853 3f00 	ldrex	r3, [r3]
 8002efa:	61fb      	str	r3, [r7, #28]
   return(result);
 8002efc:	69fb      	ldr	r3, [r7, #28]
 8002efe:	f023 0301 	bic.w	r3, r3, #1
 8002f02:	64bb      	str	r3, [r7, #72]	; 0x48
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	3314      	adds	r3, #20
 8002f0a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002f0c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f0e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f10:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f12:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f14:	e841 2300 	strex	r3, r2, [r1]
 8002f18:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d1e5      	bne.n	8002eec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d119      	bne.n	8002f5c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	330c      	adds	r3, #12
 8002f2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	e853 3f00 	ldrex	r3, [r3]
 8002f36:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	f023 0310 	bic.w	r3, r3, #16
 8002f3e:	647b      	str	r3, [r7, #68]	; 0x44
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	330c      	adds	r3, #12
 8002f46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002f48:	61ba      	str	r2, [r7, #24]
 8002f4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f4c:	6979      	ldr	r1, [r7, #20]
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	e841 2300 	strex	r3, r2, [r1]
 8002f54:	613b      	str	r3, [r7, #16]
   return(result);
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d1e5      	bne.n	8002f28 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2220      	movs	r2, #32
 8002f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002f6a:	bf00      	nop
 8002f6c:	3754      	adds	r7, #84	; 0x54
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr

08002f76 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002f76:	b580      	push	{r7, lr}
 8002f78:	b084      	sub	sp, #16
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f82:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002f90:	68f8      	ldr	r0, [r7, #12]
 8002f92:	f7ff fecb 	bl	8002d2c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002f96:	bf00      	nop
 8002f98:	3710      	adds	r7, #16
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	b085      	sub	sp, #20
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b21      	cmp	r3, #33	; 0x21
 8002fb0:	d13e      	bne.n	8003030 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fba:	d114      	bne.n	8002fe6 <UART_Transmit_IT+0x48>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	691b      	ldr	r3, [r3, #16]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d110      	bne.n	8002fe6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a1b      	ldr	r3, [r3, #32]
 8002fc8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	881b      	ldrh	r3, [r3, #0]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002fd8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6a1b      	ldr	r3, [r3, #32]
 8002fde:	1c9a      	adds	r2, r3, #2
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	621a      	str	r2, [r3, #32]
 8002fe4:	e008      	b.n	8002ff8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6a1b      	ldr	r3, [r3, #32]
 8002fea:	1c59      	adds	r1, r3, #1
 8002fec:	687a      	ldr	r2, [r7, #4]
 8002fee:	6211      	str	r1, [r2, #32]
 8002ff0:	781a      	ldrb	r2, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	3b01      	subs	r3, #1
 8003000:	b29b      	uxth	r3, r3
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	4619      	mov	r1, r3
 8003006:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003008:	2b00      	cmp	r3, #0
 800300a:	d10f      	bne.n	800302c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68da      	ldr	r2, [r3, #12]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800301a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68da      	ldr	r2, [r3, #12]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800302a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800302c:	2300      	movs	r3, #0
 800302e:	e000      	b.n	8003032 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003030:	2302      	movs	r3, #2
  }
}
 8003032:	4618      	mov	r0, r3
 8003034:	3714      	adds	r7, #20
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr

0800303e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b082      	sub	sp, #8
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68da      	ldr	r2, [r3, #12]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003054:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2220      	movs	r2, #32
 800305a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7ff fe5a 	bl	8002d18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003064:	2300      	movs	r3, #0
}
 8003066:	4618      	mov	r0, r3
 8003068:	3708      	adds	r7, #8
 800306a:	46bd      	mov	sp, r7
 800306c:	bd80      	pop	{r7, pc}

0800306e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800306e:	b580      	push	{r7, lr}
 8003070:	b08c      	sub	sp, #48	; 0x30
 8003072:	af00      	add	r7, sp, #0
 8003074:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b22      	cmp	r3, #34	; 0x22
 8003080:	f040 80ab 	bne.w	80031da <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800308c:	d117      	bne.n	80030be <UART_Receive_IT+0x50>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	691b      	ldr	r3, [r3, #16]
 8003092:	2b00      	cmp	r3, #0
 8003094:	d113      	bne.n	80030be <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003096:	2300      	movs	r3, #0
 8003098:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030ac:	b29a      	uxth	r2, r3
 80030ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030b0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b6:	1c9a      	adds	r2, r3, #2
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	629a      	str	r2, [r3, #40]	; 0x28
 80030bc:	e026      	b.n	800310c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030c2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80030c4:	2300      	movs	r3, #0
 80030c6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030d0:	d007      	beq.n	80030e2 <UART_Receive_IT+0x74>
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d10a      	bne.n	80030f0 <UART_Receive_IT+0x82>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d106      	bne.n	80030f0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ec:	701a      	strb	r2, [r3, #0]
 80030ee:	e008      	b.n	8003102 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030fc:	b2da      	uxtb	r2, r3
 80030fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003100:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003106:	1c5a      	adds	r2, r3, #1
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003110:	b29b      	uxth	r3, r3
 8003112:	3b01      	subs	r3, #1
 8003114:	b29b      	uxth	r3, r3
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	4619      	mov	r1, r3
 800311a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800311c:	2b00      	cmp	r3, #0
 800311e:	d15a      	bne.n	80031d6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	68da      	ldr	r2, [r3, #12]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f022 0220 	bic.w	r2, r2, #32
 800312e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	68da      	ldr	r2, [r3, #12]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800313e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	695a      	ldr	r2, [r3, #20]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f022 0201 	bic.w	r2, r2, #1
 800314e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2220      	movs	r2, #32
 8003154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800315c:	2b01      	cmp	r3, #1
 800315e:	d135      	bne.n	80031cc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2200      	movs	r2, #0
 8003164:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	330c      	adds	r3, #12
 800316c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	e853 3f00 	ldrex	r3, [r3]
 8003174:	613b      	str	r3, [r7, #16]
   return(result);
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	f023 0310 	bic.w	r3, r3, #16
 800317c:	627b      	str	r3, [r7, #36]	; 0x24
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	330c      	adds	r3, #12
 8003184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003186:	623a      	str	r2, [r7, #32]
 8003188:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800318a:	69f9      	ldr	r1, [r7, #28]
 800318c:	6a3a      	ldr	r2, [r7, #32]
 800318e:	e841 2300 	strex	r3, r2, [r1]
 8003192:	61bb      	str	r3, [r7, #24]
   return(result);
 8003194:	69bb      	ldr	r3, [r7, #24]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1e5      	bne.n	8003166 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0310 	and.w	r3, r3, #16
 80031a4:	2b10      	cmp	r3, #16
 80031a6:	d10a      	bne.n	80031be <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80031a8:	2300      	movs	r3, #0
 80031aa:	60fb      	str	r3, [r7, #12]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	60fb      	str	r3, [r7, #12]
 80031bc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80031c2:	4619      	mov	r1, r3
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f7ff fdbb 	bl	8002d40 <HAL_UARTEx_RxEventCallback>
 80031ca:	e002      	b.n	80031d2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80031cc:	6878      	ldr	r0, [r7, #4]
 80031ce:	f7fd f9dd 	bl	800058c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80031d2:	2300      	movs	r3, #0
 80031d4:	e002      	b.n	80031dc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80031d6:	2300      	movs	r3, #0
 80031d8:	e000      	b.n	80031dc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80031da:	2302      	movs	r3, #2
  }
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3730      	adds	r7, #48	; 0x30
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031e8:	b0c0      	sub	sp, #256	; 0x100
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	691b      	ldr	r3, [r3, #16]
 80031f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80031fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003200:	68d9      	ldr	r1, [r3, #12]
 8003202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	ea40 0301 	orr.w	r3, r0, r1
 800320c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800320e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003212:	689a      	ldr	r2, [r3, #8]
 8003214:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003218:	691b      	ldr	r3, [r3, #16]
 800321a:	431a      	orrs	r2, r3
 800321c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	431a      	orrs	r2, r3
 8003224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003228:	69db      	ldr	r3, [r3, #28]
 800322a:	4313      	orrs	r3, r2
 800322c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	68db      	ldr	r3, [r3, #12]
 8003238:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800323c:	f021 010c 	bic.w	r1, r1, #12
 8003240:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800324a:	430b      	orrs	r3, r1
 800324c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800324e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800325a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800325e:	6999      	ldr	r1, [r3, #24]
 8003260:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	ea40 0301 	orr.w	r3, r0, r1
 800326a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800326c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	4b8f      	ldr	r3, [pc, #572]	; (80034b0 <UART_SetConfig+0x2cc>)
 8003274:	429a      	cmp	r2, r3
 8003276:	d005      	beq.n	8003284 <UART_SetConfig+0xa0>
 8003278:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	4b8d      	ldr	r3, [pc, #564]	; (80034b4 <UART_SetConfig+0x2d0>)
 8003280:	429a      	cmp	r2, r3
 8003282:	d104      	bne.n	800328e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003284:	f7fe fe0a 	bl	8001e9c <HAL_RCC_GetPCLK2Freq>
 8003288:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800328c:	e003      	b.n	8003296 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800328e:	f7fe fdf1 	bl	8001e74 <HAL_RCC_GetPCLK1Freq>
 8003292:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003296:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800329a:	69db      	ldr	r3, [r3, #28]
 800329c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80032a0:	f040 810c 	bne.w	80034bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80032a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032a8:	2200      	movs	r2, #0
 80032aa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80032ae:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80032b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80032b6:	4622      	mov	r2, r4
 80032b8:	462b      	mov	r3, r5
 80032ba:	1891      	adds	r1, r2, r2
 80032bc:	65b9      	str	r1, [r7, #88]	; 0x58
 80032be:	415b      	adcs	r3, r3
 80032c0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80032c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80032c6:	4621      	mov	r1, r4
 80032c8:	eb12 0801 	adds.w	r8, r2, r1
 80032cc:	4629      	mov	r1, r5
 80032ce:	eb43 0901 	adc.w	r9, r3, r1
 80032d2:	f04f 0200 	mov.w	r2, #0
 80032d6:	f04f 0300 	mov.w	r3, #0
 80032da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032e6:	4690      	mov	r8, r2
 80032e8:	4699      	mov	r9, r3
 80032ea:	4623      	mov	r3, r4
 80032ec:	eb18 0303 	adds.w	r3, r8, r3
 80032f0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80032f4:	462b      	mov	r3, r5
 80032f6:	eb49 0303 	adc.w	r3, r9, r3
 80032fa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80032fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800330a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800330e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003312:	460b      	mov	r3, r1
 8003314:	18db      	adds	r3, r3, r3
 8003316:	653b      	str	r3, [r7, #80]	; 0x50
 8003318:	4613      	mov	r3, r2
 800331a:	eb42 0303 	adc.w	r3, r2, r3
 800331e:	657b      	str	r3, [r7, #84]	; 0x54
 8003320:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003324:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003328:	f7fc ffb2 	bl	8000290 <__aeabi_uldivmod>
 800332c:	4602      	mov	r2, r0
 800332e:	460b      	mov	r3, r1
 8003330:	4b61      	ldr	r3, [pc, #388]	; (80034b8 <UART_SetConfig+0x2d4>)
 8003332:	fba3 2302 	umull	r2, r3, r3, r2
 8003336:	095b      	lsrs	r3, r3, #5
 8003338:	011c      	lsls	r4, r3, #4
 800333a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800333e:	2200      	movs	r2, #0
 8003340:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003344:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003348:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800334c:	4642      	mov	r2, r8
 800334e:	464b      	mov	r3, r9
 8003350:	1891      	adds	r1, r2, r2
 8003352:	64b9      	str	r1, [r7, #72]	; 0x48
 8003354:	415b      	adcs	r3, r3
 8003356:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003358:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800335c:	4641      	mov	r1, r8
 800335e:	eb12 0a01 	adds.w	sl, r2, r1
 8003362:	4649      	mov	r1, r9
 8003364:	eb43 0b01 	adc.w	fp, r3, r1
 8003368:	f04f 0200 	mov.w	r2, #0
 800336c:	f04f 0300 	mov.w	r3, #0
 8003370:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003374:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003378:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800337c:	4692      	mov	sl, r2
 800337e:	469b      	mov	fp, r3
 8003380:	4643      	mov	r3, r8
 8003382:	eb1a 0303 	adds.w	r3, sl, r3
 8003386:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800338a:	464b      	mov	r3, r9
 800338c:	eb4b 0303 	adc.w	r3, fp, r3
 8003390:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80033a0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80033a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80033a8:	460b      	mov	r3, r1
 80033aa:	18db      	adds	r3, r3, r3
 80033ac:	643b      	str	r3, [r7, #64]	; 0x40
 80033ae:	4613      	mov	r3, r2
 80033b0:	eb42 0303 	adc.w	r3, r2, r3
 80033b4:	647b      	str	r3, [r7, #68]	; 0x44
 80033b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80033ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80033be:	f7fc ff67 	bl	8000290 <__aeabi_uldivmod>
 80033c2:	4602      	mov	r2, r0
 80033c4:	460b      	mov	r3, r1
 80033c6:	4611      	mov	r1, r2
 80033c8:	4b3b      	ldr	r3, [pc, #236]	; (80034b8 <UART_SetConfig+0x2d4>)
 80033ca:	fba3 2301 	umull	r2, r3, r3, r1
 80033ce:	095b      	lsrs	r3, r3, #5
 80033d0:	2264      	movs	r2, #100	; 0x64
 80033d2:	fb02 f303 	mul.w	r3, r2, r3
 80033d6:	1acb      	subs	r3, r1, r3
 80033d8:	00db      	lsls	r3, r3, #3
 80033da:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80033de:	4b36      	ldr	r3, [pc, #216]	; (80034b8 <UART_SetConfig+0x2d4>)
 80033e0:	fba3 2302 	umull	r2, r3, r3, r2
 80033e4:	095b      	lsrs	r3, r3, #5
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80033ec:	441c      	add	r4, r3
 80033ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80033f2:	2200      	movs	r2, #0
 80033f4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80033f8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80033fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003400:	4642      	mov	r2, r8
 8003402:	464b      	mov	r3, r9
 8003404:	1891      	adds	r1, r2, r2
 8003406:	63b9      	str	r1, [r7, #56]	; 0x38
 8003408:	415b      	adcs	r3, r3
 800340a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800340c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003410:	4641      	mov	r1, r8
 8003412:	1851      	adds	r1, r2, r1
 8003414:	6339      	str	r1, [r7, #48]	; 0x30
 8003416:	4649      	mov	r1, r9
 8003418:	414b      	adcs	r3, r1
 800341a:	637b      	str	r3, [r7, #52]	; 0x34
 800341c:	f04f 0200 	mov.w	r2, #0
 8003420:	f04f 0300 	mov.w	r3, #0
 8003424:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003428:	4659      	mov	r1, fp
 800342a:	00cb      	lsls	r3, r1, #3
 800342c:	4651      	mov	r1, sl
 800342e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003432:	4651      	mov	r1, sl
 8003434:	00ca      	lsls	r2, r1, #3
 8003436:	4610      	mov	r0, r2
 8003438:	4619      	mov	r1, r3
 800343a:	4603      	mov	r3, r0
 800343c:	4642      	mov	r2, r8
 800343e:	189b      	adds	r3, r3, r2
 8003440:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003444:	464b      	mov	r3, r9
 8003446:	460a      	mov	r2, r1
 8003448:	eb42 0303 	adc.w	r3, r2, r3
 800344c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800345c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8003460:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003464:	460b      	mov	r3, r1
 8003466:	18db      	adds	r3, r3, r3
 8003468:	62bb      	str	r3, [r7, #40]	; 0x28
 800346a:	4613      	mov	r3, r2
 800346c:	eb42 0303 	adc.w	r3, r2, r3
 8003470:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003472:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003476:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800347a:	f7fc ff09 	bl	8000290 <__aeabi_uldivmod>
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	4b0d      	ldr	r3, [pc, #52]	; (80034b8 <UART_SetConfig+0x2d4>)
 8003484:	fba3 1302 	umull	r1, r3, r3, r2
 8003488:	095b      	lsrs	r3, r3, #5
 800348a:	2164      	movs	r1, #100	; 0x64
 800348c:	fb01 f303 	mul.w	r3, r1, r3
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	00db      	lsls	r3, r3, #3
 8003494:	3332      	adds	r3, #50	; 0x32
 8003496:	4a08      	ldr	r2, [pc, #32]	; (80034b8 <UART_SetConfig+0x2d4>)
 8003498:	fba2 2303 	umull	r2, r3, r2, r3
 800349c:	095b      	lsrs	r3, r3, #5
 800349e:	f003 0207 	and.w	r2, r3, #7
 80034a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4422      	add	r2, r4
 80034aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80034ac:	e106      	b.n	80036bc <UART_SetConfig+0x4d8>
 80034ae:	bf00      	nop
 80034b0:	40011000 	.word	0x40011000
 80034b4:	40011400 	.word	0x40011400
 80034b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80034bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034c0:	2200      	movs	r2, #0
 80034c2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80034c6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80034ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80034ce:	4642      	mov	r2, r8
 80034d0:	464b      	mov	r3, r9
 80034d2:	1891      	adds	r1, r2, r2
 80034d4:	6239      	str	r1, [r7, #32]
 80034d6:	415b      	adcs	r3, r3
 80034d8:	627b      	str	r3, [r7, #36]	; 0x24
 80034da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80034de:	4641      	mov	r1, r8
 80034e0:	1854      	adds	r4, r2, r1
 80034e2:	4649      	mov	r1, r9
 80034e4:	eb43 0501 	adc.w	r5, r3, r1
 80034e8:	f04f 0200 	mov.w	r2, #0
 80034ec:	f04f 0300 	mov.w	r3, #0
 80034f0:	00eb      	lsls	r3, r5, #3
 80034f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034f6:	00e2      	lsls	r2, r4, #3
 80034f8:	4614      	mov	r4, r2
 80034fa:	461d      	mov	r5, r3
 80034fc:	4643      	mov	r3, r8
 80034fe:	18e3      	adds	r3, r4, r3
 8003500:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003504:	464b      	mov	r3, r9
 8003506:	eb45 0303 	adc.w	r3, r5, r3
 800350a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800350e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800351a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800351e:	f04f 0200 	mov.w	r2, #0
 8003522:	f04f 0300 	mov.w	r3, #0
 8003526:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800352a:	4629      	mov	r1, r5
 800352c:	008b      	lsls	r3, r1, #2
 800352e:	4621      	mov	r1, r4
 8003530:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003534:	4621      	mov	r1, r4
 8003536:	008a      	lsls	r2, r1, #2
 8003538:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800353c:	f7fc fea8 	bl	8000290 <__aeabi_uldivmod>
 8003540:	4602      	mov	r2, r0
 8003542:	460b      	mov	r3, r1
 8003544:	4b60      	ldr	r3, [pc, #384]	; (80036c8 <UART_SetConfig+0x4e4>)
 8003546:	fba3 2302 	umull	r2, r3, r3, r2
 800354a:	095b      	lsrs	r3, r3, #5
 800354c:	011c      	lsls	r4, r3, #4
 800354e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003552:	2200      	movs	r2, #0
 8003554:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003558:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800355c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8003560:	4642      	mov	r2, r8
 8003562:	464b      	mov	r3, r9
 8003564:	1891      	adds	r1, r2, r2
 8003566:	61b9      	str	r1, [r7, #24]
 8003568:	415b      	adcs	r3, r3
 800356a:	61fb      	str	r3, [r7, #28]
 800356c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003570:	4641      	mov	r1, r8
 8003572:	1851      	adds	r1, r2, r1
 8003574:	6139      	str	r1, [r7, #16]
 8003576:	4649      	mov	r1, r9
 8003578:	414b      	adcs	r3, r1
 800357a:	617b      	str	r3, [r7, #20]
 800357c:	f04f 0200 	mov.w	r2, #0
 8003580:	f04f 0300 	mov.w	r3, #0
 8003584:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003588:	4659      	mov	r1, fp
 800358a:	00cb      	lsls	r3, r1, #3
 800358c:	4651      	mov	r1, sl
 800358e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003592:	4651      	mov	r1, sl
 8003594:	00ca      	lsls	r2, r1, #3
 8003596:	4610      	mov	r0, r2
 8003598:	4619      	mov	r1, r3
 800359a:	4603      	mov	r3, r0
 800359c:	4642      	mov	r2, r8
 800359e:	189b      	adds	r3, r3, r2
 80035a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80035a4:	464b      	mov	r3, r9
 80035a6:	460a      	mov	r2, r1
 80035a8:	eb42 0303 	adc.w	r3, r2, r3
 80035ac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80035b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	67bb      	str	r3, [r7, #120]	; 0x78
 80035ba:	67fa      	str	r2, [r7, #124]	; 0x7c
 80035bc:	f04f 0200 	mov.w	r2, #0
 80035c0:	f04f 0300 	mov.w	r3, #0
 80035c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80035c8:	4649      	mov	r1, r9
 80035ca:	008b      	lsls	r3, r1, #2
 80035cc:	4641      	mov	r1, r8
 80035ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80035d2:	4641      	mov	r1, r8
 80035d4:	008a      	lsls	r2, r1, #2
 80035d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80035da:	f7fc fe59 	bl	8000290 <__aeabi_uldivmod>
 80035de:	4602      	mov	r2, r0
 80035e0:	460b      	mov	r3, r1
 80035e2:	4611      	mov	r1, r2
 80035e4:	4b38      	ldr	r3, [pc, #224]	; (80036c8 <UART_SetConfig+0x4e4>)
 80035e6:	fba3 2301 	umull	r2, r3, r3, r1
 80035ea:	095b      	lsrs	r3, r3, #5
 80035ec:	2264      	movs	r2, #100	; 0x64
 80035ee:	fb02 f303 	mul.w	r3, r2, r3
 80035f2:	1acb      	subs	r3, r1, r3
 80035f4:	011b      	lsls	r3, r3, #4
 80035f6:	3332      	adds	r3, #50	; 0x32
 80035f8:	4a33      	ldr	r2, [pc, #204]	; (80036c8 <UART_SetConfig+0x4e4>)
 80035fa:	fba2 2303 	umull	r2, r3, r2, r3
 80035fe:	095b      	lsrs	r3, r3, #5
 8003600:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003604:	441c      	add	r4, r3
 8003606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800360a:	2200      	movs	r2, #0
 800360c:	673b      	str	r3, [r7, #112]	; 0x70
 800360e:	677a      	str	r2, [r7, #116]	; 0x74
 8003610:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003614:	4642      	mov	r2, r8
 8003616:	464b      	mov	r3, r9
 8003618:	1891      	adds	r1, r2, r2
 800361a:	60b9      	str	r1, [r7, #8]
 800361c:	415b      	adcs	r3, r3
 800361e:	60fb      	str	r3, [r7, #12]
 8003620:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003624:	4641      	mov	r1, r8
 8003626:	1851      	adds	r1, r2, r1
 8003628:	6039      	str	r1, [r7, #0]
 800362a:	4649      	mov	r1, r9
 800362c:	414b      	adcs	r3, r1
 800362e:	607b      	str	r3, [r7, #4]
 8003630:	f04f 0200 	mov.w	r2, #0
 8003634:	f04f 0300 	mov.w	r3, #0
 8003638:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800363c:	4659      	mov	r1, fp
 800363e:	00cb      	lsls	r3, r1, #3
 8003640:	4651      	mov	r1, sl
 8003642:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003646:	4651      	mov	r1, sl
 8003648:	00ca      	lsls	r2, r1, #3
 800364a:	4610      	mov	r0, r2
 800364c:	4619      	mov	r1, r3
 800364e:	4603      	mov	r3, r0
 8003650:	4642      	mov	r2, r8
 8003652:	189b      	adds	r3, r3, r2
 8003654:	66bb      	str	r3, [r7, #104]	; 0x68
 8003656:	464b      	mov	r3, r9
 8003658:	460a      	mov	r2, r1
 800365a:	eb42 0303 	adc.w	r3, r2, r3
 800365e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	663b      	str	r3, [r7, #96]	; 0x60
 800366a:	667a      	str	r2, [r7, #100]	; 0x64
 800366c:	f04f 0200 	mov.w	r2, #0
 8003670:	f04f 0300 	mov.w	r3, #0
 8003674:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003678:	4649      	mov	r1, r9
 800367a:	008b      	lsls	r3, r1, #2
 800367c:	4641      	mov	r1, r8
 800367e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003682:	4641      	mov	r1, r8
 8003684:	008a      	lsls	r2, r1, #2
 8003686:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800368a:	f7fc fe01 	bl	8000290 <__aeabi_uldivmod>
 800368e:	4602      	mov	r2, r0
 8003690:	460b      	mov	r3, r1
 8003692:	4b0d      	ldr	r3, [pc, #52]	; (80036c8 <UART_SetConfig+0x4e4>)
 8003694:	fba3 1302 	umull	r1, r3, r3, r2
 8003698:	095b      	lsrs	r3, r3, #5
 800369a:	2164      	movs	r1, #100	; 0x64
 800369c:	fb01 f303 	mul.w	r3, r1, r3
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	011b      	lsls	r3, r3, #4
 80036a4:	3332      	adds	r3, #50	; 0x32
 80036a6:	4a08      	ldr	r2, [pc, #32]	; (80036c8 <UART_SetConfig+0x4e4>)
 80036a8:	fba2 2303 	umull	r2, r3, r2, r3
 80036ac:	095b      	lsrs	r3, r3, #5
 80036ae:	f003 020f 	and.w	r2, r3, #15
 80036b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4422      	add	r2, r4
 80036ba:	609a      	str	r2, [r3, #8]
}
 80036bc:	bf00      	nop
 80036be:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80036c2:	46bd      	mov	sp, r7
 80036c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036c8:	51eb851f 	.word	0x51eb851f

080036cc <sniprintf>:
 80036cc:	b40c      	push	{r2, r3}
 80036ce:	b530      	push	{r4, r5, lr}
 80036d0:	4b17      	ldr	r3, [pc, #92]	; (8003730 <sniprintf+0x64>)
 80036d2:	1e0c      	subs	r4, r1, #0
 80036d4:	681d      	ldr	r5, [r3, #0]
 80036d6:	b09d      	sub	sp, #116	; 0x74
 80036d8:	da08      	bge.n	80036ec <sniprintf+0x20>
 80036da:	238b      	movs	r3, #139	; 0x8b
 80036dc:	602b      	str	r3, [r5, #0]
 80036de:	f04f 30ff 	mov.w	r0, #4294967295
 80036e2:	b01d      	add	sp, #116	; 0x74
 80036e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80036e8:	b002      	add	sp, #8
 80036ea:	4770      	bx	lr
 80036ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 80036f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80036f4:	bf14      	ite	ne
 80036f6:	f104 33ff 	addne.w	r3, r4, #4294967295
 80036fa:	4623      	moveq	r3, r4
 80036fc:	9304      	str	r3, [sp, #16]
 80036fe:	9307      	str	r3, [sp, #28]
 8003700:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003704:	9002      	str	r0, [sp, #8]
 8003706:	9006      	str	r0, [sp, #24]
 8003708:	f8ad 3016 	strh.w	r3, [sp, #22]
 800370c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800370e:	ab21      	add	r3, sp, #132	; 0x84
 8003710:	a902      	add	r1, sp, #8
 8003712:	4628      	mov	r0, r5
 8003714:	9301      	str	r3, [sp, #4]
 8003716:	f000 f9c1 	bl	8003a9c <_svfiprintf_r>
 800371a:	1c43      	adds	r3, r0, #1
 800371c:	bfbc      	itt	lt
 800371e:	238b      	movlt	r3, #139	; 0x8b
 8003720:	602b      	strlt	r3, [r5, #0]
 8003722:	2c00      	cmp	r4, #0
 8003724:	d0dd      	beq.n	80036e2 <sniprintf+0x16>
 8003726:	9b02      	ldr	r3, [sp, #8]
 8003728:	2200      	movs	r2, #0
 800372a:	701a      	strb	r2, [r3, #0]
 800372c:	e7d9      	b.n	80036e2 <sniprintf+0x16>
 800372e:	bf00      	nop
 8003730:	20000058 	.word	0x20000058

08003734 <siscanf>:
 8003734:	b40e      	push	{r1, r2, r3}
 8003736:	b510      	push	{r4, lr}
 8003738:	b09f      	sub	sp, #124	; 0x7c
 800373a:	ac21      	add	r4, sp, #132	; 0x84
 800373c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8003740:	f854 2b04 	ldr.w	r2, [r4], #4
 8003744:	9201      	str	r2, [sp, #4]
 8003746:	f8ad 101c 	strh.w	r1, [sp, #28]
 800374a:	9004      	str	r0, [sp, #16]
 800374c:	9008      	str	r0, [sp, #32]
 800374e:	f7fc fd47 	bl	80001e0 <strlen>
 8003752:	4b0c      	ldr	r3, [pc, #48]	; (8003784 <siscanf+0x50>)
 8003754:	9005      	str	r0, [sp, #20]
 8003756:	9009      	str	r0, [sp, #36]	; 0x24
 8003758:	930d      	str	r3, [sp, #52]	; 0x34
 800375a:	480b      	ldr	r0, [pc, #44]	; (8003788 <siscanf+0x54>)
 800375c:	9a01      	ldr	r2, [sp, #4]
 800375e:	6800      	ldr	r0, [r0, #0]
 8003760:	9403      	str	r4, [sp, #12]
 8003762:	2300      	movs	r3, #0
 8003764:	9311      	str	r3, [sp, #68]	; 0x44
 8003766:	9316      	str	r3, [sp, #88]	; 0x58
 8003768:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800376c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8003770:	a904      	add	r1, sp, #16
 8003772:	4623      	mov	r3, r4
 8003774:	f000 faea 	bl	8003d4c <__ssvfiscanf_r>
 8003778:	b01f      	add	sp, #124	; 0x7c
 800377a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800377e:	b003      	add	sp, #12
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	0800378d 	.word	0x0800378d
 8003788:	20000058 	.word	0x20000058

0800378c <__seofread>:
 800378c:	2000      	movs	r0, #0
 800378e:	4770      	bx	lr

08003790 <memset>:
 8003790:	4402      	add	r2, r0
 8003792:	4603      	mov	r3, r0
 8003794:	4293      	cmp	r3, r2
 8003796:	d100      	bne.n	800379a <memset+0xa>
 8003798:	4770      	bx	lr
 800379a:	f803 1b01 	strb.w	r1, [r3], #1
 800379e:	e7f9      	b.n	8003794 <memset+0x4>

080037a0 <__errno>:
 80037a0:	4b01      	ldr	r3, [pc, #4]	; (80037a8 <__errno+0x8>)
 80037a2:	6818      	ldr	r0, [r3, #0]
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	20000058 	.word	0x20000058

080037ac <__libc_init_array>:
 80037ac:	b570      	push	{r4, r5, r6, lr}
 80037ae:	4d0d      	ldr	r5, [pc, #52]	; (80037e4 <__libc_init_array+0x38>)
 80037b0:	4c0d      	ldr	r4, [pc, #52]	; (80037e8 <__libc_init_array+0x3c>)
 80037b2:	1b64      	subs	r4, r4, r5
 80037b4:	10a4      	asrs	r4, r4, #2
 80037b6:	2600      	movs	r6, #0
 80037b8:	42a6      	cmp	r6, r4
 80037ba:	d109      	bne.n	80037d0 <__libc_init_array+0x24>
 80037bc:	4d0b      	ldr	r5, [pc, #44]	; (80037ec <__libc_init_array+0x40>)
 80037be:	4c0c      	ldr	r4, [pc, #48]	; (80037f0 <__libc_init_array+0x44>)
 80037c0:	f001 f8f6 	bl	80049b0 <_init>
 80037c4:	1b64      	subs	r4, r4, r5
 80037c6:	10a4      	asrs	r4, r4, #2
 80037c8:	2600      	movs	r6, #0
 80037ca:	42a6      	cmp	r6, r4
 80037cc:	d105      	bne.n	80037da <__libc_init_array+0x2e>
 80037ce:	bd70      	pop	{r4, r5, r6, pc}
 80037d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80037d4:	4798      	blx	r3
 80037d6:	3601      	adds	r6, #1
 80037d8:	e7ee      	b.n	80037b8 <__libc_init_array+0xc>
 80037da:	f855 3b04 	ldr.w	r3, [r5], #4
 80037de:	4798      	blx	r3
 80037e0:	3601      	adds	r6, #1
 80037e2:	e7f2      	b.n	80037ca <__libc_init_array+0x1e>
 80037e4:	08004dfc 	.word	0x08004dfc
 80037e8:	08004dfc 	.word	0x08004dfc
 80037ec:	08004dfc 	.word	0x08004dfc
 80037f0:	08004e00 	.word	0x08004e00

080037f4 <__retarget_lock_acquire_recursive>:
 80037f4:	4770      	bx	lr

080037f6 <__retarget_lock_release_recursive>:
 80037f6:	4770      	bx	lr

080037f8 <_free_r>:
 80037f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80037fa:	2900      	cmp	r1, #0
 80037fc:	d044      	beq.n	8003888 <_free_r+0x90>
 80037fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003802:	9001      	str	r0, [sp, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	f1a1 0404 	sub.w	r4, r1, #4
 800380a:	bfb8      	it	lt
 800380c:	18e4      	addlt	r4, r4, r3
 800380e:	f000 f8df 	bl	80039d0 <__malloc_lock>
 8003812:	4a1e      	ldr	r2, [pc, #120]	; (800388c <_free_r+0x94>)
 8003814:	9801      	ldr	r0, [sp, #4]
 8003816:	6813      	ldr	r3, [r2, #0]
 8003818:	b933      	cbnz	r3, 8003828 <_free_r+0x30>
 800381a:	6063      	str	r3, [r4, #4]
 800381c:	6014      	str	r4, [r2, #0]
 800381e:	b003      	add	sp, #12
 8003820:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003824:	f000 b8da 	b.w	80039dc <__malloc_unlock>
 8003828:	42a3      	cmp	r3, r4
 800382a:	d908      	bls.n	800383e <_free_r+0x46>
 800382c:	6825      	ldr	r5, [r4, #0]
 800382e:	1961      	adds	r1, r4, r5
 8003830:	428b      	cmp	r3, r1
 8003832:	bf01      	itttt	eq
 8003834:	6819      	ldreq	r1, [r3, #0]
 8003836:	685b      	ldreq	r3, [r3, #4]
 8003838:	1949      	addeq	r1, r1, r5
 800383a:	6021      	streq	r1, [r4, #0]
 800383c:	e7ed      	b.n	800381a <_free_r+0x22>
 800383e:	461a      	mov	r2, r3
 8003840:	685b      	ldr	r3, [r3, #4]
 8003842:	b10b      	cbz	r3, 8003848 <_free_r+0x50>
 8003844:	42a3      	cmp	r3, r4
 8003846:	d9fa      	bls.n	800383e <_free_r+0x46>
 8003848:	6811      	ldr	r1, [r2, #0]
 800384a:	1855      	adds	r5, r2, r1
 800384c:	42a5      	cmp	r5, r4
 800384e:	d10b      	bne.n	8003868 <_free_r+0x70>
 8003850:	6824      	ldr	r4, [r4, #0]
 8003852:	4421      	add	r1, r4
 8003854:	1854      	adds	r4, r2, r1
 8003856:	42a3      	cmp	r3, r4
 8003858:	6011      	str	r1, [r2, #0]
 800385a:	d1e0      	bne.n	800381e <_free_r+0x26>
 800385c:	681c      	ldr	r4, [r3, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	6053      	str	r3, [r2, #4]
 8003862:	440c      	add	r4, r1
 8003864:	6014      	str	r4, [r2, #0]
 8003866:	e7da      	b.n	800381e <_free_r+0x26>
 8003868:	d902      	bls.n	8003870 <_free_r+0x78>
 800386a:	230c      	movs	r3, #12
 800386c:	6003      	str	r3, [r0, #0]
 800386e:	e7d6      	b.n	800381e <_free_r+0x26>
 8003870:	6825      	ldr	r5, [r4, #0]
 8003872:	1961      	adds	r1, r4, r5
 8003874:	428b      	cmp	r3, r1
 8003876:	bf04      	itt	eq
 8003878:	6819      	ldreq	r1, [r3, #0]
 800387a:	685b      	ldreq	r3, [r3, #4]
 800387c:	6063      	str	r3, [r4, #4]
 800387e:	bf04      	itt	eq
 8003880:	1949      	addeq	r1, r1, r5
 8003882:	6021      	streq	r1, [r4, #0]
 8003884:	6054      	str	r4, [r2, #4]
 8003886:	e7ca      	b.n	800381e <_free_r+0x26>
 8003888:	b003      	add	sp, #12
 800388a:	bd30      	pop	{r4, r5, pc}
 800388c:	200002d4 	.word	0x200002d4

08003890 <sbrk_aligned>:
 8003890:	b570      	push	{r4, r5, r6, lr}
 8003892:	4e0e      	ldr	r6, [pc, #56]	; (80038cc <sbrk_aligned+0x3c>)
 8003894:	460c      	mov	r4, r1
 8003896:	6831      	ldr	r1, [r6, #0]
 8003898:	4605      	mov	r5, r0
 800389a:	b911      	cbnz	r1, 80038a2 <sbrk_aligned+0x12>
 800389c:	f000 ff3a 	bl	8004714 <_sbrk_r>
 80038a0:	6030      	str	r0, [r6, #0]
 80038a2:	4621      	mov	r1, r4
 80038a4:	4628      	mov	r0, r5
 80038a6:	f000 ff35 	bl	8004714 <_sbrk_r>
 80038aa:	1c43      	adds	r3, r0, #1
 80038ac:	d00a      	beq.n	80038c4 <sbrk_aligned+0x34>
 80038ae:	1cc4      	adds	r4, r0, #3
 80038b0:	f024 0403 	bic.w	r4, r4, #3
 80038b4:	42a0      	cmp	r0, r4
 80038b6:	d007      	beq.n	80038c8 <sbrk_aligned+0x38>
 80038b8:	1a21      	subs	r1, r4, r0
 80038ba:	4628      	mov	r0, r5
 80038bc:	f000 ff2a 	bl	8004714 <_sbrk_r>
 80038c0:	3001      	adds	r0, #1
 80038c2:	d101      	bne.n	80038c8 <sbrk_aligned+0x38>
 80038c4:	f04f 34ff 	mov.w	r4, #4294967295
 80038c8:	4620      	mov	r0, r4
 80038ca:	bd70      	pop	{r4, r5, r6, pc}
 80038cc:	200002d8 	.word	0x200002d8

080038d0 <_malloc_r>:
 80038d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80038d4:	1ccd      	adds	r5, r1, #3
 80038d6:	f025 0503 	bic.w	r5, r5, #3
 80038da:	3508      	adds	r5, #8
 80038dc:	2d0c      	cmp	r5, #12
 80038de:	bf38      	it	cc
 80038e0:	250c      	movcc	r5, #12
 80038e2:	2d00      	cmp	r5, #0
 80038e4:	4607      	mov	r7, r0
 80038e6:	db01      	blt.n	80038ec <_malloc_r+0x1c>
 80038e8:	42a9      	cmp	r1, r5
 80038ea:	d905      	bls.n	80038f8 <_malloc_r+0x28>
 80038ec:	230c      	movs	r3, #12
 80038ee:	603b      	str	r3, [r7, #0]
 80038f0:	2600      	movs	r6, #0
 80038f2:	4630      	mov	r0, r6
 80038f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80038f8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80039cc <_malloc_r+0xfc>
 80038fc:	f000 f868 	bl	80039d0 <__malloc_lock>
 8003900:	f8d8 3000 	ldr.w	r3, [r8]
 8003904:	461c      	mov	r4, r3
 8003906:	bb5c      	cbnz	r4, 8003960 <_malloc_r+0x90>
 8003908:	4629      	mov	r1, r5
 800390a:	4638      	mov	r0, r7
 800390c:	f7ff ffc0 	bl	8003890 <sbrk_aligned>
 8003910:	1c43      	adds	r3, r0, #1
 8003912:	4604      	mov	r4, r0
 8003914:	d155      	bne.n	80039c2 <_malloc_r+0xf2>
 8003916:	f8d8 4000 	ldr.w	r4, [r8]
 800391a:	4626      	mov	r6, r4
 800391c:	2e00      	cmp	r6, #0
 800391e:	d145      	bne.n	80039ac <_malloc_r+0xdc>
 8003920:	2c00      	cmp	r4, #0
 8003922:	d048      	beq.n	80039b6 <_malloc_r+0xe6>
 8003924:	6823      	ldr	r3, [r4, #0]
 8003926:	4631      	mov	r1, r6
 8003928:	4638      	mov	r0, r7
 800392a:	eb04 0903 	add.w	r9, r4, r3
 800392e:	f000 fef1 	bl	8004714 <_sbrk_r>
 8003932:	4581      	cmp	r9, r0
 8003934:	d13f      	bne.n	80039b6 <_malloc_r+0xe6>
 8003936:	6821      	ldr	r1, [r4, #0]
 8003938:	1a6d      	subs	r5, r5, r1
 800393a:	4629      	mov	r1, r5
 800393c:	4638      	mov	r0, r7
 800393e:	f7ff ffa7 	bl	8003890 <sbrk_aligned>
 8003942:	3001      	adds	r0, #1
 8003944:	d037      	beq.n	80039b6 <_malloc_r+0xe6>
 8003946:	6823      	ldr	r3, [r4, #0]
 8003948:	442b      	add	r3, r5
 800394a:	6023      	str	r3, [r4, #0]
 800394c:	f8d8 3000 	ldr.w	r3, [r8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d038      	beq.n	80039c6 <_malloc_r+0xf6>
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	42a2      	cmp	r2, r4
 8003958:	d12b      	bne.n	80039b2 <_malloc_r+0xe2>
 800395a:	2200      	movs	r2, #0
 800395c:	605a      	str	r2, [r3, #4]
 800395e:	e00f      	b.n	8003980 <_malloc_r+0xb0>
 8003960:	6822      	ldr	r2, [r4, #0]
 8003962:	1b52      	subs	r2, r2, r5
 8003964:	d41f      	bmi.n	80039a6 <_malloc_r+0xd6>
 8003966:	2a0b      	cmp	r2, #11
 8003968:	d917      	bls.n	800399a <_malloc_r+0xca>
 800396a:	1961      	adds	r1, r4, r5
 800396c:	42a3      	cmp	r3, r4
 800396e:	6025      	str	r5, [r4, #0]
 8003970:	bf18      	it	ne
 8003972:	6059      	strne	r1, [r3, #4]
 8003974:	6863      	ldr	r3, [r4, #4]
 8003976:	bf08      	it	eq
 8003978:	f8c8 1000 	streq.w	r1, [r8]
 800397c:	5162      	str	r2, [r4, r5]
 800397e:	604b      	str	r3, [r1, #4]
 8003980:	4638      	mov	r0, r7
 8003982:	f104 060b 	add.w	r6, r4, #11
 8003986:	f000 f829 	bl	80039dc <__malloc_unlock>
 800398a:	f026 0607 	bic.w	r6, r6, #7
 800398e:	1d23      	adds	r3, r4, #4
 8003990:	1af2      	subs	r2, r6, r3
 8003992:	d0ae      	beq.n	80038f2 <_malloc_r+0x22>
 8003994:	1b9b      	subs	r3, r3, r6
 8003996:	50a3      	str	r3, [r4, r2]
 8003998:	e7ab      	b.n	80038f2 <_malloc_r+0x22>
 800399a:	42a3      	cmp	r3, r4
 800399c:	6862      	ldr	r2, [r4, #4]
 800399e:	d1dd      	bne.n	800395c <_malloc_r+0x8c>
 80039a0:	f8c8 2000 	str.w	r2, [r8]
 80039a4:	e7ec      	b.n	8003980 <_malloc_r+0xb0>
 80039a6:	4623      	mov	r3, r4
 80039a8:	6864      	ldr	r4, [r4, #4]
 80039aa:	e7ac      	b.n	8003906 <_malloc_r+0x36>
 80039ac:	4634      	mov	r4, r6
 80039ae:	6876      	ldr	r6, [r6, #4]
 80039b0:	e7b4      	b.n	800391c <_malloc_r+0x4c>
 80039b2:	4613      	mov	r3, r2
 80039b4:	e7cc      	b.n	8003950 <_malloc_r+0x80>
 80039b6:	230c      	movs	r3, #12
 80039b8:	603b      	str	r3, [r7, #0]
 80039ba:	4638      	mov	r0, r7
 80039bc:	f000 f80e 	bl	80039dc <__malloc_unlock>
 80039c0:	e797      	b.n	80038f2 <_malloc_r+0x22>
 80039c2:	6025      	str	r5, [r4, #0]
 80039c4:	e7dc      	b.n	8003980 <_malloc_r+0xb0>
 80039c6:	605b      	str	r3, [r3, #4]
 80039c8:	deff      	udf	#255	; 0xff
 80039ca:	bf00      	nop
 80039cc:	200002d4 	.word	0x200002d4

080039d0 <__malloc_lock>:
 80039d0:	4801      	ldr	r0, [pc, #4]	; (80039d8 <__malloc_lock+0x8>)
 80039d2:	f7ff bf0f 	b.w	80037f4 <__retarget_lock_acquire_recursive>
 80039d6:	bf00      	nop
 80039d8:	200002d0 	.word	0x200002d0

080039dc <__malloc_unlock>:
 80039dc:	4801      	ldr	r0, [pc, #4]	; (80039e4 <__malloc_unlock+0x8>)
 80039de:	f7ff bf0a 	b.w	80037f6 <__retarget_lock_release_recursive>
 80039e2:	bf00      	nop
 80039e4:	200002d0 	.word	0x200002d0

080039e8 <__ssputs_r>:
 80039e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039ec:	688e      	ldr	r6, [r1, #8]
 80039ee:	461f      	mov	r7, r3
 80039f0:	42be      	cmp	r6, r7
 80039f2:	680b      	ldr	r3, [r1, #0]
 80039f4:	4682      	mov	sl, r0
 80039f6:	460c      	mov	r4, r1
 80039f8:	4690      	mov	r8, r2
 80039fa:	d82c      	bhi.n	8003a56 <__ssputs_r+0x6e>
 80039fc:	898a      	ldrh	r2, [r1, #12]
 80039fe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003a02:	d026      	beq.n	8003a52 <__ssputs_r+0x6a>
 8003a04:	6965      	ldr	r5, [r4, #20]
 8003a06:	6909      	ldr	r1, [r1, #16]
 8003a08:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a0c:	eba3 0901 	sub.w	r9, r3, r1
 8003a10:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003a14:	1c7b      	adds	r3, r7, #1
 8003a16:	444b      	add	r3, r9
 8003a18:	106d      	asrs	r5, r5, #1
 8003a1a:	429d      	cmp	r5, r3
 8003a1c:	bf38      	it	cc
 8003a1e:	461d      	movcc	r5, r3
 8003a20:	0553      	lsls	r3, r2, #21
 8003a22:	d527      	bpl.n	8003a74 <__ssputs_r+0x8c>
 8003a24:	4629      	mov	r1, r5
 8003a26:	f7ff ff53 	bl	80038d0 <_malloc_r>
 8003a2a:	4606      	mov	r6, r0
 8003a2c:	b360      	cbz	r0, 8003a88 <__ssputs_r+0xa0>
 8003a2e:	6921      	ldr	r1, [r4, #16]
 8003a30:	464a      	mov	r2, r9
 8003a32:	f000 fe7f 	bl	8004734 <memcpy>
 8003a36:	89a3      	ldrh	r3, [r4, #12]
 8003a38:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a40:	81a3      	strh	r3, [r4, #12]
 8003a42:	6126      	str	r6, [r4, #16]
 8003a44:	6165      	str	r5, [r4, #20]
 8003a46:	444e      	add	r6, r9
 8003a48:	eba5 0509 	sub.w	r5, r5, r9
 8003a4c:	6026      	str	r6, [r4, #0]
 8003a4e:	60a5      	str	r5, [r4, #8]
 8003a50:	463e      	mov	r6, r7
 8003a52:	42be      	cmp	r6, r7
 8003a54:	d900      	bls.n	8003a58 <__ssputs_r+0x70>
 8003a56:	463e      	mov	r6, r7
 8003a58:	6820      	ldr	r0, [r4, #0]
 8003a5a:	4632      	mov	r2, r6
 8003a5c:	4641      	mov	r1, r8
 8003a5e:	f000 fe3e 	bl	80046de <memmove>
 8003a62:	68a3      	ldr	r3, [r4, #8]
 8003a64:	1b9b      	subs	r3, r3, r6
 8003a66:	60a3      	str	r3, [r4, #8]
 8003a68:	6823      	ldr	r3, [r4, #0]
 8003a6a:	4433      	add	r3, r6
 8003a6c:	6023      	str	r3, [r4, #0]
 8003a6e:	2000      	movs	r0, #0
 8003a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a74:	462a      	mov	r2, r5
 8003a76:	f000 fe6b 	bl	8004750 <_realloc_r>
 8003a7a:	4606      	mov	r6, r0
 8003a7c:	2800      	cmp	r0, #0
 8003a7e:	d1e0      	bne.n	8003a42 <__ssputs_r+0x5a>
 8003a80:	6921      	ldr	r1, [r4, #16]
 8003a82:	4650      	mov	r0, sl
 8003a84:	f7ff feb8 	bl	80037f8 <_free_r>
 8003a88:	230c      	movs	r3, #12
 8003a8a:	f8ca 3000 	str.w	r3, [sl]
 8003a8e:	89a3      	ldrh	r3, [r4, #12]
 8003a90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a94:	81a3      	strh	r3, [r4, #12]
 8003a96:	f04f 30ff 	mov.w	r0, #4294967295
 8003a9a:	e7e9      	b.n	8003a70 <__ssputs_r+0x88>

08003a9c <_svfiprintf_r>:
 8003a9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003aa0:	4698      	mov	r8, r3
 8003aa2:	898b      	ldrh	r3, [r1, #12]
 8003aa4:	061b      	lsls	r3, r3, #24
 8003aa6:	b09d      	sub	sp, #116	; 0x74
 8003aa8:	4607      	mov	r7, r0
 8003aaa:	460d      	mov	r5, r1
 8003aac:	4614      	mov	r4, r2
 8003aae:	d50e      	bpl.n	8003ace <_svfiprintf_r+0x32>
 8003ab0:	690b      	ldr	r3, [r1, #16]
 8003ab2:	b963      	cbnz	r3, 8003ace <_svfiprintf_r+0x32>
 8003ab4:	2140      	movs	r1, #64	; 0x40
 8003ab6:	f7ff ff0b 	bl	80038d0 <_malloc_r>
 8003aba:	6028      	str	r0, [r5, #0]
 8003abc:	6128      	str	r0, [r5, #16]
 8003abe:	b920      	cbnz	r0, 8003aca <_svfiprintf_r+0x2e>
 8003ac0:	230c      	movs	r3, #12
 8003ac2:	603b      	str	r3, [r7, #0]
 8003ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ac8:	e0d0      	b.n	8003c6c <_svfiprintf_r+0x1d0>
 8003aca:	2340      	movs	r3, #64	; 0x40
 8003acc:	616b      	str	r3, [r5, #20]
 8003ace:	2300      	movs	r3, #0
 8003ad0:	9309      	str	r3, [sp, #36]	; 0x24
 8003ad2:	2320      	movs	r3, #32
 8003ad4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003ad8:	f8cd 800c 	str.w	r8, [sp, #12]
 8003adc:	2330      	movs	r3, #48	; 0x30
 8003ade:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003c84 <_svfiprintf_r+0x1e8>
 8003ae2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003ae6:	f04f 0901 	mov.w	r9, #1
 8003aea:	4623      	mov	r3, r4
 8003aec:	469a      	mov	sl, r3
 8003aee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003af2:	b10a      	cbz	r2, 8003af8 <_svfiprintf_r+0x5c>
 8003af4:	2a25      	cmp	r2, #37	; 0x25
 8003af6:	d1f9      	bne.n	8003aec <_svfiprintf_r+0x50>
 8003af8:	ebba 0b04 	subs.w	fp, sl, r4
 8003afc:	d00b      	beq.n	8003b16 <_svfiprintf_r+0x7a>
 8003afe:	465b      	mov	r3, fp
 8003b00:	4622      	mov	r2, r4
 8003b02:	4629      	mov	r1, r5
 8003b04:	4638      	mov	r0, r7
 8003b06:	f7ff ff6f 	bl	80039e8 <__ssputs_r>
 8003b0a:	3001      	adds	r0, #1
 8003b0c:	f000 80a9 	beq.w	8003c62 <_svfiprintf_r+0x1c6>
 8003b10:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003b12:	445a      	add	r2, fp
 8003b14:	9209      	str	r2, [sp, #36]	; 0x24
 8003b16:	f89a 3000 	ldrb.w	r3, [sl]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f000 80a1 	beq.w	8003c62 <_svfiprintf_r+0x1c6>
 8003b20:	2300      	movs	r3, #0
 8003b22:	f04f 32ff 	mov.w	r2, #4294967295
 8003b26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b2a:	f10a 0a01 	add.w	sl, sl, #1
 8003b2e:	9304      	str	r3, [sp, #16]
 8003b30:	9307      	str	r3, [sp, #28]
 8003b32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b36:	931a      	str	r3, [sp, #104]	; 0x68
 8003b38:	4654      	mov	r4, sl
 8003b3a:	2205      	movs	r2, #5
 8003b3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b40:	4850      	ldr	r0, [pc, #320]	; (8003c84 <_svfiprintf_r+0x1e8>)
 8003b42:	f7fc fb55 	bl	80001f0 <memchr>
 8003b46:	9a04      	ldr	r2, [sp, #16]
 8003b48:	b9d8      	cbnz	r0, 8003b82 <_svfiprintf_r+0xe6>
 8003b4a:	06d0      	lsls	r0, r2, #27
 8003b4c:	bf44      	itt	mi
 8003b4e:	2320      	movmi	r3, #32
 8003b50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b54:	0711      	lsls	r1, r2, #28
 8003b56:	bf44      	itt	mi
 8003b58:	232b      	movmi	r3, #43	; 0x2b
 8003b5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003b5e:	f89a 3000 	ldrb.w	r3, [sl]
 8003b62:	2b2a      	cmp	r3, #42	; 0x2a
 8003b64:	d015      	beq.n	8003b92 <_svfiprintf_r+0xf6>
 8003b66:	9a07      	ldr	r2, [sp, #28]
 8003b68:	4654      	mov	r4, sl
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	f04f 0c0a 	mov.w	ip, #10
 8003b70:	4621      	mov	r1, r4
 8003b72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003b76:	3b30      	subs	r3, #48	; 0x30
 8003b78:	2b09      	cmp	r3, #9
 8003b7a:	d94d      	bls.n	8003c18 <_svfiprintf_r+0x17c>
 8003b7c:	b1b0      	cbz	r0, 8003bac <_svfiprintf_r+0x110>
 8003b7e:	9207      	str	r2, [sp, #28]
 8003b80:	e014      	b.n	8003bac <_svfiprintf_r+0x110>
 8003b82:	eba0 0308 	sub.w	r3, r0, r8
 8003b86:	fa09 f303 	lsl.w	r3, r9, r3
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	9304      	str	r3, [sp, #16]
 8003b8e:	46a2      	mov	sl, r4
 8003b90:	e7d2      	b.n	8003b38 <_svfiprintf_r+0x9c>
 8003b92:	9b03      	ldr	r3, [sp, #12]
 8003b94:	1d19      	adds	r1, r3, #4
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	9103      	str	r1, [sp, #12]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	bfbb      	ittet	lt
 8003b9e:	425b      	neglt	r3, r3
 8003ba0:	f042 0202 	orrlt.w	r2, r2, #2
 8003ba4:	9307      	strge	r3, [sp, #28]
 8003ba6:	9307      	strlt	r3, [sp, #28]
 8003ba8:	bfb8      	it	lt
 8003baa:	9204      	strlt	r2, [sp, #16]
 8003bac:	7823      	ldrb	r3, [r4, #0]
 8003bae:	2b2e      	cmp	r3, #46	; 0x2e
 8003bb0:	d10c      	bne.n	8003bcc <_svfiprintf_r+0x130>
 8003bb2:	7863      	ldrb	r3, [r4, #1]
 8003bb4:	2b2a      	cmp	r3, #42	; 0x2a
 8003bb6:	d134      	bne.n	8003c22 <_svfiprintf_r+0x186>
 8003bb8:	9b03      	ldr	r3, [sp, #12]
 8003bba:	1d1a      	adds	r2, r3, #4
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	9203      	str	r2, [sp, #12]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	bfb8      	it	lt
 8003bc4:	f04f 33ff 	movlt.w	r3, #4294967295
 8003bc8:	3402      	adds	r4, #2
 8003bca:	9305      	str	r3, [sp, #20]
 8003bcc:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003c94 <_svfiprintf_r+0x1f8>
 8003bd0:	7821      	ldrb	r1, [r4, #0]
 8003bd2:	2203      	movs	r2, #3
 8003bd4:	4650      	mov	r0, sl
 8003bd6:	f7fc fb0b 	bl	80001f0 <memchr>
 8003bda:	b138      	cbz	r0, 8003bec <_svfiprintf_r+0x150>
 8003bdc:	9b04      	ldr	r3, [sp, #16]
 8003bde:	eba0 000a 	sub.w	r0, r0, sl
 8003be2:	2240      	movs	r2, #64	; 0x40
 8003be4:	4082      	lsls	r2, r0
 8003be6:	4313      	orrs	r3, r2
 8003be8:	3401      	adds	r4, #1
 8003bea:	9304      	str	r3, [sp, #16]
 8003bec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003bf0:	4825      	ldr	r0, [pc, #148]	; (8003c88 <_svfiprintf_r+0x1ec>)
 8003bf2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003bf6:	2206      	movs	r2, #6
 8003bf8:	f7fc fafa 	bl	80001f0 <memchr>
 8003bfc:	2800      	cmp	r0, #0
 8003bfe:	d038      	beq.n	8003c72 <_svfiprintf_r+0x1d6>
 8003c00:	4b22      	ldr	r3, [pc, #136]	; (8003c8c <_svfiprintf_r+0x1f0>)
 8003c02:	bb1b      	cbnz	r3, 8003c4c <_svfiprintf_r+0x1b0>
 8003c04:	9b03      	ldr	r3, [sp, #12]
 8003c06:	3307      	adds	r3, #7
 8003c08:	f023 0307 	bic.w	r3, r3, #7
 8003c0c:	3308      	adds	r3, #8
 8003c0e:	9303      	str	r3, [sp, #12]
 8003c10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c12:	4433      	add	r3, r6
 8003c14:	9309      	str	r3, [sp, #36]	; 0x24
 8003c16:	e768      	b.n	8003aea <_svfiprintf_r+0x4e>
 8003c18:	fb0c 3202 	mla	r2, ip, r2, r3
 8003c1c:	460c      	mov	r4, r1
 8003c1e:	2001      	movs	r0, #1
 8003c20:	e7a6      	b.n	8003b70 <_svfiprintf_r+0xd4>
 8003c22:	2300      	movs	r3, #0
 8003c24:	3401      	adds	r4, #1
 8003c26:	9305      	str	r3, [sp, #20]
 8003c28:	4619      	mov	r1, r3
 8003c2a:	f04f 0c0a 	mov.w	ip, #10
 8003c2e:	4620      	mov	r0, r4
 8003c30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c34:	3a30      	subs	r2, #48	; 0x30
 8003c36:	2a09      	cmp	r2, #9
 8003c38:	d903      	bls.n	8003c42 <_svfiprintf_r+0x1a6>
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0c6      	beq.n	8003bcc <_svfiprintf_r+0x130>
 8003c3e:	9105      	str	r1, [sp, #20]
 8003c40:	e7c4      	b.n	8003bcc <_svfiprintf_r+0x130>
 8003c42:	fb0c 2101 	mla	r1, ip, r1, r2
 8003c46:	4604      	mov	r4, r0
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e7f0      	b.n	8003c2e <_svfiprintf_r+0x192>
 8003c4c:	ab03      	add	r3, sp, #12
 8003c4e:	9300      	str	r3, [sp, #0]
 8003c50:	462a      	mov	r2, r5
 8003c52:	4b0f      	ldr	r3, [pc, #60]	; (8003c90 <_svfiprintf_r+0x1f4>)
 8003c54:	a904      	add	r1, sp, #16
 8003c56:	4638      	mov	r0, r7
 8003c58:	f3af 8000 	nop.w
 8003c5c:	1c42      	adds	r2, r0, #1
 8003c5e:	4606      	mov	r6, r0
 8003c60:	d1d6      	bne.n	8003c10 <_svfiprintf_r+0x174>
 8003c62:	89ab      	ldrh	r3, [r5, #12]
 8003c64:	065b      	lsls	r3, r3, #25
 8003c66:	f53f af2d 	bmi.w	8003ac4 <_svfiprintf_r+0x28>
 8003c6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c6c:	b01d      	add	sp, #116	; 0x74
 8003c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c72:	ab03      	add	r3, sp, #12
 8003c74:	9300      	str	r3, [sp, #0]
 8003c76:	462a      	mov	r2, r5
 8003c78:	4b05      	ldr	r3, [pc, #20]	; (8003c90 <_svfiprintf_r+0x1f4>)
 8003c7a:	a904      	add	r1, sp, #16
 8003c7c:	4638      	mov	r0, r7
 8003c7e:	f000 fa4b 	bl	8004118 <_printf_i>
 8003c82:	e7eb      	b.n	8003c5c <_svfiprintf_r+0x1c0>
 8003c84:	08004ca4 	.word	0x08004ca4
 8003c88:	08004cae 	.word	0x08004cae
 8003c8c:	00000000 	.word	0x00000000
 8003c90:	080039e9 	.word	0x080039e9
 8003c94:	08004caa 	.word	0x08004caa

08003c98 <_sungetc_r>:
 8003c98:	b538      	push	{r3, r4, r5, lr}
 8003c9a:	1c4b      	adds	r3, r1, #1
 8003c9c:	4614      	mov	r4, r2
 8003c9e:	d103      	bne.n	8003ca8 <_sungetc_r+0x10>
 8003ca0:	f04f 35ff 	mov.w	r5, #4294967295
 8003ca4:	4628      	mov	r0, r5
 8003ca6:	bd38      	pop	{r3, r4, r5, pc}
 8003ca8:	8993      	ldrh	r3, [r2, #12]
 8003caa:	f023 0320 	bic.w	r3, r3, #32
 8003cae:	8193      	strh	r3, [r2, #12]
 8003cb0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003cb2:	6852      	ldr	r2, [r2, #4]
 8003cb4:	b2cd      	uxtb	r5, r1
 8003cb6:	b18b      	cbz	r3, 8003cdc <_sungetc_r+0x44>
 8003cb8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	dd08      	ble.n	8003cd0 <_sungetc_r+0x38>
 8003cbe:	6823      	ldr	r3, [r4, #0]
 8003cc0:	1e5a      	subs	r2, r3, #1
 8003cc2:	6022      	str	r2, [r4, #0]
 8003cc4:	f803 5c01 	strb.w	r5, [r3, #-1]
 8003cc8:	6863      	ldr	r3, [r4, #4]
 8003cca:	3301      	adds	r3, #1
 8003ccc:	6063      	str	r3, [r4, #4]
 8003cce:	e7e9      	b.n	8003ca4 <_sungetc_r+0xc>
 8003cd0:	4621      	mov	r1, r4
 8003cd2:	f000 fcca 	bl	800466a <__submore>
 8003cd6:	2800      	cmp	r0, #0
 8003cd8:	d0f1      	beq.n	8003cbe <_sungetc_r+0x26>
 8003cda:	e7e1      	b.n	8003ca0 <_sungetc_r+0x8>
 8003cdc:	6921      	ldr	r1, [r4, #16]
 8003cde:	6823      	ldr	r3, [r4, #0]
 8003ce0:	b151      	cbz	r1, 8003cf8 <_sungetc_r+0x60>
 8003ce2:	4299      	cmp	r1, r3
 8003ce4:	d208      	bcs.n	8003cf8 <_sungetc_r+0x60>
 8003ce6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8003cea:	42a9      	cmp	r1, r5
 8003cec:	d104      	bne.n	8003cf8 <_sungetc_r+0x60>
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	3201      	adds	r2, #1
 8003cf2:	6023      	str	r3, [r4, #0]
 8003cf4:	6062      	str	r2, [r4, #4]
 8003cf6:	e7d5      	b.n	8003ca4 <_sungetc_r+0xc>
 8003cf8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8003cfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d00:	6363      	str	r3, [r4, #52]	; 0x34
 8003d02:	2303      	movs	r3, #3
 8003d04:	63a3      	str	r3, [r4, #56]	; 0x38
 8003d06:	4623      	mov	r3, r4
 8003d08:	f803 5f46 	strb.w	r5, [r3, #70]!
 8003d0c:	6023      	str	r3, [r4, #0]
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e7dc      	b.n	8003ccc <_sungetc_r+0x34>

08003d12 <__ssrefill_r>:
 8003d12:	b510      	push	{r4, lr}
 8003d14:	460c      	mov	r4, r1
 8003d16:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003d18:	b169      	cbz	r1, 8003d36 <__ssrefill_r+0x24>
 8003d1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d1e:	4299      	cmp	r1, r3
 8003d20:	d001      	beq.n	8003d26 <__ssrefill_r+0x14>
 8003d22:	f7ff fd69 	bl	80037f8 <_free_r>
 8003d26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d28:	6063      	str	r3, [r4, #4]
 8003d2a:	2000      	movs	r0, #0
 8003d2c:	6360      	str	r0, [r4, #52]	; 0x34
 8003d2e:	b113      	cbz	r3, 8003d36 <__ssrefill_r+0x24>
 8003d30:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003d32:	6023      	str	r3, [r4, #0]
 8003d34:	bd10      	pop	{r4, pc}
 8003d36:	6923      	ldr	r3, [r4, #16]
 8003d38:	6023      	str	r3, [r4, #0]
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	6063      	str	r3, [r4, #4]
 8003d3e:	89a3      	ldrh	r3, [r4, #12]
 8003d40:	f043 0320 	orr.w	r3, r3, #32
 8003d44:	81a3      	strh	r3, [r4, #12]
 8003d46:	f04f 30ff 	mov.w	r0, #4294967295
 8003d4a:	e7f3      	b.n	8003d34 <__ssrefill_r+0x22>

08003d4c <__ssvfiscanf_r>:
 8003d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d50:	460c      	mov	r4, r1
 8003d52:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8003d56:	2100      	movs	r1, #0
 8003d58:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8003d5c:	49a6      	ldr	r1, [pc, #664]	; (8003ff8 <__ssvfiscanf_r+0x2ac>)
 8003d5e:	91a0      	str	r1, [sp, #640]	; 0x280
 8003d60:	f10d 0804 	add.w	r8, sp, #4
 8003d64:	49a5      	ldr	r1, [pc, #660]	; (8003ffc <__ssvfiscanf_r+0x2b0>)
 8003d66:	4fa6      	ldr	r7, [pc, #664]	; (8004000 <__ssvfiscanf_r+0x2b4>)
 8003d68:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8004004 <__ssvfiscanf_r+0x2b8>
 8003d6c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8003d70:	4606      	mov	r6, r0
 8003d72:	91a1      	str	r1, [sp, #644]	; 0x284
 8003d74:	9300      	str	r3, [sp, #0]
 8003d76:	7813      	ldrb	r3, [r2, #0]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	f000 815a 	beq.w	8004032 <__ssvfiscanf_r+0x2e6>
 8003d7e:	5cf9      	ldrb	r1, [r7, r3]
 8003d80:	f011 0108 	ands.w	r1, r1, #8
 8003d84:	f102 0501 	add.w	r5, r2, #1
 8003d88:	d019      	beq.n	8003dbe <__ssvfiscanf_r+0x72>
 8003d8a:	6863      	ldr	r3, [r4, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	dd0f      	ble.n	8003db0 <__ssvfiscanf_r+0x64>
 8003d90:	6823      	ldr	r3, [r4, #0]
 8003d92:	781a      	ldrb	r2, [r3, #0]
 8003d94:	5cba      	ldrb	r2, [r7, r2]
 8003d96:	0712      	lsls	r2, r2, #28
 8003d98:	d401      	bmi.n	8003d9e <__ssvfiscanf_r+0x52>
 8003d9a:	462a      	mov	r2, r5
 8003d9c:	e7eb      	b.n	8003d76 <__ssvfiscanf_r+0x2a>
 8003d9e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003da0:	3201      	adds	r2, #1
 8003da2:	9245      	str	r2, [sp, #276]	; 0x114
 8003da4:	6862      	ldr	r2, [r4, #4]
 8003da6:	3301      	adds	r3, #1
 8003da8:	3a01      	subs	r2, #1
 8003daa:	6062      	str	r2, [r4, #4]
 8003dac:	6023      	str	r3, [r4, #0]
 8003dae:	e7ec      	b.n	8003d8a <__ssvfiscanf_r+0x3e>
 8003db0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003db2:	4621      	mov	r1, r4
 8003db4:	4630      	mov	r0, r6
 8003db6:	4798      	blx	r3
 8003db8:	2800      	cmp	r0, #0
 8003dba:	d0e9      	beq.n	8003d90 <__ssvfiscanf_r+0x44>
 8003dbc:	e7ed      	b.n	8003d9a <__ssvfiscanf_r+0x4e>
 8003dbe:	2b25      	cmp	r3, #37	; 0x25
 8003dc0:	d012      	beq.n	8003de8 <__ssvfiscanf_r+0x9c>
 8003dc2:	469a      	mov	sl, r3
 8003dc4:	6863      	ldr	r3, [r4, #4]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	f340 8091 	ble.w	8003eee <__ssvfiscanf_r+0x1a2>
 8003dcc:	6822      	ldr	r2, [r4, #0]
 8003dce:	7813      	ldrb	r3, [r2, #0]
 8003dd0:	4553      	cmp	r3, sl
 8003dd2:	f040 812e 	bne.w	8004032 <__ssvfiscanf_r+0x2e6>
 8003dd6:	6863      	ldr	r3, [r4, #4]
 8003dd8:	3b01      	subs	r3, #1
 8003dda:	6063      	str	r3, [r4, #4]
 8003ddc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8003dde:	3201      	adds	r2, #1
 8003de0:	3301      	adds	r3, #1
 8003de2:	6022      	str	r2, [r4, #0]
 8003de4:	9345      	str	r3, [sp, #276]	; 0x114
 8003de6:	e7d8      	b.n	8003d9a <__ssvfiscanf_r+0x4e>
 8003de8:	9141      	str	r1, [sp, #260]	; 0x104
 8003dea:	9143      	str	r1, [sp, #268]	; 0x10c
 8003dec:	7853      	ldrb	r3, [r2, #1]
 8003dee:	2b2a      	cmp	r3, #42	; 0x2a
 8003df0:	bf02      	ittt	eq
 8003df2:	2310      	moveq	r3, #16
 8003df4:	1c95      	addeq	r5, r2, #2
 8003df6:	9341      	streq	r3, [sp, #260]	; 0x104
 8003df8:	220a      	movs	r2, #10
 8003dfa:	46aa      	mov	sl, r5
 8003dfc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8003e00:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8003e04:	2b09      	cmp	r3, #9
 8003e06:	d91c      	bls.n	8003e42 <__ssvfiscanf_r+0xf6>
 8003e08:	487e      	ldr	r0, [pc, #504]	; (8004004 <__ssvfiscanf_r+0x2b8>)
 8003e0a:	2203      	movs	r2, #3
 8003e0c:	f7fc f9f0 	bl	80001f0 <memchr>
 8003e10:	b138      	cbz	r0, 8003e22 <__ssvfiscanf_r+0xd6>
 8003e12:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003e14:	eba0 0009 	sub.w	r0, r0, r9
 8003e18:	2301      	movs	r3, #1
 8003e1a:	4083      	lsls	r3, r0
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	9341      	str	r3, [sp, #260]	; 0x104
 8003e20:	4655      	mov	r5, sl
 8003e22:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003e26:	2b78      	cmp	r3, #120	; 0x78
 8003e28:	d806      	bhi.n	8003e38 <__ssvfiscanf_r+0xec>
 8003e2a:	2b57      	cmp	r3, #87	; 0x57
 8003e2c:	d810      	bhi.n	8003e50 <__ssvfiscanf_r+0x104>
 8003e2e:	2b25      	cmp	r3, #37	; 0x25
 8003e30:	d0c7      	beq.n	8003dc2 <__ssvfiscanf_r+0x76>
 8003e32:	d857      	bhi.n	8003ee4 <__ssvfiscanf_r+0x198>
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d065      	beq.n	8003f04 <__ssvfiscanf_r+0x1b8>
 8003e38:	2303      	movs	r3, #3
 8003e3a:	9347      	str	r3, [sp, #284]	; 0x11c
 8003e3c:	230a      	movs	r3, #10
 8003e3e:	9342      	str	r3, [sp, #264]	; 0x108
 8003e40:	e076      	b.n	8003f30 <__ssvfiscanf_r+0x1e4>
 8003e42:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8003e44:	fb02 1103 	mla	r1, r2, r3, r1
 8003e48:	3930      	subs	r1, #48	; 0x30
 8003e4a:	9143      	str	r1, [sp, #268]	; 0x10c
 8003e4c:	4655      	mov	r5, sl
 8003e4e:	e7d4      	b.n	8003dfa <__ssvfiscanf_r+0xae>
 8003e50:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8003e54:	2a20      	cmp	r2, #32
 8003e56:	d8ef      	bhi.n	8003e38 <__ssvfiscanf_r+0xec>
 8003e58:	a101      	add	r1, pc, #4	; (adr r1, 8003e60 <__ssvfiscanf_r+0x114>)
 8003e5a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003e5e:	bf00      	nop
 8003e60:	08003f13 	.word	0x08003f13
 8003e64:	08003e39 	.word	0x08003e39
 8003e68:	08003e39 	.word	0x08003e39
 8003e6c:	08003f71 	.word	0x08003f71
 8003e70:	08003e39 	.word	0x08003e39
 8003e74:	08003e39 	.word	0x08003e39
 8003e78:	08003e39 	.word	0x08003e39
 8003e7c:	08003e39 	.word	0x08003e39
 8003e80:	08003e39 	.word	0x08003e39
 8003e84:	08003e39 	.word	0x08003e39
 8003e88:	08003e39 	.word	0x08003e39
 8003e8c:	08003f87 	.word	0x08003f87
 8003e90:	08003f6d 	.word	0x08003f6d
 8003e94:	08003eeb 	.word	0x08003eeb
 8003e98:	08003eeb 	.word	0x08003eeb
 8003e9c:	08003eeb 	.word	0x08003eeb
 8003ea0:	08003e39 	.word	0x08003e39
 8003ea4:	08003f29 	.word	0x08003f29
 8003ea8:	08003e39 	.word	0x08003e39
 8003eac:	08003e39 	.word	0x08003e39
 8003eb0:	08003e39 	.word	0x08003e39
 8003eb4:	08003e39 	.word	0x08003e39
 8003eb8:	08003f97 	.word	0x08003f97
 8003ebc:	08003f65 	.word	0x08003f65
 8003ec0:	08003f0b 	.word	0x08003f0b
 8003ec4:	08003e39 	.word	0x08003e39
 8003ec8:	08003e39 	.word	0x08003e39
 8003ecc:	08003f93 	.word	0x08003f93
 8003ed0:	08003e39 	.word	0x08003e39
 8003ed4:	08003f6d 	.word	0x08003f6d
 8003ed8:	08003e39 	.word	0x08003e39
 8003edc:	08003e39 	.word	0x08003e39
 8003ee0:	08003f13 	.word	0x08003f13
 8003ee4:	3b45      	subs	r3, #69	; 0x45
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d8a6      	bhi.n	8003e38 <__ssvfiscanf_r+0xec>
 8003eea:	2305      	movs	r3, #5
 8003eec:	e01f      	b.n	8003f2e <__ssvfiscanf_r+0x1e2>
 8003eee:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003ef0:	4621      	mov	r1, r4
 8003ef2:	4630      	mov	r0, r6
 8003ef4:	4798      	blx	r3
 8003ef6:	2800      	cmp	r0, #0
 8003ef8:	f43f af68 	beq.w	8003dcc <__ssvfiscanf_r+0x80>
 8003efc:	9844      	ldr	r0, [sp, #272]	; 0x110
 8003efe:	2800      	cmp	r0, #0
 8003f00:	f040 808d 	bne.w	800401e <__ssvfiscanf_r+0x2d2>
 8003f04:	f04f 30ff 	mov.w	r0, #4294967295
 8003f08:	e08f      	b.n	800402a <__ssvfiscanf_r+0x2de>
 8003f0a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003f0c:	f042 0220 	orr.w	r2, r2, #32
 8003f10:	9241      	str	r2, [sp, #260]	; 0x104
 8003f12:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003f14:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f18:	9241      	str	r2, [sp, #260]	; 0x104
 8003f1a:	2210      	movs	r2, #16
 8003f1c:	2b6f      	cmp	r3, #111	; 0x6f
 8003f1e:	9242      	str	r2, [sp, #264]	; 0x108
 8003f20:	bf34      	ite	cc
 8003f22:	2303      	movcc	r3, #3
 8003f24:	2304      	movcs	r3, #4
 8003f26:	e002      	b.n	8003f2e <__ssvfiscanf_r+0x1e2>
 8003f28:	2300      	movs	r3, #0
 8003f2a:	9342      	str	r3, [sp, #264]	; 0x108
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	9347      	str	r3, [sp, #284]	; 0x11c
 8003f30:	6863      	ldr	r3, [r4, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	dd3d      	ble.n	8003fb2 <__ssvfiscanf_r+0x266>
 8003f36:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003f38:	0659      	lsls	r1, r3, #25
 8003f3a:	d404      	bmi.n	8003f46 <__ssvfiscanf_r+0x1fa>
 8003f3c:	6823      	ldr	r3, [r4, #0]
 8003f3e:	781a      	ldrb	r2, [r3, #0]
 8003f40:	5cba      	ldrb	r2, [r7, r2]
 8003f42:	0712      	lsls	r2, r2, #28
 8003f44:	d43c      	bmi.n	8003fc0 <__ssvfiscanf_r+0x274>
 8003f46:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	dc4b      	bgt.n	8003fe4 <__ssvfiscanf_r+0x298>
 8003f4c:	466b      	mov	r3, sp
 8003f4e:	4622      	mov	r2, r4
 8003f50:	a941      	add	r1, sp, #260	; 0x104
 8003f52:	4630      	mov	r0, r6
 8003f54:	f000 fa02 	bl	800435c <_scanf_chars>
 8003f58:	2801      	cmp	r0, #1
 8003f5a:	d06a      	beq.n	8004032 <__ssvfiscanf_r+0x2e6>
 8003f5c:	2802      	cmp	r0, #2
 8003f5e:	f47f af1c 	bne.w	8003d9a <__ssvfiscanf_r+0x4e>
 8003f62:	e7cb      	b.n	8003efc <__ssvfiscanf_r+0x1b0>
 8003f64:	2308      	movs	r3, #8
 8003f66:	9342      	str	r3, [sp, #264]	; 0x108
 8003f68:	2304      	movs	r3, #4
 8003f6a:	e7e0      	b.n	8003f2e <__ssvfiscanf_r+0x1e2>
 8003f6c:	220a      	movs	r2, #10
 8003f6e:	e7d5      	b.n	8003f1c <__ssvfiscanf_r+0x1d0>
 8003f70:	4629      	mov	r1, r5
 8003f72:	4640      	mov	r0, r8
 8003f74:	f000 fb40 	bl	80045f8 <__sccl>
 8003f78:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003f7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f7e:	9341      	str	r3, [sp, #260]	; 0x104
 8003f80:	4605      	mov	r5, r0
 8003f82:	2301      	movs	r3, #1
 8003f84:	e7d3      	b.n	8003f2e <__ssvfiscanf_r+0x1e2>
 8003f86:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003f88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f8c:	9341      	str	r3, [sp, #260]	; 0x104
 8003f8e:	2300      	movs	r3, #0
 8003f90:	e7cd      	b.n	8003f2e <__ssvfiscanf_r+0x1e2>
 8003f92:	2302      	movs	r3, #2
 8003f94:	e7cb      	b.n	8003f2e <__ssvfiscanf_r+0x1e2>
 8003f96:	9841      	ldr	r0, [sp, #260]	; 0x104
 8003f98:	06c3      	lsls	r3, r0, #27
 8003f9a:	f53f aefe 	bmi.w	8003d9a <__ssvfiscanf_r+0x4e>
 8003f9e:	9b00      	ldr	r3, [sp, #0]
 8003fa0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003fa2:	1d19      	adds	r1, r3, #4
 8003fa4:	9100      	str	r1, [sp, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	07c0      	lsls	r0, r0, #31
 8003faa:	bf4c      	ite	mi
 8003fac:	801a      	strhmi	r2, [r3, #0]
 8003fae:	601a      	strpl	r2, [r3, #0]
 8003fb0:	e6f3      	b.n	8003d9a <__ssvfiscanf_r+0x4e>
 8003fb2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003fb4:	4621      	mov	r1, r4
 8003fb6:	4630      	mov	r0, r6
 8003fb8:	4798      	blx	r3
 8003fba:	2800      	cmp	r0, #0
 8003fbc:	d0bb      	beq.n	8003f36 <__ssvfiscanf_r+0x1ea>
 8003fbe:	e79d      	b.n	8003efc <__ssvfiscanf_r+0x1b0>
 8003fc0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003fc2:	3201      	adds	r2, #1
 8003fc4:	9245      	str	r2, [sp, #276]	; 0x114
 8003fc6:	6862      	ldr	r2, [r4, #4]
 8003fc8:	3a01      	subs	r2, #1
 8003fca:	2a00      	cmp	r2, #0
 8003fcc:	6062      	str	r2, [r4, #4]
 8003fce:	dd02      	ble.n	8003fd6 <__ssvfiscanf_r+0x28a>
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	6023      	str	r3, [r4, #0]
 8003fd4:	e7b2      	b.n	8003f3c <__ssvfiscanf_r+0x1f0>
 8003fd6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003fd8:	4621      	mov	r1, r4
 8003fda:	4630      	mov	r0, r6
 8003fdc:	4798      	blx	r3
 8003fde:	2800      	cmp	r0, #0
 8003fe0:	d0ac      	beq.n	8003f3c <__ssvfiscanf_r+0x1f0>
 8003fe2:	e78b      	b.n	8003efc <__ssvfiscanf_r+0x1b0>
 8003fe4:	2b04      	cmp	r3, #4
 8003fe6:	dc0f      	bgt.n	8004008 <__ssvfiscanf_r+0x2bc>
 8003fe8:	466b      	mov	r3, sp
 8003fea:	4622      	mov	r2, r4
 8003fec:	a941      	add	r1, sp, #260	; 0x104
 8003fee:	4630      	mov	r0, r6
 8003ff0:	f000 fa0e 	bl	8004410 <_scanf_i>
 8003ff4:	e7b0      	b.n	8003f58 <__ssvfiscanf_r+0x20c>
 8003ff6:	bf00      	nop
 8003ff8:	08003c99 	.word	0x08003c99
 8003ffc:	08003d13 	.word	0x08003d13
 8004000:	08004cf3 	.word	0x08004cf3
 8004004:	08004caa 	.word	0x08004caa
 8004008:	4b0b      	ldr	r3, [pc, #44]	; (8004038 <__ssvfiscanf_r+0x2ec>)
 800400a:	2b00      	cmp	r3, #0
 800400c:	f43f aec5 	beq.w	8003d9a <__ssvfiscanf_r+0x4e>
 8004010:	466b      	mov	r3, sp
 8004012:	4622      	mov	r2, r4
 8004014:	a941      	add	r1, sp, #260	; 0x104
 8004016:	4630      	mov	r0, r6
 8004018:	f3af 8000 	nop.w
 800401c:	e79c      	b.n	8003f58 <__ssvfiscanf_r+0x20c>
 800401e:	89a3      	ldrh	r3, [r4, #12]
 8004020:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004024:	bf18      	it	ne
 8004026:	f04f 30ff 	movne.w	r0, #4294967295
 800402a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800402e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004032:	9844      	ldr	r0, [sp, #272]	; 0x110
 8004034:	e7f9      	b.n	800402a <__ssvfiscanf_r+0x2de>
 8004036:	bf00      	nop
 8004038:	00000000 	.word	0x00000000

0800403c <_printf_common>:
 800403c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004040:	4616      	mov	r6, r2
 8004042:	4699      	mov	r9, r3
 8004044:	688a      	ldr	r2, [r1, #8]
 8004046:	690b      	ldr	r3, [r1, #16]
 8004048:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800404c:	4293      	cmp	r3, r2
 800404e:	bfb8      	it	lt
 8004050:	4613      	movlt	r3, r2
 8004052:	6033      	str	r3, [r6, #0]
 8004054:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004058:	4607      	mov	r7, r0
 800405a:	460c      	mov	r4, r1
 800405c:	b10a      	cbz	r2, 8004062 <_printf_common+0x26>
 800405e:	3301      	adds	r3, #1
 8004060:	6033      	str	r3, [r6, #0]
 8004062:	6823      	ldr	r3, [r4, #0]
 8004064:	0699      	lsls	r1, r3, #26
 8004066:	bf42      	ittt	mi
 8004068:	6833      	ldrmi	r3, [r6, #0]
 800406a:	3302      	addmi	r3, #2
 800406c:	6033      	strmi	r3, [r6, #0]
 800406e:	6825      	ldr	r5, [r4, #0]
 8004070:	f015 0506 	ands.w	r5, r5, #6
 8004074:	d106      	bne.n	8004084 <_printf_common+0x48>
 8004076:	f104 0a19 	add.w	sl, r4, #25
 800407a:	68e3      	ldr	r3, [r4, #12]
 800407c:	6832      	ldr	r2, [r6, #0]
 800407e:	1a9b      	subs	r3, r3, r2
 8004080:	42ab      	cmp	r3, r5
 8004082:	dc26      	bgt.n	80040d2 <_printf_common+0x96>
 8004084:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004088:	1e13      	subs	r3, r2, #0
 800408a:	6822      	ldr	r2, [r4, #0]
 800408c:	bf18      	it	ne
 800408e:	2301      	movne	r3, #1
 8004090:	0692      	lsls	r2, r2, #26
 8004092:	d42b      	bmi.n	80040ec <_printf_common+0xb0>
 8004094:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004098:	4649      	mov	r1, r9
 800409a:	4638      	mov	r0, r7
 800409c:	47c0      	blx	r8
 800409e:	3001      	adds	r0, #1
 80040a0:	d01e      	beq.n	80040e0 <_printf_common+0xa4>
 80040a2:	6823      	ldr	r3, [r4, #0]
 80040a4:	6922      	ldr	r2, [r4, #16]
 80040a6:	f003 0306 	and.w	r3, r3, #6
 80040aa:	2b04      	cmp	r3, #4
 80040ac:	bf02      	ittt	eq
 80040ae:	68e5      	ldreq	r5, [r4, #12]
 80040b0:	6833      	ldreq	r3, [r6, #0]
 80040b2:	1aed      	subeq	r5, r5, r3
 80040b4:	68a3      	ldr	r3, [r4, #8]
 80040b6:	bf0c      	ite	eq
 80040b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040bc:	2500      	movne	r5, #0
 80040be:	4293      	cmp	r3, r2
 80040c0:	bfc4      	itt	gt
 80040c2:	1a9b      	subgt	r3, r3, r2
 80040c4:	18ed      	addgt	r5, r5, r3
 80040c6:	2600      	movs	r6, #0
 80040c8:	341a      	adds	r4, #26
 80040ca:	42b5      	cmp	r5, r6
 80040cc:	d11a      	bne.n	8004104 <_printf_common+0xc8>
 80040ce:	2000      	movs	r0, #0
 80040d0:	e008      	b.n	80040e4 <_printf_common+0xa8>
 80040d2:	2301      	movs	r3, #1
 80040d4:	4652      	mov	r2, sl
 80040d6:	4649      	mov	r1, r9
 80040d8:	4638      	mov	r0, r7
 80040da:	47c0      	blx	r8
 80040dc:	3001      	adds	r0, #1
 80040de:	d103      	bne.n	80040e8 <_printf_common+0xac>
 80040e0:	f04f 30ff 	mov.w	r0, #4294967295
 80040e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040e8:	3501      	adds	r5, #1
 80040ea:	e7c6      	b.n	800407a <_printf_common+0x3e>
 80040ec:	18e1      	adds	r1, r4, r3
 80040ee:	1c5a      	adds	r2, r3, #1
 80040f0:	2030      	movs	r0, #48	; 0x30
 80040f2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80040f6:	4422      	add	r2, r4
 80040f8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80040fc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004100:	3302      	adds	r3, #2
 8004102:	e7c7      	b.n	8004094 <_printf_common+0x58>
 8004104:	2301      	movs	r3, #1
 8004106:	4622      	mov	r2, r4
 8004108:	4649      	mov	r1, r9
 800410a:	4638      	mov	r0, r7
 800410c:	47c0      	blx	r8
 800410e:	3001      	adds	r0, #1
 8004110:	d0e6      	beq.n	80040e0 <_printf_common+0xa4>
 8004112:	3601      	adds	r6, #1
 8004114:	e7d9      	b.n	80040ca <_printf_common+0x8e>
	...

08004118 <_printf_i>:
 8004118:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800411c:	7e0f      	ldrb	r7, [r1, #24]
 800411e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004120:	2f78      	cmp	r7, #120	; 0x78
 8004122:	4691      	mov	r9, r2
 8004124:	4680      	mov	r8, r0
 8004126:	460c      	mov	r4, r1
 8004128:	469a      	mov	sl, r3
 800412a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800412e:	d807      	bhi.n	8004140 <_printf_i+0x28>
 8004130:	2f62      	cmp	r7, #98	; 0x62
 8004132:	d80a      	bhi.n	800414a <_printf_i+0x32>
 8004134:	2f00      	cmp	r7, #0
 8004136:	f000 80d4 	beq.w	80042e2 <_printf_i+0x1ca>
 800413a:	2f58      	cmp	r7, #88	; 0x58
 800413c:	f000 80c0 	beq.w	80042c0 <_printf_i+0x1a8>
 8004140:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004144:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004148:	e03a      	b.n	80041c0 <_printf_i+0xa8>
 800414a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800414e:	2b15      	cmp	r3, #21
 8004150:	d8f6      	bhi.n	8004140 <_printf_i+0x28>
 8004152:	a101      	add	r1, pc, #4	; (adr r1, 8004158 <_printf_i+0x40>)
 8004154:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004158:	080041b1 	.word	0x080041b1
 800415c:	080041c5 	.word	0x080041c5
 8004160:	08004141 	.word	0x08004141
 8004164:	08004141 	.word	0x08004141
 8004168:	08004141 	.word	0x08004141
 800416c:	08004141 	.word	0x08004141
 8004170:	080041c5 	.word	0x080041c5
 8004174:	08004141 	.word	0x08004141
 8004178:	08004141 	.word	0x08004141
 800417c:	08004141 	.word	0x08004141
 8004180:	08004141 	.word	0x08004141
 8004184:	080042c9 	.word	0x080042c9
 8004188:	080041f1 	.word	0x080041f1
 800418c:	08004283 	.word	0x08004283
 8004190:	08004141 	.word	0x08004141
 8004194:	08004141 	.word	0x08004141
 8004198:	080042eb 	.word	0x080042eb
 800419c:	08004141 	.word	0x08004141
 80041a0:	080041f1 	.word	0x080041f1
 80041a4:	08004141 	.word	0x08004141
 80041a8:	08004141 	.word	0x08004141
 80041ac:	0800428b 	.word	0x0800428b
 80041b0:	682b      	ldr	r3, [r5, #0]
 80041b2:	1d1a      	adds	r2, r3, #4
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	602a      	str	r2, [r5, #0]
 80041b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041c0:	2301      	movs	r3, #1
 80041c2:	e09f      	b.n	8004304 <_printf_i+0x1ec>
 80041c4:	6820      	ldr	r0, [r4, #0]
 80041c6:	682b      	ldr	r3, [r5, #0]
 80041c8:	0607      	lsls	r7, r0, #24
 80041ca:	f103 0104 	add.w	r1, r3, #4
 80041ce:	6029      	str	r1, [r5, #0]
 80041d0:	d501      	bpl.n	80041d6 <_printf_i+0xbe>
 80041d2:	681e      	ldr	r6, [r3, #0]
 80041d4:	e003      	b.n	80041de <_printf_i+0xc6>
 80041d6:	0646      	lsls	r6, r0, #25
 80041d8:	d5fb      	bpl.n	80041d2 <_printf_i+0xba>
 80041da:	f9b3 6000 	ldrsh.w	r6, [r3]
 80041de:	2e00      	cmp	r6, #0
 80041e0:	da03      	bge.n	80041ea <_printf_i+0xd2>
 80041e2:	232d      	movs	r3, #45	; 0x2d
 80041e4:	4276      	negs	r6, r6
 80041e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041ea:	485a      	ldr	r0, [pc, #360]	; (8004354 <_printf_i+0x23c>)
 80041ec:	230a      	movs	r3, #10
 80041ee:	e012      	b.n	8004216 <_printf_i+0xfe>
 80041f0:	682b      	ldr	r3, [r5, #0]
 80041f2:	6820      	ldr	r0, [r4, #0]
 80041f4:	1d19      	adds	r1, r3, #4
 80041f6:	6029      	str	r1, [r5, #0]
 80041f8:	0605      	lsls	r5, r0, #24
 80041fa:	d501      	bpl.n	8004200 <_printf_i+0xe8>
 80041fc:	681e      	ldr	r6, [r3, #0]
 80041fe:	e002      	b.n	8004206 <_printf_i+0xee>
 8004200:	0641      	lsls	r1, r0, #25
 8004202:	d5fb      	bpl.n	80041fc <_printf_i+0xe4>
 8004204:	881e      	ldrh	r6, [r3, #0]
 8004206:	4853      	ldr	r0, [pc, #332]	; (8004354 <_printf_i+0x23c>)
 8004208:	2f6f      	cmp	r7, #111	; 0x6f
 800420a:	bf0c      	ite	eq
 800420c:	2308      	moveq	r3, #8
 800420e:	230a      	movne	r3, #10
 8004210:	2100      	movs	r1, #0
 8004212:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004216:	6865      	ldr	r5, [r4, #4]
 8004218:	60a5      	str	r5, [r4, #8]
 800421a:	2d00      	cmp	r5, #0
 800421c:	bfa2      	ittt	ge
 800421e:	6821      	ldrge	r1, [r4, #0]
 8004220:	f021 0104 	bicge.w	r1, r1, #4
 8004224:	6021      	strge	r1, [r4, #0]
 8004226:	b90e      	cbnz	r6, 800422c <_printf_i+0x114>
 8004228:	2d00      	cmp	r5, #0
 800422a:	d04b      	beq.n	80042c4 <_printf_i+0x1ac>
 800422c:	4615      	mov	r5, r2
 800422e:	fbb6 f1f3 	udiv	r1, r6, r3
 8004232:	fb03 6711 	mls	r7, r3, r1, r6
 8004236:	5dc7      	ldrb	r7, [r0, r7]
 8004238:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800423c:	4637      	mov	r7, r6
 800423e:	42bb      	cmp	r3, r7
 8004240:	460e      	mov	r6, r1
 8004242:	d9f4      	bls.n	800422e <_printf_i+0x116>
 8004244:	2b08      	cmp	r3, #8
 8004246:	d10b      	bne.n	8004260 <_printf_i+0x148>
 8004248:	6823      	ldr	r3, [r4, #0]
 800424a:	07de      	lsls	r6, r3, #31
 800424c:	d508      	bpl.n	8004260 <_printf_i+0x148>
 800424e:	6923      	ldr	r3, [r4, #16]
 8004250:	6861      	ldr	r1, [r4, #4]
 8004252:	4299      	cmp	r1, r3
 8004254:	bfde      	ittt	le
 8004256:	2330      	movle	r3, #48	; 0x30
 8004258:	f805 3c01 	strble.w	r3, [r5, #-1]
 800425c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004260:	1b52      	subs	r2, r2, r5
 8004262:	6122      	str	r2, [r4, #16]
 8004264:	f8cd a000 	str.w	sl, [sp]
 8004268:	464b      	mov	r3, r9
 800426a:	aa03      	add	r2, sp, #12
 800426c:	4621      	mov	r1, r4
 800426e:	4640      	mov	r0, r8
 8004270:	f7ff fee4 	bl	800403c <_printf_common>
 8004274:	3001      	adds	r0, #1
 8004276:	d14a      	bne.n	800430e <_printf_i+0x1f6>
 8004278:	f04f 30ff 	mov.w	r0, #4294967295
 800427c:	b004      	add	sp, #16
 800427e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004282:	6823      	ldr	r3, [r4, #0]
 8004284:	f043 0320 	orr.w	r3, r3, #32
 8004288:	6023      	str	r3, [r4, #0]
 800428a:	4833      	ldr	r0, [pc, #204]	; (8004358 <_printf_i+0x240>)
 800428c:	2778      	movs	r7, #120	; 0x78
 800428e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004292:	6823      	ldr	r3, [r4, #0]
 8004294:	6829      	ldr	r1, [r5, #0]
 8004296:	061f      	lsls	r7, r3, #24
 8004298:	f851 6b04 	ldr.w	r6, [r1], #4
 800429c:	d402      	bmi.n	80042a4 <_printf_i+0x18c>
 800429e:	065f      	lsls	r7, r3, #25
 80042a0:	bf48      	it	mi
 80042a2:	b2b6      	uxthmi	r6, r6
 80042a4:	07df      	lsls	r7, r3, #31
 80042a6:	bf48      	it	mi
 80042a8:	f043 0320 	orrmi.w	r3, r3, #32
 80042ac:	6029      	str	r1, [r5, #0]
 80042ae:	bf48      	it	mi
 80042b0:	6023      	strmi	r3, [r4, #0]
 80042b2:	b91e      	cbnz	r6, 80042bc <_printf_i+0x1a4>
 80042b4:	6823      	ldr	r3, [r4, #0]
 80042b6:	f023 0320 	bic.w	r3, r3, #32
 80042ba:	6023      	str	r3, [r4, #0]
 80042bc:	2310      	movs	r3, #16
 80042be:	e7a7      	b.n	8004210 <_printf_i+0xf8>
 80042c0:	4824      	ldr	r0, [pc, #144]	; (8004354 <_printf_i+0x23c>)
 80042c2:	e7e4      	b.n	800428e <_printf_i+0x176>
 80042c4:	4615      	mov	r5, r2
 80042c6:	e7bd      	b.n	8004244 <_printf_i+0x12c>
 80042c8:	682b      	ldr	r3, [r5, #0]
 80042ca:	6826      	ldr	r6, [r4, #0]
 80042cc:	6961      	ldr	r1, [r4, #20]
 80042ce:	1d18      	adds	r0, r3, #4
 80042d0:	6028      	str	r0, [r5, #0]
 80042d2:	0635      	lsls	r5, r6, #24
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	d501      	bpl.n	80042dc <_printf_i+0x1c4>
 80042d8:	6019      	str	r1, [r3, #0]
 80042da:	e002      	b.n	80042e2 <_printf_i+0x1ca>
 80042dc:	0670      	lsls	r0, r6, #25
 80042de:	d5fb      	bpl.n	80042d8 <_printf_i+0x1c0>
 80042e0:	8019      	strh	r1, [r3, #0]
 80042e2:	2300      	movs	r3, #0
 80042e4:	6123      	str	r3, [r4, #16]
 80042e6:	4615      	mov	r5, r2
 80042e8:	e7bc      	b.n	8004264 <_printf_i+0x14c>
 80042ea:	682b      	ldr	r3, [r5, #0]
 80042ec:	1d1a      	adds	r2, r3, #4
 80042ee:	602a      	str	r2, [r5, #0]
 80042f0:	681d      	ldr	r5, [r3, #0]
 80042f2:	6862      	ldr	r2, [r4, #4]
 80042f4:	2100      	movs	r1, #0
 80042f6:	4628      	mov	r0, r5
 80042f8:	f7fb ff7a 	bl	80001f0 <memchr>
 80042fc:	b108      	cbz	r0, 8004302 <_printf_i+0x1ea>
 80042fe:	1b40      	subs	r0, r0, r5
 8004300:	6060      	str	r0, [r4, #4]
 8004302:	6863      	ldr	r3, [r4, #4]
 8004304:	6123      	str	r3, [r4, #16]
 8004306:	2300      	movs	r3, #0
 8004308:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800430c:	e7aa      	b.n	8004264 <_printf_i+0x14c>
 800430e:	6923      	ldr	r3, [r4, #16]
 8004310:	462a      	mov	r2, r5
 8004312:	4649      	mov	r1, r9
 8004314:	4640      	mov	r0, r8
 8004316:	47d0      	blx	sl
 8004318:	3001      	adds	r0, #1
 800431a:	d0ad      	beq.n	8004278 <_printf_i+0x160>
 800431c:	6823      	ldr	r3, [r4, #0]
 800431e:	079b      	lsls	r3, r3, #30
 8004320:	d413      	bmi.n	800434a <_printf_i+0x232>
 8004322:	68e0      	ldr	r0, [r4, #12]
 8004324:	9b03      	ldr	r3, [sp, #12]
 8004326:	4298      	cmp	r0, r3
 8004328:	bfb8      	it	lt
 800432a:	4618      	movlt	r0, r3
 800432c:	e7a6      	b.n	800427c <_printf_i+0x164>
 800432e:	2301      	movs	r3, #1
 8004330:	4632      	mov	r2, r6
 8004332:	4649      	mov	r1, r9
 8004334:	4640      	mov	r0, r8
 8004336:	47d0      	blx	sl
 8004338:	3001      	adds	r0, #1
 800433a:	d09d      	beq.n	8004278 <_printf_i+0x160>
 800433c:	3501      	adds	r5, #1
 800433e:	68e3      	ldr	r3, [r4, #12]
 8004340:	9903      	ldr	r1, [sp, #12]
 8004342:	1a5b      	subs	r3, r3, r1
 8004344:	42ab      	cmp	r3, r5
 8004346:	dcf2      	bgt.n	800432e <_printf_i+0x216>
 8004348:	e7eb      	b.n	8004322 <_printf_i+0x20a>
 800434a:	2500      	movs	r5, #0
 800434c:	f104 0619 	add.w	r6, r4, #25
 8004350:	e7f5      	b.n	800433e <_printf_i+0x226>
 8004352:	bf00      	nop
 8004354:	08004cb5 	.word	0x08004cb5
 8004358:	08004cc6 	.word	0x08004cc6

0800435c <_scanf_chars>:
 800435c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004360:	4615      	mov	r5, r2
 8004362:	688a      	ldr	r2, [r1, #8]
 8004364:	4680      	mov	r8, r0
 8004366:	460c      	mov	r4, r1
 8004368:	b932      	cbnz	r2, 8004378 <_scanf_chars+0x1c>
 800436a:	698a      	ldr	r2, [r1, #24]
 800436c:	2a00      	cmp	r2, #0
 800436e:	bf0c      	ite	eq
 8004370:	2201      	moveq	r2, #1
 8004372:	f04f 32ff 	movne.w	r2, #4294967295
 8004376:	608a      	str	r2, [r1, #8]
 8004378:	6822      	ldr	r2, [r4, #0]
 800437a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800440c <_scanf_chars+0xb0>
 800437e:	06d1      	lsls	r1, r2, #27
 8004380:	bf5f      	itttt	pl
 8004382:	681a      	ldrpl	r2, [r3, #0]
 8004384:	1d11      	addpl	r1, r2, #4
 8004386:	6019      	strpl	r1, [r3, #0]
 8004388:	6816      	ldrpl	r6, [r2, #0]
 800438a:	2700      	movs	r7, #0
 800438c:	69a0      	ldr	r0, [r4, #24]
 800438e:	b188      	cbz	r0, 80043b4 <_scanf_chars+0x58>
 8004390:	2801      	cmp	r0, #1
 8004392:	d107      	bne.n	80043a4 <_scanf_chars+0x48>
 8004394:	682a      	ldr	r2, [r5, #0]
 8004396:	7811      	ldrb	r1, [r2, #0]
 8004398:	6962      	ldr	r2, [r4, #20]
 800439a:	5c52      	ldrb	r2, [r2, r1]
 800439c:	b952      	cbnz	r2, 80043b4 <_scanf_chars+0x58>
 800439e:	2f00      	cmp	r7, #0
 80043a0:	d031      	beq.n	8004406 <_scanf_chars+0xaa>
 80043a2:	e022      	b.n	80043ea <_scanf_chars+0x8e>
 80043a4:	2802      	cmp	r0, #2
 80043a6:	d120      	bne.n	80043ea <_scanf_chars+0x8e>
 80043a8:	682b      	ldr	r3, [r5, #0]
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	f819 3003 	ldrb.w	r3, [r9, r3]
 80043b0:	071b      	lsls	r3, r3, #28
 80043b2:	d41a      	bmi.n	80043ea <_scanf_chars+0x8e>
 80043b4:	6823      	ldr	r3, [r4, #0]
 80043b6:	06da      	lsls	r2, r3, #27
 80043b8:	bf5e      	ittt	pl
 80043ba:	682b      	ldrpl	r3, [r5, #0]
 80043bc:	781b      	ldrbpl	r3, [r3, #0]
 80043be:	f806 3b01 	strbpl.w	r3, [r6], #1
 80043c2:	682a      	ldr	r2, [r5, #0]
 80043c4:	686b      	ldr	r3, [r5, #4]
 80043c6:	3201      	adds	r2, #1
 80043c8:	602a      	str	r2, [r5, #0]
 80043ca:	68a2      	ldr	r2, [r4, #8]
 80043cc:	3b01      	subs	r3, #1
 80043ce:	3a01      	subs	r2, #1
 80043d0:	606b      	str	r3, [r5, #4]
 80043d2:	3701      	adds	r7, #1
 80043d4:	60a2      	str	r2, [r4, #8]
 80043d6:	b142      	cbz	r2, 80043ea <_scanf_chars+0x8e>
 80043d8:	2b00      	cmp	r3, #0
 80043da:	dcd7      	bgt.n	800438c <_scanf_chars+0x30>
 80043dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80043e0:	4629      	mov	r1, r5
 80043e2:	4640      	mov	r0, r8
 80043e4:	4798      	blx	r3
 80043e6:	2800      	cmp	r0, #0
 80043e8:	d0d0      	beq.n	800438c <_scanf_chars+0x30>
 80043ea:	6823      	ldr	r3, [r4, #0]
 80043ec:	f013 0310 	ands.w	r3, r3, #16
 80043f0:	d105      	bne.n	80043fe <_scanf_chars+0xa2>
 80043f2:	68e2      	ldr	r2, [r4, #12]
 80043f4:	3201      	adds	r2, #1
 80043f6:	60e2      	str	r2, [r4, #12]
 80043f8:	69a2      	ldr	r2, [r4, #24]
 80043fa:	b102      	cbz	r2, 80043fe <_scanf_chars+0xa2>
 80043fc:	7033      	strb	r3, [r6, #0]
 80043fe:	6923      	ldr	r3, [r4, #16]
 8004400:	443b      	add	r3, r7
 8004402:	6123      	str	r3, [r4, #16]
 8004404:	2000      	movs	r0, #0
 8004406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800440a:	bf00      	nop
 800440c:	08004cf3 	.word	0x08004cf3

08004410 <_scanf_i>:
 8004410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004414:	4698      	mov	r8, r3
 8004416:	4b74      	ldr	r3, [pc, #464]	; (80045e8 <_scanf_i+0x1d8>)
 8004418:	460c      	mov	r4, r1
 800441a:	4682      	mov	sl, r0
 800441c:	4616      	mov	r6, r2
 800441e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004422:	b087      	sub	sp, #28
 8004424:	ab03      	add	r3, sp, #12
 8004426:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800442a:	4b70      	ldr	r3, [pc, #448]	; (80045ec <_scanf_i+0x1dc>)
 800442c:	69a1      	ldr	r1, [r4, #24]
 800442e:	4a70      	ldr	r2, [pc, #448]	; (80045f0 <_scanf_i+0x1e0>)
 8004430:	2903      	cmp	r1, #3
 8004432:	bf18      	it	ne
 8004434:	461a      	movne	r2, r3
 8004436:	68a3      	ldr	r3, [r4, #8]
 8004438:	9201      	str	r2, [sp, #4]
 800443a:	1e5a      	subs	r2, r3, #1
 800443c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004440:	bf88      	it	hi
 8004442:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004446:	4627      	mov	r7, r4
 8004448:	bf82      	ittt	hi
 800444a:	eb03 0905 	addhi.w	r9, r3, r5
 800444e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004452:	60a3      	strhi	r3, [r4, #8]
 8004454:	f857 3b1c 	ldr.w	r3, [r7], #28
 8004458:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800445c:	bf98      	it	ls
 800445e:	f04f 0900 	movls.w	r9, #0
 8004462:	6023      	str	r3, [r4, #0]
 8004464:	463d      	mov	r5, r7
 8004466:	f04f 0b00 	mov.w	fp, #0
 800446a:	6831      	ldr	r1, [r6, #0]
 800446c:	ab03      	add	r3, sp, #12
 800446e:	7809      	ldrb	r1, [r1, #0]
 8004470:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8004474:	2202      	movs	r2, #2
 8004476:	f7fb febb 	bl	80001f0 <memchr>
 800447a:	b328      	cbz	r0, 80044c8 <_scanf_i+0xb8>
 800447c:	f1bb 0f01 	cmp.w	fp, #1
 8004480:	d159      	bne.n	8004536 <_scanf_i+0x126>
 8004482:	6862      	ldr	r2, [r4, #4]
 8004484:	b92a      	cbnz	r2, 8004492 <_scanf_i+0x82>
 8004486:	6822      	ldr	r2, [r4, #0]
 8004488:	2308      	movs	r3, #8
 800448a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800448e:	6063      	str	r3, [r4, #4]
 8004490:	6022      	str	r2, [r4, #0]
 8004492:	6822      	ldr	r2, [r4, #0]
 8004494:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8004498:	6022      	str	r2, [r4, #0]
 800449a:	68a2      	ldr	r2, [r4, #8]
 800449c:	1e51      	subs	r1, r2, #1
 800449e:	60a1      	str	r1, [r4, #8]
 80044a0:	b192      	cbz	r2, 80044c8 <_scanf_i+0xb8>
 80044a2:	6832      	ldr	r2, [r6, #0]
 80044a4:	1c51      	adds	r1, r2, #1
 80044a6:	6031      	str	r1, [r6, #0]
 80044a8:	7812      	ldrb	r2, [r2, #0]
 80044aa:	f805 2b01 	strb.w	r2, [r5], #1
 80044ae:	6872      	ldr	r2, [r6, #4]
 80044b0:	3a01      	subs	r2, #1
 80044b2:	2a00      	cmp	r2, #0
 80044b4:	6072      	str	r2, [r6, #4]
 80044b6:	dc07      	bgt.n	80044c8 <_scanf_i+0xb8>
 80044b8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80044bc:	4631      	mov	r1, r6
 80044be:	4650      	mov	r0, sl
 80044c0:	4790      	blx	r2
 80044c2:	2800      	cmp	r0, #0
 80044c4:	f040 8085 	bne.w	80045d2 <_scanf_i+0x1c2>
 80044c8:	f10b 0b01 	add.w	fp, fp, #1
 80044cc:	f1bb 0f03 	cmp.w	fp, #3
 80044d0:	d1cb      	bne.n	800446a <_scanf_i+0x5a>
 80044d2:	6863      	ldr	r3, [r4, #4]
 80044d4:	b90b      	cbnz	r3, 80044da <_scanf_i+0xca>
 80044d6:	230a      	movs	r3, #10
 80044d8:	6063      	str	r3, [r4, #4]
 80044da:	6863      	ldr	r3, [r4, #4]
 80044dc:	4945      	ldr	r1, [pc, #276]	; (80045f4 <_scanf_i+0x1e4>)
 80044de:	6960      	ldr	r0, [r4, #20]
 80044e0:	1ac9      	subs	r1, r1, r3
 80044e2:	f000 f889 	bl	80045f8 <__sccl>
 80044e6:	f04f 0b00 	mov.w	fp, #0
 80044ea:	68a3      	ldr	r3, [r4, #8]
 80044ec:	6822      	ldr	r2, [r4, #0]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d03d      	beq.n	800456e <_scanf_i+0x15e>
 80044f2:	6831      	ldr	r1, [r6, #0]
 80044f4:	6960      	ldr	r0, [r4, #20]
 80044f6:	f891 c000 	ldrb.w	ip, [r1]
 80044fa:	f810 000c 	ldrb.w	r0, [r0, ip]
 80044fe:	2800      	cmp	r0, #0
 8004500:	d035      	beq.n	800456e <_scanf_i+0x15e>
 8004502:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8004506:	d124      	bne.n	8004552 <_scanf_i+0x142>
 8004508:	0510      	lsls	r0, r2, #20
 800450a:	d522      	bpl.n	8004552 <_scanf_i+0x142>
 800450c:	f10b 0b01 	add.w	fp, fp, #1
 8004510:	f1b9 0f00 	cmp.w	r9, #0
 8004514:	d003      	beq.n	800451e <_scanf_i+0x10e>
 8004516:	3301      	adds	r3, #1
 8004518:	f109 39ff 	add.w	r9, r9, #4294967295
 800451c:	60a3      	str	r3, [r4, #8]
 800451e:	6873      	ldr	r3, [r6, #4]
 8004520:	3b01      	subs	r3, #1
 8004522:	2b00      	cmp	r3, #0
 8004524:	6073      	str	r3, [r6, #4]
 8004526:	dd1b      	ble.n	8004560 <_scanf_i+0x150>
 8004528:	6833      	ldr	r3, [r6, #0]
 800452a:	3301      	adds	r3, #1
 800452c:	6033      	str	r3, [r6, #0]
 800452e:	68a3      	ldr	r3, [r4, #8]
 8004530:	3b01      	subs	r3, #1
 8004532:	60a3      	str	r3, [r4, #8]
 8004534:	e7d9      	b.n	80044ea <_scanf_i+0xda>
 8004536:	f1bb 0f02 	cmp.w	fp, #2
 800453a:	d1ae      	bne.n	800449a <_scanf_i+0x8a>
 800453c:	6822      	ldr	r2, [r4, #0]
 800453e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8004542:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8004546:	d1bf      	bne.n	80044c8 <_scanf_i+0xb8>
 8004548:	2310      	movs	r3, #16
 800454a:	6063      	str	r3, [r4, #4]
 800454c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004550:	e7a2      	b.n	8004498 <_scanf_i+0x88>
 8004552:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8004556:	6022      	str	r2, [r4, #0]
 8004558:	780b      	ldrb	r3, [r1, #0]
 800455a:	f805 3b01 	strb.w	r3, [r5], #1
 800455e:	e7de      	b.n	800451e <_scanf_i+0x10e>
 8004560:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004564:	4631      	mov	r1, r6
 8004566:	4650      	mov	r0, sl
 8004568:	4798      	blx	r3
 800456a:	2800      	cmp	r0, #0
 800456c:	d0df      	beq.n	800452e <_scanf_i+0x11e>
 800456e:	6823      	ldr	r3, [r4, #0]
 8004570:	05d9      	lsls	r1, r3, #23
 8004572:	d50d      	bpl.n	8004590 <_scanf_i+0x180>
 8004574:	42bd      	cmp	r5, r7
 8004576:	d909      	bls.n	800458c <_scanf_i+0x17c>
 8004578:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800457c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004580:	4632      	mov	r2, r6
 8004582:	4650      	mov	r0, sl
 8004584:	4798      	blx	r3
 8004586:	f105 39ff 	add.w	r9, r5, #4294967295
 800458a:	464d      	mov	r5, r9
 800458c:	42bd      	cmp	r5, r7
 800458e:	d028      	beq.n	80045e2 <_scanf_i+0x1d2>
 8004590:	6822      	ldr	r2, [r4, #0]
 8004592:	f012 0210 	ands.w	r2, r2, #16
 8004596:	d113      	bne.n	80045c0 <_scanf_i+0x1b0>
 8004598:	702a      	strb	r2, [r5, #0]
 800459a:	6863      	ldr	r3, [r4, #4]
 800459c:	9e01      	ldr	r6, [sp, #4]
 800459e:	4639      	mov	r1, r7
 80045a0:	4650      	mov	r0, sl
 80045a2:	47b0      	blx	r6
 80045a4:	f8d8 3000 	ldr.w	r3, [r8]
 80045a8:	6821      	ldr	r1, [r4, #0]
 80045aa:	1d1a      	adds	r2, r3, #4
 80045ac:	f8c8 2000 	str.w	r2, [r8]
 80045b0:	f011 0f20 	tst.w	r1, #32
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	d00f      	beq.n	80045d8 <_scanf_i+0x1c8>
 80045b8:	6018      	str	r0, [r3, #0]
 80045ba:	68e3      	ldr	r3, [r4, #12]
 80045bc:	3301      	adds	r3, #1
 80045be:	60e3      	str	r3, [r4, #12]
 80045c0:	6923      	ldr	r3, [r4, #16]
 80045c2:	1bed      	subs	r5, r5, r7
 80045c4:	445d      	add	r5, fp
 80045c6:	442b      	add	r3, r5
 80045c8:	6123      	str	r3, [r4, #16]
 80045ca:	2000      	movs	r0, #0
 80045cc:	b007      	add	sp, #28
 80045ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045d2:	f04f 0b00 	mov.w	fp, #0
 80045d6:	e7ca      	b.n	800456e <_scanf_i+0x15e>
 80045d8:	07ca      	lsls	r2, r1, #31
 80045da:	bf4c      	ite	mi
 80045dc:	8018      	strhmi	r0, [r3, #0]
 80045de:	6018      	strpl	r0, [r3, #0]
 80045e0:	e7eb      	b.n	80045ba <_scanf_i+0x1aa>
 80045e2:	2001      	movs	r0, #1
 80045e4:	e7f2      	b.n	80045cc <_scanf_i+0x1bc>
 80045e6:	bf00      	nop
 80045e8:	08004c80 	.word	0x08004c80
 80045ec:	0800499d 	.word	0x0800499d
 80045f0:	080048b5 	.word	0x080048b5
 80045f4:	08004ce7 	.word	0x08004ce7

080045f8 <__sccl>:
 80045f8:	b570      	push	{r4, r5, r6, lr}
 80045fa:	780b      	ldrb	r3, [r1, #0]
 80045fc:	4604      	mov	r4, r0
 80045fe:	2b5e      	cmp	r3, #94	; 0x5e
 8004600:	bf0b      	itete	eq
 8004602:	784b      	ldrbeq	r3, [r1, #1]
 8004604:	1c4a      	addne	r2, r1, #1
 8004606:	1c8a      	addeq	r2, r1, #2
 8004608:	2100      	movne	r1, #0
 800460a:	bf08      	it	eq
 800460c:	2101      	moveq	r1, #1
 800460e:	3801      	subs	r0, #1
 8004610:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8004614:	f800 1f01 	strb.w	r1, [r0, #1]!
 8004618:	42a8      	cmp	r0, r5
 800461a:	d1fb      	bne.n	8004614 <__sccl+0x1c>
 800461c:	b90b      	cbnz	r3, 8004622 <__sccl+0x2a>
 800461e:	1e50      	subs	r0, r2, #1
 8004620:	bd70      	pop	{r4, r5, r6, pc}
 8004622:	f081 0101 	eor.w	r1, r1, #1
 8004626:	54e1      	strb	r1, [r4, r3]
 8004628:	4610      	mov	r0, r2
 800462a:	4602      	mov	r2, r0
 800462c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8004630:	2d2d      	cmp	r5, #45	; 0x2d
 8004632:	d005      	beq.n	8004640 <__sccl+0x48>
 8004634:	2d5d      	cmp	r5, #93	; 0x5d
 8004636:	d016      	beq.n	8004666 <__sccl+0x6e>
 8004638:	2d00      	cmp	r5, #0
 800463a:	d0f1      	beq.n	8004620 <__sccl+0x28>
 800463c:	462b      	mov	r3, r5
 800463e:	e7f2      	b.n	8004626 <__sccl+0x2e>
 8004640:	7846      	ldrb	r6, [r0, #1]
 8004642:	2e5d      	cmp	r6, #93	; 0x5d
 8004644:	d0fa      	beq.n	800463c <__sccl+0x44>
 8004646:	42b3      	cmp	r3, r6
 8004648:	dcf8      	bgt.n	800463c <__sccl+0x44>
 800464a:	3002      	adds	r0, #2
 800464c:	461a      	mov	r2, r3
 800464e:	3201      	adds	r2, #1
 8004650:	4296      	cmp	r6, r2
 8004652:	54a1      	strb	r1, [r4, r2]
 8004654:	dcfb      	bgt.n	800464e <__sccl+0x56>
 8004656:	1af2      	subs	r2, r6, r3
 8004658:	3a01      	subs	r2, #1
 800465a:	1c5d      	adds	r5, r3, #1
 800465c:	42b3      	cmp	r3, r6
 800465e:	bfa8      	it	ge
 8004660:	2200      	movge	r2, #0
 8004662:	18ab      	adds	r3, r5, r2
 8004664:	e7e1      	b.n	800462a <__sccl+0x32>
 8004666:	4610      	mov	r0, r2
 8004668:	e7da      	b.n	8004620 <__sccl+0x28>

0800466a <__submore>:
 800466a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800466e:	460c      	mov	r4, r1
 8004670:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8004672:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004676:	4299      	cmp	r1, r3
 8004678:	d11d      	bne.n	80046b6 <__submore+0x4c>
 800467a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800467e:	f7ff f927 	bl	80038d0 <_malloc_r>
 8004682:	b918      	cbnz	r0, 800468c <__submore+0x22>
 8004684:	f04f 30ff 	mov.w	r0, #4294967295
 8004688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800468c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004690:	63a3      	str	r3, [r4, #56]	; 0x38
 8004692:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8004696:	6360      	str	r0, [r4, #52]	; 0x34
 8004698:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800469c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80046a0:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80046a4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80046a8:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 80046ac:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 80046b0:	6020      	str	r0, [r4, #0]
 80046b2:	2000      	movs	r0, #0
 80046b4:	e7e8      	b.n	8004688 <__submore+0x1e>
 80046b6:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 80046b8:	0077      	lsls	r7, r6, #1
 80046ba:	463a      	mov	r2, r7
 80046bc:	f000 f848 	bl	8004750 <_realloc_r>
 80046c0:	4605      	mov	r5, r0
 80046c2:	2800      	cmp	r0, #0
 80046c4:	d0de      	beq.n	8004684 <__submore+0x1a>
 80046c6:	eb00 0806 	add.w	r8, r0, r6
 80046ca:	4601      	mov	r1, r0
 80046cc:	4632      	mov	r2, r6
 80046ce:	4640      	mov	r0, r8
 80046d0:	f000 f830 	bl	8004734 <memcpy>
 80046d4:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80046d8:	f8c4 8000 	str.w	r8, [r4]
 80046dc:	e7e9      	b.n	80046b2 <__submore+0x48>

080046de <memmove>:
 80046de:	4288      	cmp	r0, r1
 80046e0:	b510      	push	{r4, lr}
 80046e2:	eb01 0402 	add.w	r4, r1, r2
 80046e6:	d902      	bls.n	80046ee <memmove+0x10>
 80046e8:	4284      	cmp	r4, r0
 80046ea:	4623      	mov	r3, r4
 80046ec:	d807      	bhi.n	80046fe <memmove+0x20>
 80046ee:	1e43      	subs	r3, r0, #1
 80046f0:	42a1      	cmp	r1, r4
 80046f2:	d008      	beq.n	8004706 <memmove+0x28>
 80046f4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046f8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80046fc:	e7f8      	b.n	80046f0 <memmove+0x12>
 80046fe:	4402      	add	r2, r0
 8004700:	4601      	mov	r1, r0
 8004702:	428a      	cmp	r2, r1
 8004704:	d100      	bne.n	8004708 <memmove+0x2a>
 8004706:	bd10      	pop	{r4, pc}
 8004708:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800470c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004710:	e7f7      	b.n	8004702 <memmove+0x24>
	...

08004714 <_sbrk_r>:
 8004714:	b538      	push	{r3, r4, r5, lr}
 8004716:	4d06      	ldr	r5, [pc, #24]	; (8004730 <_sbrk_r+0x1c>)
 8004718:	2300      	movs	r3, #0
 800471a:	4604      	mov	r4, r0
 800471c:	4608      	mov	r0, r1
 800471e:	602b      	str	r3, [r5, #0]
 8004720:	f7fc fb12 	bl	8000d48 <_sbrk>
 8004724:	1c43      	adds	r3, r0, #1
 8004726:	d102      	bne.n	800472e <_sbrk_r+0x1a>
 8004728:	682b      	ldr	r3, [r5, #0]
 800472a:	b103      	cbz	r3, 800472e <_sbrk_r+0x1a>
 800472c:	6023      	str	r3, [r4, #0]
 800472e:	bd38      	pop	{r3, r4, r5, pc}
 8004730:	200002cc 	.word	0x200002cc

08004734 <memcpy>:
 8004734:	440a      	add	r2, r1
 8004736:	4291      	cmp	r1, r2
 8004738:	f100 33ff 	add.w	r3, r0, #4294967295
 800473c:	d100      	bne.n	8004740 <memcpy+0xc>
 800473e:	4770      	bx	lr
 8004740:	b510      	push	{r4, lr}
 8004742:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004746:	f803 4f01 	strb.w	r4, [r3, #1]!
 800474a:	4291      	cmp	r1, r2
 800474c:	d1f9      	bne.n	8004742 <memcpy+0xe>
 800474e:	bd10      	pop	{r4, pc}

08004750 <_realloc_r>:
 8004750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004754:	4680      	mov	r8, r0
 8004756:	4614      	mov	r4, r2
 8004758:	460e      	mov	r6, r1
 800475a:	b921      	cbnz	r1, 8004766 <_realloc_r+0x16>
 800475c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004760:	4611      	mov	r1, r2
 8004762:	f7ff b8b5 	b.w	80038d0 <_malloc_r>
 8004766:	b92a      	cbnz	r2, 8004774 <_realloc_r+0x24>
 8004768:	f7ff f846 	bl	80037f8 <_free_r>
 800476c:	4625      	mov	r5, r4
 800476e:	4628      	mov	r0, r5
 8004770:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004774:	f000 f914 	bl	80049a0 <_malloc_usable_size_r>
 8004778:	4284      	cmp	r4, r0
 800477a:	4607      	mov	r7, r0
 800477c:	d802      	bhi.n	8004784 <_realloc_r+0x34>
 800477e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004782:	d812      	bhi.n	80047aa <_realloc_r+0x5a>
 8004784:	4621      	mov	r1, r4
 8004786:	4640      	mov	r0, r8
 8004788:	f7ff f8a2 	bl	80038d0 <_malloc_r>
 800478c:	4605      	mov	r5, r0
 800478e:	2800      	cmp	r0, #0
 8004790:	d0ed      	beq.n	800476e <_realloc_r+0x1e>
 8004792:	42bc      	cmp	r4, r7
 8004794:	4622      	mov	r2, r4
 8004796:	4631      	mov	r1, r6
 8004798:	bf28      	it	cs
 800479a:	463a      	movcs	r2, r7
 800479c:	f7ff ffca 	bl	8004734 <memcpy>
 80047a0:	4631      	mov	r1, r6
 80047a2:	4640      	mov	r0, r8
 80047a4:	f7ff f828 	bl	80037f8 <_free_r>
 80047a8:	e7e1      	b.n	800476e <_realloc_r+0x1e>
 80047aa:	4635      	mov	r5, r6
 80047ac:	e7df      	b.n	800476e <_realloc_r+0x1e>
	...

080047b0 <_strtol_l.constprop.0>:
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047b6:	d001      	beq.n	80047bc <_strtol_l.constprop.0+0xc>
 80047b8:	2b24      	cmp	r3, #36	; 0x24
 80047ba:	d906      	bls.n	80047ca <_strtol_l.constprop.0+0x1a>
 80047bc:	f7fe fff0 	bl	80037a0 <__errno>
 80047c0:	2316      	movs	r3, #22
 80047c2:	6003      	str	r3, [r0, #0]
 80047c4:	2000      	movs	r0, #0
 80047c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ca:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80048b0 <_strtol_l.constprop.0+0x100>
 80047ce:	460d      	mov	r5, r1
 80047d0:	462e      	mov	r6, r5
 80047d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80047d6:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80047da:	f017 0708 	ands.w	r7, r7, #8
 80047de:	d1f7      	bne.n	80047d0 <_strtol_l.constprop.0+0x20>
 80047e0:	2c2d      	cmp	r4, #45	; 0x2d
 80047e2:	d132      	bne.n	800484a <_strtol_l.constprop.0+0x9a>
 80047e4:	782c      	ldrb	r4, [r5, #0]
 80047e6:	2701      	movs	r7, #1
 80047e8:	1cb5      	adds	r5, r6, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d05b      	beq.n	80048a6 <_strtol_l.constprop.0+0xf6>
 80047ee:	2b10      	cmp	r3, #16
 80047f0:	d109      	bne.n	8004806 <_strtol_l.constprop.0+0x56>
 80047f2:	2c30      	cmp	r4, #48	; 0x30
 80047f4:	d107      	bne.n	8004806 <_strtol_l.constprop.0+0x56>
 80047f6:	782c      	ldrb	r4, [r5, #0]
 80047f8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80047fc:	2c58      	cmp	r4, #88	; 0x58
 80047fe:	d14d      	bne.n	800489c <_strtol_l.constprop.0+0xec>
 8004800:	786c      	ldrb	r4, [r5, #1]
 8004802:	2310      	movs	r3, #16
 8004804:	3502      	adds	r5, #2
 8004806:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800480a:	f108 38ff 	add.w	r8, r8, #4294967295
 800480e:	f04f 0e00 	mov.w	lr, #0
 8004812:	fbb8 f9f3 	udiv	r9, r8, r3
 8004816:	4676      	mov	r6, lr
 8004818:	fb03 8a19 	mls	sl, r3, r9, r8
 800481c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8004820:	f1bc 0f09 	cmp.w	ip, #9
 8004824:	d816      	bhi.n	8004854 <_strtol_l.constprop.0+0xa4>
 8004826:	4664      	mov	r4, ip
 8004828:	42a3      	cmp	r3, r4
 800482a:	dd24      	ble.n	8004876 <_strtol_l.constprop.0+0xc6>
 800482c:	f1be 3fff 	cmp.w	lr, #4294967295
 8004830:	d008      	beq.n	8004844 <_strtol_l.constprop.0+0x94>
 8004832:	45b1      	cmp	r9, r6
 8004834:	d31c      	bcc.n	8004870 <_strtol_l.constprop.0+0xc0>
 8004836:	d101      	bne.n	800483c <_strtol_l.constprop.0+0x8c>
 8004838:	45a2      	cmp	sl, r4
 800483a:	db19      	blt.n	8004870 <_strtol_l.constprop.0+0xc0>
 800483c:	fb06 4603 	mla	r6, r6, r3, r4
 8004840:	f04f 0e01 	mov.w	lr, #1
 8004844:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004848:	e7e8      	b.n	800481c <_strtol_l.constprop.0+0x6c>
 800484a:	2c2b      	cmp	r4, #43	; 0x2b
 800484c:	bf04      	itt	eq
 800484e:	782c      	ldrbeq	r4, [r5, #0]
 8004850:	1cb5      	addeq	r5, r6, #2
 8004852:	e7ca      	b.n	80047ea <_strtol_l.constprop.0+0x3a>
 8004854:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004858:	f1bc 0f19 	cmp.w	ip, #25
 800485c:	d801      	bhi.n	8004862 <_strtol_l.constprop.0+0xb2>
 800485e:	3c37      	subs	r4, #55	; 0x37
 8004860:	e7e2      	b.n	8004828 <_strtol_l.constprop.0+0x78>
 8004862:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004866:	f1bc 0f19 	cmp.w	ip, #25
 800486a:	d804      	bhi.n	8004876 <_strtol_l.constprop.0+0xc6>
 800486c:	3c57      	subs	r4, #87	; 0x57
 800486e:	e7db      	b.n	8004828 <_strtol_l.constprop.0+0x78>
 8004870:	f04f 3eff 	mov.w	lr, #4294967295
 8004874:	e7e6      	b.n	8004844 <_strtol_l.constprop.0+0x94>
 8004876:	f1be 3fff 	cmp.w	lr, #4294967295
 800487a:	d105      	bne.n	8004888 <_strtol_l.constprop.0+0xd8>
 800487c:	2322      	movs	r3, #34	; 0x22
 800487e:	6003      	str	r3, [r0, #0]
 8004880:	4646      	mov	r6, r8
 8004882:	b942      	cbnz	r2, 8004896 <_strtol_l.constprop.0+0xe6>
 8004884:	4630      	mov	r0, r6
 8004886:	e79e      	b.n	80047c6 <_strtol_l.constprop.0+0x16>
 8004888:	b107      	cbz	r7, 800488c <_strtol_l.constprop.0+0xdc>
 800488a:	4276      	negs	r6, r6
 800488c:	2a00      	cmp	r2, #0
 800488e:	d0f9      	beq.n	8004884 <_strtol_l.constprop.0+0xd4>
 8004890:	f1be 0f00 	cmp.w	lr, #0
 8004894:	d000      	beq.n	8004898 <_strtol_l.constprop.0+0xe8>
 8004896:	1e69      	subs	r1, r5, #1
 8004898:	6011      	str	r1, [r2, #0]
 800489a:	e7f3      	b.n	8004884 <_strtol_l.constprop.0+0xd4>
 800489c:	2430      	movs	r4, #48	; 0x30
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d1b1      	bne.n	8004806 <_strtol_l.constprop.0+0x56>
 80048a2:	2308      	movs	r3, #8
 80048a4:	e7af      	b.n	8004806 <_strtol_l.constprop.0+0x56>
 80048a6:	2c30      	cmp	r4, #48	; 0x30
 80048a8:	d0a5      	beq.n	80047f6 <_strtol_l.constprop.0+0x46>
 80048aa:	230a      	movs	r3, #10
 80048ac:	e7ab      	b.n	8004806 <_strtol_l.constprop.0+0x56>
 80048ae:	bf00      	nop
 80048b0:	08004cf3 	.word	0x08004cf3

080048b4 <_strtol_r>:
 80048b4:	f7ff bf7c 	b.w	80047b0 <_strtol_l.constprop.0>

080048b8 <_strtoul_l.constprop.0>:
 80048b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80048bc:	4f36      	ldr	r7, [pc, #216]	; (8004998 <_strtoul_l.constprop.0+0xe0>)
 80048be:	4686      	mov	lr, r0
 80048c0:	460d      	mov	r5, r1
 80048c2:	4628      	mov	r0, r5
 80048c4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80048c8:	5d3e      	ldrb	r6, [r7, r4]
 80048ca:	f016 0608 	ands.w	r6, r6, #8
 80048ce:	d1f8      	bne.n	80048c2 <_strtoul_l.constprop.0+0xa>
 80048d0:	2c2d      	cmp	r4, #45	; 0x2d
 80048d2:	d130      	bne.n	8004936 <_strtoul_l.constprop.0+0x7e>
 80048d4:	782c      	ldrb	r4, [r5, #0]
 80048d6:	2601      	movs	r6, #1
 80048d8:	1c85      	adds	r5, r0, #2
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d057      	beq.n	800498e <_strtoul_l.constprop.0+0xd6>
 80048de:	2b10      	cmp	r3, #16
 80048e0:	d109      	bne.n	80048f6 <_strtoul_l.constprop.0+0x3e>
 80048e2:	2c30      	cmp	r4, #48	; 0x30
 80048e4:	d107      	bne.n	80048f6 <_strtoul_l.constprop.0+0x3e>
 80048e6:	7828      	ldrb	r0, [r5, #0]
 80048e8:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80048ec:	2858      	cmp	r0, #88	; 0x58
 80048ee:	d149      	bne.n	8004984 <_strtoul_l.constprop.0+0xcc>
 80048f0:	786c      	ldrb	r4, [r5, #1]
 80048f2:	2310      	movs	r3, #16
 80048f4:	3502      	adds	r5, #2
 80048f6:	f04f 38ff 	mov.w	r8, #4294967295
 80048fa:	2700      	movs	r7, #0
 80048fc:	fbb8 f8f3 	udiv	r8, r8, r3
 8004900:	fb03 f908 	mul.w	r9, r3, r8
 8004904:	ea6f 0909 	mvn.w	r9, r9
 8004908:	4638      	mov	r0, r7
 800490a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800490e:	f1bc 0f09 	cmp.w	ip, #9
 8004912:	d815      	bhi.n	8004940 <_strtoul_l.constprop.0+0x88>
 8004914:	4664      	mov	r4, ip
 8004916:	42a3      	cmp	r3, r4
 8004918:	dd23      	ble.n	8004962 <_strtoul_l.constprop.0+0xaa>
 800491a:	f1b7 3fff 	cmp.w	r7, #4294967295
 800491e:	d007      	beq.n	8004930 <_strtoul_l.constprop.0+0x78>
 8004920:	4580      	cmp	r8, r0
 8004922:	d31b      	bcc.n	800495c <_strtoul_l.constprop.0+0xa4>
 8004924:	d101      	bne.n	800492a <_strtoul_l.constprop.0+0x72>
 8004926:	45a1      	cmp	r9, r4
 8004928:	db18      	blt.n	800495c <_strtoul_l.constprop.0+0xa4>
 800492a:	fb00 4003 	mla	r0, r0, r3, r4
 800492e:	2701      	movs	r7, #1
 8004930:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004934:	e7e9      	b.n	800490a <_strtoul_l.constprop.0+0x52>
 8004936:	2c2b      	cmp	r4, #43	; 0x2b
 8004938:	bf04      	itt	eq
 800493a:	782c      	ldrbeq	r4, [r5, #0]
 800493c:	1c85      	addeq	r5, r0, #2
 800493e:	e7cc      	b.n	80048da <_strtoul_l.constprop.0+0x22>
 8004940:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8004944:	f1bc 0f19 	cmp.w	ip, #25
 8004948:	d801      	bhi.n	800494e <_strtoul_l.constprop.0+0x96>
 800494a:	3c37      	subs	r4, #55	; 0x37
 800494c:	e7e3      	b.n	8004916 <_strtoul_l.constprop.0+0x5e>
 800494e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8004952:	f1bc 0f19 	cmp.w	ip, #25
 8004956:	d804      	bhi.n	8004962 <_strtoul_l.constprop.0+0xaa>
 8004958:	3c57      	subs	r4, #87	; 0x57
 800495a:	e7dc      	b.n	8004916 <_strtoul_l.constprop.0+0x5e>
 800495c:	f04f 37ff 	mov.w	r7, #4294967295
 8004960:	e7e6      	b.n	8004930 <_strtoul_l.constprop.0+0x78>
 8004962:	1c7b      	adds	r3, r7, #1
 8004964:	d106      	bne.n	8004974 <_strtoul_l.constprop.0+0xbc>
 8004966:	2322      	movs	r3, #34	; 0x22
 8004968:	f8ce 3000 	str.w	r3, [lr]
 800496c:	4638      	mov	r0, r7
 800496e:	b932      	cbnz	r2, 800497e <_strtoul_l.constprop.0+0xc6>
 8004970:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004974:	b106      	cbz	r6, 8004978 <_strtoul_l.constprop.0+0xc0>
 8004976:	4240      	negs	r0, r0
 8004978:	2a00      	cmp	r2, #0
 800497a:	d0f9      	beq.n	8004970 <_strtoul_l.constprop.0+0xb8>
 800497c:	b107      	cbz	r7, 8004980 <_strtoul_l.constprop.0+0xc8>
 800497e:	1e69      	subs	r1, r5, #1
 8004980:	6011      	str	r1, [r2, #0]
 8004982:	e7f5      	b.n	8004970 <_strtoul_l.constprop.0+0xb8>
 8004984:	2430      	movs	r4, #48	; 0x30
 8004986:	2b00      	cmp	r3, #0
 8004988:	d1b5      	bne.n	80048f6 <_strtoul_l.constprop.0+0x3e>
 800498a:	2308      	movs	r3, #8
 800498c:	e7b3      	b.n	80048f6 <_strtoul_l.constprop.0+0x3e>
 800498e:	2c30      	cmp	r4, #48	; 0x30
 8004990:	d0a9      	beq.n	80048e6 <_strtoul_l.constprop.0+0x2e>
 8004992:	230a      	movs	r3, #10
 8004994:	e7af      	b.n	80048f6 <_strtoul_l.constprop.0+0x3e>
 8004996:	bf00      	nop
 8004998:	08004cf3 	.word	0x08004cf3

0800499c <_strtoul_r>:
 800499c:	f7ff bf8c 	b.w	80048b8 <_strtoul_l.constprop.0>

080049a0 <_malloc_usable_size_r>:
 80049a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049a4:	1f18      	subs	r0, r3, #4
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	bfbc      	itt	lt
 80049aa:	580b      	ldrlt	r3, [r1, r0]
 80049ac:	18c0      	addlt	r0, r0, r3
 80049ae:	4770      	bx	lr

080049b0 <_init>:
 80049b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049b2:	bf00      	nop
 80049b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049b6:	bc08      	pop	{r3}
 80049b8:	469e      	mov	lr, r3
 80049ba:	4770      	bx	lr

080049bc <_fini>:
 80049bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049be:	bf00      	nop
 80049c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80049c2:	bc08      	pop	{r3}
 80049c4:	469e      	mov	lr, r3
 80049c6:	4770      	bx	lr
