#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e78bbcc9e0 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x55e78bbe1bc0_0 .var "a", 0 0;
v0x55e78bbe1c80_0 .net "and_g", 0 0, v0x55e78bbaa2e0_0;  1 drivers
v0x55e78bbe1d50_0 .var "b", 0 0;
v0x55e78bbe1e50_0 .net "nand_g", 0 0, v0x55e78bbe15d0_0;  1 drivers
v0x55e78bbe1f20_0 .net "nor_g", 0 0, v0x55e78bbe1690_0;  1 drivers
v0x55e78bbe1fc0_0 .net "not_g", 0 0, v0x55e78bbe17a0_0;  1 drivers
v0x55e78bbe2090_0 .net "or_g", 0 0, v0x55e78bbe1860_0;  1 drivers
v0x55e78bbe2160_0 .net "xnor_g", 0 0, v0x55e78bbe1920_0;  1 drivers
v0x55e78bbe2230_0 .net "xor_g", 0 0, v0x55e78bbe19e0_0;  1 drivers
S_0x55e78bbccb60 .scope module, "dut" "gates" 2 4, 3 1 0, S_0x55e78bbcc9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "not_g"
    .port_info 3 /OUTPUT 1 "and_g"
    .port_info 4 /OUTPUT 1 "or_g"
    .port_info 5 /OUTPUT 1 "nand_g"
    .port_info 6 /OUTPUT 1 "nor_g"
    .port_info 7 /OUTPUT 1 "xor_g"
    .port_info 8 /OUTPUT 1 "xnor_g"
v0x55e78bbaa240_0 .net "a", 0 0, v0x55e78bbe1bc0_0;  1 drivers
v0x55e78bbaa2e0_0 .var "and_g", 0 0;
v0x55e78bbe1530_0 .net "b", 0 0, v0x55e78bbe1d50_0;  1 drivers
v0x55e78bbe15d0_0 .var "nand_g", 0 0;
v0x55e78bbe1690_0 .var "nor_g", 0 0;
v0x55e78bbe17a0_0 .var "not_g", 0 0;
v0x55e78bbe1860_0 .var "or_g", 0 0;
v0x55e78bbe1920_0 .var "xnor_g", 0 0;
v0x55e78bbe19e0_0 .var "xor_g", 0 0;
E_0x55e78bbcad00 .event edge, v0x55e78bbaa240_0, v0x55e78bbe1530_0;
    .scope S_0x55e78bbccb60;
T_0 ;
    %wait E_0x55e78bbcad00;
    %load/vec4 v0x55e78bbaa240_0;
    %inv;
    %store/vec4 v0x55e78bbe17a0_0, 0, 1;
    %load/vec4 v0x55e78bbaa240_0;
    %load/vec4 v0x55e78bbe1530_0;
    %and;
    %store/vec4 v0x55e78bbaa2e0_0, 0, 1;
    %load/vec4 v0x55e78bbaa240_0;
    %load/vec4 v0x55e78bbe1530_0;
    %or;
    %store/vec4 v0x55e78bbe1860_0, 0, 1;
    %load/vec4 v0x55e78bbaa240_0;
    %load/vec4 v0x55e78bbe1530_0;
    %and;
    %inv;
    %store/vec4 v0x55e78bbe15d0_0, 0, 1;
    %load/vec4 v0x55e78bbaa240_0;
    %load/vec4 v0x55e78bbe1530_0;
    %or;
    %inv;
    %store/vec4 v0x55e78bbe1690_0, 0, 1;
    %load/vec4 v0x55e78bbaa240_0;
    %load/vec4 v0x55e78bbe1530_0;
    %xor;
    %store/vec4 v0x55e78bbe19e0_0, 0, 1;
    %load/vec4 v0x55e78bbaa240_0;
    %load/vec4 v0x55e78bbe1530_0;
    %xor;
    %inv;
    %store/vec4 v0x55e78bbe1920_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55e78bbcc9e0;
T_1 ;
    %vpi_call 2 7 "$dumpfile", "gate.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55e78bbcc9e0 {0 0 0};
    %vpi_call 2 9 "$monitor", $time, "a=%b,b=%b,not_g=%b,and_g=%b,or_g=%b,nand_g=%b,nor_g=%b,xor_g=%b,xnor_g=%b", v0x55e78bbe1bc0_0, v0x55e78bbe1d50_0, v0x55e78bbe1fc0_0, v0x55e78bbe1c80_0, v0x55e78bbe2090_0, v0x55e78bbe1e50_0, v0x55e78bbe1f20_0, v0x55e78bbe2230_0, v0x55e78bbe2160_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e78bbe1bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e78bbe1d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e78bbe1bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e78bbe1d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e78bbe1bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e78bbe1d50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e78bbe1bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e78bbe1d50_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "gates_tb.v";
    "gates.v";
