#Timing report of worst 30 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.775    52.263
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    53.568
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                             5.273    58.842
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.251    60.093
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       3.921    64.014
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    65.451
led_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 4.204    69.655
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305    70.960
led_dffe_Q.QEN[0] (Q_FRAG)                                                                  4.770    75.730
data arrival time                                                                                    75.730

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                 13.526    13.526
clock uncertainty                                                                           0.000    13.526
cell setup time                                                                            -0.591    12.935
data required time                                                                                   12.935
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.935
data arrival time                                                                                   -75.730
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -62.795


#Path 2
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.775    52.263
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    53.568
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                             5.273    58.842
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.251    60.093
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       3.921    64.014
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    65.451
delay_dff_Q_9_D_LUT4_O_1.c_frag.TBS[0] (C_FRAG)                                             5.515    70.966
delay_dff_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                              0.996    71.962
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                0.000    71.962
data arrival time                                                                                    71.962

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                              10.316    10.316
clock uncertainty                                                                           0.000    10.316
cell setup time                                                                             0.105    10.421
data required time                                                                                   10.421
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   10.421
data arrival time                                                                                   -71.962
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -61.540


#Path 3
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.775    52.263
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    53.568
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                             5.273    58.842
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.251    60.093
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       3.921    64.014
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    65.451
delay_dff_Q_9_D_LUT4_O_12.c_frag.TBS[0] (C_FRAG)                                            5.323    70.775
delay_dff_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                                             0.996    71.770
delay_dff_Q_16.QD[0] (Q_FRAG)                                                               0.000    71.770
data arrival time                                                                                    71.770

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                             11.176    11.176
clock uncertainty                                                                           0.000    11.176
cell setup time                                                                             0.105    11.282
data required time                                                                                   11.282
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.282
data arrival time                                                                                   -71.770
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -60.489


#Path 4
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                             4.706    70.289
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                              1.305    71.595
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                0.000    71.595
data arrival time                                                                                    71.595

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                              11.382    11.382
clock uncertainty                                                                           0.000    11.382
cell setup time                                                                             0.105    11.488
data required time                                                                                   11.488
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.488
data arrival time                                                                                   -71.595
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -60.107


#Path 5
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.775    52.263
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    53.568
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                             5.273    58.842
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.251    60.093
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       3.921    64.014
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    65.451
delay_dff_Q_9_D_LUT4_O_14.c_frag.TBS[0] (C_FRAG)                                            6.372    71.824
delay_dff_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                                             0.996    72.819
delay_dff_Q_18.QD[0] (Q_FRAG)                                                               0.000    72.819
data arrival time                                                                                    72.819

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                             12.870    12.870
clock uncertainty                                                                           0.000    12.870
cell setup time                                                                             0.105    12.975
data required time                                                                                   12.975
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.975
data arrival time                                                                                   -72.819
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -59.844


#Path 6
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.775    52.263
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    53.568
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                             5.273    58.842
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.251    60.093
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       3.921    64.014
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    65.451
delay_dff_Q_9_D_LUT4_O_2.c_frag.TBS[0] (C_FRAG)                                             4.549    70.000
delay_dff_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                                              0.996    70.996
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                0.000    70.996
data arrival time                                                                                    70.996

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                              11.149    11.149
clock uncertainty                                                                           0.000    11.149
cell setup time                                                                             0.105    11.254
data required time                                                                                   11.254
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.254
data arrival time                                                                                   -70.996
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -59.742


#Path 7
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_4.c_frag.BAB[0] (C_FRAG)                                             4.030    69.613
delay_dff_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                                              1.305    70.919
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                0.000    70.919
data arrival time                                                                                    70.919

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                              11.460    11.460
clock uncertainty                                                                           0.000    11.460
cell setup time                                                                             0.105    11.565
data required time                                                                                   11.565
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.565
data arrival time                                                                                   -70.919
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -59.354


#Path 8
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                             4.495    70.078
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                              1.305    71.384
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                0.000    71.384
data arrival time                                                                                    71.384

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                              12.176    12.176
clock uncertainty                                                                           0.000    12.176
cell setup time                                                                             0.105    12.281
data required time                                                                                   12.281
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.281
data arrival time                                                                                   -71.384
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -59.103


#Path 9
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_5.c_frag.TAB[0] (C_FRAG)                                             4.362    69.945
delay_dff_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                                              1.437    71.383
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                0.000    71.383
data arrival time                                                                                    71.383

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                              12.276    12.276
clock uncertainty                                                                           0.000    12.276
cell setup time                                                                             0.105    12.381
data required time                                                                                   12.381
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.381
data arrival time                                                                                   -71.383
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -59.002


#Path 10
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_3.c_frag.TAB[0] (C_FRAG)                                             3.402    68.985
delay_dff_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                                              1.437    70.422
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                0.000    70.422
data arrival time                                                                                    70.422

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                              11.410    11.410
clock uncertainty                                                                           0.000    11.410
cell setup time                                                                             0.105    11.515
data required time                                                                                   11.515
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   11.515
data arrival time                                                                                   -70.422
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -58.907


#Path 11
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O.c_frag.BAB[0] (C_FRAG)                                               6.164    71.747
delay_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                1.305    73.052
delay_dff_Q_26.QD[0] (Q_FRAG)                                                               0.000    73.052
data arrival time                                                                                    73.052

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                             14.081    14.081
clock uncertainty                                                                           0.000    14.081
cell setup time                                                                             0.105    14.186
data required time                                                                                   14.186
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.186
data arrival time                                                                                   -73.052
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -58.866


#Path 12
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_13.c_frag.TAB[0] (C_FRAG)                                            6.020    71.603
delay_dff_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                                             1.437    73.041
delay_dff_Q_17.QD[0] (Q_FRAG)                                                               0.000    73.041
data arrival time                                                                                    73.041

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                             14.107    14.107
clock uncertainty                                                                           0.000    14.107
cell setup time                                                                             0.105    14.213
data required time                                                                                   14.213
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.213
data arrival time                                                                                   -73.041
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -58.828


#Path 13
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_19.c_frag.TAB[0] (C_FRAG)                                            5.069    70.652
delay_dff_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                             1.437    72.089
delay_dff_Q_23.QD[0] (Q_FRAG)                                                               0.000    72.089
data arrival time                                                                                    72.089

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                             13.221    13.221
clock uncertainty                                                                           0.000    13.221
cell setup time                                                                             0.105    13.326
data required time                                                                                   13.326
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.326
data arrival time                                                                                   -72.089
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -58.763


#Path 14
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.775    52.263
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    53.568
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                             5.273    58.842
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.251    60.093
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       3.921    64.014
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    65.451
delay_dff_Q_9_D_LUT4_O_11.c_frag.TBS[0] (C_FRAG)                                            5.420    70.871
delay_dff_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                                             0.996    71.867
delay_dff_Q_15.QD[0] (Q_FRAG)                                                               0.000    71.867
data arrival time                                                                                    71.867

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                             13.136    13.136
clock uncertainty                                                                           0.000    13.136
cell setup time                                                                             0.105    13.241
data required time                                                                                   13.241
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.241
data arrival time                                                                                   -71.867
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -58.625


#Path 15
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.775    52.263
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    53.568
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                             5.273    58.842
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.251    60.093
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       3.921    64.014
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    65.451
delay_dff_Q_9_D_LUT4_O_9.c_frag.TBS[0] (C_FRAG)                                             4.950    70.401
delay_dff_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                                              0.996    71.397
delay_dff_Q_13.QD[0] (Q_FRAG)                                                               0.000    71.397
data arrival time                                                                                    71.397

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                             13.143    13.143
clock uncertainty                                                                           0.000    13.143
cell setup time                                                                             0.105    13.249
data required time                                                                                   13.249
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.249
data arrival time                                                                                   -71.397
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -58.148


#Path 16
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_15.c_frag.TAB[0] (C_FRAG)                                            5.053    70.636
delay_dff_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                                             1.437    72.074
delay_dff_Q_19.QD[0] (Q_FRAG)                                                               0.000    72.074
data arrival time                                                                                    72.074

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                             13.897    13.897
clock uncertainty                                                                           0.000    13.897
cell setup time                                                                             0.105    14.002
data required time                                                                                   14.002
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.002
data arrival time                                                                                   -72.074
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -58.072


#Path 17
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_7.c_frag.TAB[0] (C_FRAG)                                             4.192    69.775
delay_dff_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                                              1.437    71.213
delay_dff_Q_11.QD[0] (Q_FRAG)                                                               0.000    71.213
data arrival time                                                                                    71.213

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                             13.036    13.036
clock uncertainty                                                                           0.000    13.036
cell setup time                                                                             0.105    13.142
data required time                                                                                   13.142
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.142
data arrival time                                                                                   -71.213
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -58.071


#Path 18
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_8.c_frag.TAB[0] (C_FRAG)                                             4.229    69.812
delay_dff_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                                              1.437    71.250
delay_dff_Q_12.QD[0] (Q_FRAG)                                                               0.000    71.250
data arrival time                                                                                    71.250

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                             13.087    13.087
clock uncertainty                                                                           0.000    13.087
cell setup time                                                                             0.105    13.192
data required time                                                                                   13.192
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.192
data arrival time                                                                                   -71.250
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -58.057


#Path 19
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.775    52.263
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    53.568
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                             5.273    58.842
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.251    60.093
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       3.921    64.014
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    65.451
delay_dff_Q_9_D_LUT4_O_17.c_frag.TBS[0] (C_FRAG)                                            5.435    70.886
delay_dff_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                                             0.996    71.882
delay_dff_Q_21.QD[0] (Q_FRAG)                                                               0.000    71.882
data arrival time                                                                                    71.882

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                             13.947    13.947
clock uncertainty                                                                           0.000    13.947
cell setup time                                                                             0.105    14.053
data required time                                                                                   14.053
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.053
data arrival time                                                                                   -71.882
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.829


#Path 20
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_21.c_frag.TAB[0] (C_FRAG)                                            4.913    70.496
delay_dff_Q_9_D_LUT4_O_21.c_frag.CZ[0] (C_FRAG)                                             1.437    71.933
delay_dff_Q_25.QD[0] (Q_FRAG)                                                               0.000    71.933
data arrival time                                                                                    71.933

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                             14.052    14.052
clock uncertainty                                                                           0.000    14.052
cell setup time                                                                             0.105    14.158
data required time                                                                                   14.158
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.158
data arrival time                                                                                   -71.933
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.776


#Path 21
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                             2.770    56.742
led_dffe_Q_EN_LUT3_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                              0.996    57.737
led_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                                       5.117    62.854
led_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                        1.251    64.105
delay_dff_Q_9_D_LUT4_O_6.c_frag.BSL[0] (C_FRAG)                                             5.007    69.112
delay_dff_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                                              1.462    70.574
delay_dff_Q_10.QD[0] (Q_FRAG)                                                               0.000    70.574
data arrival time                                                                                    70.574

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                             12.968    12.968
clock uncertainty                                                                           0.000    12.968
cell setup time                                                                             0.105    13.073
data required time                                                                                   13.073
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   13.073
data arrival time                                                                                   -70.574
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.500


#Path 22
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_20.c_frag.TAB[0] (C_FRAG)                                            5.124    70.707
delay_dff_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                                             1.437    72.145
delay_dff_Q_24.QD[0] (Q_FRAG)                                                               0.000    72.145
data arrival time                                                                                    72.145

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
clock uncertainty                                                                           0.000    14.688
cell setup time                                                                             0.105    14.794
data required time                                                                                   14.794
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.794
data arrival time                                                                                   -72.145
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.351


#Path 23
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.775    52.263
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    53.568
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                             5.273    58.842
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.251    60.093
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       3.921    64.014
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    65.451
delay_dff_Q_9_D_LUT4_O_16.c_frag.TBS[0] (C_FRAG)                                            5.038    70.490
delay_dff_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                                             0.996    71.485
delay_dff_Q_20.QD[0] (Q_FRAG)                                                               0.000    71.485
data arrival time                                                                                    71.485

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                             14.077    14.077
clock uncertainty                                                                           0.000    14.077
cell setup time                                                                             0.105    14.183
data required time                                                                                   14.183
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.183
data arrival time                                                                                   -71.485
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.302


#Path 24
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_18.c_frag.TAB[0] (C_FRAG)                                            4.465    70.048
delay_dff_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                                             1.437    71.485
delay_dff_Q_22.QD[0] (Q_FRAG)                                                               0.000    71.485
data arrival time                                                                                    71.485

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                             14.102    14.102
clock uncertainty                                                                           0.000    14.102
cell setup time                                                                             0.105    14.208
data required time                                                                                   14.208
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.208
data arrival time                                                                                   -71.485
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.277


#Path 25
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                        4.488    52.976
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                         0.996    53.971
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XAB[0] (T_FRAG)                             4.038    58.009
led_dffe_Q_EN_LUT3_O_I1_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.305    59.315
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                       4.862    64.177
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                        1.406    65.583
delay_dff_Q_9_D_LUT4_O_10.c_frag.TAB[0] (C_FRAG)                                            5.116    70.699
delay_dff_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                                             1.437    72.136
delay_dff_Q_14.QD[0] (Q_FRAG)                                                               0.000    72.136
data arrival time                                                                                    72.136

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                             14.757    14.757
clock uncertainty                                                                           0.000    14.757
cell setup time                                                                             0.105    14.862
data required time                                                                                   14.862
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   14.862
data arrival time                                                                                   -72.136
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.273


#Path 26
Startpoint: delay_dff_Q_24.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                             14.688    14.688
delay_dff_Q_24.QZ[0] (Q_FRAG) [clock-to-output]                                             1.701    16.390
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                        3.262    19.652
delay_dff_Q_9_D_LUT4_O_18_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         1.593    21.245
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                        6.225    27.470
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                         0.996    28.466
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       4.819    33.285
delay_dff_Q_9_D_LUT4_O_15_I0_LUT2_O_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    34.281
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                         5.348    39.629
delay_dff_Q_9_D_LUT4_O_8_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    40.625
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         2.731    43.355
delay_dff_Q_9_D_LUT4_O_6_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    44.351
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                         3.142    47.493
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                          0.996    48.488
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   3.775    52.263
delay_dff_Q_9_D_LUT4_O_3_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.305    53.568
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                             5.273    58.842
led_dffe_Q_EN_LUT3_O_I2_LUT4_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                              1.251    60.093
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                       3.921    64.014
led_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                        1.437    65.451
delay_dff_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                                               3.155    68.607
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                1.462    70.069
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                0.000    70.069
data arrival time                                                                                    70.069

clock clk (rise edge)                                                                       0.000     0.000
clock source latency                                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                              12.799    12.799
clock uncertainty                                                                           0.000    12.799
cell setup time                                                                             0.105    12.905
data required time                                                                                   12.905
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   12.905
data arrival time                                                                                   -70.069
-----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -57.164


#Path 27
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:blueled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                       13.526    13.526
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.701    15.228
$iopadmap$helloworldfpga.blueled.O_DAT[0] (BIDIR_CELL)                           10.134    25.362
$iopadmap$helloworldfpga.blueled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    35.171
out:blueled.outpad[0] (.output)                                                   0.000    35.171
data arrival time                                                                          35.171

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                         -35.171
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -35.171


#Path 28
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:greenled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                        13.526    13.526
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                        1.701    15.228
$iopadmap$helloworldfpga.greenled.O_DAT[0] (BIDIR_CELL)                            9.036    24.263
$iopadmap$helloworldfpga.greenled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    34.072
out:greenled.outpad[0] (.output)                                                   0.000    34.072
data arrival time                                                                           34.072

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clock uncertainty                                                                  0.000     0.000
output external delay                                                              0.000     0.000
data required time                                                                           0.000
--------------------------------------------------------------------------------------------------
data required time                                                                           0.000
data arrival time                                                                          -34.072
--------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                           -34.072


#Path 29
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                      13.526    13.526
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701    15.228
$iopadmap$helloworldfpga.redled.O_DAT[0] (BIDIR_CELL)                            8.267    23.495
$iopadmap$helloworldfpga.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    33.304
out:redled.outpad[0] (.output)                                                   0.000    33.304
data arrival time                                                                         33.304

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -33.304
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -33.304


#Path 30
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.526    13.526
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.701    15.228
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                5.995    21.223
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.612    21.835
led_dffe_Q.QD[0] (Q_FRAG)                                        6.863    28.697
data arrival time                                                         28.697

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.526    13.526
clock uncertainty                                                0.000    13.526
cell setup time                                                  0.105    13.632
data required time                                                        13.632
--------------------------------------------------------------------------------
data required time                                                        13.632
data arrival time                                                        -28.697
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.066


#End of timing report
