import "primitives/core.futil";
component main<"pos"={4}>(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    reg1 = std_reg(32);
    reg2 = std_reg(32);
    reg3 = std_reg(32);
    lt = std_lt(32);
  }
  wires {
    group g1<"pos"={5}> {
      reg1.in = 32'd1;
      reg1.write_en = 1'd1;
      done = reg1.done;
    }
    group g2<"pos"={6}> {
      reg2.in = 32'd2;
      reg2.write_en = 1'd1;
      done = reg2.done;
    }
    group g3<"pos"={7}> {
      reg3.in = 32'd3;
      reg3.write_en = 1'd1;
      done = reg3.done;
    }
    group g4<"pos"={8}> {
      reg3.in = 32'd0;
      reg3.write_en = 1'd1;
      done = reg3.done;
    }
    comb group cond {
      lt.left = 32'd5;
      lt.right = 32'd9;
    }
  }
  control {
    @pos{9} par {
      @pos{10} seq {
        @pos{11} g1;
        @pos{12} g2;
      }
      @pos{13} if lt.out with cond {
        @pos{14} g3;
      } else {
        @pos{15} g4;
      }
    }
  }
}
sourceinfo #{
FILES
1: tests/passes/test_file.futil
2: tests/passes/metadata-table-gen-non-empty.futil
POSITIONS
1: 1 5
2: 1 6
3: 1 7
4: 2 5
5: 2 14
6: 2 19
7: 2 24
8: 2 29
9: 2 40
10: 2 41
11: 2 42
12: 2 43
13: 2 45
14: 2 46
15: 2 48
}#
