; SKC AVR Output - V1(Jan  2 2020)

#define		_IO_SPL	0x3D
#define		_IO_SPH	0x3E

                                                            ; ##########################
                                                            ; # Start of CONST segment #
                     .section    CONST, "a"                 ; ##########################
                     ;.endseg                               ; === End of CONST segment ===


                                                            ; #########################
                                                            ; # Start of INIT segment #
                     .section    INIT,  "a"                 ; #########################
                                                            ; This is the source of the initialization data
                                                            ; #########################
                     .section    .data                      ; # Start of DATA segment #
                                                            ; #########################
                                                            ; This is where the initialization data will be copied to
                     ;.endseg                               ; === End of DATA segment ===


                                                            ; ########################
                     .section    .bss                       ; # Start of BSS segment #
                                                            ; ########################
                                                            ; Here starts the uninitialized data
                     ;.endseg                               ; === End of BSS segment ===


                                                            ; #########################
                     .section    .text                      ; # Start of TEXT segment #
                                                            ; #########################
                                                            ; Here starts the executable code

                     .global   Shift
Shift:               ; ###########################################
                     ; # Function: Shift                    
                     ; #   Return: void                     
                     ; #   Params: <none>                   
                     ; #   CPU   : @Y+17, Return Address    
                     ; #         : @Y+15, Preserved Frame Pointer
                     ; #   Locals: @Y+14 , s8  size=1 char  
                     ; #         : @Y+12 , s16  size=2 short 
                     ; #         : @Y+8  , s32  size=4 long 
                     ; #         : @Y+7  , u8  size=1 unsigned char 
                     ; #         : @Y+5  , u16  size=2 unsigned short 
                     ; #         : @Y+1  , u32  size=4 unsigned long 
                     ; #         : sizeof(locals) = 14      
                     ; ###########################################
                     ; #### frame setup #########           ; 
                     push      r29                          ;   2: (YH) preserve Frame
                     push      r28                          ;   2: (YL)
                     in        r29, _IO_SPH                 ;   1: FP <- SP
                     in        r28, _IO_SPL                 ;   1:
                     ; #### alloc locals ########           ; 
                     sbiw      r28, 14                      ;   2: FP -= sizeof(locals))
                     out       _IO_SPH, r29                 ;   1: SP <- FP
                     out       _IO_SPL, r28                 ;   1:
                     ; #### body text ###########           ; 
                     ; ==== Compound Statement ============ ; L_compound_Id_000001
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0xff                    ;   1: const 255
                     mov       r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Right
                     breq      L_RSLdone_000002             ; 2/3:
L_RSLagain_000003:   asr       r4                           ;   1: >> 8 (signed)
                     dec       r5                           ;   1:
                     brne      L_RSLagain_000003            ; 2/3:
L_RSLdone_000002:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x7f                    ;   1: const 127
                     mov       r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Right
                     breq      L_RSLdone_000004             ; 2/3:
L_RSLagain_000005:   asr       r4                           ;   1: >> 8 (signed)
                     dec       r5                           ;   1:
                     brne      L_RSLagain_000005            ; 2/3:
L_RSLdone_000004:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0xff                    ;   1: const 255
                     mov       r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Right
                     breq      L_RSLdone_000006             ; 2/3:
L_RSLagain_000007:   lsr       r4                           ;   1: >> 8 (unsigned)
                     dec       r5                           ;   1:
                     brne      L_RSLagain_000007            ; 2/3:
L_RSLdone_000006:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x7f                    ;   1: const 127
                     mov       r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Right
                     breq      L_RSLdone_000008             ; 2/3:
L_RSLagain_000009:   lsr       r4                           ;   1: >> 8 (unsigned)
                     dec       r5                           ;   1:
                     brne      L_RSLagain_000009            ; 2/3:
L_RSLdone_000008:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x00                    ;   1: const 65280
                     ldi       r27, 0xff                    ;   1:
                     movw      r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Right
                     breq      L_RSLdone_000010             ; 2/3:
L_RSLagain_000011:   asr       r5                           ;   1: >> 16 (signed)
                     ror       r4                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_RSLagain_000011            ; 2/3:
L_RSLdone_000010:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x00                    ;   1: const 32512
                     ldi       r27, 0x7f                    ;   1:
                     movw      r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Right
                     breq      L_RSLdone_000012             ; 2/3:
L_RSLagain_000013:   asr       r5                           ;   1: >> 16 (signed)
                     ror       r4                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_RSLagain_000013            ; 2/3:
L_RSLdone_000012:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x00                    ;   1: const 65280
                     ldi       r27, 0xff                    ;   1:
                     movw      r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Right
                     breq      L_RSLdone_000014             ; 2/3:
L_RSLagain_000015:   lsr       r5                           ;   1: >> 16 (unsigned)
                     ror       r4                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_RSLagain_000015            ; 2/3:
L_RSLdone_000014:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x00                    ;   1: const 32512
                     ldi       r27, 0x7f                    ;   1:
                     movw      r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Right
                     breq      L_RSLdone_000016             ; 2/3:
L_RSLagain_000017:   lsr       r5                           ;   1: >> 16 (unsigned)
                     ror       r4                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_RSLagain_000017            ; 2/3:
L_RSLdone_000016:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+14                     ;   2: s8
                     ldi       r26, 0x07                    ;   1: const 7
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Right
                     breq      L_RSLdone_000018             ; 2/3:
L_RSLagain_000019:   asr       r4                           ;   1: >> 8 (signed)
                     dec       r5                           ;   1:
                     brne      L_RSLagain_000019            ; 2/3:
L_RSLdone_000018:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+14                     ;   2: s8
                     ldi       r26, 0x08                    ;   1: const 8
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Right
                     breq      L_RSLdone_000020             ; 2/3:
L_RSLagain_000021:   asr       r4                           ;   1: >> 8 (signed)
                     dec       r5                           ;   1:
                     brne      L_RSLagain_000021            ; 2/3:
L_RSLdone_000020:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+12                     ;   2: s16
                     ldd       r5, Y+13                     ;   2:
                     ldi       r26, 0x0f                    ;   1: const 15
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Right
                     breq      L_RSLdone_000022             ; 2/3:
L_RSLagain_000023:   asr       r5                           ;   1: >> 16 (signed)
                     ror       r4                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_RSLagain_000023            ; 2/3:
L_RSLdone_000022:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+12                     ;   2: s16
                     ldd       r5, Y+13                     ;   2:
                     ldi       r26, 0x10                    ;   1: const 16
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Right
                     breq      L_RSLdone_000024             ; 2/3:
L_RSLagain_000025:   asr       r5                           ;   1: >> 16 (signed)
                     ror       r4                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_RSLagain_000025            ; 2/3:
L_RSLdone_000024:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+8                      ;   2: s32
                     ldd       r5, Y+9                      ;   2:
                     ldd       r6, Y+10                     ;   2:
                     ldd       r7, Y+11                     ;   2:
                     ldi       r26, 0x1f                    ;   1: const 31
                     mov       r8, r26                      ;   1:
                     Tst       r8                           ;   1: Shift Right
                     breq      L_RSLdone_000026             ; 2/3:
L_RSLagain_000027:   asr       r7                           ;   1: >> 32 (signed)
                     ror       r6                           ;   1:
                     ror       r5                           ;   1:
                     ror       r4                           ;   1:
                     dec       r8                           ;   1:
                     brne      L_RSLagain_000027            ; 2/3:
L_RSLdone_000026:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+12                     ;   2: s16
                     ldd       r5, Y+13                     ;   2:
                     ldi       r26, 0x20                    ;   1: const 32
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Right
                     breq      L_RSLdone_000028             ; 2/3:
L_RSLagain_000029:   asr       r5                           ;   1: >> 16 (signed)
                     ror       r4                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_RSLagain_000029            ; 2/3:
L_RSLdone_000028:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+7                      ;   2: u8
                     ldi       r26, 0x07                    ;   1: const 7
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Right
                     breq      L_RSLdone_000030             ; 2/3:
L_RSLagain_000031:   lsr       r4                           ;   1: >> 8 (unsigned)
                     dec       r5                           ;   1:
                     brne      L_RSLagain_000031            ; 2/3:
L_RSLdone_000030:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+7                      ;   2: u8
                     ldi       r26, 0x08                    ;   1: const 8
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Right
                     breq      L_RSLdone_000032             ; 2/3:
L_RSLagain_000033:   lsr       r4                           ;   1: >> 8 (unsigned)
                     dec       r5                           ;   1:
                     brne      L_RSLagain_000033            ; 2/3:
L_RSLdone_000032:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+5                      ;   2: u16
                     ldd       r5, Y+6                      ;   2:
                     ldi       r26, 0x0f                    ;   1: const 15
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Right
                     breq      L_RSLdone_000034             ; 2/3:
L_RSLagain_000035:   lsr       r5                           ;   1: >> 16 (unsigned)
                     ror       r4                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_RSLagain_000035            ; 2/3:
L_RSLdone_000034:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+5                      ;   2: u16
                     ldd       r5, Y+6                      ;   2:
                     ldi       r26, 0x10                    ;   1: const 16
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Right
                     breq      L_RSLdone_000036             ; 2/3:
L_RSLagain_000037:   lsr       r5                           ;   1: >> 16 (unsigned)
                     ror       r4                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_RSLagain_000037            ; 2/3:
L_RSLdone_000036:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+1                      ;   2: u32
                     ldd       r5, Y+2                      ;   2:
                     ldd       r6, Y+3                      ;   2:
                     ldd       r7, Y+4                      ;   2:
                     ldi       r26, 0x1f                    ;   1: const 31
                     mov       r8, r26                      ;   1:
                     Tst       r8                           ;   1: Shift Right
                     breq      L_RSLdone_000038             ; 2/3:
L_RSLagain_000039:   lsr       r7                           ;   1: >> 32 (unsigned)
                     ror       r6                           ;   1:
                     ror       r5                           ;   1:
                     ror       r4                           ;   1:
                     dec       r8                           ;   1:
                     brne      L_RSLagain_000039            ; 2/3:
L_RSLdone_000038:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+5                      ;   2: u16
                     ldd       r5, Y+6                      ;   2:
                     ldi       r26, 0x20                    ;   1: const 32
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Right
                     breq      L_RSLdone_000040             ; 2/3:
L_RSLagain_000041:   lsr       r5                           ;   1: >> 16 (unsigned)
                     ror       r4                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_RSLagain_000041            ; 2/3:
L_RSLdone_000040:                                           ; ---: Shift Right done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0xff                    ;   1: const 255
                     mov       r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Left
                     breq      L_LSLdone_000042             ; 2/3:
L_LSLagain_000043:   lsl       r4                           ;   1: << 8
                     dec       r5                           ;   1:
                     brne      L_LSLagain_000043            ; 2/3:
L_LSLdone_000042:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x7f                    ;   1: const 127
                     mov       r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Left
                     breq      L_LSLdone_000044             ; 2/3:
L_LSLagain_000045:   lsl       r4                           ;   1: << 8
                     dec       r5                           ;   1:
                     brne      L_LSLagain_000045            ; 2/3:
L_LSLdone_000044:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0xff                    ;   1: const 255
                     mov       r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Left
                     breq      L_LSLdone_000046             ; 2/3:
L_LSLagain_000047:   lsl       r4                           ;   1: << 8
                     dec       r5                           ;   1:
                     brne      L_LSLagain_000047            ; 2/3:
L_LSLdone_000046:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x7f                    ;   1: const 127
                     mov       r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Left
                     breq      L_LSLdone_000048             ; 2/3:
L_LSLagain_000049:   lsl       r4                           ;   1: << 8
                     dec       r5                           ;   1:
                     brne      L_LSLagain_000049            ; 2/3:
L_LSLdone_000048:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x00                    ;   1: const 65280
                     ldi       r27, 0xff                    ;   1:
                     movw      r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Left
                     breq      L_LSLdone_000050             ; 2/3:
L_LSLagain_000051:   lsl       r4                           ;   1: << 16
                     rol       r5                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_LSLagain_000051            ; 2/3:
L_LSLdone_000050:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x00                    ;   1: const 32512
                     ldi       r27, 0x7f                    ;   1:
                     movw      r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Left
                     breq      L_LSLdone_000052             ; 2/3:
L_LSLagain_000053:   lsl       r4                           ;   1: << 16
                     rol       r5                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_LSLagain_000053            ; 2/3:
L_LSLdone_000052:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x00                    ;   1: const 65280
                     ldi       r27, 0xff                    ;   1:
                     movw      r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Left
                     breq      L_LSLdone_000054             ; 2/3:
L_LSLagain_000055:   lsl       r4                           ;   1: << 16
                     rol       r5                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_LSLagain_000055            ; 2/3:
L_LSLdone_000054:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldi       r26, 0x00                    ;   1: const 32512
                     ldi       r27, 0x7f                    ;   1:
                     movw      r4, r26                      ;   1:
                     ldi       r26, 0x01                    ;   1: const 1
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Left
                     breq      L_LSLdone_000056             ; 2/3:
L_LSLagain_000057:   lsl       r4                           ;   1: << 16
                     rol       r5                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_LSLagain_000057            ; 2/3:
L_LSLdone_000056:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+14                     ;   2: s8
                     ldi       r26, 0x07                    ;   1: const 7
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Left
                     breq      L_LSLdone_000058             ; 2/3:
L_LSLagain_000059:   lsl       r4                           ;   1: << 8
                     dec       r5                           ;   1:
                     brne      L_LSLagain_000059            ; 2/3:
L_LSLdone_000058:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+14                     ;   2: s8
                     ldi       r26, 0x08                    ;   1: const 8
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Left
                     breq      L_LSLdone_000060             ; 2/3:
L_LSLagain_000061:   lsl       r4                           ;   1: << 8
                     dec       r5                           ;   1:
                     brne      L_LSLagain_000061            ; 2/3:
L_LSLdone_000060:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+12                     ;   2: s16
                     ldd       r5, Y+13                     ;   2:
                     ldi       r26, 0x0f                    ;   1: const 15
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Left
                     breq      L_LSLdone_000062             ; 2/3:
L_LSLagain_000063:   lsl       r4                           ;   1: << 16
                     rol       r5                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_LSLagain_000063            ; 2/3:
L_LSLdone_000062:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+12                     ;   2: s16
                     ldd       r5, Y+13                     ;   2:
                     ldi       r26, 0x10                    ;   1: const 16
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Left
                     breq      L_LSLdone_000064             ; 2/3:
L_LSLagain_000065:   lsl       r4                           ;   1: << 16
                     rol       r5                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_LSLagain_000065            ; 2/3:
L_LSLdone_000064:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+8                      ;   2: s32
                     ldd       r5, Y+9                      ;   2:
                     ldd       r6, Y+10                     ;   2:
                     ldd       r7, Y+11                     ;   2:
                     ldi       r26, 0x1f                    ;   1: const 31
                     mov       r8, r26                      ;   1:
                     Tst       r8                           ;   1: Shift Left
                     breq      L_LSLdone_000066             ; 2/3:
L_LSLagain_000067:   lsl       r4                           ;   1: << 32
                     rol       r5                           ;   1:
                     rol       r6                           ;   1:
                     rol       r7                           ;   1:
                     dec       r8                           ;   1:
                     brne      L_LSLagain_000067            ; 2/3:
L_LSLdone_000066:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+12                     ;   2: s16
                     ldd       r5, Y+13                     ;   2:
                     ldi       r26, 0x20                    ;   1: const 32
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Left
                     breq      L_LSLdone_000068             ; 2/3:
L_LSLagain_000069:   lsl       r4                           ;   1: << 16
                     rol       r5                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_LSLagain_000069            ; 2/3:
L_LSLdone_000068:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+7                      ;   2: u8
                     ldi       r26, 0x07                    ;   1: const 7
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Left
                     breq      L_LSLdone_000070             ; 2/3:
L_LSLagain_000071:   lsl       r4                           ;   1: << 8
                     dec       r5                           ;   1:
                     brne      L_LSLagain_000071            ; 2/3:
L_LSLdone_000070:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+7                      ;   2: u8
                     ldi       r26, 0x08                    ;   1: const 8
                     mov       r5, r26                      ;   1:
                     Tst       r5                           ;   1: Shift Left
                     breq      L_LSLdone_000072             ; 2/3:
L_LSLagain_000073:   lsl       r4                           ;   1: << 8
                     dec       r5                           ;   1:
                     brne      L_LSLagain_000073            ; 2/3:
L_LSLdone_000072:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+5                      ;   2: u16
                     ldd       r5, Y+6                      ;   2:
                     ldi       r26, 0x0f                    ;   1: const 15
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Left
                     breq      L_LSLdone_000074             ; 2/3:
L_LSLagain_000075:   lsl       r4                           ;   1: << 16
                     rol       r5                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_LSLagain_000075            ; 2/3:
L_LSLdone_000074:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+5                      ;   2: u16
                     ldd       r5, Y+6                      ;   2:
                     ldi       r26, 0x10                    ;   1: const 16
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Left
                     breq      L_LSLdone_000076             ; 2/3:
L_LSLagain_000077:   lsl       r4                           ;   1: << 16
                     rol       r5                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_LSLagain_000077            ; 2/3:
L_LSLdone_000076:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+1                      ;   2: u32
                     ldd       r5, Y+2                      ;   2:
                     ldd       r6, Y+3                      ;   2:
                     ldd       r7, Y+4                      ;   2:
                     ldi       r26, 0x1f                    ;   1: const 31
                     mov       r8, r26                      ;   1:
                     Tst       r8                           ;   1: Shift Left
                     breq      L_LSLdone_000078             ; 2/3:
L_LSLagain_000079:   lsl       r4                           ;   1: << 32
                     rol       r5                           ;   1:
                     rol       r6                           ;   1:
                     rol       r7                           ;   1:
                     dec       r8                           ;   1:
                     brne      L_LSLagain_000079            ; 2/3:
L_LSLdone_000078:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ; ==== Expr Statement ================ ; 
                     ldd       r4, Y+5                      ;   2: u16
                     ldd       r5, Y+6                      ;   2:
                     ldi       r26, 0x20                    ;   1: const 32
                     mov       r6, r26                      ;   1:
                     Tst       r6                           ;   1: Shift Left
                     breq      L_LSLdone_000080             ; 2/3:
L_LSLagain_000081:   lsl       r4                           ;   1: << 16
                     rol       r5                           ;   1:
                     dec       r6                           ;   1:
                     brne      L_LSLagain_000081            ; 2/3:
L_LSLdone_000080:                                           ; ---: Shift left done.
                     ;      Expr end ------------           
                     ;      Compound End --------           ; L_compound_Id_000001
                     ; #### exit ################           ; 
L_Exit_000000:       adiw      r28, 14                      ;   2: Y += sizeof(locals)
                     out       _IO_SPH, r29                 ;   1: SP <- Y
                     out       _IO_SPL, r28                 ;   1:
                     pop       r28                          ;   2: FP <- preserved Frame
                     pop       r29                          ;   2: 
                     ret                                    ;   4: 
                     
         
                            
                     ;.endseg                               ; === End of TEXT segment ===



                     .end                                   ; End of generated code.

; eof
