#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 13 16:37:47 2019
# Process ID: 21512
# Current directory: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10648 D:\Github\FPGA\2019_FPGA_Design_Group_7\Lab02\Program1\Lab02.xpr
# Log file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1/vivado.log
# Journal file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1/Lab02.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA/Lab02' since last save.
WARNING: [Project 1-312] File not found as 'D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/pynq-z2_v1.0.xdc'; using path 'D:/FPGA/pynq-z2_v1.0.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/pynq-z2_v1.0.xdc'; using path 'D:/FPGA/pynq-z2_v1.0.xdc' instead.
WARNING: [Project 1-312] File not found as 'D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/pynq-z2_v1.0.xdc'; using path 'D:/FPGA/pynq-z2_v1.0.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/PWM_Decoder'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/RGB_LED'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 692.668 ; gain = 117.238
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1689.230 ; gain = 917.254
set_property PROGRAM.FILE {D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1/Lab02.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/Program1/Lab02.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
