\documentclass[10pt,DIV12]{scrartcl}

%% Maky things look nice
\usepackage{booktabs}
\usepackage{longtable}
\usepackage{bytefield}

%% Fonts
\usepackage[T1]{fontenc}
\usepackage{bera}

%% Colors
\usepackage{graphicx}
\usepackage{color}
\definecolor{gray0}{gray}{0.95}
\definecolor{gray1}{gray}{0.75}
\definecolor{gray2}{gray}{0.55}
\definecolor{gray3}{gray}{0.35}

\bytefieldsetup{endianness=l}

\newcommand{\BitBox}[2]{%
  \bitbox{#1}{\raisebox{.9\baselineskip}{\rule{0pt}{1.5\baselineskip}#2}}}

\newcommand{\ColorBitBox}[3]{%
  \rlap{\bitbox{#2}{\color{#1}\rule{\width}{\height}}}%
  \BitBox{#2}{#3}}

\newcommand{\shl}{\textless$\,\!$\textless}
\newcommand{\shr}{\textgreater$\,\!$\textgreater$\,\!$\textgreater}
\newcommand{\ashr}{\textgreater$\,\!$\textgreater}

\title{\resizebox{6cm}{1cm}{Lemberg}}
\author{Wolfgang Puffitsch}
\date{}

\begin{document}

\maketitle

\begin{quote}
\begin{center}
  -- Why do you pronounce VLIW with an ``F'' at the end?\\
  -- Because I also pronounce Lviv that way.  
\end{center}
\end{quote}  

\vspace{\stretch{1}}

\tableofcontents

\vspace{\stretch{1}}

\pagebreak

\section{Opcode Formats}

\subsection{Bundle Formats}

\bytefieldsetup{bitwidth=.46em}

\noindent
\begin{bytefield}{8}
\bitheader{0,4,8}\\
\BitBox{4}{\texttt{\scriptsize 0000}} & \BitBox{4}{N} \\
\end{bytefield}

\noindent
\begin{bytefield}{32}
\bitheader{0,4,8,12,16,20,24,28,32}\\
\BitBox{4}{\texttt{\scriptsize 0001}} & \ColorBitBox{gray0}{25}{insn0} & \BitBox{3}{} \\
\bitheader{0,4,8,12,16,20,24,28,32}\\
\BitBox{4}{\texttt{\scriptsize 0010}} & \ColorBitBox{gray1}{25}{insn1} & \BitBox{3}{} \\
\bitheader{0,4,8,12,16,20,24,28,32}\\
\BitBox{4}{\texttt{\scriptsize 0100}} & \ColorBitBox{gray2}{25}{insn2} & \BitBox{3}{} \\
\bitheader{0,4,8,12,16,20,24,28,32}\\
\BitBox{4}{\texttt{\scriptsize 1000}} & \ColorBitBox{gray3}{25}{insn3} & \BitBox{3}{} \\
\end{bytefield}  

\noindent
\begin{bytefield}{56}
\bitheader{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56}\\
\BitBox{4}{\texttt{\scriptsize 0011}} &
\ColorBitBox{gray0}{25}{insn0} &
\ColorBitBox{gray1}{25}{insn1} &
\BitBox{2}{} \\
\bitheader{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56}\\
\BitBox{4}{\texttt{\scriptsize 0101}} &
\ColorBitBox{gray0}{25}{insn0} &
\ColorBitBox{gray2}{25}{insn2} &
\BitBox{2}{} \\
\bitheader{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56}\\
\BitBox{4}{\texttt{\scriptsize 1001}} &
\ColorBitBox{gray0}{25}{insn0} &
\ColorBitBox{gray3}{25}{insn3} &
\BitBox{2}{} \\
\bitheader{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56}\\
\BitBox{4}{\texttt{\scriptsize 0110}} &
\ColorBitBox{gray1}{25}{insn1} &
\ColorBitBox{gray2}{25}{insn2} &
\BitBox{2}{} \\
\bitheader{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56}\\
\BitBox{4}{\texttt{\scriptsize 1010}} &
\ColorBitBox{gray1}{25}{insn1} &
\ColorBitBox{gray3}{25}{insn3} &
\BitBox{2}{} \\
\bitheader{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56}\\
\BitBox{4}{\texttt{\scriptsize 1100}} &
\ColorBitBox{gray2}{25}{insn2} &
\ColorBitBox{gray3}{25}{insn3} &
\BitBox{2}{} \\

\end{bytefield}  

\noindent
\begin{bytefield}{88}
\bitheader{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56,60,64,68,72,76,80}\\
\BitBox{4}{\texttt{\scriptsize 0111}} &
\ColorBitBox{gray0}{25}{insn0} &
\ColorBitBox{gray1}{25}{insn1} &
\ColorBitBox{gray2}{25}{insn2} &
\BitBox{1}{} \\
\bitheader{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56,60,64,68,72,76,80}\\
\BitBox{4}{\texttt{\scriptsize 1011}} &
\ColorBitBox{gray0}{25}{insn0} &
\ColorBitBox{gray1}{25}{insn1} &
\ColorBitBox{gray3}{25}{insn3} &
\BitBox{1}{} \\
\bitheader{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56,60,64,68,72,76,80}\\
\BitBox{4}{\texttt{\scriptsize 1101}} &
\ColorBitBox{gray0}{25}{insn0} &
\ColorBitBox{gray2}{25}{insn2} &
\ColorBitBox{gray3}{25}{insn3} &
\BitBox{1}{} \\
\bitheader{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56,60,64,68,72,76,80}\\
\BitBox{4}{\texttt{\scriptsize 1110}} &
\ColorBitBox{gray1}{25}{insn1} &
\ColorBitBox{gray2}{25}{insn2} &
\ColorBitBox{gray3}{25}{insn3} &
\BitBox{1}{} \\
\end{bytefield}  

\noindent
\begin{bytefield}{104}
\bitheader{0,4,8,12,16,20,24,28,32,36,40,44,48,52,56,60,64,68,72,76,80,84,88,92,96,100,104}\\
\BitBox{4}{\texttt{\scriptsize 1111}} &
\ColorBitBox{gray0}{25}{insn0} & 
\ColorBitBox{gray1}{25}{insn1} &
\ColorBitBox{gray2}{25}{insn2} &
\ColorBitBox{gray3}{25}{insn3} \\
\end{bytefield}

\pagebreak
\subsection{Instruction Formats}

\bytefieldsetup{bitwidth=1.5em}

\begin{itemize}
\item Base format \textsf{\textbf{B}}:\\

\begin{bytefield}{25}
\bitheader{0-25}\\
\BitBox{6}{opCode} \BitBox{5}{srcReg1} & \BitBox{5}{srcReg2} & \BitBox{5}{destReg} &
\BitBox{1}{\texttt{0}} & \BitBox{1}{c} & \BitBox{2}{F} \\
\BitBox{6}{opCode} & \BitBox{5}{srcReg} & \BitBox{5}{imm} & \BitBox{5}{destReg} &
\BitBox{1}{\texttt{1}} & \BitBox{1}{c} & \BitBox{2}{F}
\end{bytefield}

\item Comparison format \textsf{\textbf{C}}:\\

\begin{bytefield}{25}
\bitheader{0-25}\\
\BitBox{6}{opCode} \BitBox{5}{srcReg1} & \BitBox{5}{srcReg2} & \BitBox{3}{op} & \BitBox{2}{dest} &
\BitBox{1}{\texttt{0}} & \BitBox{1}{c} & \BitBox{2}{F} \\
\BitBox{6}{opCode} & \BitBox{5}{srcReg} & \BitBox{5}{imm} & & \BitBox{3}{op} & \BitBox{2}{dest} &
\BitBox{1}{\texttt{1}} & \BitBox{1}{c} & \BitBox{2}{F}
\end{bytefield}

\item Flag combination format \textsf{\textbf{X}}:\\

\begin{bytefield}{25}
\bitheader{0-25}\\
\BitBox{6}{opCode} & \BitBox{2}{--} & \BitBox{2}{d} &
 \BitBox{2}{--} & \BitBox{2}{s1} & \BitBox{2}{--} & \BitBox{2}{s2} &
\BitBox{1}{i1} & \BitBox{1}{i2} & \BitBox{2}{op} &
\BitBox{1}{c} & \BitBox{2}{F}
\end{bytefield}

TODO: Change to format C (?)

\item Floating-point format \textsf{\textbf{F}}:\\

\begin{bytefield}{25}
\bitheader{0-25}\\
\BitBox{6}{opCode} & \BitBox{4}{dest} & \BitBox{4}{src1} & \BitBox{4}{src2} &  \BitBox{4}{op} &
\BitBox{1}{c} & \BitBox{2}{F}
\end{bytefield}

\item Global address format \textsf{\textbf{G}}:\\

\begin{bytefield}{25}
\bitheader{0-25}\\
\BitBox{6}{opCode} & \BitBox{19}{address}
\end{bytefield}

\item Global address load format \textsf{\textbf{H}}:\\

\begin{bytefield}{25}
\bitheader{0-25}\\
\BitBox{3}{opC.} & \BitBox{3}{dest} & \BitBox{19}{address}
\end{bytefield}\\
dest values \texttt{000}-\texttt{011} address r0-r3, values \texttt{100}-\texttt{111} address r16-r18.

\item Immediate format \textsf{\textbf{I}}:\\

\begin{bytefield}{25}
\bitheader{0-25}\\
\BitBox{6}{opCode} & \BitBox{5}{destReg} \BitBox{11}{imm} &
\BitBox{1}{c} & \BitBox{2}{F}
\end{bytefield}

\item Branch format \textsf{\textbf{J}}:\\

\begin{bytefield}{25}
\bitheader{0-25}\\ \BitBox{6}{opCode} & \BitBox{15}{offset} &
\BitBox{1}{d} & \BitBox{1}{c} & \BitBox{2}{F}
\end{bytefield}

\item Branch compare zero format \textsf{\textbf{Z}}:\\

\begin{bytefield}{25}
\bitheader{0-25}\\ \BitBox{6}{opCode} & \BitBox{5}{src} &
\BitBox{10}{offset} & \BitBox{1}{d} & & \BitBox{3}{op}
\end{bytefield}

\item Load format \textsf{\textbf{L}}:\\

\begin{bytefield}{25}
\bitheader{0-25}\\
\BitBox{6}{opCode} & \BitBox{5}{addrReg} & \BitBox{11}{offset} &
\BitBox{1}{c} & \BitBox{2}{F}
\end{bytefield}

\item Store format \textsf{\textbf{S}}:\\

\begin{bytefield}{25}
\bitheader{0-25}\\
\BitBox{6}{opCode} & \BitBox{5}{addrReg} & \BitBox{5}{valReg} & \BitBox{5}{offset} &
\BitBox{1}{\texttt{0}} & \BitBox{1}{c} & \BitBox{2}{F} \\
\BitBox{6}{opCode} & \BitBox{5}{addrReg} & \BitBox{5}{imm} & \BitBox{5}{offset} &
\BitBox{1}{\texttt{1}} & \BitBox{1}{c} & \BitBox{2}{F}
\end{bytefield}

\end{itemize}

\medskip

\noindent
\begin{tabular}{l@{ \ldots\ }l}
  c & condition: \texttt{1} \ldots\ if \texttt{true}, \texttt{0} \ldots\ if \texttt{false} \\
  F & condition flag to use \\
  d & delayed branch \\
\end{tabular}

\section{Register File}

\subsection{General-Purpose Registers}

\begin{tabular}{rll}
\toprule
Index & Name & Purpose \\
\midrule
0 & r0 & global reg 0 \\
1 & r1 & global reg 1 \\
2 & r2 & global reg 2 \\
3 & r3 & global reg 3 \\
4 & r4 & global reg 4 \\
5 & r5 & global reg 5 \\
6 & r6 & global reg 6 \\
7 & r7 & global reg 7 \\
8 & r8 & global reg 8 \\
9 & r9 & global reg 9 \\
10 & r10 & global reg 10 \\
11 & r11 & global reg 11 \\
12 & r12 & global reg 12 \\
13 & r13 & global reg 13 \\
14 & r14 & global reg 14, frame pointer \\
15 & r15 & global reg 15, stack pointer \\
\cmidrule{1-3}
16 & r16 & local reg 0 \\
17 & r17 & local reg 1 \\
18 & r18 & local reg 2 \\
19 & r19 & local reg 3 \\
20 & r20 & local reg 4 \\
21 & r21 & local reg 5 \\
22 & r22 & local reg 6 \\
23 & r23 & local reg 7 \\
24 & r24 & local reg 8 \\
25 & r25 & local reg 9 \\
26 & r26 & local reg 10 \\
27 & r27 & local reg 11 \\
28 & r28 & local reg 12 \\
29 & r29 & local reg 13 \\
30 & r30 & local reg 14, reserved \\
31 & r31 & memory load result \\
\bottomrule 
\end{tabular}

\subsection{Special Registers}

\begin{tabular}{rll}
  \toprule
  Index & Name & Purpose \\
  \midrule
  0 & \$c0 & Condition flag 0, global, always true \\
  1 & \$c1 & Condition flag 1, global \\
  2 & \$c2 & Condition flag 2, global \\
  3 & \$c3 & Condition flag 3, global \\
  \cmidrule{1-3}
  4 & \$mul0 & Multiplication result 0, per-cluster \\
  5 & \$mul1 & Multiplication result 1, per-cluster \\
  \cmidrule{1-3}
  6 & \$rb & Return base, global \\
  7 & \$ro & Return offset, global \\
  8 & \$ba & Base address, read only, global \\
  \cmidrule{1-3}
  9 & ? & \\
  10 & ? & \\
  11 & ? & \\
  12 & ? & \\
  13 & ? & \\
  14 & ? & \\
  15 & ? & \\
  \cmidrule{1-3}
  16 & \$f0, \$d0 & FPU register 0 \\
  17 & \$f1 & FPU register 1 \\
  18 & \$f2, \$d1 & FPU register 2 \\
  19 & \$f3 & FPU register 3 \\
  20 & \$f4, \$d2 & FPU register 4 \\
  21 & \$f5 & FPU register 5 \\
  22 & \$f6, \$d3 & FPU register 6 \\
  23 & \$f7 & FPU register 7 \\
  24 & \$f8, \$d4 & FPU register 8 \\
  25 & \$f9 & FPU register 9 \\
  26 & \$f10, \$d5 & FPU register 10 \\
  27 & \$f11 & FPU register 11 \\
  28 & \$f12, \$d6 & FPU register 12 \\
  29 & \$f13 & FPU register 13 \\
  30 & \$f14, \$d7 & FPU register 14 \\
  31 & \$f15 & FPU register 15 \\
  \bottomrule
\end{tabular}

\pagebreak

\section{Operations}

\begin{longtable}{llllp{.585\textwidth}}
\toprule
Opcode & Name & Fmt & Unit & Semantics \\
\midrule
\multicolumn{5}{c}{\textsf{\textbf{Arithmetic}}} \\
\cmidrule{1-5}
\texttt{00 0000} & \texttt{add} & B & A & \texttt{dest = src1 + src2} \\
\texttt{00 0001} & \texttt{sub} & B & A & \texttt{dest = src1 - src2} \\
\texttt{00 0010} & \texttt{addi} & I & A & \texttt{dest += src1} \\
\texttt{00 0011} & \texttt{s1add} & B & A & \texttt{dest = src1 + src2*2} \\
\texttt{00 0100} & \texttt{s2add} & B & A & \texttt{dest = src1 + src2*4} \\
\texttt{00 0101} & \texttt{and} & B & A & \texttt{dest = src1 \& src2} \\
\texttt{00 0110} & \texttt{or} & B & A & \texttt{dest = src1 | src2} \\
\texttt{00 0111} & \texttt{xor} & B & A & \texttt{dest = src1 \textasciicircum{} src2} \\
\texttt{00 1000} & \texttt{sl} & B & A & \texttt{dest = src1 \shl{} src2} \\
\texttt{00 1001} & \texttt{sr} & B & A & \texttt{dest = src1 \shr{} src2} \\
\texttt{00 1010} & \texttt{sra} & B & A & \texttt{dest = src1 \ashr{} src2} \\
\texttt{00 1011} & \texttt{rl} & B & A & \texttt{dest = (src1 \shl{} src2)|(src1 \shr{} (32-src2))} \\
\texttt{00 1100} & \texttt{mul} & B & A & \texttt{\$mul = src1 * src2} \\
\texttt{00 1101} & \texttt{carr} & B & A & \texttt{dest = ((uint64\_t)src1+(uint64\_t)src2)\shr{}32} \\
\texttt{00 1110} & \texttt{borr} & B & A & \texttt{dest = ((uint64\_t)src1-(uint64\_t)src2)\shr{}32} \\
\texttt{00 1111} & \texttt{bbh} & B & A & bit/byte/half-word operation (see Section~\ref{sec:mask}) \\
\midrule
\multicolumn{5}{c}{\textbf{---}} \\
\cmidrule{1-5}
\texttt{010 000} & \texttt{?} & & & \\
\texttt{010 001} & \texttt{?} & & & \\
\texttt{010 010} & \texttt{?} & & & \\
\texttt{010 011} & \texttt{?} & & & \\
\midrule
\multicolumn{5}{c}{\textsf{\textbf{Conditions}}} \\
\cmidrule{1-5}
\texttt{010 100} & \texttt{cmp} & C & A & \texttt{dest = src1 op src2}, signed, (see Section~\ref{sec:cmp}) \\
\texttt{010 101} & \texttt{cmpu} & C & A & \texttt{dest = src1 op src2}, unsigned, (see Section~\ref{sec:cmp}) \\
\texttt{010 110} & \texttt{btest} & C & A & \texttt{dest = (src1 \& (1 \shl{} src)) op 0} (see Section~\ref{sec:btest}) \\
\texttt{010 111} & \texttt{comb} & X & A & flag combination operation (see Section~\ref{sec:comb}) \\
\midrule
\multicolumn{5}{c}{\textsf{\textbf{Constants}}} \\
\cmidrule{1-5}
\texttt{0110 00} & \texttt{ldi} & I & A & \texttt{dest = imm}, signed \\
\texttt{0110 01} & \texttt{ldiu} & I & A & \texttt{dest = imm}, unsigned \\
\texttt{0110 10} & \texttt{ldim} & I & A & \texttt{dest |= imm \shl{} 11}, signed \\
\texttt{0110 11} & \texttt{ldih} & I & A & \texttt{dest |= imm \shl{} 21} \\
\midrule
\multicolumn{5}{c}{\textsf{\textbf{Flow Control}}} \\
\cmidrule{1-5}
\texttt{0111 00} & \texttt{br} & J & J & \texttt{pc = pc+offset} \\
\texttt{0111 01} & \texttt{brz} & Z & J & \texttt{if (src op 0) pc = pc+offset} (see Section~\ref{sec:brz}) \\
\texttt{0111 10} & \texttt{jop} & B & J,M & jump operation (see Section~\ref{sec:jop}) \\
\texttt{0111 11} & \texttt{callg} & G & J,M & \texttt{\$rb = \$ba, \$ro = pc, \$ba = addr*4, pc = 0} \\
\midrule
\pagebreak
\midrule
\multicolumn{5}{c}{\textsf{\textbf{Memory Accesses}}} \\
\cmidrule{1-5}
\texttt{10 0000} & \texttt{stm.a} & S & M & \texttt{[addr+offset*4] = val}, all caches, int32\_t \\
\texttt{10 0001} & \texttt{stmh.a} & S & M & \texttt{[addr+offset*2] = val}, all caches, int16\_t \\
\texttt{10 0010} & \texttt{stmb.a} & S & M & \texttt{[addr+offset] = val}, all caches, int8\_t \\
\texttt{10 0011} & \texttt{stm.s} & S & M & \texttt{[addr+offset*4] = val}, stack cache, int32\_t \\
\texttt{10 0100} & \texttt{stmh.s} & S & M & \texttt{[addr+offset*2] = val}, stack cache, int16\_t \\
\texttt{10 0101} & \texttt{stmb.s} & S & M & \texttt{[addr+offset] = val}, stack cache, int8\_t \\
\texttt{10 0110} & \texttt{ldm.b} & L & M & issue \texttt{r31 = [addr+offset]}, bypass caches \\
\texttt{10 0111} & \texttt{ldm.d} & L & M & issue \texttt{r31 = [addr+offset]}, direct mapped cache \\
\texttt{10 1000} & \texttt{ldm.f} & L & M & issue \texttt{r31 = [addr+offset]}, fully assoc. cache \\
\texttt{10 1001} & \texttt{ldm.s} & L & M & issue \texttt{r31 = [addr+offset]}, stack cache \\
\texttt{10 1010} & \texttt{ldmg.d} & G & M & issue \texttt{r31 = [addr*4]}, direct mapped cache\\
\texttt{10 1011} & \texttt{ldmr.f} & S & M & issue \texttt{r31 = [addr+(val\shl{}offset)]}, fully assoc. cache\\
\midrule
\multicolumn{5}{c}{\textsf{\textbf{Specials}}} \\
\cmidrule{1-5}
\texttt{1011 00} & \texttt{ldx} & B & A & \texttt{dest = src1}, src1 refers to special register \\
\texttt{1011 01} & \texttt{stx} & B & A & \texttt{dest = src1}, dest refers to special register \\
\texttt{1011 10} & \texttt{fop} & F & F & floating-point operation (see Section~\ref{sec:fop}) \\
\texttt{1011 11} & \texttt{wb.s} & L & M & write back data from stack cache \\
\midrule
\multicolumn{5}{c}{\textsf{\textbf{Global Address Constants}}} \\
\cmidrule{1-5}
\texttt{110} & \texttt{ldga} & H & A & \texttt{dest = address*4}, unsigned \\
\midrule
\multicolumn{5}{c}{\textbf{---}} \\
\cmidrule{1-5}
\texttt{111 000} & \texttt{?} & & & \\
\texttt{111 001} & \texttt{?} & & & \\
\texttt{111 010} & \texttt{?} & & & \\
\texttt{111 011} & \texttt{?} & & & \\
\texttt{111 100} & \texttt{?} & & & \\
\texttt{111 101} & \texttt{?} & & & \\
\texttt{111 110} & \texttt{?} & & & \\
\texttt{111 111} & \texttt{?} & & & \\
\bottomrule
\end{longtable}  

\pagebreak
\subsection{Bit/Byte/Half-word Operations}
\label{sec:mask}

\begin{tabular}{cll}
\toprule
Src2 & Name & Semantics \\
\midrule
\multicolumn{3}{c}{\textsf{\textbf{Sub-Word Extraction}}} \\
\cmidrule{1-3}
\texttt{000 00} & \texttt{sext8}  & \texttt{dest = (int8\_t)src1} \\
\texttt{000 01} & \texttt{sext16} & \texttt{dest = (int16\_t)src1} \\
\texttt{000 10} & \texttt{zext8}  & \texttt{dest = (uint8\_t)src1} \\
\texttt{000 11} & \texttt{zext16} & \texttt{dest = (uint16\_t)src1} \\
\midrule
\multicolumn{3}{c}{\textsf{\textbf{Bit Counting}}} \\
\cmidrule{1-3}
\texttt{001 00} & \texttt{clz} & count leading zeros \\
\texttt{001 01} & \texttt{ctz} & count trailing zeros \\
\texttt{001 10} & \texttt{pop} & count ones \\
\texttt{001 11} & \texttt{par} & compute parity \\
\midrule
\multicolumn{3}{c}{\textsf{\textbf{Sub-Word Memory Loads}}} \\
\cmidrule{1-3}
\texttt{010 00} & \texttt{msext8}  & \texttt{dest = (int8\_t)(r31 \ashr{} 8*(src1 \& 3))} \\
\texttt{010 01} & \texttt{msext16} & \texttt{dest = (int16\_t)(r31 \ashr{} 8*(src1 \& 2))} \\
\texttt{010 10} & \texttt{mzext8}  & \texttt{dest = (uint8\_t)(r31 \ashr{} 8*(src1 \& 3))} \\
\texttt{010 11} & \texttt{mzext16} & \texttt{dest = (uint16\_t)(r31 \ashr{} 8*(src1 \& 2))} \\
\bottomrule  
\end{tabular}

\subsection{Compare Operations}
\label{sec:cmp}

\begin{tabular}{cll}
\toprule
Op & Name & Semantics \\
\midrule
\texttt{000} & \texttt{eq} & \texttt{dest = (src1 == src2)} \\
\texttt{001} & \texttt{ne} & \texttt{dest = (src1 != src2)} \\
\texttt{010} & \texttt{lt} & \texttt{dest = (src1 < src2)} \\
\texttt{011} & \texttt{ge} & \texttt{dest = (src1 >= src2)} \\
\texttt{100} & \texttt{le} & \texttt{dest = (src1 <= src2)} \\
\texttt{101} & \texttt{gt} & \texttt{dest = (src1 > src2)} \\
\bottomrule  
\end{tabular}

\subsection{Bit Test}
\label{sec:btest}

\begin{tabular}{cll}
\toprule
Op & Semantics \\
\midrule
\texttt{---0} & \texttt{dest = (src1 \& (1 \shl{} src)) != 0)} \\
\texttt{---1} & \texttt{dest = (src1 \& (1 \shl{} src)) == 0)} \\
\bottomrule  
\end{tabular}

\subsection{Flag Combination Operations}
\label{sec:comb}

\begin{tabular}{cll}
\toprule
Op & Name & Semantics \\
\midrule
\texttt{00} & \texttt{and} & \texttt{d = (i1 \textasciicircum{} s1) \& (i2 \textasciicircum{} s2)} \\
\texttt{01} & \texttt{or} & \texttt{d = (i1 \textasciicircum{} s1) | (i2 \textasciicircum{} s2)} \\
\texttt{10} & \texttt{xor} & \texttt{d = (i1 \textasciicircum{} s1) \textasciicircum{} (i2 \textasciicircum{} s2)} \\
\bottomrule  
\end{tabular}

\subsection{Branch Zero Operations}
\label{sec:brz}

\begin{tabular}{cll}
\toprule
Op & Name & Semantics \\
\midrule
\texttt{000} & \texttt{eq} & \texttt{if (src == 0) pc = pc+offset} \\
\texttt{001} & \texttt{ne} & \texttt{if (src != 0) pc = pc+offset} \\
\texttt{010} & \texttt{lt} & \texttt{if (src < 0) \ pc = pc+offset} \\
\texttt{011} & \texttt{ge} & \texttt{if (src >= 0) pc = pc+offset} \\
\texttt{100} & \texttt{le} & \texttt{if (src <= 0) pc = pc+offset} \\
\texttt{101} & \texttt{gt} & \texttt{if (src > 0) \ pc = pc+offset} \\
\bottomrule  
\end{tabular}

\subsection{Jump Operations}
\label{sec:jop}

\begin{tabular}{cll}
\toprule
Src2 & Name & Semantics \\
\midrule
\texttt{000 00} & \texttt{jmp} & \texttt{pc = src1} \\
\texttt{000 01} & \texttt{call} & \texttt{\$rb = \$ba, \$ro = pc, \$ba = src1, pc = 0} \\
\texttt{000 10} & \texttt{ret} & \texttt{\$ba = \$rb, pc = \$ro} \\
\bottomrule  
\end{tabular}

\subsection{Floating-Point Operations}
\label{sec:fop}

\begin{tabular}{ccll}
\toprule
Op & Src2 & Name & Semantics \\
\midrule
\texttt{0000} & - & \texttt{fadd} & \texttt{dest = src1 + src2}, single \\
\texttt{0001} & - & \texttt{fsub} & \texttt{dest = src1 - src2}, single \\
\texttt{0010} & - & \texttt{fmul} & \texttt{dest = src1 * src2}, single \\
\texttt{0011} & - & \texttt{fmac} & \texttt{dest += src1 * src2}, single \\
\texttt{0100} & - & \texttt{dadd} & \texttt{dest = src1 + src2}, double \\
\texttt{0101} & - & \texttt{dsub} & \texttt{dest = src1 - src2}, double \\
\texttt{0110} & - & \texttt{dmul} & \texttt{dest = src1 * src2}, double \\
\texttt{0111} & - & \texttt{dmac} & \texttt{dest += src1 * src2}, double \\
\texttt{1000} & - & \texttt{fcmp} & comparison, single $\rightarrow$ int32\_t (see Section~\ref{sec:fcmp}) \\
\texttt{1001} & - & \texttt{dcmp} & comparison, double $\rightarrow$ int32\_t (see Section~\ref{sec:fcmp}) \\
\texttt{1010} & - & \texttt{?} & \\
\texttt{1011} & - & \texttt{?} & \\
\texttt{1100} & - & \texttt{?} & \\
\texttt{1101} & - & \texttt{?} & \\
\texttt{1110} & - & \texttt{?} & \\
\texttt{1111} & \texttt{0000} & \texttt{fmov} & \texttt{dest = src1}, single \\
\texttt{1111} & \texttt{0001} & \texttt{fneg} & \texttt{dest = -src1}, single \\
\texttt{1111} & \texttt{0010} & \texttt{fabs} & \texttt{dest = abs(src1)}, single \\
\texttt{1111} & \texttt{0011} & \texttt{fzero} & \texttt{dest = 0.0}, single \\
\texttt{1111} & \texttt{0100} & \texttt{dmov} & \texttt{dest = src1}, double \\
\texttt{1111} & \texttt{0101} & \texttt{dneg} & \texttt{dest = -src1}, double \\
\texttt{1111} & \texttt{0110} & \texttt{dabs} & \texttt{dest = abs(src1)}, double \\
\texttt{1111} & \texttt{0111} & \texttt{dzero} & \texttt{dest = 0.0}, double \\
\texttt{1111} & \texttt{1000} & \texttt{rnd} & \texttt{dest = (float)src1}, double $\rightarrow$ single \\
\texttt{1111} & \texttt{1001} & \texttt{ext} & \texttt{dest = (double)src1}, single $\rightarrow$ double \\
\texttt{1111} & \texttt{1010} & \texttt{si2sf} & \texttt{dest = (float)src1}, int32\_t $\rightarrow$ single \\
\texttt{1111} & \texttt{1011} & \texttt{si2df} & \texttt{dest = (double)src1}, int32\_t $\rightarrow$ double \\
\texttt{1111} & \texttt{1100} & \texttt{sf2si} & \texttt{dest = (int)src1}, single $\rightarrow$ int32\_t \\
\texttt{1111} & \texttt{1101} & \texttt{df2si} & \texttt{dest = (int)src1}, double $\rightarrow$ int32\_t \\
\bottomrule
\end{tabular}

\subsubsection{Floating-Point Comparison}
\label{sec:fcmp}

\begin{tabular}{rl}
\toprule
Result Bit & Semantics \\
\midrule
0 & \texttt{src1 == src2 \&\& !unord(src1, src2)} \\
1 & \texttt{src1 != src2 \&\& !unord(src1, src2)} \\
2 & \texttt{src1 <\ \ src2 \&\& !unord(src1, src2)} \\
3 & \texttt{src1 <= src2 \&\& !unord(src1, src2)} \\
4 & \texttt{src1 >\ \ src2 \&\& !unord(src1, src2)} \\
5 & \texttt{src1 >= src2 \&\& !unord(src1, src2)} \\
6 & \texttt{!unord(src1, src2)} \\
7 & \texttt{\ unord(src1, src2)} \\
8 & \texttt{src1 == src2 || unord(src1, src2)} \\
9 & \texttt{src1 != src2 || unord(src1, src2)} \\
10 & \texttt{src1 <\ \  src2 || unord(src1, src2)} \\
11 & \texttt{src1 <= src2 || unord(src1, src2)} \\
12 & \texttt{src1 >\ \  src2 || unord(src1, src2)} \\
13 & \texttt{src1 >= src2 || unord(src1, src2)} \\
\bottomrule
\end{tabular}

\section{Notes}

\begin{itemize}
\item Stores to the stack are write-back, stores to other caches are
  write-through. Stores do not pull data into the caches (no write allocation).
\item Support for floating-point operations is optional.
\item Branches use a delay-slot if bit \texttt{d} is set, and do not use a delay slot if it is cleared
\item Loading from \texttt{\$mul} registers adds \texttt{src2} to the value.
\end{itemize}

\end{document}
