Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: A:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b391d65e278b47f8af94ae6d6f35dbef --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serial_in_parallel_out_load_enable_behavior_tb_behav xil_defaultlib.serial_in_parallel_out_load_enable_behavior_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.serial_in_parallel_out_load_enab...
Compiling module xil_defaultlib.serial_in_parallel_out_load_enab...
Compiling module xil_defaultlib.glbl
Built simulation snapshot serial_in_parallel_out_load_enable_behavior_tb_behav
