<stg><name>makeThirdPatch</name>


<trans_list>

<trans id="1841" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2003" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln663" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2004" from="6" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln663" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2005" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2006" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2007" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2008" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2009" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2010" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2011" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2012" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2013" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2014" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2015" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2016" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2017" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2018" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2019" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2052" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln668" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="22" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln668" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2058" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2066" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln673" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="38" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln673" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2114" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln678" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="54" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln678" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2275" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="83" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="83" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2427" from="83" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="83" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="92" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2417" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2421" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="103" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2429" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2431" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2432" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2433" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2434" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2435" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2436" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2437" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2438" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2439" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2440" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln796" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2441" from="115" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln796" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2442" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %complementary_apexZ0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %complementary_apexZ0

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_read"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %z_top_max_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top_max

]]></Node>
<StgValue><ssdm name="z_top_max_read"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %z_top_min_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %z_top_min

]]></Node>
<StgValue><ssdm name="z_top_min_read"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %lastPatchIndex_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lastPatchIndex

]]></Node>
<StgValue><ssdm name="lastPatchIndex_read"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %patches_parameters_0_addr = getelementptr i64 %patches_parameters_0, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %patches_parameters_0_addr_9 = getelementptr i64 %patches_parameters_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_9"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %patches_parameters_0_addr_10 = getelementptr i64 %patches_parameters_0, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_10"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %patches_parameters_0_addr_11 = getelementptr i64 %patches_parameters_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_0_addr_11"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %patches_parameters_1_addr = getelementptr i64 %patches_parameters_1, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %patches_parameters_1_addr_9 = getelementptr i64 %patches_parameters_1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_9"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %patches_parameters_1_addr_10 = getelementptr i64 %patches_parameters_1, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_10"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %patches_parameters_1_addr_11 = getelementptr i64 %patches_parameters_1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_1_addr_11"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %patches_parameters_2_addr = getelementptr i64 %patches_parameters_2, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %patches_parameters_2_addr_9 = getelementptr i64 %patches_parameters_2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_9"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %patches_parameters_2_addr_10 = getelementptr i64 %patches_parameters_2, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_10"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %patches_parameters_2_addr_11 = getelementptr i64 %patches_parameters_2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_2_addr_11"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %patches_parameters_3_addr = getelementptr i64 %patches_parameters_3, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %patches_parameters_3_addr_9 = getelementptr i64 %patches_parameters_3, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_9"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %patches_parameters_3_addr_10 = getelementptr i64 %patches_parameters_3, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_10"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %patches_parameters_3_addr_11 = getelementptr i64 %patches_parameters_3, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_3_addr_11"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %patches_parameters_4_addr = getelementptr i64 %patches_parameters_4, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %patches_parameters_4_addr_9 = getelementptr i64 %patches_parameters_4, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_9"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %patches_parameters_4_addr_10 = getelementptr i64 %patches_parameters_4, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_10"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %patches_parameters_4_addr_11 = getelementptr i64 %patches_parameters_4, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_4_addr_11"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %patches_parameters_5_addr = getelementptr i64 %patches_parameters_5, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %patches_parameters_5_addr_9 = getelementptr i64 %patches_parameters_5, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_9"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %patches_parameters_5_addr_10 = getelementptr i64 %patches_parameters_5, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_10"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %patches_parameters_5_addr_11 = getelementptr i64 %patches_parameters_5, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_5_addr_11"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %patches_parameters_6_addr = getelementptr i64 %patches_parameters_6, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %patches_parameters_6_addr_9 = getelementptr i64 %patches_parameters_6, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_9"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32 %patches_parameters_6_addr_10 = getelementptr i64 %patches_parameters_6, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_10"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %patches_parameters_6_addr_11 = getelementptr i64 %patches_parameters_6, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_6_addr_11"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %patches_parameters_7_addr = getelementptr i64 %patches_parameters_7, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %patches_parameters_7_addr_9 = getelementptr i64 %patches_parameters_7, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_9"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %patches_parameters_7_addr_10 = getelementptr i64 %patches_parameters_7, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_10"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37 %patches_parameters_7_addr_11 = getelementptr i64 %patches_parameters_7, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_7_addr_11"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38 %patches_parameters_8_addr = getelementptr i64 %patches_parameters_8, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %patches_parameters_8_addr_9 = getelementptr i64 %patches_parameters_8, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_9"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40 %patches_parameters_8_addr_10 = getelementptr i64 %patches_parameters_8, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_10"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41 %patches_parameters_8_addr_11 = getelementptr i64 %patches_parameters_8, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_8_addr_11"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %patches_parameters_9_addr = getelementptr i64 %patches_parameters_9, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43 %patches_parameters_9_addr_9 = getelementptr i64 %patches_parameters_9, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_9"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44 %patches_parameters_9_addr_10 = getelementptr i64 %patches_parameters_9, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_10"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %patches_parameters_9_addr_11 = getelementptr i64 %patches_parameters_9, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_9_addr_11"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46 %patches_parameters_10_addr = getelementptr i64 %patches_parameters_10, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47 %patches_parameters_10_addr_9 = getelementptr i64 %patches_parameters_10, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_9"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %patches_parameters_10_addr_10 = getelementptr i64 %patches_parameters_10, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_10"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49 %patches_parameters_10_addr_11 = getelementptr i64 %patches_parameters_10, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_10_addr_11"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50 %patches_parameters_11_addr = getelementptr i64 %patches_parameters_11, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %patches_parameters_11_addr_9 = getelementptr i64 %patches_parameters_11, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_9"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %patches_parameters_11_addr_10 = getelementptr i64 %patches_parameters_11, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_10"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53 %patches_parameters_11_addr_11 = getelementptr i64 %patches_parameters_11, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_11_addr_11"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %patches_parameters_12_addr = getelementptr i64 %patches_parameters_12, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %patches_parameters_12_addr_9 = getelementptr i64 %patches_parameters_12, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_9"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56 %patches_parameters_12_addr_10 = getelementptr i64 %patches_parameters_12, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_10"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %patches_parameters_12_addr_11 = getelementptr i64 %patches_parameters_12, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_12_addr_11"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %patches_parameters_13_addr = getelementptr i64 %patches_parameters_13, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59 %patches_parameters_13_addr_9 = getelementptr i64 %patches_parameters_13, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_9"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %patches_parameters_13_addr_10 = getelementptr i64 %patches_parameters_13, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_10"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %patches_parameters_13_addr_11 = getelementptr i64 %patches_parameters_13, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_13_addr_11"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62 %patches_parameters_14_addr = getelementptr i64 %patches_parameters_14, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %patches_parameters_14_addr_9 = getelementptr i64 %patches_parameters_14, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_9"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64 %patches_parameters_14_addr_10 = getelementptr i64 %patches_parameters_14, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_10"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65 %patches_parameters_14_addr_11 = getelementptr i64 %patches_parameters_14, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_14_addr_11"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %patches_parameters_15_addr = getelementptr i64 %patches_parameters_15, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67 %patches_parameters_15_addr_9 = getelementptr i64 %patches_parameters_15, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_9"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68 %patches_parameters_15_addr_10 = getelementptr i64 %patches_parameters_15, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_10"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69 %patches_parameters_15_addr_11 = getelementptr i64 %patches_parameters_15, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_15_addr_11"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70 %patches_parameters_16_addr = getelementptr i64 %patches_parameters_16, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71 %patches_parameters_16_addr_9 = getelementptr i64 %patches_parameters_16, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_9"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72 %patches_parameters_16_addr_10 = getelementptr i64 %patches_parameters_16, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_10"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73 %patches_parameters_16_addr_11 = getelementptr i64 %patches_parameters_16, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_16_addr_11"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74 %patches_parameters_17_addr = getelementptr i64 %patches_parameters_17, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75 %patches_parameters_17_addr_9 = getelementptr i64 %patches_parameters_17, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_9"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76 %patches_parameters_17_addr_10 = getelementptr i64 %patches_parameters_17, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_10"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77 %patches_parameters_17_addr_11 = getelementptr i64 %patches_parameters_17, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_17_addr_11"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78 %patches_parameters_18_addr = getelementptr i64 %patches_parameters_18, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79 %patches_parameters_18_addr_9 = getelementptr i64 %patches_parameters_18, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_9"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80 %patches_parameters_18_addr_10 = getelementptr i64 %patches_parameters_18, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_10"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81 %patches_parameters_18_addr_11 = getelementptr i64 %patches_parameters_18, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_18_addr_11"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82 %patches_parameters_19_addr = getelementptr i64 %patches_parameters_19, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83 %patches_parameters_19_addr_9 = getelementptr i64 %patches_parameters_19, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_9"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84 %patches_parameters_19_addr_10 = getelementptr i64 %patches_parameters_19, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_10"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85 %patches_parameters_19_addr_11 = getelementptr i64 %patches_parameters_19, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_19_addr_11"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86 %patches_parameters_20_addr = getelementptr i64 %patches_parameters_20, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87 %patches_parameters_20_addr_9 = getelementptr i64 %patches_parameters_20, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_9"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88 %patches_parameters_20_addr_10 = getelementptr i64 %patches_parameters_20, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_10"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89 %patches_parameters_20_addr_11 = getelementptr i64 %patches_parameters_20, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_20_addr_11"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90 %patches_parameters_21_addr = getelementptr i64 %patches_parameters_21, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91 %patches_parameters_21_addr_9 = getelementptr i64 %patches_parameters_21, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_9"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92 %patches_parameters_21_addr_10 = getelementptr i64 %patches_parameters_21, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_10"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93 %patches_parameters_21_addr_11 = getelementptr i64 %patches_parameters_21, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_21_addr_11"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94 %patches_parameters_22_addr = getelementptr i64 %patches_parameters_22, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95 %patches_parameters_22_addr_9 = getelementptr i64 %patches_parameters_22, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_9"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96 %patches_parameters_22_addr_10 = getelementptr i64 %patches_parameters_22, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_10"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97 %patches_parameters_22_addr_11 = getelementptr i64 %patches_parameters_22, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_22_addr_11"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98 %patches_parameters_23_addr = getelementptr i64 %patches_parameters_23, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99 %patches_parameters_23_addr_9 = getelementptr i64 %patches_parameters_23, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_9"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100 %patches_parameters_23_addr_10 = getelementptr i64 %patches_parameters_23, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_10"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101 %patches_parameters_23_addr_11 = getelementptr i64 %patches_parameters_23, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_23_addr_11"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102 %patches_parameters_24_addr = getelementptr i64 %patches_parameters_24, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103 %patches_parameters_24_addr_9 = getelementptr i64 %patches_parameters_24, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_9"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104 %patches_parameters_24_addr_10 = getelementptr i64 %patches_parameters_24, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_10"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105 %patches_parameters_24_addr_11 = getelementptr i64 %patches_parameters_24, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_24_addr_11"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106 %patches_parameters_25_addr = getelementptr i64 %patches_parameters_25, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107 %patches_parameters_25_addr_9 = getelementptr i64 %patches_parameters_25, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_9"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108 %patches_parameters_25_addr_10 = getelementptr i64 %patches_parameters_25, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_10"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109 %patches_parameters_25_addr_11 = getelementptr i64 %patches_parameters_25, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_25_addr_11"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110 %patches_parameters_26_addr = getelementptr i64 %patches_parameters_26, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111 %patches_parameters_26_addr_9 = getelementptr i64 %patches_parameters_26, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_9"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112 %patches_parameters_26_addr_10 = getelementptr i64 %patches_parameters_26, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_10"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113 %patches_parameters_26_addr_11 = getelementptr i64 %patches_parameters_26, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_26_addr_11"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114 %patches_parameters_27_addr = getelementptr i64 %patches_parameters_27, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115 %patches_parameters_27_addr_9 = getelementptr i64 %patches_parameters_27, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_9"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116 %patches_parameters_27_addr_10 = getelementptr i64 %patches_parameters_27, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_10"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117 %patches_parameters_27_addr_11 = getelementptr i64 %patches_parameters_27, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_27_addr_11"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118 %patches_parameters_28_addr = getelementptr i64 %patches_parameters_28, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119 %patches_parameters_28_addr_9 = getelementptr i64 %patches_parameters_28, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_9"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120 %patches_parameters_28_addr_10 = getelementptr i64 %patches_parameters_28, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_10"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121 %patches_parameters_28_addr_11 = getelementptr i64 %patches_parameters_28, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_28_addr_11"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122 %patches_parameters_29_addr = getelementptr i64 %patches_parameters_29, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123 %patches_parameters_29_addr_9 = getelementptr i64 %patches_parameters_29, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_9"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124 %patches_parameters_29_addr_10 = getelementptr i64 %patches_parameters_29, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_10"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125 %patches_parameters_29_addr_11 = getelementptr i64 %patches_parameters_29, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_29_addr_11"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126 %patches_parameters_30_addr = getelementptr i64 %patches_parameters_30, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127 %patches_parameters_30_addr_9 = getelementptr i64 %patches_parameters_30, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_9"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128 %patches_parameters_30_addr_10 = getelementptr i64 %patches_parameters_30, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_10"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129 %patches_parameters_30_addr_11 = getelementptr i64 %patches_parameters_30, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_30_addr_11"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130 %patches_parameters_31_addr = getelementptr i64 %patches_parameters_31, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131 %patches_parameters_31_addr_9 = getelementptr i64 %patches_parameters_31, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_9"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132 %patches_parameters_31_addr_10 = getelementptr i64 %patches_parameters_31, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_10"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133 %patches_parameters_31_addr_11 = getelementptr i64 %patches_parameters_31, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="patches_parameters_31_addr_11"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:134 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %GDarray, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:135 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:137 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:138 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:139 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:140 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:141 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:143 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:144 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:145 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:146 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:147 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:148 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:149 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:150 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:151 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:152 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:153 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:155 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:156 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:157 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:158 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:159 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:160 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:161 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:162 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:163 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:164 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:165 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:166 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:167 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:168 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:169 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:170 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:171 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_3, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:172 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:173 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_5, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:174 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_6, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:175 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_7, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:176 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_8, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:177 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:178 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_10, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:179 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_11, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:180 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_12, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:181 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:182 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_14, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:183 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_15, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:184 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_16, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:185 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_17, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:186 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_18, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:187 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_19, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:188 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_20, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:189 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_21, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:190 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_22, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:191 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_23, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:192 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_24, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:193 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_25, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:194 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_26, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:195 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_27, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:196 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_28, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:197 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_29, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:198 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_30, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:199 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_parameters_31, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
:200 %switch_ln659 = switch i32 %lastPatchIndex_read, void %arrayidx2.case.0, i32 31, void %arrayidx2.case.311061, i32 1, void %arrayidx2.case.110, i32 2, void %arrayidx2.case.245, i32 3, void %arrayidx2.case.380, i32 4, void %arrayidx2.case.4115, i32 5, void %arrayidx2.case.5150, i32 6, void %arrayidx2.case.6185, i32 7, void %arrayidx2.case.7220, i32 8, void %arrayidx2.case.8255, i32 9, void %arrayidx2.case.9290, i32 10, void %arrayidx2.case.10325, i32 11, void %arrayidx2.case.11360, i32 12, void %arrayidx2.case.12395, i32 13, void %arrayidx2.case.13430, i32 14, void %arrayidx2.case.14465, i32 15, void %arrayidx2.case.15500, i32 16, void %arrayidx2.case.16535, i32 17, void %arrayidx2.case.17570, i32 18, void %arrayidx2.case.18605, i32 19, void %arrayidx2.case.19640, i32 20, void %arrayidx2.case.20675, i32 21, void %arrayidx2.case.21710, i32 22, void %arrayidx2.case.22745, i32 23, void %arrayidx2.case.23780, i32 24, void %arrayidx2.case.24815, i32 25, void %arrayidx2.case.25850, i32 26, void %arrayidx2.case.26885, i32 27, void %arrayidx2.case.27920, i32 28, void %arrayidx2.case.28956, i32 29, void %arrayidx2.case.29991, i32 30, void %arrayidx2.case.301026

]]></Node>
<StgValue><ssdm name="switch_ln659"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.301026:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.29991:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.28956:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.27920:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.26885:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.25850:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.24815:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.23780:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.22745:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.21710:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.20675:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.19640:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.18605:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.17570:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.16535:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.15500:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.14465:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.13430:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.12395:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.11360:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.10325:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.9290:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.8255:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.7220:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.6185:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.5150:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.4115:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.380:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.245:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.110:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.311061:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.0:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="351" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.301026:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.301026:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.29991:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.29991:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.28956:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.28956:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.27920:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.27920:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.26885:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.26885:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.25850:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.25850:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.24815:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.24815:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.23780:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.23780:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.22745:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.22745:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.21710:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.21710:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.20675:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.20675:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.19640:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.19640:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.18605:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.18605:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.17570:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.17570:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.16535:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.16535:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.15500:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.15500:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.14465:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.14465:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.13430:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.13430:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.12395:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.12395:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.11360:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.11360:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.10325:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.10325:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.9290:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.9290:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.8255:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.8255:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.7220:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.7220:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.6185:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.6185:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.5150:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.5150:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.4115:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.4115:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.380:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.380:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.245:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.245:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.110:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.110:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.311061:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.311061:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25">
<![CDATA[
arrayidx2.case.0:0 %call_ln659 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln659"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2.case.0:1 %br_ln659 = br void %arrayidx.exit

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
arrayidx.exit:0 %switch_ln660 = switch i32 %lastPatchIndex_read, void %arrayidx117.case.0, i32 32, void %arrayidx117.case.31, i32 2, void %arrayidx117.case.1, i32 3, void %arrayidx117.case.2, i32 4, void %arrayidx117.case.3, i32 5, void %arrayidx117.case.4, i32 6, void %arrayidx117.case.5, i32 7, void %arrayidx117.case.6, i32 8, void %arrayidx117.case.7, i32 9, void %arrayidx117.case.8, i32 10, void %arrayidx117.case.9, i32 11, void %arrayidx117.case.10, i32 12, void %arrayidx117.case.11, i32 13, void %arrayidx117.case.12, i32 14, void %arrayidx117.case.13, i32 15, void %arrayidx117.case.14, i32 16, void %arrayidx117.case.15, i32 17, void %arrayidx117.case.16, i32 18, void %arrayidx117.case.17, i32 19, void %arrayidx117.case.18, i32 20, void %arrayidx117.case.19, i32 21, void %arrayidx117.case.20, i32 22, void %arrayidx117.case.21, i32 23, void %arrayidx117.case.22, i32 24, void %arrayidx117.case.23, i32 25, void %arrayidx117.case.24, i32 26, void %arrayidx117.case.25, i32 27, void %arrayidx117.case.26, i32 28, void %arrayidx117.case.27, i32 29, void %arrayidx117.case.28, i32 30, void %arrayidx117.case.29, i32 31, void %arrayidx117.case.30

]]></Node>
<StgValue><ssdm name="switch_ln660"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="416" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.30:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.29:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.28:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.27:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.26:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.25:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.24:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.23:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.22:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.21:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.20:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.19:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.18:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.17:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.16:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.15:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.14:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.13:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.12:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.11:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.10:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.9:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.8:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.7:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.6:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.5:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.4:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.3:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.2:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.1:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.31:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx117.case.0:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="448" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.30:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.29:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.28:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.27:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.26:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.25:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.24:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.23:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.22:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.21:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.20:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.19:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.18:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.17:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.16:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.15:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.14:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.13:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.12:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.11:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.10:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.9:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.8:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.7:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.6:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.5:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.4:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.3:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.2:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.1:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0">
<![CDATA[
arrayidx117.case.31:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0">
<![CDATA[
arrayidx117.case.0:0 %call_ln660 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln660"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="480" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.30:1 %patches_parameters_30_load = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.29:1 %patches_parameters_29_load = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.28:1 %patches_parameters_28_load = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.27:1 %patches_parameters_27_load = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.26:1 %patches_parameters_26_load = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.25:1 %patches_parameters_25_load = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.24:1 %patches_parameters_24_load = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.23:1 %patches_parameters_23_load = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.22:1 %patches_parameters_22_load = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.21:1 %patches_parameters_21_load = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.20:1 %patches_parameters_20_load = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.19:1 %patches_parameters_19_load = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.18:1 %patches_parameters_18_load = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.17:1 %patches_parameters_17_load = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.16:1 %patches_parameters_16_load = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.15:1 %patches_parameters_15_load = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.14:1 %patches_parameters_14_load = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.13:1 %patches_parameters_13_load = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.12:1 %patches_parameters_12_load = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.11:1 %patches_parameters_11_load = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.10:1 %patches_parameters_10_load = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.9:1 %patches_parameters_9_load = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.8:1 %patches_parameters_8_load = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.7:1 %patches_parameters_7_load = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.6:1 %patches_parameters_6_load = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.5:1 %patches_parameters_5_load = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.4:1 %patches_parameters_4_load = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.3:1 %patches_parameters_3_load = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.2:1 %patches_parameters_2_load = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.1:1 %patches_parameters_1_load = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.31:1 %patches_parameters_31_load = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.0:1 %patches_parameters_0_load = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="512" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.30:1 %patches_parameters_30_load = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.30:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.29:1 %patches_parameters_29_load = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.29:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.28:1 %patches_parameters_28_load = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.28:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.27:1 %patches_parameters_27_load = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.27:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.26:1 %patches_parameters_26_load = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.26:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.25:1 %patches_parameters_25_load = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.25:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.24:1 %patches_parameters_24_load = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.24:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.23:1 %patches_parameters_23_load = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.23:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.22:1 %patches_parameters_22_load = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.22:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.21:1 %patches_parameters_21_load = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.21:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.20:1 %patches_parameters_20_load = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.20:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.19:1 %patches_parameters_19_load = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.19:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.18:1 %patches_parameters_18_load = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.18:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.17:1 %patches_parameters_17_load = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.17:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.16:1 %patches_parameters_16_load = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.16:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.15:1 %patches_parameters_15_load = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.15:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.14:1 %patches_parameters_14_load = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.14:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.13:1 %patches_parameters_13_load = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.13:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.12:1 %patches_parameters_12_load = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.12:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.11:1 %patches_parameters_11_load = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.11:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.10:1 %patches_parameters_10_load = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.10:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.9:1 %patches_parameters_9_load = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.9:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.8:1 %patches_parameters_8_load = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.8:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.7:1 %patches_parameters_7_load = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.7:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.6:1 %patches_parameters_6_load = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.6:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.5:1 %patches_parameters_5_load = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.5:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.4:1 %patches_parameters_4_load = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.4:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.3:1 %patches_parameters_3_load = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.3:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.2:1 %patches_parameters_2_load = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.2:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.1:1 %patches_parameters_1_load = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.1:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.31:1 %patches_parameters_31_load = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.31:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx117.case.0:1 %patches_parameters_0_load = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0">
<![CDATA[
arrayidx117.case.0:2 %br_ln662 = br void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="br_ln662"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx117.exit:0 %original_topR_jL = phi i64 %patches_parameters_0_load, void %arrayidx117.case.0, i64 %patches_parameters_1_load, void %arrayidx117.case.1, i64 %patches_parameters_2_load, void %arrayidx117.case.2, i64 %patches_parameters_3_load, void %arrayidx117.case.3, i64 %patches_parameters_4_load, void %arrayidx117.case.4, i64 %patches_parameters_5_load, void %arrayidx117.case.5, i64 %patches_parameters_6_load, void %arrayidx117.case.6, i64 %patches_parameters_7_load, void %arrayidx117.case.7, i64 %patches_parameters_8_load, void %arrayidx117.case.8, i64 %patches_parameters_9_load, void %arrayidx117.case.9, i64 %patches_parameters_10_load, void %arrayidx117.case.10, i64 %patches_parameters_11_load, void %arrayidx117.case.11, i64 %patches_parameters_12_load, void %arrayidx117.case.12, i64 %patches_parameters_13_load, void %arrayidx117.case.13, i64 %patches_parameters_14_load, void %arrayidx117.case.14, i64 %patches_parameters_15_load, void %arrayidx117.case.15, i64 %patches_parameters_16_load, void %arrayidx117.case.16, i64 %patches_parameters_17_load, void %arrayidx117.case.17, i64 %patches_parameters_18_load, void %arrayidx117.case.18, i64 %patches_parameters_19_load, void %arrayidx117.case.19, i64 %patches_parameters_20_load, void %arrayidx117.case.20, i64 %patches_parameters_21_load, void %arrayidx117.case.21, i64 %patches_parameters_22_load, void %arrayidx117.case.22, i64 %patches_parameters_23_load, void %arrayidx117.case.23, i64 %patches_parameters_24_load, void %arrayidx117.case.24, i64 %patches_parameters_25_load, void %arrayidx117.case.25, i64 %patches_parameters_26_load, void %arrayidx117.case.26, i64 %patches_parameters_27_load, void %arrayidx117.case.27, i64 %patches_parameters_28_load, void %arrayidx117.case.28, i64 %patches_parameters_29_load, void %arrayidx117.case.29, i64 %patches_parameters_30_load, void %arrayidx117.case.30, i64 %patches_parameters_31_load, void %arrayidx117.case.31

]]></Node>
<StgValue><ssdm name="original_topR_jL"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx117.exit:1 %icmp_ln663 = icmp_sgt  i64 %original_topR_jL, i64 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln663"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx117.exit:2 %icmp_ln663_1 = icmp_slt  i64 %original_topR_jL, i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln663_1"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx117.exit:3 %and_ln663 = and i1 %icmp_ln663, i1 %icmp_ln663_1

]]></Node>
<StgValue><ssdm name="and_ln663"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx117.exit:4 %br_ln663 = br i1 %and_ln663, void %arrayidx117.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln663"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="581" st_id="7" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="582" st_id="8" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="583" st_id="9" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="584" st_id="10" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="585" st_id="11" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="586" st_id="12" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="587" st_id="13" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="588" st_id="14" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="589" st_id="15" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="590" st_id="16" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="591" st_id="17" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="592" st_id="18" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jL, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="593" st_id="19" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc = sitodp i64 %p_x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="594" st_id="20" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc = sitodp i64 %p_x_assign

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="595" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="596" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_s = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="597" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368 = zext i63 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="598" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521 = bitcast i64 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="599" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_115 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="600" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="601" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs10 = icmp_ne  i11 %tmp_115, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs10"/></StgValue>
</operation>

<operation id="602" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs11 = icmp_eq  i52 %empty, i52 0

]]></Node>
<StgValue><ssdm name="notrhs11"/></StgValue>
</operation>

<operation id="603" st_id="20" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_116 = fcmp_olt  i64 %bitcast_ln521, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="604" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_82 = or i1 %notrhs11, i1 %notlhs10

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="605" st_id="21" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_116 = fcmp_olt  i64 %bitcast_ln521, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="606" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_83 = and i1 %empty_82, i1 %tmp_116

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="607" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_84 = xor i1 %empty_83, i1 1

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="608" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln663" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %arrayidx117.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="609" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx117.exit._crit_edge:0 %empty_85 = phi i1 %empty_84, void, i1 1, void %arrayidx117.exit

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="610" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
arrayidx117.exit._crit_edge:1 %switch_ln666 = switch i32 %lastPatchIndex_read, void %arrayidx1910.case.0, i32 32, void %arrayidx1910.case.31, i32 2, void %arrayidx1910.case.1, i32 3, void %arrayidx1910.case.2, i32 4, void %arrayidx1910.case.3, i32 5, void %arrayidx1910.case.4, i32 6, void %arrayidx1910.case.5, i32 7, void %arrayidx1910.case.6, i32 8, void %arrayidx1910.case.7, i32 9, void %arrayidx1910.case.8, i32 10, void %arrayidx1910.case.9, i32 11, void %arrayidx1910.case.10, i32 12, void %arrayidx1910.case.11, i32 13, void %arrayidx1910.case.12, i32 14, void %arrayidx1910.case.13, i32 15, void %arrayidx1910.case.14, i32 16, void %arrayidx1910.case.15, i32 17, void %arrayidx1910.case.16, i32 18, void %arrayidx1910.case.17, i32 19, void %arrayidx1910.case.18, i32 20, void %arrayidx1910.case.19, i32 21, void %arrayidx1910.case.20, i32 22, void %arrayidx1910.case.21, i32 23, void %arrayidx1910.case.22, i32 24, void %arrayidx1910.case.23, i32 25, void %arrayidx1910.case.24, i32 26, void %arrayidx1910.case.25, i32 27, void %arrayidx1910.case.26, i32 28, void %arrayidx1910.case.27, i32 29, void %arrayidx1910.case.28, i32 30, void %arrayidx1910.case.29, i32 31, void %arrayidx1910.case.30

]]></Node>
<StgValue><ssdm name="switch_ln666"/></StgValue>
</operation>

<operation id="611" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.30:0 %patches_parameters_30_load_15 = load i7 %patches_parameters_30_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_15"/></StgValue>
</operation>

<operation id="612" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.29:0 %patches_parameters_29_load_15 = load i7 %patches_parameters_29_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_15"/></StgValue>
</operation>

<operation id="613" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.28:0 %patches_parameters_28_load_15 = load i7 %patches_parameters_28_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_15"/></StgValue>
</operation>

<operation id="614" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.27:0 %patches_parameters_27_load_15 = load i7 %patches_parameters_27_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_15"/></StgValue>
</operation>

<operation id="615" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.26:0 %patches_parameters_26_load_15 = load i7 %patches_parameters_26_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_15"/></StgValue>
</operation>

<operation id="616" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.25:0 %patches_parameters_25_load_15 = load i7 %patches_parameters_25_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_15"/></StgValue>
</operation>

<operation id="617" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.24:0 %patches_parameters_24_load_15 = load i7 %patches_parameters_24_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_15"/></StgValue>
</operation>

<operation id="618" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.23:0 %patches_parameters_23_load_15 = load i7 %patches_parameters_23_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_15"/></StgValue>
</operation>

<operation id="619" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.22:0 %patches_parameters_22_load_15 = load i7 %patches_parameters_22_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_15"/></StgValue>
</operation>

<operation id="620" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.21:0 %patches_parameters_21_load_15 = load i7 %patches_parameters_21_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_15"/></StgValue>
</operation>

<operation id="621" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.20:0 %patches_parameters_20_load_15 = load i7 %patches_parameters_20_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_15"/></StgValue>
</operation>

<operation id="622" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.19:0 %patches_parameters_19_load_15 = load i7 %patches_parameters_19_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_15"/></StgValue>
</operation>

<operation id="623" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.18:0 %patches_parameters_18_load_15 = load i7 %patches_parameters_18_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_15"/></StgValue>
</operation>

<operation id="624" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.17:0 %patches_parameters_17_load_15 = load i7 %patches_parameters_17_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_15"/></StgValue>
</operation>

<operation id="625" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.16:0 %patches_parameters_16_load_15 = load i7 %patches_parameters_16_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_15"/></StgValue>
</operation>

<operation id="626" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.15:0 %patches_parameters_15_load_15 = load i7 %patches_parameters_15_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_15"/></StgValue>
</operation>

<operation id="627" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.14:0 %patches_parameters_14_load_15 = load i7 %patches_parameters_14_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_15"/></StgValue>
</operation>

<operation id="628" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.13:0 %patches_parameters_13_load_15 = load i7 %patches_parameters_13_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_15"/></StgValue>
</operation>

<operation id="629" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.12:0 %patches_parameters_12_load_15 = load i7 %patches_parameters_12_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_15"/></StgValue>
</operation>

<operation id="630" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.11:0 %patches_parameters_11_load_15 = load i7 %patches_parameters_11_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_15"/></StgValue>
</operation>

<operation id="631" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.10:0 %patches_parameters_10_load_15 = load i7 %patches_parameters_10_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_15"/></StgValue>
</operation>

<operation id="632" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.9:0 %patches_parameters_9_load_15 = load i7 %patches_parameters_9_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_15"/></StgValue>
</operation>

<operation id="633" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.8:0 %patches_parameters_8_load_15 = load i7 %patches_parameters_8_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_15"/></StgValue>
</operation>

<operation id="634" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.7:0 %patches_parameters_7_load_15 = load i7 %patches_parameters_7_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_15"/></StgValue>
</operation>

<operation id="635" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.6:0 %patches_parameters_6_load_15 = load i7 %patches_parameters_6_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_15"/></StgValue>
</operation>

<operation id="636" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.5:0 %patches_parameters_5_load_15 = load i7 %patches_parameters_5_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_15"/></StgValue>
</operation>

<operation id="637" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.4:0 %patches_parameters_4_load_15 = load i7 %patches_parameters_4_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_15"/></StgValue>
</operation>

<operation id="638" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.3:0 %patches_parameters_3_load_15 = load i7 %patches_parameters_3_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_15"/></StgValue>
</operation>

<operation id="639" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.2:0 %patches_parameters_2_load_15 = load i7 %patches_parameters_2_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_15"/></StgValue>
</operation>

<operation id="640" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.1:0 %patches_parameters_1_load_15 = load i7 %patches_parameters_1_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_15"/></StgValue>
</operation>

<operation id="641" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.31:0 %patches_parameters_31_load_14 = load i7 %patches_parameters_31_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_14"/></StgValue>
</operation>

<operation id="642" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1910.case.0:0 %patches_parameters_0_load_15 = load i7 %patches_parameters_0_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_15"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="643" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.30:0 %patches_parameters_30_load_15 = load i7 %patches_parameters_30_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_15"/></StgValue>
</operation>

<operation id="644" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.30:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="645" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.29:0 %patches_parameters_29_load_15 = load i7 %patches_parameters_29_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_15"/></StgValue>
</operation>

<operation id="646" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.29:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="647" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.28:0 %patches_parameters_28_load_15 = load i7 %patches_parameters_28_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_15"/></StgValue>
</operation>

<operation id="648" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.28:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="649" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.27:0 %patches_parameters_27_load_15 = load i7 %patches_parameters_27_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_15"/></StgValue>
</operation>

<operation id="650" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.27:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="651" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.26:0 %patches_parameters_26_load_15 = load i7 %patches_parameters_26_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_15"/></StgValue>
</operation>

<operation id="652" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.26:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="653" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.25:0 %patches_parameters_25_load_15 = load i7 %patches_parameters_25_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_15"/></StgValue>
</operation>

<operation id="654" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.25:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="655" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.24:0 %patches_parameters_24_load_15 = load i7 %patches_parameters_24_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_15"/></StgValue>
</operation>

<operation id="656" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.24:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="657" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.23:0 %patches_parameters_23_load_15 = load i7 %patches_parameters_23_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_15"/></StgValue>
</operation>

<operation id="658" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.23:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="659" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.22:0 %patches_parameters_22_load_15 = load i7 %patches_parameters_22_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_15"/></StgValue>
</operation>

<operation id="660" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.22:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="661" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.21:0 %patches_parameters_21_load_15 = load i7 %patches_parameters_21_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_15"/></StgValue>
</operation>

<operation id="662" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.21:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="663" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.20:0 %patches_parameters_20_load_15 = load i7 %patches_parameters_20_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_15"/></StgValue>
</operation>

<operation id="664" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.20:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="665" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.19:0 %patches_parameters_19_load_15 = load i7 %patches_parameters_19_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_15"/></StgValue>
</operation>

<operation id="666" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.19:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="667" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.18:0 %patches_parameters_18_load_15 = load i7 %patches_parameters_18_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_15"/></StgValue>
</operation>

<operation id="668" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.18:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="669" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.17:0 %patches_parameters_17_load_15 = load i7 %patches_parameters_17_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_15"/></StgValue>
</operation>

<operation id="670" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.17:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="671" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.16:0 %patches_parameters_16_load_15 = load i7 %patches_parameters_16_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_15"/></StgValue>
</operation>

<operation id="672" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.16:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="673" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.15:0 %patches_parameters_15_load_15 = load i7 %patches_parameters_15_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_15"/></StgValue>
</operation>

<operation id="674" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.15:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="675" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.14:0 %patches_parameters_14_load_15 = load i7 %patches_parameters_14_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_15"/></StgValue>
</operation>

<operation id="676" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.14:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="677" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.13:0 %patches_parameters_13_load_15 = load i7 %patches_parameters_13_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_15"/></StgValue>
</operation>

<operation id="678" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.13:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="679" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.12:0 %patches_parameters_12_load_15 = load i7 %patches_parameters_12_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_15"/></StgValue>
</operation>

<operation id="680" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.12:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="681" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.11:0 %patches_parameters_11_load_15 = load i7 %patches_parameters_11_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_15"/></StgValue>
</operation>

<operation id="682" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.11:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="683" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.10:0 %patches_parameters_10_load_15 = load i7 %patches_parameters_10_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_15"/></StgValue>
</operation>

<operation id="684" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.10:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="685" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.9:0 %patches_parameters_9_load_15 = load i7 %patches_parameters_9_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_15"/></StgValue>
</operation>

<operation id="686" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.9:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="687" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.8:0 %patches_parameters_8_load_15 = load i7 %patches_parameters_8_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_15"/></StgValue>
</operation>

<operation id="688" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.8:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="689" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.7:0 %patches_parameters_7_load_15 = load i7 %patches_parameters_7_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_15"/></StgValue>
</operation>

<operation id="690" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.7:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="691" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.6:0 %patches_parameters_6_load_15 = load i7 %patches_parameters_6_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_15"/></StgValue>
</operation>

<operation id="692" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.6:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="693" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.5:0 %patches_parameters_5_load_15 = load i7 %patches_parameters_5_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_15"/></StgValue>
</operation>

<operation id="694" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.5:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="695" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.4:0 %patches_parameters_4_load_15 = load i7 %patches_parameters_4_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_15"/></StgValue>
</operation>

<operation id="696" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.4:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="697" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.3:0 %patches_parameters_3_load_15 = load i7 %patches_parameters_3_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_15"/></StgValue>
</operation>

<operation id="698" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.3:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="699" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.2:0 %patches_parameters_2_load_15 = load i7 %patches_parameters_2_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_15"/></StgValue>
</operation>

<operation id="700" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.2:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="701" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.1:0 %patches_parameters_1_load_15 = load i7 %patches_parameters_1_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_15"/></StgValue>
</operation>

<operation id="702" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.1:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="703" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx1910.case.31:0 %patches_parameters_31_load_14 = load i7 %patches_parameters_31_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_14"/></StgValue>
</operation>

<operation id="704" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.31:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="705" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1910.case.0:0 %patches_parameters_0_load_15 = load i7 %patches_parameters_0_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_15"/></StgValue>
</operation>

<operation id="706" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1910.case.0:1 %br_ln666 = br void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="707" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx1910.exit:0 %original_topL_jL = phi i64 %patches_parameters_0_load_15, void %arrayidx1910.case.0, i64 %patches_parameters_1_load_15, void %arrayidx1910.case.1, i64 %patches_parameters_2_load_15, void %arrayidx1910.case.2, i64 %patches_parameters_3_load_15, void %arrayidx1910.case.3, i64 %patches_parameters_4_load_15, void %arrayidx1910.case.4, i64 %patches_parameters_5_load_15, void %arrayidx1910.case.5, i64 %patches_parameters_6_load_15, void %arrayidx1910.case.6, i64 %patches_parameters_7_load_15, void %arrayidx1910.case.7, i64 %patches_parameters_8_load_15, void %arrayidx1910.case.8, i64 %patches_parameters_9_load_15, void %arrayidx1910.case.9, i64 %patches_parameters_10_load_15, void %arrayidx1910.case.10, i64 %patches_parameters_11_load_15, void %arrayidx1910.case.11, i64 %patches_parameters_12_load_15, void %arrayidx1910.case.12, i64 %patches_parameters_13_load_15, void %arrayidx1910.case.13, i64 %patches_parameters_14_load_15, void %arrayidx1910.case.14, i64 %patches_parameters_15_load_15, void %arrayidx1910.case.15, i64 %patches_parameters_16_load_15, void %arrayidx1910.case.16, i64 %patches_parameters_17_load_15, void %arrayidx1910.case.17, i64 %patches_parameters_18_load_15, void %arrayidx1910.case.18, i64 %patches_parameters_19_load_15, void %arrayidx1910.case.19, i64 %patches_parameters_20_load_15, void %arrayidx1910.case.20, i64 %patches_parameters_21_load_15, void %arrayidx1910.case.21, i64 %patches_parameters_22_load_15, void %arrayidx1910.case.22, i64 %patches_parameters_23_load_15, void %arrayidx1910.case.23, i64 %patches_parameters_24_load_15, void %arrayidx1910.case.24, i64 %patches_parameters_25_load_15, void %arrayidx1910.case.25, i64 %patches_parameters_26_load_15, void %arrayidx1910.case.26, i64 %patches_parameters_27_load_15, void %arrayidx1910.case.27, i64 %patches_parameters_28_load_15, void %arrayidx1910.case.28, i64 %patches_parameters_29_load_15, void %arrayidx1910.case.29, i64 %patches_parameters_30_load_15, void %arrayidx1910.case.30, i64 %patches_parameters_31_load_14, void %arrayidx1910.case.31

]]></Node>
<StgValue><ssdm name="original_topL_jL"/></StgValue>
</operation>

<operation id="708" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1910.exit:1 %icmp_ln668 = icmp_sgt  i64 %original_topL_jL, i64 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln668"/></StgValue>
</operation>

<operation id="709" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1910.exit:2 %sub_ln668 = sub i64 %original_topL_jL, i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sub_ln668"/></StgValue>
</operation>

<operation id="710" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx1910.exit:3 %icmp_ln668_1 = icmp_slt  i64 %sub_ln668, i64 18446744073709551516

]]></Node>
<StgValue><ssdm name="icmp_ln668_1"/></StgValue>
</operation>

<operation id="711" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx1910.exit:4 %and_ln668 = and i1 %icmp_ln668, i1 %icmp_ln668_1

]]></Node>
<StgValue><ssdm name="and_ln668"/></StgValue>
</operation>

<operation id="712" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx1910.exit:5 %br_ln668 = br i1 %and_ln668, void %arrayidx1910.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln668"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="713" st_id="23" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="714" st_id="24" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="715" st_id="25" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="716" st_id="26" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="717" st_id="27" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="718" st_id="28" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="719" st_id="29" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="720" st_id="30" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="721" st_id="31" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="722" st_id="32" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="723" st_id="33" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="724" st_id="34" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_4 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topL_jL, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="725" st_id="35" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_6 = sitodp i64 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="dc_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="726" st_id="36" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_6 = sitodp i64 %p_x_assign_4

]]></Node>
<StgValue><ssdm name="dc_6"/></StgValue>
</operation>

<operation id="727" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V_7 = bitcast i64 %dc_6

]]></Node>
<StgValue><ssdm name="data_V_7"/></StgValue>
</operation>

<operation id="728" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_6 = trunc i64 %data_V_7

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="729" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368_3 = zext i63 %p_Result_6

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="730" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521_3 = bitcast i64 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="bitcast_ln521_3"/></StgValue>
</operation>

<operation id="731" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_118 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="732" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty_86 = trunc i64 %data_V_7

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="733" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs8 = icmp_ne  i11 %tmp_118, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs8"/></StgValue>
</operation>

<operation id="734" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs9 = icmp_eq  i52 %empty_86, i52 0

]]></Node>
<StgValue><ssdm name="notrhs9"/></StgValue>
</operation>

<operation id="735" st_id="36" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_119 = fcmp_olt  i64 %bitcast_ln521_3, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="736" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_87 = or i1 %notrhs9, i1 %notlhs8

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="737" st_id="37" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_119 = fcmp_olt  i64 %bitcast_ln521_3, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="738" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_88 = and i1 %empty_87, i1 %tmp_119

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="739" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_89 = xor i1 %empty_88, i1 1

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="740" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln668" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %arrayidx1910.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="741" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx1910.exit._crit_edge:0 %empty_90 = phi i1 %empty_89, void, i1 1, void %arrayidx1910.exit

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="742" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
arrayidx1910.exit._crit_edge:1 %switch_ln671 = switch i32 %lastPatchIndex_read, void %arrayidx3013.case.0, i32 31, void %arrayidx3013.case.31, i32 1, void %arrayidx3013.case.1, i32 2, void %arrayidx3013.case.2, i32 3, void %arrayidx3013.case.3, i32 4, void %arrayidx3013.case.4, i32 5, void %arrayidx3013.case.5, i32 6, void %arrayidx3013.case.6, i32 7, void %arrayidx3013.case.7, i32 8, void %arrayidx3013.case.8, i32 9, void %arrayidx3013.case.9, i32 10, void %arrayidx3013.case.10, i32 11, void %arrayidx3013.case.11, i32 12, void %arrayidx3013.case.12, i32 13, void %arrayidx3013.case.13, i32 14, void %arrayidx3013.case.14, i32 15, void %arrayidx3013.case.15, i32 16, void %arrayidx3013.case.16, i32 17, void %arrayidx3013.case.17, i32 18, void %arrayidx3013.case.18, i32 19, void %arrayidx3013.case.19, i32 20, void %arrayidx3013.case.20, i32 21, void %arrayidx3013.case.21, i32 22, void %arrayidx3013.case.22, i32 23, void %arrayidx3013.case.23, i32 24, void %arrayidx3013.case.24, i32 25, void %arrayidx3013.case.25, i32 26, void %arrayidx3013.case.26, i32 27, void %arrayidx3013.case.27, i32 28, void %arrayidx3013.case.28, i32 29, void %arrayidx3013.case.29, i32 30, void %arrayidx3013.case.30

]]></Node>
<StgValue><ssdm name="switch_ln671"/></StgValue>
</operation>

<operation id="743" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.30:0 %patches_parameters_30_load_16 = load i7 %patches_parameters_30_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_16"/></StgValue>
</operation>

<operation id="744" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.29:0 %patches_parameters_29_load_16 = load i7 %patches_parameters_29_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_16"/></StgValue>
</operation>

<operation id="745" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.28:0 %patches_parameters_28_load_16 = load i7 %patches_parameters_28_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_16"/></StgValue>
</operation>

<operation id="746" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.27:0 %patches_parameters_27_load_16 = load i7 %patches_parameters_27_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_16"/></StgValue>
</operation>

<operation id="747" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.26:0 %patches_parameters_26_load_16 = load i7 %patches_parameters_26_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_16"/></StgValue>
</operation>

<operation id="748" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.25:0 %patches_parameters_25_load_16 = load i7 %patches_parameters_25_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_16"/></StgValue>
</operation>

<operation id="749" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.24:0 %patches_parameters_24_load_16 = load i7 %patches_parameters_24_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_16"/></StgValue>
</operation>

<operation id="750" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.23:0 %patches_parameters_23_load_16 = load i7 %patches_parameters_23_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_16"/></StgValue>
</operation>

<operation id="751" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.22:0 %patches_parameters_22_load_16 = load i7 %patches_parameters_22_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_16"/></StgValue>
</operation>

<operation id="752" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.21:0 %patches_parameters_21_load_16 = load i7 %patches_parameters_21_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_16"/></StgValue>
</operation>

<operation id="753" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.20:0 %patches_parameters_20_load_16 = load i7 %patches_parameters_20_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_16"/></StgValue>
</operation>

<operation id="754" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.19:0 %patches_parameters_19_load_16 = load i7 %patches_parameters_19_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_16"/></StgValue>
</operation>

<operation id="755" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.18:0 %patches_parameters_18_load_16 = load i7 %patches_parameters_18_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_16"/></StgValue>
</operation>

<operation id="756" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.17:0 %patches_parameters_17_load_16 = load i7 %patches_parameters_17_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_16"/></StgValue>
</operation>

<operation id="757" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.16:0 %patches_parameters_16_load_16 = load i7 %patches_parameters_16_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_16"/></StgValue>
</operation>

<operation id="758" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.15:0 %patches_parameters_15_load_16 = load i7 %patches_parameters_15_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_16"/></StgValue>
</operation>

<operation id="759" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.14:0 %patches_parameters_14_load_16 = load i7 %patches_parameters_14_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_16"/></StgValue>
</operation>

<operation id="760" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.13:0 %patches_parameters_13_load_16 = load i7 %patches_parameters_13_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_16"/></StgValue>
</operation>

<operation id="761" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.12:0 %patches_parameters_12_load_16 = load i7 %patches_parameters_12_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_16"/></StgValue>
</operation>

<operation id="762" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.11:0 %patches_parameters_11_load_16 = load i7 %patches_parameters_11_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_16"/></StgValue>
</operation>

<operation id="763" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.10:0 %patches_parameters_10_load_16 = load i7 %patches_parameters_10_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_16"/></StgValue>
</operation>

<operation id="764" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.9:0 %patches_parameters_9_load_16 = load i7 %patches_parameters_9_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_16"/></StgValue>
</operation>

<operation id="765" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.8:0 %patches_parameters_8_load_16 = load i7 %patches_parameters_8_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_16"/></StgValue>
</operation>

<operation id="766" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.7:0 %patches_parameters_7_load_16 = load i7 %patches_parameters_7_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_16"/></StgValue>
</operation>

<operation id="767" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.6:0 %patches_parameters_6_load_16 = load i7 %patches_parameters_6_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_16"/></StgValue>
</operation>

<operation id="768" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.5:0 %patches_parameters_5_load_16 = load i7 %patches_parameters_5_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_16"/></StgValue>
</operation>

<operation id="769" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.4:0 %patches_parameters_4_load_16 = load i7 %patches_parameters_4_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_16"/></StgValue>
</operation>

<operation id="770" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.3:0 %patches_parameters_3_load_16 = load i7 %patches_parameters_3_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_16"/></StgValue>
</operation>

<operation id="771" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.2:0 %patches_parameters_2_load_16 = load i7 %patches_parameters_2_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_16"/></StgValue>
</operation>

<operation id="772" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.1:0 %patches_parameters_1_load_16 = load i7 %patches_parameters_1_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_16"/></StgValue>
</operation>

<operation id="773" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.31:0 %patches_parameters_31_load_15 = load i7 %patches_parameters_31_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_15"/></StgValue>
</operation>

<operation id="774" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx3013.case.0:0 %patches_parameters_0_load_16 = load i7 %patches_parameters_0_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_16"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="775" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.30:0 %patches_parameters_30_load_16 = load i7 %patches_parameters_30_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_16"/></StgValue>
</operation>

<operation id="776" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.30:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="777" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.29:0 %patches_parameters_29_load_16 = load i7 %patches_parameters_29_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_16"/></StgValue>
</operation>

<operation id="778" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.29:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="779" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.28:0 %patches_parameters_28_load_16 = load i7 %patches_parameters_28_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_16"/></StgValue>
</operation>

<operation id="780" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.28:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="781" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.27:0 %patches_parameters_27_load_16 = load i7 %patches_parameters_27_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_16"/></StgValue>
</operation>

<operation id="782" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.27:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="783" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.26:0 %patches_parameters_26_load_16 = load i7 %patches_parameters_26_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_16"/></StgValue>
</operation>

<operation id="784" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.26:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="785" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.25:0 %patches_parameters_25_load_16 = load i7 %patches_parameters_25_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_16"/></StgValue>
</operation>

<operation id="786" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.25:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="787" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.24:0 %patches_parameters_24_load_16 = load i7 %patches_parameters_24_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_16"/></StgValue>
</operation>

<operation id="788" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.24:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="789" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.23:0 %patches_parameters_23_load_16 = load i7 %patches_parameters_23_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_16"/></StgValue>
</operation>

<operation id="790" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.23:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="791" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.22:0 %patches_parameters_22_load_16 = load i7 %patches_parameters_22_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_16"/></StgValue>
</operation>

<operation id="792" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.22:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="793" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.21:0 %patches_parameters_21_load_16 = load i7 %patches_parameters_21_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_16"/></StgValue>
</operation>

<operation id="794" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.21:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="795" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.20:0 %patches_parameters_20_load_16 = load i7 %patches_parameters_20_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_16"/></StgValue>
</operation>

<operation id="796" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.20:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="797" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.19:0 %patches_parameters_19_load_16 = load i7 %patches_parameters_19_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_16"/></StgValue>
</operation>

<operation id="798" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.19:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="799" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.18:0 %patches_parameters_18_load_16 = load i7 %patches_parameters_18_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_16"/></StgValue>
</operation>

<operation id="800" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.18:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="801" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.17:0 %patches_parameters_17_load_16 = load i7 %patches_parameters_17_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_16"/></StgValue>
</operation>

<operation id="802" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.17:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="803" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.16:0 %patches_parameters_16_load_16 = load i7 %patches_parameters_16_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_16"/></StgValue>
</operation>

<operation id="804" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.16:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="805" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.15:0 %patches_parameters_15_load_16 = load i7 %patches_parameters_15_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_16"/></StgValue>
</operation>

<operation id="806" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.15:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="807" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.14:0 %patches_parameters_14_load_16 = load i7 %patches_parameters_14_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_16"/></StgValue>
</operation>

<operation id="808" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.14:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="809" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.13:0 %patches_parameters_13_load_16 = load i7 %patches_parameters_13_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_16"/></StgValue>
</operation>

<operation id="810" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.13:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="811" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.12:0 %patches_parameters_12_load_16 = load i7 %patches_parameters_12_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_16"/></StgValue>
</operation>

<operation id="812" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.12:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="813" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.11:0 %patches_parameters_11_load_16 = load i7 %patches_parameters_11_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_16"/></StgValue>
</operation>

<operation id="814" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.11:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="815" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.10:0 %patches_parameters_10_load_16 = load i7 %patches_parameters_10_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_16"/></StgValue>
</operation>

<operation id="816" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.10:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="817" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.9:0 %patches_parameters_9_load_16 = load i7 %patches_parameters_9_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_16"/></StgValue>
</operation>

<operation id="818" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.9:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="819" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.8:0 %patches_parameters_8_load_16 = load i7 %patches_parameters_8_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_16"/></StgValue>
</operation>

<operation id="820" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.8:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="821" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.7:0 %patches_parameters_7_load_16 = load i7 %patches_parameters_7_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_16"/></StgValue>
</operation>

<operation id="822" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.7:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="823" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.6:0 %patches_parameters_6_load_16 = load i7 %patches_parameters_6_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_16"/></StgValue>
</operation>

<operation id="824" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.6:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="825" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.5:0 %patches_parameters_5_load_16 = load i7 %patches_parameters_5_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_16"/></StgValue>
</operation>

<operation id="826" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.5:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="827" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.4:0 %patches_parameters_4_load_16 = load i7 %patches_parameters_4_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_16"/></StgValue>
</operation>

<operation id="828" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.4:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="829" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.3:0 %patches_parameters_3_load_16 = load i7 %patches_parameters_3_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_16"/></StgValue>
</operation>

<operation id="830" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.3:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="831" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.2:0 %patches_parameters_2_load_16 = load i7 %patches_parameters_2_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_16"/></StgValue>
</operation>

<operation id="832" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.2:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="833" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.1:0 %patches_parameters_1_load_16 = load i7 %patches_parameters_1_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_16"/></StgValue>
</operation>

<operation id="834" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.1:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="835" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx3013.case.31:0 %patches_parameters_31_load_15 = load i7 %patches_parameters_31_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_15"/></StgValue>
</operation>

<operation id="836" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.31:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="837" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx3013.case.0:0 %patches_parameters_0_load_16 = load i7 %patches_parameters_0_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_16"/></StgValue>
</operation>

<operation id="838" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3013.case.0:1 %br_ln671 = br void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="br_ln671"/></StgValue>
</operation>

<operation id="839" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx3013.exit:0 %complementary_topR_jR = phi i64 %patches_parameters_0_load_16, void %arrayidx3013.case.0, i64 %patches_parameters_1_load_16, void %arrayidx3013.case.1, i64 %patches_parameters_2_load_16, void %arrayidx3013.case.2, i64 %patches_parameters_3_load_16, void %arrayidx3013.case.3, i64 %patches_parameters_4_load_16, void %arrayidx3013.case.4, i64 %patches_parameters_5_load_16, void %arrayidx3013.case.5, i64 %patches_parameters_6_load_16, void %arrayidx3013.case.6, i64 %patches_parameters_7_load_16, void %arrayidx3013.case.7, i64 %patches_parameters_8_load_16, void %arrayidx3013.case.8, i64 %patches_parameters_9_load_16, void %arrayidx3013.case.9, i64 %patches_parameters_10_load_16, void %arrayidx3013.case.10, i64 %patches_parameters_11_load_16, void %arrayidx3013.case.11, i64 %patches_parameters_12_load_16, void %arrayidx3013.case.12, i64 %patches_parameters_13_load_16, void %arrayidx3013.case.13, i64 %patches_parameters_14_load_16, void %arrayidx3013.case.14, i64 %patches_parameters_15_load_16, void %arrayidx3013.case.15, i64 %patches_parameters_16_load_16, void %arrayidx3013.case.16, i64 %patches_parameters_17_load_16, void %arrayidx3013.case.17, i64 %patches_parameters_18_load_16, void %arrayidx3013.case.18, i64 %patches_parameters_19_load_16, void %arrayidx3013.case.19, i64 %patches_parameters_20_load_16, void %arrayidx3013.case.20, i64 %patches_parameters_21_load_16, void %arrayidx3013.case.21, i64 %patches_parameters_22_load_16, void %arrayidx3013.case.22, i64 %patches_parameters_23_load_16, void %arrayidx3013.case.23, i64 %patches_parameters_24_load_16, void %arrayidx3013.case.24, i64 %patches_parameters_25_load_16, void %arrayidx3013.case.25, i64 %patches_parameters_26_load_16, void %arrayidx3013.case.26, i64 %patches_parameters_27_load_16, void %arrayidx3013.case.27, i64 %patches_parameters_28_load_16, void %arrayidx3013.case.28, i64 %patches_parameters_29_load_16, void %arrayidx3013.case.29, i64 %patches_parameters_30_load_16, void %arrayidx3013.case.30, i64 %patches_parameters_31_load_15, void %arrayidx3013.case.31

]]></Node>
<StgValue><ssdm name="complementary_topR_jR"/></StgValue>
</operation>

<operation id="840" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx3013.exit:1 %sub_ln673 = sub i64 %complementary_topR_jR, i64 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="sub_ln673"/></StgValue>
</operation>

<operation id="841" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx3013.exit:2 %icmp_ln673 = icmp_sgt  i64 %sub_ln673, i64 50

]]></Node>
<StgValue><ssdm name="icmp_ln673"/></StgValue>
</operation>

<operation id="842" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx3013.exit:3 %icmp_ln673_1 = icmp_slt  i64 %complementary_topR_jR, i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln673_1"/></StgValue>
</operation>

<operation id="843" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx3013.exit:4 %and_ln673 = and i1 %icmp_ln673, i1 %icmp_ln673_1

]]></Node>
<StgValue><ssdm name="and_ln673"/></StgValue>
</operation>

<operation id="844" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx3013.exit:5 %br_ln673 = br i1 %and_ln673, void %arrayidx3013.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln673"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="845" st_id="39" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="846" st_id="40" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="847" st_id="41" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="848" st_id="42" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="849" st_id="43" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="850" st_id="44" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="851" st_id="45" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="852" st_id="46" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="853" st_id="47" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="854" st_id="48" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="855" st_id="49" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="856" st_id="50" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_5 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topR_jR, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="857" st_id="51" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_7 = sitodp i64 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="dc_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="858" st_id="52" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_7 = sitodp i64 %p_x_assign_5

]]></Node>
<StgValue><ssdm name="dc_7"/></StgValue>
</operation>

<operation id="859" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V_8 = bitcast i64 %dc_7

]]></Node>
<StgValue><ssdm name="data_V_8"/></StgValue>
</operation>

<operation id="860" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_7 = trunc i64 %data_V_8

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="861" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368_4 = zext i63 %p_Result_7

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="862" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521_4 = bitcast i64 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="bitcast_ln521_4"/></StgValue>
</operation>

<operation id="863" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_120 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="864" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty_91 = trunc i64 %data_V_8

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="865" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs6 = icmp_ne  i11 %tmp_120, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs6"/></StgValue>
</operation>

<operation id="866" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs7 = icmp_eq  i52 %empty_91, i52 0

]]></Node>
<StgValue><ssdm name="notrhs7"/></StgValue>
</operation>

<operation id="867" st_id="52" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_121 = fcmp_olt  i64 %bitcast_ln521_4, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="868" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln673" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_92 = or i1 %notrhs7, i1 %notlhs6

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="869" st_id="53" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln673" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_121 = fcmp_olt  i64 %bitcast_ln521_4, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="870" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln673" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_93 = and i1 %empty_92, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="871" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln673" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_94 = xor i1 %empty_93, i1 1

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="872" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln673" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %arrayidx3013.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="873" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx3013.exit._crit_edge:0 %empty_95 = phi i1 %empty_94, void, i1 1, void %arrayidx3013.exit

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="874" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
arrayidx3013.exit._crit_edge:1 %switch_ln676 = switch i32 %lastPatchIndex_read, void %arrayidx4116.case.0, i32 31, void %arrayidx4116.case.31, i32 1, void %arrayidx4116.case.1, i32 2, void %arrayidx4116.case.2, i32 3, void %arrayidx4116.case.3, i32 4, void %arrayidx4116.case.4, i32 5, void %arrayidx4116.case.5, i32 6, void %arrayidx4116.case.6, i32 7, void %arrayidx4116.case.7, i32 8, void %arrayidx4116.case.8, i32 9, void %arrayidx4116.case.9, i32 10, void %arrayidx4116.case.10, i32 11, void %arrayidx4116.case.11, i32 12, void %arrayidx4116.case.12, i32 13, void %arrayidx4116.case.13, i32 14, void %arrayidx4116.case.14, i32 15, void %arrayidx4116.case.15, i32 16, void %arrayidx4116.case.16, i32 17, void %arrayidx4116.case.17, i32 18, void %arrayidx4116.case.18, i32 19, void %arrayidx4116.case.19, i32 20, void %arrayidx4116.case.20, i32 21, void %arrayidx4116.case.21, i32 22, void %arrayidx4116.case.22, i32 23, void %arrayidx4116.case.23, i32 24, void %arrayidx4116.case.24, i32 25, void %arrayidx4116.case.25, i32 26, void %arrayidx4116.case.26, i32 27, void %arrayidx4116.case.27, i32 28, void %arrayidx4116.case.28, i32 29, void %arrayidx4116.case.29, i32 30, void %arrayidx4116.case.30

]]></Node>
<StgValue><ssdm name="switch_ln676"/></StgValue>
</operation>

<operation id="875" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.30:0 %patches_parameters_30_load_17 = load i7 %patches_parameters_30_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_17"/></StgValue>
</operation>

<operation id="876" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.29:0 %patches_parameters_29_load_17 = load i7 %patches_parameters_29_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_17"/></StgValue>
</operation>

<operation id="877" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.28:0 %patches_parameters_28_load_17 = load i7 %patches_parameters_28_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_17"/></StgValue>
</operation>

<operation id="878" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.27:0 %patches_parameters_27_load_17 = load i7 %patches_parameters_27_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_17"/></StgValue>
</operation>

<operation id="879" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.26:0 %patches_parameters_26_load_17 = load i7 %patches_parameters_26_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_17"/></StgValue>
</operation>

<operation id="880" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.25:0 %patches_parameters_25_load_17 = load i7 %patches_parameters_25_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_17"/></StgValue>
</operation>

<operation id="881" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.24:0 %patches_parameters_24_load_17 = load i7 %patches_parameters_24_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_17"/></StgValue>
</operation>

<operation id="882" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.23:0 %patches_parameters_23_load_17 = load i7 %patches_parameters_23_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_17"/></StgValue>
</operation>

<operation id="883" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.22:0 %patches_parameters_22_load_17 = load i7 %patches_parameters_22_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_17"/></StgValue>
</operation>

<operation id="884" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.21:0 %patches_parameters_21_load_17 = load i7 %patches_parameters_21_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_17"/></StgValue>
</operation>

<operation id="885" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.20:0 %patches_parameters_20_load_17 = load i7 %patches_parameters_20_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_17"/></StgValue>
</operation>

<operation id="886" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.19:0 %patches_parameters_19_load_17 = load i7 %patches_parameters_19_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_17"/></StgValue>
</operation>

<operation id="887" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.18:0 %patches_parameters_18_load_17 = load i7 %patches_parameters_18_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_17"/></StgValue>
</operation>

<operation id="888" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.17:0 %patches_parameters_17_load_17 = load i7 %patches_parameters_17_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_17"/></StgValue>
</operation>

<operation id="889" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.16:0 %patches_parameters_16_load_17 = load i7 %patches_parameters_16_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_17"/></StgValue>
</operation>

<operation id="890" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.15:0 %patches_parameters_15_load_17 = load i7 %patches_parameters_15_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_17"/></StgValue>
</operation>

<operation id="891" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.14:0 %patches_parameters_14_load_17 = load i7 %patches_parameters_14_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_17"/></StgValue>
</operation>

<operation id="892" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.13:0 %patches_parameters_13_load_17 = load i7 %patches_parameters_13_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_17"/></StgValue>
</operation>

<operation id="893" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.12:0 %patches_parameters_12_load_17 = load i7 %patches_parameters_12_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_17"/></StgValue>
</operation>

<operation id="894" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.11:0 %patches_parameters_11_load_17 = load i7 %patches_parameters_11_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_17"/></StgValue>
</operation>

<operation id="895" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.10:0 %patches_parameters_10_load_17 = load i7 %patches_parameters_10_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_17"/></StgValue>
</operation>

<operation id="896" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.9:0 %patches_parameters_9_load_17 = load i7 %patches_parameters_9_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_17"/></StgValue>
</operation>

<operation id="897" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.8:0 %patches_parameters_8_load_17 = load i7 %patches_parameters_8_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_17"/></StgValue>
</operation>

<operation id="898" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.7:0 %patches_parameters_7_load_17 = load i7 %patches_parameters_7_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_17"/></StgValue>
</operation>

<operation id="899" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.6:0 %patches_parameters_6_load_17 = load i7 %patches_parameters_6_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_17"/></StgValue>
</operation>

<operation id="900" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.5:0 %patches_parameters_5_load_17 = load i7 %patches_parameters_5_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_17"/></StgValue>
</operation>

<operation id="901" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.4:0 %patches_parameters_4_load_17 = load i7 %patches_parameters_4_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_17"/></StgValue>
</operation>

<operation id="902" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.3:0 %patches_parameters_3_load_17 = load i7 %patches_parameters_3_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_17"/></StgValue>
</operation>

<operation id="903" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.2:0 %patches_parameters_2_load_17 = load i7 %patches_parameters_2_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_17"/></StgValue>
</operation>

<operation id="904" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.1:0 %patches_parameters_1_load_17 = load i7 %patches_parameters_1_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_17"/></StgValue>
</operation>

<operation id="905" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.31:0 %patches_parameters_31_load_16 = load i7 %patches_parameters_31_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_16"/></StgValue>
</operation>

<operation id="906" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx4116.case.0:0 %patches_parameters_0_load_17 = load i7 %patches_parameters_0_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_17"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="907" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.30:0 %patches_parameters_30_load_17 = load i7 %patches_parameters_30_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_17"/></StgValue>
</operation>

<operation id="908" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.30:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="909" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.29:0 %patches_parameters_29_load_17 = load i7 %patches_parameters_29_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_17"/></StgValue>
</operation>

<operation id="910" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.29:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="911" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.28:0 %patches_parameters_28_load_17 = load i7 %patches_parameters_28_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_17"/></StgValue>
</operation>

<operation id="912" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.28:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="913" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.27:0 %patches_parameters_27_load_17 = load i7 %patches_parameters_27_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_17"/></StgValue>
</operation>

<operation id="914" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.27:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="915" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.26:0 %patches_parameters_26_load_17 = load i7 %patches_parameters_26_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_17"/></StgValue>
</operation>

<operation id="916" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.26:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="917" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.25:0 %patches_parameters_25_load_17 = load i7 %patches_parameters_25_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_17"/></StgValue>
</operation>

<operation id="918" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.25:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="919" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.24:0 %patches_parameters_24_load_17 = load i7 %patches_parameters_24_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_17"/></StgValue>
</operation>

<operation id="920" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.24:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="921" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.23:0 %patches_parameters_23_load_17 = load i7 %patches_parameters_23_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_17"/></StgValue>
</operation>

<operation id="922" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.23:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="923" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.22:0 %patches_parameters_22_load_17 = load i7 %patches_parameters_22_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_17"/></StgValue>
</operation>

<operation id="924" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.22:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="925" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.21:0 %patches_parameters_21_load_17 = load i7 %patches_parameters_21_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_17"/></StgValue>
</operation>

<operation id="926" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.21:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="927" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.20:0 %patches_parameters_20_load_17 = load i7 %patches_parameters_20_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_17"/></StgValue>
</operation>

<operation id="928" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.20:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="929" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.19:0 %patches_parameters_19_load_17 = load i7 %patches_parameters_19_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_17"/></StgValue>
</operation>

<operation id="930" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.19:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="931" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.18:0 %patches_parameters_18_load_17 = load i7 %patches_parameters_18_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_17"/></StgValue>
</operation>

<operation id="932" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.18:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="933" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.17:0 %patches_parameters_17_load_17 = load i7 %patches_parameters_17_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_17"/></StgValue>
</operation>

<operation id="934" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.17:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="935" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.16:0 %patches_parameters_16_load_17 = load i7 %patches_parameters_16_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_17"/></StgValue>
</operation>

<operation id="936" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.16:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="937" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.15:0 %patches_parameters_15_load_17 = load i7 %patches_parameters_15_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_17"/></StgValue>
</operation>

<operation id="938" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.15:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="939" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.14:0 %patches_parameters_14_load_17 = load i7 %patches_parameters_14_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_17"/></StgValue>
</operation>

<operation id="940" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.14:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="941" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.13:0 %patches_parameters_13_load_17 = load i7 %patches_parameters_13_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_17"/></StgValue>
</operation>

<operation id="942" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.13:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="943" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.12:0 %patches_parameters_12_load_17 = load i7 %patches_parameters_12_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_17"/></StgValue>
</operation>

<operation id="944" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.12:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="945" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.11:0 %patches_parameters_11_load_17 = load i7 %patches_parameters_11_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_17"/></StgValue>
</operation>

<operation id="946" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.11:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="947" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.10:0 %patches_parameters_10_load_17 = load i7 %patches_parameters_10_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_17"/></StgValue>
</operation>

<operation id="948" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.10:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="949" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.9:0 %patches_parameters_9_load_17 = load i7 %patches_parameters_9_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_17"/></StgValue>
</operation>

<operation id="950" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.9:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="951" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.8:0 %patches_parameters_8_load_17 = load i7 %patches_parameters_8_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_17"/></StgValue>
</operation>

<operation id="952" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.8:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="953" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.7:0 %patches_parameters_7_load_17 = load i7 %patches_parameters_7_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_17"/></StgValue>
</operation>

<operation id="954" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.7:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="955" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.6:0 %patches_parameters_6_load_17 = load i7 %patches_parameters_6_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_17"/></StgValue>
</operation>

<operation id="956" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.6:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="957" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.5:0 %patches_parameters_5_load_17 = load i7 %patches_parameters_5_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_17"/></StgValue>
</operation>

<operation id="958" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.5:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="959" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.4:0 %patches_parameters_4_load_17 = load i7 %patches_parameters_4_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_17"/></StgValue>
</operation>

<operation id="960" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.4:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="961" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.3:0 %patches_parameters_3_load_17 = load i7 %patches_parameters_3_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_17"/></StgValue>
</operation>

<operation id="962" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.3:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="963" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.2:0 %patches_parameters_2_load_17 = load i7 %patches_parameters_2_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_17"/></StgValue>
</operation>

<operation id="964" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.2:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="965" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.1:0 %patches_parameters_1_load_17 = load i7 %patches_parameters_1_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_17"/></StgValue>
</operation>

<operation id="966" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.1:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="967" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx4116.case.31:0 %patches_parameters_31_load_16 = load i7 %patches_parameters_31_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_16"/></StgValue>
</operation>

<operation id="968" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.31:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="969" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx4116.case.0:0 %patches_parameters_0_load_17 = load i7 %patches_parameters_0_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_17"/></StgValue>
</operation>

<operation id="970" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4116.case.0:1 %br_ln676 = br void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="br_ln676"/></StgValue>
</operation>

<operation id="971" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx4116.exit:0 %complementary_topL_jR = phi i64 %patches_parameters_0_load_17, void %arrayidx4116.case.0, i64 %patches_parameters_1_load_17, void %arrayidx4116.case.1, i64 %patches_parameters_2_load_17, void %arrayidx4116.case.2, i64 %patches_parameters_3_load_17, void %arrayidx4116.case.3, i64 %patches_parameters_4_load_17, void %arrayidx4116.case.4, i64 %patches_parameters_5_load_17, void %arrayidx4116.case.5, i64 %patches_parameters_6_load_17, void %arrayidx4116.case.6, i64 %patches_parameters_7_load_17, void %arrayidx4116.case.7, i64 %patches_parameters_8_load_17, void %arrayidx4116.case.8, i64 %patches_parameters_9_load_17, void %arrayidx4116.case.9, i64 %patches_parameters_10_load_17, void %arrayidx4116.case.10, i64 %patches_parameters_11_load_17, void %arrayidx4116.case.11, i64 %patches_parameters_12_load_17, void %arrayidx4116.case.12, i64 %patches_parameters_13_load_17, void %arrayidx4116.case.13, i64 %patches_parameters_14_load_17, void %arrayidx4116.case.14, i64 %patches_parameters_15_load_17, void %arrayidx4116.case.15, i64 %patches_parameters_16_load_17, void %arrayidx4116.case.16, i64 %patches_parameters_17_load_17, void %arrayidx4116.case.17, i64 %patches_parameters_18_load_17, void %arrayidx4116.case.18, i64 %patches_parameters_19_load_17, void %arrayidx4116.case.19, i64 %patches_parameters_20_load_17, void %arrayidx4116.case.20, i64 %patches_parameters_21_load_17, void %arrayidx4116.case.21, i64 %patches_parameters_22_load_17, void %arrayidx4116.case.22, i64 %patches_parameters_23_load_17, void %arrayidx4116.case.23, i64 %patches_parameters_24_load_17, void %arrayidx4116.case.24, i64 %patches_parameters_25_load_17, void %arrayidx4116.case.25, i64 %patches_parameters_26_load_17, void %arrayidx4116.case.26, i64 %patches_parameters_27_load_17, void %arrayidx4116.case.27, i64 %patches_parameters_28_load_17, void %arrayidx4116.case.28, i64 %patches_parameters_29_load_17, void %arrayidx4116.case.29, i64 %patches_parameters_30_load_17, void %arrayidx4116.case.30, i64 %patches_parameters_31_load_16, void %arrayidx4116.case.31

]]></Node>
<StgValue><ssdm name="complementary_topL_jR"/></StgValue>
</operation>

<operation id="972" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4116.exit:1 %icmp_ln678 = icmp_sgt  i64 %complementary_topL_jR, i64 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln678"/></StgValue>
</operation>

<operation id="973" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4116.exit:2 %sub_ln678 = sub i64 %complementary_topL_jR, i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sub_ln678"/></StgValue>
</operation>

<operation id="974" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4116.exit:3 %icmp_ln678_1 = icmp_slt  i64 %sub_ln678, i64 18446744073709551516

]]></Node>
<StgValue><ssdm name="icmp_ln678_1"/></StgValue>
</operation>

<operation id="975" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx4116.exit:4 %and_ln678 = and i1 %icmp_ln678, i1 %icmp_ln678_1

]]></Node>
<StgValue><ssdm name="and_ln678"/></StgValue>
</operation>

<operation id="976" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx4116.exit:5 %br_ln678 = br i1 %and_ln678, void %arrayidx4116.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln678"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="977" st_id="55" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="978" st_id="56" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="979" st_id="57" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="980" st_id="58" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="981" st_id="59" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="982" st_id="60" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="983" st_id="61" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="984" st_id="62" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="985" st_id="63" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="986" st_id="64" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="987" st_id="65" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="988" st_id="66" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %p_x_assign_6 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_topL_jR, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="p_x_assign_6"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="989" st_id="67" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_8 = sitodp i64 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="dc_8"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="990" st_id="68" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64">
<![CDATA[
:1 %dc_8 = sitodp i64 %p_x_assign_6

]]></Node>
<StgValue><ssdm name="dc_8"/></StgValue>
</operation>

<operation id="991" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V_9 = bitcast i64 %dc_8

]]></Node>
<StgValue><ssdm name="data_V_9"/></StgValue>
</operation>

<operation id="992" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_8 = trunc i64 %data_V_9

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="993" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368_5 = zext i63 %p_Result_8

]]></Node>
<StgValue><ssdm name="zext_ln368_5"/></StgValue>
</operation>

<operation id="994" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521_5 = bitcast i64 %zext_ln368_5

]]></Node>
<StgValue><ssdm name="bitcast_ln521_5"/></StgValue>
</operation>

<operation id="995" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_122 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="996" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty_96 = trunc i64 %data_V_9

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="997" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs = icmp_ne  i11 %tmp_122, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="998" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs = icmp_eq  i52 %empty_96, i52 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="999" st_id="68" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_123 = fcmp_olt  i64 %bitcast_ln521_5, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1000" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln678" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_97 = or i1 %notrhs, i1 %notlhs

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="1001" st_id="69" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln678" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_123 = fcmp_olt  i64 %bitcast_ln521_5, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1002" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln678" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_98 = and i1 %empty_97, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="1003" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln678" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_99 = xor i1 %empty_98, i1 1

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="1004" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln678" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %arrayidx4116.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1005" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
arrayidx4116.exit._crit_edge:0 %empty_100 = phi i1 %empty_99, void, i1 1, void %arrayidx4116.exit

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="1006" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4116.exit._crit_edge:1 %horizontalShiftTop = sub i64 %original_topR_jL, i64 %complementary_topR_jR

]]></Node>
<StgValue><ssdm name="horizontalShiftTop"/></StgValue>
</operation>

<operation id="1007" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx4116.exit._crit_edge:2 %horizontalShiftBottom = sub i64 %original_topL_jL, i64 %complementary_topL_jR

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom"/></StgValue>
</operation>

<operation id="1008" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
arrayidx4116.exit._crit_edge:3 %switch_ln684 = switch i32 %lastPatchIndex_read, void %arrayidx5922.case.0, i32 31, void %arrayidx5922.case.31, i32 1, void %arrayidx5922.case.1, i32 2, void %arrayidx5922.case.2, i32 3, void %arrayidx5922.case.3, i32 4, void %arrayidx5922.case.4, i32 5, void %arrayidx5922.case.5, i32 6, void %arrayidx5922.case.6, i32 7, void %arrayidx5922.case.7, i32 8, void %arrayidx5922.case.8, i32 9, void %arrayidx5922.case.9, i32 10, void %arrayidx5922.case.10, i32 11, void %arrayidx5922.case.11, i32 12, void %arrayidx5922.case.12, i32 13, void %arrayidx5922.case.13, i32 14, void %arrayidx5922.case.14, i32 15, void %arrayidx5922.case.15, i32 16, void %arrayidx5922.case.16, i32 17, void %arrayidx5922.case.17, i32 18, void %arrayidx5922.case.18, i32 19, void %arrayidx5922.case.19, i32 20, void %arrayidx5922.case.20, i32 21, void %arrayidx5922.case.21, i32 22, void %arrayidx5922.case.22, i32 23, void %arrayidx5922.case.23, i32 24, void %arrayidx5922.case.24, i32 25, void %arrayidx5922.case.25, i32 26, void %arrayidx5922.case.26, i32 27, void %arrayidx5922.case.27, i32 28, void %arrayidx5922.case.28, i32 29, void %arrayidx5922.case.29, i32 30, void %arrayidx5922.case.30

]]></Node>
<StgValue><ssdm name="switch_ln684"/></StgValue>
</operation>

<operation id="1009" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.30:0 %patches_parameters_30_load_18 = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_18"/></StgValue>
</operation>

<operation id="1010" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.30:1 %patches_parameters_30_load_19 = load i7 %patches_parameters_30_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_19"/></StgValue>
</operation>

<operation id="1011" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.29:0 %patches_parameters_29_load_18 = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_18"/></StgValue>
</operation>

<operation id="1012" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.29:1 %patches_parameters_29_load_19 = load i7 %patches_parameters_29_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_19"/></StgValue>
</operation>

<operation id="1013" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.28:0 %patches_parameters_28_load_18 = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_18"/></StgValue>
</operation>

<operation id="1014" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.28:1 %patches_parameters_28_load_19 = load i7 %patches_parameters_28_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_19"/></StgValue>
</operation>

<operation id="1015" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.27:0 %patches_parameters_27_load_18 = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_18"/></StgValue>
</operation>

<operation id="1016" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.27:1 %patches_parameters_27_load_19 = load i7 %patches_parameters_27_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_19"/></StgValue>
</operation>

<operation id="1017" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.26:0 %patches_parameters_26_load_18 = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_18"/></StgValue>
</operation>

<operation id="1018" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.26:1 %patches_parameters_26_load_19 = load i7 %patches_parameters_26_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_19"/></StgValue>
</operation>

<operation id="1019" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.25:0 %patches_parameters_25_load_18 = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_18"/></StgValue>
</operation>

<operation id="1020" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.25:1 %patches_parameters_25_load_19 = load i7 %patches_parameters_25_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_19"/></StgValue>
</operation>

<operation id="1021" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.24:0 %patches_parameters_24_load_18 = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_18"/></StgValue>
</operation>

<operation id="1022" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.24:1 %patches_parameters_24_load_19 = load i7 %patches_parameters_24_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_19"/></StgValue>
</operation>

<operation id="1023" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.23:0 %patches_parameters_23_load_18 = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_18"/></StgValue>
</operation>

<operation id="1024" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.23:1 %patches_parameters_23_load_19 = load i7 %patches_parameters_23_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_19"/></StgValue>
</operation>

<operation id="1025" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.22:0 %patches_parameters_22_load_18 = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_18"/></StgValue>
</operation>

<operation id="1026" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.22:1 %patches_parameters_22_load_19 = load i7 %patches_parameters_22_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_19"/></StgValue>
</operation>

<operation id="1027" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.21:0 %patches_parameters_21_load_18 = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_18"/></StgValue>
</operation>

<operation id="1028" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.21:1 %patches_parameters_21_load_19 = load i7 %patches_parameters_21_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_19"/></StgValue>
</operation>

<operation id="1029" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.20:0 %patches_parameters_20_load_18 = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_18"/></StgValue>
</operation>

<operation id="1030" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.20:1 %patches_parameters_20_load_19 = load i7 %patches_parameters_20_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_19"/></StgValue>
</operation>

<operation id="1031" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.19:0 %patches_parameters_19_load_18 = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_18"/></StgValue>
</operation>

<operation id="1032" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.19:1 %patches_parameters_19_load_19 = load i7 %patches_parameters_19_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_19"/></StgValue>
</operation>

<operation id="1033" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.18:0 %patches_parameters_18_load_18 = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_18"/></StgValue>
</operation>

<operation id="1034" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.18:1 %patches_parameters_18_load_19 = load i7 %patches_parameters_18_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_19"/></StgValue>
</operation>

<operation id="1035" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.17:0 %patches_parameters_17_load_18 = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_18"/></StgValue>
</operation>

<operation id="1036" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.17:1 %patches_parameters_17_load_19 = load i7 %patches_parameters_17_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_19"/></StgValue>
</operation>

<operation id="1037" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.16:0 %patches_parameters_16_load_18 = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_18"/></StgValue>
</operation>

<operation id="1038" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.16:1 %patches_parameters_16_load_19 = load i7 %patches_parameters_16_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_19"/></StgValue>
</operation>

<operation id="1039" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.15:0 %patches_parameters_15_load_18 = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_18"/></StgValue>
</operation>

<operation id="1040" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.15:1 %patches_parameters_15_load_19 = load i7 %patches_parameters_15_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_19"/></StgValue>
</operation>

<operation id="1041" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.14:0 %patches_parameters_14_load_18 = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_18"/></StgValue>
</operation>

<operation id="1042" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.14:1 %patches_parameters_14_load_19 = load i7 %patches_parameters_14_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_19"/></StgValue>
</operation>

<operation id="1043" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.13:0 %patches_parameters_13_load_18 = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_18"/></StgValue>
</operation>

<operation id="1044" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.13:1 %patches_parameters_13_load_19 = load i7 %patches_parameters_13_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_19"/></StgValue>
</operation>

<operation id="1045" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.12:0 %patches_parameters_12_load_18 = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_18"/></StgValue>
</operation>

<operation id="1046" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.12:1 %patches_parameters_12_load_19 = load i7 %patches_parameters_12_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_19"/></StgValue>
</operation>

<operation id="1047" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.11:0 %patches_parameters_11_load_18 = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_18"/></StgValue>
</operation>

<operation id="1048" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.11:1 %patches_parameters_11_load_19 = load i7 %patches_parameters_11_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_19"/></StgValue>
</operation>

<operation id="1049" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.10:0 %patches_parameters_10_load_18 = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_18"/></StgValue>
</operation>

<operation id="1050" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.10:1 %patches_parameters_10_load_19 = load i7 %patches_parameters_10_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_19"/></StgValue>
</operation>

<operation id="1051" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.9:0 %patches_parameters_9_load_18 = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_18"/></StgValue>
</operation>

<operation id="1052" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.9:1 %patches_parameters_9_load_19 = load i7 %patches_parameters_9_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_19"/></StgValue>
</operation>

<operation id="1053" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.8:0 %patches_parameters_8_load_18 = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_18"/></StgValue>
</operation>

<operation id="1054" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.8:1 %patches_parameters_8_load_19 = load i7 %patches_parameters_8_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_19"/></StgValue>
</operation>

<operation id="1055" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.7:0 %patches_parameters_7_load_18 = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_18"/></StgValue>
</operation>

<operation id="1056" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.7:1 %patches_parameters_7_load_19 = load i7 %patches_parameters_7_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_19"/></StgValue>
</operation>

<operation id="1057" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.6:0 %patches_parameters_6_load_18 = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_18"/></StgValue>
</operation>

<operation id="1058" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.6:1 %patches_parameters_6_load_19 = load i7 %patches_parameters_6_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_19"/></StgValue>
</operation>

<operation id="1059" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.5:0 %patches_parameters_5_load_18 = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_18"/></StgValue>
</operation>

<operation id="1060" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.5:1 %patches_parameters_5_load_19 = load i7 %patches_parameters_5_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_19"/></StgValue>
</operation>

<operation id="1061" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.4:0 %patches_parameters_4_load_18 = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_18"/></StgValue>
</operation>

<operation id="1062" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.4:1 %patches_parameters_4_load_19 = load i7 %patches_parameters_4_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_19"/></StgValue>
</operation>

<operation id="1063" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.3:0 %patches_parameters_3_load_18 = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_18"/></StgValue>
</operation>

<operation id="1064" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.3:1 %patches_parameters_3_load_19 = load i7 %patches_parameters_3_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_19"/></StgValue>
</operation>

<operation id="1065" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.2:0 %patches_parameters_2_load_18 = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_18"/></StgValue>
</operation>

<operation id="1066" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.2:1 %patches_parameters_2_load_19 = load i7 %patches_parameters_2_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_19"/></StgValue>
</operation>

<operation id="1067" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.1:0 %patches_parameters_1_load_18 = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_18"/></StgValue>
</operation>

<operation id="1068" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.1:1 %patches_parameters_1_load_19 = load i7 %patches_parameters_1_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_19"/></StgValue>
</operation>

<operation id="1069" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.31:0 %complementary_topR_jL = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="complementary_topR_jL"/></StgValue>
</operation>

<operation id="1070" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.31:1 %patches_parameters_31_load_18 = load i7 %patches_parameters_31_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_18"/></StgValue>
</operation>

<operation id="1071" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx5922.case.0:0 %patches_parameters_0_load_18 = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_18"/></StgValue>
</operation>

<operation id="1072" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx5922.case.0:1 %patches_parameters_0_load_19 = load i7 %patches_parameters_0_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_19"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1073" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.30:0 %patches_parameters_30_load_18 = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_18"/></StgValue>
</operation>

<operation id="1074" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.30:1 %patches_parameters_30_load_19 = load i7 %patches_parameters_30_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_19"/></StgValue>
</operation>

<operation id="1075" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.30:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1076" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.29:0 %patches_parameters_29_load_18 = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_18"/></StgValue>
</operation>

<operation id="1077" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.29:1 %patches_parameters_29_load_19 = load i7 %patches_parameters_29_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_19"/></StgValue>
</operation>

<operation id="1078" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.29:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1079" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.28:0 %patches_parameters_28_load_18 = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_18"/></StgValue>
</operation>

<operation id="1080" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.28:1 %patches_parameters_28_load_19 = load i7 %patches_parameters_28_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_19"/></StgValue>
</operation>

<operation id="1081" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.28:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1082" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.27:0 %patches_parameters_27_load_18 = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_18"/></StgValue>
</operation>

<operation id="1083" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.27:1 %patches_parameters_27_load_19 = load i7 %patches_parameters_27_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_19"/></StgValue>
</operation>

<operation id="1084" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.27:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1085" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.26:0 %patches_parameters_26_load_18 = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_18"/></StgValue>
</operation>

<operation id="1086" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.26:1 %patches_parameters_26_load_19 = load i7 %patches_parameters_26_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_19"/></StgValue>
</operation>

<operation id="1087" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.26:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1088" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.25:0 %patches_parameters_25_load_18 = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_18"/></StgValue>
</operation>

<operation id="1089" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.25:1 %patches_parameters_25_load_19 = load i7 %patches_parameters_25_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_19"/></StgValue>
</operation>

<operation id="1090" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.25:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1091" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.24:0 %patches_parameters_24_load_18 = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_18"/></StgValue>
</operation>

<operation id="1092" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.24:1 %patches_parameters_24_load_19 = load i7 %patches_parameters_24_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_19"/></StgValue>
</operation>

<operation id="1093" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.24:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1094" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.23:0 %patches_parameters_23_load_18 = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_18"/></StgValue>
</operation>

<operation id="1095" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.23:1 %patches_parameters_23_load_19 = load i7 %patches_parameters_23_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_19"/></StgValue>
</operation>

<operation id="1096" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.23:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1097" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.22:0 %patches_parameters_22_load_18 = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_18"/></StgValue>
</operation>

<operation id="1098" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.22:1 %patches_parameters_22_load_19 = load i7 %patches_parameters_22_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_19"/></StgValue>
</operation>

<operation id="1099" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.22:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1100" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.21:0 %patches_parameters_21_load_18 = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_18"/></StgValue>
</operation>

<operation id="1101" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.21:1 %patches_parameters_21_load_19 = load i7 %patches_parameters_21_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_19"/></StgValue>
</operation>

<operation id="1102" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.21:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1103" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.20:0 %patches_parameters_20_load_18 = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_18"/></StgValue>
</operation>

<operation id="1104" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.20:1 %patches_parameters_20_load_19 = load i7 %patches_parameters_20_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_19"/></StgValue>
</operation>

<operation id="1105" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.20:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1106" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.19:0 %patches_parameters_19_load_18 = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_18"/></StgValue>
</operation>

<operation id="1107" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.19:1 %patches_parameters_19_load_19 = load i7 %patches_parameters_19_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_19"/></StgValue>
</operation>

<operation id="1108" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.19:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1109" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.18:0 %patches_parameters_18_load_18 = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_18"/></StgValue>
</operation>

<operation id="1110" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.18:1 %patches_parameters_18_load_19 = load i7 %patches_parameters_18_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_19"/></StgValue>
</operation>

<operation id="1111" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.18:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1112" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.17:0 %patches_parameters_17_load_18 = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_18"/></StgValue>
</operation>

<operation id="1113" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.17:1 %patches_parameters_17_load_19 = load i7 %patches_parameters_17_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_19"/></StgValue>
</operation>

<operation id="1114" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.17:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1115" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.16:0 %patches_parameters_16_load_18 = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_18"/></StgValue>
</operation>

<operation id="1116" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.16:1 %patches_parameters_16_load_19 = load i7 %patches_parameters_16_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_19"/></StgValue>
</operation>

<operation id="1117" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.16:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1118" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.15:0 %patches_parameters_15_load_18 = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_18"/></StgValue>
</operation>

<operation id="1119" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.15:1 %patches_parameters_15_load_19 = load i7 %patches_parameters_15_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_19"/></StgValue>
</operation>

<operation id="1120" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.15:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1121" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.14:0 %patches_parameters_14_load_18 = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_18"/></StgValue>
</operation>

<operation id="1122" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.14:1 %patches_parameters_14_load_19 = load i7 %patches_parameters_14_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_19"/></StgValue>
</operation>

<operation id="1123" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.14:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1124" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.13:0 %patches_parameters_13_load_18 = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_18"/></StgValue>
</operation>

<operation id="1125" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.13:1 %patches_parameters_13_load_19 = load i7 %patches_parameters_13_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_19"/></StgValue>
</operation>

<operation id="1126" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.13:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1127" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.12:0 %patches_parameters_12_load_18 = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_18"/></StgValue>
</operation>

<operation id="1128" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.12:1 %patches_parameters_12_load_19 = load i7 %patches_parameters_12_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_19"/></StgValue>
</operation>

<operation id="1129" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.12:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1130" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.11:0 %patches_parameters_11_load_18 = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_18"/></StgValue>
</operation>

<operation id="1131" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.11:1 %patches_parameters_11_load_19 = load i7 %patches_parameters_11_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_19"/></StgValue>
</operation>

<operation id="1132" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.11:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1133" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.10:0 %patches_parameters_10_load_18 = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_18"/></StgValue>
</operation>

<operation id="1134" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.10:1 %patches_parameters_10_load_19 = load i7 %patches_parameters_10_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_19"/></StgValue>
</operation>

<operation id="1135" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.10:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1136" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.9:0 %patches_parameters_9_load_18 = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_18"/></StgValue>
</operation>

<operation id="1137" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.9:1 %patches_parameters_9_load_19 = load i7 %patches_parameters_9_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_19"/></StgValue>
</operation>

<operation id="1138" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.9:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1139" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.8:0 %patches_parameters_8_load_18 = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_18"/></StgValue>
</operation>

<operation id="1140" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.8:1 %patches_parameters_8_load_19 = load i7 %patches_parameters_8_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_19"/></StgValue>
</operation>

<operation id="1141" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.8:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1142" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.7:0 %patches_parameters_7_load_18 = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_18"/></StgValue>
</operation>

<operation id="1143" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.7:1 %patches_parameters_7_load_19 = load i7 %patches_parameters_7_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_19"/></StgValue>
</operation>

<operation id="1144" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.7:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1145" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.6:0 %patches_parameters_6_load_18 = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_18"/></StgValue>
</operation>

<operation id="1146" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.6:1 %patches_parameters_6_load_19 = load i7 %patches_parameters_6_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_19"/></StgValue>
</operation>

<operation id="1147" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.6:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1148" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.5:0 %patches_parameters_5_load_18 = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_18"/></StgValue>
</operation>

<operation id="1149" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.5:1 %patches_parameters_5_load_19 = load i7 %patches_parameters_5_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_19"/></StgValue>
</operation>

<operation id="1150" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.5:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1151" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.4:0 %patches_parameters_4_load_18 = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_18"/></StgValue>
</operation>

<operation id="1152" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.4:1 %patches_parameters_4_load_19 = load i7 %patches_parameters_4_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_19"/></StgValue>
</operation>

<operation id="1153" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.4:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1154" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.3:0 %patches_parameters_3_load_18 = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_18"/></StgValue>
</operation>

<operation id="1155" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.3:1 %patches_parameters_3_load_19 = load i7 %patches_parameters_3_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_19"/></StgValue>
</operation>

<operation id="1156" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.3:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1157" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.2:0 %patches_parameters_2_load_18 = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_18"/></StgValue>
</operation>

<operation id="1158" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.2:1 %patches_parameters_2_load_19 = load i7 %patches_parameters_2_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_19"/></StgValue>
</operation>

<operation id="1159" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.2:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1160" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.1:0 %patches_parameters_1_load_18 = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_18"/></StgValue>
</operation>

<operation id="1161" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.1:1 %patches_parameters_1_load_19 = load i7 %patches_parameters_1_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_19"/></StgValue>
</operation>

<operation id="1162" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.1:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1163" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.31:0 %complementary_topR_jL = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="complementary_topR_jL"/></StgValue>
</operation>

<operation id="1164" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx5922.case.31:1 %patches_parameters_31_load_18 = load i7 %patches_parameters_31_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_18"/></StgValue>
</operation>

<operation id="1165" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.31:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1166" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx5922.case.0:0 %patches_parameters_0_load_18 = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_18"/></StgValue>
</operation>

<operation id="1167" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx5922.case.0:1 %patches_parameters_0_load_19 = load i7 %patches_parameters_0_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_19"/></StgValue>
</operation>

<operation id="1168" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!1"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
arrayidx5922.case.0:2 %br_ln685 = br void %arrayidx5922.exit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="1169" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx5922.exit:0 %empty_101 = phi i64 %patches_parameters_0_load_18, void %arrayidx5922.case.0, i64 %patches_parameters_1_load_18, void %arrayidx5922.case.1, i64 %patches_parameters_2_load_18, void %arrayidx5922.case.2, i64 %patches_parameters_3_load_18, void %arrayidx5922.case.3, i64 %patches_parameters_4_load_18, void %arrayidx5922.case.4, i64 %patches_parameters_5_load_18, void %arrayidx5922.case.5, i64 %patches_parameters_6_load_18, void %arrayidx5922.case.6, i64 %patches_parameters_7_load_18, void %arrayidx5922.case.7, i64 %patches_parameters_8_load_18, void %arrayidx5922.case.8, i64 %patches_parameters_9_load_18, void %arrayidx5922.case.9, i64 %patches_parameters_10_load_18, void %arrayidx5922.case.10, i64 %patches_parameters_11_load_18, void %arrayidx5922.case.11, i64 %patches_parameters_12_load_18, void %arrayidx5922.case.12, i64 %patches_parameters_13_load_18, void %arrayidx5922.case.13, i64 %patches_parameters_14_load_18, void %arrayidx5922.case.14, i64 %patches_parameters_15_load_18, void %arrayidx5922.case.15, i64 %patches_parameters_16_load_18, void %arrayidx5922.case.16, i64 %patches_parameters_17_load_18, void %arrayidx5922.case.17, i64 %patches_parameters_18_load_18, void %arrayidx5922.case.18, i64 %patches_parameters_19_load_18, void %arrayidx5922.case.19, i64 %patches_parameters_20_load_18, void %arrayidx5922.case.20, i64 %patches_parameters_21_load_18, void %arrayidx5922.case.21, i64 %patches_parameters_22_load_18, void %arrayidx5922.case.22, i64 %patches_parameters_23_load_18, void %arrayidx5922.case.23, i64 %patches_parameters_24_load_18, void %arrayidx5922.case.24, i64 %patches_parameters_25_load_18, void %arrayidx5922.case.25, i64 %patches_parameters_26_load_18, void %arrayidx5922.case.26, i64 %patches_parameters_27_load_18, void %arrayidx5922.case.27, i64 %patches_parameters_28_load_18, void %arrayidx5922.case.28, i64 %patches_parameters_29_load_18, void %arrayidx5922.case.29, i64 %patches_parameters_30_load_18, void %arrayidx5922.case.30, i64 %complementary_topR_jL, void %arrayidx5922.case.31

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="1170" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx5922.exit:1 %complementary_topL_jL = phi i64 %patches_parameters_0_load_19, void %arrayidx5922.case.0, i64 %patches_parameters_1_load_19, void %arrayidx5922.case.1, i64 %patches_parameters_2_load_19, void %arrayidx5922.case.2, i64 %patches_parameters_3_load_19, void %arrayidx5922.case.3, i64 %patches_parameters_4_load_19, void %arrayidx5922.case.4, i64 %patches_parameters_5_load_19, void %arrayidx5922.case.5, i64 %patches_parameters_6_load_19, void %arrayidx5922.case.6, i64 %patches_parameters_7_load_19, void %arrayidx5922.case.7, i64 %patches_parameters_8_load_19, void %arrayidx5922.case.8, i64 %patches_parameters_9_load_19, void %arrayidx5922.case.9, i64 %patches_parameters_10_load_19, void %arrayidx5922.case.10, i64 %patches_parameters_11_load_19, void %arrayidx5922.case.11, i64 %patches_parameters_12_load_19, void %arrayidx5922.case.12, i64 %patches_parameters_13_load_19, void %arrayidx5922.case.13, i64 %patches_parameters_14_load_19, void %arrayidx5922.case.14, i64 %patches_parameters_15_load_19, void %arrayidx5922.case.15, i64 %patches_parameters_16_load_19, void %arrayidx5922.case.16, i64 %patches_parameters_17_load_19, void %arrayidx5922.case.17, i64 %patches_parameters_18_load_19, void %arrayidx5922.case.18, i64 %patches_parameters_19_load_19, void %arrayidx5922.case.19, i64 %patches_parameters_20_load_19, void %arrayidx5922.case.20, i64 %patches_parameters_21_load_19, void %arrayidx5922.case.21, i64 %patches_parameters_22_load_19, void %arrayidx5922.case.22, i64 %patches_parameters_23_load_19, void %arrayidx5922.case.23, i64 %patches_parameters_24_load_19, void %arrayidx5922.case.24, i64 %patches_parameters_25_load_19, void %arrayidx5922.case.25, i64 %patches_parameters_26_load_19, void %arrayidx5922.case.26, i64 %patches_parameters_27_load_19, void %arrayidx5922.case.27, i64 %patches_parameters_28_load_19, void %arrayidx5922.case.28, i64 %patches_parameters_29_load_19, void %arrayidx5922.case.29, i64 %patches_parameters_30_load_19, void %arrayidx5922.case.30, i64 %patches_parameters_31_load_18, void %arrayidx5922.case.31

]]></Node>
<StgValue><ssdm name="complementary_topL_jL"/></StgValue>
</operation>

<operation id="1171" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
arrayidx5922.exit:2 %switch_ln686 = switch i32 %lastPatchIndex_read, void %arrayidx6928.case.0, i32 32, void %arrayidx6928.case.31, i32 2, void %arrayidx6928.case.1, i32 3, void %arrayidx6928.case.2, i32 4, void %arrayidx6928.case.3, i32 5, void %arrayidx6928.case.4, i32 6, void %arrayidx6928.case.5, i32 7, void %arrayidx6928.case.6, i32 8, void %arrayidx6928.case.7, i32 9, void %arrayidx6928.case.8, i32 10, void %arrayidx6928.case.9, i32 11, void %arrayidx6928.case.10, i32 12, void %arrayidx6928.case.11, i32 13, void %arrayidx6928.case.12, i32 14, void %arrayidx6928.case.13, i32 15, void %arrayidx6928.case.14, i32 16, void %arrayidx6928.case.15, i32 17, void %arrayidx6928.case.16, i32 18, void %arrayidx6928.case.17, i32 19, void %arrayidx6928.case.18, i32 20, void %arrayidx6928.case.19, i32 21, void %arrayidx6928.case.20, i32 22, void %arrayidx6928.case.21, i32 23, void %arrayidx6928.case.22, i32 24, void %arrayidx6928.case.23, i32 25, void %arrayidx6928.case.24, i32 26, void %arrayidx6928.case.25, i32 27, void %arrayidx6928.case.26, i32 28, void %arrayidx6928.case.27, i32 29, void %arrayidx6928.case.28, i32 30, void %arrayidx6928.case.29, i32 31, void %arrayidx6928.case.30

]]></Node>
<StgValue><ssdm name="switch_ln686"/></StgValue>
</operation>

<operation id="1172" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.30:0 %patches_parameters_30_load_20 = load i7 %patches_parameters_30_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_20"/></StgValue>
</operation>

<operation id="1173" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.30:1 %patches_parameters_30_load_21 = load i7 %patches_parameters_30_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_21"/></StgValue>
</operation>

<operation id="1174" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.29:0 %patches_parameters_29_load_20 = load i7 %patches_parameters_29_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_20"/></StgValue>
</operation>

<operation id="1175" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.29:1 %patches_parameters_29_load_21 = load i7 %patches_parameters_29_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_21"/></StgValue>
</operation>

<operation id="1176" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.28:0 %patches_parameters_28_load_20 = load i7 %patches_parameters_28_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_20"/></StgValue>
</operation>

<operation id="1177" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.28:1 %patches_parameters_28_load_21 = load i7 %patches_parameters_28_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_21"/></StgValue>
</operation>

<operation id="1178" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.27:0 %patches_parameters_27_load_20 = load i7 %patches_parameters_27_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_20"/></StgValue>
</operation>

<operation id="1179" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.27:1 %patches_parameters_27_load_21 = load i7 %patches_parameters_27_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_21"/></StgValue>
</operation>

<operation id="1180" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.26:0 %patches_parameters_26_load_20 = load i7 %patches_parameters_26_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_20"/></StgValue>
</operation>

<operation id="1181" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.26:1 %patches_parameters_26_load_21 = load i7 %patches_parameters_26_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_21"/></StgValue>
</operation>

<operation id="1182" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.25:0 %patches_parameters_25_load_20 = load i7 %patches_parameters_25_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_20"/></StgValue>
</operation>

<operation id="1183" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.25:1 %patches_parameters_25_load_21 = load i7 %patches_parameters_25_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_21"/></StgValue>
</operation>

<operation id="1184" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.24:0 %patches_parameters_24_load_20 = load i7 %patches_parameters_24_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_20"/></StgValue>
</operation>

<operation id="1185" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.24:1 %patches_parameters_24_load_21 = load i7 %patches_parameters_24_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_21"/></StgValue>
</operation>

<operation id="1186" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.23:0 %patches_parameters_23_load_20 = load i7 %patches_parameters_23_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_20"/></StgValue>
</operation>

<operation id="1187" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.23:1 %patches_parameters_23_load_21 = load i7 %patches_parameters_23_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_21"/></StgValue>
</operation>

<operation id="1188" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.22:0 %patches_parameters_22_load_20 = load i7 %patches_parameters_22_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_20"/></StgValue>
</operation>

<operation id="1189" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.22:1 %patches_parameters_22_load_21 = load i7 %patches_parameters_22_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_21"/></StgValue>
</operation>

<operation id="1190" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.21:0 %patches_parameters_21_load_20 = load i7 %patches_parameters_21_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_20"/></StgValue>
</operation>

<operation id="1191" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.21:1 %patches_parameters_21_load_21 = load i7 %patches_parameters_21_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_21"/></StgValue>
</operation>

<operation id="1192" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.20:0 %patches_parameters_20_load_20 = load i7 %patches_parameters_20_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_20"/></StgValue>
</operation>

<operation id="1193" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.20:1 %patches_parameters_20_load_21 = load i7 %patches_parameters_20_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_21"/></StgValue>
</operation>

<operation id="1194" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.19:0 %patches_parameters_19_load_20 = load i7 %patches_parameters_19_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_20"/></StgValue>
</operation>

<operation id="1195" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.19:1 %patches_parameters_19_load_21 = load i7 %patches_parameters_19_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_21"/></StgValue>
</operation>

<operation id="1196" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.18:0 %patches_parameters_18_load_20 = load i7 %patches_parameters_18_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_20"/></StgValue>
</operation>

<operation id="1197" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.18:1 %patches_parameters_18_load_21 = load i7 %patches_parameters_18_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_21"/></StgValue>
</operation>

<operation id="1198" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.17:0 %patches_parameters_17_load_20 = load i7 %patches_parameters_17_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_20"/></StgValue>
</operation>

<operation id="1199" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.17:1 %patches_parameters_17_load_21 = load i7 %patches_parameters_17_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_21"/></StgValue>
</operation>

<operation id="1200" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.16:0 %patches_parameters_16_load_20 = load i7 %patches_parameters_16_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_20"/></StgValue>
</operation>

<operation id="1201" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.16:1 %patches_parameters_16_load_21 = load i7 %patches_parameters_16_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_21"/></StgValue>
</operation>

<operation id="1202" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.15:0 %patches_parameters_15_load_20 = load i7 %patches_parameters_15_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_20"/></StgValue>
</operation>

<operation id="1203" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.15:1 %patches_parameters_15_load_21 = load i7 %patches_parameters_15_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_21"/></StgValue>
</operation>

<operation id="1204" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.14:0 %patches_parameters_14_load_20 = load i7 %patches_parameters_14_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_20"/></StgValue>
</operation>

<operation id="1205" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.14:1 %patches_parameters_14_load_21 = load i7 %patches_parameters_14_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_21"/></StgValue>
</operation>

<operation id="1206" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.13:0 %patches_parameters_13_load_20 = load i7 %patches_parameters_13_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_20"/></StgValue>
</operation>

<operation id="1207" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.13:1 %patches_parameters_13_load_21 = load i7 %patches_parameters_13_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_21"/></StgValue>
</operation>

<operation id="1208" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.12:0 %patches_parameters_12_load_20 = load i7 %patches_parameters_12_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_20"/></StgValue>
</operation>

<operation id="1209" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.12:1 %patches_parameters_12_load_21 = load i7 %patches_parameters_12_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_21"/></StgValue>
</operation>

<operation id="1210" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.11:0 %patches_parameters_11_load_20 = load i7 %patches_parameters_11_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_20"/></StgValue>
</operation>

<operation id="1211" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.11:1 %patches_parameters_11_load_21 = load i7 %patches_parameters_11_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_21"/></StgValue>
</operation>

<operation id="1212" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.10:0 %patches_parameters_10_load_20 = load i7 %patches_parameters_10_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_20"/></StgValue>
</operation>

<operation id="1213" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.10:1 %patches_parameters_10_load_21 = load i7 %patches_parameters_10_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_21"/></StgValue>
</operation>

<operation id="1214" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.9:0 %patches_parameters_9_load_20 = load i7 %patches_parameters_9_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_20"/></StgValue>
</operation>

<operation id="1215" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.9:1 %patches_parameters_9_load_21 = load i7 %patches_parameters_9_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_21"/></StgValue>
</operation>

<operation id="1216" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.8:0 %patches_parameters_8_load_20 = load i7 %patches_parameters_8_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_20"/></StgValue>
</operation>

<operation id="1217" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.8:1 %patches_parameters_8_load_21 = load i7 %patches_parameters_8_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_21"/></StgValue>
</operation>

<operation id="1218" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.7:0 %patches_parameters_7_load_20 = load i7 %patches_parameters_7_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_20"/></StgValue>
</operation>

<operation id="1219" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.7:1 %patches_parameters_7_load_21 = load i7 %patches_parameters_7_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_21"/></StgValue>
</operation>

<operation id="1220" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.6:0 %patches_parameters_6_load_20 = load i7 %patches_parameters_6_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_20"/></StgValue>
</operation>

<operation id="1221" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.6:1 %patches_parameters_6_load_21 = load i7 %patches_parameters_6_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_21"/></StgValue>
</operation>

<operation id="1222" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.5:0 %patches_parameters_5_load_20 = load i7 %patches_parameters_5_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_20"/></StgValue>
</operation>

<operation id="1223" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.5:1 %patches_parameters_5_load_21 = load i7 %patches_parameters_5_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_21"/></StgValue>
</operation>

<operation id="1224" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.4:0 %patches_parameters_4_load_20 = load i7 %patches_parameters_4_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_20"/></StgValue>
</operation>

<operation id="1225" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.4:1 %patches_parameters_4_load_21 = load i7 %patches_parameters_4_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_21"/></StgValue>
</operation>

<operation id="1226" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.3:0 %patches_parameters_3_load_20 = load i7 %patches_parameters_3_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_20"/></StgValue>
</operation>

<operation id="1227" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.3:1 %patches_parameters_3_load_21 = load i7 %patches_parameters_3_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_21"/></StgValue>
</operation>

<operation id="1228" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.2:0 %patches_parameters_2_load_20 = load i7 %patches_parameters_2_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_20"/></StgValue>
</operation>

<operation id="1229" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.2:1 %patches_parameters_2_load_21 = load i7 %patches_parameters_2_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_21"/></StgValue>
</operation>

<operation id="1230" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.1:0 %patches_parameters_1_load_20 = load i7 %patches_parameters_1_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_20"/></StgValue>
</operation>

<operation id="1231" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.1:1 %patches_parameters_1_load_21 = load i7 %patches_parameters_1_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_21"/></StgValue>
</operation>

<operation id="1232" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.31:0 %original_topR_jR = load i7 %patches_parameters_31_addr_10

]]></Node>
<StgValue><ssdm name="original_topR_jR"/></StgValue>
</operation>

<operation id="1233" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.31:1 %patches_parameters_31_load_20 = load i7 %patches_parameters_31_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_20"/></StgValue>
</operation>

<operation id="1234" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx6928.case.0:0 %patches_parameters_0_load_20 = load i7 %patches_parameters_0_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_20"/></StgValue>
</operation>

<operation id="1235" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx6928.case.0:1 %patches_parameters_0_load_21 = load i7 %patches_parameters_0_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_21"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1236" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.30:0 %patches_parameters_30_load_20 = load i7 %patches_parameters_30_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_20"/></StgValue>
</operation>

<operation id="1237" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.30:1 %patches_parameters_30_load_21 = load i7 %patches_parameters_30_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_21"/></StgValue>
</operation>

<operation id="1238" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.30:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1239" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.29:0 %patches_parameters_29_load_20 = load i7 %patches_parameters_29_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_20"/></StgValue>
</operation>

<operation id="1240" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.29:1 %patches_parameters_29_load_21 = load i7 %patches_parameters_29_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_21"/></StgValue>
</operation>

<operation id="1241" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.29:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1242" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.28:0 %patches_parameters_28_load_20 = load i7 %patches_parameters_28_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_20"/></StgValue>
</operation>

<operation id="1243" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.28:1 %patches_parameters_28_load_21 = load i7 %patches_parameters_28_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_21"/></StgValue>
</operation>

<operation id="1244" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.28:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1245" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.27:0 %patches_parameters_27_load_20 = load i7 %patches_parameters_27_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_20"/></StgValue>
</operation>

<operation id="1246" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.27:1 %patches_parameters_27_load_21 = load i7 %patches_parameters_27_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_21"/></StgValue>
</operation>

<operation id="1247" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.27:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1248" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.26:0 %patches_parameters_26_load_20 = load i7 %patches_parameters_26_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_20"/></StgValue>
</operation>

<operation id="1249" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.26:1 %patches_parameters_26_load_21 = load i7 %patches_parameters_26_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_21"/></StgValue>
</operation>

<operation id="1250" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.26:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1251" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.25:0 %patches_parameters_25_load_20 = load i7 %patches_parameters_25_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_20"/></StgValue>
</operation>

<operation id="1252" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.25:1 %patches_parameters_25_load_21 = load i7 %patches_parameters_25_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_21"/></StgValue>
</operation>

<operation id="1253" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.25:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1254" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.24:0 %patches_parameters_24_load_20 = load i7 %patches_parameters_24_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_20"/></StgValue>
</operation>

<operation id="1255" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.24:1 %patches_parameters_24_load_21 = load i7 %patches_parameters_24_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_21"/></StgValue>
</operation>

<operation id="1256" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.24:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1257" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.23:0 %patches_parameters_23_load_20 = load i7 %patches_parameters_23_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_20"/></StgValue>
</operation>

<operation id="1258" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.23:1 %patches_parameters_23_load_21 = load i7 %patches_parameters_23_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_21"/></StgValue>
</operation>

<operation id="1259" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.23:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1260" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.22:0 %patches_parameters_22_load_20 = load i7 %patches_parameters_22_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_20"/></StgValue>
</operation>

<operation id="1261" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.22:1 %patches_parameters_22_load_21 = load i7 %patches_parameters_22_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_21"/></StgValue>
</operation>

<operation id="1262" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.22:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1263" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.21:0 %patches_parameters_21_load_20 = load i7 %patches_parameters_21_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_20"/></StgValue>
</operation>

<operation id="1264" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.21:1 %patches_parameters_21_load_21 = load i7 %patches_parameters_21_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_21"/></StgValue>
</operation>

<operation id="1265" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.21:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1266" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.20:0 %patches_parameters_20_load_20 = load i7 %patches_parameters_20_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_20"/></StgValue>
</operation>

<operation id="1267" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.20:1 %patches_parameters_20_load_21 = load i7 %patches_parameters_20_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_21"/></StgValue>
</operation>

<operation id="1268" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.20:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1269" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.19:0 %patches_parameters_19_load_20 = load i7 %patches_parameters_19_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_20"/></StgValue>
</operation>

<operation id="1270" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.19:1 %patches_parameters_19_load_21 = load i7 %patches_parameters_19_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_21"/></StgValue>
</operation>

<operation id="1271" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.19:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1272" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.18:0 %patches_parameters_18_load_20 = load i7 %patches_parameters_18_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_20"/></StgValue>
</operation>

<operation id="1273" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.18:1 %patches_parameters_18_load_21 = load i7 %patches_parameters_18_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_21"/></StgValue>
</operation>

<operation id="1274" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.18:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1275" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.17:0 %patches_parameters_17_load_20 = load i7 %patches_parameters_17_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_20"/></StgValue>
</operation>

<operation id="1276" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.17:1 %patches_parameters_17_load_21 = load i7 %patches_parameters_17_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_21"/></StgValue>
</operation>

<operation id="1277" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.17:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1278" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.16:0 %patches_parameters_16_load_20 = load i7 %patches_parameters_16_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_20"/></StgValue>
</operation>

<operation id="1279" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.16:1 %patches_parameters_16_load_21 = load i7 %patches_parameters_16_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_21"/></StgValue>
</operation>

<operation id="1280" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.16:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1281" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.15:0 %patches_parameters_15_load_20 = load i7 %patches_parameters_15_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_20"/></StgValue>
</operation>

<operation id="1282" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.15:1 %patches_parameters_15_load_21 = load i7 %patches_parameters_15_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_21"/></StgValue>
</operation>

<operation id="1283" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.15:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1284" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.14:0 %patches_parameters_14_load_20 = load i7 %patches_parameters_14_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_20"/></StgValue>
</operation>

<operation id="1285" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.14:1 %patches_parameters_14_load_21 = load i7 %patches_parameters_14_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_21"/></StgValue>
</operation>

<operation id="1286" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.14:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1287" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.13:0 %patches_parameters_13_load_20 = load i7 %patches_parameters_13_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_20"/></StgValue>
</operation>

<operation id="1288" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.13:1 %patches_parameters_13_load_21 = load i7 %patches_parameters_13_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_21"/></StgValue>
</operation>

<operation id="1289" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.13:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1290" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.12:0 %patches_parameters_12_load_20 = load i7 %patches_parameters_12_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_20"/></StgValue>
</operation>

<operation id="1291" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.12:1 %patches_parameters_12_load_21 = load i7 %patches_parameters_12_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_21"/></StgValue>
</operation>

<operation id="1292" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.12:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1293" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.11:0 %patches_parameters_11_load_20 = load i7 %patches_parameters_11_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_20"/></StgValue>
</operation>

<operation id="1294" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.11:1 %patches_parameters_11_load_21 = load i7 %patches_parameters_11_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_21"/></StgValue>
</operation>

<operation id="1295" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.11:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1296" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.10:0 %patches_parameters_10_load_20 = load i7 %patches_parameters_10_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_20"/></StgValue>
</operation>

<operation id="1297" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.10:1 %patches_parameters_10_load_21 = load i7 %patches_parameters_10_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_21"/></StgValue>
</operation>

<operation id="1298" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.10:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1299" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.9:0 %patches_parameters_9_load_20 = load i7 %patches_parameters_9_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_20"/></StgValue>
</operation>

<operation id="1300" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.9:1 %patches_parameters_9_load_21 = load i7 %patches_parameters_9_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_21"/></StgValue>
</operation>

<operation id="1301" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.9:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1302" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.8:0 %patches_parameters_8_load_20 = load i7 %patches_parameters_8_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_20"/></StgValue>
</operation>

<operation id="1303" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.8:1 %patches_parameters_8_load_21 = load i7 %patches_parameters_8_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_21"/></StgValue>
</operation>

<operation id="1304" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.8:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1305" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.7:0 %patches_parameters_7_load_20 = load i7 %patches_parameters_7_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_20"/></StgValue>
</operation>

<operation id="1306" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.7:1 %patches_parameters_7_load_21 = load i7 %patches_parameters_7_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_21"/></StgValue>
</operation>

<operation id="1307" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.7:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1308" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.6:0 %patches_parameters_6_load_20 = load i7 %patches_parameters_6_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_20"/></StgValue>
</operation>

<operation id="1309" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.6:1 %patches_parameters_6_load_21 = load i7 %patches_parameters_6_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_21"/></StgValue>
</operation>

<operation id="1310" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.6:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1311" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.5:0 %patches_parameters_5_load_20 = load i7 %patches_parameters_5_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_20"/></StgValue>
</operation>

<operation id="1312" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.5:1 %patches_parameters_5_load_21 = load i7 %patches_parameters_5_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_21"/></StgValue>
</operation>

<operation id="1313" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.5:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1314" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.4:0 %patches_parameters_4_load_20 = load i7 %patches_parameters_4_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_20"/></StgValue>
</operation>

<operation id="1315" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.4:1 %patches_parameters_4_load_21 = load i7 %patches_parameters_4_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_21"/></StgValue>
</operation>

<operation id="1316" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.4:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1317" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.3:0 %patches_parameters_3_load_20 = load i7 %patches_parameters_3_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_20"/></StgValue>
</operation>

<operation id="1318" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.3:1 %patches_parameters_3_load_21 = load i7 %patches_parameters_3_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_21"/></StgValue>
</operation>

<operation id="1319" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.3:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1320" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.2:0 %patches_parameters_2_load_20 = load i7 %patches_parameters_2_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_20"/></StgValue>
</operation>

<operation id="1321" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.2:1 %patches_parameters_2_load_21 = load i7 %patches_parameters_2_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_21"/></StgValue>
</operation>

<operation id="1322" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.2:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1323" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.1:0 %patches_parameters_1_load_20 = load i7 %patches_parameters_1_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_20"/></StgValue>
</operation>

<operation id="1324" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.1:1 %patches_parameters_1_load_21 = load i7 %patches_parameters_1_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_21"/></StgValue>
</operation>

<operation id="1325" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.1:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1326" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.31:0 %original_topR_jR = load i7 %patches_parameters_31_addr_10

]]></Node>
<StgValue><ssdm name="original_topR_jR"/></StgValue>
</operation>

<operation id="1327" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx6928.case.31:1 %patches_parameters_31_load_20 = load i7 %patches_parameters_31_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_20"/></StgValue>
</operation>

<operation id="1328" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.31:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1329" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx6928.case.0:0 %patches_parameters_0_load_20 = load i7 %patches_parameters_0_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_20"/></StgValue>
</operation>

<operation id="1330" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="64" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx6928.case.0:1 %patches_parameters_0_load_21 = load i7 %patches_parameters_0_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_21"/></StgValue>
</operation>

<operation id="1331" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="lastPatchIndex_read" val="!31"/>
<literal name="lastPatchIndex_read" val="!2"/>
<literal name="lastPatchIndex_read" val="!3"/>
<literal name="lastPatchIndex_read" val="!4"/>
<literal name="lastPatchIndex_read" val="!5"/>
<literal name="lastPatchIndex_read" val="!6"/>
<literal name="lastPatchIndex_read" val="!7"/>
<literal name="lastPatchIndex_read" val="!8"/>
<literal name="lastPatchIndex_read" val="!9"/>
<literal name="lastPatchIndex_read" val="!10"/>
<literal name="lastPatchIndex_read" val="!11"/>
<literal name="lastPatchIndex_read" val="!12"/>
<literal name="lastPatchIndex_read" val="!13"/>
<literal name="lastPatchIndex_read" val="!14"/>
<literal name="lastPatchIndex_read" val="!15"/>
<literal name="lastPatchIndex_read" val="!16"/>
<literal name="lastPatchIndex_read" val="!17"/>
<literal name="lastPatchIndex_read" val="!18"/>
<literal name="lastPatchIndex_read" val="!19"/>
<literal name="lastPatchIndex_read" val="!20"/>
<literal name="lastPatchIndex_read" val="!21"/>
<literal name="lastPatchIndex_read" val="!22"/>
<literal name="lastPatchIndex_read" val="!23"/>
<literal name="lastPatchIndex_read" val="!24"/>
<literal name="lastPatchIndex_read" val="!25"/>
<literal name="lastPatchIndex_read" val="!26"/>
<literal name="lastPatchIndex_read" val="!27"/>
<literal name="lastPatchIndex_read" val="!28"/>
<literal name="lastPatchIndex_read" val="!29"/>
<literal name="lastPatchIndex_read" val="!30"/>
<literal name="lastPatchIndex_read" val="!32"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.case.0:2 %br_ln687 = br void %arrayidx6928.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="1332" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="32">
<![CDATA[
arrayidx6928.exit:2 %horizontalOverlapBottom = alloca i32 1

]]></Node>
<StgValue><ssdm name="horizontalOverlapBottom"/></StgValue>
</operation>

<operation id="1333" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="64" op_0_bw="32">
<![CDATA[
arrayidx6928.exit:3 %horizontalOverlapTop = alloca i32 1

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop"/></StgValue>
</operation>

<operation id="1334" st_id="71" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1335" st_id="71" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>

<operation id="1336" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx6928.exit:15 %or_ln730 = or i1 %empty_85, i1 %empty_95

]]></Node>
<StgValue><ssdm name="or_ln730"/></StgValue>
</operation>

<operation id="1337" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx6928.exit:16 %or_ln730_2 = or i1 %empty_90, i1 %empty_100

]]></Node>
<StgValue><ssdm name="or_ln730_2"/></StgValue>
</operation>

<operation id="1338" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx6928.exit:17 %store_ln730 = store i64 18446744073708551616, i64 %horizontalOverlapTop

]]></Node>
<StgValue><ssdm name="store_ln730"/></StgValue>
</operation>

<operation id="1339" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx6928.exit:18 %store_ln730 = store i64 18446744073708551616, i64 %horizontalOverlapBottom

]]></Node>
<StgValue><ssdm name="store_ln730"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1340" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx6928.exit:0 %empty_102 = phi i64 %patches_parameters_0_load_20, void %arrayidx6928.case.0, i64 %patches_parameters_1_load_20, void %arrayidx6928.case.1, i64 %patches_parameters_2_load_20, void %arrayidx6928.case.2, i64 %patches_parameters_3_load_20, void %arrayidx6928.case.3, i64 %patches_parameters_4_load_20, void %arrayidx6928.case.4, i64 %patches_parameters_5_load_20, void %arrayidx6928.case.5, i64 %patches_parameters_6_load_20, void %arrayidx6928.case.6, i64 %patches_parameters_7_load_20, void %arrayidx6928.case.7, i64 %patches_parameters_8_load_20, void %arrayidx6928.case.8, i64 %patches_parameters_9_load_20, void %arrayidx6928.case.9, i64 %patches_parameters_10_load_20, void %arrayidx6928.case.10, i64 %patches_parameters_11_load_20, void %arrayidx6928.case.11, i64 %patches_parameters_12_load_20, void %arrayidx6928.case.12, i64 %patches_parameters_13_load_20, void %arrayidx6928.case.13, i64 %patches_parameters_14_load_20, void %arrayidx6928.case.14, i64 %patches_parameters_15_load_20, void %arrayidx6928.case.15, i64 %patches_parameters_16_load_20, void %arrayidx6928.case.16, i64 %patches_parameters_17_load_20, void %arrayidx6928.case.17, i64 %patches_parameters_18_load_20, void %arrayidx6928.case.18, i64 %patches_parameters_19_load_20, void %arrayidx6928.case.19, i64 %patches_parameters_20_load_20, void %arrayidx6928.case.20, i64 %patches_parameters_21_load_20, void %arrayidx6928.case.21, i64 %patches_parameters_22_load_20, void %arrayidx6928.case.22, i64 %patches_parameters_23_load_20, void %arrayidx6928.case.23, i64 %patches_parameters_24_load_20, void %arrayidx6928.case.24, i64 %patches_parameters_25_load_20, void %arrayidx6928.case.25, i64 %patches_parameters_26_load_20, void %arrayidx6928.case.26, i64 %patches_parameters_27_load_20, void %arrayidx6928.case.27, i64 %patches_parameters_28_load_20, void %arrayidx6928.case.28, i64 %patches_parameters_29_load_20, void %arrayidx6928.case.29, i64 %patches_parameters_30_load_20, void %arrayidx6928.case.30, i64 %original_topR_jR, void %arrayidx6928.case.31

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="1341" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx6928.exit:1 %original_topL_jR = phi i64 %patches_parameters_0_load_21, void %arrayidx6928.case.0, i64 %patches_parameters_1_load_21, void %arrayidx6928.case.1, i64 %patches_parameters_2_load_21, void %arrayidx6928.case.2, i64 %patches_parameters_3_load_21, void %arrayidx6928.case.3, i64 %patches_parameters_4_load_21, void %arrayidx6928.case.4, i64 %patches_parameters_5_load_21, void %arrayidx6928.case.5, i64 %patches_parameters_6_load_21, void %arrayidx6928.case.6, i64 %patches_parameters_7_load_21, void %arrayidx6928.case.7, i64 %patches_parameters_8_load_21, void %arrayidx6928.case.8, i64 %patches_parameters_9_load_21, void %arrayidx6928.case.9, i64 %patches_parameters_10_load_21, void %arrayidx6928.case.10, i64 %patches_parameters_11_load_21, void %arrayidx6928.case.11, i64 %patches_parameters_12_load_21, void %arrayidx6928.case.12, i64 %patches_parameters_13_load_21, void %arrayidx6928.case.13, i64 %patches_parameters_14_load_21, void %arrayidx6928.case.14, i64 %patches_parameters_15_load_21, void %arrayidx6928.case.15, i64 %patches_parameters_16_load_21, void %arrayidx6928.case.16, i64 %patches_parameters_17_load_21, void %arrayidx6928.case.17, i64 %patches_parameters_18_load_21, void %arrayidx6928.case.18, i64 %patches_parameters_19_load_21, void %arrayidx6928.case.19, i64 %patches_parameters_20_load_21, void %arrayidx6928.case.20, i64 %patches_parameters_21_load_21, void %arrayidx6928.case.21, i64 %patches_parameters_22_load_21, void %arrayidx6928.case.22, i64 %patches_parameters_23_load_21, void %arrayidx6928.case.23, i64 %patches_parameters_24_load_21, void %arrayidx6928.case.24, i64 %patches_parameters_25_load_21, void %arrayidx6928.case.25, i64 %patches_parameters_26_load_21, void %arrayidx6928.case.26, i64 %patches_parameters_27_load_21, void %arrayidx6928.case.27, i64 %patches_parameters_28_load_21, void %arrayidx6928.case.28, i64 %patches_parameters_29_load_21, void %arrayidx6928.case.29, i64 %patches_parameters_30_load_21, void %arrayidx6928.case.30, i64 %patches_parameters_31_load_20, void %arrayidx6928.case.31

]]></Node>
<StgValue><ssdm name="original_topL_jR"/></StgValue>
</operation>

<operation id="1342" st_id="72" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1343" st_id="72" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1344" st_id="73" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1345" st_id="73" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1346" st_id="74" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1347" st_id="74" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1348" st_id="75" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1349" st_id="75" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1350" st_id="76" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1351" st_id="76" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1352" st_id="77" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1353" st_id="77" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1354" st_id="78" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1355" st_id="78" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1356" st_id="79" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1357" st_id="79" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1358" st_id="80" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1359" st_id="80" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1360" st_id="81" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1361" st_id="81" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1362" st_id="82" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:4 %z0_original_bCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %apexZ0_read, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner"/></StgValue>
</operation>

<operation id="1363" st_id="82" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
arrayidx6928.exit:5 %z0_complementary_cCorner = call i64 @straightLineProjectorFromLayerIJtoK, i64 %complementary_apexZ0_read, i64 %z_top_min_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner"/></StgValue>
</operation>

<operation id="1364" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayidx6928.exit:6 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %z0_original_bCorner, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1365" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx6928.exit:7 %shifted_Align = select i1 %tmp, i64 %complementary_apexZ0_read, i64 %apexZ0_read

]]></Node>
<StgValue><ssdm name="shifted_Align"/></StgValue>
</operation>

<operation id="1366" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx6928.exit:8 %shiftOriginal = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="shiftOriginal"/></StgValue>
</operation>

<operation id="1367" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx6928.exit:9 %icmp_ln713 = icmp_sgt  i64 %z0_complementary_cCorner, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln713"/></StgValue>
</operation>

<operation id="1368" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx6928.exit:10 %shifted_Align_1 = select i1 %icmp_ln713, i64 %apexZ0_read, i64 %shifted_Align

]]></Node>
<StgValue><ssdm name="shifted_Align_1"/></StgValue>
</operation>

<operation id="1369" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx6928.exit:11 %shiftOriginal_1 = or i1 %icmp_ln713, i1 %shiftOriginal

]]></Node>
<StgValue><ssdm name="shiftOriginal_1"/></StgValue>
</operation>

<operation id="1370" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx6928.exit:12 %cmp84_not = xor i1 %icmp_ln713, i1 1

]]></Node>
<StgValue><ssdm name="cmp84_not"/></StgValue>
</operation>

<operation id="1371" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx6928.exit:13 %lnot = and i1 %tmp, i1 %cmp84_not

]]></Node>
<StgValue><ssdm name="lnot"/></StgValue>
</operation>

<operation id="1372" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx6928.exit:14 %newZtop_1 = select i1 %shiftOriginal_1, i64 %z_top_max_read, i64 %z_top_min_read

]]></Node>
<StgValue><ssdm name="newZtop_1"/></StgValue>
</operation>

<operation id="1373" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6928.exit:19 %br_ln730 = br void

]]></Node>
<StgValue><ssdm name="br_ln730"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1374" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %ppl_assign_0 = phi i32 %ppl_read, void %arrayidx6928.exit, i32 %ppl_assign1, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="ppl_assign_0"/></StgValue>
</operation>

<operation id="1375" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %complementary_topR_jR_1 = phi i64 %complementary_topR_jR, void %arrayidx6928.exit, i64 %complementary_topR_jR_2, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_1"/></StgValue>
</operation>

<operation id="1376" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %complementary_topL_jR_1 = phi i64 %complementary_topL_jR, void %arrayidx6928.exit, i64 %complementary_topL_jR_2, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_1"/></StgValue>
</operation>

<operation id="1377" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %original_topL_jL_1 = phi i64 %original_topL_jL, void %arrayidx6928.exit, i64 %original_topL_jL_2, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="original_topL_jL_1"/></StgValue>
</operation>

<operation id="1378" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4 %horizontalShiftTop_1 = phi i64 %horizontalShiftTop, void %arrayidx6928.exit, i64 %horizontalShiftTop_2, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="horizontalShiftTop_1"/></StgValue>
</operation>

<operation id="1379" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:5 %original_topR_jL_1 = phi i64 %original_topR_jL, void %arrayidx6928.exit, i64 %original_topR_jL_2, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="original_topR_jL_1"/></StgValue>
</operation>

<operation id="1380" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:6 %horizontalShiftBottom_1 = phi i64 %horizontalShiftBottom, void %arrayidx6928.exit, i64 %horizontalShiftBottom_2, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom_1"/></StgValue>
</operation>

<operation id="1381" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:7 %complementary_topR_jL_1 = phi i64 %empty_101, void %arrayidx6928.exit, i64 %complementary_topR_jL_2, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_1"/></StgValue>
</operation>

<operation id="1382" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:8 %complementary_topL_jL_1 = phi i64 %complementary_topL_jL, void %arrayidx6928.exit, i64 %complementary_topL_jL_2, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_1"/></StgValue>
</operation>

<operation id="1383" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:9 %original_topR_jR_1 = phi i64 %empty_102, void %arrayidx6928.exit, i64 %original_topR_jR_2, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="original_topR_jR_1"/></StgValue>
</operation>

<operation id="1384" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:10 %original_topL_jR_1 = phi i64 %original_topL_jR, void %arrayidx6928.exit, i64 %original_topL_jR_2, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="original_topL_jR_1"/></StgValue>
</operation>

<operation id="1385" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:11 %makeHorizontallyShiftedPatch = phi i1 0, void %arrayidx6928.exit, i1 1, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="makeHorizontallyShiftedPatch"/></StgValue>
</operation>

<operation id="1386" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:12 %shifted_Align_2 = phi i64 %shifted_Align_1, void %arrayidx6928.exit, i64 %shifted_Align_5, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="shifted_Align_2"/></StgValue>
</operation>

<operation id="1387" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:13 %newZtop = phi i64 0, void %arrayidx6928.exit, i64 %newZtop_1, void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="newZtop"/></StgValue>
</operation>

<operation id="1388" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:14 %specloopname_ln701 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln701"/></StgValue>
</operation>

<operation id="1389" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %tmp_140 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %horizontalShiftTop_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1390" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:16 %icmp_ln730 = icmp_slt  i63 %tmp_140, i63 1

]]></Node>
<StgValue><ssdm name="icmp_ln730"/></StgValue>
</operation>

<operation id="1391" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17 %or_ln730_1 = or i1 %or_ln730, i1 %icmp_ln730

]]></Node>
<StgValue><ssdm name="or_ln730_1"/></StgValue>
</operation>

<operation id="1392" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:18 %horizontalOverlapBottom_load = load i64 %horizontalOverlapBottom

]]></Node>
<StgValue><ssdm name="horizontalOverlapBottom_load"/></StgValue>
</operation>

<operation id="1393" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:19 %horizontalOverlapTop_load = load i64 %horizontalOverlapTop

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop_load"/></StgValue>
</operation>

<operation id="1394" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:20 %br_ln730 = br i1 %or_ln730_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln730"/></StgValue>
</operation>

<operation id="1395" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %icmp_ln730_4 = icmp_slt  i64 %horizontalOverlapTop_load, i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln730_4"/></StgValue>
</operation>

<operation id="1396" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln730_5 = icmp_slt  i64 %horizontalOverlapBottom_load, i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln730_5"/></StgValue>
</operation>

<operation id="1397" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln730_2 = and i1 %icmp_ln730_4, i1 %icmp_ln730_5

]]></Node>
<StgValue><ssdm name="and_ln730_2"/></StgValue>
</operation>

<operation id="1398" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln730 = br i1 %and_ln730_2, void %.critedge, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln730"/></StgValue>
</operation>

<operation id="1399" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_141 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %horizontalShiftBottom_1, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1400" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
:1 %icmp_ln730_1 = icmp_slt  i63 %tmp_141, i63 1

]]></Node>
<StgValue><ssdm name="icmp_ln730_1"/></StgValue>
</operation>

<operation id="1401" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln730_3 = or i1 %or_ln730_2, i1 %icmp_ln730_1

]]></Node>
<StgValue><ssdm name="or_ln730_3"/></StgValue>
</operation>

<operation id="1402" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %xor_ln730 = xor i1 %or_ln730_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln730"/></StgValue>
</operation>

<operation id="1403" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %icmp_ln730_2 = icmp_slt  i64 %horizontalOverlapBottom_load, i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln730_2"/></StgValue>
</operation>

<operation id="1404" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %and_ln730 = and i1 %icmp_ln730_2, i1 %xor_ln730

]]></Node>
<StgValue><ssdm name="and_ln730"/></StgValue>
</operation>

<operation id="1405" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %icmp_ln730_3 = icmp_slt  i64 %horizontalOverlapTop_load, i64 1

]]></Node>
<StgValue><ssdm name="icmp_ln730_3"/></StgValue>
</operation>

<operation id="1406" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln730_1 = and i1 %and_ln730, i1 %icmp_ln730_3

]]></Node>
<StgValue><ssdm name="and_ln730_1"/></StgValue>
</operation>

<operation id="1407" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln730 = br i1 %and_ln730_1, void %.critedge, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln730"/></StgValue>
</operation>

<operation id="1408" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="1"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:0 %cmp93 = icmp_slt  i64 %horizontalShiftTop_1, i64 %horizontalShiftBottom_1

]]></Node>
<StgValue><ssdm name="cmp93"/></StgValue>
</operation>

<operation id="1409" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="1"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:1 %horizontalShiftBottom_0_horizontalShiftTop_0 = select i1 %cmp93, i64 %horizontalShiftBottom_1, i64 %horizontalShiftTop_1

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom_0_horizontalShiftTop_0"/></StgValue>
</operation>

<operation id="1410" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="1"/>
<literal name="shiftOriginal_1" val="1"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="1"/>
<literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:2 %shifted_Align_3 = sub i64 %shifted_Align_2, i64 %horizontalShiftBottom_0_horizontalShiftTop_0

]]></Node>
<StgValue><ssdm name="shifted_Align_3"/></StgValue>
</operation>

<operation id="1411" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="1"/>
<literal name="shiftOriginal_1" val="0"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="1"/>
<literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge:3 %shifted_Align_4 = add i64 %shifted_Align_2, i64 %horizontalShiftBottom_0_horizontalShiftTop_0

]]></Node>
<StgValue><ssdm name="shifted_Align_4"/></StgValue>
</operation>

<operation id="1412" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="1"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:4 %shifted_Align_5 = select i1 %shiftOriginal_1, i64 %shifted_Align_3, i64 %shifted_Align_4

]]></Node>
<StgValue><ssdm name="shifted_Align_5"/></StgValue>
</operation>

<operation id="1413" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="1"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5 %br_ln748 = br i1 %makeHorizontallyShiftedPatch, void %._crit_edge3, void

]]></Node>
<StgValue><ssdm name="br_ln748"/></StgValue>
</operation>

<operation id="1414" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %n_patches_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="1415" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln730_1" val="1"/>
<literal name="and_ln730_1" val="0"/>
</and_exp><and_exp><literal name="or_ln730_1" val="0"/>
<literal name="and_ln730_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:0 %br_ln794 = br i1 %makeHorizontallyShiftedPatch, void %.critedge._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln794"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1416" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %add_ln750 = add i32 %n_patches_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln750"/></StgValue>
</operation>

<operation id="1417" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
:2 %call_ln750 = call void @delete_patch.1, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %add_ln750

]]></Node>
<StgValue><ssdm name="call_ln750"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1418" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
:2 %call_ln750 = call void @delete_patch.1, i32 %n_patches, i32 %n_patches_read, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %add_ln750

]]></Node>
<StgValue><ssdm name="call_ln750"/></StgValue>
</operation>

<operation id="1419" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln752 = br void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln752"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1420" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="1" op_72_bw="25" op_73_bw="26" op_74_bw="64" op_75_bw="64" op_76_bw="1" op_77_bw="1" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0">
<![CDATA[
._crit_edge3:0 %ppl_assign1 = call i32 @makePatch_alignedToLine.1, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i64 %shifted_Align_5, i64 %newZtop_1, i32 %ppl_assign_0, i1 %lnot, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="ppl_assign1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1421" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="192" op_3_bw="32" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="64" op_68_bw="64" op_69_bw="64" op_70_bw="32" op_71_bw="1" op_72_bw="25" op_73_bw="26" op_74_bw="64" op_75_bw="64" op_76_bw="1" op_77_bw="1" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0">
<![CDATA[
._crit_edge3:0 %ppl_assign1 = call i32 @makePatch_alignedToLine.1, i32 %n_patches, i192 %GDarray, i32 %GDn_points, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i64 %shifted_Align_5, i64 %newZtop_1, i32 %ppl_assign_0, i1 %lnot, i25 %radii, i26 %trapezoid_edges, i64 %temp, i64 %NPpatches_parameters_229, i1 %NPpatches_parameters_330, i1 %NPpatches_parameters_128

]]></Node>
<StgValue><ssdm name="ppl_assign1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1422" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge3:1 %n_patches_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_2"/></StgValue>
</operation>

<operation id="1423" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="32" op_23_bw="0" op_24_bw="32" op_25_bw="0" op_26_bw="32" op_27_bw="0" op_28_bw="32" op_29_bw="0" op_30_bw="32" op_31_bw="0" op_32_bw="32" op_33_bw="0" op_34_bw="32" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="32" op_39_bw="0" op_40_bw="32" op_41_bw="0" op_42_bw="32" op_43_bw="0" op_44_bw="32" op_45_bw="0" op_46_bw="32" op_47_bw="0" op_48_bw="32" op_49_bw="0" op_50_bw="32" op_51_bw="0" op_52_bw="32" op_53_bw="0" op_54_bw="32" op_55_bw="0" op_56_bw="32" op_57_bw="0" op_58_bw="32" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="32" op_63_bw="0">
<![CDATA[
._crit_edge3:2 %switch_ln756 = switch i32 %n_patches_read_2, void %arrayidx12852.case.0, i32 32, void %arrayidx12852.case.31, i32 2, void %arrayidx12852.case.1, i32 3, void %arrayidx12852.case.2, i32 4, void %arrayidx12852.case.3, i32 5, void %arrayidx12852.case.4, i32 6, void %arrayidx12852.case.5, i32 7, void %arrayidx12852.case.6, i32 8, void %arrayidx12852.case.7, i32 9, void %arrayidx12852.case.8, i32 10, void %arrayidx12852.case.9, i32 11, void %arrayidx12852.case.10, i32 12, void %arrayidx12852.case.11, i32 13, void %arrayidx12852.case.12, i32 14, void %arrayidx12852.case.13, i32 15, void %arrayidx12852.case.14, i32 16, void %arrayidx12852.case.15, i32 17, void %arrayidx12852.case.16, i32 18, void %arrayidx12852.case.17, i32 19, void %arrayidx12852.case.18, i32 20, void %arrayidx12852.case.19, i32 21, void %arrayidx12852.case.20, i32 22, void %arrayidx12852.case.21, i32 23, void %arrayidx12852.case.22, i32 24, void %arrayidx12852.case.23, i32 25, void %arrayidx12852.case.24, i32 26, void %arrayidx12852.case.25, i32 27, void %arrayidx12852.case.26, i32 28, void %arrayidx12852.case.27, i32 29, void %arrayidx12852.case.28, i32 30, void %arrayidx12852.case.29, i32 31, void %arrayidx12852.case.30

]]></Node>
<StgValue><ssdm name="switch_ln756"/></StgValue>
</operation>

<operation id="1424" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.30:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1425" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.29:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1426" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.28:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1427" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.27:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1428" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.26:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1429" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.25:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1430" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.24:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1431" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.23:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1432" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.22:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1433" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.21:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1434" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.20:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1435" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.19:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1436" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.18:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1437" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.17:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1438" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.16:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1439" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.15:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1440" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.14:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1441" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.13:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1442" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.12:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1443" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.11:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1444" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.10:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1445" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.9:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1446" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.8:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1447" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.7:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1448" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.6:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1449" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.5:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1450" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.4:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1451" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.3:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1452" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.2:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1453" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.1:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1454" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.31:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1455" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.0:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1456" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.30:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_30, i64 %patches_parameters_30, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1457" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.29:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_29, i64 %patches_parameters_29, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1458" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.28:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_28, i64 %patches_parameters_28, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1459" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.27:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_27, i64 %patches_parameters_27, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1460" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.26:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_26, i64 %patches_parameters_26, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1461" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.25:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_25, i64 %patches_parameters_25, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1462" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.24:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_24, i64 %patches_parameters_24, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1463" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.23:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_23, i64 %patches_parameters_23, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1464" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.22:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_22, i64 %patches_parameters_22, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1465" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.21:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_21, i64 %patches_parameters_21, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1466" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.20:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_20, i64 %patches_parameters_20, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1467" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.19:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_19, i64 %patches_parameters_19, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1468" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.18:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_18, i64 %patches_parameters_18, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1469" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.17:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_17, i64 %patches_parameters_17, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1470" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.16:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_16, i64 %patches_parameters_16, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1471" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.15:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_15, i64 %patches_parameters_15, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1472" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.14:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_14, i64 %patches_parameters_14, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1473" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.13:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_13, i64 %patches_parameters_13, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1474" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.12:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_12, i64 %patches_parameters_12, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1475" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.11:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_11, i64 %patches_parameters_11, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1476" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.10:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_10, i64 %patches_parameters_10, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1477" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.9:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_9, i64 %patches_parameters_9, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1478" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.8:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_8, i64 %patches_parameters_8, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1479" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.7:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_7, i64 %patches_parameters_7, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1480" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.6:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_6, i64 %patches_parameters_6, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1481" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.5:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_5, i64 %patches_parameters_5, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1482" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.4:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_4, i64 %patches_parameters_4, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1483" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.3:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_3, i64 %patches_parameters_3, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1484" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.2:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_2, i64 %patches_parameters_2, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1485" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.1:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_1, i64 %patches_parameters_1, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1486" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.31:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_31, i64 %patches_parameters_31, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>

<operation id="1487" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="25" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
arrayidx12852.case.0:0 %call_ln756 = call void @getShadows, i64 %patches_superpoints_0, i64 %patches_parameters_0, i64 %z_top_min_read, i64 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln756"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1488" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.30:1 %patches_parameters_30_load_22 = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_22"/></StgValue>
</operation>

<operation id="1489" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.30:2 %patches_parameters_30_load_23 = load i7 %patches_parameters_30_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_23"/></StgValue>
</operation>

<operation id="1490" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.29:1 %patches_parameters_29_load_22 = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_22"/></StgValue>
</operation>

<operation id="1491" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.29:2 %patches_parameters_29_load_23 = load i7 %patches_parameters_29_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_23"/></StgValue>
</operation>

<operation id="1492" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.28:1 %patches_parameters_28_load_22 = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_22"/></StgValue>
</operation>

<operation id="1493" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.28:2 %patches_parameters_28_load_23 = load i7 %patches_parameters_28_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_23"/></StgValue>
</operation>

<operation id="1494" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.27:1 %patches_parameters_27_load_22 = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_22"/></StgValue>
</operation>

<operation id="1495" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.27:2 %patches_parameters_27_load_23 = load i7 %patches_parameters_27_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_23"/></StgValue>
</operation>

<operation id="1496" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.26:1 %patches_parameters_26_load_22 = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_22"/></StgValue>
</operation>

<operation id="1497" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.26:2 %patches_parameters_26_load_23 = load i7 %patches_parameters_26_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_23"/></StgValue>
</operation>

<operation id="1498" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.25:1 %patches_parameters_25_load_22 = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_22"/></StgValue>
</operation>

<operation id="1499" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.25:2 %patches_parameters_25_load_23 = load i7 %patches_parameters_25_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_23"/></StgValue>
</operation>

<operation id="1500" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.24:1 %patches_parameters_24_load_22 = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_22"/></StgValue>
</operation>

<operation id="1501" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.24:2 %patches_parameters_24_load_23 = load i7 %patches_parameters_24_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_23"/></StgValue>
</operation>

<operation id="1502" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.23:1 %patches_parameters_23_load_22 = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_22"/></StgValue>
</operation>

<operation id="1503" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.23:2 %patches_parameters_23_load_23 = load i7 %patches_parameters_23_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_23"/></StgValue>
</operation>

<operation id="1504" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.22:1 %patches_parameters_22_load_22 = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_22"/></StgValue>
</operation>

<operation id="1505" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.22:2 %patches_parameters_22_load_23 = load i7 %patches_parameters_22_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_23"/></StgValue>
</operation>

<operation id="1506" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.21:1 %patches_parameters_21_load_22 = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_22"/></StgValue>
</operation>

<operation id="1507" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.21:2 %patches_parameters_21_load_23 = load i7 %patches_parameters_21_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_23"/></StgValue>
</operation>

<operation id="1508" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.20:1 %patches_parameters_20_load_22 = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_22"/></StgValue>
</operation>

<operation id="1509" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.20:2 %patches_parameters_20_load_23 = load i7 %patches_parameters_20_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_23"/></StgValue>
</operation>

<operation id="1510" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.19:1 %patches_parameters_19_load_22 = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_22"/></StgValue>
</operation>

<operation id="1511" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.19:2 %patches_parameters_19_load_23 = load i7 %patches_parameters_19_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_23"/></StgValue>
</operation>

<operation id="1512" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.18:1 %patches_parameters_18_load_22 = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_22"/></StgValue>
</operation>

<operation id="1513" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.18:2 %patches_parameters_18_load_23 = load i7 %patches_parameters_18_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_23"/></StgValue>
</operation>

<operation id="1514" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.17:1 %patches_parameters_17_load_22 = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_22"/></StgValue>
</operation>

<operation id="1515" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.17:2 %patches_parameters_17_load_23 = load i7 %patches_parameters_17_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_23"/></StgValue>
</operation>

<operation id="1516" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.16:1 %patches_parameters_16_load_22 = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_22"/></StgValue>
</operation>

<operation id="1517" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.16:2 %patches_parameters_16_load_23 = load i7 %patches_parameters_16_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_23"/></StgValue>
</operation>

<operation id="1518" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.15:1 %patches_parameters_15_load_22 = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_22"/></StgValue>
</operation>

<operation id="1519" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.15:2 %patches_parameters_15_load_23 = load i7 %patches_parameters_15_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_23"/></StgValue>
</operation>

<operation id="1520" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.14:1 %patches_parameters_14_load_22 = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_22"/></StgValue>
</operation>

<operation id="1521" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.14:2 %patches_parameters_14_load_23 = load i7 %patches_parameters_14_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_23"/></StgValue>
</operation>

<operation id="1522" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.13:1 %patches_parameters_13_load_22 = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_22"/></StgValue>
</operation>

<operation id="1523" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.13:2 %patches_parameters_13_load_23 = load i7 %patches_parameters_13_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_23"/></StgValue>
</operation>

<operation id="1524" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.12:1 %patches_parameters_12_load_22 = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_22"/></StgValue>
</operation>

<operation id="1525" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.12:2 %patches_parameters_12_load_23 = load i7 %patches_parameters_12_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_23"/></StgValue>
</operation>

<operation id="1526" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.11:1 %patches_parameters_11_load_22 = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_22"/></StgValue>
</operation>

<operation id="1527" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.11:2 %patches_parameters_11_load_23 = load i7 %patches_parameters_11_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_23"/></StgValue>
</operation>

<operation id="1528" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.10:1 %patches_parameters_10_load_22 = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_22"/></StgValue>
</operation>

<operation id="1529" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.10:2 %patches_parameters_10_load_23 = load i7 %patches_parameters_10_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_23"/></StgValue>
</operation>

<operation id="1530" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.9:1 %patches_parameters_9_load_22 = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_22"/></StgValue>
</operation>

<operation id="1531" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.9:2 %patches_parameters_9_load_23 = load i7 %patches_parameters_9_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_23"/></StgValue>
</operation>

<operation id="1532" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.8:1 %patches_parameters_8_load_22 = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_22"/></StgValue>
</operation>

<operation id="1533" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.8:2 %patches_parameters_8_load_23 = load i7 %patches_parameters_8_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_23"/></StgValue>
</operation>

<operation id="1534" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.7:1 %patches_parameters_7_load_22 = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_22"/></StgValue>
</operation>

<operation id="1535" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.7:2 %patches_parameters_7_load_23 = load i7 %patches_parameters_7_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_23"/></StgValue>
</operation>

<operation id="1536" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.6:1 %patches_parameters_6_load_22 = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_22"/></StgValue>
</operation>

<operation id="1537" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.6:2 %patches_parameters_6_load_23 = load i7 %patches_parameters_6_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_23"/></StgValue>
</operation>

<operation id="1538" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.5:1 %patches_parameters_5_load_22 = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_22"/></StgValue>
</operation>

<operation id="1539" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.5:2 %patches_parameters_5_load_23 = load i7 %patches_parameters_5_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_23"/></StgValue>
</operation>

<operation id="1540" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.4:1 %patches_parameters_4_load_22 = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_22"/></StgValue>
</operation>

<operation id="1541" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.4:2 %patches_parameters_4_load_23 = load i7 %patches_parameters_4_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_23"/></StgValue>
</operation>

<operation id="1542" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.3:1 %patches_parameters_3_load_22 = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_22"/></StgValue>
</operation>

<operation id="1543" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.3:2 %patches_parameters_3_load_23 = load i7 %patches_parameters_3_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_23"/></StgValue>
</operation>

<operation id="1544" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.2:1 %patches_parameters_2_load_22 = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_22"/></StgValue>
</operation>

<operation id="1545" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.2:2 %patches_parameters_2_load_23 = load i7 %patches_parameters_2_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_23"/></StgValue>
</operation>

<operation id="1546" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.1:1 %patches_parameters_1_load_22 = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_22"/></StgValue>
</operation>

<operation id="1547" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.1:2 %patches_parameters_1_load_23 = load i7 %patches_parameters_1_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_23"/></StgValue>
</operation>

<operation id="1548" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.31:1 %patches_parameters_31_load_21 = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_21"/></StgValue>
</operation>

<operation id="1549" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.31:2 %patches_parameters_31_load_22 = load i7 %patches_parameters_31_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_22"/></StgValue>
</operation>

<operation id="1550" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.0:1 %patches_parameters_0_load_22 = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_22"/></StgValue>
</operation>

<operation id="1551" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.0:2 %patches_parameters_0_load_23 = load i7 %patches_parameters_0_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_23"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1552" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.30:1 %patches_parameters_30_load_22 = load i7 %patches_parameters_30_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_22"/></StgValue>
</operation>

<operation id="1553" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.30:2 %patches_parameters_30_load_23 = load i7 %patches_parameters_30_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_23"/></StgValue>
</operation>

<operation id="1554" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.30:3 %patches_parameters_30_load_24 = load i7 %patches_parameters_30_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_24"/></StgValue>
</operation>

<operation id="1555" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.30:4 %patches_parameters_30_load_25 = load i7 %patches_parameters_30_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_25"/></StgValue>
</operation>

<operation id="1556" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.29:1 %patches_parameters_29_load_22 = load i7 %patches_parameters_29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_22"/></StgValue>
</operation>

<operation id="1557" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.29:2 %patches_parameters_29_load_23 = load i7 %patches_parameters_29_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_23"/></StgValue>
</operation>

<operation id="1558" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.29:3 %patches_parameters_29_load_24 = load i7 %patches_parameters_29_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_24"/></StgValue>
</operation>

<operation id="1559" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.29:4 %patches_parameters_29_load_25 = load i7 %patches_parameters_29_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_25"/></StgValue>
</operation>

<operation id="1560" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.28:1 %patches_parameters_28_load_22 = load i7 %patches_parameters_28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_22"/></StgValue>
</operation>

<operation id="1561" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.28:2 %patches_parameters_28_load_23 = load i7 %patches_parameters_28_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_23"/></StgValue>
</operation>

<operation id="1562" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.28:3 %patches_parameters_28_load_24 = load i7 %patches_parameters_28_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_24"/></StgValue>
</operation>

<operation id="1563" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.28:4 %patches_parameters_28_load_25 = load i7 %patches_parameters_28_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_25"/></StgValue>
</operation>

<operation id="1564" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.27:1 %patches_parameters_27_load_22 = load i7 %patches_parameters_27_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_22"/></StgValue>
</operation>

<operation id="1565" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.27:2 %patches_parameters_27_load_23 = load i7 %patches_parameters_27_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_23"/></StgValue>
</operation>

<operation id="1566" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.27:3 %patches_parameters_27_load_24 = load i7 %patches_parameters_27_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_24"/></StgValue>
</operation>

<operation id="1567" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.27:4 %patches_parameters_27_load_25 = load i7 %patches_parameters_27_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_25"/></StgValue>
</operation>

<operation id="1568" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.26:1 %patches_parameters_26_load_22 = load i7 %patches_parameters_26_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_22"/></StgValue>
</operation>

<operation id="1569" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.26:2 %patches_parameters_26_load_23 = load i7 %patches_parameters_26_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_23"/></StgValue>
</operation>

<operation id="1570" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.26:3 %patches_parameters_26_load_24 = load i7 %patches_parameters_26_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_24"/></StgValue>
</operation>

<operation id="1571" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.26:4 %patches_parameters_26_load_25 = load i7 %patches_parameters_26_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_25"/></StgValue>
</operation>

<operation id="1572" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.25:1 %patches_parameters_25_load_22 = load i7 %patches_parameters_25_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_22"/></StgValue>
</operation>

<operation id="1573" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.25:2 %patches_parameters_25_load_23 = load i7 %patches_parameters_25_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_23"/></StgValue>
</operation>

<operation id="1574" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.25:3 %patches_parameters_25_load_24 = load i7 %patches_parameters_25_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_24"/></StgValue>
</operation>

<operation id="1575" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.25:4 %patches_parameters_25_load_25 = load i7 %patches_parameters_25_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_25"/></StgValue>
</operation>

<operation id="1576" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.24:1 %patches_parameters_24_load_22 = load i7 %patches_parameters_24_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_22"/></StgValue>
</operation>

<operation id="1577" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.24:2 %patches_parameters_24_load_23 = load i7 %patches_parameters_24_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_23"/></StgValue>
</operation>

<operation id="1578" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.24:3 %patches_parameters_24_load_24 = load i7 %patches_parameters_24_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_24"/></StgValue>
</operation>

<operation id="1579" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.24:4 %patches_parameters_24_load_25 = load i7 %patches_parameters_24_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_25"/></StgValue>
</operation>

<operation id="1580" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.23:1 %patches_parameters_23_load_22 = load i7 %patches_parameters_23_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_22"/></StgValue>
</operation>

<operation id="1581" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.23:2 %patches_parameters_23_load_23 = load i7 %patches_parameters_23_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_23"/></StgValue>
</operation>

<operation id="1582" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.23:3 %patches_parameters_23_load_24 = load i7 %patches_parameters_23_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_24"/></StgValue>
</operation>

<operation id="1583" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.23:4 %patches_parameters_23_load_25 = load i7 %patches_parameters_23_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_25"/></StgValue>
</operation>

<operation id="1584" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.22:1 %patches_parameters_22_load_22 = load i7 %patches_parameters_22_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_22"/></StgValue>
</operation>

<operation id="1585" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.22:2 %patches_parameters_22_load_23 = load i7 %patches_parameters_22_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_23"/></StgValue>
</operation>

<operation id="1586" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.22:3 %patches_parameters_22_load_24 = load i7 %patches_parameters_22_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_24"/></StgValue>
</operation>

<operation id="1587" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.22:4 %patches_parameters_22_load_25 = load i7 %patches_parameters_22_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_25"/></StgValue>
</operation>

<operation id="1588" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.21:1 %patches_parameters_21_load_22 = load i7 %patches_parameters_21_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_22"/></StgValue>
</operation>

<operation id="1589" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.21:2 %patches_parameters_21_load_23 = load i7 %patches_parameters_21_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_23"/></StgValue>
</operation>

<operation id="1590" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.21:3 %patches_parameters_21_load_24 = load i7 %patches_parameters_21_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_24"/></StgValue>
</operation>

<operation id="1591" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.21:4 %patches_parameters_21_load_25 = load i7 %patches_parameters_21_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_25"/></StgValue>
</operation>

<operation id="1592" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.20:1 %patches_parameters_20_load_22 = load i7 %patches_parameters_20_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_22"/></StgValue>
</operation>

<operation id="1593" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.20:2 %patches_parameters_20_load_23 = load i7 %patches_parameters_20_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_23"/></StgValue>
</operation>

<operation id="1594" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.20:3 %patches_parameters_20_load_24 = load i7 %patches_parameters_20_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_24"/></StgValue>
</operation>

<operation id="1595" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.20:4 %patches_parameters_20_load_25 = load i7 %patches_parameters_20_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_25"/></StgValue>
</operation>

<operation id="1596" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.19:1 %patches_parameters_19_load_22 = load i7 %patches_parameters_19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_22"/></StgValue>
</operation>

<operation id="1597" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.19:2 %patches_parameters_19_load_23 = load i7 %patches_parameters_19_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_23"/></StgValue>
</operation>

<operation id="1598" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.19:3 %patches_parameters_19_load_24 = load i7 %patches_parameters_19_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_24"/></StgValue>
</operation>

<operation id="1599" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.19:4 %patches_parameters_19_load_25 = load i7 %patches_parameters_19_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_25"/></StgValue>
</operation>

<operation id="1600" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.18:1 %patches_parameters_18_load_22 = load i7 %patches_parameters_18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_22"/></StgValue>
</operation>

<operation id="1601" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.18:2 %patches_parameters_18_load_23 = load i7 %patches_parameters_18_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_23"/></StgValue>
</operation>

<operation id="1602" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.18:3 %patches_parameters_18_load_24 = load i7 %patches_parameters_18_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_24"/></StgValue>
</operation>

<operation id="1603" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.18:4 %patches_parameters_18_load_25 = load i7 %patches_parameters_18_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_25"/></StgValue>
</operation>

<operation id="1604" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.17:1 %patches_parameters_17_load_22 = load i7 %patches_parameters_17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_22"/></StgValue>
</operation>

<operation id="1605" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.17:2 %patches_parameters_17_load_23 = load i7 %patches_parameters_17_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_23"/></StgValue>
</operation>

<operation id="1606" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.17:3 %patches_parameters_17_load_24 = load i7 %patches_parameters_17_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_24"/></StgValue>
</operation>

<operation id="1607" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.17:4 %patches_parameters_17_load_25 = load i7 %patches_parameters_17_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_25"/></StgValue>
</operation>

<operation id="1608" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.16:1 %patches_parameters_16_load_22 = load i7 %patches_parameters_16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_22"/></StgValue>
</operation>

<operation id="1609" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.16:2 %patches_parameters_16_load_23 = load i7 %patches_parameters_16_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_23"/></StgValue>
</operation>

<operation id="1610" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.16:3 %patches_parameters_16_load_24 = load i7 %patches_parameters_16_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_24"/></StgValue>
</operation>

<operation id="1611" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.16:4 %patches_parameters_16_load_25 = load i7 %patches_parameters_16_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_25"/></StgValue>
</operation>

<operation id="1612" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.15:1 %patches_parameters_15_load_22 = load i7 %patches_parameters_15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_22"/></StgValue>
</operation>

<operation id="1613" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.15:2 %patches_parameters_15_load_23 = load i7 %patches_parameters_15_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_23"/></StgValue>
</operation>

<operation id="1614" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.15:3 %patches_parameters_15_load_24 = load i7 %patches_parameters_15_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_24"/></StgValue>
</operation>

<operation id="1615" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.15:4 %patches_parameters_15_load_25 = load i7 %patches_parameters_15_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_25"/></StgValue>
</operation>

<operation id="1616" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.14:1 %patches_parameters_14_load_22 = load i7 %patches_parameters_14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_22"/></StgValue>
</operation>

<operation id="1617" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.14:2 %patches_parameters_14_load_23 = load i7 %patches_parameters_14_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_23"/></StgValue>
</operation>

<operation id="1618" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.14:3 %patches_parameters_14_load_24 = load i7 %patches_parameters_14_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_24"/></StgValue>
</operation>

<operation id="1619" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.14:4 %patches_parameters_14_load_25 = load i7 %patches_parameters_14_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_25"/></StgValue>
</operation>

<operation id="1620" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.13:1 %patches_parameters_13_load_22 = load i7 %patches_parameters_13_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_22"/></StgValue>
</operation>

<operation id="1621" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.13:2 %patches_parameters_13_load_23 = load i7 %patches_parameters_13_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_23"/></StgValue>
</operation>

<operation id="1622" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.13:3 %patches_parameters_13_load_24 = load i7 %patches_parameters_13_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_24"/></StgValue>
</operation>

<operation id="1623" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.13:4 %patches_parameters_13_load_25 = load i7 %patches_parameters_13_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_25"/></StgValue>
</operation>

<operation id="1624" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.12:1 %patches_parameters_12_load_22 = load i7 %patches_parameters_12_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_22"/></StgValue>
</operation>

<operation id="1625" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.12:2 %patches_parameters_12_load_23 = load i7 %patches_parameters_12_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_23"/></StgValue>
</operation>

<operation id="1626" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.12:3 %patches_parameters_12_load_24 = load i7 %patches_parameters_12_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_24"/></StgValue>
</operation>

<operation id="1627" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.12:4 %patches_parameters_12_load_25 = load i7 %patches_parameters_12_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_25"/></StgValue>
</operation>

<operation id="1628" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.11:1 %patches_parameters_11_load_22 = load i7 %patches_parameters_11_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_22"/></StgValue>
</operation>

<operation id="1629" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.11:2 %patches_parameters_11_load_23 = load i7 %patches_parameters_11_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_23"/></StgValue>
</operation>

<operation id="1630" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.11:3 %patches_parameters_11_load_24 = load i7 %patches_parameters_11_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_24"/></StgValue>
</operation>

<operation id="1631" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.11:4 %patches_parameters_11_load_25 = load i7 %patches_parameters_11_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_25"/></StgValue>
</operation>

<operation id="1632" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.10:1 %patches_parameters_10_load_22 = load i7 %patches_parameters_10_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_22"/></StgValue>
</operation>

<operation id="1633" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.10:2 %patches_parameters_10_load_23 = load i7 %patches_parameters_10_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_23"/></StgValue>
</operation>

<operation id="1634" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.10:3 %patches_parameters_10_load_24 = load i7 %patches_parameters_10_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_24"/></StgValue>
</operation>

<operation id="1635" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.10:4 %patches_parameters_10_load_25 = load i7 %patches_parameters_10_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_25"/></StgValue>
</operation>

<operation id="1636" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.9:1 %patches_parameters_9_load_22 = load i7 %patches_parameters_9_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_22"/></StgValue>
</operation>

<operation id="1637" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.9:2 %patches_parameters_9_load_23 = load i7 %patches_parameters_9_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_23"/></StgValue>
</operation>

<operation id="1638" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.9:3 %patches_parameters_9_load_24 = load i7 %patches_parameters_9_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_24"/></StgValue>
</operation>

<operation id="1639" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.9:4 %patches_parameters_9_load_25 = load i7 %patches_parameters_9_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_25"/></StgValue>
</operation>

<operation id="1640" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.8:1 %patches_parameters_8_load_22 = load i7 %patches_parameters_8_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_22"/></StgValue>
</operation>

<operation id="1641" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.8:2 %patches_parameters_8_load_23 = load i7 %patches_parameters_8_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_23"/></StgValue>
</operation>

<operation id="1642" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.8:3 %patches_parameters_8_load_24 = load i7 %patches_parameters_8_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_24"/></StgValue>
</operation>

<operation id="1643" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.8:4 %patches_parameters_8_load_25 = load i7 %patches_parameters_8_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_25"/></StgValue>
</operation>

<operation id="1644" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.7:1 %patches_parameters_7_load_22 = load i7 %patches_parameters_7_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_22"/></StgValue>
</operation>

<operation id="1645" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.7:2 %patches_parameters_7_load_23 = load i7 %patches_parameters_7_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_23"/></StgValue>
</operation>

<operation id="1646" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.7:3 %patches_parameters_7_load_24 = load i7 %patches_parameters_7_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_24"/></StgValue>
</operation>

<operation id="1647" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.7:4 %patches_parameters_7_load_25 = load i7 %patches_parameters_7_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_25"/></StgValue>
</operation>

<operation id="1648" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.6:1 %patches_parameters_6_load_22 = load i7 %patches_parameters_6_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_22"/></StgValue>
</operation>

<operation id="1649" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.6:2 %patches_parameters_6_load_23 = load i7 %patches_parameters_6_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_23"/></StgValue>
</operation>

<operation id="1650" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.6:3 %patches_parameters_6_load_24 = load i7 %patches_parameters_6_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_24"/></StgValue>
</operation>

<operation id="1651" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.6:4 %patches_parameters_6_load_25 = load i7 %patches_parameters_6_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_25"/></StgValue>
</operation>

<operation id="1652" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.5:1 %patches_parameters_5_load_22 = load i7 %patches_parameters_5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_22"/></StgValue>
</operation>

<operation id="1653" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.5:2 %patches_parameters_5_load_23 = load i7 %patches_parameters_5_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_23"/></StgValue>
</operation>

<operation id="1654" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.5:3 %patches_parameters_5_load_24 = load i7 %patches_parameters_5_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_24"/></StgValue>
</operation>

<operation id="1655" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.5:4 %patches_parameters_5_load_25 = load i7 %patches_parameters_5_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_25"/></StgValue>
</operation>

<operation id="1656" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.4:1 %patches_parameters_4_load_22 = load i7 %patches_parameters_4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_22"/></StgValue>
</operation>

<operation id="1657" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.4:2 %patches_parameters_4_load_23 = load i7 %patches_parameters_4_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_23"/></StgValue>
</operation>

<operation id="1658" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.4:3 %patches_parameters_4_load_24 = load i7 %patches_parameters_4_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_24"/></StgValue>
</operation>

<operation id="1659" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.4:4 %patches_parameters_4_load_25 = load i7 %patches_parameters_4_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_25"/></StgValue>
</operation>

<operation id="1660" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.3:1 %patches_parameters_3_load_22 = load i7 %patches_parameters_3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_22"/></StgValue>
</operation>

<operation id="1661" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.3:2 %patches_parameters_3_load_23 = load i7 %patches_parameters_3_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_23"/></StgValue>
</operation>

<operation id="1662" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.3:3 %patches_parameters_3_load_24 = load i7 %patches_parameters_3_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_24"/></StgValue>
</operation>

<operation id="1663" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.3:4 %patches_parameters_3_load_25 = load i7 %patches_parameters_3_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_25"/></StgValue>
</operation>

<operation id="1664" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.2:1 %patches_parameters_2_load_22 = load i7 %patches_parameters_2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_22"/></StgValue>
</operation>

<operation id="1665" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.2:2 %patches_parameters_2_load_23 = load i7 %patches_parameters_2_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_23"/></StgValue>
</operation>

<operation id="1666" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.2:3 %patches_parameters_2_load_24 = load i7 %patches_parameters_2_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_24"/></StgValue>
</operation>

<operation id="1667" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.2:4 %patches_parameters_2_load_25 = load i7 %patches_parameters_2_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_25"/></StgValue>
</operation>

<operation id="1668" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.1:1 %patches_parameters_1_load_22 = load i7 %patches_parameters_1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_22"/></StgValue>
</operation>

<operation id="1669" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.1:2 %patches_parameters_1_load_23 = load i7 %patches_parameters_1_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_23"/></StgValue>
</operation>

<operation id="1670" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.1:3 %patches_parameters_1_load_24 = load i7 %patches_parameters_1_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_24"/></StgValue>
</operation>

<operation id="1671" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.1:4 %patches_parameters_1_load_25 = load i7 %patches_parameters_1_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_25"/></StgValue>
</operation>

<operation id="1672" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.31:1 %patches_parameters_31_load_21 = load i7 %patches_parameters_31_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_21"/></StgValue>
</operation>

<operation id="1673" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.31:2 %patches_parameters_31_load_22 = load i7 %patches_parameters_31_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_22"/></StgValue>
</operation>

<operation id="1674" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.31:3 %patches_parameters_31_load_23 = load i7 %patches_parameters_31_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_23"/></StgValue>
</operation>

<operation id="1675" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.31:4 %patches_parameters_31_load_24 = load i7 %patches_parameters_31_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_24"/></StgValue>
</operation>

<operation id="1676" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.0:1 %patches_parameters_0_load_22 = load i7 %patches_parameters_0_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_22"/></StgValue>
</operation>

<operation id="1677" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.0:2 %patches_parameters_0_load_23 = load i7 %patches_parameters_0_addr_9

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_23"/></StgValue>
</operation>

<operation id="1678" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.0:3 %patches_parameters_0_load_24 = load i7 %patches_parameters_0_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_24"/></StgValue>
</operation>

<operation id="1679" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.0:4 %patches_parameters_0_load_25 = load i7 %patches_parameters_0_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_25"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1680" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.30:3 %patches_parameters_30_load_24 = load i7 %patches_parameters_30_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_24"/></StgValue>
</operation>

<operation id="1681" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.30:4 %patches_parameters_30_load_25 = load i7 %patches_parameters_30_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_30_load_25"/></StgValue>
</operation>

<operation id="1682" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="31"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.30:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1683" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.29:3 %patches_parameters_29_load_24 = load i7 %patches_parameters_29_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_24"/></StgValue>
</operation>

<operation id="1684" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.29:4 %patches_parameters_29_load_25 = load i7 %patches_parameters_29_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_29_load_25"/></StgValue>
</operation>

<operation id="1685" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.29:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1686" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.28:3 %patches_parameters_28_load_24 = load i7 %patches_parameters_28_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_24"/></StgValue>
</operation>

<operation id="1687" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.28:4 %patches_parameters_28_load_25 = load i7 %patches_parameters_28_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_28_load_25"/></StgValue>
</operation>

<operation id="1688" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.28:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1689" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.27:3 %patches_parameters_27_load_24 = load i7 %patches_parameters_27_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_24"/></StgValue>
</operation>

<operation id="1690" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.27:4 %patches_parameters_27_load_25 = load i7 %patches_parameters_27_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_27_load_25"/></StgValue>
</operation>

<operation id="1691" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.27:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1692" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.26:3 %patches_parameters_26_load_24 = load i7 %patches_parameters_26_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_24"/></StgValue>
</operation>

<operation id="1693" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.26:4 %patches_parameters_26_load_25 = load i7 %patches_parameters_26_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_26_load_25"/></StgValue>
</operation>

<operation id="1694" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.26:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1695" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.25:3 %patches_parameters_25_load_24 = load i7 %patches_parameters_25_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_24"/></StgValue>
</operation>

<operation id="1696" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.25:4 %patches_parameters_25_load_25 = load i7 %patches_parameters_25_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_25_load_25"/></StgValue>
</operation>

<operation id="1697" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.25:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1698" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.24:3 %patches_parameters_24_load_24 = load i7 %patches_parameters_24_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_24"/></StgValue>
</operation>

<operation id="1699" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.24:4 %patches_parameters_24_load_25 = load i7 %patches_parameters_24_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_24_load_25"/></StgValue>
</operation>

<operation id="1700" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.24:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1701" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.23:3 %patches_parameters_23_load_24 = load i7 %patches_parameters_23_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_24"/></StgValue>
</operation>

<operation id="1702" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.23:4 %patches_parameters_23_load_25 = load i7 %patches_parameters_23_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_23_load_25"/></StgValue>
</operation>

<operation id="1703" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.23:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1704" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.22:3 %patches_parameters_22_load_24 = load i7 %patches_parameters_22_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_24"/></StgValue>
</operation>

<operation id="1705" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.22:4 %patches_parameters_22_load_25 = load i7 %patches_parameters_22_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_22_load_25"/></StgValue>
</operation>

<operation id="1706" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.22:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1707" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.21:3 %patches_parameters_21_load_24 = load i7 %patches_parameters_21_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_24"/></StgValue>
</operation>

<operation id="1708" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.21:4 %patches_parameters_21_load_25 = load i7 %patches_parameters_21_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_21_load_25"/></StgValue>
</operation>

<operation id="1709" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.21:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1710" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.20:3 %patches_parameters_20_load_24 = load i7 %patches_parameters_20_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_24"/></StgValue>
</operation>

<operation id="1711" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.20:4 %patches_parameters_20_load_25 = load i7 %patches_parameters_20_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_20_load_25"/></StgValue>
</operation>

<operation id="1712" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.20:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1713" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.19:3 %patches_parameters_19_load_24 = load i7 %patches_parameters_19_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_24"/></StgValue>
</operation>

<operation id="1714" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.19:4 %patches_parameters_19_load_25 = load i7 %patches_parameters_19_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_19_load_25"/></StgValue>
</operation>

<operation id="1715" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.19:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1716" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.18:3 %patches_parameters_18_load_24 = load i7 %patches_parameters_18_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_24"/></StgValue>
</operation>

<operation id="1717" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.18:4 %patches_parameters_18_load_25 = load i7 %patches_parameters_18_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_18_load_25"/></StgValue>
</operation>

<operation id="1718" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.18:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1719" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.17:3 %patches_parameters_17_load_24 = load i7 %patches_parameters_17_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_24"/></StgValue>
</operation>

<operation id="1720" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.17:4 %patches_parameters_17_load_25 = load i7 %patches_parameters_17_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_17_load_25"/></StgValue>
</operation>

<operation id="1721" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.17:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1722" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.16:3 %patches_parameters_16_load_24 = load i7 %patches_parameters_16_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_24"/></StgValue>
</operation>

<operation id="1723" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.16:4 %patches_parameters_16_load_25 = load i7 %patches_parameters_16_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_16_load_25"/></StgValue>
</operation>

<operation id="1724" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.16:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1725" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.15:3 %patches_parameters_15_load_24 = load i7 %patches_parameters_15_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_24"/></StgValue>
</operation>

<operation id="1726" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.15:4 %patches_parameters_15_load_25 = load i7 %patches_parameters_15_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_15_load_25"/></StgValue>
</operation>

<operation id="1727" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.15:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1728" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.14:3 %patches_parameters_14_load_24 = load i7 %patches_parameters_14_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_24"/></StgValue>
</operation>

<operation id="1729" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.14:4 %patches_parameters_14_load_25 = load i7 %patches_parameters_14_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_14_load_25"/></StgValue>
</operation>

<operation id="1730" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.14:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1731" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.13:3 %patches_parameters_13_load_24 = load i7 %patches_parameters_13_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_24"/></StgValue>
</operation>

<operation id="1732" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.13:4 %patches_parameters_13_load_25 = load i7 %patches_parameters_13_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_13_load_25"/></StgValue>
</operation>

<operation id="1733" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.13:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1734" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.12:3 %patches_parameters_12_load_24 = load i7 %patches_parameters_12_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_24"/></StgValue>
</operation>

<operation id="1735" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.12:4 %patches_parameters_12_load_25 = load i7 %patches_parameters_12_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_12_load_25"/></StgValue>
</operation>

<operation id="1736" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.12:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1737" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.11:3 %patches_parameters_11_load_24 = load i7 %patches_parameters_11_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_24"/></StgValue>
</operation>

<operation id="1738" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.11:4 %patches_parameters_11_load_25 = load i7 %patches_parameters_11_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_11_load_25"/></StgValue>
</operation>

<operation id="1739" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.11:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1740" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.10:3 %patches_parameters_10_load_24 = load i7 %patches_parameters_10_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_24"/></StgValue>
</operation>

<operation id="1741" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.10:4 %patches_parameters_10_load_25 = load i7 %patches_parameters_10_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_10_load_25"/></StgValue>
</operation>

<operation id="1742" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.10:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1743" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.9:3 %patches_parameters_9_load_24 = load i7 %patches_parameters_9_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_24"/></StgValue>
</operation>

<operation id="1744" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.9:4 %patches_parameters_9_load_25 = load i7 %patches_parameters_9_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_9_load_25"/></StgValue>
</operation>

<operation id="1745" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.9:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1746" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.8:3 %patches_parameters_8_load_24 = load i7 %patches_parameters_8_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_24"/></StgValue>
</operation>

<operation id="1747" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.8:4 %patches_parameters_8_load_25 = load i7 %patches_parameters_8_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_8_load_25"/></StgValue>
</operation>

<operation id="1748" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.8:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1749" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.7:3 %patches_parameters_7_load_24 = load i7 %patches_parameters_7_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_24"/></StgValue>
</operation>

<operation id="1750" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.7:4 %patches_parameters_7_load_25 = load i7 %patches_parameters_7_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_7_load_25"/></StgValue>
</operation>

<operation id="1751" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.7:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1752" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.6:3 %patches_parameters_6_load_24 = load i7 %patches_parameters_6_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_24"/></StgValue>
</operation>

<operation id="1753" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.6:4 %patches_parameters_6_load_25 = load i7 %patches_parameters_6_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_6_load_25"/></StgValue>
</operation>

<operation id="1754" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.6:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1755" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.5:3 %patches_parameters_5_load_24 = load i7 %patches_parameters_5_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_24"/></StgValue>
</operation>

<operation id="1756" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.5:4 %patches_parameters_5_load_25 = load i7 %patches_parameters_5_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_5_load_25"/></StgValue>
</operation>

<operation id="1757" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.5:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1758" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.4:3 %patches_parameters_4_load_24 = load i7 %patches_parameters_4_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_24"/></StgValue>
</operation>

<operation id="1759" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.4:4 %patches_parameters_4_load_25 = load i7 %patches_parameters_4_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_4_load_25"/></StgValue>
</operation>

<operation id="1760" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.4:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1761" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.3:3 %patches_parameters_3_load_24 = load i7 %patches_parameters_3_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_24"/></StgValue>
</operation>

<operation id="1762" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.3:4 %patches_parameters_3_load_25 = load i7 %patches_parameters_3_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_3_load_25"/></StgValue>
</operation>

<operation id="1763" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.3:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1764" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.2:3 %patches_parameters_2_load_24 = load i7 %patches_parameters_2_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_24"/></StgValue>
</operation>

<operation id="1765" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.2:4 %patches_parameters_2_load_25 = load i7 %patches_parameters_2_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_2_load_25"/></StgValue>
</operation>

<operation id="1766" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.2:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1767" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.1:3 %patches_parameters_1_load_24 = load i7 %patches_parameters_1_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_24"/></StgValue>
</operation>

<operation id="1768" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.1:4 %patches_parameters_1_load_25 = load i7 %patches_parameters_1_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_1_load_25"/></StgValue>
</operation>

<operation id="1769" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.1:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1770" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.31:3 %patches_parameters_31_load_23 = load i7 %patches_parameters_31_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_23"/></StgValue>
</operation>

<operation id="1771" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.31:4 %patches_parameters_31_load_24 = load i7 %patches_parameters_31_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_31_load_24"/></StgValue>
</operation>

<operation id="1772" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="32"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.31:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1773" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.0:3 %patches_parameters_0_load_24 = load i7 %patches_parameters_0_addr_10

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_24"/></StgValue>
</operation>

<operation id="1774" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="64" op_0_bw="7" op_1_bw="0">
<![CDATA[
arrayidx12852.case.0:4 %patches_parameters_0_load_25 = load i7 %patches_parameters_0_addr_11

]]></Node>
<StgValue><ssdm name="patches_parameters_0_load_25"/></StgValue>
</operation>

<operation id="1775" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="n_patches_read_2" val="!32"/>
<literal name="n_patches_read_2" val="!2"/>
<literal name="n_patches_read_2" val="!3"/>
<literal name="n_patches_read_2" val="!4"/>
<literal name="n_patches_read_2" val="!5"/>
<literal name="n_patches_read_2" val="!6"/>
<literal name="n_patches_read_2" val="!7"/>
<literal name="n_patches_read_2" val="!8"/>
<literal name="n_patches_read_2" val="!9"/>
<literal name="n_patches_read_2" val="!10"/>
<literal name="n_patches_read_2" val="!11"/>
<literal name="n_patches_read_2" val="!12"/>
<literal name="n_patches_read_2" val="!13"/>
<literal name="n_patches_read_2" val="!14"/>
<literal name="n_patches_read_2" val="!15"/>
<literal name="n_patches_read_2" val="!16"/>
<literal name="n_patches_read_2" val="!17"/>
<literal name="n_patches_read_2" val="!18"/>
<literal name="n_patches_read_2" val="!19"/>
<literal name="n_patches_read_2" val="!20"/>
<literal name="n_patches_read_2" val="!21"/>
<literal name="n_patches_read_2" val="!22"/>
<literal name="n_patches_read_2" val="!23"/>
<literal name="n_patches_read_2" val="!24"/>
<literal name="n_patches_read_2" val="!25"/>
<literal name="n_patches_read_2" val="!26"/>
<literal name="n_patches_read_2" val="!27"/>
<literal name="n_patches_read_2" val="!28"/>
<literal name="n_patches_read_2" val="!29"/>
<literal name="n_patches_read_2" val="!30"/>
<literal name="n_patches_read_2" val="!31"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.case.0:5 %br_ln763 = br void %arrayidx12852.exit

]]></Node>
<StgValue><ssdm name="br_ln763"/></StgValue>
</operation>

<operation id="1776" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx12852.exit:0 %empty_103 = phi i64 %patches_parameters_0_load_24, void %arrayidx12852.case.0, i64 %patches_parameters_1_load_24, void %arrayidx12852.case.1, i64 %patches_parameters_2_load_24, void %arrayidx12852.case.2, i64 %patches_parameters_3_load_24, void %arrayidx12852.case.3, i64 %patches_parameters_4_load_24, void %arrayidx12852.case.4, i64 %patches_parameters_5_load_24, void %arrayidx12852.case.5, i64 %patches_parameters_6_load_24, void %arrayidx12852.case.6, i64 %patches_parameters_7_load_24, void %arrayidx12852.case.7, i64 %patches_parameters_8_load_24, void %arrayidx12852.case.8, i64 %patches_parameters_9_load_24, void %arrayidx12852.case.9, i64 %patches_parameters_10_load_24, void %arrayidx12852.case.10, i64 %patches_parameters_11_load_24, void %arrayidx12852.case.11, i64 %patches_parameters_12_load_24, void %arrayidx12852.case.12, i64 %patches_parameters_13_load_24, void %arrayidx12852.case.13, i64 %patches_parameters_14_load_24, void %arrayidx12852.case.14, i64 %patches_parameters_15_load_24, void %arrayidx12852.case.15, i64 %patches_parameters_16_load_24, void %arrayidx12852.case.16, i64 %patches_parameters_17_load_24, void %arrayidx12852.case.17, i64 %patches_parameters_18_load_24, void %arrayidx12852.case.18, i64 %patches_parameters_19_load_24, void %arrayidx12852.case.19, i64 %patches_parameters_20_load_24, void %arrayidx12852.case.20, i64 %patches_parameters_21_load_24, void %arrayidx12852.case.21, i64 %patches_parameters_22_load_24, void %arrayidx12852.case.22, i64 %patches_parameters_23_load_24, void %arrayidx12852.case.23, i64 %patches_parameters_24_load_24, void %arrayidx12852.case.24, i64 %patches_parameters_25_load_24, void %arrayidx12852.case.25, i64 %patches_parameters_26_load_24, void %arrayidx12852.case.26, i64 %patches_parameters_27_load_24, void %arrayidx12852.case.27, i64 %patches_parameters_28_load_24, void %arrayidx12852.case.28, i64 %patches_parameters_29_load_24, void %arrayidx12852.case.29, i64 %patches_parameters_30_load_24, void %arrayidx12852.case.30, i64 %patches_parameters_31_load_23, void %arrayidx12852.case.31

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="1777" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx12852.exit:1 %empty_104 = phi i64 %patches_parameters_0_load_22, void %arrayidx12852.case.0, i64 %patches_parameters_1_load_22, void %arrayidx12852.case.1, i64 %patches_parameters_2_load_22, void %arrayidx12852.case.2, i64 %patches_parameters_3_load_22, void %arrayidx12852.case.3, i64 %patches_parameters_4_load_22, void %arrayidx12852.case.4, i64 %patches_parameters_5_load_22, void %arrayidx12852.case.5, i64 %patches_parameters_6_load_22, void %arrayidx12852.case.6, i64 %patches_parameters_7_load_22, void %arrayidx12852.case.7, i64 %patches_parameters_8_load_22, void %arrayidx12852.case.8, i64 %patches_parameters_9_load_22, void %arrayidx12852.case.9, i64 %patches_parameters_10_load_22, void %arrayidx12852.case.10, i64 %patches_parameters_11_load_22, void %arrayidx12852.case.11, i64 %patches_parameters_12_load_22, void %arrayidx12852.case.12, i64 %patches_parameters_13_load_22, void %arrayidx12852.case.13, i64 %patches_parameters_14_load_22, void %arrayidx12852.case.14, i64 %patches_parameters_15_load_22, void %arrayidx12852.case.15, i64 %patches_parameters_16_load_22, void %arrayidx12852.case.16, i64 %patches_parameters_17_load_22, void %arrayidx12852.case.17, i64 %patches_parameters_18_load_22, void %arrayidx12852.case.18, i64 %patches_parameters_19_load_22, void %arrayidx12852.case.19, i64 %patches_parameters_20_load_22, void %arrayidx12852.case.20, i64 %patches_parameters_21_load_22, void %arrayidx12852.case.21, i64 %patches_parameters_22_load_22, void %arrayidx12852.case.22, i64 %patches_parameters_23_load_22, void %arrayidx12852.case.23, i64 %patches_parameters_24_load_22, void %arrayidx12852.case.24, i64 %patches_parameters_25_load_22, void %arrayidx12852.case.25, i64 %patches_parameters_26_load_22, void %arrayidx12852.case.26, i64 %patches_parameters_27_load_22, void %arrayidx12852.case.27, i64 %patches_parameters_28_load_22, void %arrayidx12852.case.28, i64 %patches_parameters_29_load_22, void %arrayidx12852.case.29, i64 %patches_parameters_30_load_22, void %arrayidx12852.case.30, i64 %patches_parameters_31_load_21, void %arrayidx12852.case.31

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="1778" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx12852.exit:2 %empty_105 = phi i64 %patches_parameters_0_load_23, void %arrayidx12852.case.0, i64 %patches_parameters_1_load_23, void %arrayidx12852.case.1, i64 %patches_parameters_2_load_23, void %arrayidx12852.case.2, i64 %patches_parameters_3_load_23, void %arrayidx12852.case.3, i64 %patches_parameters_4_load_23, void %arrayidx12852.case.4, i64 %patches_parameters_5_load_23, void %arrayidx12852.case.5, i64 %patches_parameters_6_load_23, void %arrayidx12852.case.6, i64 %patches_parameters_7_load_23, void %arrayidx12852.case.7, i64 %patches_parameters_8_load_23, void %arrayidx12852.case.8, i64 %patches_parameters_9_load_23, void %arrayidx12852.case.9, i64 %patches_parameters_10_load_23, void %arrayidx12852.case.10, i64 %patches_parameters_11_load_23, void %arrayidx12852.case.11, i64 %patches_parameters_12_load_23, void %arrayidx12852.case.12, i64 %patches_parameters_13_load_23, void %arrayidx12852.case.13, i64 %patches_parameters_14_load_23, void %arrayidx12852.case.14, i64 %patches_parameters_15_load_23, void %arrayidx12852.case.15, i64 %patches_parameters_16_load_23, void %arrayidx12852.case.16, i64 %patches_parameters_17_load_23, void %arrayidx12852.case.17, i64 %patches_parameters_18_load_23, void %arrayidx12852.case.18, i64 %patches_parameters_19_load_23, void %arrayidx12852.case.19, i64 %patches_parameters_20_load_23, void %arrayidx12852.case.20, i64 %patches_parameters_21_load_23, void %arrayidx12852.case.21, i64 %patches_parameters_22_load_23, void %arrayidx12852.case.22, i64 %patches_parameters_23_load_23, void %arrayidx12852.case.23, i64 %patches_parameters_24_load_23, void %arrayidx12852.case.24, i64 %patches_parameters_25_load_23, void %arrayidx12852.case.25, i64 %patches_parameters_26_load_23, void %arrayidx12852.case.26, i64 %patches_parameters_27_load_23, void %arrayidx12852.case.27, i64 %patches_parameters_28_load_23, void %arrayidx12852.case.28, i64 %patches_parameters_29_load_23, void %arrayidx12852.case.29, i64 %patches_parameters_30_load_23, void %arrayidx12852.case.30, i64 %patches_parameters_31_load_22, void %arrayidx12852.case.31

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="1779" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0" op_16_bw="64" op_17_bw="0" op_18_bw="64" op_19_bw="0" op_20_bw="64" op_21_bw="0" op_22_bw="64" op_23_bw="0" op_24_bw="64" op_25_bw="0" op_26_bw="64" op_27_bw="0" op_28_bw="64" op_29_bw="0" op_30_bw="64" op_31_bw="0" op_32_bw="64" op_33_bw="0" op_34_bw="64" op_35_bw="0" op_36_bw="64" op_37_bw="0" op_38_bw="64" op_39_bw="0" op_40_bw="64" op_41_bw="0" op_42_bw="64" op_43_bw="0" op_44_bw="64" op_45_bw="0" op_46_bw="64" op_47_bw="0" op_48_bw="64" op_49_bw="0" op_50_bw="64" op_51_bw="0" op_52_bw="64" op_53_bw="0" op_54_bw="64" op_55_bw="0" op_56_bw="64" op_57_bw="0" op_58_bw="64" op_59_bw="0" op_60_bw="64" op_61_bw="0" op_62_bw="64" op_63_bw="0">
<![CDATA[
arrayidx12852.exit:3 %empty_106 = phi i64 %patches_parameters_0_load_25, void %arrayidx12852.case.0, i64 %patches_parameters_1_load_25, void %arrayidx12852.case.1, i64 %patches_parameters_2_load_25, void %arrayidx12852.case.2, i64 %patches_parameters_3_load_25, void %arrayidx12852.case.3, i64 %patches_parameters_4_load_25, void %arrayidx12852.case.4, i64 %patches_parameters_5_load_25, void %arrayidx12852.case.5, i64 %patches_parameters_6_load_25, void %arrayidx12852.case.6, i64 %patches_parameters_7_load_25, void %arrayidx12852.case.7, i64 %patches_parameters_8_load_25, void %arrayidx12852.case.8, i64 %patches_parameters_9_load_25, void %arrayidx12852.case.9, i64 %patches_parameters_10_load_25, void %arrayidx12852.case.10, i64 %patches_parameters_11_load_25, void %arrayidx12852.case.11, i64 %patches_parameters_12_load_25, void %arrayidx12852.case.12, i64 %patches_parameters_13_load_25, void %arrayidx12852.case.13, i64 %patches_parameters_14_load_25, void %arrayidx12852.case.14, i64 %patches_parameters_15_load_25, void %arrayidx12852.case.15, i64 %patches_parameters_16_load_25, void %arrayidx12852.case.16, i64 %patches_parameters_17_load_25, void %arrayidx12852.case.17, i64 %patches_parameters_18_load_25, void %arrayidx12852.case.18, i64 %patches_parameters_19_load_25, void %arrayidx12852.case.19, i64 %patches_parameters_20_load_25, void %arrayidx12852.case.20, i64 %patches_parameters_21_load_25, void %arrayidx12852.case.21, i64 %patches_parameters_22_load_25, void %arrayidx12852.case.22, i64 %patches_parameters_23_load_25, void %arrayidx12852.case.23, i64 %patches_parameters_24_load_25, void %arrayidx12852.case.24, i64 %patches_parameters_25_load_25, void %arrayidx12852.case.25, i64 %patches_parameters_26_load_25, void %arrayidx12852.case.26, i64 %patches_parameters_27_load_25, void %arrayidx12852.case.27, i64 %patches_parameters_28_load_25, void %arrayidx12852.case.28, i64 %patches_parameters_29_load_25, void %arrayidx12852.case.29, i64 %patches_parameters_30_load_25, void %arrayidx12852.case.30, i64 %patches_parameters_31_load_24, void %arrayidx12852.case.31

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="1780" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx12852.exit:4 %complementary_topR_jR_2 = select i1 %shiftOriginal_1, i64 %complementary_topR_jR_1, i64 %empty_103

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_2"/></StgValue>
</operation>

<operation id="1781" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx12852.exit:5 %complementary_topL_jR_2 = select i1 %shiftOriginal_1, i64 %complementary_topL_jR_1, i64 %empty_106

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_2"/></StgValue>
</operation>

<operation id="1782" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx12852.exit:6 %original_topL_jL_2 = select i1 %shiftOriginal_1, i64 %empty_105, i64 %original_topL_jL_1

]]></Node>
<StgValue><ssdm name="original_topL_jL_2"/></StgValue>
</operation>

<operation id="1783" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx12852.exit:7 %original_topR_jL_2 = select i1 %shiftOriginal_1, i64 %empty_104, i64 %original_topR_jL_1

]]></Node>
<StgValue><ssdm name="original_topR_jL_2"/></StgValue>
</operation>

<operation id="1784" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx12852.exit:8 %complementary_topR_jL_2 = select i1 %shiftOriginal_1, i64 %complementary_topR_jL_1, i64 %empty_104

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_2"/></StgValue>
</operation>

<operation id="1785" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx12852.exit:9 %complementary_topL_jL_2 = select i1 %shiftOriginal_1, i64 %complementary_topL_jL_1, i64 %empty_105

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_2"/></StgValue>
</operation>

<operation id="1786" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx12852.exit:10 %original_topR_jR_2 = select i1 %shiftOriginal_1, i64 %empty_103, i64 %original_topR_jR_1

]]></Node>
<StgValue><ssdm name="original_topR_jR_2"/></StgValue>
</operation>

<operation id="1787" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx12852.exit:11 %original_topL_jR_2 = select i1 %shiftOriginal_1, i64 %empty_106, i64 %original_topL_jR_1

]]></Node>
<StgValue><ssdm name="original_topL_jR_2"/></StgValue>
</operation>

<operation id="1788" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx12852.exit:12 %horizontalShiftTop_2 = sub i64 %original_topR_jL_2, i64 %complementary_topR_jR_2

]]></Node>
<StgValue><ssdm name="horizontalShiftTop_2"/></StgValue>
</operation>

<operation id="1789" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx12852.exit:13 %horizontalShiftBottom_2 = sub i64 %original_topL_jL_2, i64 %complementary_topL_jR_2

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom_2"/></StgValue>
</operation>

<operation id="1790" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx12852.exit:14 %br_ln776 = br i1 %shiftOriginal_1, void %arrayidx12852.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="1791" st_id="92" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1792" st_id="93" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1793" st_id="94" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1794" st_id="95" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1795" st_id="96" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1796" st_id="97" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1797" st_id="98" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1798" st_id="99" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1799" st_id="100" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1800" st_id="101" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1801" st_id="102" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1802" st_id="103" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_117 = call i64 @straightLineProjectorFromLayerIJtoK, i64 %original_topR_jR_2, i64 %z_top_max_read, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1803" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln776 = icmp_slt  i64 %tmp_117, i64 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln776"/></StgValue>
</operation>

<operation id="1804" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln776 = br i1 %icmp_ln776, void %arrayidx12852.exit._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln776"/></StgValue>
</operation>

<operation id="1805" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %sub_ln778 = sub i64 %complementary_topR_jL_2, i64 %original_topR_jL_2

]]></Node>
<StgValue><ssdm name="sub_ln778"/></StgValue>
</operation>

<operation id="1806" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %sub_ln778_1 = sub i64 %complementary_topR_jR_2, i64 %original_topR_jR_2

]]></Node>
<StgValue><ssdm name="sub_ln778_1"/></StgValue>
</operation>

<operation id="1807" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %icmp_ln778 = icmp_slt  i64 %sub_ln778, i64 %sub_ln778_1

]]></Node>
<StgValue><ssdm name="icmp_ln778"/></StgValue>
</operation>

<operation id="1808" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %horizontalOverlapTop_1 = select i1 %icmp_ln778, i64 %sub_ln778_1, i64 %sub_ln778

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop_1"/></StgValue>
</operation>

<operation id="1809" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4 %sub_ln779 = sub i64 %complementary_topL_jL_2, i64 %original_topL_jL_2

]]></Node>
<StgValue><ssdm name="sub_ln779"/></StgValue>
</operation>

<operation id="1810" st_id="103" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %sub_ln779_1 = sub i64 %complementary_topL_jR_2, i64 %original_topL_jR_2

]]></Node>
<StgValue><ssdm name="sub_ln779_1"/></StgValue>
</operation>

<operation id="1811" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %icmp_ln779 = icmp_slt  i64 %sub_ln779, i64 %sub_ln779_1

]]></Node>
<StgValue><ssdm name="icmp_ln779"/></StgValue>
</operation>

<operation id="1812" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %select_ln779 = select i1 %icmp_ln779, i64 %sub_ln779_1, i64 %sub_ln779

]]></Node>
<StgValue><ssdm name="select_ln779"/></StgValue>
</operation>

<operation id="1813" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:8 %store_ln779 = store i64 %horizontalOverlapTop_1, i64 %horizontalOverlapTop

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="1814" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:9 %store_ln779 = store i64 %select_ln779, i64 %horizontalOverlapBottom

]]></Node>
<StgValue><ssdm name="store_ln779"/></StgValue>
</operation>

<operation id="1815" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln776" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln779 = br void %arrayidx12852.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln779"/></StgValue>
</operation>

<operation id="1816" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12852.exit._crit_edge:0 %br_ln730 = br void

]]></Node>
<StgValue><ssdm name="br_ln730"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1817" st_id="104" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1818" st_id="105" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1819" st_id="106" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1820" st_id="107" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1821" st_id="108" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1822" st_id="109" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1823" st_id="110" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1824" st_id="111" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1825" st_id="112" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1826" st_id="113" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1827" st_id="114" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1828" st_id="115" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp_s = call i64 @straightLineProjectorFromLayerIJtoK, i64 %shifted_Align_2, i64 %newZtop, i3 1, i32 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1829" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln796 = icmp_slt  i64 %tmp_s, i64 15000001

]]></Node>
<StgValue><ssdm name="icmp_ln796"/></StgValue>
</operation>

<operation id="1830" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln796 = or i1 %icmp_ln796, i1 %lnot

]]></Node>
<StgValue><ssdm name="or_ln796"/></StgValue>
</operation>

<operation id="1831" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %xor_ln796 = xor i1 %or_ln796, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln796"/></StgValue>
</operation>

<operation id="1832" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %n_patches_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_3"/></StgValue>
</operation>

<operation id="1833" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %icmp_ln798 = icmp_sgt  i32 %n_patches_read_3, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln798"/></StgValue>
</operation>

<operation id="1834" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %and_ln796 = and i1 %icmp_ln798, i1 %xor_ln796

]]></Node>
<StgValue><ssdm name="and_ln796"/></StgValue>
</operation>

<operation id="1835" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln796 = br i1 %and_ln796, void %.critedge._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln796"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1836" st_id="116" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln800 = add i32 %n_patches_read_3, i32 4294967293

]]></Node>
<StgValue><ssdm name="add_ln800"/></StgValue>
</operation>

<operation id="1837" st_id="116" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
:1 %call_ln800 = call void @delete_patch.1, i32 %n_patches, i32 %n_patches_read_3, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %add_ln800

]]></Node>
<StgValue><ssdm name="call_ln800"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1838" st_id="117" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
<literal name="and_ln796" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="64" op_15_bw="64" op_16_bw="64" op_17_bw="64" op_18_bw="64" op_19_bw="64" op_20_bw="64" op_21_bw="64" op_22_bw="64" op_23_bw="64" op_24_bw="64" op_25_bw="64" op_26_bw="64" op_27_bw="64" op_28_bw="64" op_29_bw="64" op_30_bw="64" op_31_bw="64" op_32_bw="64" op_33_bw="64" op_34_bw="64" op_35_bw="64" op_36_bw="64" op_37_bw="64" op_38_bw="64" op_39_bw="64" op_40_bw="64" op_41_bw="64" op_42_bw="64" op_43_bw="64" op_44_bw="64" op_45_bw="64" op_46_bw="64" op_47_bw="64" op_48_bw="64" op_49_bw="64" op_50_bw="64" op_51_bw="64" op_52_bw="64" op_53_bw="64" op_54_bw="64" op_55_bw="64" op_56_bw="64" op_57_bw="64" op_58_bw="64" op_59_bw="64" op_60_bw="64" op_61_bw="64" op_62_bw="64" op_63_bw="64" op_64_bw="64" op_65_bw="64" op_66_bw="64" op_67_bw="32" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0">
<![CDATA[
:1 %call_ln800 = call void @delete_patch.1, i32 %n_patches, i32 %n_patches_read_3, i64 %patches_superpoints_0, i64 %patches_superpoints_1, i64 %patches_superpoints_2, i64 %patches_superpoints_3, i64 %patches_superpoints_4, i64 %patches_superpoints_5, i64 %patches_superpoints_6, i64 %patches_superpoints_7, i64 %patches_superpoints_8, i64 %patches_superpoints_9, i64 %patches_superpoints_10, i64 %patches_superpoints_11, i64 %patches_superpoints_12, i64 %patches_superpoints_13, i64 %patches_superpoints_14, i64 %patches_superpoints_15, i64 %patches_superpoints_16, i64 %patches_superpoints_17, i64 %patches_superpoints_18, i64 %patches_superpoints_19, i64 %patches_superpoints_20, i64 %patches_superpoints_21, i64 %patches_superpoints_22, i64 %patches_superpoints_23, i64 %patches_superpoints_24, i64 %patches_superpoints_25, i64 %patches_superpoints_26, i64 %patches_superpoints_27, i64 %patches_superpoints_28, i64 %patches_superpoints_29, i64 %patches_superpoints_30, i64 %patches_superpoints_31, i64 %patches_parameters_0, i64 %patches_parameters_1, i64 %patches_parameters_2, i64 %patches_parameters_3, i64 %patches_parameters_4, i64 %patches_parameters_5, i64 %patches_parameters_6, i64 %patches_parameters_7, i64 %patches_parameters_8, i64 %patches_parameters_9, i64 %patches_parameters_10, i64 %patches_parameters_11, i64 %patches_parameters_12, i64 %patches_parameters_13, i64 %patches_parameters_14, i64 %patches_parameters_15, i64 %patches_parameters_16, i64 %patches_parameters_17, i64 %patches_parameters_18, i64 %patches_parameters_19, i64 %patches_parameters_20, i64 %patches_parameters_21, i64 %patches_parameters_22, i64 %patches_parameters_23, i64 %patches_parameters_24, i64 %patches_parameters_25, i64 %patches_parameters_26, i64 %patches_parameters_27, i64 %patches_parameters_28, i64 %patches_parameters_29, i64 %patches_parameters_30, i64 %patches_parameters_31, i32 %add_ln800

]]></Node>
<StgValue><ssdm name="call_ln800"/></StgValue>
</operation>

<operation id="1839" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
<literal name="and_ln796" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln801 = br void %.critedge._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln801"/></StgValue>
</operation>

<operation id="1840" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="0">
<![CDATA[
.critedge._crit_edge:0 %ret_ln804 = ret

]]></Node>
<StgValue><ssdm name="ret_ln804"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
