
hdr-precision-current-source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008264  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080083f0  080083f0  000093f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008478  08008478  0000a10c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08008478  08008478  0000a10c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08008478  08008478  0000a10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008478  08008478  00009478  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800847c  0800847c  0000947c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000010c  20000000  08008480  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001460  2000010c  0800858c  0000a10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000156c  0800858c  0000a56c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e9b  00000000  00000000  0000a13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034d7  00000000  00000000  0001cfd7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  000204b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c30  00000000  00000000  000214f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c573  00000000  00000000  00022120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014e59  00000000  00000000  0003e693  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a22f4  00000000  00000000  000534ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f57e0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000412c  00000000  00000000  000f5824  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  000f9950  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000010c 	.word	0x2000010c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	080083d8 	.word	0x080083d8

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000110 	.word	0x20000110
 80001c8:	080083d8 	.word	0x080083d8

080001cc <set_scale>:
	// V_ref on DAC

}

static void set_scale(uint8_t scale)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b082      	sub	sp, #8
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	4603      	mov	r3, r0
 80001d4:	71fb      	strb	r3, [r7, #7]
	if(scale > 6)
 80001d6:	79fb      	ldrb	r3, [r7, #7]
 80001d8:	2b06      	cmp	r3, #6
 80001da:	d843      	bhi.n	8000264 <set_scale+0x98>
	{
		return;
	}

	// Set all to off
	HAL_GPIO_WritePin(GPIOB, G0_Pin|G1_Pin|G2_Pin|G3_Pin
 80001dc:	2200      	movs	r2, #0
 80001de:	21fb      	movs	r1, #251	@ 0xfb
 80001e0:	4822      	ldr	r0, [pc, #136]	@ (800026c <set_scale+0xa0>)
 80001e2:	f000 fe3d 	bl	8000e60 <HAL_GPIO_WritePin>
		                      |G4_Pin|G5_Pin|G6_Pin, GPIO_PIN_RESET);

	switch(scale){
 80001e6:	79fb      	ldrb	r3, [r7, #7]
 80001e8:	2b06      	cmp	r3, #6
 80001ea:	d83c      	bhi.n	8000266 <set_scale+0x9a>
 80001ec:	a201      	add	r2, pc, #4	@ (adr r2, 80001f4 <set_scale+0x28>)
 80001ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001f2:	bf00      	nop
 80001f4:	08000211 	.word	0x08000211
 80001f8:	0800021d 	.word	0x0800021d
 80001fc:	08000229 	.word	0x08000229
 8000200:	08000235 	.word	0x08000235
 8000204:	08000241 	.word	0x08000241
 8000208:	0800024d 	.word	0x0800024d
 800020c:	08000259 	.word	0x08000259
	case 0:
		HAL_GPIO_WritePin(GPIOB, G0_Pin, GPIO_PIN_SET);
 8000210:	2201      	movs	r2, #1
 8000212:	2101      	movs	r1, #1
 8000214:	4815      	ldr	r0, [pc, #84]	@ (800026c <set_scale+0xa0>)
 8000216:	f000 fe23 	bl	8000e60 <HAL_GPIO_WritePin>
		break;
 800021a:	e024      	b.n	8000266 <set_scale+0x9a>
	case 1:
		HAL_GPIO_WritePin(GPIOB, G1_Pin, GPIO_PIN_SET);
 800021c:	2201      	movs	r2, #1
 800021e:	2102      	movs	r1, #2
 8000220:	4812      	ldr	r0, [pc, #72]	@ (800026c <set_scale+0xa0>)
 8000222:	f000 fe1d 	bl	8000e60 <HAL_GPIO_WritePin>
		break;
 8000226:	e01e      	b.n	8000266 <set_scale+0x9a>
	case 2:
		HAL_GPIO_WritePin(GPIOB, G2_Pin, GPIO_PIN_SET);
 8000228:	2201      	movs	r2, #1
 800022a:	2108      	movs	r1, #8
 800022c:	480f      	ldr	r0, [pc, #60]	@ (800026c <set_scale+0xa0>)
 800022e:	f000 fe17 	bl	8000e60 <HAL_GPIO_WritePin>
		break;
 8000232:	e018      	b.n	8000266 <set_scale+0x9a>
	case 3:
		HAL_GPIO_WritePin(GPIOB, G3_Pin, GPIO_PIN_SET);
 8000234:	2201      	movs	r2, #1
 8000236:	2110      	movs	r1, #16
 8000238:	480c      	ldr	r0, [pc, #48]	@ (800026c <set_scale+0xa0>)
 800023a:	f000 fe11 	bl	8000e60 <HAL_GPIO_WritePin>
		break;
 800023e:	e012      	b.n	8000266 <set_scale+0x9a>
	case 4:
		HAL_GPIO_WritePin(GPIOB, G4_Pin, GPIO_PIN_SET);
 8000240:	2201      	movs	r2, #1
 8000242:	2120      	movs	r1, #32
 8000244:	4809      	ldr	r0, [pc, #36]	@ (800026c <set_scale+0xa0>)
 8000246:	f000 fe0b 	bl	8000e60 <HAL_GPIO_WritePin>
		break;
 800024a:	e00c      	b.n	8000266 <set_scale+0x9a>
	case 5:
		HAL_GPIO_WritePin(GPIOB, G5_Pin, GPIO_PIN_SET);
 800024c:	2201      	movs	r2, #1
 800024e:	2140      	movs	r1, #64	@ 0x40
 8000250:	4806      	ldr	r0, [pc, #24]	@ (800026c <set_scale+0xa0>)
 8000252:	f000 fe05 	bl	8000e60 <HAL_GPIO_WritePin>
		break;
 8000256:	e006      	b.n	8000266 <set_scale+0x9a>
	case 6:
		HAL_GPIO_WritePin(GPIOB, G6_Pin, GPIO_PIN_SET);
 8000258:	2201      	movs	r2, #1
 800025a:	2180      	movs	r1, #128	@ 0x80
 800025c:	4803      	ldr	r0, [pc, #12]	@ (800026c <set_scale+0xa0>)
 800025e:	f000 fdff 	bl	8000e60 <HAL_GPIO_WritePin>
		break;
 8000262:	e000      	b.n	8000266 <set_scale+0x9a>
		return;
 8000264:	bf00      	nop
	}
}
 8000266:	3708      	adds	r7, #8
 8000268:	46bd      	mov	sp, r7
 800026a:	bd80      	pop	{r7, pc}
 800026c:	48000400 	.word	0x48000400

08000270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000274:	f000 fafb 	bl	800086e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000278:	f000 f81c 	bl	80002b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800027c:	f000 f8b0 	bl	80003e0 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000280:	f000 f86e 	bl	8000360 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 8000284:	f007 fabc 	bl	8007800 <MX_USB_DEVICE_Init>
  while (1)
  {
    /* USER CODE END WHILE */

	// Check if we've received a command
	if(is_usb_recv(&_usb_command))
 8000288:	4809      	ldr	r0, [pc, #36]	@ (80002b0 <main+0x40>)
 800028a:	f000 fa7d 	bl	8000788 <is_usb_recv>
 800028e:	4603      	mov	r3, r0
 8000290:	2b00      	cmp	r3, #0
 8000292:	d0f9      	beq.n	8000288 <main+0x18>
	{
		if(_usb_command.msg_type == SET_CURRENT)
 8000294:	4b06      	ldr	r3, [pc, #24]	@ (80002b0 <main+0x40>)
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d0f5      	beq.n	8000288 <main+0x18>
		{

		}
		else if(_usb_command.msg_type == SET_SCALE)
 800029c:	4b04      	ldr	r3, [pc, #16]	@ (80002b0 <main+0x40>)
 800029e:	781b      	ldrb	r3, [r3, #0]
 80002a0:	2b04      	cmp	r3, #4
 80002a2:	d1f1      	bne.n	8000288 <main+0x18>
		{
			set_scale(_usb_command.payload[0]);
 80002a4:	4b02      	ldr	r3, [pc, #8]	@ (80002b0 <main+0x40>)
 80002a6:	789b      	ldrb	r3, [r3, #2]
 80002a8:	4618      	mov	r0, r3
 80002aa:	f7ff ff8f 	bl	80001cc <set_scale>
	if(is_usb_recv(&_usb_command))
 80002ae:	e7eb      	b.n	8000288 <main+0x18>
 80002b0:	2000017c 	.word	0x2000017c

080002b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b096      	sub	sp, #88	@ 0x58
 80002b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ba:	f107 0314 	add.w	r3, r7, #20
 80002be:	2244      	movs	r2, #68	@ 0x44
 80002c0:	2100      	movs	r1, #0
 80002c2:	4618      	mov	r0, r3
 80002c4:	f008 f84e 	bl	8008364 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c8:	463b      	mov	r3, r7
 80002ca:	2200      	movs	r2, #0
 80002cc:	601a      	str	r2, [r3, #0]
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	609a      	str	r2, [r3, #8]
 80002d2:	60da      	str	r2, [r3, #12]
 80002d4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80002d6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80002da:	f002 fc57 	bl	8002b8c <HAL_PWREx_ControlVoltageScaling>
 80002de:	4603      	mov	r3, r0
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d001      	beq.n	80002e8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80002e4:	f000 f8fe 	bl	80004e4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 80002e8:	2312      	movs	r3, #18
 80002ea:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002f0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002f2:	2340      	movs	r3, #64	@ 0x40
 80002f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80002f6:	2301      	movs	r3, #1
 80002f8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80002fa:	2300      	movs	r3, #0
 80002fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80002fe:	23b0      	movs	r3, #176	@ 0xb0
 8000300:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000302:	2302      	movs	r3, #2
 8000304:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000306:	2302      	movs	r3, #2
 8000308:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 800030a:	2301      	movs	r3, #1
 800030c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLN = 10;
 800030e:	230a      	movs	r3, #10
 8000310:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000312:	2302      	movs	r3, #2
 8000314:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000316:	2302      	movs	r3, #2
 8000318:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031a:	f107 0314 	add.w	r3, r7, #20
 800031e:	4618      	mov	r0, r3
 8000320:	f002 fc9a 	bl	8002c58 <HAL_RCC_OscConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800032a:	f000 f8db 	bl	80004e4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032e:	230f      	movs	r3, #15
 8000330:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000332:	2303      	movs	r3, #3
 8000334:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000336:	2300      	movs	r3, #0
 8000338:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000342:	463b      	mov	r3, r7
 8000344:	2104      	movs	r1, #4
 8000346:	4618      	mov	r0, r3
 8000348:	f003 f8e8 	bl	800351c <HAL_RCC_ClockConfig>
 800034c:	4603      	mov	r3, r0
 800034e:	2b00      	cmp	r3, #0
 8000350:	d001      	beq.n	8000356 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000352:	f000 f8c7 	bl	80004e4 <Error_Handler>
  }
}
 8000356:	bf00      	nop
 8000358:	3758      	adds	r7, #88	@ 0x58
 800035a:	46bd      	mov	sp, r7
 800035c:	bd80      	pop	{r7, pc}
	...

08000360 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000364:	4b1b      	ldr	r3, [pc, #108]	@ (80003d4 <MX_I2C1_Init+0x74>)
 8000366:	4a1c      	ldr	r2, [pc, #112]	@ (80003d8 <MX_I2C1_Init+0x78>)
 8000368:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 800036a:	4b1a      	ldr	r3, [pc, #104]	@ (80003d4 <MX_I2C1_Init+0x74>)
 800036c:	4a1b      	ldr	r2, [pc, #108]	@ (80003dc <MX_I2C1_Init+0x7c>)
 800036e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000370:	4b18      	ldr	r3, [pc, #96]	@ (80003d4 <MX_I2C1_Init+0x74>)
 8000372:	2200      	movs	r2, #0
 8000374:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000376:	4b17      	ldr	r3, [pc, #92]	@ (80003d4 <MX_I2C1_Init+0x74>)
 8000378:	2201      	movs	r2, #1
 800037a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800037c:	4b15      	ldr	r3, [pc, #84]	@ (80003d4 <MX_I2C1_Init+0x74>)
 800037e:	2200      	movs	r2, #0
 8000380:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000382:	4b14      	ldr	r3, [pc, #80]	@ (80003d4 <MX_I2C1_Init+0x74>)
 8000384:	2200      	movs	r2, #0
 8000386:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000388:	4b12      	ldr	r3, [pc, #72]	@ (80003d4 <MX_I2C1_Init+0x74>)
 800038a:	2200      	movs	r2, #0
 800038c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800038e:	4b11      	ldr	r3, [pc, #68]	@ (80003d4 <MX_I2C1_Init+0x74>)
 8000390:	2200      	movs	r2, #0
 8000392:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000394:	4b0f      	ldr	r3, [pc, #60]	@ (80003d4 <MX_I2C1_Init+0x74>)
 8000396:	2200      	movs	r2, #0
 8000398:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800039a:	480e      	ldr	r0, [pc, #56]	@ (80003d4 <MX_I2C1_Init+0x74>)
 800039c:	f000 fd78 	bl	8000e90 <HAL_I2C_Init>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80003a6:	f000 f89d 	bl	80004e4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003aa:	2100      	movs	r1, #0
 80003ac:	4809      	ldr	r0, [pc, #36]	@ (80003d4 <MX_I2C1_Init+0x74>)
 80003ae:	f000 fe0a 	bl	8000fc6 <HAL_I2CEx_ConfigAnalogFilter>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d001      	beq.n	80003bc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80003b8:	f000 f894 	bl	80004e4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80003bc:	2100      	movs	r1, #0
 80003be:	4805      	ldr	r0, [pc, #20]	@ (80003d4 <MX_I2C1_Init+0x74>)
 80003c0:	f000 fe4c 	bl	800105c <HAL_I2CEx_ConfigDigitalFilter>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80003ca:	f000 f88b 	bl	80004e4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80003ce:	bf00      	nop
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	20000128 	.word	0x20000128
 80003d8:	40005400 	.word	0x40005400
 80003dc:	10d19ce4 	.word	0x10d19ce4

080003e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b08a      	sub	sp, #40	@ 0x28
 80003e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003e6:	f107 0314 	add.w	r3, r7, #20
 80003ea:	2200      	movs	r2, #0
 80003ec:	601a      	str	r2, [r3, #0]
 80003ee:	605a      	str	r2, [r3, #4]
 80003f0:	609a      	str	r2, [r3, #8]
 80003f2:	60da      	str	r2, [r3, #12]
 80003f4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003f6:	4b37      	ldr	r3, [pc, #220]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 80003f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003fa:	4a36      	ldr	r2, [pc, #216]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 80003fc:	f043 0304 	orr.w	r3, r3, #4
 8000400:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000402:	4b34      	ldr	r3, [pc, #208]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 8000404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000406:	f003 0304 	and.w	r3, r3, #4
 800040a:	613b      	str	r3, [r7, #16]
 800040c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800040e:	4b31      	ldr	r3, [pc, #196]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 8000410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000412:	4a30      	ldr	r2, [pc, #192]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 8000414:	f043 0301 	orr.w	r3, r3, #1
 8000418:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800041a:	4b2e      	ldr	r3, [pc, #184]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 800041c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800041e:	f003 0301 	and.w	r3, r3, #1
 8000422:	60fb      	str	r3, [r7, #12]
 8000424:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000426:	4b2b      	ldr	r3, [pc, #172]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 8000428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800042a:	4a2a      	ldr	r2, [pc, #168]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 800042c:	f043 0302 	orr.w	r3, r3, #2
 8000430:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000432:	4b28      	ldr	r3, [pc, #160]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 8000434:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000436:	f003 0302 	and.w	r3, r3, #2
 800043a:	60bb      	str	r3, [r7, #8]
 800043c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800043e:	4b25      	ldr	r3, [pc, #148]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 8000440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000442:	4a24      	ldr	r2, [pc, #144]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 8000444:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000448:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800044a:	4b22      	ldr	r3, [pc, #136]	@ (80004d4 <MX_GPIO_Init+0xf4>)
 800044c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800044e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000452:	607b      	str	r3, [r7, #4]
 8000454:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G0_Pin|G1_Pin|G2_Pin|G3_Pin
 8000456:	2200      	movs	r2, #0
 8000458:	21fb      	movs	r1, #251	@ 0xfb
 800045a:	481f      	ldr	r0, [pc, #124]	@ (80004d8 <MX_GPIO_Init+0xf8>)
 800045c:	f000 fd00 	bl	8000e60 <HAL_GPIO_WritePin>
                          |G4_Pin|G5_Pin|G6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000460:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000466:	2303      	movs	r3, #3
 8000468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800046a:	2300      	movs	r3, #0
 800046c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800046e:	f107 0314 	add.w	r3, r7, #20
 8000472:	4619      	mov	r1, r3
 8000474:	4819      	ldr	r0, [pc, #100]	@ (80004dc <MX_GPIO_Init+0xfc>)
 8000476:	f000 fb81 	bl	8000b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800047a:	f248 13ff 	movw	r3, #33279	@ 0x81ff
 800047e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000480:	2303      	movs	r3, #3
 8000482:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000484:	2300      	movs	r3, #0
 8000486:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000488:	f107 0314 	add.w	r3, r7, #20
 800048c:	4619      	mov	r1, r3
 800048e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000492:	f000 fb73 	bl	8000b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : G0_Pin G1_Pin G2_Pin G3_Pin
                           G4_Pin G5_Pin G6_Pin */
  GPIO_InitStruct.Pin = G0_Pin|G1_Pin|G2_Pin|G3_Pin
 8000496:	23fb      	movs	r3, #251	@ 0xfb
 8000498:	617b      	str	r3, [r7, #20]
                          |G4_Pin|G5_Pin|G6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800049a:	2301      	movs	r3, #1
 800049c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800049e:	2300      	movs	r3, #0
 80004a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004a2:	2300      	movs	r3, #0
 80004a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004a6:	f107 0314 	add.w	r3, r7, #20
 80004aa:	4619      	mov	r1, r3
 80004ac:	480a      	ldr	r0, [pc, #40]	@ (80004d8 <MX_GPIO_Init+0xf8>)
 80004ae:	f000 fb65 	bl	8000b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80004b2:	2308      	movs	r3, #8
 80004b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80004b6:	2303      	movs	r3, #3
 80004b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ba:	2300      	movs	r3, #0
 80004bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80004be:	f107 0314 	add.w	r3, r7, #20
 80004c2:	4619      	mov	r1, r3
 80004c4:	4806      	ldr	r0, [pc, #24]	@ (80004e0 <MX_GPIO_Init+0x100>)
 80004c6:	f000 fb59 	bl	8000b7c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004ca:	bf00      	nop
 80004cc:	3728      	adds	r7, #40	@ 0x28
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}
 80004d2:	bf00      	nop
 80004d4:	40021000 	.word	0x40021000
 80004d8:	48000400 	.word	0x48000400
 80004dc:	48000800 	.word	0x48000800
 80004e0:	48001c00 	.word	0x48001c00

080004e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004e4:	b480      	push	{r7}
 80004e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004e8:	b672      	cpsid	i
}
 80004ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004ec:	bf00      	nop
 80004ee:	e7fd      	b.n	80004ec <Error_Handler+0x8>

080004f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	b083      	sub	sp, #12
 80004f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000534 <HAL_MspInit+0x44>)
 80004f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80004fa:	4a0e      	ldr	r2, [pc, #56]	@ (8000534 <HAL_MspInit+0x44>)
 80004fc:	f043 0301 	orr.w	r3, r3, #1
 8000500:	6613      	str	r3, [r2, #96]	@ 0x60
 8000502:	4b0c      	ldr	r3, [pc, #48]	@ (8000534 <HAL_MspInit+0x44>)
 8000504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000506:	f003 0301 	and.w	r3, r3, #1
 800050a:	607b      	str	r3, [r7, #4]
 800050c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800050e:	4b09      	ldr	r3, [pc, #36]	@ (8000534 <HAL_MspInit+0x44>)
 8000510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000512:	4a08      	ldr	r2, [pc, #32]	@ (8000534 <HAL_MspInit+0x44>)
 8000514:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000518:	6593      	str	r3, [r2, #88]	@ 0x58
 800051a:	4b06      	ldr	r3, [pc, #24]	@ (8000534 <HAL_MspInit+0x44>)
 800051c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800051e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000522:	603b      	str	r3, [r7, #0]
 8000524:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000526:	bf00      	nop
 8000528:	370c      	adds	r7, #12
 800052a:	46bd      	mov	sp, r7
 800052c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000530:	4770      	bx	lr
 8000532:	bf00      	nop
 8000534:	40021000 	.word	0x40021000

08000538 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b096      	sub	sp, #88	@ 0x58
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000540:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000544:	2200      	movs	r2, #0
 8000546:	601a      	str	r2, [r3, #0]
 8000548:	605a      	str	r2, [r3, #4]
 800054a:	609a      	str	r2, [r3, #8]
 800054c:	60da      	str	r2, [r3, #12]
 800054e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000550:	f107 0310 	add.w	r3, r7, #16
 8000554:	2234      	movs	r2, #52	@ 0x34
 8000556:	2100      	movs	r1, #0
 8000558:	4618      	mov	r0, r3
 800055a:	f007 ff03 	bl	8008364 <memset>
  if(hi2c->Instance==I2C1)
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	4a1f      	ldr	r2, [pc, #124]	@ (80005e0 <HAL_I2C_MspInit+0xa8>)
 8000564:	4293      	cmp	r3, r2
 8000566:	d137      	bne.n	80005d8 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000568:	2340      	movs	r3, #64	@ 0x40
 800056a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800056c:	2300      	movs	r3, #0
 800056e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000570:	f107 0310 	add.w	r3, r7, #16
 8000574:	4618      	mov	r0, r3
 8000576:	f003 f9bd 	bl	80038f4 <HAL_RCCEx_PeriphCLKConfig>
 800057a:	4603      	mov	r3, r0
 800057c:	2b00      	cmp	r3, #0
 800057e:	d001      	beq.n	8000584 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000580:	f7ff ffb0 	bl	80004e4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000584:	4b17      	ldr	r3, [pc, #92]	@ (80005e4 <HAL_I2C_MspInit+0xac>)
 8000586:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000588:	4a16      	ldr	r2, [pc, #88]	@ (80005e4 <HAL_I2C_MspInit+0xac>)
 800058a:	f043 0301 	orr.w	r3, r3, #1
 800058e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000590:	4b14      	ldr	r3, [pc, #80]	@ (80005e4 <HAL_I2C_MspInit+0xac>)
 8000592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000594:	f003 0301 	and.w	r3, r3, #1
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800059c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80005a0:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80005a2:	2312      	movs	r3, #18
 80005a4:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a6:	2300      	movs	r3, #0
 80005a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80005aa:	2303      	movs	r3, #3
 80005ac:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80005ae:	2304      	movs	r3, #4
 80005b0:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80005b6:	4619      	mov	r1, r3
 80005b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005bc:	f000 fade 	bl	8000b7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80005c0:	4b08      	ldr	r3, [pc, #32]	@ (80005e4 <HAL_I2C_MspInit+0xac>)
 80005c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005c4:	4a07      	ldr	r2, [pc, #28]	@ (80005e4 <HAL_I2C_MspInit+0xac>)
 80005c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80005ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80005cc:	4b05      	ldr	r3, [pc, #20]	@ (80005e4 <HAL_I2C_MspInit+0xac>)
 80005ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80005d4:	60bb      	str	r3, [r7, #8]
 80005d6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80005d8:	bf00      	nop
 80005da:	3758      	adds	r7, #88	@ 0x58
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40005400 	.word	0x40005400
 80005e4:	40021000 	.word	0x40021000

080005e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005ec:	bf00      	nop
 80005ee:	e7fd      	b.n	80005ec <NMI_Handler+0x4>

080005f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f4:	bf00      	nop
 80005f6:	e7fd      	b.n	80005f4 <HardFault_Handler+0x4>

080005f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005fc:	bf00      	nop
 80005fe:	e7fd      	b.n	80005fc <MemManage_Handler+0x4>

08000600 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000604:	bf00      	nop
 8000606:	e7fd      	b.n	8000604 <BusFault_Handler+0x4>

08000608 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800060c:	bf00      	nop
 800060e:	e7fd      	b.n	800060c <UsageFault_Handler+0x4>

08000610 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000614:	bf00      	nop
 8000616:	46bd      	mov	sp, r7
 8000618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061c:	4770      	bx	lr

0800061e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800061e:	b480      	push	{r7}
 8000620:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000622:	bf00      	nop
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr

0800062c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800062c:	b480      	push	{r7}
 800062e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr

0800063a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800063a:	b580      	push	{r7, lr}
 800063c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800063e:	f000 f96b 	bl	8000918 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000642:	bf00      	nop
 8000644:	bd80      	pop	{r7, pc}
	...

08000648 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800064c:	4802      	ldr	r0, [pc, #8]	@ (8000658 <USB_IRQHandler+0x10>)
 800064e:	f000 fe70 	bl	8001332 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8000652:	bf00      	nop
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	2000106c 	.word	0x2000106c

0800065c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000660:	4b06      	ldr	r3, [pc, #24]	@ (800067c <SystemInit+0x20>)
 8000662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000666:	4a05      	ldr	r2, [pc, #20]	@ (800067c <SystemInit+0x20>)
 8000668:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800066c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000670:	bf00      	nop
 8000672:	46bd      	mov	sp, r7
 8000674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000678:	4770      	bx	lr
 800067a:	bf00      	nop
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <process_byte>:
static usb_command_t cmd_recv;
static uint8_t usb_tx_buffer[MESSAGE_SIZE+1];
static uint8_t step = 0;

static bool process_byte(uint8_t b)
{
 8000680:	b480      	push	{r7}
 8000682:	b083      	sub	sp, #12
 8000684:	af00      	add	r7, sp, #0
 8000686:	4603      	mov	r3, r0
 8000688:	71fb      	strb	r3, [r7, #7]

	static uint8_t count = 0;
	static uint8_t chk = 0;

	if(step == 0)
 800068a:	4b3b      	ldr	r3, [pc, #236]	@ (8000778 <process_byte+0xf8>)
 800068c:	781b      	ldrb	r3, [r3, #0]
 800068e:	2b00      	cmp	r3, #0
 8000690:	d10c      	bne.n	80006ac <process_byte+0x2c>
	{
		if(b == 0xAA)
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	2baa      	cmp	r3, #170	@ 0xaa
 8000696:	d167      	bne.n	8000768 <process_byte+0xe8>
		{
			step++;
 8000698:	4b37      	ldr	r3, [pc, #220]	@ (8000778 <process_byte+0xf8>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	3301      	adds	r3, #1
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	4b35      	ldr	r3, [pc, #212]	@ (8000778 <process_byte+0xf8>)
 80006a2:	701a      	strb	r2, [r3, #0]
			chk = 0;
 80006a4:	4b35      	ldr	r3, [pc, #212]	@ (800077c <process_byte+0xfc>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	701a      	strb	r2, [r3, #0]
 80006aa:	e05d      	b.n	8000768 <process_byte+0xe8>
		}
	}
	else if(step == 1)
 80006ac:	4b32      	ldr	r3, [pc, #200]	@ (8000778 <process_byte+0xf8>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	2b01      	cmp	r3, #1
 80006b2:	d110      	bne.n	80006d6 <process_byte+0x56>
	{
		cmd_recv.msg_type = b;
 80006b4:	4a32      	ldr	r2, [pc, #200]	@ (8000780 <process_byte+0x100>)
 80006b6:	79fb      	ldrb	r3, [r7, #7]
 80006b8:	7013      	strb	r3, [r2, #0]
		chk += b;
 80006ba:	4b30      	ldr	r3, [pc, #192]	@ (800077c <process_byte+0xfc>)
 80006bc:	781a      	ldrb	r2, [r3, #0]
 80006be:	79fb      	ldrb	r3, [r7, #7]
 80006c0:	4413      	add	r3, r2
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	4b2d      	ldr	r3, [pc, #180]	@ (800077c <process_byte+0xfc>)
 80006c6:	701a      	strb	r2, [r3, #0]
		step++;
 80006c8:	4b2b      	ldr	r3, [pc, #172]	@ (8000778 <process_byte+0xf8>)
 80006ca:	781b      	ldrb	r3, [r3, #0]
 80006cc:	3301      	adds	r3, #1
 80006ce:	b2da      	uxtb	r2, r3
 80006d0:	4b29      	ldr	r3, [pc, #164]	@ (8000778 <process_byte+0xf8>)
 80006d2:	701a      	strb	r2, [r3, #0]
 80006d4:	e048      	b.n	8000768 <process_byte+0xe8>
	}
	else if(step == 2)
 80006d6:	4b28      	ldr	r3, [pc, #160]	@ (8000778 <process_byte+0xf8>)
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	2b02      	cmp	r3, #2
 80006dc:	d113      	bne.n	8000706 <process_byte+0x86>
	{
		cmd_recv.length = b;
 80006de:	4a28      	ldr	r2, [pc, #160]	@ (8000780 <process_byte+0x100>)
 80006e0:	79fb      	ldrb	r3, [r7, #7]
 80006e2:	7053      	strb	r3, [r2, #1]
		chk += b;
 80006e4:	4b25      	ldr	r3, [pc, #148]	@ (800077c <process_byte+0xfc>)
 80006e6:	781a      	ldrb	r2, [r3, #0]
 80006e8:	79fb      	ldrb	r3, [r7, #7]
 80006ea:	4413      	add	r3, r2
 80006ec:	b2da      	uxtb	r2, r3
 80006ee:	4b23      	ldr	r3, [pc, #140]	@ (800077c <process_byte+0xfc>)
 80006f0:	701a      	strb	r2, [r3, #0]
		step++;
 80006f2:	4b21      	ldr	r3, [pc, #132]	@ (8000778 <process_byte+0xf8>)
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	3301      	adds	r3, #1
 80006f8:	b2da      	uxtb	r2, r3
 80006fa:	4b1f      	ldr	r3, [pc, #124]	@ (8000778 <process_byte+0xf8>)
 80006fc:	701a      	strb	r2, [r3, #0]
		count = 0;
 80006fe:	4b21      	ldr	r3, [pc, #132]	@ (8000784 <process_byte+0x104>)
 8000700:	2200      	movs	r2, #0
 8000702:	701a      	strb	r2, [r3, #0]
 8000704:	e030      	b.n	8000768 <process_byte+0xe8>
	}
	else if(step == 3)
 8000706:	4b1c      	ldr	r3, [pc, #112]	@ (8000778 <process_byte+0xf8>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2b03      	cmp	r3, #3
 800070c:	d11e      	bne.n	800074c <process_byte+0xcc>
	{
		cmd_recv.payload[count++] = b;
 800070e:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <process_byte+0x104>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	1c5a      	adds	r2, r3, #1
 8000714:	b2d1      	uxtb	r1, r2
 8000716:	4a1b      	ldr	r2, [pc, #108]	@ (8000784 <process_byte+0x104>)
 8000718:	7011      	strb	r1, [r2, #0]
 800071a:	461a      	mov	r2, r3
 800071c:	4b18      	ldr	r3, [pc, #96]	@ (8000780 <process_byte+0x100>)
 800071e:	4413      	add	r3, r2
 8000720:	79fa      	ldrb	r2, [r7, #7]
 8000722:	709a      	strb	r2, [r3, #2]
		chk += b;
 8000724:	4b15      	ldr	r3, [pc, #84]	@ (800077c <process_byte+0xfc>)
 8000726:	781a      	ldrb	r2, [r3, #0]
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	4413      	add	r3, r2
 800072c:	b2da      	uxtb	r2, r3
 800072e:	4b13      	ldr	r3, [pc, #76]	@ (800077c <process_byte+0xfc>)
 8000730:	701a      	strb	r2, [r3, #0]
		if(count >= cmd_recv.length)
 8000732:	4b13      	ldr	r3, [pc, #76]	@ (8000780 <process_byte+0x100>)
 8000734:	785a      	ldrb	r2, [r3, #1]
 8000736:	4b13      	ldr	r3, [pc, #76]	@ (8000784 <process_byte+0x104>)
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	429a      	cmp	r2, r3
 800073c:	d814      	bhi.n	8000768 <process_byte+0xe8>
		{
			step++;
 800073e:	4b0e      	ldr	r3, [pc, #56]	@ (8000778 <process_byte+0xf8>)
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	3301      	adds	r3, #1
 8000744:	b2da      	uxtb	r2, r3
 8000746:	4b0c      	ldr	r3, [pc, #48]	@ (8000778 <process_byte+0xf8>)
 8000748:	701a      	strb	r2, [r3, #0]
 800074a:	e00d      	b.n	8000768 <process_byte+0xe8>
		}
	}
	else if(step == 4)
 800074c:	4b0a      	ldr	r3, [pc, #40]	@ (8000778 <process_byte+0xf8>)
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	2b04      	cmp	r3, #4
 8000752:	d109      	bne.n	8000768 <process_byte+0xe8>
	{
		step = 0;
 8000754:	4b08      	ldr	r3, [pc, #32]	@ (8000778 <process_byte+0xf8>)
 8000756:	2200      	movs	r2, #0
 8000758:	701a      	strb	r2, [r3, #0]
		if(chk == b)
 800075a:	4b08      	ldr	r3, [pc, #32]	@ (800077c <process_byte+0xfc>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	79fa      	ldrb	r2, [r7, #7]
 8000760:	429a      	cmp	r2, r3
 8000762:	d101      	bne.n	8000768 <process_byte+0xe8>
		{
			return true;
 8000764:	2301      	movs	r3, #1
 8000766:	e000      	b.n	800076a <process_byte+0xea>
		}
	}
	return false;
 8000768:	2300      	movs	r3, #0
}
 800076a:	4618      	mov	r0, r3
 800076c:	370c      	adds	r7, #12
 800076e:	46bd      	mov	sp, r7
 8000770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	20000382 	.word	0x20000382
 800077c:	20000383 	.word	0x20000383
 8000780:	20000280 	.word	0x20000280
 8000784:	20000384 	.word	0x20000384

08000788 <is_usb_recv>:

bool is_usb_recv(usb_command_t * cmd)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b084      	sub	sp, #16
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
	if(usb_recv)
 8000790:	4b0b      	ldr	r3, [pc, #44]	@ (80007c0 <is_usb_recv+0x38>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d008      	beq.n	80007aa <is_usb_recv+0x22>
	{
		*cmd = cmd_recv;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	4a0a      	ldr	r2, [pc, #40]	@ (80007c4 <is_usb_recv+0x3c>)
 800079c:	4618      	mov	r0, r3
 800079e:	4611      	mov	r1, r2
 80007a0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80007a4:	461a      	mov	r2, r3
 80007a6:	f007 fe09 	bl	80083bc <memcpy>
	}
	bool ret_value = usb_recv;
 80007aa:	4b05      	ldr	r3, [pc, #20]	@ (80007c0 <is_usb_recv+0x38>)
 80007ac:	781b      	ldrb	r3, [r3, #0]
 80007ae:	73fb      	strb	r3, [r7, #15]
	usb_recv = false; // Reset once got
 80007b0:	4b03      	ldr	r3, [pc, #12]	@ (80007c0 <is_usb_recv+0x38>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	701a      	strb	r2, [r3, #0]

	return ret_value;
 80007b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	2000027e 	.word	0x2000027e
 80007c4:	20000280 	.word	0x20000280

080007c8 <usb_handle_recv>:

void usb_handle_recv(uint8_t * buf, uint32_t len)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	6039      	str	r1, [r7, #0]
	// ISR
	int i;
	step = 0;
 80007d2:	4b10      	ldr	r3, [pc, #64]	@ (8000814 <usb_handle_recv+0x4c>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < len; i++)
 80007d8:	2300      	movs	r3, #0
 80007da:	60fb      	str	r3, [r7, #12]
 80007dc:	e011      	b.n	8000802 <usb_handle_recv+0x3a>
	{
		uint8_t b = *(buf+i);
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	687a      	ldr	r2, [r7, #4]
 80007e2:	4413      	add	r3, r2
 80007e4:	781b      	ldrb	r3, [r3, #0]
 80007e6:	72fb      	strb	r3, [r7, #11]
		if(process_byte(b))
 80007e8:	7afb      	ldrb	r3, [r7, #11]
 80007ea:	4618      	mov	r0, r3
 80007ec:	f7ff ff48 	bl	8000680 <process_byte>
 80007f0:	4603      	mov	r3, r0
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d002      	beq.n	80007fc <usb_handle_recv+0x34>
		{
			usb_recv = true;
 80007f6:	4b08      	ldr	r3, [pc, #32]	@ (8000818 <usb_handle_recv+0x50>)
 80007f8:	2201      	movs	r2, #1
 80007fa:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < len; i++)
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	3301      	adds	r3, #1
 8000800:	60fb      	str	r3, [r7, #12]
 8000802:	68fb      	ldr	r3, [r7, #12]
 8000804:	683a      	ldr	r2, [r7, #0]
 8000806:	429a      	cmp	r2, r3
 8000808:	d8e9      	bhi.n	80007de <usb_handle_recv+0x16>
		}
	}
}
 800080a:	bf00      	nop
 800080c:	bf00      	nop
 800080e:	3710      	adds	r7, #16
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	20000382 	.word	0x20000382
 8000818:	2000027e 	.word	0x2000027e

0800081c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800081c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000854 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000820:	f7ff ff1c 	bl	800065c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000824:	480c      	ldr	r0, [pc, #48]	@ (8000858 <LoopForever+0x6>)
  ldr r1, =_edata
 8000826:	490d      	ldr	r1, [pc, #52]	@ (800085c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000828:	4a0d      	ldr	r2, [pc, #52]	@ (8000860 <LoopForever+0xe>)
  movs r3, #0
 800082a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800082c:	e002      	b.n	8000834 <LoopCopyDataInit>

0800082e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800082e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000832:	3304      	adds	r3, #4

08000834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000838:	d3f9      	bcc.n	800082e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800083a:	4a0a      	ldr	r2, [pc, #40]	@ (8000864 <LoopForever+0x12>)
  ldr r4, =_ebss
 800083c:	4c0a      	ldr	r4, [pc, #40]	@ (8000868 <LoopForever+0x16>)
  movs r3, #0
 800083e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000840:	e001      	b.n	8000846 <LoopFillZerobss>

08000842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000844:	3204      	adds	r2, #4

08000846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000848:	d3fb      	bcc.n	8000842 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800084a:	f007 fd93 	bl	8008374 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800084e:	f7ff fd0f 	bl	8000270 <main>

08000852 <LoopForever>:

LoopForever:
    b LoopForever
 8000852:	e7fe      	b.n	8000852 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000854:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800085c:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 8000860:	08008480 	.word	0x08008480
  ldr r2, =_sbss
 8000864:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 8000868:	2000156c 	.word	0x2000156c

0800086c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800086c:	e7fe      	b.n	800086c <ADC1_2_IRQHandler>

0800086e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800086e:	b580      	push	{r7, lr}
 8000870:	b082      	sub	sp, #8
 8000872:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000874:	2300      	movs	r3, #0
 8000876:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000878:	2003      	movs	r0, #3
 800087a:	f000 f93d 	bl	8000af8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800087e:	200f      	movs	r0, #15
 8000880:	f000 f80e 	bl	80008a0 <HAL_InitTick>
 8000884:	4603      	mov	r3, r0
 8000886:	2b00      	cmp	r3, #0
 8000888:	d002      	beq.n	8000890 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800088a:	2301      	movs	r3, #1
 800088c:	71fb      	strb	r3, [r7, #7]
 800088e:	e001      	b.n	8000894 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000890:	f7ff fe2e 	bl	80004f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000894:	79fb      	ldrb	r3, [r7, #7]
}
 8000896:	4618      	mov	r0, r3
 8000898:	3708      	adds	r7, #8
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
	...

080008a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b084      	sub	sp, #16
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80008a8:	2300      	movs	r3, #0
 80008aa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80008ac:	4b17      	ldr	r3, [pc, #92]	@ (800090c <HAL_InitTick+0x6c>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d023      	beq.n	80008fc <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80008b4:	4b16      	ldr	r3, [pc, #88]	@ (8000910 <HAL_InitTick+0x70>)
 80008b6:	681a      	ldr	r2, [r3, #0]
 80008b8:	4b14      	ldr	r3, [pc, #80]	@ (800090c <HAL_InitTick+0x6c>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	4619      	mov	r1, r3
 80008be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80008c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ca:	4618      	mov	r0, r3
 80008cc:	f000 f949 	bl	8000b62 <HAL_SYSTICK_Config>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d10f      	bne.n	80008f6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	2b0f      	cmp	r3, #15
 80008da:	d809      	bhi.n	80008f0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008dc:	2200      	movs	r2, #0
 80008de:	6879      	ldr	r1, [r7, #4]
 80008e0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008e4:	f000 f913 	bl	8000b0e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008e8:	4a0a      	ldr	r2, [pc, #40]	@ (8000914 <HAL_InitTick+0x74>)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	6013      	str	r3, [r2, #0]
 80008ee:	e007      	b.n	8000900 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80008f0:	2301      	movs	r3, #1
 80008f2:	73fb      	strb	r3, [r7, #15]
 80008f4:	e004      	b.n	8000900 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80008f6:	2301      	movs	r3, #1
 80008f8:	73fb      	strb	r3, [r7, #15]
 80008fa:	e001      	b.n	8000900 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80008fc:	2301      	movs	r3, #1
 80008fe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000900:	7bfb      	ldrb	r3, [r7, #15]
}
 8000902:	4618      	mov	r0, r3
 8000904:	3710      	adds	r7, #16
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	20000008 	.word	0x20000008
 8000910:	20000000 	.word	0x20000000
 8000914:	20000004 	.word	0x20000004

08000918 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800091c:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <HAL_IncTick+0x20>)
 800091e:	781b      	ldrb	r3, [r3, #0]
 8000920:	461a      	mov	r2, r3
 8000922:	4b06      	ldr	r3, [pc, #24]	@ (800093c <HAL_IncTick+0x24>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4413      	add	r3, r2
 8000928:	4a04      	ldr	r2, [pc, #16]	@ (800093c <HAL_IncTick+0x24>)
 800092a:	6013      	str	r3, [r2, #0]
}
 800092c:	bf00      	nop
 800092e:	46bd      	mov	sp, r7
 8000930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	20000008 	.word	0x20000008
 800093c:	20000388 	.word	0x20000388

08000940 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  return uwTick;
 8000944:	4b03      	ldr	r3, [pc, #12]	@ (8000954 <HAL_GetTick+0x14>)
 8000946:	681b      	ldr	r3, [r3, #0]
}
 8000948:	4618      	mov	r0, r3
 800094a:	46bd      	mov	sp, r7
 800094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	20000388 	.word	0x20000388

08000958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000958:	b480      	push	{r7}
 800095a:	b085      	sub	sp, #20
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f003 0307 	and.w	r3, r3, #7
 8000966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000968:	4b0c      	ldr	r3, [pc, #48]	@ (800099c <__NVIC_SetPriorityGrouping+0x44>)
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800096e:	68ba      	ldr	r2, [r7, #8]
 8000970:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000974:	4013      	ands	r3, r2
 8000976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000978:	68fb      	ldr	r3, [r7, #12]
 800097a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800097c:	68bb      	ldr	r3, [r7, #8]
 800097e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000980:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000984:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800098a:	4a04      	ldr	r2, [pc, #16]	@ (800099c <__NVIC_SetPriorityGrouping+0x44>)
 800098c:	68bb      	ldr	r3, [r7, #8]
 800098e:	60d3      	str	r3, [r2, #12]
}
 8000990:	bf00      	nop
 8000992:	3714      	adds	r7, #20
 8000994:	46bd      	mov	sp, r7
 8000996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099a:	4770      	bx	lr
 800099c:	e000ed00 	.word	0xe000ed00

080009a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009a4:	4b04      	ldr	r3, [pc, #16]	@ (80009b8 <__NVIC_GetPriorityGrouping+0x18>)
 80009a6:	68db      	ldr	r3, [r3, #12]
 80009a8:	0a1b      	lsrs	r3, r3, #8
 80009aa:	f003 0307 	and.w	r3, r3, #7
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr
 80009b8:	e000ed00 	.word	0xe000ed00

080009bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009bc:	b480      	push	{r7}
 80009be:	b083      	sub	sp, #12
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	db0b      	blt.n	80009e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009ce:	79fb      	ldrb	r3, [r7, #7]
 80009d0:	f003 021f 	and.w	r2, r3, #31
 80009d4:	4907      	ldr	r1, [pc, #28]	@ (80009f4 <__NVIC_EnableIRQ+0x38>)
 80009d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009da:	095b      	lsrs	r3, r3, #5
 80009dc:	2001      	movs	r0, #1
 80009de:	fa00 f202 	lsl.w	r2, r0, r2
 80009e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80009e6:	bf00      	nop
 80009e8:	370c      	adds	r7, #12
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	e000e100 	.word	0xe000e100

080009f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	4603      	mov	r3, r0
 8000a00:	6039      	str	r1, [r7, #0]
 8000a02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	db0a      	blt.n	8000a22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	b2da      	uxtb	r2, r3
 8000a10:	490c      	ldr	r1, [pc, #48]	@ (8000a44 <__NVIC_SetPriority+0x4c>)
 8000a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a16:	0112      	lsls	r2, r2, #4
 8000a18:	b2d2      	uxtb	r2, r2
 8000a1a:	440b      	add	r3, r1
 8000a1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a20:	e00a      	b.n	8000a38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	b2da      	uxtb	r2, r3
 8000a26:	4908      	ldr	r1, [pc, #32]	@ (8000a48 <__NVIC_SetPriority+0x50>)
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	f003 030f 	and.w	r3, r3, #15
 8000a2e:	3b04      	subs	r3, #4
 8000a30:	0112      	lsls	r2, r2, #4
 8000a32:	b2d2      	uxtb	r2, r2
 8000a34:	440b      	add	r3, r1
 8000a36:	761a      	strb	r2, [r3, #24]
}
 8000a38:	bf00      	nop
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr
 8000a44:	e000e100 	.word	0xe000e100
 8000a48:	e000ed00 	.word	0xe000ed00

08000a4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	b089      	sub	sp, #36	@ 0x24
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	60f8      	str	r0, [r7, #12]
 8000a54:	60b9      	str	r1, [r7, #8]
 8000a56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a58:	68fb      	ldr	r3, [r7, #12]
 8000a5a:	f003 0307 	and.w	r3, r3, #7
 8000a5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a60:	69fb      	ldr	r3, [r7, #28]
 8000a62:	f1c3 0307 	rsb	r3, r3, #7
 8000a66:	2b04      	cmp	r3, #4
 8000a68:	bf28      	it	cs
 8000a6a:	2304      	movcs	r3, #4
 8000a6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a6e:	69fb      	ldr	r3, [r7, #28]
 8000a70:	3304      	adds	r3, #4
 8000a72:	2b06      	cmp	r3, #6
 8000a74:	d902      	bls.n	8000a7c <NVIC_EncodePriority+0x30>
 8000a76:	69fb      	ldr	r3, [r7, #28]
 8000a78:	3b03      	subs	r3, #3
 8000a7a:	e000      	b.n	8000a7e <NVIC_EncodePriority+0x32>
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a84:	69bb      	ldr	r3, [r7, #24]
 8000a86:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8a:	43da      	mvns	r2, r3
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	401a      	ands	r2, r3
 8000a90:	697b      	ldr	r3, [r7, #20]
 8000a92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a94:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a9e:	43d9      	mvns	r1, r3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aa4:	4313      	orrs	r3, r2
         );
}
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	3724      	adds	r7, #36	@ 0x24
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab0:	4770      	bx	lr
	...

08000ab4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	3b01      	subs	r3, #1
 8000ac0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ac4:	d301      	bcc.n	8000aca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	e00f      	b.n	8000aea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aca:	4a0a      	ldr	r2, [pc, #40]	@ (8000af4 <SysTick_Config+0x40>)
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	3b01      	subs	r3, #1
 8000ad0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ad2:	210f      	movs	r1, #15
 8000ad4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ad8:	f7ff ff8e 	bl	80009f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000adc:	4b05      	ldr	r3, [pc, #20]	@ (8000af4 <SysTick_Config+0x40>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ae2:	4b04      	ldr	r3, [pc, #16]	@ (8000af4 <SysTick_Config+0x40>)
 8000ae4:	2207      	movs	r2, #7
 8000ae6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ae8:	2300      	movs	r3, #0
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	e000e010 	.word	0xe000e010

08000af8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f7ff ff29 	bl	8000958 <__NVIC_SetPriorityGrouping>
}
 8000b06:	bf00      	nop
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	b086      	sub	sp, #24
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	4603      	mov	r3, r0
 8000b16:	60b9      	str	r1, [r7, #8]
 8000b18:	607a      	str	r2, [r7, #4]
 8000b1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b20:	f7ff ff3e 	bl	80009a0 <__NVIC_GetPriorityGrouping>
 8000b24:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b26:	687a      	ldr	r2, [r7, #4]
 8000b28:	68b9      	ldr	r1, [r7, #8]
 8000b2a:	6978      	ldr	r0, [r7, #20]
 8000b2c:	f7ff ff8e 	bl	8000a4c <NVIC_EncodePriority>
 8000b30:	4602      	mov	r2, r0
 8000b32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b36:	4611      	mov	r1, r2
 8000b38:	4618      	mov	r0, r3
 8000b3a:	f7ff ff5d 	bl	80009f8 <__NVIC_SetPriority>
}
 8000b3e:	bf00      	nop
 8000b40:	3718      	adds	r7, #24
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}

08000b46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b46:	b580      	push	{r7, lr}
 8000b48:	b082      	sub	sp, #8
 8000b4a:	af00      	add	r7, sp, #0
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff ff31 	bl	80009bc <__NVIC_EnableIRQ>
}
 8000b5a:	bf00      	nop
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}

08000b62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b62:	b580      	push	{r7, lr}
 8000b64:	b082      	sub	sp, #8
 8000b66:	af00      	add	r7, sp, #0
 8000b68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b6a:	6878      	ldr	r0, [r7, #4]
 8000b6c:	f7ff ffa2 	bl	8000ab4 <SysTick_Config>
 8000b70:	4603      	mov	r3, r0
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
	...

08000b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	b087      	sub	sp, #28
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b86:	2300      	movs	r3, #0
 8000b88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b8a:	e14e      	b.n	8000e2a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	2101      	movs	r1, #1
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	fa01 f303 	lsl.w	r3, r1, r3
 8000b98:	4013      	ands	r3, r2
 8000b9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b9c:	68fb      	ldr	r3, [r7, #12]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	f000 8140 	beq.w	8000e24 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	685b      	ldr	r3, [r3, #4]
 8000ba8:	f003 0303 	and.w	r3, r3, #3
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d005      	beq.n	8000bbc <HAL_GPIO_Init+0x40>
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	685b      	ldr	r3, [r3, #4]
 8000bb4:	f003 0303 	and.w	r3, r3, #3
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d130      	bne.n	8000c1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	689b      	ldr	r3, [r3, #8]
 8000bc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000bc2:	697b      	ldr	r3, [r7, #20]
 8000bc4:	005b      	lsls	r3, r3, #1
 8000bc6:	2203      	movs	r2, #3
 8000bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000bcc:	43db      	mvns	r3, r3
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	68da      	ldr	r2, [r3, #12]
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	005b      	lsls	r3, r3, #1
 8000bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000be0:	693a      	ldr	r2, [r7, #16]
 8000be2:	4313      	orrs	r3, r2
 8000be4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	693a      	ldr	r2, [r7, #16]
 8000bea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfa:	43db      	mvns	r3, r3
 8000bfc:	693a      	ldr	r2, [r7, #16]
 8000bfe:	4013      	ands	r3, r2
 8000c00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	091b      	lsrs	r3, r3, #4
 8000c08:	f003 0201 	and.w	r2, r3, #1
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c12:	693a      	ldr	r2, [r7, #16]
 8000c14:	4313      	orrs	r3, r2
 8000c16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c1e:	683b      	ldr	r3, [r7, #0]
 8000c20:	685b      	ldr	r3, [r3, #4]
 8000c22:	f003 0303 	and.w	r3, r3, #3
 8000c26:	2b03      	cmp	r3, #3
 8000c28:	d017      	beq.n	8000c5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	68db      	ldr	r3, [r3, #12]
 8000c2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	005b      	lsls	r3, r3, #1
 8000c34:	2203      	movs	r2, #3
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	43db      	mvns	r3, r3
 8000c3c:	693a      	ldr	r2, [r7, #16]
 8000c3e:	4013      	ands	r3, r2
 8000c40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	689a      	ldr	r2, [r3, #8]
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	005b      	lsls	r3, r3, #1
 8000c4a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4e:	693a      	ldr	r2, [r7, #16]
 8000c50:	4313      	orrs	r3, r2
 8000c52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	f003 0303 	and.w	r3, r3, #3
 8000c62:	2b02      	cmp	r3, #2
 8000c64:	d123      	bne.n	8000cae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	08da      	lsrs	r2, r3, #3
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	3208      	adds	r2, #8
 8000c6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	f003 0307 	and.w	r3, r3, #7
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	220f      	movs	r2, #15
 8000c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c82:	43db      	mvns	r3, r3
 8000c84:	693a      	ldr	r2, [r7, #16]
 8000c86:	4013      	ands	r3, r2
 8000c88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	691a      	ldr	r2, [r3, #16]
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	f003 0307 	and.w	r3, r3, #7
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	fa02 f303 	lsl.w	r3, r2, r3
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	4313      	orrs	r3, r2
 8000c9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	08da      	lsrs	r2, r3, #3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	3208      	adds	r2, #8
 8000ca8:	6939      	ldr	r1, [r7, #16]
 8000caa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	2203      	movs	r2, #3
 8000cba:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbe:	43db      	mvns	r3, r3
 8000cc0:	693a      	ldr	r2, [r7, #16]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	f003 0203 	and.w	r2, r3, #3
 8000cce:	697b      	ldr	r3, [r7, #20]
 8000cd0:	005b      	lsls	r3, r3, #1
 8000cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd6:	693a      	ldr	r2, [r7, #16]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	685b      	ldr	r3, [r3, #4]
 8000ce6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	f000 809a 	beq.w	8000e24 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf0:	4b55      	ldr	r3, [pc, #340]	@ (8000e48 <HAL_GPIO_Init+0x2cc>)
 8000cf2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cf4:	4a54      	ldr	r2, [pc, #336]	@ (8000e48 <HAL_GPIO_Init+0x2cc>)
 8000cf6:	f043 0301 	orr.w	r3, r3, #1
 8000cfa:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cfc:	4b52      	ldr	r3, [pc, #328]	@ (8000e48 <HAL_GPIO_Init+0x2cc>)
 8000cfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d00:	f003 0301 	and.w	r3, r3, #1
 8000d04:	60bb      	str	r3, [r7, #8]
 8000d06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d08:	4a50      	ldr	r2, [pc, #320]	@ (8000e4c <HAL_GPIO_Init+0x2d0>)
 8000d0a:	697b      	ldr	r3, [r7, #20]
 8000d0c:	089b      	lsrs	r3, r3, #2
 8000d0e:	3302      	adds	r3, #2
 8000d10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	f003 0303 	and.w	r3, r3, #3
 8000d1c:	009b      	lsls	r3, r3, #2
 8000d1e:	220f      	movs	r2, #15
 8000d20:	fa02 f303 	lsl.w	r3, r2, r3
 8000d24:	43db      	mvns	r3, r3
 8000d26:	693a      	ldr	r2, [r7, #16]
 8000d28:	4013      	ands	r3, r2
 8000d2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d32:	d013      	beq.n	8000d5c <HAL_GPIO_Init+0x1e0>
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	4a46      	ldr	r2, [pc, #280]	@ (8000e50 <HAL_GPIO_Init+0x2d4>)
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	d00d      	beq.n	8000d58 <HAL_GPIO_Init+0x1dc>
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	4a45      	ldr	r2, [pc, #276]	@ (8000e54 <HAL_GPIO_Init+0x2d8>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d007      	beq.n	8000d54 <HAL_GPIO_Init+0x1d8>
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	4a44      	ldr	r2, [pc, #272]	@ (8000e58 <HAL_GPIO_Init+0x2dc>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d101      	bne.n	8000d50 <HAL_GPIO_Init+0x1d4>
 8000d4c:	2303      	movs	r3, #3
 8000d4e:	e006      	b.n	8000d5e <HAL_GPIO_Init+0x1e2>
 8000d50:	2307      	movs	r3, #7
 8000d52:	e004      	b.n	8000d5e <HAL_GPIO_Init+0x1e2>
 8000d54:	2302      	movs	r3, #2
 8000d56:	e002      	b.n	8000d5e <HAL_GPIO_Init+0x1e2>
 8000d58:	2301      	movs	r3, #1
 8000d5a:	e000      	b.n	8000d5e <HAL_GPIO_Init+0x1e2>
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	697a      	ldr	r2, [r7, #20]
 8000d60:	f002 0203 	and.w	r2, r2, #3
 8000d64:	0092      	lsls	r2, r2, #2
 8000d66:	4093      	lsls	r3, r2
 8000d68:	693a      	ldr	r2, [r7, #16]
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d6e:	4937      	ldr	r1, [pc, #220]	@ (8000e4c <HAL_GPIO_Init+0x2d0>)
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	089b      	lsrs	r3, r3, #2
 8000d74:	3302      	adds	r3, #2
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d7c:	4b37      	ldr	r3, [pc, #220]	@ (8000e5c <HAL_GPIO_Init+0x2e0>)
 8000d7e:	689b      	ldr	r3, [r3, #8]
 8000d80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d82:	68fb      	ldr	r3, [r7, #12]
 8000d84:	43db      	mvns	r3, r3
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	4013      	ands	r3, r2
 8000d8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	685b      	ldr	r3, [r3, #4]
 8000d90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d003      	beq.n	8000da0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000d98:	693a      	ldr	r2, [r7, #16]
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	4313      	orrs	r3, r2
 8000d9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000da0:	4a2e      	ldr	r2, [pc, #184]	@ (8000e5c <HAL_GPIO_Init+0x2e0>)
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000da6:	4b2d      	ldr	r3, [pc, #180]	@ (8000e5c <HAL_GPIO_Init+0x2e0>)
 8000da8:	68db      	ldr	r3, [r3, #12]
 8000daa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	43db      	mvns	r3, r3
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	4013      	ands	r3, r2
 8000db4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d003      	beq.n	8000dca <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000dc2:	693a      	ldr	r2, [r7, #16]
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	4313      	orrs	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000dca:	4a24      	ldr	r2, [pc, #144]	@ (8000e5c <HAL_GPIO_Init+0x2e0>)
 8000dcc:	693b      	ldr	r3, [r7, #16]
 8000dce:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000dd0:	4b22      	ldr	r3, [pc, #136]	@ (8000e5c <HAL_GPIO_Init+0x2e0>)
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	43db      	mvns	r3, r3
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	4013      	ands	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	685b      	ldr	r3, [r3, #4]
 8000de4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d003      	beq.n	8000df4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000df4:	4a19      	ldr	r2, [pc, #100]	@ (8000e5c <HAL_GPIO_Init+0x2e0>)
 8000df6:	693b      	ldr	r3, [r7, #16]
 8000df8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000dfa:	4b18      	ldr	r3, [pc, #96]	@ (8000e5c <HAL_GPIO_Init+0x2e0>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	43db      	mvns	r3, r3
 8000e04:	693a      	ldr	r2, [r7, #16]
 8000e06:	4013      	ands	r3, r2
 8000e08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d003      	beq.n	8000e1e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	4313      	orrs	r3, r2
 8000e1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e1e:	4a0f      	ldr	r2, [pc, #60]	@ (8000e5c <HAL_GPIO_Init+0x2e0>)
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	3301      	adds	r3, #1
 8000e28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	681a      	ldr	r2, [r3, #0]
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	fa22 f303 	lsr.w	r3, r2, r3
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	f47f aea9 	bne.w	8000b8c <HAL_GPIO_Init+0x10>
  }
}
 8000e3a:	bf00      	nop
 8000e3c:	bf00      	nop
 8000e3e:	371c      	adds	r7, #28
 8000e40:	46bd      	mov	sp, r7
 8000e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e46:	4770      	bx	lr
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	40010000 	.word	0x40010000
 8000e50:	48000400 	.word	0x48000400
 8000e54:	48000800 	.word	0x48000800
 8000e58:	48000c00 	.word	0x48000c00
 8000e5c:	40010400 	.word	0x40010400

08000e60 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	460b      	mov	r3, r1
 8000e6a:	807b      	strh	r3, [r7, #2]
 8000e6c:	4613      	mov	r3, r2
 8000e6e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e70:	787b      	ldrb	r3, [r7, #1]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d003      	beq.n	8000e7e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e76:	887a      	ldrh	r2, [r7, #2]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e7c:	e002      	b.n	8000e84 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e7e:	887a      	ldrh	r2, [r7, #2]
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000e84:	bf00      	nop
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr

08000e90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d101      	bne.n	8000ea2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e08d      	b.n	8000fbe <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d106      	bne.n	8000ebc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f7ff fb3e 	bl	8000538 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2224      	movs	r2, #36	@ 0x24
 8000ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f022 0201 	bic.w	r2, r2, #1
 8000ed2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	685a      	ldr	r2, [r3, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8000ee0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	689a      	ldr	r2, [r3, #8]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000ef0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	68db      	ldr	r3, [r3, #12]
 8000ef6:	2b01      	cmp	r3, #1
 8000ef8:	d107      	bne.n	8000f0a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	689a      	ldr	r2, [r3, #8]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000f06:	609a      	str	r2, [r3, #8]
 8000f08:	e006      	b.n	8000f18 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	689a      	ldr	r2, [r3, #8]
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8000f16:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	68db      	ldr	r3, [r3, #12]
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d108      	bne.n	8000f32 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	685a      	ldr	r2, [r3, #4]
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	e007      	b.n	8000f42 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	685a      	ldr	r2, [r3, #4]
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8000f40:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	687a      	ldr	r2, [r7, #4]
 8000f4a:	6812      	ldr	r2, [r2, #0]
 8000f4c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f54:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	68da      	ldr	r2, [r3, #12]
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8000f64:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	691a      	ldr	r2, [r3, #16]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	695b      	ldr	r3, [r3, #20]
 8000f6e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	69d9      	ldr	r1, [r3, #28]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	6a1a      	ldr	r2, [r3, #32]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f042 0201 	orr.w	r2, r2, #1
 8000f9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2220      	movs	r2, #32
 8000faa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8000fbc:	2300      	movs	r3, #0
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}

08000fc6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	b083      	sub	sp, #12
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
 8000fce:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	2b20      	cmp	r3, #32
 8000fda:	d138      	bne.n	800104e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000fe2:	2b01      	cmp	r3, #1
 8000fe4:	d101      	bne.n	8000fea <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	e032      	b.n	8001050 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2201      	movs	r2, #1
 8000fee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2224      	movs	r2, #36	@ 0x24
 8000ff6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f022 0201 	bic.w	r2, r2, #1
 8001008:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001018:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	6819      	ldr	r1, [r3, #0]
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	683a      	ldr	r2, [r7, #0]
 8001026:	430a      	orrs	r2, r1
 8001028:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f042 0201 	orr.w	r2, r2, #1
 8001038:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2220      	movs	r2, #32
 800103e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	2200      	movs	r2, #0
 8001046:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800104a:	2300      	movs	r3, #0
 800104c:	e000      	b.n	8001050 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800104e:	2302      	movs	r3, #2
  }
}
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800105c:	b480      	push	{r7}
 800105e:	b085      	sub	sp, #20
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800106c:	b2db      	uxtb	r3, r3
 800106e:	2b20      	cmp	r3, #32
 8001070:	d139      	bne.n	80010e6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001078:	2b01      	cmp	r3, #1
 800107a:	d101      	bne.n	8001080 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800107c:	2302      	movs	r3, #2
 800107e:	e033      	b.n	80010e8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	2201      	movs	r2, #1
 8001084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2224      	movs	r2, #36	@ 0x24
 800108c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f022 0201 	bic.w	r2, r2, #1
 800109e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80010ae:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	021b      	lsls	r3, r3, #8
 80010b4:	68fa      	ldr	r2, [r7, #12]
 80010b6:	4313      	orrs	r3, r2
 80010b8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f042 0201 	orr.w	r2, r2, #1
 80010d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	2220      	movs	r2, #32
 80010d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80010e2:	2300      	movs	r3, #0
 80010e4:	e000      	b.n	80010e8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80010e6:	2302      	movs	r3, #2
  }
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d101      	bne.n	8001106 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	e0ef      	b.n	80012e6 <HAL_PCD_Init+0x1f2>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 800110c:	b2db      	uxtb	r3, r3
 800110e:	2b00      	cmp	r3, #0
 8001110:	d106      	bne.n	8001120 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	2200      	movs	r2, #0
 8001116:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f006 fd68 	bl	8007bf0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2203      	movs	r2, #3
 8001124:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2200      	movs	r2, #0
 800112c:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4618      	mov	r0, r3
 8001134:	f002 fd89 	bl	8003c4a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6818      	ldr	r0, [r3, #0]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	3304      	adds	r3, #4
 8001140:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001142:	f002 fd5d 	bl	8003c00 <USB_CoreInit>
 8001146:	4603      	mov	r3, r0
 8001148:	2b00      	cmp	r3, #0
 800114a:	d005      	beq.n	8001158 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2202      	movs	r2, #2
 8001150:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e0c6      	b.n	80012e6 <HAL_PCD_Init+0x1f2>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2100      	movs	r1, #0
 800115e:	4618      	mov	r0, r3
 8001160:	f002 fd8e 	bl	8003c80 <USB_SetCurrentMode>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d005      	beq.n	8001176 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2202      	movs	r2, #2
 800116e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e0b7      	b.n	80012e6 <HAL_PCD_Init+0x1f2>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001176:	2300      	movs	r3, #0
 8001178:	73fb      	strb	r3, [r7, #15]
 800117a:	e03e      	b.n	80011fa <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800117c:	7bfa      	ldrb	r2, [r7, #15]
 800117e:	6879      	ldr	r1, [r7, #4]
 8001180:	4613      	mov	r3, r2
 8001182:	009b      	lsls	r3, r3, #2
 8001184:	4413      	add	r3, r2
 8001186:	00db      	lsls	r3, r3, #3
 8001188:	440b      	add	r3, r1
 800118a:	3311      	adds	r3, #17
 800118c:	2201      	movs	r2, #1
 800118e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001190:	7bfa      	ldrb	r2, [r7, #15]
 8001192:	6879      	ldr	r1, [r7, #4]
 8001194:	4613      	mov	r3, r2
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	4413      	add	r3, r2
 800119a:	00db      	lsls	r3, r3, #3
 800119c:	440b      	add	r3, r1
 800119e:	3310      	adds	r3, #16
 80011a0:	7bfa      	ldrb	r2, [r7, #15]
 80011a2:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80011a4:	7bfa      	ldrb	r2, [r7, #15]
 80011a6:	6879      	ldr	r1, [r7, #4]
 80011a8:	4613      	mov	r3, r2
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	4413      	add	r3, r2
 80011ae:	00db      	lsls	r3, r3, #3
 80011b0:	440b      	add	r3, r1
 80011b2:	3313      	adds	r3, #19
 80011b4:	2200      	movs	r2, #0
 80011b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80011b8:	7bfa      	ldrb	r2, [r7, #15]
 80011ba:	6879      	ldr	r1, [r7, #4]
 80011bc:	4613      	mov	r3, r2
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	4413      	add	r3, r2
 80011c2:	00db      	lsls	r3, r3, #3
 80011c4:	440b      	add	r3, r1
 80011c6:	3320      	adds	r3, #32
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80011cc:	7bfa      	ldrb	r2, [r7, #15]
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	4613      	mov	r3, r2
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	4413      	add	r3, r2
 80011d6:	00db      	lsls	r3, r3, #3
 80011d8:	440b      	add	r3, r1
 80011da:	3324      	adds	r3, #36	@ 0x24
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80011e0:	7bfb      	ldrb	r3, [r7, #15]
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	1c5a      	adds	r2, r3, #1
 80011e6:	4613      	mov	r3, r2
 80011e8:	009b      	lsls	r3, r3, #2
 80011ea:	4413      	add	r3, r2
 80011ec:	00db      	lsls	r3, r3, #3
 80011ee:	440b      	add	r3, r1
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80011f4:	7bfb      	ldrb	r3, [r7, #15]
 80011f6:	3301      	adds	r3, #1
 80011f8:	73fb      	strb	r3, [r7, #15]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	791b      	ldrb	r3, [r3, #4]
 80011fe:	7bfa      	ldrb	r2, [r7, #15]
 8001200:	429a      	cmp	r2, r3
 8001202:	d3bb      	bcc.n	800117c <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001204:	2300      	movs	r3, #0
 8001206:	73fb      	strb	r3, [r7, #15]
 8001208:	e044      	b.n	8001294 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800120a:	7bfa      	ldrb	r2, [r7, #15]
 800120c:	6879      	ldr	r1, [r7, #4]
 800120e:	4613      	mov	r3, r2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4413      	add	r3, r2
 8001214:	00db      	lsls	r3, r3, #3
 8001216:	440b      	add	r3, r1
 8001218:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800121c:	2200      	movs	r2, #0
 800121e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001220:	7bfa      	ldrb	r2, [r7, #15]
 8001222:	6879      	ldr	r1, [r7, #4]
 8001224:	4613      	mov	r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	4413      	add	r3, r2
 800122a:	00db      	lsls	r3, r3, #3
 800122c:	440b      	add	r3, r1
 800122e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001232:	7bfa      	ldrb	r2, [r7, #15]
 8001234:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001236:	7bfa      	ldrb	r2, [r7, #15]
 8001238:	6879      	ldr	r1, [r7, #4]
 800123a:	4613      	mov	r3, r2
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	4413      	add	r3, r2
 8001240:	00db      	lsls	r3, r3, #3
 8001242:	440b      	add	r3, r1
 8001244:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8001248:	2200      	movs	r2, #0
 800124a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800124c:	7bfa      	ldrb	r2, [r7, #15]
 800124e:	6879      	ldr	r1, [r7, #4]
 8001250:	4613      	mov	r3, r2
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	4413      	add	r3, r2
 8001256:	00db      	lsls	r3, r3, #3
 8001258:	440b      	add	r3, r1
 800125a:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001262:	7bfa      	ldrb	r2, [r7, #15]
 8001264:	6879      	ldr	r1, [r7, #4]
 8001266:	4613      	mov	r3, r2
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	4413      	add	r3, r2
 800126c:	00db      	lsls	r3, r3, #3
 800126e:	440b      	add	r3, r1
 8001270:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001274:	2200      	movs	r2, #0
 8001276:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001278:	7bfa      	ldrb	r2, [r7, #15]
 800127a:	6879      	ldr	r1, [r7, #4]
 800127c:	4613      	mov	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	4413      	add	r3, r2
 8001282:	00db      	lsls	r3, r3, #3
 8001284:	440b      	add	r3, r1
 8001286:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800128e:	7bfb      	ldrb	r3, [r7, #15]
 8001290:	3301      	adds	r3, #1
 8001292:	73fb      	strb	r3, [r7, #15]
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	791b      	ldrb	r3, [r3, #4]
 8001298:	7bfa      	ldrb	r2, [r7, #15]
 800129a:	429a      	cmp	r2, r3
 800129c:	d3b5      	bcc.n	800120a <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6818      	ldr	r0, [r3, #0]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	3304      	adds	r3, #4
 80012a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012a8:	f002 fcf7 	bl	8003c9a <USB_DevInit>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d005      	beq.n	80012be <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	2202      	movs	r2, #2
 80012b6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e013      	b.n	80012e6 <HAL_PCD_Init+0x1f2>
  }

  hpcd->USB_Address = 0U;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2201      	movs	r2, #1
 80012c8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	7adb      	ldrb	r3, [r3, #11]
 80012d0:	2b01      	cmp	r3, #1
 80012d2:	d102      	bne.n	80012da <HAL_PCD_Init+0x1e6>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f001 fc21 	bl	8002b1c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f004 faa3 	bl	800582a <USB_DevDisconnect>

  return HAL_OK;
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3710      	adds	r7, #16
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80012ee:	b580      	push	{r7, lr}
 80012f0:	b082      	sub	sp, #8
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80012fc:	2b01      	cmp	r3, #1
 80012fe:	d101      	bne.n	8001304 <HAL_PCD_Start+0x16>
 8001300:	2302      	movs	r3, #2
 8001302:	e012      	b.n	800132a <HAL_PCD_Start+0x3c>
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2201      	movs	r2, #1
 8001308:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4618      	mov	r0, r3
 8001312:	f002 fc83 	bl	8003c1c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f004 fa6e 	bl	80057fc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001328:	2300      	movs	r3, #0
}
 800132a:	4618      	mov	r0, r3
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}

08001332 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	b084      	sub	sp, #16
 8001336:	af00      	add	r7, sp, #0
 8001338:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4618      	mov	r0, r3
 8001340:	f004 fa88 	bl	8005854 <USB_ReadInterrupts>
 8001344:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800134c:	2b00      	cmp	r3, #0
 800134e:	d003      	beq.n	8001358 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001350:	6878      	ldr	r0, [r7, #4]
 8001352:	f000 fb14 	bl	800197e <PCD_EP_ISR_Handler>

    return;
 8001356:	e110      	b.n	800157a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800135e:	2b00      	cmp	r3, #0
 8001360:	d013      	beq.n	800138a <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800136a:	b29a      	uxth	r2, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001374:	b292      	uxth	r2, r2
 8001376:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f006 fcef 	bl	8007d5e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001380:	2100      	movs	r1, #0
 8001382:	6878      	ldr	r0, [r7, #4]
 8001384:	f000 f8fc 	bl	8001580 <HAL_PCD_SetAddress>

    return;
 8001388:	e0f7      	b.n	800157a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001390:	2b00      	cmp	r3, #0
 8001392:	d00c      	beq.n	80013ae <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800139c:	b29a      	uxth	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80013a6:	b292      	uxth	r2, r2
 80013a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80013ac:	e0e5      	b.n	800157a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d00c      	beq.n	80013d2 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80013c0:	b29a      	uxth	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80013ca:	b292      	uxth	r2, r2
 80013cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80013d0:	e0d3      	b.n	800157a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d034      	beq.n	8001446 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f022 0204 	bic.w	r2, r2, #4
 80013ee:	b292      	uxth	r2, r2
 80013f0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80013fc:	b29a      	uxth	r2, r3
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f022 0208 	bic.w	r2, r2, #8
 8001406:	b292      	uxth	r2, r2
 8001408:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8001412:	2b01      	cmp	r3, #1
 8001414:	d107      	bne.n	8001426 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800141e:	2100      	movs	r1, #0
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f006 ff4b 	bl	80082bc <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001426:	6878      	ldr	r0, [r7, #4]
 8001428:	f006 fcd2 	bl	8007dd0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001434:	b29a      	uxth	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800143e:	b292      	uxth	r2, r2
 8001440:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001444:	e099      	b.n	800157a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800144c:	2b00      	cmp	r3, #0
 800144e:	d027      	beq.n	80014a0 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001458:	b29a      	uxth	r2, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f042 0208 	orr.w	r2, r2, #8
 8001462:	b292      	uxth	r2, r2
 8001464:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001470:	b29a      	uxth	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800147a:	b292      	uxth	r2, r2
 800147c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001488:	b29a      	uxth	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f042 0204 	orr.w	r2, r2, #4
 8001492:	b292      	uxth	r2, r2
 8001494:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f006 fc7f 	bl	8007d9c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800149e:	e06c      	b.n	800157a <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d040      	beq.n	800152c <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80014b2:	b29a      	uxth	r2, r3
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80014bc:	b292      	uxth	r2, r2
 80014be:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d12b      	bne.n	8001524 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80014d4:	b29a      	uxth	r2, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f042 0204 	orr.w	r2, r2, #4
 80014de:	b292      	uxth	r2, r2
 80014e0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80014ec:	b29a      	uxth	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f042 0208 	orr.w	r2, r2, #8
 80014f6:	b292      	uxth	r2, r2
 80014f8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2201      	movs	r2, #1
 8001500:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800150c:	b29b      	uxth	r3, r3
 800150e:	089b      	lsrs	r3, r3, #2
 8001510:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800151a:	2101      	movs	r1, #1
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f006 fecd 	bl	80082bc <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8001522:	e02a      	b.n	800157a <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8001524:	6878      	ldr	r0, [r7, #4]
 8001526:	f006 fc39 	bl	8007d9c <HAL_PCD_SuspendCallback>
    return;
 800152a:	e026      	b.n	800157a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001532:	2b00      	cmp	r3, #0
 8001534:	d00f      	beq.n	8001556 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800153e:	b29a      	uxth	r2, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001548:	b292      	uxth	r2, r2
 800154a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f006 fbf7 	bl	8007d42 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001554:	e011      	b.n	800157a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800155c:	2b00      	cmp	r3, #0
 800155e:	d00c      	beq.n	800157a <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001568:	b29a      	uxth	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001572:	b292      	uxth	r2, r2
 8001574:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001578:	bf00      	nop
  }
}
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001592:	2b01      	cmp	r3, #1
 8001594:	d101      	bne.n	800159a <HAL_PCD_SetAddress+0x1a>
 8001596:	2302      	movs	r3, #2
 8001598:	e012      	b.n	80015c0 <HAL_PCD_SetAddress+0x40>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2201      	movs	r2, #1
 800159e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	78fa      	ldrb	r2, [r7, #3]
 80015a6:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	78fa      	ldrb	r2, [r7, #3]
 80015ae:	4611      	mov	r1, r2
 80015b0:	4618      	mov	r0, r3
 80015b2:	f004 f90f 	bl	80057d4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	2200      	movs	r2, #0
 80015ba:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80015be:	2300      	movs	r3, #0
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	4608      	mov	r0, r1
 80015d2:	4611      	mov	r1, r2
 80015d4:	461a      	mov	r2, r3
 80015d6:	4603      	mov	r3, r0
 80015d8:	70fb      	strb	r3, [r7, #3]
 80015da:	460b      	mov	r3, r1
 80015dc:	803b      	strh	r3, [r7, #0]
 80015de:	4613      	mov	r3, r2
 80015e0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80015e2:	2300      	movs	r3, #0
 80015e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80015e6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	da0e      	bge.n	800160c <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80015ee:	78fb      	ldrb	r3, [r7, #3]
 80015f0:	f003 0207 	and.w	r2, r3, #7
 80015f4:	4613      	mov	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4413      	add	r3, r2
 80015fa:	00db      	lsls	r3, r3, #3
 80015fc:	3310      	adds	r3, #16
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	4413      	add	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2201      	movs	r2, #1
 8001608:	705a      	strb	r2, [r3, #1]
 800160a:	e00e      	b.n	800162a <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800160c:	78fb      	ldrb	r3, [r7, #3]
 800160e:	f003 0207 	and.w	r2, r3, #7
 8001612:	4613      	mov	r3, r2
 8001614:	009b      	lsls	r3, r3, #2
 8001616:	4413      	add	r3, r2
 8001618:	00db      	lsls	r3, r3, #3
 800161a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	4413      	add	r3, r2
 8001622:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	2200      	movs	r2, #0
 8001628:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800162a:	78fb      	ldrb	r3, [r7, #3]
 800162c:	f003 0307 	and.w	r3, r3, #7
 8001630:	b2da      	uxtb	r2, r3
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001636:	883b      	ldrh	r3, [r7, #0]
 8001638:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	78ba      	ldrb	r2, [r7, #2]
 8001644:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001646:	78bb      	ldrb	r3, [r7, #2]
 8001648:	2b02      	cmp	r3, #2
 800164a:	d102      	bne.n	8001652 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	2200      	movs	r2, #0
 8001650:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001658:	2b01      	cmp	r3, #1
 800165a:	d101      	bne.n	8001660 <HAL_PCD_EP_Open+0x98>
 800165c:	2302      	movs	r3, #2
 800165e:	e00e      	b.n	800167e <HAL_PCD_EP_Open+0xb6>
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2201      	movs	r2, #1
 8001664:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	68f9      	ldr	r1, [r7, #12]
 800166e:	4618      	mov	r0, r3
 8001670:	f002 fb32 	bl	8003cd8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2200      	movs	r2, #0
 8001678:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800167c:	7afb      	ldrb	r3, [r7, #11]
}
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}

08001686 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001686:	b580      	push	{r7, lr}
 8001688:	b084      	sub	sp, #16
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
 800168e:	460b      	mov	r3, r1
 8001690:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001692:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001696:	2b00      	cmp	r3, #0
 8001698:	da0e      	bge.n	80016b8 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800169a:	78fb      	ldrb	r3, [r7, #3]
 800169c:	f003 0207 	and.w	r2, r3, #7
 80016a0:	4613      	mov	r3, r2
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	4413      	add	r3, r2
 80016a6:	00db      	lsls	r3, r3, #3
 80016a8:	3310      	adds	r3, #16
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	4413      	add	r3, r2
 80016ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	2201      	movs	r2, #1
 80016b4:	705a      	strb	r2, [r3, #1]
 80016b6:	e00e      	b.n	80016d6 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80016b8:	78fb      	ldrb	r3, [r7, #3]
 80016ba:	f003 0207 	and.w	r2, r3, #7
 80016be:	4613      	mov	r3, r2
 80016c0:	009b      	lsls	r3, r3, #2
 80016c2:	4413      	add	r3, r2
 80016c4:	00db      	lsls	r3, r3, #3
 80016c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	4413      	add	r3, r2
 80016ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2200      	movs	r2, #0
 80016d4:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80016d6:	78fb      	ldrb	r3, [r7, #3]
 80016d8:	f003 0307 	and.w	r3, r3, #7
 80016dc:	b2da      	uxtb	r2, r3
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d101      	bne.n	80016f0 <HAL_PCD_EP_Close+0x6a>
 80016ec:	2302      	movs	r3, #2
 80016ee:	e00e      	b.n	800170e <HAL_PCD_EP_Close+0x88>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2201      	movs	r2, #1
 80016f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68f9      	ldr	r1, [r7, #12]
 80016fe:	4618      	mov	r0, r3
 8001700:	f002 ffd2 	bl	80046a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2200      	movs	r2, #0
 8001708:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800170c:	2300      	movs	r3, #0
}
 800170e:	4618      	mov	r0, r3
 8001710:	3710      	adds	r7, #16
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b086      	sub	sp, #24
 800171a:	af00      	add	r7, sp, #0
 800171c:	60f8      	str	r0, [r7, #12]
 800171e:	607a      	str	r2, [r7, #4]
 8001720:	603b      	str	r3, [r7, #0]
 8001722:	460b      	mov	r3, r1
 8001724:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001726:	7afb      	ldrb	r3, [r7, #11]
 8001728:	f003 0207 	and.w	r2, r3, #7
 800172c:	4613      	mov	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	4413      	add	r3, r2
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001738:	68fa      	ldr	r2, [r7, #12]
 800173a:	4413      	add	r3, r2
 800173c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	683a      	ldr	r2, [r7, #0]
 8001748:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	2200      	movs	r2, #0
 800174e:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	2200      	movs	r2, #0
 8001754:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001756:	7afb      	ldrb	r3, [r7, #11]
 8001758:	f003 0307 	and.w	r3, r3, #7
 800175c:	b2da      	uxtb	r2, r3
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6979      	ldr	r1, [r7, #20]
 8001768:	4618      	mov	r0, r3
 800176a:	f003 f98a 	bl	8004a82 <USB_EPStartXfer>

  return HAL_OK;
 800176e:	2300      	movs	r3, #0
}
 8001770:	4618      	mov	r0, r3
 8001772:	3718      	adds	r7, #24
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}

08001778 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	460b      	mov	r3, r1
 8001782:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001784:	78fb      	ldrb	r3, [r7, #3]
 8001786:	f003 0207 	and.w	r2, r3, #7
 800178a:	6879      	ldr	r1, [r7, #4]
 800178c:	4613      	mov	r3, r2
 800178e:	009b      	lsls	r3, r3, #2
 8001790:	4413      	add	r3, r2
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	440b      	add	r3, r1
 8001796:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 800179a:	681b      	ldr	r3, [r3, #0]
}
 800179c:	4618      	mov	r0, r3
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr

080017a8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b086      	sub	sp, #24
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	607a      	str	r2, [r7, #4]
 80017b2:	603b      	str	r3, [r7, #0]
 80017b4:	460b      	mov	r3, r1
 80017b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80017b8:	7afb      	ldrb	r3, [r7, #11]
 80017ba:	f003 0207 	and.w	r2, r3, #7
 80017be:	4613      	mov	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4413      	add	r3, r2
 80017c4:	00db      	lsls	r3, r3, #3
 80017c6:	3310      	adds	r3, #16
 80017c8:	68fa      	ldr	r2, [r7, #12]
 80017ca:	4413      	add	r3, r2
 80017cc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	683a      	ldr	r2, [r7, #0]
 80017d8:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	2201      	movs	r2, #1
 80017de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	683a      	ldr	r2, [r7, #0]
 80017e6:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	2200      	movs	r2, #0
 80017ec:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	2201      	movs	r2, #1
 80017f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80017f4:	7afb      	ldrb	r3, [r7, #11]
 80017f6:	f003 0307 	and.w	r3, r3, #7
 80017fa:	b2da      	uxtb	r2, r3
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	6979      	ldr	r1, [r7, #20]
 8001806:	4618      	mov	r0, r3
 8001808:	f003 f93b 	bl	8004a82 <USB_EPStartXfer>

  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3718      	adds	r7, #24
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b084      	sub	sp, #16
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
 800181e:	460b      	mov	r3, r1
 8001820:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001822:	78fb      	ldrb	r3, [r7, #3]
 8001824:	f003 0307 	and.w	r3, r3, #7
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	7912      	ldrb	r2, [r2, #4]
 800182c:	4293      	cmp	r3, r2
 800182e:	d901      	bls.n	8001834 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001830:	2301      	movs	r3, #1
 8001832:	e04c      	b.n	80018ce <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001834:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001838:	2b00      	cmp	r3, #0
 800183a:	da0e      	bge.n	800185a <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800183c:	78fb      	ldrb	r3, [r7, #3]
 800183e:	f003 0207 	and.w	r2, r3, #7
 8001842:	4613      	mov	r3, r2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	4413      	add	r3, r2
 8001848:	00db      	lsls	r3, r3, #3
 800184a:	3310      	adds	r3, #16
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	4413      	add	r3, r2
 8001850:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2201      	movs	r2, #1
 8001856:	705a      	strb	r2, [r3, #1]
 8001858:	e00c      	b.n	8001874 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800185a:	78fa      	ldrb	r2, [r7, #3]
 800185c:	4613      	mov	r3, r2
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	4413      	add	r3, r2
 8001862:	00db      	lsls	r3, r3, #3
 8001864:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001868:	687a      	ldr	r2, [r7, #4]
 800186a:	4413      	add	r3, r2
 800186c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2200      	movs	r2, #0
 8001872:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	2201      	movs	r2, #1
 8001878:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800187a:	78fb      	ldrb	r3, [r7, #3]
 800187c:	f003 0307 	and.w	r3, r3, #7
 8001880:	b2da      	uxtb	r2, r3
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800188c:	2b01      	cmp	r3, #1
 800188e:	d101      	bne.n	8001894 <HAL_PCD_EP_SetStall+0x7e>
 8001890:	2302      	movs	r3, #2
 8001892:	e01c      	b.n	80018ce <HAL_PCD_EP_SetStall+0xb8>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2201      	movs	r2, #1
 8001898:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	68f9      	ldr	r1, [r7, #12]
 80018a2:	4618      	mov	r0, r3
 80018a4:	f003 fe9c 	bl	80055e0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80018a8:	78fb      	ldrb	r3, [r7, #3]
 80018aa:	f003 0307 	and.w	r3, r3, #7
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d108      	bne.n	80018c4 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80018bc:	4619      	mov	r1, r3
 80018be:	4610      	mov	r0, r2
 80018c0:	f003 ffd8 	bl	8005874 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b084      	sub	sp, #16
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
 80018de:	460b      	mov	r3, r1
 80018e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80018e2:	78fb      	ldrb	r3, [r7, #3]
 80018e4:	f003 030f 	and.w	r3, r3, #15
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	7912      	ldrb	r2, [r2, #4]
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d901      	bls.n	80018f4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e040      	b.n	8001976 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80018f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	da0e      	bge.n	800191a <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80018fc:	78fb      	ldrb	r3, [r7, #3]
 80018fe:	f003 0207 	and.w	r2, r3, #7
 8001902:	4613      	mov	r3, r2
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	4413      	add	r3, r2
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	3310      	adds	r3, #16
 800190c:	687a      	ldr	r2, [r7, #4]
 800190e:	4413      	add	r3, r2
 8001910:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2201      	movs	r2, #1
 8001916:	705a      	strb	r2, [r3, #1]
 8001918:	e00e      	b.n	8001938 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800191a:	78fb      	ldrb	r3, [r7, #3]
 800191c:	f003 0207 	and.w	r2, r3, #7
 8001920:	4613      	mov	r3, r2
 8001922:	009b      	lsls	r3, r3, #2
 8001924:	4413      	add	r3, r2
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	4413      	add	r3, r2
 8001930:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	2200      	movs	r2, #0
 8001936:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	2200      	movs	r2, #0
 800193c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800193e:	78fb      	ldrb	r3, [r7, #3]
 8001940:	f003 0307 	and.w	r3, r3, #7
 8001944:	b2da      	uxtb	r2, r3
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001950:	2b01      	cmp	r3, #1
 8001952:	d101      	bne.n	8001958 <HAL_PCD_EP_ClrStall+0x82>
 8001954:	2302      	movs	r3, #2
 8001956:	e00e      	b.n	8001976 <HAL_PCD_EP_ClrStall+0xa0>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2201      	movs	r2, #1
 800195c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	68f9      	ldr	r1, [r7, #12]
 8001966:	4618      	mov	r0, r3
 8001968:	f003 fe8b 	bl	8005682 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2200      	movs	r2, #0
 8001970:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	b092      	sub	sp, #72	@ 0x48
 8001982:	af00      	add	r7, sp, #0
 8001984:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001986:	e333      	b.n	8001ff0 <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001990:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001992:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001994:	b2db      	uxtb	r3, r3
 8001996:	f003 030f 	and.w	r3, r3, #15
 800199a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 800199e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	f040 8108 	bne.w	8001bb8 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80019a8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80019aa:	f003 0310 	and.w	r3, r3, #16
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d14c      	bne.n	8001a4c <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	881b      	ldrh	r3, [r3, #0]
 80019b8:	b29b      	uxth	r3, r3
 80019ba:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80019be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80019c2:	813b      	strh	r3, [r7, #8]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	893b      	ldrh	r3, [r7, #8]
 80019ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80019ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80019d2:	b29b      	uxth	r3, r3
 80019d4:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	3310      	adds	r3, #16
 80019da:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	461a      	mov	r2, r3
 80019e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	00db      	lsls	r3, r3, #3
 80019ee:	4413      	add	r3, r2
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	6812      	ldr	r2, [r2, #0]
 80019f4:	4413      	add	r3, r2
 80019f6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80019fa:	881b      	ldrh	r3, [r3, #0]
 80019fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001a00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a02:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001a04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a06:	695a      	ldr	r2, [r3, #20]
 8001a08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a0a:	69db      	ldr	r3, [r3, #28]
 8001a0c:	441a      	add	r2, r3
 8001a0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a10:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001a12:	2100      	movs	r1, #0
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f006 f97a 	bl	8007d0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	7b5b      	ldrb	r3, [r3, #13]
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	f000 82e5 	beq.w	8001ff0 <PCD_EP_ISR_Handler+0x672>
 8001a26:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a28:	699b      	ldr	r3, [r3, #24]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	f040 82e0 	bne.w	8001ff0 <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	7b5b      	ldrb	r3, [r3, #13]
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001a3a:	b2da      	uxtb	r2, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2200      	movs	r2, #0
 8001a48:	735a      	strb	r2, [r3, #13]
 8001a4a:	e2d1      	b.n	8001ff0 <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001a52:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	881b      	ldrh	r3, [r3, #0]
 8001a5a:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001a5c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001a5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d032      	beq.n	8001acc <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	461a      	mov	r2, r3
 8001a72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	4413      	add	r3, r2
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	6812      	ldr	r2, [r2, #0]
 8001a7e:	4413      	add	r3, r2
 8001a80:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001a84:	881b      	ldrh	r3, [r3, #0]
 8001a86:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001a8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a8c:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6818      	ldr	r0, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8001a98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a9a:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001a9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a9e:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	f003 ff36 	bl	8005912 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	881b      	ldrh	r3, [r3, #0]
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	817b      	strh	r3, [r7, #10]
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	897a      	ldrh	r2, [r7, #10]
 8001abc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001ac0:	b292      	uxth	r2, r2
 8001ac2:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	f006 f8f5 	bl	8007cb4 <HAL_PCD_SetupStageCallback>
 8001aca:	e291      	b.n	8001ff0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001acc:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	f280 828d 	bge.w	8001ff0 <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	881b      	ldrh	r3, [r3, #0]
 8001adc:	b29a      	uxth	r2, r3
 8001ade:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	81fb      	strh	r3, [r7, #14]
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	89fa      	ldrh	r2, [r7, #14]
 8001aec:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001af0:	b292      	uxth	r2, r2
 8001af2:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	461a      	mov	r2, r3
 8001b00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b02:	781b      	ldrb	r3, [r3, #0]
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	4413      	add	r3, r2
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	6812      	ldr	r2, [r2, #0]
 8001b0c:	4413      	add	r3, r2
 8001b0e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001b12:	881b      	ldrh	r3, [r3, #0]
 8001b14:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001b18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b1a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001b1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b1e:	69db      	ldr	r3, [r3, #28]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d019      	beq.n	8001b58 <PCD_EP_ISR_Handler+0x1da>
 8001b24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b26:	695b      	ldr	r3, [r3, #20]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d015      	beq.n	8001b58 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6818      	ldr	r0, [r3, #0]
 8001b30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b32:	6959      	ldr	r1, [r3, #20]
 8001b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b36:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001b38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b3a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	f003 fee8 	bl	8005912 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b44:	695a      	ldr	r2, [r3, #20]
 8001b46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b48:	69db      	ldr	r3, [r3, #28]
 8001b4a:	441a      	add	r2, r3
 8001b4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b4e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001b50:	2100      	movs	r1, #0
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f006 f8c0 	bl	8007cd8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	881b      	ldrh	r3, [r3, #0]
 8001b5e:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001b60:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001b62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f040 8242 	bne.w	8001ff0 <PCD_EP_ISR_Handler+0x672>
 8001b6c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001b6e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001b72:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001b76:	f000 823b 	beq.w	8001ff0 <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b8a:	81bb      	strh	r3, [r7, #12]
 8001b8c:	89bb      	ldrh	r3, [r7, #12]
 8001b8e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001b92:	81bb      	strh	r3, [r7, #12]
 8001b94:	89bb      	ldrh	r3, [r7, #12]
 8001b96:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001b9a:	81bb      	strh	r3, [r7, #12]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	89bb      	ldrh	r3, [r7, #12]
 8001ba2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001ba6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001baa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	8013      	strh	r3, [r2, #0]
 8001bb6:	e21b      	b.n	8001ff0 <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	4413      	add	r3, r2
 8001bc6:	881b      	ldrh	r3, [r3, #0]
 8001bc8:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001bca:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	f280 80f1 	bge.w	8001db6 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	461a      	mov	r2, r3
 8001bda:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	4413      	add	r3, r2
 8001be2:	881b      	ldrh	r3, [r3, #0]
 8001be4:	b29a      	uxth	r2, r3
 8001be6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001bea:	4013      	ands	r3, r2
 8001bec:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001bf8:	009b      	lsls	r3, r3, #2
 8001bfa:	4413      	add	r3, r2
 8001bfc:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001bfe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001c02:	b292      	uxth	r2, r2
 8001c04:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001c06:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	4413      	add	r3, r2
 8001c10:	00db      	lsls	r3, r3, #3
 8001c12:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	4413      	add	r3, r2
 8001c1a:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8001c1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c1e:	7b1b      	ldrb	r3, [r3, #12]
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d123      	bne.n	8001c6c <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c2c:	b29b      	uxth	r3, r3
 8001c2e:	461a      	mov	r2, r3
 8001c30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	00db      	lsls	r3, r3, #3
 8001c36:	4413      	add	r3, r2
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	6812      	ldr	r2, [r2, #0]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001c42:	881b      	ldrh	r3, [r3, #0]
 8001c44:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001c48:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8001c4c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f000 808b 	beq.w	8001d6c <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6818      	ldr	r0, [r3, #0]
 8001c5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c5c:	6959      	ldr	r1, [r3, #20]
 8001c5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c60:	88da      	ldrh	r2, [r3, #6]
 8001c62:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001c66:	f003 fe54 	bl	8005912 <USB_ReadPMA>
 8001c6a:	e07f      	b.n	8001d6c <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8001c6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c6e:	78db      	ldrb	r3, [r3, #3]
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d109      	bne.n	8001c88 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8001c74:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001c76:	461a      	mov	r2, r3
 8001c78:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001c7a:	6878      	ldr	r0, [r7, #4]
 8001c7c:	f000 f9c6 	bl	800200c <HAL_PCD_EP_DB_Receive>
 8001c80:	4603      	mov	r3, r0
 8001c82:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001c86:	e071      	b.n	8001d6c <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	4413      	add	r3, r2
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	b29b      	uxth	r3, r3
 8001c9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001c9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ca2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	461a      	mov	r2, r3
 8001caa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	441a      	add	r2, r3
 8001cb2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001cb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001cb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001cbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cc0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	461a      	mov	r2, r3
 8001cce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	4413      	add	r3, r2
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	b29b      	uxth	r3, r3
 8001cda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d022      	beq.n	8001d28 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	461a      	mov	r2, r3
 8001cee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	4413      	add	r3, r2
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	6812      	ldr	r2, [r2, #0]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001d00:	881b      	ldrh	r3, [r3, #0]
 8001d02:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d06:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8001d0a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d02c      	beq.n	8001d6c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6818      	ldr	r0, [r3, #0]
 8001d16:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d18:	6959      	ldr	r1, [r3, #20]
 8001d1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d1c:	891a      	ldrh	r2, [r3, #8]
 8001d1e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d22:	f003 fdf6 	bl	8005912 <USB_ReadPMA>
 8001d26:	e021      	b.n	8001d6c <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	461a      	mov	r2, r3
 8001d34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	00db      	lsls	r3, r3, #3
 8001d3a:	4413      	add	r3, r2
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	6812      	ldr	r2, [r2, #0]
 8001d40:	4413      	add	r3, r2
 8001d42:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001d46:	881b      	ldrh	r3, [r3, #0]
 8001d48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d4c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8001d50:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d009      	beq.n	8001d6c <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6818      	ldr	r0, [r3, #0]
 8001d5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d5e:	6959      	ldr	r1, [r3, #20]
 8001d60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d62:	895a      	ldrh	r2, [r3, #10]
 8001d64:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d68:	f003 fdd3 	bl	8005912 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8001d6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d6e:	69da      	ldr	r2, [r3, #28]
 8001d70:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d74:	441a      	add	r2, r3
 8001d76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d78:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8001d7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d7c:	695a      	ldr	r2, [r3, #20]
 8001d7e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001d82:	441a      	add	r2, r3
 8001d84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d86:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001d88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d005      	beq.n	8001d9c <PCD_EP_ISR_Handler+0x41e>
 8001d90:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8001d94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d96:	691b      	ldr	r3, [r3, #16]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d206      	bcs.n	8001daa <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001d9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	4619      	mov	r1, r3
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f005 ff98 	bl	8007cd8 <HAL_PCD_DataOutStageCallback>
 8001da8:	e005      	b.n	8001db6 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001db0:	4618      	mov	r0, r3
 8001db2:	f002 fe66 	bl	8004a82 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001db6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001db8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	f000 8117 	beq.w	8001ff0 <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 8001dc2:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8001dc6:	4613      	mov	r3, r2
 8001dc8:	009b      	lsls	r3, r3, #2
 8001dca:	4413      	add	r3, r2
 8001dcc:	00db      	lsls	r3, r3, #3
 8001dce:	3310      	adds	r3, #16
 8001dd0:	687a      	ldr	r2, [r7, #4]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001de0:	009b      	lsls	r3, r3, #2
 8001de2:	4413      	add	r3, r2
 8001de4:	881b      	ldrh	r3, [r3, #0]
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001dec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001df0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	461a      	mov	r2, r3
 8001df8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	441a      	add	r2, r3
 8001e00:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001e02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001e06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e0a:	b29b      	uxth	r3, r3
 8001e0c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8001e0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e10:	78db      	ldrb	r3, [r3, #3]
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	f040 80a1 	bne.w	8001f5a <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8001e18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8001e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e20:	7b1b      	ldrb	r3, [r3, #12]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	f000 8092 	beq.w	8001f4c <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001e28:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001e2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d046      	beq.n	8001ec0 <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001e32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e34:	785b      	ldrb	r3, [r3, #1]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d126      	bne.n	8001e88 <PCD_EP_ISR_Handler+0x50a>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	617b      	str	r3, [r7, #20]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e48:	b29b      	uxth	r3, r3
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	4413      	add	r3, r2
 8001e50:	617b      	str	r3, [r7, #20]
 8001e52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e54:	781b      	ldrb	r3, [r3, #0]
 8001e56:	00da      	lsls	r2, r3, #3
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001e60:	613b      	str	r3, [r7, #16]
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	b29b      	uxth	r3, r3
 8001e68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001e6c:	b29a      	uxth	r2, r3
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	801a      	strh	r2, [r3, #0]
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	881b      	ldrh	r3, [r3, #0]
 8001e76:	b29b      	uxth	r3, r3
 8001e78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001e7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	693b      	ldr	r3, [r7, #16]
 8001e84:	801a      	strh	r2, [r3, #0]
 8001e86:	e061      	b.n	8001f4c <PCD_EP_ISR_Handler+0x5ce>
 8001e88:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e8a:	785b      	ldrb	r3, [r3, #1]
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d15d      	bne.n	8001f4c <PCD_EP_ISR_Handler+0x5ce>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	61fb      	str	r3, [r7, #28]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	461a      	mov	r2, r3
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	61fb      	str	r3, [r7, #28]
 8001ea8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	00da      	lsls	r2, r3, #3
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001eb6:	61bb      	str	r3, [r7, #24]
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	801a      	strh	r2, [r3, #0]
 8001ebe:	e045      	b.n	8001f4c <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ec6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ec8:	785b      	ldrb	r3, [r3, #1]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d126      	bne.n	8001f1c <PCD_EP_ISR_Handler+0x59e>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	461a      	mov	r2, r3
 8001ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ee2:	4413      	add	r3, r2
 8001ee4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ee6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	00da      	lsls	r2, r3, #3
 8001eec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eee:	4413      	add	r3, r2
 8001ef0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001ef4:	623b      	str	r3, [r7, #32]
 8001ef6:	6a3b      	ldr	r3, [r7, #32]
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	6a3b      	ldr	r3, [r7, #32]
 8001f04:	801a      	strh	r2, [r3, #0]
 8001f06:	6a3b      	ldr	r3, [r7, #32]
 8001f08:	881b      	ldrh	r3, [r3, #0]
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f10:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	6a3b      	ldr	r3, [r7, #32]
 8001f18:	801a      	strh	r2, [r3, #0]
 8001f1a:	e017      	b.n	8001f4c <PCD_EP_ISR_Handler+0x5ce>
 8001f1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f1e:	785b      	ldrb	r3, [r3, #1]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d113      	bne.n	8001f4c <PCD_EP_ISR_Handler+0x5ce>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f2c:	b29b      	uxth	r3, r3
 8001f2e:	461a      	mov	r2, r3
 8001f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f32:	4413      	add	r3, r2
 8001f34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f38:	781b      	ldrb	r3, [r3, #0]
 8001f3a:	00da      	lsls	r2, r3, #3
 8001f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f3e:	4413      	add	r3, r2
 8001f40:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001f44:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f48:	2200      	movs	r2, #0
 8001f4a:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001f4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	4619      	mov	r1, r3
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f005 fedb 	bl	8007d0e <HAL_PCD_DataInStageCallback>
 8001f58:	e04a      	b.n	8001ff0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8001f5a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d13f      	bne.n	8001fe4 <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f6c:	b29b      	uxth	r3, r3
 8001f6e:	461a      	mov	r2, r3
 8001f70:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	00db      	lsls	r3, r3, #3
 8001f76:	4413      	add	r3, r2
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	6812      	ldr	r2, [r2, #0]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f88:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 8001f8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f8c:	699a      	ldr	r2, [r3, #24]
 8001f8e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d906      	bls.n	8001fa2 <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 8001f94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f96:	699a      	ldr	r2, [r3, #24]
 8001f98:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001f9a:	1ad2      	subs	r2, r2, r3
 8001f9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001f9e:	619a      	str	r2, [r3, #24]
 8001fa0:	e002      	b.n	8001fa8 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 8001fa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8001fa8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d106      	bne.n	8001fbe <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001fb0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fb2:	781b      	ldrb	r3, [r3, #0]
 8001fb4:	4619      	mov	r1, r3
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f005 fea9 	bl	8007d0e <HAL_PCD_DataInStageCallback>
 8001fbc:	e018      	b.n	8001ff0 <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8001fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fc0:	695a      	ldr	r2, [r3, #20]
 8001fc2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001fc4:	441a      	add	r2, r3
 8001fc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fc8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8001fca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fcc:	69da      	ldr	r2, [r3, #28]
 8001fce:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001fd0:	441a      	add	r2, r3
 8001fd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fd4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f002 fd50 	bl	8004a82 <USB_EPStartXfer>
 8001fe2:	e005      	b.n	8001ff0 <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8001fe4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f000 f917 	bl	800221e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	b21b      	sxth	r3, r3
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f6ff acc3 	blt.w	8001988 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3748      	adds	r7, #72	@ 0x48
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}

0800200c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b088      	sub	sp, #32
 8002010:	af00      	add	r7, sp, #0
 8002012:	60f8      	str	r0, [r7, #12]
 8002014:	60b9      	str	r1, [r7, #8]
 8002016:	4613      	mov	r3, r2
 8002018:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800201a:	88fb      	ldrh	r3, [r7, #6]
 800201c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d07c      	beq.n	800211e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800202c:	b29b      	uxth	r3, r3
 800202e:	461a      	mov	r2, r3
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	4413      	add	r3, r2
 8002038:	68fa      	ldr	r2, [r7, #12]
 800203a:	6812      	ldr	r2, [r2, #0]
 800203c:	4413      	add	r3, r2
 800203e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002042:	881b      	ldrh	r3, [r3, #0]
 8002044:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002048:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	699a      	ldr	r2, [r3, #24]
 800204e:	8b7b      	ldrh	r3, [r7, #26]
 8002050:	429a      	cmp	r2, r3
 8002052:	d306      	bcc.n	8002062 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	699a      	ldr	r2, [r3, #24]
 8002058:	8b7b      	ldrh	r3, [r7, #26]
 800205a:	1ad2      	subs	r2, r2, r3
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	619a      	str	r2, [r3, #24]
 8002060:	e002      	b.n	8002068 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	2200      	movs	r2, #0
 8002066:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	699b      	ldr	r3, [r3, #24]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d123      	bne.n	80020b8 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	461a      	mov	r2, r3
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	781b      	ldrb	r3, [r3, #0]
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	881b      	ldrh	r3, [r3, #0]
 8002080:	b29b      	uxth	r3, r3
 8002082:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002086:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800208a:	833b      	strh	r3, [r7, #24]
 800208c:	8b3b      	ldrh	r3, [r7, #24]
 800208e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002092:	833b      	strh	r3, [r7, #24]
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	461a      	mov	r2, r3
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	009b      	lsls	r3, r3, #2
 80020a0:	441a      	add	r2, r3
 80020a2:	8b3b      	ldrh	r3, [r7, #24]
 80020a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80020a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80020ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020b0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80020b8:	88fb      	ldrh	r3, [r7, #6]
 80020ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d01f      	beq.n	8002102 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	461a      	mov	r2, r3
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	4413      	add	r3, r2
 80020d0:	881b      	ldrh	r3, [r3, #0]
 80020d2:	b29b      	uxth	r3, r3
 80020d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80020d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020dc:	82fb      	strh	r3, [r7, #22]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	441a      	add	r2, r3
 80020ec:	8afb      	ldrh	r3, [r7, #22]
 80020ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80020f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80020f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020fa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80020fe:	b29b      	uxth	r3, r3
 8002100:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002102:	8b7b      	ldrh	r3, [r7, #26]
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 8085 	beq.w	8002214 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	6818      	ldr	r0, [r3, #0]
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	6959      	ldr	r1, [r3, #20]
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	891a      	ldrh	r2, [r3, #8]
 8002116:	8b7b      	ldrh	r3, [r7, #26]
 8002118:	f003 fbfb 	bl	8005912 <USB_ReadPMA>
 800211c:	e07a      	b.n	8002214 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002126:	b29b      	uxth	r3, r3
 8002128:	461a      	mov	r2, r3
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	00db      	lsls	r3, r3, #3
 8002130:	4413      	add	r3, r2
 8002132:	68fa      	ldr	r2, [r7, #12]
 8002134:	6812      	ldr	r2, [r2, #0]
 8002136:	4413      	add	r3, r2
 8002138:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800213c:	881b      	ldrh	r3, [r3, #0]
 800213e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002142:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	699a      	ldr	r2, [r3, #24]
 8002148:	8b7b      	ldrh	r3, [r7, #26]
 800214a:	429a      	cmp	r2, r3
 800214c:	d306      	bcc.n	800215c <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	699a      	ldr	r2, [r3, #24]
 8002152:	8b7b      	ldrh	r3, [r7, #26]
 8002154:	1ad2      	subs	r2, r2, r3
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	619a      	str	r2, [r3, #24]
 800215a:	e002      	b.n	8002162 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	2200      	movs	r2, #0
 8002160:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	699b      	ldr	r3, [r3, #24]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d123      	bne.n	80021b2 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	461a      	mov	r2, r3
 8002170:	68bb      	ldr	r3, [r7, #8]
 8002172:	781b      	ldrb	r3, [r3, #0]
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	881b      	ldrh	r3, [r3, #0]
 800217a:	b29b      	uxth	r3, r3
 800217c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002180:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002184:	83fb      	strh	r3, [r7, #30]
 8002186:	8bfb      	ldrh	r3, [r7, #30]
 8002188:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800218c:	83fb      	strh	r3, [r7, #30]
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	461a      	mov	r2, r3
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	441a      	add	r2, r3
 800219c:	8bfb      	ldrh	r3, [r7, #30]
 800219e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80021a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80021a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80021b2:	88fb      	ldrh	r3, [r7, #6]
 80021b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d11f      	bne.n	80021fc <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	461a      	mov	r2, r3
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	4413      	add	r3, r2
 80021ca:	881b      	ldrh	r3, [r3, #0]
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80021d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021d6:	83bb      	strh	r3, [r7, #28]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	461a      	mov	r2, r3
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	781b      	ldrb	r3, [r3, #0]
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	441a      	add	r2, r3
 80021e6:	8bbb      	ldrh	r3, [r7, #28]
 80021e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80021ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80021f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021f4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80021fc:	8b7b      	ldrh	r3, [r7, #26]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d008      	beq.n	8002214 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	6818      	ldr	r0, [r3, #0]
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	6959      	ldr	r1, [r3, #20]
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	895a      	ldrh	r2, [r3, #10]
 800220e:	8b7b      	ldrh	r3, [r7, #26]
 8002210:	f003 fb7f 	bl	8005912 <USB_ReadPMA>
    }
  }

  return count;
 8002214:	8b7b      	ldrh	r3, [r7, #26]
}
 8002216:	4618      	mov	r0, r3
 8002218:	3720      	adds	r7, #32
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b0a6      	sub	sp, #152	@ 0x98
 8002222:	af00      	add	r7, sp, #0
 8002224:	60f8      	str	r0, [r7, #12]
 8002226:	60b9      	str	r1, [r7, #8]
 8002228:	4613      	mov	r3, r2
 800222a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800222c:	88fb      	ldrh	r3, [r7, #6]
 800222e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002232:	2b00      	cmp	r3, #0
 8002234:	f000 81f7 	beq.w	8002626 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002240:	b29b      	uxth	r3, r3
 8002242:	461a      	mov	r2, r3
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	00db      	lsls	r3, r3, #3
 800224a:	4413      	add	r3, r2
 800224c:	68fa      	ldr	r2, [r7, #12]
 800224e:	6812      	ldr	r2, [r2, #0]
 8002250:	4413      	add	r3, r2
 8002252:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002256:	881b      	ldrh	r3, [r3, #0]
 8002258:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800225c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	699a      	ldr	r2, [r3, #24]
 8002264:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002268:	429a      	cmp	r2, r3
 800226a:	d907      	bls.n	800227c <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	699a      	ldr	r2, [r3, #24]
 8002270:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002274:	1ad2      	subs	r2, r2, r3
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	619a      	str	r2, [r3, #24]
 800227a:	e002      	b.n	8002282 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	2200      	movs	r2, #0
 8002280:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	2b00      	cmp	r3, #0
 8002288:	f040 80e1 	bne.w	800244e <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	785b      	ldrb	r3, [r3, #1]
 8002290:	2b00      	cmp	r3, #0
 8002292:	d126      	bne.n	80022e2 <HAL_PCD_EP_DB_Transmit+0xc4>
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	633b      	str	r3, [r7, #48]	@ 0x30
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	461a      	mov	r2, r3
 80022a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022a8:	4413      	add	r3, r2
 80022aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	00da      	lsls	r2, r3, #3
 80022b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022b4:	4413      	add	r3, r2
 80022b6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80022ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022be:	881b      	ldrh	r3, [r3, #0]
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80022c6:	b29a      	uxth	r2, r3
 80022c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022ca:	801a      	strh	r2, [r3, #0]
 80022cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022ce:	881b      	ldrh	r3, [r3, #0]
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80022d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80022da:	b29a      	uxth	r2, r3
 80022dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022de:	801a      	strh	r2, [r3, #0]
 80022e0:	e01a      	b.n	8002318 <HAL_PCD_EP_DB_Transmit+0xfa>
 80022e2:	68bb      	ldr	r3, [r7, #8]
 80022e4:	785b      	ldrb	r3, [r3, #1]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d116      	bne.n	8002318 <HAL_PCD_EP_DB_Transmit+0xfa>
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022f8:	b29b      	uxth	r3, r3
 80022fa:	461a      	mov	r2, r3
 80022fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022fe:	4413      	add	r3, r2
 8002300:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	00da      	lsls	r2, r3, #3
 8002308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800230a:	4413      	add	r3, r2
 800230c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002310:	637b      	str	r3, [r7, #52]	@ 0x34
 8002312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002314:	2200      	movs	r2, #0
 8002316:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	785b      	ldrb	r3, [r3, #1]
 8002322:	2b00      	cmp	r3, #0
 8002324:	d126      	bne.n	8002374 <HAL_PCD_EP_DB_Transmit+0x156>
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	623b      	str	r3, [r7, #32]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002334:	b29b      	uxth	r3, r3
 8002336:	461a      	mov	r2, r3
 8002338:	6a3b      	ldr	r3, [r7, #32]
 800233a:	4413      	add	r3, r2
 800233c:	623b      	str	r3, [r7, #32]
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	00da      	lsls	r2, r3, #3
 8002344:	6a3b      	ldr	r3, [r7, #32]
 8002346:	4413      	add	r3, r2
 8002348:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800234c:	61fb      	str	r3, [r7, #28]
 800234e:	69fb      	ldr	r3, [r7, #28]
 8002350:	881b      	ldrh	r3, [r3, #0]
 8002352:	b29b      	uxth	r3, r3
 8002354:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002358:	b29a      	uxth	r2, r3
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	801a      	strh	r2, [r3, #0]
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	881b      	ldrh	r3, [r3, #0]
 8002362:	b29b      	uxth	r3, r3
 8002364:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002368:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800236c:	b29a      	uxth	r2, r3
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	801a      	strh	r2, [r3, #0]
 8002372:	e017      	b.n	80023a4 <HAL_PCD_EP_DB_Transmit+0x186>
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	785b      	ldrb	r3, [r3, #1]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d113      	bne.n	80023a4 <HAL_PCD_EP_DB_Transmit+0x186>
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002384:	b29b      	uxth	r3, r3
 8002386:	461a      	mov	r2, r3
 8002388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800238a:	4413      	add	r3, r2
 800238c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	00da      	lsls	r2, r3, #3
 8002394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002396:	4413      	add	r3, r2
 8002398:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800239c:	627b      	str	r3, [r7, #36]	@ 0x24
 800239e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a0:	2200      	movs	r2, #0
 80023a2:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	78db      	ldrb	r3, [r3, #3]
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d123      	bne.n	80023f4 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	461a      	mov	r2, r3
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	881b      	ldrh	r3, [r3, #0]
 80023bc:	b29b      	uxth	r3, r3
 80023be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80023c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80023c6:	837b      	strh	r3, [r7, #26]
 80023c8:	8b7b      	ldrh	r3, [r7, #26]
 80023ca:	f083 0320 	eor.w	r3, r3, #32
 80023ce:	837b      	strh	r3, [r7, #26]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	461a      	mov	r2, r3
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	441a      	add	r2, r3
 80023de:	8b7b      	ldrh	r3, [r7, #26]
 80023e0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80023e4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80023e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	4619      	mov	r1, r3
 80023fa:	68f8      	ldr	r0, [r7, #12]
 80023fc:	f005 fc87 	bl	8007d0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002400:	88fb      	ldrh	r3, [r7, #6]
 8002402:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d01f      	beq.n	800244a <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	461a      	mov	r2, r3
 8002410:	68bb      	ldr	r3, [r7, #8]
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	4413      	add	r3, r2
 8002418:	881b      	ldrh	r3, [r3, #0]
 800241a:	b29b      	uxth	r3, r3
 800241c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002420:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002424:	833b      	strh	r3, [r7, #24]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	461a      	mov	r2, r3
 800242c:	68bb      	ldr	r3, [r7, #8]
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	441a      	add	r2, r3
 8002434:	8b3b      	ldrh	r3, [r7, #24]
 8002436:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800243a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800243e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002446:	b29b      	uxth	r3, r3
 8002448:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800244a:	2300      	movs	r3, #0
 800244c:	e31f      	b.n	8002a8e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800244e:	88fb      	ldrh	r3, [r7, #6]
 8002450:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d021      	beq.n	800249c <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	461a      	mov	r2, r3
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	781b      	ldrb	r3, [r3, #0]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	4413      	add	r3, r2
 8002466:	881b      	ldrh	r3, [r3, #0]
 8002468:	b29b      	uxth	r3, r3
 800246a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800246e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002472:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	461a      	mov	r2, r3
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	441a      	add	r2, r3
 8002484:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002488:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800248c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002490:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002494:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002498:	b29b      	uxth	r3, r3
 800249a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	f040 82ca 	bne.w	8002a3c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80024a8:	68bb      	ldr	r3, [r7, #8]
 80024aa:	695a      	ldr	r2, [r3, #20]
 80024ac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80024b0:	441a      	add	r2, r3
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	69da      	ldr	r2, [r3, #28]
 80024ba:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80024be:	441a      	add	r2, r3
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	6a1a      	ldr	r2, [r3, #32]
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d309      	bcc.n	80024e4 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	6a1a      	ldr	r2, [r3, #32]
 80024da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80024dc:	1ad2      	subs	r2, r2, r3
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	621a      	str	r2, [r3, #32]
 80024e2:	e015      	b.n	8002510 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	6a1b      	ldr	r3, [r3, #32]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d107      	bne.n	80024fc <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80024ec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80024f0:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	2200      	movs	r2, #0
 80024f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80024fa:	e009      	b.n	8002510 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	6a1b      	ldr	r3, [r3, #32]
 8002508:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	2200      	movs	r2, #0
 800250e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	785b      	ldrb	r3, [r3, #1]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d15f      	bne.n	80025d8 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	643b      	str	r3, [r7, #64]	@ 0x40
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002526:	b29b      	uxth	r3, r3
 8002528:	461a      	mov	r2, r3
 800252a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800252c:	4413      	add	r3, r2
 800252e:	643b      	str	r3, [r7, #64]	@ 0x40
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	00da      	lsls	r2, r3, #3
 8002536:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002538:	4413      	add	r3, r2
 800253a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800253e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002540:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002542:	881b      	ldrh	r3, [r3, #0]
 8002544:	b29b      	uxth	r3, r3
 8002546:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800254a:	b29a      	uxth	r2, r3
 800254c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800254e:	801a      	strh	r2, [r3, #0]
 8002550:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10a      	bne.n	800256c <HAL_PCD_EP_DB_Transmit+0x34e>
 8002556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002558:	881b      	ldrh	r3, [r3, #0]
 800255a:	b29b      	uxth	r3, r3
 800255c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002560:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002564:	b29a      	uxth	r2, r3
 8002566:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002568:	801a      	strh	r2, [r3, #0]
 800256a:	e051      	b.n	8002610 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800256c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800256e:	2b3e      	cmp	r3, #62	@ 0x3e
 8002570:	d816      	bhi.n	80025a0 <HAL_PCD_EP_DB_Transmit+0x382>
 8002572:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002574:	085b      	lsrs	r3, r3, #1
 8002576:	653b      	str	r3, [r7, #80]	@ 0x50
 8002578:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d002      	beq.n	8002588 <HAL_PCD_EP_DB_Transmit+0x36a>
 8002582:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002584:	3301      	adds	r3, #1
 8002586:	653b      	str	r3, [r7, #80]	@ 0x50
 8002588:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800258a:	881b      	ldrh	r3, [r3, #0]
 800258c:	b29a      	uxth	r2, r3
 800258e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002590:	b29b      	uxth	r3, r3
 8002592:	029b      	lsls	r3, r3, #10
 8002594:	b29b      	uxth	r3, r3
 8002596:	4313      	orrs	r3, r2
 8002598:	b29a      	uxth	r2, r3
 800259a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800259c:	801a      	strh	r2, [r3, #0]
 800259e:	e037      	b.n	8002610 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80025a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025a2:	095b      	lsrs	r3, r3, #5
 80025a4:	653b      	str	r3, [r7, #80]	@ 0x50
 80025a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80025a8:	f003 031f 	and.w	r3, r3, #31
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d102      	bne.n	80025b6 <HAL_PCD_EP_DB_Transmit+0x398>
 80025b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025b2:	3b01      	subs	r3, #1
 80025b4:	653b      	str	r3, [r7, #80]	@ 0x50
 80025b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025b8:	881b      	ldrh	r3, [r3, #0]
 80025ba:	b29a      	uxth	r2, r3
 80025bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80025be:	b29b      	uxth	r3, r3
 80025c0:	029b      	lsls	r3, r3, #10
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	4313      	orrs	r3, r2
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80025d4:	801a      	strh	r2, [r3, #0]
 80025d6:	e01b      	b.n	8002610 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	785b      	ldrb	r3, [r3, #1]
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d117      	bne.n	8002610 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	461a      	mov	r2, r3
 80025f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025f4:	4413      	add	r3, r2
 80025f6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	00da      	lsls	r2, r3, #3
 80025fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002600:	4413      	add	r3, r2
 8002602:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002606:	647b      	str	r3, [r7, #68]	@ 0x44
 8002608:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800260a:	b29a      	uxth	r2, r3
 800260c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800260e:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6818      	ldr	r0, [r3, #0]
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	6959      	ldr	r1, [r3, #20]
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	891a      	ldrh	r2, [r3, #8]
 800261c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800261e:	b29b      	uxth	r3, r3
 8002620:	f003 f934 	bl	800588c <USB_WritePMA>
 8002624:	e20a      	b.n	8002a3c <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800262e:	b29b      	uxth	r3, r3
 8002630:	461a      	mov	r2, r3
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	4413      	add	r3, r2
 800263a:	68fa      	ldr	r2, [r7, #12]
 800263c:	6812      	ldr	r2, [r2, #0]
 800263e:	4413      	add	r3, r2
 8002640:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800264a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	699a      	ldr	r2, [r3, #24]
 8002652:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002656:	429a      	cmp	r2, r3
 8002658:	d307      	bcc.n	800266a <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800265a:	68bb      	ldr	r3, [r7, #8]
 800265c:	699a      	ldr	r2, [r3, #24]
 800265e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002662:	1ad2      	subs	r2, r2, r3
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	619a      	str	r2, [r3, #24]
 8002668:	e002      	b.n	8002670 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	2200      	movs	r2, #0
 800266e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	2b00      	cmp	r3, #0
 8002676:	f040 80f6 	bne.w	8002866 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	785b      	ldrb	r3, [r3, #1]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d126      	bne.n	80026d0 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	677b      	str	r3, [r7, #116]	@ 0x74
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002690:	b29b      	uxth	r3, r3
 8002692:	461a      	mov	r2, r3
 8002694:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002696:	4413      	add	r3, r2
 8002698:	677b      	str	r3, [r7, #116]	@ 0x74
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	00da      	lsls	r2, r3, #3
 80026a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026a2:	4413      	add	r3, r2
 80026a4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80026a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80026aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026ac:	881b      	ldrh	r3, [r3, #0]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026b4:	b29a      	uxth	r2, r3
 80026b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026b8:	801a      	strh	r2, [r3, #0]
 80026ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026bc:	881b      	ldrh	r3, [r3, #0]
 80026be:	b29b      	uxth	r3, r3
 80026c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80026c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80026cc:	801a      	strh	r2, [r3, #0]
 80026ce:	e01a      	b.n	8002706 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80026d0:	68bb      	ldr	r3, [r7, #8]
 80026d2:	785b      	ldrb	r3, [r3, #1]
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d116      	bne.n	8002706 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	461a      	mov	r2, r3
 80026ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80026ec:	4413      	add	r3, r2
 80026ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	00da      	lsls	r2, r3, #3
 80026f6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80026f8:	4413      	add	r3, r2
 80026fa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80026fe:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002700:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002702:	2200      	movs	r2, #0
 8002704:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	785b      	ldrb	r3, [r3, #1]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d12f      	bne.n	8002776 <HAL_PCD_EP_DB_Transmit+0x558>
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002726:	b29b      	uxth	r3, r3
 8002728:	461a      	mov	r2, r3
 800272a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800272e:	4413      	add	r3, r2
 8002730:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	781b      	ldrb	r3, [r3, #0]
 8002738:	00da      	lsls	r2, r3, #3
 800273a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800273e:	4413      	add	r3, r2
 8002740:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002744:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002748:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800274c:	881b      	ldrh	r3, [r3, #0]
 800274e:	b29b      	uxth	r3, r3
 8002750:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002754:	b29a      	uxth	r2, r3
 8002756:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800275a:	801a      	strh	r2, [r3, #0]
 800275c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002760:	881b      	ldrh	r3, [r3, #0]
 8002762:	b29b      	uxth	r3, r3
 8002764:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002768:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800276c:	b29a      	uxth	r2, r3
 800276e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002772:	801a      	strh	r2, [r3, #0]
 8002774:	e01c      	b.n	80027b0 <HAL_PCD_EP_DB_Transmit+0x592>
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	785b      	ldrb	r3, [r3, #1]
 800277a:	2b01      	cmp	r3, #1
 800277c:	d118      	bne.n	80027b0 <HAL_PCD_EP_DB_Transmit+0x592>
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002786:	b29b      	uxth	r3, r3
 8002788:	461a      	mov	r2, r3
 800278a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800278e:	4413      	add	r3, r2
 8002790:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	00da      	lsls	r2, r3, #3
 800279a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800279e:	4413      	add	r3, r2
 80027a0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80027a4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80027a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80027ac:	2200      	movs	r2, #0
 80027ae:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	78db      	ldrb	r3, [r3, #3]
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d127      	bne.n	8002808 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	461a      	mov	r2, r3
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	781b      	ldrb	r3, [r3, #0]
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	881b      	ldrh	r3, [r3, #0]
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80027d2:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80027d6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80027da:	f083 0320 	eor.w	r3, r3, #32
 80027de:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	461a      	mov	r2, r3
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	441a      	add	r2, r3
 80027f0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80027f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80027f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80027fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002800:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002804:	b29b      	uxth	r3, r3
 8002806:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	4619      	mov	r1, r3
 800280e:	68f8      	ldr	r0, [r7, #12]
 8002810:	f005 fa7d 	bl	8007d0e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002814:	88fb      	ldrh	r3, [r7, #6]
 8002816:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800281a:	2b00      	cmp	r3, #0
 800281c:	d121      	bne.n	8002862 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	461a      	mov	r2, r3
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	781b      	ldrb	r3, [r3, #0]
 8002828:	009b      	lsls	r3, r3, #2
 800282a:	4413      	add	r3, r2
 800282c:	881b      	ldrh	r3, [r3, #0]
 800282e:	b29b      	uxth	r3, r3
 8002830:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002834:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002838:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	461a      	mov	r2, r3
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	441a      	add	r2, r3
 800284a:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800284e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002852:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002856:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800285a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800285e:	b29b      	uxth	r3, r3
 8002860:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8002862:	2300      	movs	r3, #0
 8002864:	e113      	b.n	8002a8e <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002866:	88fb      	ldrh	r3, [r7, #6]
 8002868:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d121      	bne.n	80028b4 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	461a      	mov	r2, r3
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4413      	add	r3, r2
 800287e:	881b      	ldrh	r3, [r3, #0]
 8002880:	b29b      	uxth	r3, r3
 8002882:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800288a:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	461a      	mov	r2, r3
 8002894:	68bb      	ldr	r3, [r7, #8]
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	441a      	add	r2, r3
 800289c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80028a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80028a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80028a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	f040 80be 	bne.w	8002a3c <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	695a      	ldr	r2, [r3, #20]
 80028c4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80028c8:	441a      	add	r2, r3
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	69da      	ldr	r2, [r3, #28]
 80028d2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80028d6:	441a      	add	r2, r3
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	6a1a      	ldr	r2, [r3, #32]
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d309      	bcc.n	80028fc <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	691b      	ldr	r3, [r3, #16]
 80028ec:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80028ee:	68bb      	ldr	r3, [r7, #8]
 80028f0:	6a1a      	ldr	r2, [r3, #32]
 80028f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80028f4:	1ad2      	subs	r2, r2, r3
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	621a      	str	r2, [r3, #32]
 80028fa:	e015      	b.n	8002928 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d107      	bne.n	8002914 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8002904:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8002908:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002912:	e009      	b.n	8002928 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	6a1b      	ldr	r3, [r3, #32]
 8002918:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800291a:	68bb      	ldr	r3, [r7, #8]
 800291c:	2200      	movs	r2, #0
 800291e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	785b      	ldrb	r3, [r3, #1]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d15f      	bne.n	80029f6 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002944:	b29b      	uxth	r3, r3
 8002946:	461a      	mov	r2, r3
 8002948:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800294a:	4413      	add	r3, r2
 800294c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	00da      	lsls	r2, r3, #3
 8002954:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002956:	4413      	add	r3, r2
 8002958:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800295c:	667b      	str	r3, [r7, #100]	@ 0x64
 800295e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002960:	881b      	ldrh	r3, [r3, #0]
 8002962:	b29b      	uxth	r3, r3
 8002964:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002968:	b29a      	uxth	r2, r3
 800296a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800296c:	801a      	strh	r2, [r3, #0]
 800296e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002970:	2b00      	cmp	r3, #0
 8002972:	d10a      	bne.n	800298a <HAL_PCD_EP_DB_Transmit+0x76c>
 8002974:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002976:	881b      	ldrh	r3, [r3, #0]
 8002978:	b29b      	uxth	r3, r3
 800297a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800297e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002982:	b29a      	uxth	r2, r3
 8002984:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002986:	801a      	strh	r2, [r3, #0]
 8002988:	e04e      	b.n	8002a28 <HAL_PCD_EP_DB_Transmit+0x80a>
 800298a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800298c:	2b3e      	cmp	r3, #62	@ 0x3e
 800298e:	d816      	bhi.n	80029be <HAL_PCD_EP_DB_Transmit+0x7a0>
 8002990:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002992:	085b      	lsrs	r3, r3, #1
 8002994:	663b      	str	r3, [r7, #96]	@ 0x60
 8002996:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002998:	f003 0301 	and.w	r3, r3, #1
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <HAL_PCD_EP_DB_Transmit+0x788>
 80029a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029a2:	3301      	adds	r3, #1
 80029a4:	663b      	str	r3, [r7, #96]	@ 0x60
 80029a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029a8:	881b      	ldrh	r3, [r3, #0]
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	029b      	lsls	r3, r3, #10
 80029b2:	b29b      	uxth	r3, r3
 80029b4:	4313      	orrs	r3, r2
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029ba:	801a      	strh	r2, [r3, #0]
 80029bc:	e034      	b.n	8002a28 <HAL_PCD_EP_DB_Transmit+0x80a>
 80029be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029c0:	095b      	lsrs	r3, r3, #5
 80029c2:	663b      	str	r3, [r7, #96]	@ 0x60
 80029c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029c6:	f003 031f 	and.w	r3, r3, #31
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d102      	bne.n	80029d4 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80029ce:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029d0:	3b01      	subs	r3, #1
 80029d2:	663b      	str	r3, [r7, #96]	@ 0x60
 80029d4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029d6:	881b      	ldrh	r3, [r3, #0]
 80029d8:	b29a      	uxth	r2, r3
 80029da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029dc:	b29b      	uxth	r3, r3
 80029de:	029b      	lsls	r3, r3, #10
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	4313      	orrs	r3, r2
 80029e4:	b29b      	uxth	r3, r3
 80029e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029f2:	801a      	strh	r2, [r3, #0]
 80029f4:	e018      	b.n	8002a28 <HAL_PCD_EP_DB_Transmit+0x80a>
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	785b      	ldrb	r3, [r3, #1]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d114      	bne.n	8002a28 <HAL_PCD_EP_DB_Transmit+0x80a>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a06:	b29b      	uxth	r3, r3
 8002a08:	461a      	mov	r2, r3
 8002a0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a0c:	4413      	add	r3, r2
 8002a0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	00da      	lsls	r2, r3, #3
 8002a16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002a18:	4413      	add	r3, r2
 8002a1a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002a1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002a20:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a22:	b29a      	uxth	r2, r3
 8002a24:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a26:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	6818      	ldr	r0, [r3, #0]
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	6959      	ldr	r1, [r3, #20]
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	895a      	ldrh	r2, [r3, #10]
 8002a34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	f002 ff28 	bl	800588c <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	461a      	mov	r2, r3
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	4413      	add	r3, r2
 8002a4a:	881b      	ldrh	r3, [r3, #0]
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002a56:	82fb      	strh	r3, [r7, #22]
 8002a58:	8afb      	ldrh	r3, [r7, #22]
 8002a5a:	f083 0310 	eor.w	r3, r3, #16
 8002a5e:	82fb      	strh	r3, [r7, #22]
 8002a60:	8afb      	ldrh	r3, [r7, #22]
 8002a62:	f083 0320 	eor.w	r3, r3, #32
 8002a66:	82fb      	strh	r3, [r7, #22]
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	441a      	add	r2, r3
 8002a76:	8afb      	ldrh	r3, [r7, #22]
 8002a78:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002a7c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002a80:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3798      	adds	r7, #152	@ 0x98
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002a96:	b480      	push	{r7}
 8002a98:	b087      	sub	sp, #28
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	60f8      	str	r0, [r7, #12]
 8002a9e:	607b      	str	r3, [r7, #4]
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	817b      	strh	r3, [r7, #10]
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002aa8:	897b      	ldrh	r3, [r7, #10]
 8002aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d00b      	beq.n	8002acc <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ab4:	897b      	ldrh	r3, [r7, #10]
 8002ab6:	f003 0207 	and.w	r2, r3, #7
 8002aba:	4613      	mov	r3, r2
 8002abc:	009b      	lsls	r3, r3, #2
 8002abe:	4413      	add	r3, r2
 8002ac0:	00db      	lsls	r3, r3, #3
 8002ac2:	3310      	adds	r3, #16
 8002ac4:	68fa      	ldr	r2, [r7, #12]
 8002ac6:	4413      	add	r3, r2
 8002ac8:	617b      	str	r3, [r7, #20]
 8002aca:	e009      	b.n	8002ae0 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002acc:	897a      	ldrh	r2, [r7, #10]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4413      	add	r3, r2
 8002ad4:	00db      	lsls	r3, r3, #3
 8002ad6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002ada:	68fa      	ldr	r2, [r7, #12]
 8002adc:	4413      	add	r3, r2
 8002ade:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002ae0:	893b      	ldrh	r3, [r7, #8]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d107      	bne.n	8002af6 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	b29a      	uxth	r2, r3
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	80da      	strh	r2, [r3, #6]
 8002af4:	e00b      	b.n	8002b0e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002af6:	697b      	ldr	r3, [r7, #20]
 8002af8:	2201      	movs	r2, #1
 8002afa:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	0c1b      	lsrs	r3, r3, #16
 8002b08:	b29a      	uxth	r2, r3
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
}
 8002b10:	4618      	mov	r0, r3
 8002b12:	371c      	adds	r7, #28
 8002b14:	46bd      	mov	sp, r7
 8002b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1a:	4770      	bx	lr

08002b1c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b085      	sub	sp, #20
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
  hpcd->LPM_State = LPM_L0;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	f043 0301 	orr.w	r3, r3, #1
 8002b46:	b29a      	uxth	r2, r3
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	f043 0302 	orr.w	r3, r3, #2
 8002b5a:	b29a      	uxth	r2, r3
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3714      	adds	r7, #20
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr

08002b70 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002b70:	b480      	push	{r7}
 8002b72:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002b74:	4b04      	ldr	r3, [pc, #16]	@ (8002b88 <HAL_PWREx_GetVoltageRange+0x18>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	40007000 	.word	0x40007000

08002b8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b9a:	d130      	bne.n	8002bfe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b9c:	4b23      	ldr	r3, [pc, #140]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ba4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ba8:	d038      	beq.n	8002c1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002baa:	4b20      	ldr	r3, [pc, #128]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002bb2:	4a1e      	ldr	r2, [pc, #120]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bb4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bb8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002bba:	4b1d      	ldr	r3, [pc, #116]	@ (8002c30 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2232      	movs	r2, #50	@ 0x32
 8002bc0:	fb02 f303 	mul.w	r3, r2, r3
 8002bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8002c34 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002bc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bca:	0c9b      	lsrs	r3, r3, #18
 8002bcc:	3301      	adds	r3, #1
 8002bce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bd0:	e002      	b.n	8002bd8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	3b01      	subs	r3, #1
 8002bd6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bd8:	4b14      	ldr	r3, [pc, #80]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bda:	695b      	ldr	r3, [r3, #20]
 8002bdc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002be0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002be4:	d102      	bne.n	8002bec <HAL_PWREx_ControlVoltageScaling+0x60>
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d1f2      	bne.n	8002bd2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bec:	4b0f      	ldr	r3, [pc, #60]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002bee:	695b      	ldr	r3, [r3, #20]
 8002bf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bf8:	d110      	bne.n	8002c1c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e00f      	b.n	8002c1e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c0a:	d007      	beq.n	8002c1c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c0c:	4b07      	ldr	r3, [pc, #28]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c14:	4a05      	ldr	r2, [pc, #20]	@ (8002c2c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c1a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3714      	adds	r7, #20
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	40007000 	.word	0x40007000
 8002c30:	20000000 	.word	0x20000000
 8002c34:	431bde83 	.word	0x431bde83

08002c38 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002c3c:	4b05      	ldr	r3, [pc, #20]	@ (8002c54 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	4a04      	ldr	r2, [pc, #16]	@ (8002c54 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002c42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c46:	6053      	str	r3, [r2, #4]
}
 8002c48:	bf00      	nop
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
 8002c52:	bf00      	nop
 8002c54:	40007000 	.word	0x40007000

08002c58 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b08a      	sub	sp, #40	@ 0x28
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d102      	bne.n	8002c6c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	f000 bc4f 	b.w	800350a <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c6c:	4b97      	ldr	r3, [pc, #604]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	f003 030c 	and.w	r3, r3, #12
 8002c74:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c76:	4b95      	ldr	r3, [pc, #596]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	f003 0303 	and.w	r3, r3, #3
 8002c7e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f003 0310 	and.w	r3, r3, #16
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	f000 80e6 	beq.w	8002e5a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c8e:	6a3b      	ldr	r3, [r7, #32]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d007      	beq.n	8002ca4 <HAL_RCC_OscConfig+0x4c>
 8002c94:	6a3b      	ldr	r3, [r7, #32]
 8002c96:	2b0c      	cmp	r3, #12
 8002c98:	f040 808d 	bne.w	8002db6 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	f040 8089 	bne.w	8002db6 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ca4:	4b89      	ldr	r3, [pc, #548]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d006      	beq.n	8002cbe <HAL_RCC_OscConfig+0x66>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	69db      	ldr	r3, [r3, #28]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d102      	bne.n	8002cbe <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	f000 bc26 	b.w	800350a <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002cc2:	4b82      	ldr	r3, [pc, #520]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0308 	and.w	r3, r3, #8
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d004      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x80>
 8002cce:	4b7f      	ldr	r3, [pc, #508]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002cd6:	e005      	b.n	8002ce4 <HAL_RCC_OscConfig+0x8c>
 8002cd8:	4b7c      	ldr	r3, [pc, #496]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cde:	091b      	lsrs	r3, r3, #4
 8002ce0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d224      	bcs.n	8002d32 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cec:	4618      	mov	r0, r3
 8002cee:	f000 fda1 	bl	8003834 <RCC_SetFlashLatencyFromMSIRange>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d002      	beq.n	8002cfe <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	f000 bc06 	b.w	800350a <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cfe:	4b73      	ldr	r3, [pc, #460]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a72      	ldr	r2, [pc, #456]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d04:	f043 0308 	orr.w	r3, r3, #8
 8002d08:	6013      	str	r3, [r2, #0]
 8002d0a:	4b70      	ldr	r3, [pc, #448]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d16:	496d      	ldr	r1, [pc, #436]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d1c:	4b6b      	ldr	r3, [pc, #428]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6a1b      	ldr	r3, [r3, #32]
 8002d28:	021b      	lsls	r3, r3, #8
 8002d2a:	4968      	ldr	r1, [pc, #416]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	604b      	str	r3, [r1, #4]
 8002d30:	e025      	b.n	8002d7e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d32:	4b66      	ldr	r3, [pc, #408]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	4a65      	ldr	r2, [pc, #404]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d38:	f043 0308 	orr.w	r3, r3, #8
 8002d3c:	6013      	str	r3, [r2, #0]
 8002d3e:	4b63      	ldr	r3, [pc, #396]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4a:	4960      	ldr	r1, [pc, #384]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d50:	4b5e      	ldr	r3, [pc, #376]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6a1b      	ldr	r3, [r3, #32]
 8002d5c:	021b      	lsls	r3, r3, #8
 8002d5e:	495b      	ldr	r1, [pc, #364]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d60:	4313      	orrs	r3, r2
 8002d62:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d64:	6a3b      	ldr	r3, [r7, #32]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d109      	bne.n	8002d7e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f000 fd60 	bl	8003834 <RCC_SetFlashLatencyFromMSIRange>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e3c5      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d7e:	f000 fccd 	bl	800371c <HAL_RCC_GetSysClockFreq>
 8002d82:	4602      	mov	r2, r0
 8002d84:	4b51      	ldr	r3, [pc, #324]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	091b      	lsrs	r3, r3, #4
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	4950      	ldr	r1, [pc, #320]	@ (8002ed0 <HAL_RCC_OscConfig+0x278>)
 8002d90:	5ccb      	ldrb	r3, [r1, r3]
 8002d92:	f003 031f 	and.w	r3, r3, #31
 8002d96:	fa22 f303 	lsr.w	r3, r2, r3
 8002d9a:	4a4e      	ldr	r2, [pc, #312]	@ (8002ed4 <HAL_RCC_OscConfig+0x27c>)
 8002d9c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d9e:	4b4e      	ldr	r3, [pc, #312]	@ (8002ed8 <HAL_RCC_OscConfig+0x280>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fd fd7c 	bl	80008a0 <HAL_InitTick>
 8002da8:	4603      	mov	r3, r0
 8002daa:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8002dac:	7dfb      	ldrb	r3, [r7, #23]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d052      	beq.n	8002e58 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8002db2:	7dfb      	ldrb	r3, [r7, #23]
 8002db4:	e3a9      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	69db      	ldr	r3, [r3, #28]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d032      	beq.n	8002e24 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002dbe:	4b43      	ldr	r3, [pc, #268]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	4a42      	ldr	r2, [pc, #264]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002dc4:	f043 0301 	orr.w	r3, r3, #1
 8002dc8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002dca:	f7fd fdb9 	bl	8000940 <HAL_GetTick>
 8002dce:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dd2:	f7fd fdb5 	bl	8000940 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e392      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002de4:	4b39      	ldr	r3, [pc, #228]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f003 0302 	and.w	r3, r3, #2
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d0f0      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002df0:	4b36      	ldr	r3, [pc, #216]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a35      	ldr	r2, [pc, #212]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002df6:	f043 0308 	orr.w	r3, r3, #8
 8002dfa:	6013      	str	r3, [r2, #0]
 8002dfc:	4b33      	ldr	r3, [pc, #204]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e08:	4930      	ldr	r1, [pc, #192]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e0e:	4b2f      	ldr	r3, [pc, #188]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a1b      	ldr	r3, [r3, #32]
 8002e1a:	021b      	lsls	r3, r3, #8
 8002e1c:	492b      	ldr	r1, [pc, #172]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	604b      	str	r3, [r1, #4]
 8002e22:	e01a      	b.n	8002e5a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e24:	4b29      	ldr	r3, [pc, #164]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a28      	ldr	r2, [pc, #160]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e2a:	f023 0301 	bic.w	r3, r3, #1
 8002e2e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e30:	f7fd fd86 	bl	8000940 <HAL_GetTick>
 8002e34:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e38:	f7fd fd82 	bl	8000940 <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e35f      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e4a:	4b20      	ldr	r3, [pc, #128]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d1f0      	bne.n	8002e38 <HAL_RCC_OscConfig+0x1e0>
 8002e56:	e000      	b.n	8002e5a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e58:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0301 	and.w	r3, r3, #1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d073      	beq.n	8002f4e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e66:	6a3b      	ldr	r3, [r7, #32]
 8002e68:	2b08      	cmp	r3, #8
 8002e6a:	d005      	beq.n	8002e78 <HAL_RCC_OscConfig+0x220>
 8002e6c:	6a3b      	ldr	r3, [r7, #32]
 8002e6e:	2b0c      	cmp	r3, #12
 8002e70:	d10e      	bne.n	8002e90 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	2b03      	cmp	r3, #3
 8002e76:	d10b      	bne.n	8002e90 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e78:	4b14      	ldr	r3, [pc, #80]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d063      	beq.n	8002f4c <HAL_RCC_OscConfig+0x2f4>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d15f      	bne.n	8002f4c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8002e8c:	2301      	movs	r3, #1
 8002e8e:	e33c      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e98:	d106      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x250>
 8002e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a0b      	ldr	r2, [pc, #44]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ea4:	6013      	str	r3, [r2, #0]
 8002ea6:	e025      	b.n	8002ef4 <HAL_RCC_OscConfig+0x29c>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002eb0:	d114      	bne.n	8002edc <HAL_RCC_OscConfig+0x284>
 8002eb2:	4b06      	ldr	r3, [pc, #24]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a05      	ldr	r2, [pc, #20]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002eb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ebc:	6013      	str	r3, [r2, #0]
 8002ebe:	4b03      	ldr	r3, [pc, #12]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a02      	ldr	r2, [pc, #8]	@ (8002ecc <HAL_RCC_OscConfig+0x274>)
 8002ec4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ec8:	6013      	str	r3, [r2, #0]
 8002eca:	e013      	b.n	8002ef4 <HAL_RCC_OscConfig+0x29c>
 8002ecc:	40021000 	.word	0x40021000
 8002ed0:	08008438 	.word	0x08008438
 8002ed4:	20000000 	.word	0x20000000
 8002ed8:	20000004 	.word	0x20000004
 8002edc:	4b8f      	ldr	r3, [pc, #572]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a8e      	ldr	r2, [pc, #568]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002ee2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ee6:	6013      	str	r3, [r2, #0]
 8002ee8:	4b8c      	ldr	r3, [pc, #560]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a8b      	ldr	r2, [pc, #556]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002eee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ef2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d013      	beq.n	8002f24 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efc:	f7fd fd20 	bl	8000940 <HAL_GetTick>
 8002f00:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f02:	e008      	b.n	8002f16 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f04:	f7fd fd1c 	bl	8000940 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	69bb      	ldr	r3, [r7, #24]
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	2b64      	cmp	r3, #100	@ 0x64
 8002f10:	d901      	bls.n	8002f16 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8002f12:	2303      	movs	r3, #3
 8002f14:	e2f9      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f16:	4b81      	ldr	r3, [pc, #516]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d0f0      	beq.n	8002f04 <HAL_RCC_OscConfig+0x2ac>
 8002f22:	e014      	b.n	8002f4e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f24:	f7fd fd0c 	bl	8000940 <HAL_GetTick>
 8002f28:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f2a:	e008      	b.n	8002f3e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f2c:	f7fd fd08 	bl	8000940 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	69bb      	ldr	r3, [r7, #24]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	2b64      	cmp	r3, #100	@ 0x64
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e2e5      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f3e:	4b77      	ldr	r3, [pc, #476]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d1f0      	bne.n	8002f2c <HAL_RCC_OscConfig+0x2d4>
 8002f4a:	e000      	b.n	8002f4e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f003 0302 	and.w	r3, r3, #2
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d060      	beq.n	800301c <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f5a:	6a3b      	ldr	r3, [r7, #32]
 8002f5c:	2b04      	cmp	r3, #4
 8002f5e:	d005      	beq.n	8002f6c <HAL_RCC_OscConfig+0x314>
 8002f60:	6a3b      	ldr	r3, [r7, #32]
 8002f62:	2b0c      	cmp	r3, #12
 8002f64:	d119      	bne.n	8002f9a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d116      	bne.n	8002f9a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f6c:	4b6b      	ldr	r3, [pc, #428]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d005      	beq.n	8002f84 <HAL_RCC_OscConfig+0x32c>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d101      	bne.n	8002f84 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e2c2      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f84:	4b65      	ldr	r3, [pc, #404]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	061b      	lsls	r3, r3, #24
 8002f92:	4962      	ldr	r1, [pc, #392]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002f94:	4313      	orrs	r3, r2
 8002f96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f98:	e040      	b.n	800301c <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	68db      	ldr	r3, [r3, #12]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d023      	beq.n	8002fea <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fa2:	4b5e      	ldr	r3, [pc, #376]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	4a5d      	ldr	r2, [pc, #372]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002fa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fae:	f7fd fcc7 	bl	8000940 <HAL_GetTick>
 8002fb2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fb4:	e008      	b.n	8002fc8 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fb6:	f7fd fcc3 	bl	8000940 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d901      	bls.n	8002fc8 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e2a0      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fc8:	4b54      	ldr	r3, [pc, #336]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d0f0      	beq.n	8002fb6 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fd4:	4b51      	ldr	r3, [pc, #324]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	691b      	ldr	r3, [r3, #16]
 8002fe0:	061b      	lsls	r3, r3, #24
 8002fe2:	494e      	ldr	r1, [pc, #312]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002fe4:	4313      	orrs	r3, r2
 8002fe6:	604b      	str	r3, [r1, #4]
 8002fe8:	e018      	b.n	800301c <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fea:	4b4c      	ldr	r3, [pc, #304]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a4b      	ldr	r2, [pc, #300]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8002ff0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ff4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff6:	f7fd fca3 	bl	8000940 <HAL_GetTick>
 8002ffa:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ffc:	e008      	b.n	8003010 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ffe:	f7fd fc9f 	bl	8000940 <HAL_GetTick>
 8003002:	4602      	mov	r2, r0
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	2b02      	cmp	r3, #2
 800300a:	d901      	bls.n	8003010 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e27c      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003010:	4b42      	ldr	r3, [pc, #264]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1f0      	bne.n	8002ffe <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0308 	and.w	r3, r3, #8
 8003024:	2b00      	cmp	r3, #0
 8003026:	f000 8082 	beq.w	800312e <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	695b      	ldr	r3, [r3, #20]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d05f      	beq.n	80030f2 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8003032:	4b3a      	ldr	r3, [pc, #232]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8003034:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003038:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	699a      	ldr	r2, [r3, #24]
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	f003 0310 	and.w	r3, r3, #16
 8003044:	429a      	cmp	r2, r3
 8003046:	d037      	beq.n	80030b8 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003048:	693b      	ldr	r3, [r7, #16]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d006      	beq.n	8003060 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8003058:	2b00      	cmp	r3, #0
 800305a:	d101      	bne.n	8003060 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	e254      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	2b00      	cmp	r3, #0
 8003068:	d01b      	beq.n	80030a2 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 800306a:	4b2c      	ldr	r3, [pc, #176]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 800306c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003070:	4a2a      	ldr	r2, [pc, #168]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8003072:	f023 0301 	bic.w	r3, r3, #1
 8003076:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800307a:	f7fd fc61 	bl	8000940 <HAL_GetTick>
 800307e:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003080:	e008      	b.n	8003094 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003082:	f7fd fc5d 	bl	8000940 <HAL_GetTick>
 8003086:	4602      	mov	r2, r0
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	2b11      	cmp	r3, #17
 800308e:	d901      	bls.n	8003094 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8003090:	2303      	movs	r3, #3
 8003092:	e23a      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003094:	4b21      	ldr	r3, [pc, #132]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 8003096:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d1ef      	bne.n	8003082 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80030a2:	4b1e      	ldr	r3, [pc, #120]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 80030a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030a8:	f023 0210 	bic.w	r2, r3, #16
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	491a      	ldr	r1, [pc, #104]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030b8:	4b18      	ldr	r3, [pc, #96]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 80030ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030be:	4a17      	ldr	r2, [pc, #92]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 80030c0:	f043 0301 	orr.w	r3, r3, #1
 80030c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030c8:	f7fd fc3a 	bl	8000940 <HAL_GetTick>
 80030cc:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030ce:	e008      	b.n	80030e2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030d0:	f7fd fc36 	bl	8000940 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b11      	cmp	r3, #17
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e213      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030e2:	4b0e      	ldr	r3, [pc, #56]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 80030e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030e8:	f003 0302 	and.w	r3, r3, #2
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d0ef      	beq.n	80030d0 <HAL_RCC_OscConfig+0x478>
 80030f0:	e01d      	b.n	800312e <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030f2:	4b0a      	ldr	r3, [pc, #40]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 80030f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030f8:	4a08      	ldr	r2, [pc, #32]	@ (800311c <HAL_RCC_OscConfig+0x4c4>)
 80030fa:	f023 0301 	bic.w	r3, r3, #1
 80030fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003102:	f7fd fc1d 	bl	8000940 <HAL_GetTick>
 8003106:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003108:	e00a      	b.n	8003120 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800310a:	f7fd fc19 	bl	8000940 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	1ad3      	subs	r3, r2, r3
 8003114:	2b11      	cmp	r3, #17
 8003116:	d903      	bls.n	8003120 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8003118:	2303      	movs	r3, #3
 800311a:	e1f6      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
 800311c:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003120:	4ba9      	ldr	r3, [pc, #676]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003122:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003126:	f003 0302 	and.w	r3, r3, #2
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1ed      	bne.n	800310a <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0304 	and.w	r3, r3, #4
 8003136:	2b00      	cmp	r3, #0
 8003138:	f000 80bd 	beq.w	80032b6 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800313c:	2300      	movs	r3, #0
 800313e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003142:	4ba1      	ldr	r3, [pc, #644]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003144:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d10e      	bne.n	800316c <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800314e:	4b9e      	ldr	r3, [pc, #632]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003152:	4a9d      	ldr	r2, [pc, #628]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003154:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003158:	6593      	str	r3, [r2, #88]	@ 0x58
 800315a:	4b9b      	ldr	r3, [pc, #620]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 800315c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800315e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003162:	60fb      	str	r3, [r7, #12]
 8003164:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003166:	2301      	movs	r3, #1
 8003168:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800316c:	4b97      	ldr	r3, [pc, #604]	@ (80033cc <HAL_RCC_OscConfig+0x774>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003174:	2b00      	cmp	r3, #0
 8003176:	d118      	bne.n	80031aa <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003178:	4b94      	ldr	r3, [pc, #592]	@ (80033cc <HAL_RCC_OscConfig+0x774>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a93      	ldr	r2, [pc, #588]	@ (80033cc <HAL_RCC_OscConfig+0x774>)
 800317e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003182:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003184:	f7fd fbdc 	bl	8000940 <HAL_GetTick>
 8003188:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800318a:	e008      	b.n	800319e <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800318c:	f7fd fbd8 	bl	8000940 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	69bb      	ldr	r3, [r7, #24]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b02      	cmp	r3, #2
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e1b5      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800319e:	4b8b      	ldr	r3, [pc, #556]	@ (80033cc <HAL_RCC_OscConfig+0x774>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d0f0      	beq.n	800318c <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	f003 0301 	and.w	r3, r3, #1
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d02c      	beq.n	8003210 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80031b6:	4b84      	ldr	r3, [pc, #528]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80031b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031bc:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031c8:	497f      	ldr	r1, [pc, #508]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80031ca:	4313      	orrs	r3, r2
 80031cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	f003 0304 	and.w	r3, r3, #4
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d010      	beq.n	80031fe <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80031dc:	4b7a      	ldr	r3, [pc, #488]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80031de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e2:	4a79      	ldr	r2, [pc, #484]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80031e4:	f043 0304 	orr.w	r3, r3, #4
 80031e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80031ec:	4b76      	ldr	r3, [pc, #472]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80031ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031f2:	4a75      	ldr	r2, [pc, #468]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80031f4:	f043 0301 	orr.w	r3, r3, #1
 80031f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031fc:	e018      	b.n	8003230 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80031fe:	4b72      	ldr	r3, [pc, #456]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003204:	4a70      	ldr	r2, [pc, #448]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003206:	f043 0301 	orr.w	r3, r3, #1
 800320a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800320e:	e00f      	b.n	8003230 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003210:	4b6d      	ldr	r3, [pc, #436]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003212:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003216:	4a6c      	ldr	r2, [pc, #432]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003218:	f023 0301 	bic.w	r3, r3, #1
 800321c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003220:	4b69      	ldr	r3, [pc, #420]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003226:	4a68      	ldr	r2, [pc, #416]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003228:	f023 0304 	bic.w	r3, r3, #4
 800322c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d016      	beq.n	8003266 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003238:	f7fd fb82 	bl	8000940 <HAL_GetTick>
 800323c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800323e:	e00a      	b.n	8003256 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003240:	f7fd fb7e 	bl	8000940 <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800324e:	4293      	cmp	r3, r2
 8003250:	d901      	bls.n	8003256 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8003252:	2303      	movs	r3, #3
 8003254:	e159      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003256:	4b5c      	ldr	r3, [pc, #368]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003258:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800325c:	f003 0302 	and.w	r3, r3, #2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d0ed      	beq.n	8003240 <HAL_RCC_OscConfig+0x5e8>
 8003264:	e01d      	b.n	80032a2 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003266:	f7fd fb6b 	bl	8000940 <HAL_GetTick>
 800326a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800326c:	e00a      	b.n	8003284 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800326e:	f7fd fb67 	bl	8000940 <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	f241 3288 	movw	r2, #5000	@ 0x1388
 800327c:	4293      	cmp	r3, r2
 800327e:	d901      	bls.n	8003284 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8003280:	2303      	movs	r3, #3
 8003282:	e142      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003284:	4b50      	ldr	r3, [pc, #320]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800328a:	f003 0302 	and.w	r3, r3, #2
 800328e:	2b00      	cmp	r3, #0
 8003290:	d1ed      	bne.n	800326e <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8003292:	4b4d      	ldr	r3, [pc, #308]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003298:	4a4b      	ldr	r2, [pc, #300]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 800329a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800329e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032a2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80032a6:	2b01      	cmp	r3, #1
 80032a8:	d105      	bne.n	80032b6 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032aa:	4b47      	ldr	r3, [pc, #284]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80032ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032ae:	4a46      	ldr	r2, [pc, #280]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80032b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032b4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0320 	and.w	r3, r3, #32
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d03c      	beq.n	800333c <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d01c      	beq.n	8003304 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80032ca:	4b3f      	ldr	r3, [pc, #252]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80032cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032d0:	4a3d      	ldr	r2, [pc, #244]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80032d2:	f043 0301 	orr.w	r3, r3, #1
 80032d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032da:	f7fd fb31 	bl	8000940 <HAL_GetTick>
 80032de:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80032e0:	e008      	b.n	80032f4 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032e2:	f7fd fb2d 	bl	8000940 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	69bb      	ldr	r3, [r7, #24]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e10a      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80032f4:	4b34      	ldr	r3, [pc, #208]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80032f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d0ef      	beq.n	80032e2 <HAL_RCC_OscConfig+0x68a>
 8003302:	e01b      	b.n	800333c <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003304:	4b30      	ldr	r3, [pc, #192]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003306:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800330a:	4a2f      	ldr	r2, [pc, #188]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 800330c:	f023 0301 	bic.w	r3, r3, #1
 8003310:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003314:	f7fd fb14 	bl	8000940 <HAL_GetTick>
 8003318:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800331a:	e008      	b.n	800332e <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800331c:	f7fd fb10 	bl	8000940 <HAL_GetTick>
 8003320:	4602      	mov	r2, r0
 8003322:	69bb      	ldr	r3, [r7, #24]
 8003324:	1ad3      	subs	r3, r2, r3
 8003326:	2b02      	cmp	r3, #2
 8003328:	d901      	bls.n	800332e <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 800332a:	2303      	movs	r3, #3
 800332c:	e0ed      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800332e:	4b26      	ldr	r3, [pc, #152]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003330:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d1ef      	bne.n	800331c <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 80e1 	beq.w	8003508 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800334a:	2b02      	cmp	r3, #2
 800334c:	f040 80b5 	bne.w	80034ba <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003350:	4b1d      	ldr	r3, [pc, #116]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	f003 0203 	and.w	r2, r3, #3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003360:	429a      	cmp	r2, r3
 8003362:	d124      	bne.n	80033ae <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003364:	69fb      	ldr	r3, [r7, #28]
 8003366:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800336e:	3b01      	subs	r3, #1
 8003370:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003372:	429a      	cmp	r2, r3
 8003374:	d11b      	bne.n	80033ae <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003380:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003382:	429a      	cmp	r2, r3
 8003384:	d113      	bne.n	80033ae <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003390:	085b      	lsrs	r3, r3, #1
 8003392:	3b01      	subs	r3, #1
 8003394:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003396:	429a      	cmp	r2, r3
 8003398:	d109      	bne.n	80033ae <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800339a:	69fb      	ldr	r3, [r7, #28]
 800339c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a4:	085b      	lsrs	r3, r3, #1
 80033a6:	3b01      	subs	r3, #1
 80033a8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033aa:	429a      	cmp	r2, r3
 80033ac:	d05f      	beq.n	800346e <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033ae:	6a3b      	ldr	r3, [r7, #32]
 80033b0:	2b0c      	cmp	r3, #12
 80033b2:	d05a      	beq.n	800346a <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80033b4:	4b04      	ldr	r3, [pc, #16]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a03      	ldr	r2, [pc, #12]	@ (80033c8 <HAL_RCC_OscConfig+0x770>)
 80033ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033be:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80033c0:	f7fd fabe 	bl	8000940 <HAL_GetTick>
 80033c4:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033c6:	e00c      	b.n	80033e2 <HAL_RCC_OscConfig+0x78a>
 80033c8:	40021000 	.word	0x40021000
 80033cc:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d0:	f7fd fab6 	bl	8000940 <HAL_GetTick>
 80033d4:	4602      	mov	r2, r0
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	1ad3      	subs	r3, r2, r3
 80033da:	2b02      	cmp	r3, #2
 80033dc:	d901      	bls.n	80033e2 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 80033de:	2303      	movs	r3, #3
 80033e0:	e093      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033e2:	4b4c      	ldr	r3, [pc, #304]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d1f0      	bne.n	80033d0 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033ee:	4b49      	ldr	r3, [pc, #292]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 80033f0:	68da      	ldr	r2, [r3, #12]
 80033f2:	4b49      	ldr	r3, [pc, #292]	@ (8003518 <HAL_RCC_OscConfig+0x8c0>)
 80033f4:	4013      	ands	r3, r2
 80033f6:	687a      	ldr	r2, [r7, #4]
 80033f8:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80033fe:	3a01      	subs	r2, #1
 8003400:	0112      	lsls	r2, r2, #4
 8003402:	4311      	orrs	r1, r2
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003408:	0212      	lsls	r2, r2, #8
 800340a:	4311      	orrs	r1, r2
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003410:	0852      	lsrs	r2, r2, #1
 8003412:	3a01      	subs	r2, #1
 8003414:	0552      	lsls	r2, r2, #21
 8003416:	4311      	orrs	r1, r2
 8003418:	687a      	ldr	r2, [r7, #4]
 800341a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800341c:	0852      	lsrs	r2, r2, #1
 800341e:	3a01      	subs	r2, #1
 8003420:	0652      	lsls	r2, r2, #25
 8003422:	430a      	orrs	r2, r1
 8003424:	493b      	ldr	r1, [pc, #236]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 8003426:	4313      	orrs	r3, r2
 8003428:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800342a:	4b3a      	ldr	r3, [pc, #232]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a39      	ldr	r2, [pc, #228]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 8003430:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003434:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003436:	4b37      	ldr	r3, [pc, #220]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 8003438:	68db      	ldr	r3, [r3, #12]
 800343a:	4a36      	ldr	r2, [pc, #216]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 800343c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003440:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003442:	f7fd fa7d 	bl	8000940 <HAL_GetTick>
 8003446:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003448:	e008      	b.n	800345c <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800344a:	f7fd fa79 	bl	8000940 <HAL_GetTick>
 800344e:	4602      	mov	r2, r0
 8003450:	69bb      	ldr	r3, [r7, #24]
 8003452:	1ad3      	subs	r3, r2, r3
 8003454:	2b02      	cmp	r3, #2
 8003456:	d901      	bls.n	800345c <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8003458:	2303      	movs	r3, #3
 800345a:	e056      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800345c:	4b2d      	ldr	r3, [pc, #180]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d0f0      	beq.n	800344a <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003468:	e04e      	b.n	8003508 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e04d      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800346e:	4b29      	ldr	r3, [pc, #164]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003476:	2b00      	cmp	r3, #0
 8003478:	d146      	bne.n	8003508 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800347a:	4b26      	ldr	r3, [pc, #152]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a25      	ldr	r2, [pc, #148]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 8003480:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003484:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003486:	4b23      	ldr	r3, [pc, #140]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 8003488:	68db      	ldr	r3, [r3, #12]
 800348a:	4a22      	ldr	r2, [pc, #136]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 800348c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003490:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003492:	f7fd fa55 	bl	8000940 <HAL_GetTick>
 8003496:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003498:	e008      	b.n	80034ac <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800349a:	f7fd fa51 	bl	8000940 <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	69bb      	ldr	r3, [r7, #24]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e02e      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034ac:	4b19      	ldr	r3, [pc, #100]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0f0      	beq.n	800349a <HAL_RCC_OscConfig+0x842>
 80034b8:	e026      	b.n	8003508 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034ba:	6a3b      	ldr	r3, [r7, #32]
 80034bc:	2b0c      	cmp	r3, #12
 80034be:	d021      	beq.n	8003504 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034c0:	4b14      	ldr	r3, [pc, #80]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a13      	ldr	r2, [pc, #76]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 80034c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034cc:	f7fd fa38 	bl	8000940 <HAL_GetTick>
 80034d0:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034d2:	e008      	b.n	80034e6 <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d4:	f7fd fa34 	bl	8000940 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	69bb      	ldr	r3, [r7, #24]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e011      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034e6:	4b0b      	ldr	r3, [pc, #44]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1f0      	bne.n	80034d4 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 80034f2:	4b08      	ldr	r3, [pc, #32]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	4a07      	ldr	r2, [pc, #28]	@ (8003514 <HAL_RCC_OscConfig+0x8bc>)
 80034f8:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 80034fc:	f023 0303 	bic.w	r3, r3, #3
 8003500:	60d3      	str	r3, [r2, #12]
 8003502:	e001      	b.n	8003508 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e000      	b.n	800350a <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3728      	adds	r7, #40	@ 0x28
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	40021000 	.word	0x40021000
 8003518:	f99f808c 	.word	0xf99f808c

0800351c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2b00      	cmp	r3, #0
 800352a:	d101      	bne.n	8003530 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e0e7      	b.n	8003700 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003530:	4b75      	ldr	r3, [pc, #468]	@ (8003708 <HAL_RCC_ClockConfig+0x1ec>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0307 	and.w	r3, r3, #7
 8003538:	683a      	ldr	r2, [r7, #0]
 800353a:	429a      	cmp	r2, r3
 800353c:	d910      	bls.n	8003560 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800353e:	4b72      	ldr	r3, [pc, #456]	@ (8003708 <HAL_RCC_ClockConfig+0x1ec>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f023 0207 	bic.w	r2, r3, #7
 8003546:	4970      	ldr	r1, [pc, #448]	@ (8003708 <HAL_RCC_ClockConfig+0x1ec>)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	4313      	orrs	r3, r2
 800354c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800354e:	4b6e      	ldr	r3, [pc, #440]	@ (8003708 <HAL_RCC_ClockConfig+0x1ec>)
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0307 	and.w	r3, r3, #7
 8003556:	683a      	ldr	r2, [r7, #0]
 8003558:	429a      	cmp	r2, r3
 800355a:	d001      	beq.n	8003560 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e0cf      	b.n	8003700 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d010      	beq.n	800358e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	689a      	ldr	r2, [r3, #8]
 8003570:	4b66      	ldr	r3, [pc, #408]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 8003572:	689b      	ldr	r3, [r3, #8]
 8003574:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003578:	429a      	cmp	r2, r3
 800357a:	d908      	bls.n	800358e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800357c:	4b63      	ldr	r3, [pc, #396]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	4960      	ldr	r1, [pc, #384]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 800358a:	4313      	orrs	r3, r2
 800358c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 0301 	and.w	r3, r3, #1
 8003596:	2b00      	cmp	r3, #0
 8003598:	d04c      	beq.n	8003634 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	2b03      	cmp	r3, #3
 80035a0:	d107      	bne.n	80035b2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035a2:	4b5a      	ldr	r3, [pc, #360]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d121      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e0a6      	b.n	8003700 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	2b02      	cmp	r3, #2
 80035b8:	d107      	bne.n	80035ca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035ba:	4b54      	ldr	r3, [pc, #336]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d115      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e09a      	b.n	8003700 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d107      	bne.n	80035e2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035d2:	4b4e      	ldr	r3, [pc, #312]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d109      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e08e      	b.n	8003700 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035e2:	4b4a      	ldr	r3, [pc, #296]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e086      	b.n	8003700 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035f2:	4b46      	ldr	r3, [pc, #280]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f023 0203 	bic.w	r2, r3, #3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	4943      	ldr	r1, [pc, #268]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 8003600:	4313      	orrs	r3, r2
 8003602:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003604:	f7fd f99c 	bl	8000940 <HAL_GetTick>
 8003608:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800360a:	e00a      	b.n	8003622 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800360c:	f7fd f998 	bl	8000940 <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800361a:	4293      	cmp	r3, r2
 800361c:	d901      	bls.n	8003622 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e06e      	b.n	8003700 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003622:	4b3a      	ldr	r3, [pc, #232]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f003 020c 	and.w	r2, r3, #12
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	429a      	cmp	r2, r3
 8003632:	d1eb      	bne.n	800360c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0302 	and.w	r3, r3, #2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d010      	beq.n	8003662 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	689a      	ldr	r2, [r3, #8]
 8003644:	4b31      	ldr	r3, [pc, #196]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 8003646:	689b      	ldr	r3, [r3, #8]
 8003648:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800364c:	429a      	cmp	r2, r3
 800364e:	d208      	bcs.n	8003662 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003650:	4b2e      	ldr	r3, [pc, #184]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	492b      	ldr	r1, [pc, #172]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 800365e:	4313      	orrs	r3, r2
 8003660:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003662:	4b29      	ldr	r3, [pc, #164]	@ (8003708 <HAL_RCC_ClockConfig+0x1ec>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0307 	and.w	r3, r3, #7
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	429a      	cmp	r2, r3
 800366e:	d210      	bcs.n	8003692 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003670:	4b25      	ldr	r3, [pc, #148]	@ (8003708 <HAL_RCC_ClockConfig+0x1ec>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f023 0207 	bic.w	r2, r3, #7
 8003678:	4923      	ldr	r1, [pc, #140]	@ (8003708 <HAL_RCC_ClockConfig+0x1ec>)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	4313      	orrs	r3, r2
 800367e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003680:	4b21      	ldr	r3, [pc, #132]	@ (8003708 <HAL_RCC_ClockConfig+0x1ec>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0307 	and.w	r3, r3, #7
 8003688:	683a      	ldr	r2, [r7, #0]
 800368a:	429a      	cmp	r2, r3
 800368c:	d001      	beq.n	8003692 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e036      	b.n	8003700 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0304 	and.w	r3, r3, #4
 800369a:	2b00      	cmp	r3, #0
 800369c:	d008      	beq.n	80036b0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800369e:	4b1b      	ldr	r3, [pc, #108]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 80036a0:	689b      	ldr	r3, [r3, #8]
 80036a2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	4918      	ldr	r1, [pc, #96]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0308 	and.w	r3, r3, #8
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d009      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036bc:	4b13      	ldr	r3, [pc, #76]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	691b      	ldr	r3, [r3, #16]
 80036c8:	00db      	lsls	r3, r3, #3
 80036ca:	4910      	ldr	r1, [pc, #64]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036d0:	f000 f824 	bl	800371c <HAL_RCC_GetSysClockFreq>
 80036d4:	4602      	mov	r2, r0
 80036d6:	4b0d      	ldr	r3, [pc, #52]	@ (800370c <HAL_RCC_ClockConfig+0x1f0>)
 80036d8:	689b      	ldr	r3, [r3, #8]
 80036da:	091b      	lsrs	r3, r3, #4
 80036dc:	f003 030f 	and.w	r3, r3, #15
 80036e0:	490b      	ldr	r1, [pc, #44]	@ (8003710 <HAL_RCC_ClockConfig+0x1f4>)
 80036e2:	5ccb      	ldrb	r3, [r1, r3]
 80036e4:	f003 031f 	and.w	r3, r3, #31
 80036e8:	fa22 f303 	lsr.w	r3, r2, r3
 80036ec:	4a09      	ldr	r2, [pc, #36]	@ (8003714 <HAL_RCC_ClockConfig+0x1f8>)
 80036ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80036f0:	4b09      	ldr	r3, [pc, #36]	@ (8003718 <HAL_RCC_ClockConfig+0x1fc>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7fd f8d3 	bl	80008a0 <HAL_InitTick>
 80036fa:	4603      	mov	r3, r0
 80036fc:	72fb      	strb	r3, [r7, #11]

  return status;
 80036fe:	7afb      	ldrb	r3, [r7, #11]
}
 8003700:	4618      	mov	r0, r3
 8003702:	3710      	adds	r7, #16
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40022000 	.word	0x40022000
 800370c:	40021000 	.word	0x40021000
 8003710:	08008438 	.word	0x08008438
 8003714:	20000000 	.word	0x20000000
 8003718:	20000004 	.word	0x20000004

0800371c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800371c:	b480      	push	{r7}
 800371e:	b089      	sub	sp, #36	@ 0x24
 8003720:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
 8003726:	2300      	movs	r3, #0
 8003728:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800372a:	4b3e      	ldr	r3, [pc, #248]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x108>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f003 030c 	and.w	r3, r3, #12
 8003732:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003734:	4b3b      	ldr	r3, [pc, #236]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x108>)
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	f003 0303 	and.w	r3, r3, #3
 800373c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d005      	beq.n	8003750 <HAL_RCC_GetSysClockFreq+0x34>
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	2b0c      	cmp	r3, #12
 8003748:	d121      	bne.n	800378e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2b01      	cmp	r3, #1
 800374e:	d11e      	bne.n	800378e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003750:	4b34      	ldr	r3, [pc, #208]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x108>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	f003 0308 	and.w	r3, r3, #8
 8003758:	2b00      	cmp	r3, #0
 800375a:	d107      	bne.n	800376c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800375c:	4b31      	ldr	r3, [pc, #196]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x108>)
 800375e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003762:	0a1b      	lsrs	r3, r3, #8
 8003764:	f003 030f 	and.w	r3, r3, #15
 8003768:	61fb      	str	r3, [r7, #28]
 800376a:	e005      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800376c:	4b2d      	ldr	r3, [pc, #180]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x108>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	091b      	lsrs	r3, r3, #4
 8003772:	f003 030f 	and.w	r3, r3, #15
 8003776:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003778:	4a2b      	ldr	r2, [pc, #172]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x10c>)
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003780:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d10d      	bne.n	80037a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003788:	69fb      	ldr	r3, [r7, #28]
 800378a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800378c:	e00a      	b.n	80037a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	2b04      	cmp	r3, #4
 8003792:	d102      	bne.n	800379a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003794:	4b25      	ldr	r3, [pc, #148]	@ (800382c <HAL_RCC_GetSysClockFreq+0x110>)
 8003796:	61bb      	str	r3, [r7, #24]
 8003798:	e004      	b.n	80037a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	2b08      	cmp	r3, #8
 800379e:	d101      	bne.n	80037a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037a0:	4b23      	ldr	r3, [pc, #140]	@ (8003830 <HAL_RCC_GetSysClockFreq+0x114>)
 80037a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80037a4:	693b      	ldr	r3, [r7, #16]
 80037a6:	2b0c      	cmp	r3, #12
 80037a8:	d134      	bne.n	8003814 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80037aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x108>)
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	f003 0303 	and.w	r3, r3, #3
 80037b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	2b02      	cmp	r3, #2
 80037b8:	d003      	beq.n	80037c2 <HAL_RCC_GetSysClockFreq+0xa6>
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	2b03      	cmp	r3, #3
 80037be:	d003      	beq.n	80037c8 <HAL_RCC_GetSysClockFreq+0xac>
 80037c0:	e005      	b.n	80037ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80037c2:	4b1a      	ldr	r3, [pc, #104]	@ (800382c <HAL_RCC_GetSysClockFreq+0x110>)
 80037c4:	617b      	str	r3, [r7, #20]
      break;
 80037c6:	e005      	b.n	80037d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80037c8:	4b19      	ldr	r3, [pc, #100]	@ (8003830 <HAL_RCC_GetSysClockFreq+0x114>)
 80037ca:	617b      	str	r3, [r7, #20]
      break;
 80037cc:	e002      	b.n	80037d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80037ce:	69fb      	ldr	r3, [r7, #28]
 80037d0:	617b      	str	r3, [r7, #20]
      break;
 80037d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037d4:	4b13      	ldr	r3, [pc, #76]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x108>)
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	091b      	lsrs	r3, r3, #4
 80037da:	f003 0307 	and.w	r3, r3, #7
 80037de:	3301      	adds	r3, #1
 80037e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80037e2:	4b10      	ldr	r3, [pc, #64]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x108>)
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	0a1b      	lsrs	r3, r3, #8
 80037e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037ec:	697a      	ldr	r2, [r7, #20]
 80037ee:	fb03 f202 	mul.w	r2, r3, r2
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x108>)
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	0e5b      	lsrs	r3, r3, #25
 8003800:	f003 0303 	and.w	r3, r3, #3
 8003804:	3301      	adds	r3, #1
 8003806:	005b      	lsls	r3, r3, #1
 8003808:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800380a:	697a      	ldr	r2, [r7, #20]
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003812:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003814:	69bb      	ldr	r3, [r7, #24]
}
 8003816:	4618      	mov	r0, r3
 8003818:	3724      	adds	r7, #36	@ 0x24
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	40021000 	.word	0x40021000
 8003828:	08008448 	.word	0x08008448
 800382c:	00f42400 	.word	0x00f42400
 8003830:	007a1200 	.word	0x007a1200

08003834 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003834:	b580      	push	{r7, lr}
 8003836:	b086      	sub	sp, #24
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800383c:	2300      	movs	r3, #0
 800383e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003840:	4b2a      	ldr	r3, [pc, #168]	@ (80038ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003844:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d003      	beq.n	8003854 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800384c:	f7ff f990 	bl	8002b70 <HAL_PWREx_GetVoltageRange>
 8003850:	6178      	str	r0, [r7, #20]
 8003852:	e014      	b.n	800387e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003854:	4b25      	ldr	r3, [pc, #148]	@ (80038ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003856:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003858:	4a24      	ldr	r2, [pc, #144]	@ (80038ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800385a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800385e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003860:	4b22      	ldr	r3, [pc, #136]	@ (80038ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003864:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003868:	60fb      	str	r3, [r7, #12]
 800386a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800386c:	f7ff f980 	bl	8002b70 <HAL_PWREx_GetVoltageRange>
 8003870:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003872:	4b1e      	ldr	r3, [pc, #120]	@ (80038ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003876:	4a1d      	ldr	r2, [pc, #116]	@ (80038ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003878:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800387c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003884:	d10b      	bne.n	800389e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2b80      	cmp	r3, #128	@ 0x80
 800388a:	d919      	bls.n	80038c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003890:	d902      	bls.n	8003898 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003892:	2302      	movs	r3, #2
 8003894:	613b      	str	r3, [r7, #16]
 8003896:	e013      	b.n	80038c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003898:	2301      	movs	r3, #1
 800389a:	613b      	str	r3, [r7, #16]
 800389c:	e010      	b.n	80038c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b80      	cmp	r3, #128	@ 0x80
 80038a2:	d902      	bls.n	80038aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80038a4:	2303      	movs	r3, #3
 80038a6:	613b      	str	r3, [r7, #16]
 80038a8:	e00a      	b.n	80038c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2b80      	cmp	r3, #128	@ 0x80
 80038ae:	d102      	bne.n	80038b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80038b0:	2302      	movs	r3, #2
 80038b2:	613b      	str	r3, [r7, #16]
 80038b4:	e004      	b.n	80038c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2b70      	cmp	r3, #112	@ 0x70
 80038ba:	d101      	bne.n	80038c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038bc:	2301      	movs	r3, #1
 80038be:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80038c0:	4b0b      	ldr	r3, [pc, #44]	@ (80038f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f023 0207 	bic.w	r2, r3, #7
 80038c8:	4909      	ldr	r1, [pc, #36]	@ (80038f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80038d0:	4b07      	ldr	r3, [pc, #28]	@ (80038f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d001      	beq.n	80038e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e000      	b.n	80038e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3718      	adds	r7, #24
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	40021000 	.word	0x40021000
 80038f0:	40022000 	.word	0x40022000

080038f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b086      	sub	sp, #24
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80038fc:	2300      	movs	r3, #0
 80038fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003900:	2300      	movs	r3, #0
 8003902:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800390c:	2b00      	cmp	r3, #0
 800390e:	f000 809e 	beq.w	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003912:	2300      	movs	r3, #0
 8003914:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003916:	4b46      	ldr	r3, [pc, #280]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800391a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d101      	bne.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003922:	2301      	movs	r3, #1
 8003924:	e000      	b.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8003926:	2300      	movs	r3, #0
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00d      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800392c:	4b40      	ldr	r3, [pc, #256]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800392e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003930:	4a3f      	ldr	r2, [pc, #252]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003932:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003936:	6593      	str	r3, [r2, #88]	@ 0x58
 8003938:	4b3d      	ldr	r3, [pc, #244]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800393a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800393c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003940:	60bb      	str	r3, [r7, #8]
 8003942:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003944:	2301      	movs	r3, #1
 8003946:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003948:	4b3a      	ldr	r3, [pc, #232]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	4a39      	ldr	r2, [pc, #228]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 800394e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003952:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003954:	f7fc fff4 	bl	8000940 <HAL_GetTick>
 8003958:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800395a:	e009      	b.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800395c:	f7fc fff0 	bl	8000940 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b02      	cmp	r3, #2
 8003968:	d902      	bls.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	74fb      	strb	r3, [r7, #19]
        break;
 800396e:	e005      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003970:	4b30      	ldr	r3, [pc, #192]	@ (8003a34 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003978:	2b00      	cmp	r3, #0
 800397a:	d0ef      	beq.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 800397c:	7cfb      	ldrb	r3, [r7, #19]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d15a      	bne.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003982:	4b2b      	ldr	r3, [pc, #172]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003988:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800398c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d01e      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003998:	697a      	ldr	r2, [r7, #20]
 800399a:	429a      	cmp	r2, r3
 800399c:	d019      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800399e:	4b24      	ldr	r3, [pc, #144]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80039a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039a8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80039aa:	4b21      	ldr	r3, [pc, #132]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80039ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039b0:	4a1f      	ldr	r2, [pc, #124]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80039b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80039ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80039bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039c0:	4a1b      	ldr	r2, [pc, #108]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80039c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80039ca:	4a19      	ldr	r2, [pc, #100]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d016      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039dc:	f7fc ffb0 	bl	8000940 <HAL_GetTick>
 80039e0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039e2:	e00b      	b.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039e4:	f7fc ffac 	bl	8000940 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d902      	bls.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	74fb      	strb	r3, [r7, #19]
            break;
 80039fa:	e006      	b.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039fc:	4b0c      	ldr	r3, [pc, #48]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80039fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a02:	f003 0302 	and.w	r3, r3, #2
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d0ec      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8003a0a:	7cfb      	ldrb	r3, [r7, #19]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d10b      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a10:	4b07      	ldr	r3, [pc, #28]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003a12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a16:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1e:	4904      	ldr	r1, [pc, #16]	@ (8003a30 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8003a20:	4313      	orrs	r3, r2
 8003a22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003a26:	e009      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a28:	7cfb      	ldrb	r3, [r7, #19]
 8003a2a:	74bb      	strb	r3, [r7, #18]
 8003a2c:	e006      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x148>
 8003a2e:	bf00      	nop
 8003a30:	40021000 	.word	0x40021000
 8003a34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a38:	7cfb      	ldrb	r3, [r7, #19]
 8003a3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a3c:	7c7b      	ldrb	r3, [r7, #17]
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d105      	bne.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a42:	4b6e      	ldr	r3, [pc, #440]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a46:	4a6d      	ldr	r2, [pc, #436]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003a48:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a4c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0301 	and.w	r3, r3, #1
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00a      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a5a:	4b68      	ldr	r3, [pc, #416]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a60:	f023 0203 	bic.w	r2, r3, #3
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	4964      	ldr	r1, [pc, #400]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0302 	and.w	r3, r3, #2
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00a      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a7c:	4b5f      	ldr	r3, [pc, #380]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a82:	f023 020c 	bic.w	r2, r3, #12
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	495c      	ldr	r1, [pc, #368]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0304 	and.w	r3, r3, #4
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00a      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a9e:	4b57      	ldr	r3, [pc, #348]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	4953      	ldr	r1, [pc, #332]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f003 0320 	and.w	r3, r3, #32
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00a      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ac0:	4b4e      	ldr	r3, [pc, #312]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ac6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	494b      	ldr	r1, [pc, #300]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00a      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ae2:	4b46      	ldr	r3, [pc, #280]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a1b      	ldr	r3, [r3, #32]
 8003af0:	4942      	ldr	r1, [pc, #264]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00a      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b04:	4b3d      	ldr	r3, [pc, #244]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b0a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b12:	493a      	ldr	r1, [pc, #232]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00a      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b26:	4b35      	ldr	r3, [pc, #212]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b2c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	695b      	ldr	r3, [r3, #20]
 8003b34:	4931      	ldr	r1, [pc, #196]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00a      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b48:	4b2c      	ldr	r3, [pc, #176]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b4e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	4929      	ldr	r1, [pc, #164]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00a      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b6a:	4b24      	ldr	r3, [pc, #144]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b70:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	69db      	ldr	r3, [r3, #28]
 8003b78:	4920      	ldr	r1, [pc, #128]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d015      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b8c:	4b1b      	ldr	r3, [pc, #108]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b92:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b9a:	4918      	ldr	r1, [pc, #96]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ba6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003baa:	d105      	bne.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bac:	4b13      	ldr	r3, [pc, #76]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	4a12      	ldr	r2, [pc, #72]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003bb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bb6:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d015      	beq.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bd2:	490a      	ldr	r1, [pc, #40]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003be2:	d105      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003be4:	4b05      	ldr	r3, [pc, #20]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003be6:	68db      	ldr	r3, [r3, #12]
 8003be8:	4a04      	ldr	r2, [pc, #16]	@ (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003bea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bee:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003bf0:	7cbb      	ldrb	r3, [r7, #18]
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3718      	adds	r7, #24
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	40021000 	.word	0x40021000

08003c00 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b085      	sub	sp, #20
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	60f8      	str	r0, [r7, #12]
 8003c08:	4638      	mov	r0, r7
 8003c0a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b085      	sub	sp, #20
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003c2c:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8003c30:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	b29a      	uxth	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3714      	adds	r7, #20
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8003c4a:	b480      	push	{r7}
 8003c4c:	b085      	sub	sp, #20
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8003c52:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 8003c56:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8003c5e:	b29a      	uxth	r2, r3
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	b29b      	uxth	r3, r3
 8003c64:	43db      	mvns	r3, r3
 8003c66:	b29b      	uxth	r3, r3
 8003c68:	4013      	ands	r3, r2
 8003c6a:	b29a      	uxth	r2, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003c72:	2300      	movs	r3, #0
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3714      	adds	r7, #20
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr

08003c80 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	460b      	mov	r3, r1
 8003c8a:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	370c      	adds	r7, #12
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	b085      	sub	sp, #20
 8003c9e:	af00      	add	r7, sp, #0
 8003ca0:	60f8      	str	r0, [r7, #12]
 8003ca2:	4638      	mov	r0, r7
 8003ca4:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3714      	adds	r7, #20
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
	...

08003cd8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b0a7      	sub	sp, #156	@ 0x9c
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	4413      	add	r3, r2
 8003cf2:	881b      	ldrh	r3, [r3, #0]
 8003cf4:	b29b      	uxth	r3, r3
 8003cf6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8003cfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cfe:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	78db      	ldrb	r3, [r3, #3]
 8003d06:	2b03      	cmp	r3, #3
 8003d08:	d81f      	bhi.n	8003d4a <USB_ActivateEndpoint+0x72>
 8003d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8003d10 <USB_ActivateEndpoint+0x38>)
 8003d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d10:	08003d21 	.word	0x08003d21
 8003d14:	08003d3d 	.word	0x08003d3d
 8003d18:	08003d53 	.word	0x08003d53
 8003d1c:	08003d2f 	.word	0x08003d2f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003d20:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003d24:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d28:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003d2c:	e012      	b.n	8003d54 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8003d2e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003d32:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8003d36:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003d3a:	e00b      	b.n	8003d54 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8003d3c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003d40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003d44:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 8003d48:	e004      	b.n	8003d54 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 8003d50:	e000      	b.n	8003d54 <USB_ActivateEndpoint+0x7c>
      break;
 8003d52:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003d54:	687a      	ldr	r2, [r7, #4]
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	781b      	ldrb	r3, [r3, #0]
 8003d5a:	009b      	lsls	r3, r3, #2
 8003d5c:	441a      	add	r2, r3
 8003d5e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8003d62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003d66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003d6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003d6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d72:	b29b      	uxth	r3, r3
 8003d74:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	4413      	add	r3, r2
 8003d80:	881b      	ldrh	r3, [r3, #0]
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	b21b      	sxth	r3, r3
 8003d86:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d8e:	b21a      	sxth	r2, r3
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	b21b      	sxth	r3, r3
 8003d96:	4313      	orrs	r3, r2
 8003d98:	b21b      	sxth	r3, r3
 8003d9a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 8003d9e:	687a      	ldr	r2, [r7, #4]
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	441a      	add	r2, r3
 8003da8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003dac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003db0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003db4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003db8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	7b1b      	ldrb	r3, [r3, #12]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f040 8180 	bne.w	80040ca <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	785b      	ldrb	r3, [r3, #1]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	f000 8084 	beq.w	8003edc <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	61bb      	str	r3, [r7, #24]
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	461a      	mov	r2, r3
 8003de2:	69bb      	ldr	r3, [r7, #24]
 8003de4:	4413      	add	r3, r2
 8003de6:	61bb      	str	r3, [r7, #24]
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	00da      	lsls	r2, r3, #3
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	4413      	add	r3, r2
 8003df2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	88db      	ldrh	r3, [r3, #6]
 8003dfc:	085b      	lsrs	r3, r3, #1
 8003dfe:	b29b      	uxth	r3, r3
 8003e00:	005b      	lsls	r3, r3, #1
 8003e02:	b29a      	uxth	r2, r3
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	009b      	lsls	r3, r3, #2
 8003e10:	4413      	add	r3, r2
 8003e12:	881b      	ldrh	r3, [r3, #0]
 8003e14:	827b      	strh	r3, [r7, #18]
 8003e16:	8a7b      	ldrh	r3, [r7, #18]
 8003e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d01b      	beq.n	8003e58 <USB_ActivateEndpoint+0x180>
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	781b      	ldrb	r3, [r3, #0]
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	4413      	add	r3, r2
 8003e2a:	881b      	ldrh	r3, [r3, #0]
 8003e2c:	b29b      	uxth	r3, r3
 8003e2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e36:	823b      	strh	r3, [r7, #16]
 8003e38:	687a      	ldr	r2, [r7, #4]
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	441a      	add	r2, r3
 8003e42:	8a3b      	ldrh	r3, [r7, #16]
 8003e44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e50:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	78db      	ldrb	r3, [r3, #3]
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d020      	beq.n	8003ea2 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003e60:	687a      	ldr	r2, [r7, #4]
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	881b      	ldrh	r3, [r3, #0]
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e76:	81bb      	strh	r3, [r7, #12]
 8003e78:	89bb      	ldrh	r3, [r7, #12]
 8003e7a:	f083 0320 	eor.w	r3, r3, #32
 8003e7e:	81bb      	strh	r3, [r7, #12]
 8003e80:	687a      	ldr	r2, [r7, #4]
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	781b      	ldrb	r3, [r3, #0]
 8003e86:	009b      	lsls	r3, r3, #2
 8003e88:	441a      	add	r2, r3
 8003e8a:	89bb      	ldrh	r3, [r7, #12]
 8003e8c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e90:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e94:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	8013      	strh	r3, [r2, #0]
 8003ea0:	e3f9      	b.n	8004696 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	4413      	add	r3, r2
 8003eac:	881b      	ldrh	r3, [r3, #0]
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003eb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003eb8:	81fb      	strh	r3, [r7, #14]
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	441a      	add	r2, r3
 8003ec4:	89fb      	ldrh	r3, [r7, #14]
 8003ec6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003eca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ece:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ed2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	8013      	strh	r3, [r2, #0]
 8003eda:	e3dc      	b.n	8004696 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ee6:	b29b      	uxth	r3, r3
 8003ee8:	461a      	mov	r2, r3
 8003eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003eec:	4413      	add	r3, r2
 8003eee:	633b      	str	r3, [r7, #48]	@ 0x30
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	781b      	ldrb	r3, [r3, #0]
 8003ef4:	00da      	lsls	r2, r3, #3
 8003ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ef8:	4413      	add	r3, r2
 8003efa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003efe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	88db      	ldrh	r3, [r3, #6]
 8003f04:	085b      	lsrs	r3, r3, #1
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	005b      	lsls	r3, r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f0e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	461a      	mov	r2, r3
 8003f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f20:	4413      	add	r3, r2
 8003f22:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	00da      	lsls	r2, r3, #3
 8003f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f2c:	4413      	add	r3, r2
 8003f2e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8003f32:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f36:	881b      	ldrh	r3, [r3, #0]
 8003f38:	b29b      	uxth	r3, r3
 8003f3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f3e:	b29a      	uxth	r2, r3
 8003f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f42:	801a      	strh	r2, [r3, #0]
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	691b      	ldr	r3, [r3, #16]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d10a      	bne.n	8003f62 <USB_ActivateEndpoint+0x28a>
 8003f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f4e:	881b      	ldrh	r3, [r3, #0]
 8003f50:	b29b      	uxth	r3, r3
 8003f52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f5a:	b29a      	uxth	r2, r3
 8003f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f5e:	801a      	strh	r2, [r3, #0]
 8003f60:	e041      	b.n	8003fe6 <USB_ActivateEndpoint+0x30e>
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	691b      	ldr	r3, [r3, #16]
 8003f66:	2b3e      	cmp	r3, #62	@ 0x3e
 8003f68:	d81c      	bhi.n	8003fa4 <USB_ActivateEndpoint+0x2cc>
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	085b      	lsrs	r3, r3, #1
 8003f70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d004      	beq.n	8003f8a <USB_ActivateEndpoint+0x2b2>
 8003f80:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003f84:	3301      	adds	r3, #1
 8003f86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8c:	881b      	ldrh	r3, [r3, #0]
 8003f8e:	b29a      	uxth	r2, r3
 8003f90:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	029b      	lsls	r3, r3, #10
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	b29a      	uxth	r2, r3
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa0:	801a      	strh	r2, [r3, #0]
 8003fa2:	e020      	b.n	8003fe6 <USB_ActivateEndpoint+0x30e>
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	691b      	ldr	r3, [r3, #16]
 8003fa8:	095b      	lsrs	r3, r3, #5
 8003faa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	691b      	ldr	r3, [r3, #16]
 8003fb2:	f003 031f 	and.w	r3, r3, #31
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d104      	bne.n	8003fc4 <USB_ActivateEndpoint+0x2ec>
 8003fba:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc6:	881b      	ldrh	r3, [r3, #0]
 8003fc8:	b29a      	uxth	r2, r3
 8003fca:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003fce:	b29b      	uxth	r3, r3
 8003fd0:	029b      	lsls	r3, r3, #10
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fe0:	b29a      	uxth	r2, r3
 8003fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	4413      	add	r3, r2
 8003ff0:	881b      	ldrh	r3, [r3, #0]
 8003ff2:	847b      	strh	r3, [r7, #34]	@ 0x22
 8003ff4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8003ff6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d01b      	beq.n	8004036 <USB_ActivateEndpoint+0x35e>
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	781b      	ldrb	r3, [r3, #0]
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	4413      	add	r3, r2
 8004008:	881b      	ldrh	r3, [r3, #0]
 800400a:	b29b      	uxth	r3, r3
 800400c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004010:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004014:	843b      	strh	r3, [r7, #32]
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	441a      	add	r2, r3
 8004020:	8c3b      	ldrh	r3, [r7, #32]
 8004022:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004026:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800402a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800402e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004032:	b29b      	uxth	r3, r3
 8004034:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d124      	bne.n	8004088 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	009b      	lsls	r3, r3, #2
 8004046:	4413      	add	r3, r2
 8004048:	881b      	ldrh	r3, [r3, #0]
 800404a:	b29b      	uxth	r3, r3
 800404c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004050:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004054:	83bb      	strh	r3, [r7, #28]
 8004056:	8bbb      	ldrh	r3, [r7, #28]
 8004058:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800405c:	83bb      	strh	r3, [r7, #28]
 800405e:	8bbb      	ldrh	r3, [r7, #28]
 8004060:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004064:	83bb      	strh	r3, [r7, #28]
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	009b      	lsls	r3, r3, #2
 800406e:	441a      	add	r2, r3
 8004070:	8bbb      	ldrh	r3, [r7, #28]
 8004072:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004076:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800407a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800407e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004082:	b29b      	uxth	r3, r3
 8004084:	8013      	strh	r3, [r2, #0]
 8004086:	e306      	b.n	8004696 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4413      	add	r3, r2
 8004092:	881b      	ldrh	r3, [r3, #0]
 8004094:	b29b      	uxth	r3, r3
 8004096:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800409a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800409e:	83fb      	strh	r3, [r7, #30]
 80040a0:	8bfb      	ldrh	r3, [r7, #30]
 80040a2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80040a6:	83fb      	strh	r3, [r7, #30]
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	009b      	lsls	r3, r3, #2
 80040b0:	441a      	add	r2, r3
 80040b2:	8bfb      	ldrh	r3, [r7, #30]
 80040b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80040bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	8013      	strh	r3, [r2, #0]
 80040c8:	e2e5      	b.n	8004696 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	78db      	ldrb	r3, [r3, #3]
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d11e      	bne.n	8004110 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	781b      	ldrb	r3, [r3, #0]
 80040d8:	009b      	lsls	r3, r3, #2
 80040da:	4413      	add	r3, r2
 80040dc:	881b      	ldrh	r3, [r3, #0]
 80040de:	b29b      	uxth	r3, r3
 80040e0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040e8:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	781b      	ldrb	r3, [r3, #0]
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	441a      	add	r2, r3
 80040f6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 80040fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80040fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004102:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004106:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800410a:	b29b      	uxth	r3, r3
 800410c:	8013      	strh	r3, [r2, #0]
 800410e:	e01d      	b.n	800414c <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	781b      	ldrb	r3, [r3, #0]
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4413      	add	r3, r2
 800411a:	881b      	ldrh	r3, [r3, #0]
 800411c:	b29b      	uxth	r3, r3
 800411e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004122:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004126:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800412a:	687a      	ldr	r2, [r7, #4]
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	781b      	ldrb	r3, [r3, #0]
 8004130:	009b      	lsls	r3, r3, #2
 8004132:	441a      	add	r2, r3
 8004134:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8004138:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800413c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004140:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004144:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004148:	b29b      	uxth	r3, r3
 800414a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004156:	b29b      	uxth	r3, r3
 8004158:	461a      	mov	r2, r3
 800415a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800415c:	4413      	add	r3, r2
 800415e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	781b      	ldrb	r3, [r3, #0]
 8004164:	00da      	lsls	r2, r3, #3
 8004166:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004168:	4413      	add	r3, r2
 800416a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800416e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	891b      	ldrh	r3, [r3, #8]
 8004174:	085b      	lsrs	r3, r3, #1
 8004176:	b29b      	uxth	r3, r3
 8004178:	005b      	lsls	r3, r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800417e:	801a      	strh	r2, [r3, #0]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	677b      	str	r3, [r7, #116]	@ 0x74
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800418a:	b29b      	uxth	r3, r3
 800418c:	461a      	mov	r2, r3
 800418e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004190:	4413      	add	r3, r2
 8004192:	677b      	str	r3, [r7, #116]	@ 0x74
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	00da      	lsls	r2, r3, #3
 800419a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800419c:	4413      	add	r3, r2
 800419e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80041a2:	673b      	str	r3, [r7, #112]	@ 0x70
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	895b      	ldrh	r3, [r3, #10]
 80041a8:	085b      	lsrs	r3, r3, #1
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041b2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	785b      	ldrb	r3, [r3, #1]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f040 81af 	bne.w	800451c <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	4413      	add	r3, r2
 80041c8:	881b      	ldrh	r3, [r3, #0]
 80041ca:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 80041ce:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80041d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d01d      	beq.n	8004216 <USB_ActivateEndpoint+0x53e>
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	009b      	lsls	r3, r3, #2
 80041e2:	4413      	add	r3, r2
 80041e4:	881b      	ldrh	r3, [r3, #0]
 80041e6:	b29b      	uxth	r3, r3
 80041e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041f0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	441a      	add	r2, r3
 80041fe:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 8004202:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004206:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800420a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800420e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004212:	b29b      	uxth	r3, r3
 8004214:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	4413      	add	r3, r2
 8004220:	881b      	ldrh	r3, [r3, #0]
 8004222:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 8004226:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800422a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800422e:	2b00      	cmp	r3, #0
 8004230:	d01d      	beq.n	800426e <USB_ActivateEndpoint+0x596>
 8004232:	687a      	ldr	r2, [r7, #4]
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	4413      	add	r3, r2
 800423c:	881b      	ldrh	r3, [r3, #0]
 800423e:	b29b      	uxth	r3, r3
 8004240:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004244:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004248:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	781b      	ldrb	r3, [r3, #0]
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	441a      	add	r2, r3
 8004256:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800425a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800425e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004262:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004266:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800426a:	b29b      	uxth	r3, r3
 800426c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	785b      	ldrb	r3, [r3, #1]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d16b      	bne.n	800434e <USB_ActivateEndpoint+0x676>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004280:	b29b      	uxth	r3, r3
 8004282:	461a      	mov	r2, r3
 8004284:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004286:	4413      	add	r3, r2
 8004288:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	781b      	ldrb	r3, [r3, #0]
 800428e:	00da      	lsls	r2, r3, #3
 8004290:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004292:	4413      	add	r3, r2
 8004294:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004298:	64bb      	str	r3, [r7, #72]	@ 0x48
 800429a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800429c:	881b      	ldrh	r3, [r3, #0]
 800429e:	b29b      	uxth	r3, r3
 80042a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042a4:	b29a      	uxth	r2, r3
 80042a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042a8:	801a      	strh	r2, [r3, #0]
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d10a      	bne.n	80042c8 <USB_ActivateEndpoint+0x5f0>
 80042b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042b4:	881b      	ldrh	r3, [r3, #0]
 80042b6:	b29b      	uxth	r3, r3
 80042b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042c4:	801a      	strh	r2, [r3, #0]
 80042c6:	e05d      	b.n	8004384 <USB_ActivateEndpoint+0x6ac>
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	691b      	ldr	r3, [r3, #16]
 80042cc:	2b3e      	cmp	r3, #62	@ 0x3e
 80042ce:	d81c      	bhi.n	800430a <USB_ActivateEndpoint+0x632>
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	085b      	lsrs	r3, r3, #1
 80042d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	691b      	ldr	r3, [r3, #16]
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d004      	beq.n	80042f0 <USB_ActivateEndpoint+0x618>
 80042e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042ea:	3301      	adds	r3, #1
 80042ec:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80042f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80042f2:	881b      	ldrh	r3, [r3, #0]
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	029b      	lsls	r3, r3, #10
 80042fe:	b29b      	uxth	r3, r3
 8004300:	4313      	orrs	r3, r2
 8004302:	b29a      	uxth	r2, r3
 8004304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004306:	801a      	strh	r2, [r3, #0]
 8004308:	e03c      	b.n	8004384 <USB_ActivateEndpoint+0x6ac>
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	095b      	lsrs	r3, r3, #5
 8004310:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	f003 031f 	and.w	r3, r3, #31
 800431c:	2b00      	cmp	r3, #0
 800431e:	d104      	bne.n	800432a <USB_ActivateEndpoint+0x652>
 8004320:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004324:	3b01      	subs	r3, #1
 8004326:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800432a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800432c:	881b      	ldrh	r3, [r3, #0]
 800432e:	b29a      	uxth	r2, r3
 8004330:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004334:	b29b      	uxth	r3, r3
 8004336:	029b      	lsls	r3, r3, #10
 8004338:	b29b      	uxth	r3, r3
 800433a:	4313      	orrs	r3, r2
 800433c:	b29b      	uxth	r3, r3
 800433e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004342:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004346:	b29a      	uxth	r2, r3
 8004348:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800434a:	801a      	strh	r2, [r3, #0]
 800434c:	e01a      	b.n	8004384 <USB_ActivateEndpoint+0x6ac>
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	785b      	ldrb	r3, [r3, #1]
 8004352:	2b01      	cmp	r3, #1
 8004354:	d116      	bne.n	8004384 <USB_ActivateEndpoint+0x6ac>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	657b      	str	r3, [r7, #84]	@ 0x54
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004360:	b29b      	uxth	r3, r3
 8004362:	461a      	mov	r2, r3
 8004364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004366:	4413      	add	r3, r2
 8004368:	657b      	str	r3, [r7, #84]	@ 0x54
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	00da      	lsls	r2, r3, #3
 8004370:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004372:	4413      	add	r3, r2
 8004374:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004378:	653b      	str	r3, [r7, #80]	@ 0x50
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	691b      	ldr	r3, [r3, #16]
 800437e:	b29a      	uxth	r2, r3
 8004380:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004382:	801a      	strh	r2, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	647b      	str	r3, [r7, #68]	@ 0x44
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	785b      	ldrb	r3, [r3, #1]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d16b      	bne.n	8004468 <USB_ActivateEndpoint+0x790>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800439a:	b29b      	uxth	r3, r3
 800439c:	461a      	mov	r2, r3
 800439e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043a0:	4413      	add	r3, r2
 80043a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	00da      	lsls	r2, r3, #3
 80043aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043ac:	4413      	add	r3, r2
 80043ae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80043b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043b6:	881b      	ldrh	r3, [r3, #0]
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80043be:	b29a      	uxth	r2, r3
 80043c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043c2:	801a      	strh	r2, [r3, #0]
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	691b      	ldr	r3, [r3, #16]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d10a      	bne.n	80043e2 <USB_ActivateEndpoint+0x70a>
 80043cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043ce:	881b      	ldrh	r3, [r3, #0]
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043da:	b29a      	uxth	r2, r3
 80043dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043de:	801a      	strh	r2, [r3, #0]
 80043e0:	e05b      	b.n	800449a <USB_ActivateEndpoint+0x7c2>
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	2b3e      	cmp	r3, #62	@ 0x3e
 80043e8:	d81c      	bhi.n	8004424 <USB_ActivateEndpoint+0x74c>
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	085b      	lsrs	r3, r3, #1
 80043f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	691b      	ldr	r3, [r3, #16]
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d004      	beq.n	800440a <USB_ActivateEndpoint+0x732>
 8004400:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004404:	3301      	adds	r3, #1
 8004406:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800440a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800440c:	881b      	ldrh	r3, [r3, #0]
 800440e:	b29a      	uxth	r2, r3
 8004410:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004414:	b29b      	uxth	r3, r3
 8004416:	029b      	lsls	r3, r3, #10
 8004418:	b29b      	uxth	r3, r3
 800441a:	4313      	orrs	r3, r2
 800441c:	b29a      	uxth	r2, r3
 800441e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004420:	801a      	strh	r2, [r3, #0]
 8004422:	e03a      	b.n	800449a <USB_ActivateEndpoint+0x7c2>
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	095b      	lsrs	r3, r3, #5
 800442a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	f003 031f 	and.w	r3, r3, #31
 8004436:	2b00      	cmp	r3, #0
 8004438:	d104      	bne.n	8004444 <USB_ActivateEndpoint+0x76c>
 800443a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800443e:	3b01      	subs	r3, #1
 8004440:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004446:	881b      	ldrh	r3, [r3, #0]
 8004448:	b29a      	uxth	r2, r3
 800444a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800444e:	b29b      	uxth	r3, r3
 8004450:	029b      	lsls	r3, r3, #10
 8004452:	b29b      	uxth	r3, r3
 8004454:	4313      	orrs	r3, r2
 8004456:	b29b      	uxth	r3, r3
 8004458:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800445c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004460:	b29a      	uxth	r2, r3
 8004462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004464:	801a      	strh	r2, [r3, #0]
 8004466:	e018      	b.n	800449a <USB_ActivateEndpoint+0x7c2>
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	785b      	ldrb	r3, [r3, #1]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d114      	bne.n	800449a <USB_ActivateEndpoint+0x7c2>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004476:	b29b      	uxth	r3, r3
 8004478:	461a      	mov	r2, r3
 800447a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800447c:	4413      	add	r3, r2
 800447e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	00da      	lsls	r2, r3, #3
 8004486:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004488:	4413      	add	r3, r2
 800448a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800448e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	b29a      	uxth	r2, r3
 8004496:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004498:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	4413      	add	r3, r2
 80044a4:	881b      	ldrh	r3, [r3, #0]
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80044ac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80044b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80044b4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80044b8:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80044ba:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80044bc:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80044c0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	441a      	add	r2, r3
 80044cc:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80044ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044de:	b29b      	uxth	r3, r3
 80044e0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	009b      	lsls	r3, r3, #2
 80044ea:	4413      	add	r3, r2
 80044ec:	881b      	ldrh	r3, [r3, #0]
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044f8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 80044fa:	687a      	ldr	r2, [r7, #4]
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	781b      	ldrb	r3, [r3, #0]
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	441a      	add	r2, r3
 8004504:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8004506:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800450a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800450e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004512:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004516:	b29b      	uxth	r3, r3
 8004518:	8013      	strh	r3, [r2, #0]
 800451a:	e0bc      	b.n	8004696 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	881b      	ldrh	r3, [r3, #0]
 8004528:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800452c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8004530:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d01d      	beq.n	8004574 <USB_ActivateEndpoint+0x89c>
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	4413      	add	r3, r2
 8004542:	881b      	ldrh	r3, [r3, #0]
 8004544:	b29b      	uxth	r3, r3
 8004546:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800454a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800454e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	441a      	add	r2, r3
 800455c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004560:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004564:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004568:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800456c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004570:	b29b      	uxth	r3, r3
 8004572:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	781b      	ldrb	r3, [r3, #0]
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	4413      	add	r3, r2
 800457e:	881b      	ldrh	r3, [r3, #0]
 8004580:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 8004584:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8004588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800458c:	2b00      	cmp	r3, #0
 800458e:	d01d      	beq.n	80045cc <USB_ActivateEndpoint+0x8f4>
 8004590:	687a      	ldr	r2, [r7, #4]
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4413      	add	r3, r2
 800459a:	881b      	ldrh	r3, [r3, #0]
 800459c:	b29b      	uxth	r3, r3
 800459e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045a6:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	441a      	add	r2, r3
 80045b4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 80045b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	78db      	ldrb	r3, [r3, #3]
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d024      	beq.n	800461e <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	4413      	add	r3, r2
 80045de:	881b      	ldrh	r3, [r3, #0]
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045ea:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80045ee:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80045f2:	f083 0320 	eor.w	r3, r3, #32
 80045f6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	441a      	add	r2, r3
 8004604:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004608:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800460c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004610:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004614:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004618:	b29b      	uxth	r3, r3
 800461a:	8013      	strh	r3, [r2, #0]
 800461c:	e01d      	b.n	800465a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	4413      	add	r3, r2
 8004628:	881b      	ldrh	r3, [r3, #0]
 800462a:	b29b      	uxth	r3, r3
 800462c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004630:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004634:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	781b      	ldrb	r3, [r3, #0]
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	441a      	add	r2, r3
 8004642:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8004646:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800464a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800464e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004652:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004656:	b29b      	uxth	r3, r3
 8004658:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	009b      	lsls	r3, r3, #2
 8004662:	4413      	add	r3, r2
 8004664:	881b      	ldrh	r3, [r3, #0]
 8004666:	b29b      	uxth	r3, r3
 8004668:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800466c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004670:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8004674:	687a      	ldr	r2, [r7, #4]
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	781b      	ldrb	r3, [r3, #0]
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	441a      	add	r2, r3
 800467e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004682:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004686:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800468a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800468e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004692:	b29b      	uxth	r3, r3
 8004694:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004696:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800469a:	4618      	mov	r0, r3
 800469c:	379c      	adds	r7, #156	@ 0x9c
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop

080046a8 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b08d      	sub	sp, #52	@ 0x34
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	7b1b      	ldrb	r3, [r3, #12]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	f040 808e 	bne.w	80047d8 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	785b      	ldrb	r3, [r3, #1]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d044      	beq.n	800474e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80046c4:	687a      	ldr	r2, [r7, #4]
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	781b      	ldrb	r3, [r3, #0]
 80046ca:	009b      	lsls	r3, r3, #2
 80046cc:	4413      	add	r3, r2
 80046ce:	881b      	ldrh	r3, [r3, #0]
 80046d0:	81bb      	strh	r3, [r7, #12]
 80046d2:	89bb      	ldrh	r3, [r7, #12]
 80046d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d01b      	beq.n	8004714 <USB_DeactivateEndpoint+0x6c>
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	009b      	lsls	r3, r3, #2
 80046e4:	4413      	add	r3, r2
 80046e6:	881b      	ldrh	r3, [r3, #0]
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046f2:	817b      	strh	r3, [r7, #10]
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	441a      	add	r2, r3
 80046fe:	897b      	ldrh	r3, [r7, #10]
 8004700:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004704:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004708:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800470c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004710:	b29b      	uxth	r3, r3
 8004712:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004714:	687a      	ldr	r2, [r7, #4]
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	781b      	ldrb	r3, [r3, #0]
 800471a:	009b      	lsls	r3, r3, #2
 800471c:	4413      	add	r3, r2
 800471e:	881b      	ldrh	r3, [r3, #0]
 8004720:	b29b      	uxth	r3, r3
 8004722:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004726:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800472a:	813b      	strh	r3, [r7, #8]
 800472c:	687a      	ldr	r2, [r7, #4]
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	441a      	add	r2, r3
 8004736:	893b      	ldrh	r3, [r7, #8]
 8004738:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800473c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004740:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004744:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004748:	b29b      	uxth	r3, r3
 800474a:	8013      	strh	r3, [r2, #0]
 800474c:	e192      	b.n	8004a74 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	4413      	add	r3, r2
 8004758:	881b      	ldrh	r3, [r3, #0]
 800475a:	827b      	strh	r3, [r7, #18]
 800475c:	8a7b      	ldrh	r3, [r7, #18]
 800475e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d01b      	beq.n	800479e <USB_DeactivateEndpoint+0xf6>
 8004766:	687a      	ldr	r2, [r7, #4]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	4413      	add	r3, r2
 8004770:	881b      	ldrh	r3, [r3, #0]
 8004772:	b29b      	uxth	r3, r3
 8004774:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004778:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800477c:	823b      	strh	r3, [r7, #16]
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	009b      	lsls	r3, r3, #2
 8004786:	441a      	add	r2, r3
 8004788:	8a3b      	ldrh	r3, [r7, #16]
 800478a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800478e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004792:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004796:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800479a:	b29b      	uxth	r3, r3
 800479c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800479e:	687a      	ldr	r2, [r7, #4]
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	4413      	add	r3, r2
 80047a8:	881b      	ldrh	r3, [r3, #0]
 80047aa:	b29b      	uxth	r3, r3
 80047ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047b4:	81fb      	strh	r3, [r7, #14]
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	781b      	ldrb	r3, [r3, #0]
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	441a      	add	r2, r3
 80047c0:	89fb      	ldrh	r3, [r7, #14]
 80047c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	8013      	strh	r3, [r2, #0]
 80047d6:	e14d      	b.n	8004a74 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	785b      	ldrb	r3, [r3, #1]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f040 80a5 	bne.w	800492c <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	009b      	lsls	r3, r3, #2
 80047ea:	4413      	add	r3, r2
 80047ec:	881b      	ldrh	r3, [r3, #0]
 80047ee:	843b      	strh	r3, [r7, #32]
 80047f0:	8c3b      	ldrh	r3, [r7, #32]
 80047f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d01b      	beq.n	8004832 <USB_DeactivateEndpoint+0x18a>
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	781b      	ldrb	r3, [r3, #0]
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	4413      	add	r3, r2
 8004804:	881b      	ldrh	r3, [r3, #0]
 8004806:	b29b      	uxth	r3, r3
 8004808:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800480c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004810:	83fb      	strh	r3, [r7, #30]
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	441a      	add	r2, r3
 800481c:	8bfb      	ldrh	r3, [r7, #30]
 800481e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004822:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004826:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800482a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800482e:	b29b      	uxth	r3, r3
 8004830:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	009b      	lsls	r3, r3, #2
 800483a:	4413      	add	r3, r2
 800483c:	881b      	ldrh	r3, [r3, #0]
 800483e:	83bb      	strh	r3, [r7, #28]
 8004840:	8bbb      	ldrh	r3, [r7, #28]
 8004842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004846:	2b00      	cmp	r3, #0
 8004848:	d01b      	beq.n	8004882 <USB_DeactivateEndpoint+0x1da>
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	4413      	add	r3, r2
 8004854:	881b      	ldrh	r3, [r3, #0]
 8004856:	b29b      	uxth	r3, r3
 8004858:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800485c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004860:	837b      	strh	r3, [r7, #26]
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	441a      	add	r2, r3
 800486c:	8b7b      	ldrh	r3, [r7, #26]
 800486e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004872:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004876:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800487a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800487e:	b29b      	uxth	r3, r3
 8004880:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8004882:	687a      	ldr	r2, [r7, #4]
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	781b      	ldrb	r3, [r3, #0]
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	4413      	add	r3, r2
 800488c:	881b      	ldrh	r3, [r3, #0]
 800488e:	b29b      	uxth	r3, r3
 8004890:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004894:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004898:	833b      	strh	r3, [r7, #24]
 800489a:	687a      	ldr	r2, [r7, #4]
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	441a      	add	r2, r3
 80048a4:	8b3b      	ldrh	r3, [r7, #24]
 80048a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048b2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	009b      	lsls	r3, r3, #2
 80048c2:	4413      	add	r3, r2
 80048c4:	881b      	ldrh	r3, [r3, #0]
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80048cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048d0:	82fb      	strh	r3, [r7, #22]
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	441a      	add	r2, r3
 80048dc:	8afb      	ldrh	r3, [r7, #22]
 80048de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80048e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80048e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	4413      	add	r3, r2
 80048fc:	881b      	ldrh	r3, [r3, #0]
 80048fe:	b29b      	uxth	r3, r3
 8004900:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004904:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004908:	82bb      	strh	r3, [r7, #20]
 800490a:	687a      	ldr	r2, [r7, #4]
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	781b      	ldrb	r3, [r3, #0]
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	441a      	add	r2, r3
 8004914:	8abb      	ldrh	r3, [r7, #20]
 8004916:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800491a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800491e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004926:	b29b      	uxth	r3, r3
 8004928:	8013      	strh	r3, [r2, #0]
 800492a:	e0a3      	b.n	8004a74 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	781b      	ldrb	r3, [r3, #0]
 8004932:	009b      	lsls	r3, r3, #2
 8004934:	4413      	add	r3, r2
 8004936:	881b      	ldrh	r3, [r3, #0]
 8004938:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800493a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800493c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d01b      	beq.n	800497c <USB_DeactivateEndpoint+0x2d4>
 8004944:	687a      	ldr	r2, [r7, #4]
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	009b      	lsls	r3, r3, #2
 800494c:	4413      	add	r3, r2
 800494e:	881b      	ldrh	r3, [r3, #0]
 8004950:	b29b      	uxth	r3, r3
 8004952:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004956:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800495a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	781b      	ldrb	r3, [r3, #0]
 8004962:	009b      	lsls	r3, r3, #2
 8004964:	441a      	add	r2, r3
 8004966:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8004968:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800496c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004970:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004978:	b29b      	uxth	r3, r3
 800497a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	4413      	add	r3, r2
 8004986:	881b      	ldrh	r3, [r3, #0]
 8004988:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800498a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800498c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004990:	2b00      	cmp	r3, #0
 8004992:	d01b      	beq.n	80049cc <USB_DeactivateEndpoint+0x324>
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	781b      	ldrb	r3, [r3, #0]
 800499a:	009b      	lsls	r3, r3, #2
 800499c:	4413      	add	r3, r2
 800499e:	881b      	ldrh	r3, [r3, #0]
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049aa:	853b      	strh	r3, [r7, #40]	@ 0x28
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	441a      	add	r2, r3
 80049b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80049b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049c4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80049c8:	b29b      	uxth	r3, r3
 80049ca:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80049cc:	687a      	ldr	r2, [r7, #4]
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	009b      	lsls	r3, r3, #2
 80049d4:	4413      	add	r3, r2
 80049d6:	881b      	ldrh	r3, [r3, #0]
 80049d8:	b29b      	uxth	r3, r3
 80049da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80049de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049e2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80049e4:	687a      	ldr	r2, [r7, #4]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	441a      	add	r2, r3
 80049ee:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80049f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80049fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a00:	b29b      	uxth	r3, r3
 8004a02:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	4413      	add	r3, r2
 8004a0e:	881b      	ldrh	r3, [r3, #0]
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a1a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	441a      	add	r2, r3
 8004a26:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004a28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004a3c:	687a      	ldr	r2, [r7, #4]
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	781b      	ldrb	r3, [r3, #0]
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	4413      	add	r3, r2
 8004a46:	881b      	ldrh	r3, [r3, #0]
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a52:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	441a      	add	r2, r3
 8004a5e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004a60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3734      	adds	r7, #52	@ 0x34
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr

08004a82 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b0ac      	sub	sp, #176	@ 0xb0
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
 8004a8a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	785b      	ldrb	r3, [r3, #1]
 8004a90:	2b01      	cmp	r3, #1
 8004a92:	f040 84ca 	bne.w	800542a <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	699a      	ldr	r2, [r3, #24]
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d904      	bls.n	8004aac <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004aaa:	e003      	b.n	8004ab4 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	699b      	ldr	r3, [r3, #24]
 8004ab0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	7b1b      	ldrb	r3, [r3, #12]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d122      	bne.n	8004b02 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	6959      	ldr	r1, [r3, #20]
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	88da      	ldrh	r2, [r3, #6]
 8004ac4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f000 fede 	bl	800588c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	613b      	str	r3, [r7, #16]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004ada:	b29b      	uxth	r3, r3
 8004adc:	461a      	mov	r2, r3
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	4413      	add	r3, r2
 8004ae2:	613b      	str	r3, [r7, #16]
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	781b      	ldrb	r3, [r3, #0]
 8004ae8:	00da      	lsls	r2, r3, #3
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	4413      	add	r3, r2
 8004aee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004af2:	60fb      	str	r3, [r7, #12]
 8004af4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004af8:	b29a      	uxth	r2, r3
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	801a      	strh	r2, [r3, #0]
 8004afe:	f000 bc6f 	b.w	80053e0 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	78db      	ldrb	r3, [r3, #3]
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	f040 831e 	bne.w	8005148 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	6a1a      	ldr	r2, [r3, #32]
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	f240 82cf 	bls.w	80050b8 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	009b      	lsls	r3, r3, #2
 8004b22:	4413      	add	r3, r2
 8004b24:	881b      	ldrh	r3, [r3, #0]
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b2c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b30:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	441a      	add	r2, r3
 8004b3e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004b42:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b46:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b4a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004b4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b52:	b29b      	uxth	r3, r3
 8004b54:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	6a1a      	ldr	r2, [r3, #32]
 8004b5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004b5e:	1ad2      	subs	r2, r2, r3
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	009b      	lsls	r3, r3, #2
 8004b6c:	4413      	add	r3, r2
 8004b6e:	881b      	ldrh	r3, [r3, #0]
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	f000 814f 	beq.w	8004e1a <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	785b      	ldrb	r3, [r3, #1]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d16b      	bne.n	8004c60 <USB_EPStartXfer+0x1de>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	461a      	mov	r2, r3
 8004b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b98:	4413      	add	r3, r2
 8004b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	00da      	lsls	r2, r3, #3
 8004ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba4:	4413      	add	r3, r2
 8004ba6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004baa:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bae:	881b      	ldrh	r3, [r3, #0]
 8004bb0:	b29b      	uxth	r3, r3
 8004bb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bba:	801a      	strh	r2, [r3, #0]
 8004bbc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d10a      	bne.n	8004bda <USB_EPStartXfer+0x158>
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc6:	881b      	ldrh	r3, [r3, #0]
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bd2:	b29a      	uxth	r2, r3
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd6:	801a      	strh	r2, [r3, #0]
 8004bd8:	e05b      	b.n	8004c92 <USB_EPStartXfer+0x210>
 8004bda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bde:	2b3e      	cmp	r3, #62	@ 0x3e
 8004be0:	d81c      	bhi.n	8004c1c <USB_EPStartXfer+0x19a>
 8004be2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004be6:	085b      	lsrs	r3, r3, #1
 8004be8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004bec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004bf0:	f003 0301 	and.w	r3, r3, #1
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d004      	beq.n	8004c02 <USB_EPStartXfer+0x180>
 8004bf8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c04:	881b      	ldrh	r3, [r3, #0]
 8004c06:	b29a      	uxth	r2, r3
 8004c08:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	029b      	lsls	r3, r3, #10
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	4313      	orrs	r3, r2
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c18:	801a      	strh	r2, [r3, #0]
 8004c1a:	e03a      	b.n	8004c92 <USB_EPStartXfer+0x210>
 8004c1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c20:	095b      	lsrs	r3, r3, #5
 8004c22:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c2a:	f003 031f 	and.w	r3, r3, #31
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d104      	bne.n	8004c3c <USB_EPStartXfer+0x1ba>
 8004c32:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004c36:	3b01      	subs	r3, #1
 8004c38:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3e:	881b      	ldrh	r3, [r3, #0]
 8004c40:	b29a      	uxth	r2, r3
 8004c42:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004c46:	b29b      	uxth	r3, r3
 8004c48:	029b      	lsls	r3, r3, #10
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c58:	b29a      	uxth	r2, r3
 8004c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c5c:	801a      	strh	r2, [r3, #0]
 8004c5e:	e018      	b.n	8004c92 <USB_EPStartXfer+0x210>
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	785b      	ldrb	r3, [r3, #1]
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d114      	bne.n	8004c92 <USB_EPStartXfer+0x210>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c6e:	b29b      	uxth	r3, r3
 8004c70:	461a      	mov	r2, r3
 8004c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c74:	4413      	add	r3, r2
 8004c76:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	00da      	lsls	r2, r3, #3
 8004c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c80:	4413      	add	r3, r2
 8004c82:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c8c:	b29a      	uxth	r2, r3
 8004c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c90:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	895b      	ldrh	r3, [r3, #10]
 8004c96:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	6959      	ldr	r1, [r3, #20]
 8004c9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 fdef 	bl	800588c <USB_WritePMA>
            ep->xfer_buff += len;
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	695a      	ldr	r2, [r3, #20]
 8004cb2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cb6:	441a      	add	r2, r3
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	6a1a      	ldr	r2, [r3, #32]
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d907      	bls.n	8004cd8 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	6a1a      	ldr	r2, [r3, #32]
 8004ccc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cd0:	1ad2      	subs	r2, r2, r3
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	621a      	str	r2, [r3, #32]
 8004cd6:	e006      	b.n	8004ce6 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	6a1b      	ldr	r3, [r3, #32]
 8004cdc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	785b      	ldrb	r3, [r3, #1]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d16b      	bne.n	8004dc6 <USB_EPStartXfer+0x344>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	61bb      	str	r3, [r7, #24]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004cf8:	b29b      	uxth	r3, r3
 8004cfa:	461a      	mov	r2, r3
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	4413      	add	r3, r2
 8004d00:	61bb      	str	r3, [r7, #24]
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	781b      	ldrb	r3, [r3, #0]
 8004d06:	00da      	lsls	r2, r3, #3
 8004d08:	69bb      	ldr	r3, [r7, #24]
 8004d0a:	4413      	add	r3, r2
 8004d0c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004d10:	617b      	str	r3, [r7, #20]
 8004d12:	697b      	ldr	r3, [r7, #20]
 8004d14:	881b      	ldrh	r3, [r3, #0]
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	801a      	strh	r2, [r3, #0]
 8004d22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10a      	bne.n	8004d40 <USB_EPStartXfer+0x2be>
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	881b      	ldrh	r3, [r3, #0]
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004d34:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004d38:	b29a      	uxth	r2, r3
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	801a      	strh	r2, [r3, #0]
 8004d3e:	e05d      	b.n	8004dfc <USB_EPStartXfer+0x37a>
 8004d40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d44:	2b3e      	cmp	r3, #62	@ 0x3e
 8004d46:	d81c      	bhi.n	8004d82 <USB_EPStartXfer+0x300>
 8004d48:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d4c:	085b      	lsrs	r3, r3, #1
 8004d4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004d52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d56:	f003 0301 	and.w	r3, r3, #1
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d004      	beq.n	8004d68 <USB_EPStartXfer+0x2e6>
 8004d5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004d62:	3301      	adds	r3, #1
 8004d64:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	881b      	ldrh	r3, [r3, #0]
 8004d6c:	b29a      	uxth	r2, r3
 8004d6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	029b      	lsls	r3, r3, #10
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	801a      	strh	r2, [r3, #0]
 8004d80:	e03c      	b.n	8004dfc <USB_EPStartXfer+0x37a>
 8004d82:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d86:	095b      	lsrs	r3, r3, #5
 8004d88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004d8c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004d90:	f003 031f 	and.w	r3, r3, #31
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d104      	bne.n	8004da2 <USB_EPStartXfer+0x320>
 8004d98:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004d9c:	3b01      	subs	r3, #1
 8004d9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	881b      	ldrh	r3, [r3, #0]
 8004da6:	b29a      	uxth	r2, r3
 8004da8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	029b      	lsls	r3, r3, #10
 8004db0:	b29b      	uxth	r3, r3
 8004db2:	4313      	orrs	r3, r2
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004dba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	697b      	ldr	r3, [r7, #20]
 8004dc2:	801a      	strh	r2, [r3, #0]
 8004dc4:	e01a      	b.n	8004dfc <USB_EPStartXfer+0x37a>
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	785b      	ldrb	r3, [r3, #1]
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d116      	bne.n	8004dfc <USB_EPStartXfer+0x37a>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	623b      	str	r3, [r7, #32]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004dd8:	b29b      	uxth	r3, r3
 8004dda:	461a      	mov	r2, r3
 8004ddc:	6a3b      	ldr	r3, [r7, #32]
 8004dde:	4413      	add	r3, r2
 8004de0:	623b      	str	r3, [r7, #32]
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	781b      	ldrb	r3, [r3, #0]
 8004de6:	00da      	lsls	r2, r3, #3
 8004de8:	6a3b      	ldr	r3, [r7, #32]
 8004dea:	4413      	add	r3, r2
 8004dec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004df0:	61fb      	str	r3, [r7, #28]
 8004df2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004df6:	b29a      	uxth	r2, r3
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	891b      	ldrh	r3, [r3, #8]
 8004e00:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	6959      	ldr	r1, [r3, #20]
 8004e08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 fd3a 	bl	800588c <USB_WritePMA>
 8004e18:	e2e2      	b.n	80053e0 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	785b      	ldrb	r3, [r3, #1]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d16b      	bne.n	8004efa <USB_EPStartXfer+0x478>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	461a      	mov	r2, r3
 8004e30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e32:	4413      	add	r3, r2
 8004e34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	781b      	ldrb	r3, [r3, #0]
 8004e3a:	00da      	lsls	r2, r3, #3
 8004e3c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004e3e:	4413      	add	r3, r2
 8004e40:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004e44:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e48:	881b      	ldrh	r3, [r3, #0]
 8004e4a:	b29b      	uxth	r3, r3
 8004e4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004e50:	b29a      	uxth	r2, r3
 8004e52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e54:	801a      	strh	r2, [r3, #0]
 8004e56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d10a      	bne.n	8004e74 <USB_EPStartXfer+0x3f2>
 8004e5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e60:	881b      	ldrh	r3, [r3, #0]
 8004e62:	b29b      	uxth	r3, r3
 8004e64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e6c:	b29a      	uxth	r2, r3
 8004e6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e70:	801a      	strh	r2, [r3, #0]
 8004e72:	e05d      	b.n	8004f30 <USB_EPStartXfer+0x4ae>
 8004e74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e78:	2b3e      	cmp	r3, #62	@ 0x3e
 8004e7a:	d81c      	bhi.n	8004eb6 <USB_EPStartXfer+0x434>
 8004e7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e80:	085b      	lsrs	r3, r3, #1
 8004e82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e8a:	f003 0301 	and.w	r3, r3, #1
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d004      	beq.n	8004e9c <USB_EPStartXfer+0x41a>
 8004e92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004e96:	3301      	adds	r3, #1
 8004e98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004e9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004e9e:	881b      	ldrh	r3, [r3, #0]
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	029b      	lsls	r3, r3, #10
 8004eaa:	b29b      	uxth	r3, r3
 8004eac:	4313      	orrs	r3, r2
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004eb2:	801a      	strh	r2, [r3, #0]
 8004eb4:	e03c      	b.n	8004f30 <USB_EPStartXfer+0x4ae>
 8004eb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004eba:	095b      	lsrs	r3, r3, #5
 8004ebc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ec0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ec4:	f003 031f 	and.w	r3, r3, #31
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d104      	bne.n	8004ed6 <USB_EPStartXfer+0x454>
 8004ecc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004ed6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ed8:	881b      	ldrh	r3, [r3, #0]
 8004eda:	b29a      	uxth	r2, r3
 8004edc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	029b      	lsls	r3, r3, #10
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	b29b      	uxth	r3, r3
 8004eea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004eee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ef2:	b29a      	uxth	r2, r3
 8004ef4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ef6:	801a      	strh	r2, [r3, #0]
 8004ef8:	e01a      	b.n	8004f30 <USB_EPStartXfer+0x4ae>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	785b      	ldrb	r3, [r3, #1]
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d116      	bne.n	8004f30 <USB_EPStartXfer+0x4ae>
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f0c:	b29b      	uxth	r3, r3
 8004f0e:	461a      	mov	r2, r3
 8004f10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f12:	4413      	add	r3, r2
 8004f14:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	781b      	ldrb	r3, [r3, #0]
 8004f1a:	00da      	lsls	r2, r3, #3
 8004f1c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f1e:	4413      	add	r3, r2
 8004f20:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8004f24:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f2a:	b29a      	uxth	r2, r3
 8004f2c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f2e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	891b      	ldrh	r3, [r3, #8]
 8004f34:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	6959      	ldr	r1, [r3, #20]
 8004f3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f40:	b29b      	uxth	r3, r3
 8004f42:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 fca0 	bl	800588c <USB_WritePMA>
            ep->xfer_buff += len;
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	695a      	ldr	r2, [r3, #20]
 8004f50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f54:	441a      	add	r2, r3
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	6a1a      	ldr	r2, [r3, #32]
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d907      	bls.n	8004f76 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	6a1a      	ldr	r2, [r3, #32]
 8004f6a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004f6e:	1ad2      	subs	r2, r2, r3
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	621a      	str	r2, [r3, #32]
 8004f74:	e006      	b.n	8004f84 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	6a1b      	ldr	r3, [r3, #32]
 8004f7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	2200      	movs	r2, #0
 8004f82:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	785b      	ldrb	r3, [r3, #1]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d16b      	bne.n	8005068 <USB_EPStartXfer+0x5e6>
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	461a      	mov	r2, r3
 8004f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fa0:	4413      	add	r3, r2
 8004fa2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004fa4:	683b      	ldr	r3, [r7, #0]
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	00da      	lsls	r2, r3, #3
 8004faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fac:	4413      	add	r3, r2
 8004fae:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8004fb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fb6:	881b      	ldrh	r3, [r3, #0]
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004fbe:	b29a      	uxth	r2, r3
 8004fc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fc2:	801a      	strh	r2, [r3, #0]
 8004fc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d10a      	bne.n	8004fe2 <USB_EPStartXfer+0x560>
 8004fcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fce:	881b      	ldrh	r3, [r3, #0]
 8004fd0:	b29b      	uxth	r3, r3
 8004fd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004fd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fde:	801a      	strh	r2, [r3, #0]
 8004fe0:	e05b      	b.n	800509a <USB_EPStartXfer+0x618>
 8004fe2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fe6:	2b3e      	cmp	r3, #62	@ 0x3e
 8004fe8:	d81c      	bhi.n	8005024 <USB_EPStartXfer+0x5a2>
 8004fea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fee:	085b      	lsrs	r3, r3, #1
 8004ff0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004ff4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ff8:	f003 0301 	and.w	r3, r3, #1
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d004      	beq.n	800500a <USB_EPStartXfer+0x588>
 8005000:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005004:	3301      	adds	r3, #1
 8005006:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800500a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800500c:	881b      	ldrh	r3, [r3, #0]
 800500e:	b29a      	uxth	r2, r3
 8005010:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005014:	b29b      	uxth	r3, r3
 8005016:	029b      	lsls	r3, r3, #10
 8005018:	b29b      	uxth	r3, r3
 800501a:	4313      	orrs	r3, r2
 800501c:	b29a      	uxth	r2, r3
 800501e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005020:	801a      	strh	r2, [r3, #0]
 8005022:	e03a      	b.n	800509a <USB_EPStartXfer+0x618>
 8005024:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005028:	095b      	lsrs	r3, r3, #5
 800502a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800502e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005032:	f003 031f 	and.w	r3, r3, #31
 8005036:	2b00      	cmp	r3, #0
 8005038:	d104      	bne.n	8005044 <USB_EPStartXfer+0x5c2>
 800503a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800503e:	3b01      	subs	r3, #1
 8005040:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005044:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005046:	881b      	ldrh	r3, [r3, #0]
 8005048:	b29a      	uxth	r2, r3
 800504a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800504e:	b29b      	uxth	r3, r3
 8005050:	029b      	lsls	r3, r3, #10
 8005052:	b29b      	uxth	r3, r3
 8005054:	4313      	orrs	r3, r2
 8005056:	b29b      	uxth	r3, r3
 8005058:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800505c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005060:	b29a      	uxth	r2, r3
 8005062:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005064:	801a      	strh	r2, [r3, #0]
 8005066:	e018      	b.n	800509a <USB_EPStartXfer+0x618>
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	785b      	ldrb	r3, [r3, #1]
 800506c:	2b01      	cmp	r3, #1
 800506e:	d114      	bne.n	800509a <USB_EPStartXfer+0x618>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005076:	b29b      	uxth	r3, r3
 8005078:	461a      	mov	r2, r3
 800507a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800507c:	4413      	add	r3, r2
 800507e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	781b      	ldrb	r3, [r3, #0]
 8005084:	00da      	lsls	r2, r3, #3
 8005086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005088:	4413      	add	r3, r2
 800508a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800508e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005090:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005094:	b29a      	uxth	r2, r3
 8005096:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005098:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	895b      	ldrh	r3, [r3, #10]
 800509e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	6959      	ldr	r1, [r3, #20]
 80050a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f000 fbeb 	bl	800588c <USB_WritePMA>
 80050b6:	e193      	b.n	80053e0 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	6a1b      	ldr	r3, [r3, #32]
 80050bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	781b      	ldrb	r3, [r3, #0]
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	4413      	add	r3, r2
 80050ca:	881b      	ldrh	r3, [r3, #0]
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80050d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050d6:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	781b      	ldrb	r3, [r3, #0]
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	441a      	add	r2, r3
 80050e4:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80050e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80050ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80050f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80050f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050f8:	b29b      	uxth	r3, r3
 80050fa:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005106:	b29b      	uxth	r3, r3
 8005108:	461a      	mov	r2, r3
 800510a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800510c:	4413      	add	r3, r2
 800510e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	781b      	ldrb	r3, [r3, #0]
 8005114:	00da      	lsls	r2, r3, #3
 8005116:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005118:	4413      	add	r3, r2
 800511a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800511e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005120:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005124:	b29a      	uxth	r2, r3
 8005126:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005128:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	891b      	ldrh	r3, [r3, #8]
 800512e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	6959      	ldr	r1, [r3, #20]
 8005136:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800513a:	b29b      	uxth	r3, r3
 800513c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005140:	6878      	ldr	r0, [r7, #4]
 8005142:	f000 fba3 	bl	800588c <USB_WritePMA>
 8005146:	e14b      	b.n	80053e0 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	6a1a      	ldr	r2, [r3, #32]
 800514c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005150:	1ad2      	subs	r2, r2, r3
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005156:	687a      	ldr	r2, [r7, #4]
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	009b      	lsls	r3, r3, #2
 800515e:	4413      	add	r3, r2
 8005160:	881b      	ldrh	r3, [r3, #0]
 8005162:	b29b      	uxth	r3, r3
 8005164:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005168:	2b00      	cmp	r3, #0
 800516a:	f000 809a 	beq.w	80052a2 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	673b      	str	r3, [r7, #112]	@ 0x70
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	785b      	ldrb	r3, [r3, #1]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d16b      	bne.n	8005252 <USB_EPStartXfer+0x7d0>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005184:	b29b      	uxth	r3, r3
 8005186:	461a      	mov	r2, r3
 8005188:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800518a:	4413      	add	r3, r2
 800518c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	00da      	lsls	r2, r3, #3
 8005194:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005196:	4413      	add	r3, r2
 8005198:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800519c:	667b      	str	r3, [r7, #100]	@ 0x64
 800519e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051a0:	881b      	ldrh	r3, [r3, #0]
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051a8:	b29a      	uxth	r2, r3
 80051aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051ac:	801a      	strh	r2, [r3, #0]
 80051ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d10a      	bne.n	80051cc <USB_EPStartXfer+0x74a>
 80051b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051b8:	881b      	ldrh	r3, [r3, #0]
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051c8:	801a      	strh	r2, [r3, #0]
 80051ca:	e05b      	b.n	8005284 <USB_EPStartXfer+0x802>
 80051cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051d0:	2b3e      	cmp	r3, #62	@ 0x3e
 80051d2:	d81c      	bhi.n	800520e <USB_EPStartXfer+0x78c>
 80051d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051d8:	085b      	lsrs	r3, r3, #1
 80051da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80051e2:	f003 0301 	and.w	r3, r3, #1
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d004      	beq.n	80051f4 <USB_EPStartXfer+0x772>
 80051ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80051ee:	3301      	adds	r3, #1
 80051f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051f4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80051f6:	881b      	ldrh	r3, [r3, #0]
 80051f8:	b29a      	uxth	r2, r3
 80051fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80051fe:	b29b      	uxth	r3, r3
 8005200:	029b      	lsls	r3, r3, #10
 8005202:	b29b      	uxth	r3, r3
 8005204:	4313      	orrs	r3, r2
 8005206:	b29a      	uxth	r2, r3
 8005208:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800520a:	801a      	strh	r2, [r3, #0]
 800520c:	e03a      	b.n	8005284 <USB_EPStartXfer+0x802>
 800520e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005212:	095b      	lsrs	r3, r3, #5
 8005214:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005218:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800521c:	f003 031f 	and.w	r3, r3, #31
 8005220:	2b00      	cmp	r3, #0
 8005222:	d104      	bne.n	800522e <USB_EPStartXfer+0x7ac>
 8005224:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005228:	3b01      	subs	r3, #1
 800522a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800522e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005230:	881b      	ldrh	r3, [r3, #0]
 8005232:	b29a      	uxth	r2, r3
 8005234:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005238:	b29b      	uxth	r3, r3
 800523a:	029b      	lsls	r3, r3, #10
 800523c:	b29b      	uxth	r3, r3
 800523e:	4313      	orrs	r3, r2
 8005240:	b29b      	uxth	r3, r3
 8005242:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005246:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800524a:	b29a      	uxth	r2, r3
 800524c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800524e:	801a      	strh	r2, [r3, #0]
 8005250:	e018      	b.n	8005284 <USB_EPStartXfer+0x802>
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	785b      	ldrb	r3, [r3, #1]
 8005256:	2b01      	cmp	r3, #1
 8005258:	d114      	bne.n	8005284 <USB_EPStartXfer+0x802>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005260:	b29b      	uxth	r3, r3
 8005262:	461a      	mov	r2, r3
 8005264:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005266:	4413      	add	r3, r2
 8005268:	673b      	str	r3, [r7, #112]	@ 0x70
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	00da      	lsls	r2, r3, #3
 8005270:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005272:	4413      	add	r3, r2
 8005274:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8005278:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800527a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800527e:	b29a      	uxth	r2, r3
 8005280:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005282:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	895b      	ldrh	r3, [r3, #10]
 8005288:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	6959      	ldr	r1, [r3, #20]
 8005290:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005294:	b29b      	uxth	r3, r3
 8005296:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f000 faf6 	bl	800588c <USB_WritePMA>
 80052a0:	e09e      	b.n	80053e0 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	785b      	ldrb	r3, [r3, #1]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d16b      	bne.n	8005382 <USB_EPStartXfer+0x900>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	461a      	mov	r2, r3
 80052b8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80052ba:	4413      	add	r3, r2
 80052bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	00da      	lsls	r2, r3, #3
 80052c4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80052c6:	4413      	add	r3, r2
 80052c8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80052cc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80052ce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052d0:	881b      	ldrh	r3, [r3, #0]
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80052d8:	b29a      	uxth	r2, r3
 80052da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052dc:	801a      	strh	r2, [r3, #0]
 80052de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d10a      	bne.n	80052fc <USB_EPStartXfer+0x87a>
 80052e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052e8:	881b      	ldrh	r3, [r3, #0]
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80052f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80052f8:	801a      	strh	r2, [r3, #0]
 80052fa:	e063      	b.n	80053c4 <USB_EPStartXfer+0x942>
 80052fc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005300:	2b3e      	cmp	r3, #62	@ 0x3e
 8005302:	d81c      	bhi.n	800533e <USB_EPStartXfer+0x8bc>
 8005304:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005308:	085b      	lsrs	r3, r3, #1
 800530a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800530e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005312:	f003 0301 	and.w	r3, r3, #1
 8005316:	2b00      	cmp	r3, #0
 8005318:	d004      	beq.n	8005324 <USB_EPStartXfer+0x8a2>
 800531a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800531e:	3301      	adds	r3, #1
 8005320:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005324:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005326:	881b      	ldrh	r3, [r3, #0]
 8005328:	b29a      	uxth	r2, r3
 800532a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800532e:	b29b      	uxth	r3, r3
 8005330:	029b      	lsls	r3, r3, #10
 8005332:	b29b      	uxth	r3, r3
 8005334:	4313      	orrs	r3, r2
 8005336:	b29a      	uxth	r2, r3
 8005338:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800533a:	801a      	strh	r2, [r3, #0]
 800533c:	e042      	b.n	80053c4 <USB_EPStartXfer+0x942>
 800533e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005342:	095b      	lsrs	r3, r3, #5
 8005344:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005348:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800534c:	f003 031f 	and.w	r3, r3, #31
 8005350:	2b00      	cmp	r3, #0
 8005352:	d104      	bne.n	800535e <USB_EPStartXfer+0x8dc>
 8005354:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005358:	3b01      	subs	r3, #1
 800535a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800535e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005360:	881b      	ldrh	r3, [r3, #0]
 8005362:	b29a      	uxth	r2, r3
 8005364:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005368:	b29b      	uxth	r3, r3
 800536a:	029b      	lsls	r3, r3, #10
 800536c:	b29b      	uxth	r3, r3
 800536e:	4313      	orrs	r3, r2
 8005370:	b29b      	uxth	r3, r3
 8005372:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005376:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800537a:	b29a      	uxth	r2, r3
 800537c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800537e:	801a      	strh	r2, [r3, #0]
 8005380:	e020      	b.n	80053c4 <USB_EPStartXfer+0x942>
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	785b      	ldrb	r3, [r3, #1]
 8005386:	2b01      	cmp	r3, #1
 8005388:	d11c      	bne.n	80053c4 <USB_EPStartXfer+0x942>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005396:	b29b      	uxth	r3, r3
 8005398:	461a      	mov	r2, r3
 800539a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800539e:	4413      	add	r3, r2
 80053a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	00da      	lsls	r2, r3, #3
 80053aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80053ae:	4413      	add	r3, r2
 80053b0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80053b4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80053b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053bc:	b29a      	uxth	r2, r3
 80053be:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80053c2:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	891b      	ldrh	r3, [r3, #8]
 80053c8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	6959      	ldr	r1, [r3, #20]
 80053d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80053d4:	b29b      	uxth	r3, r3
 80053d6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 fa56 	bl	800588c <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80053e0:	687a      	ldr	r2, [r7, #4]
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	781b      	ldrb	r3, [r3, #0]
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	4413      	add	r3, r2
 80053ea:	881b      	ldrh	r3, [r3, #0]
 80053ec:	b29b      	uxth	r3, r3
 80053ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80053f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80053f6:	817b      	strh	r3, [r7, #10]
 80053f8:	897b      	ldrh	r3, [r7, #10]
 80053fa:	f083 0310 	eor.w	r3, r3, #16
 80053fe:	817b      	strh	r3, [r7, #10]
 8005400:	897b      	ldrh	r3, [r7, #10]
 8005402:	f083 0320 	eor.w	r3, r3, #32
 8005406:	817b      	strh	r3, [r7, #10]
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	781b      	ldrb	r3, [r3, #0]
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	441a      	add	r2, r3
 8005412:	897b      	ldrh	r3, [r7, #10]
 8005414:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005418:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800541c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005420:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005424:	b29b      	uxth	r3, r3
 8005426:	8013      	strh	r3, [r2, #0]
 8005428:	e0d5      	b.n	80055d6 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	7b1b      	ldrb	r3, [r3, #12]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d156      	bne.n	80054e0 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d122      	bne.n	8005480 <USB_EPStartXfer+0x9fe>
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	78db      	ldrb	r3, [r3, #3]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d11e      	bne.n	8005480 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 8005442:	687a      	ldr	r2, [r7, #4]
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	781b      	ldrb	r3, [r3, #0]
 8005448:	009b      	lsls	r3, r3, #2
 800544a:	4413      	add	r3, r2
 800544c:	881b      	ldrh	r3, [r3, #0]
 800544e:	b29b      	uxth	r3, r3
 8005450:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005454:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005458:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	781b      	ldrb	r3, [r3, #0]
 8005462:	009b      	lsls	r3, r3, #2
 8005464:	441a      	add	r2, r3
 8005466:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800546a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800546e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005472:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8005476:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800547a:	b29b      	uxth	r3, r3
 800547c:	8013      	strh	r3, [r2, #0]
 800547e:	e01d      	b.n	80054bc <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8005480:	687a      	ldr	r2, [r7, #4]
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	781b      	ldrb	r3, [r3, #0]
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4413      	add	r3, r2
 800548a:	881b      	ldrh	r3, [r3, #0]
 800548c:	b29b      	uxth	r3, r3
 800548e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8005492:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005496:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	781b      	ldrb	r3, [r3, #0]
 80054a0:	009b      	lsls	r3, r3, #2
 80054a2:	441a      	add	r2, r3
 80054a4:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 80054a8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80054ac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80054b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80054b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80054b8:	b29b      	uxth	r3, r3
 80054ba:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	699a      	ldr	r2, [r3, #24]
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	691b      	ldr	r3, [r3, #16]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d907      	bls.n	80054d8 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	699a      	ldr	r2, [r3, #24]
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	1ad2      	subs	r2, r2, r3
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	619a      	str	r2, [r3, #24]
 80054d6:	e054      	b.n	8005582 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	2200      	movs	r2, #0
 80054dc:	619a      	str	r2, [r3, #24]
 80054de:	e050      	b.n	8005582 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	78db      	ldrb	r3, [r3, #3]
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d142      	bne.n	800556e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	69db      	ldr	r3, [r3, #28]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d048      	beq.n	8005582 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	781b      	ldrb	r3, [r3, #0]
 80054f6:	009b      	lsls	r3, r3, #2
 80054f8:	4413      	add	r3, r2
 80054fa:	881b      	ldrh	r3, [r3, #0]
 80054fc:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005500:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005504:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d005      	beq.n	8005518 <USB_EPStartXfer+0xa96>
 800550c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005514:	2b00      	cmp	r3, #0
 8005516:	d10b      	bne.n	8005530 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005518:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800551c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005520:	2b00      	cmp	r3, #0
 8005522:	d12e      	bne.n	8005582 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005524:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8005528:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800552c:	2b00      	cmp	r3, #0
 800552e:	d128      	bne.n	8005582 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8005530:	687a      	ldr	r2, [r7, #4]
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	4413      	add	r3, r2
 800553a:	881b      	ldrh	r3, [r3, #0]
 800553c:	b29b      	uxth	r3, r3
 800553e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005542:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005546:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	781b      	ldrb	r3, [r3, #0]
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	441a      	add	r2, r3
 8005554:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8005558:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800555c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005560:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005564:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005568:	b29b      	uxth	r3, r3
 800556a:	8013      	strh	r3, [r2, #0]
 800556c:	e009      	b.n	8005582 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	78db      	ldrb	r3, [r3, #3]
 8005572:	2b01      	cmp	r3, #1
 8005574:	d103      	bne.n	800557e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	2200      	movs	r2, #0
 800557a:	619a      	str	r2, [r3, #24]
 800557c:	e001      	b.n	8005582 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800557e:	2301      	movs	r3, #1
 8005580:	e02a      	b.n	80055d8 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	009b      	lsls	r3, r3, #2
 800558a:	4413      	add	r3, r2
 800558c:	881b      	ldrh	r3, [r3, #0]
 800558e:	b29b      	uxth	r3, r3
 8005590:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005598:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800559c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80055a0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80055a4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80055a8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80055ac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80055b0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	781b      	ldrb	r3, [r3, #0]
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	441a      	add	r2, r3
 80055be:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80055c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80055c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80055ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80055ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	37b0      	adds	r7, #176	@ 0xb0
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b085      	sub	sp, #20
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	6078      	str	r0, [r7, #4]
 80055e8:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	785b      	ldrb	r3, [r3, #1]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d020      	beq.n	8005634 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	781b      	ldrb	r3, [r3, #0]
 80055f8:	009b      	lsls	r3, r3, #2
 80055fa:	4413      	add	r3, r2
 80055fc:	881b      	ldrh	r3, [r3, #0]
 80055fe:	b29b      	uxth	r3, r3
 8005600:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005604:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005608:	81bb      	strh	r3, [r7, #12]
 800560a:	89bb      	ldrh	r3, [r7, #12]
 800560c:	f083 0310 	eor.w	r3, r3, #16
 8005610:	81bb      	strh	r3, [r7, #12]
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	441a      	add	r2, r3
 800561c:	89bb      	ldrh	r3, [r7, #12]
 800561e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005622:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005626:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800562a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800562e:	b29b      	uxth	r3, r3
 8005630:	8013      	strh	r3, [r2, #0]
 8005632:	e01f      	b.n	8005674 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005634:	687a      	ldr	r2, [r7, #4]
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	781b      	ldrb	r3, [r3, #0]
 800563a:	009b      	lsls	r3, r3, #2
 800563c:	4413      	add	r3, r2
 800563e:	881b      	ldrh	r3, [r3, #0]
 8005640:	b29b      	uxth	r3, r3
 8005642:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005646:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800564a:	81fb      	strh	r3, [r7, #14]
 800564c:	89fb      	ldrh	r3, [r7, #14]
 800564e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005652:	81fb      	strh	r3, [r7, #14]
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	781b      	ldrb	r3, [r3, #0]
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	441a      	add	r2, r3
 800565e:	89fb      	ldrh	r3, [r7, #14]
 8005660:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005664:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005668:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800566c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005670:	b29b      	uxth	r3, r3
 8005672:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3714      	adds	r7, #20
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr

08005682 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005682:	b480      	push	{r7}
 8005684:	b087      	sub	sp, #28
 8005686:	af00      	add	r7, sp, #0
 8005688:	6078      	str	r0, [r7, #4]
 800568a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	785b      	ldrb	r3, [r3, #1]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d04c      	beq.n	800572e <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005694:	687a      	ldr	r2, [r7, #4]
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	781b      	ldrb	r3, [r3, #0]
 800569a:	009b      	lsls	r3, r3, #2
 800569c:	4413      	add	r3, r2
 800569e:	881b      	ldrh	r3, [r3, #0]
 80056a0:	823b      	strh	r3, [r7, #16]
 80056a2:	8a3b      	ldrh	r3, [r7, #16]
 80056a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d01b      	beq.n	80056e4 <USB_EPClearStall+0x62>
 80056ac:	687a      	ldr	r2, [r7, #4]
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	781b      	ldrb	r3, [r3, #0]
 80056b2:	009b      	lsls	r3, r3, #2
 80056b4:	4413      	add	r3, r2
 80056b6:	881b      	ldrh	r3, [r3, #0]
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056c2:	81fb      	strh	r3, [r7, #14]
 80056c4:	687a      	ldr	r2, [r7, #4]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	781b      	ldrb	r3, [r3, #0]
 80056ca:	009b      	lsls	r3, r3, #2
 80056cc:	441a      	add	r2, r3
 80056ce:	89fb      	ldrh	r3, [r7, #14]
 80056d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80056d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80056d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056dc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	78db      	ldrb	r3, [r3, #3]
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d06c      	beq.n	80057c6 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80056ec:	687a      	ldr	r2, [r7, #4]
 80056ee:	683b      	ldr	r3, [r7, #0]
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	4413      	add	r3, r2
 80056f6:	881b      	ldrh	r3, [r3, #0]
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005702:	81bb      	strh	r3, [r7, #12]
 8005704:	89bb      	ldrh	r3, [r7, #12]
 8005706:	f083 0320 	eor.w	r3, r3, #32
 800570a:	81bb      	strh	r3, [r7, #12]
 800570c:	687a      	ldr	r2, [r7, #4]
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	781b      	ldrb	r3, [r3, #0]
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	441a      	add	r2, r3
 8005716:	89bb      	ldrh	r3, [r7, #12]
 8005718:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800571c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005720:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005724:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005728:	b29b      	uxth	r3, r3
 800572a:	8013      	strh	r3, [r2, #0]
 800572c:	e04b      	b.n	80057c6 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800572e:	687a      	ldr	r2, [r7, #4]
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	781b      	ldrb	r3, [r3, #0]
 8005734:	009b      	lsls	r3, r3, #2
 8005736:	4413      	add	r3, r2
 8005738:	881b      	ldrh	r3, [r3, #0]
 800573a:	82fb      	strh	r3, [r7, #22]
 800573c:	8afb      	ldrh	r3, [r7, #22]
 800573e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d01b      	beq.n	800577e <USB_EPClearStall+0xfc>
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	781b      	ldrb	r3, [r3, #0]
 800574c:	009b      	lsls	r3, r3, #2
 800574e:	4413      	add	r3, r2
 8005750:	881b      	ldrh	r3, [r3, #0]
 8005752:	b29b      	uxth	r3, r3
 8005754:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005758:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800575c:	82bb      	strh	r3, [r7, #20]
 800575e:	687a      	ldr	r2, [r7, #4]
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	781b      	ldrb	r3, [r3, #0]
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	441a      	add	r2, r3
 8005768:	8abb      	ldrh	r3, [r7, #20]
 800576a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800576e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005772:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005776:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800577a:	b29b      	uxth	r3, r3
 800577c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	781b      	ldrb	r3, [r3, #0]
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	4413      	add	r3, r2
 8005788:	881b      	ldrh	r3, [r3, #0]
 800578a:	b29b      	uxth	r3, r3
 800578c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005790:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005794:	827b      	strh	r3, [r7, #18]
 8005796:	8a7b      	ldrh	r3, [r7, #18]
 8005798:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800579c:	827b      	strh	r3, [r7, #18]
 800579e:	8a7b      	ldrh	r3, [r7, #18]
 80057a0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80057a4:	827b      	strh	r3, [r7, #18]
 80057a6:	687a      	ldr	r2, [r7, #4]
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	441a      	add	r2, r3
 80057b0:	8a7b      	ldrh	r3, [r7, #18]
 80057b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80057b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80057ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80057be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057c2:	b29b      	uxth	r3, r3
 80057c4:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80057c6:	2300      	movs	r3, #0
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	371c      	adds	r7, #28
 80057cc:	46bd      	mov	sp, r7
 80057ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d2:	4770      	bx	lr

080057d4 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80057d4:	b480      	push	{r7}
 80057d6:	b083      	sub	sp, #12
 80057d8:	af00      	add	r7, sp, #0
 80057da:	6078      	str	r0, [r7, #4]
 80057dc:	460b      	mov	r3, r1
 80057de:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80057e0:	78fb      	ldrb	r3, [r7, #3]
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d103      	bne.n	80057ee <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2280      	movs	r2, #128	@ 0x80
 80057ea:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80057ee:	2300      	movs	r3, #0
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	370c      	adds	r7, #12
 80057f4:	46bd      	mov	sp, r7
 80057f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fa:	4770      	bx	lr

080057fc <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80057fc:	b480      	push	{r7}
 80057fe:	b083      	sub	sp, #12
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800580a:	b29b      	uxth	r3, r3
 800580c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005810:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005814:	b29a      	uxth	r2, r3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800581c:	2300      	movs	r3, #0
}
 800581e:	4618      	mov	r0, r3
 8005820:	370c      	adds	r7, #12
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr

0800582a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800582a:	b480      	push	{r7}
 800582c:	b083      	sub	sp, #12
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005838:	b29b      	uxth	r3, r3
 800583a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800583e:	b29a      	uxth	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 8005846:	2300      	movs	r3, #0
}
 8005848:	4618      	mov	r0, r3
 800584a:	370c      	adds	r7, #12
 800584c:	46bd      	mov	sp, r7
 800584e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005852:	4770      	bx	lr

08005854 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8005862:	b29b      	uxth	r3, r3
 8005864:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8005866:	68fb      	ldr	r3, [r7, #12]
}
 8005868:	4618      	mov	r0, r3
 800586a:	3714      	adds	r7, #20
 800586c:	46bd      	mov	sp, r7
 800586e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005872:	4770      	bx	lr

08005874 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	370c      	adds	r7, #12
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr

0800588c <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800588c:	b480      	push	{r7}
 800588e:	b08b      	sub	sp, #44	@ 0x2c
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	4611      	mov	r1, r2
 8005898:	461a      	mov	r2, r3
 800589a:	460b      	mov	r3, r1
 800589c:	80fb      	strh	r3, [r7, #6]
 800589e:	4613      	mov	r3, r2
 80058a0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80058a2:	88bb      	ldrh	r3, [r7, #4]
 80058a4:	3301      	adds	r3, #1
 80058a6:	085b      	lsrs	r3, r3, #1
 80058a8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80058ae:	68bb      	ldr	r3, [r7, #8]
 80058b0:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80058b2:	88fa      	ldrh	r2, [r7, #6]
 80058b4:	697b      	ldr	r3, [r7, #20]
 80058b6:	4413      	add	r3, r2
 80058b8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80058bc:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80058be:	69bb      	ldr	r3, [r7, #24]
 80058c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80058c2:	e01c      	b.n	80058fe <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	781b      	ldrb	r3, [r3, #0]
 80058c8:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	3301      	adds	r3, #1
 80058ce:	781b      	ldrb	r3, [r3, #0]
 80058d0:	b21b      	sxth	r3, r3
 80058d2:	021b      	lsls	r3, r3, #8
 80058d4:	b21a      	sxth	r2, r3
 80058d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80058da:	4313      	orrs	r3, r2
 80058dc:	b21b      	sxth	r3, r3
 80058de:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80058e0:	6a3b      	ldr	r3, [r7, #32]
 80058e2:	8a7a      	ldrh	r2, [r7, #18]
 80058e4:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80058e6:	6a3b      	ldr	r3, [r7, #32]
 80058e8:	3302      	adds	r3, #2
 80058ea:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	3301      	adds	r3, #1
 80058f0:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	3301      	adds	r3, #1
 80058f6:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80058f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fa:	3b01      	subs	r3, #1
 80058fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80058fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1df      	bne.n	80058c4 <USB_WritePMA+0x38>
  }
}
 8005904:	bf00      	nop
 8005906:	bf00      	nop
 8005908:	372c      	adds	r7, #44	@ 0x2c
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr

08005912 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005912:	b480      	push	{r7}
 8005914:	b08b      	sub	sp, #44	@ 0x2c
 8005916:	af00      	add	r7, sp, #0
 8005918:	60f8      	str	r0, [r7, #12]
 800591a:	60b9      	str	r1, [r7, #8]
 800591c:	4611      	mov	r1, r2
 800591e:	461a      	mov	r2, r3
 8005920:	460b      	mov	r3, r1
 8005922:	80fb      	strh	r3, [r7, #6]
 8005924:	4613      	mov	r3, r2
 8005926:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8005928:	88bb      	ldrh	r3, [r7, #4]
 800592a:	085b      	lsrs	r3, r3, #1
 800592c:	b29b      	uxth	r3, r3
 800592e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005938:	88fa      	ldrh	r2, [r7, #6]
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	4413      	add	r3, r2
 800593e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005942:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	627b      	str	r3, [r7, #36]	@ 0x24
 8005948:	e018      	b.n	800597c <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800594a:	6a3b      	ldr	r3, [r7, #32]
 800594c:	881b      	ldrh	r3, [r3, #0]
 800594e:	b29b      	uxth	r3, r3
 8005950:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8005952:	6a3b      	ldr	r3, [r7, #32]
 8005954:	3302      	adds	r3, #2
 8005956:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005958:	693b      	ldr	r3, [r7, #16]
 800595a:	b2da      	uxtb	r2, r3
 800595c:	69fb      	ldr	r3, [r7, #28]
 800595e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	3301      	adds	r3, #1
 8005964:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	0a1b      	lsrs	r3, r3, #8
 800596a:	b2da      	uxtb	r2, r3
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	3301      	adds	r3, #1
 8005974:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8005976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005978:	3b01      	subs	r3, #1
 800597a:	627b      	str	r3, [r7, #36]	@ 0x24
 800597c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597e:	2b00      	cmp	r3, #0
 8005980:	d1e3      	bne.n	800594a <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8005982:	88bb      	ldrh	r3, [r7, #4]
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	b29b      	uxth	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d007      	beq.n	800599e <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800598e:	6a3b      	ldr	r3, [r7, #32]
 8005990:	881b      	ldrh	r3, [r3, #0]
 8005992:	b29b      	uxth	r3, r3
 8005994:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	b2da      	uxtb	r2, r3
 800599a:	69fb      	ldr	r3, [r7, #28]
 800599c:	701a      	strb	r2, [r3, #0]
  }
}
 800599e:	bf00      	nop
 80059a0:	372c      	adds	r7, #44	@ 0x2c
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
	...

080059ac <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	460b      	mov	r3, r1
 80059b6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80059b8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80059bc:	f002 fcb4 	bl	8008328 <USBD_static_malloc>
 80059c0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d109      	bne.n	80059dc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	32b0      	adds	r2, #176	@ 0xb0
 80059d2:	2100      	movs	r1, #0
 80059d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80059d8:	2302      	movs	r3, #2
 80059da:	e0d4      	b.n	8005b86 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80059dc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80059e0:	2100      	movs	r1, #0
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f002 fcbe 	bl	8008364 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	32b0      	adds	r2, #176	@ 0xb0
 80059f2:	68f9      	ldr	r1, [r7, #12]
 80059f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	32b0      	adds	r2, #176	@ 0xb0
 8005a02:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	7c1b      	ldrb	r3, [r3, #16]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d138      	bne.n	8005a86 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005a14:	4b5e      	ldr	r3, [pc, #376]	@ (8005b90 <USBD_CDC_Init+0x1e4>)
 8005a16:	7819      	ldrb	r1, [r3, #0]
 8005a18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005a1c:	2202      	movs	r2, #2
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f002 fa86 	bl	8007f30 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005a24:	4b5a      	ldr	r3, [pc, #360]	@ (8005b90 <USBD_CDC_Init+0x1e4>)
 8005a26:	781b      	ldrb	r3, [r3, #0]
 8005a28:	f003 020f 	and.w	r2, r3, #15
 8005a2c:	6879      	ldr	r1, [r7, #4]
 8005a2e:	4613      	mov	r3, r2
 8005a30:	009b      	lsls	r3, r3, #2
 8005a32:	4413      	add	r3, r2
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	440b      	add	r3, r1
 8005a38:	3324      	adds	r3, #36	@ 0x24
 8005a3a:	2201      	movs	r2, #1
 8005a3c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005a3e:	4b55      	ldr	r3, [pc, #340]	@ (8005b94 <USBD_CDC_Init+0x1e8>)
 8005a40:	7819      	ldrb	r1, [r3, #0]
 8005a42:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005a46:	2202      	movs	r2, #2
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f002 fa71 	bl	8007f30 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005a4e:	4b51      	ldr	r3, [pc, #324]	@ (8005b94 <USBD_CDC_Init+0x1e8>)
 8005a50:	781b      	ldrb	r3, [r3, #0]
 8005a52:	f003 020f 	and.w	r2, r3, #15
 8005a56:	6879      	ldr	r1, [r7, #4]
 8005a58:	4613      	mov	r3, r2
 8005a5a:	009b      	lsls	r3, r3, #2
 8005a5c:	4413      	add	r3, r2
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	440b      	add	r3, r1
 8005a62:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005a66:	2201      	movs	r2, #1
 8005a68:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005a6a:	4b4b      	ldr	r3, [pc, #300]	@ (8005b98 <USBD_CDC_Init+0x1ec>)
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	f003 020f 	and.w	r2, r3, #15
 8005a72:	6879      	ldr	r1, [r7, #4]
 8005a74:	4613      	mov	r3, r2
 8005a76:	009b      	lsls	r3, r3, #2
 8005a78:	4413      	add	r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	440b      	add	r3, r1
 8005a7e:	3326      	adds	r3, #38	@ 0x26
 8005a80:	2210      	movs	r2, #16
 8005a82:	801a      	strh	r2, [r3, #0]
 8005a84:	e035      	b.n	8005af2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005a86:	4b42      	ldr	r3, [pc, #264]	@ (8005b90 <USBD_CDC_Init+0x1e4>)
 8005a88:	7819      	ldrb	r1, [r3, #0]
 8005a8a:	2340      	movs	r3, #64	@ 0x40
 8005a8c:	2202      	movs	r2, #2
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f002 fa4e 	bl	8007f30 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005a94:	4b3e      	ldr	r3, [pc, #248]	@ (8005b90 <USBD_CDC_Init+0x1e4>)
 8005a96:	781b      	ldrb	r3, [r3, #0]
 8005a98:	f003 020f 	and.w	r2, r3, #15
 8005a9c:	6879      	ldr	r1, [r7, #4]
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	4413      	add	r3, r2
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	440b      	add	r3, r1
 8005aa8:	3324      	adds	r3, #36	@ 0x24
 8005aaa:	2201      	movs	r2, #1
 8005aac:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8005aae:	4b39      	ldr	r3, [pc, #228]	@ (8005b94 <USBD_CDC_Init+0x1e8>)
 8005ab0:	7819      	ldrb	r1, [r3, #0]
 8005ab2:	2340      	movs	r3, #64	@ 0x40
 8005ab4:	2202      	movs	r2, #2
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f002 fa3a 	bl	8007f30 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8005abc:	4b35      	ldr	r3, [pc, #212]	@ (8005b94 <USBD_CDC_Init+0x1e8>)
 8005abe:	781b      	ldrb	r3, [r3, #0]
 8005ac0:	f003 020f 	and.w	r2, r3, #15
 8005ac4:	6879      	ldr	r1, [r7, #4]
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	4413      	add	r3, r2
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	440b      	add	r3, r1
 8005ad0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005ad4:	2201      	movs	r2, #1
 8005ad6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005ad8:	4b2f      	ldr	r3, [pc, #188]	@ (8005b98 <USBD_CDC_Init+0x1ec>)
 8005ada:	781b      	ldrb	r3, [r3, #0]
 8005adc:	f003 020f 	and.w	r2, r3, #15
 8005ae0:	6879      	ldr	r1, [r7, #4]
 8005ae2:	4613      	mov	r3, r2
 8005ae4:	009b      	lsls	r3, r3, #2
 8005ae6:	4413      	add	r3, r2
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	440b      	add	r3, r1
 8005aec:	3326      	adds	r3, #38	@ 0x26
 8005aee:	2210      	movs	r2, #16
 8005af0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005af2:	4b29      	ldr	r3, [pc, #164]	@ (8005b98 <USBD_CDC_Init+0x1ec>)
 8005af4:	7819      	ldrb	r1, [r3, #0]
 8005af6:	2308      	movs	r3, #8
 8005af8:	2203      	movs	r2, #3
 8005afa:	6878      	ldr	r0, [r7, #4]
 8005afc:	f002 fa18 	bl	8007f30 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8005b00:	4b25      	ldr	r3, [pc, #148]	@ (8005b98 <USBD_CDC_Init+0x1ec>)
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	f003 020f 	and.w	r2, r3, #15
 8005b08:	6879      	ldr	r1, [r7, #4]
 8005b0a:	4613      	mov	r3, r2
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	4413      	add	r3, r2
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	440b      	add	r3, r1
 8005b14:	3324      	adds	r3, #36	@ 0x24
 8005b16:	2201      	movs	r2, #1
 8005b18:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005b28:	687a      	ldr	r2, [r7, #4]
 8005b2a:	33b0      	adds	r3, #176	@ 0xb0
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	4413      	add	r3, r2
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2200      	movs	r2, #0
 8005b42:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d101      	bne.n	8005b54 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005b50:	2302      	movs	r3, #2
 8005b52:	e018      	b.n	8005b86 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	7c1b      	ldrb	r3, [r3, #16]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d10a      	bne.n	8005b72 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8005b94 <USBD_CDC_Init+0x1e8>)
 8005b5e:	7819      	ldrb	r1, [r3, #0]
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005b66:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f002 fb5a 	bl	8008224 <USBD_LL_PrepareReceive>
 8005b70:	e008      	b.n	8005b84 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005b72:	4b08      	ldr	r3, [pc, #32]	@ (8005b94 <USBD_CDC_Init+0x1e8>)
 8005b74:	7819      	ldrb	r1, [r3, #0]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8005b7c:	2340      	movs	r3, #64	@ 0x40
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f002 fb50 	bl	8008224 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005b84:	2300      	movs	r3, #0
}
 8005b86:	4618      	mov	r0, r3
 8005b88:	3710      	adds	r7, #16
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	bd80      	pop	{r7, pc}
 8005b8e:	bf00      	nop
 8005b90:	20000093 	.word	0x20000093
 8005b94:	20000094 	.word	0x20000094
 8005b98:	20000095 	.word	0x20000095

08005b9c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b082      	sub	sp, #8
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005ba8:	4b3a      	ldr	r3, [pc, #232]	@ (8005c94 <USBD_CDC_DeInit+0xf8>)
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	4619      	mov	r1, r3
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f002 f9fc 	bl	8007fac <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005bb4:	4b37      	ldr	r3, [pc, #220]	@ (8005c94 <USBD_CDC_DeInit+0xf8>)
 8005bb6:	781b      	ldrb	r3, [r3, #0]
 8005bb8:	f003 020f 	and.w	r2, r3, #15
 8005bbc:	6879      	ldr	r1, [r7, #4]
 8005bbe:	4613      	mov	r3, r2
 8005bc0:	009b      	lsls	r3, r3, #2
 8005bc2:	4413      	add	r3, r2
 8005bc4:	009b      	lsls	r3, r3, #2
 8005bc6:	440b      	add	r3, r1
 8005bc8:	3324      	adds	r3, #36	@ 0x24
 8005bca:	2200      	movs	r2, #0
 8005bcc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8005bce:	4b32      	ldr	r3, [pc, #200]	@ (8005c98 <USBD_CDC_DeInit+0xfc>)
 8005bd0:	781b      	ldrb	r3, [r3, #0]
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	6878      	ldr	r0, [r7, #4]
 8005bd6:	f002 f9e9 	bl	8007fac <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8005bda:	4b2f      	ldr	r3, [pc, #188]	@ (8005c98 <USBD_CDC_DeInit+0xfc>)
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	f003 020f 	and.w	r2, r3, #15
 8005be2:	6879      	ldr	r1, [r7, #4]
 8005be4:	4613      	mov	r3, r2
 8005be6:	009b      	lsls	r3, r3, #2
 8005be8:	4413      	add	r3, r2
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	440b      	add	r3, r1
 8005bee:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8005bf6:	4b29      	ldr	r3, [pc, #164]	@ (8005c9c <USBD_CDC_DeInit+0x100>)
 8005bf8:	781b      	ldrb	r3, [r3, #0]
 8005bfa:	4619      	mov	r1, r3
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f002 f9d5 	bl	8007fac <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8005c02:	4b26      	ldr	r3, [pc, #152]	@ (8005c9c <USBD_CDC_DeInit+0x100>)
 8005c04:	781b      	ldrb	r3, [r3, #0]
 8005c06:	f003 020f 	and.w	r2, r3, #15
 8005c0a:	6879      	ldr	r1, [r7, #4]
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	009b      	lsls	r3, r3, #2
 8005c10:	4413      	add	r3, r2
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	440b      	add	r3, r1
 8005c16:	3324      	adds	r3, #36	@ 0x24
 8005c18:	2200      	movs	r2, #0
 8005c1a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8005c1c:	4b1f      	ldr	r3, [pc, #124]	@ (8005c9c <USBD_CDC_DeInit+0x100>)
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	f003 020f 	and.w	r2, r3, #15
 8005c24:	6879      	ldr	r1, [r7, #4]
 8005c26:	4613      	mov	r3, r2
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	4413      	add	r3, r2
 8005c2c:	009b      	lsls	r3, r3, #2
 8005c2e:	440b      	add	r3, r1
 8005c30:	3326      	adds	r3, #38	@ 0x26
 8005c32:	2200      	movs	r2, #0
 8005c34:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	32b0      	adds	r2, #176	@ 0xb0
 8005c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d01f      	beq.n	8005c88 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	33b0      	adds	r3, #176	@ 0xb0
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	4413      	add	r3, r2
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	32b0      	adds	r2, #176	@ 0xb0
 8005c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	f002 fb6a 	bl	8008344 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	32b0      	adds	r2, #176	@ 0xb0
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005c88:	2300      	movs	r3, #0
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3708      	adds	r7, #8
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	20000093 	.word	0x20000093
 8005c98:	20000094 	.word	0x20000094
 8005c9c:	20000095 	.word	0x20000095

08005ca0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b086      	sub	sp, #24
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
 8005ca8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	32b0      	adds	r2, #176	@ 0xb0
 8005cb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005cb8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d101      	bne.n	8005cd0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e0bf      	b.n	8005e50 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d050      	beq.n	8005d7e <USBD_CDC_Setup+0xde>
 8005cdc:	2b20      	cmp	r3, #32
 8005cde:	f040 80af 	bne.w	8005e40 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	88db      	ldrh	r3, [r3, #6]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d03a      	beq.n	8005d60 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	781b      	ldrb	r3, [r3, #0]
 8005cee:	b25b      	sxtb	r3, r3
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	da1b      	bge.n	8005d2c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	33b0      	adds	r3, #176	@ 0xb0
 8005cfe:	009b      	lsls	r3, r3, #2
 8005d00:	4413      	add	r3, r2
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	683a      	ldr	r2, [r7, #0]
 8005d08:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8005d0a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005d0c:	683a      	ldr	r2, [r7, #0]
 8005d0e:	88d2      	ldrh	r2, [r2, #6]
 8005d10:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	88db      	ldrh	r3, [r3, #6]
 8005d16:	2b07      	cmp	r3, #7
 8005d18:	bf28      	it	cs
 8005d1a:	2307      	movcs	r3, #7
 8005d1c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8005d1e:	693b      	ldr	r3, [r7, #16]
 8005d20:	89fa      	ldrh	r2, [r7, #14]
 8005d22:	4619      	mov	r1, r3
 8005d24:	6878      	ldr	r0, [r7, #4]
 8005d26:	f001 fceb 	bl	8007700 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8005d2a:	e090      	b.n	8005e4e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	785a      	ldrb	r2, [r3, #1]
 8005d30:	693b      	ldr	r3, [r7, #16]
 8005d32:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8005d36:	683b      	ldr	r3, [r7, #0]
 8005d38:	88db      	ldrh	r3, [r3, #6]
 8005d3a:	2b3f      	cmp	r3, #63	@ 0x3f
 8005d3c:	d803      	bhi.n	8005d46 <USBD_CDC_Setup+0xa6>
 8005d3e:	683b      	ldr	r3, [r7, #0]
 8005d40:	88db      	ldrh	r3, [r3, #6]
 8005d42:	b2da      	uxtb	r2, r3
 8005d44:	e000      	b.n	8005d48 <USBD_CDC_Setup+0xa8>
 8005d46:	2240      	movs	r2, #64	@ 0x40
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8005d4e:	6939      	ldr	r1, [r7, #16]
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8005d56:	461a      	mov	r2, r3
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	f001 fcfd 	bl	8007758 <USBD_CtlPrepareRx>
      break;
 8005d5e:	e076      	b.n	8005e4e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	33b0      	adds	r3, #176	@ 0xb0
 8005d6a:	009b      	lsls	r3, r3, #2
 8005d6c:	4413      	add	r3, r2
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	683a      	ldr	r2, [r7, #0]
 8005d74:	7850      	ldrb	r0, [r2, #1]
 8005d76:	2200      	movs	r2, #0
 8005d78:	6839      	ldr	r1, [r7, #0]
 8005d7a:	4798      	blx	r3
      break;
 8005d7c:	e067      	b.n	8005e4e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	785b      	ldrb	r3, [r3, #1]
 8005d82:	2b0b      	cmp	r3, #11
 8005d84:	d851      	bhi.n	8005e2a <USBD_CDC_Setup+0x18a>
 8005d86:	a201      	add	r2, pc, #4	@ (adr r2, 8005d8c <USBD_CDC_Setup+0xec>)
 8005d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d8c:	08005dbd 	.word	0x08005dbd
 8005d90:	08005e39 	.word	0x08005e39
 8005d94:	08005e2b 	.word	0x08005e2b
 8005d98:	08005e2b 	.word	0x08005e2b
 8005d9c:	08005e2b 	.word	0x08005e2b
 8005da0:	08005e2b 	.word	0x08005e2b
 8005da4:	08005e2b 	.word	0x08005e2b
 8005da8:	08005e2b 	.word	0x08005e2b
 8005dac:	08005e2b 	.word	0x08005e2b
 8005db0:	08005e2b 	.word	0x08005e2b
 8005db4:	08005de7 	.word	0x08005de7
 8005db8:	08005e11 	.word	0x08005e11
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005dc2:	b2db      	uxtb	r3, r3
 8005dc4:	2b03      	cmp	r3, #3
 8005dc6:	d107      	bne.n	8005dd8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005dc8:	f107 030a 	add.w	r3, r7, #10
 8005dcc:	2202      	movs	r2, #2
 8005dce:	4619      	mov	r1, r3
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f001 fc95 	bl	8007700 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005dd6:	e032      	b.n	8005e3e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005dd8:	6839      	ldr	r1, [r7, #0]
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f001 fc13 	bl	8007606 <USBD_CtlError>
            ret = USBD_FAIL;
 8005de0:	2303      	movs	r3, #3
 8005de2:	75fb      	strb	r3, [r7, #23]
          break;
 8005de4:	e02b      	b.n	8005e3e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	2b03      	cmp	r3, #3
 8005df0:	d107      	bne.n	8005e02 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8005df2:	f107 030d 	add.w	r3, r7, #13
 8005df6:	2201      	movs	r2, #1
 8005df8:	4619      	mov	r1, r3
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f001 fc80 	bl	8007700 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005e00:	e01d      	b.n	8005e3e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005e02:	6839      	ldr	r1, [r7, #0]
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f001 fbfe 	bl	8007606 <USBD_CtlError>
            ret = USBD_FAIL;
 8005e0a:	2303      	movs	r3, #3
 8005e0c:	75fb      	strb	r3, [r7, #23]
          break;
 8005e0e:	e016      	b.n	8005e3e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b03      	cmp	r3, #3
 8005e1a:	d00f      	beq.n	8005e3c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8005e1c:	6839      	ldr	r1, [r7, #0]
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f001 fbf1 	bl	8007606 <USBD_CtlError>
            ret = USBD_FAIL;
 8005e24:	2303      	movs	r3, #3
 8005e26:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005e28:	e008      	b.n	8005e3c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005e2a:	6839      	ldr	r1, [r7, #0]
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f001 fbea 	bl	8007606 <USBD_CtlError>
          ret = USBD_FAIL;
 8005e32:	2303      	movs	r3, #3
 8005e34:	75fb      	strb	r3, [r7, #23]
          break;
 8005e36:	e002      	b.n	8005e3e <USBD_CDC_Setup+0x19e>
          break;
 8005e38:	bf00      	nop
 8005e3a:	e008      	b.n	8005e4e <USBD_CDC_Setup+0x1ae>
          break;
 8005e3c:	bf00      	nop
      }
      break;
 8005e3e:	e006      	b.n	8005e4e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005e40:	6839      	ldr	r1, [r7, #0]
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f001 fbdf 	bl	8007606 <USBD_CtlError>
      ret = USBD_FAIL;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	75fb      	strb	r3, [r7, #23]
      break;
 8005e4c:	bf00      	nop
  }

  return (uint8_t)ret;
 8005e4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3718      	adds	r7, #24
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}

08005e58 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	460b      	mov	r3, r1
 8005e62:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8005e6a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	32b0      	adds	r2, #176	@ 0xb0
 8005e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e065      	b.n	8005f4e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	32b0      	adds	r2, #176	@ 0xb0
 8005e8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e90:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005e92:	78fb      	ldrb	r3, [r7, #3]
 8005e94:	f003 020f 	and.w	r2, r3, #15
 8005e98:	6879      	ldr	r1, [r7, #4]
 8005e9a:	4613      	mov	r3, r2
 8005e9c:	009b      	lsls	r3, r3, #2
 8005e9e:	4413      	add	r3, r2
 8005ea0:	009b      	lsls	r3, r3, #2
 8005ea2:	440b      	add	r3, r1
 8005ea4:	3318      	adds	r3, #24
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d02f      	beq.n	8005f0c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8005eac:	78fb      	ldrb	r3, [r7, #3]
 8005eae:	f003 020f 	and.w	r2, r3, #15
 8005eb2:	6879      	ldr	r1, [r7, #4]
 8005eb4:	4613      	mov	r3, r2
 8005eb6:	009b      	lsls	r3, r3, #2
 8005eb8:	4413      	add	r3, r2
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	440b      	add	r3, r1
 8005ebe:	3318      	adds	r3, #24
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	78fb      	ldrb	r3, [r7, #3]
 8005ec4:	f003 010f 	and.w	r1, r3, #15
 8005ec8:	68f8      	ldr	r0, [r7, #12]
 8005eca:	460b      	mov	r3, r1
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	440b      	add	r3, r1
 8005ed0:	00db      	lsls	r3, r3, #3
 8005ed2:	4403      	add	r3, r0
 8005ed4:	3320      	adds	r3, #32
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	fbb2 f1f3 	udiv	r1, r2, r3
 8005edc:	fb01 f303 	mul.w	r3, r1, r3
 8005ee0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d112      	bne.n	8005f0c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8005ee6:	78fb      	ldrb	r3, [r7, #3]
 8005ee8:	f003 020f 	and.w	r2, r3, #15
 8005eec:	6879      	ldr	r1, [r7, #4]
 8005eee:	4613      	mov	r3, r2
 8005ef0:	009b      	lsls	r3, r3, #2
 8005ef2:	4413      	add	r3, r2
 8005ef4:	009b      	lsls	r3, r3, #2
 8005ef6:	440b      	add	r3, r1
 8005ef8:	3318      	adds	r3, #24
 8005efa:	2200      	movs	r2, #0
 8005efc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005efe:	78f9      	ldrb	r1, [r7, #3]
 8005f00:	2300      	movs	r3, #0
 8005f02:	2200      	movs	r2, #0
 8005f04:	6878      	ldr	r0, [r7, #4]
 8005f06:	f002 f955 	bl	80081b4 <USBD_LL_Transmit>
 8005f0a:	e01f      	b.n	8005f4c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	33b0      	adds	r3, #176	@ 0xb0
 8005f1e:	009b      	lsls	r3, r3, #2
 8005f20:	4413      	add	r3, r2
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d010      	beq.n	8005f4c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	33b0      	adds	r3, #176	@ 0xb0
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	4413      	add	r3, r2
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	691b      	ldr	r3, [r3, #16]
 8005f3c:	68ba      	ldr	r2, [r7, #8]
 8005f3e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8005f42:	68ba      	ldr	r2, [r7, #8]
 8005f44:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8005f48:	78fa      	ldrb	r2, [r7, #3]
 8005f4a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3710      	adds	r7, #16
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b084      	sub	sp, #16
 8005f5a:	af00      	add	r7, sp, #0
 8005f5c:	6078      	str	r0, [r7, #4]
 8005f5e:	460b      	mov	r3, r1
 8005f60:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	32b0      	adds	r2, #176	@ 0xb0
 8005f6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f70:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	32b0      	adds	r2, #176	@ 0xb0
 8005f7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d101      	bne.n	8005f88 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005f84:	2303      	movs	r3, #3
 8005f86:	e01a      	b.n	8005fbe <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005f88:	78fb      	ldrb	r3, [r7, #3]
 8005f8a:	4619      	mov	r1, r3
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f002 f981 	bl	8008294 <USBD_LL_GetRxDataSize>
 8005f92:	4602      	mov	r2, r0
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	33b0      	adds	r3, #176	@ 0xb0
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	4413      	add	r3, r2
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	68fa      	ldr	r2, [r7, #12]
 8005fae:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8005fb2:	68fa      	ldr	r2, [r7, #12]
 8005fb4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8005fb8:	4611      	mov	r1, r2
 8005fba:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8005fbc:	2300      	movs	r3, #0
}
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	3710      	adds	r7, #16
 8005fc2:	46bd      	mov	sp, r7
 8005fc4:	bd80      	pop	{r7, pc}

08005fc6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005fc6:	b580      	push	{r7, lr}
 8005fc8:	b084      	sub	sp, #16
 8005fca:	af00      	add	r7, sp, #0
 8005fcc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	32b0      	adds	r2, #176	@ 0xb0
 8005fd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fdc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d101      	bne.n	8005fe8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005fe4:	2303      	movs	r3, #3
 8005fe6:	e024      	b.n	8006032 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005fee:	687a      	ldr	r2, [r7, #4]
 8005ff0:	33b0      	adds	r3, #176	@ 0xb0
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4413      	add	r3, r2
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d019      	beq.n	8006030 <USBD_CDC_EP0_RxReady+0x6a>
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006002:	2bff      	cmp	r3, #255	@ 0xff
 8006004:	d014      	beq.n	8006030 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	33b0      	adds	r3, #176	@ 0xb0
 8006010:	009b      	lsls	r3, r3, #2
 8006012:	4413      	add	r3, r2
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	68fa      	ldr	r2, [r7, #12]
 800601a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800601e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006020:	68fa      	ldr	r2, [r7, #12]
 8006022:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006026:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	22ff      	movs	r2, #255	@ 0xff
 800602c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
	...

0800603c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b086      	sub	sp, #24
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006044:	2182      	movs	r1, #130	@ 0x82
 8006046:	4818      	ldr	r0, [pc, #96]	@ (80060a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006048:	f000 fc7d 	bl	8006946 <USBD_GetEpDesc>
 800604c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800604e:	2101      	movs	r1, #1
 8006050:	4815      	ldr	r0, [pc, #84]	@ (80060a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006052:	f000 fc78 	bl	8006946 <USBD_GetEpDesc>
 8006056:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006058:	2181      	movs	r1, #129	@ 0x81
 800605a:	4813      	ldr	r0, [pc, #76]	@ (80060a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800605c:	f000 fc73 	bl	8006946 <USBD_GetEpDesc>
 8006060:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006062:	697b      	ldr	r3, [r7, #20]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d002      	beq.n	800606e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	2210      	movs	r2, #16
 800606c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d006      	beq.n	8006082 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	2200      	movs	r2, #0
 8006078:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800607c:	711a      	strb	r2, [r3, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d006      	beq.n	8006096 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006090:	711a      	strb	r2, [r3, #4]
 8006092:	2200      	movs	r2, #0
 8006094:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2243      	movs	r2, #67	@ 0x43
 800609a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800609c:	4b02      	ldr	r3, [pc, #8]	@ (80060a8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3718      	adds	r7, #24
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	20000050 	.word	0x20000050

080060ac <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b086      	sub	sp, #24
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80060b4:	2182      	movs	r1, #130	@ 0x82
 80060b6:	4818      	ldr	r0, [pc, #96]	@ (8006118 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80060b8:	f000 fc45 	bl	8006946 <USBD_GetEpDesc>
 80060bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80060be:	2101      	movs	r1, #1
 80060c0:	4815      	ldr	r0, [pc, #84]	@ (8006118 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80060c2:	f000 fc40 	bl	8006946 <USBD_GetEpDesc>
 80060c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80060c8:	2181      	movs	r1, #129	@ 0x81
 80060ca:	4813      	ldr	r0, [pc, #76]	@ (8006118 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80060cc:	f000 fc3b 	bl	8006946 <USBD_GetEpDesc>
 80060d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d002      	beq.n	80060de <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	2210      	movs	r2, #16
 80060dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d006      	beq.n	80060f2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	2200      	movs	r2, #0
 80060e8:	711a      	strb	r2, [r3, #4]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f042 0202 	orr.w	r2, r2, #2
 80060f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d006      	beq.n	8006106 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	711a      	strb	r2, [r3, #4]
 80060fe:	2200      	movs	r2, #0
 8006100:	f042 0202 	orr.w	r2, r2, #2
 8006104:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2243      	movs	r2, #67	@ 0x43
 800610a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800610c:	4b02      	ldr	r3, [pc, #8]	@ (8006118 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800610e:	4618      	mov	r0, r3
 8006110:	3718      	adds	r7, #24
 8006112:	46bd      	mov	sp, r7
 8006114:	bd80      	pop	{r7, pc}
 8006116:	bf00      	nop
 8006118:	20000050 	.word	0x20000050

0800611c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b086      	sub	sp, #24
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006124:	2182      	movs	r1, #130	@ 0x82
 8006126:	4818      	ldr	r0, [pc, #96]	@ (8006188 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006128:	f000 fc0d 	bl	8006946 <USBD_GetEpDesc>
 800612c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800612e:	2101      	movs	r1, #1
 8006130:	4815      	ldr	r0, [pc, #84]	@ (8006188 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006132:	f000 fc08 	bl	8006946 <USBD_GetEpDesc>
 8006136:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006138:	2181      	movs	r1, #129	@ 0x81
 800613a:	4813      	ldr	r0, [pc, #76]	@ (8006188 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800613c:	f000 fc03 	bl	8006946 <USBD_GetEpDesc>
 8006140:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006142:	697b      	ldr	r3, [r7, #20]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d002      	beq.n	800614e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	2210      	movs	r2, #16
 800614c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	2b00      	cmp	r3, #0
 8006152:	d006      	beq.n	8006162 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	2200      	movs	r2, #0
 8006158:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800615c:	711a      	strb	r2, [r3, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d006      	beq.n	8006176 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2200      	movs	r2, #0
 800616c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006170:	711a      	strb	r2, [r3, #4]
 8006172:	2200      	movs	r2, #0
 8006174:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2243      	movs	r2, #67	@ 0x43
 800617a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800617c:	4b02      	ldr	r3, [pc, #8]	@ (8006188 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800617e:	4618      	mov	r0, r3
 8006180:	3718      	adds	r7, #24
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	20000050 	.word	0x20000050

0800618c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	220a      	movs	r2, #10
 8006198:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800619a:	4b03      	ldr	r3, [pc, #12]	@ (80061a8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800619c:	4618      	mov	r0, r3
 800619e:	370c      	adds	r7, #12
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr
 80061a8:	2000000c 	.word	0x2000000c

080061ac <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d101      	bne.n	80061c0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80061bc:	2303      	movs	r3, #3
 80061be:	e009      	b.n	80061d4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	33b0      	adds	r3, #176	@ 0xb0
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	4413      	add	r3, r2
 80061ce:	683a      	ldr	r2, [r7, #0]
 80061d0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80061d2:	2300      	movs	r3, #0
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	370c      	adds	r7, #12
 80061d8:	46bd      	mov	sp, r7
 80061da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061de:	4770      	bx	lr

080061e0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b087      	sub	sp, #28
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	60b9      	str	r1, [r7, #8]
 80061ea:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	32b0      	adds	r2, #176	@ 0xb0
 80061f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061fa:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d101      	bne.n	8006206 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006202:	2303      	movs	r3, #3
 8006204:	e008      	b.n	8006218 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	68ba      	ldr	r2, [r7, #8]
 800620a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	371c      	adds	r7, #28
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006224:	b480      	push	{r7}
 8006226:	b085      	sub	sp, #20
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
 800622c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	32b0      	adds	r2, #176	@ 0xb0
 8006238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800623c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d101      	bne.n	8006248 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006244:	2303      	movs	r3, #3
 8006246:	e004      	b.n	8006252 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	683a      	ldr	r2, [r7, #0]
 800624c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006250:	2300      	movs	r3, #0
}
 8006252:	4618      	mov	r0, r3
 8006254:	3714      	adds	r7, #20
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
	...

08006260 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b084      	sub	sp, #16
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	32b0      	adds	r2, #176	@ 0xb0
 8006272:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006276:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	32b0      	adds	r2, #176	@ 0xb0
 8006282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d101      	bne.n	800628e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800628a:	2303      	movs	r3, #3
 800628c:	e018      	b.n	80062c0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	7c1b      	ldrb	r3, [r3, #16]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d10a      	bne.n	80062ac <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006296:	4b0c      	ldr	r3, [pc, #48]	@ (80062c8 <USBD_CDC_ReceivePacket+0x68>)
 8006298:	7819      	ldrb	r1, [r3, #0]
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80062a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f001 ffbd 	bl	8008224 <USBD_LL_PrepareReceive>
 80062aa:	e008      	b.n	80062be <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80062ac:	4b06      	ldr	r3, [pc, #24]	@ (80062c8 <USBD_CDC_ReceivePacket+0x68>)
 80062ae:	7819      	ldrb	r1, [r3, #0]
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80062b6:	2340      	movs	r3, #64	@ 0x40
 80062b8:	6878      	ldr	r0, [r7, #4]
 80062ba:	f001 ffb3 	bl	8008224 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80062be:	2300      	movs	r3, #0
}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	20000094 	.word	0x20000094

080062cc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	4613      	mov	r3, r2
 80062d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d101      	bne.n	80062e4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80062e0:	2303      	movs	r3, #3
 80062e2:	e01f      	b.n	8006324 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2200      	movs	r2, #0
 80062f0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	2200      	movs	r2, #0
 80062f8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d003      	beq.n	800630a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	68ba      	ldr	r2, [r7, #8]
 8006306:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2201      	movs	r2, #1
 800630e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	79fa      	ldrb	r2, [r7, #7]
 8006316:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006318:	68f8      	ldr	r0, [r7, #12]
 800631a:	f001 fd75 	bl	8007e08 <USBD_LL_Init>
 800631e:	4603      	mov	r3, r0
 8006320:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006322:	7dfb      	ldrb	r3, [r7, #23]
}
 8006324:	4618      	mov	r0, r3
 8006326:	3718      	adds	r7, #24
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}

0800632c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006336:	2300      	movs	r3, #0
 8006338:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006340:	2303      	movs	r3, #3
 8006342:	e025      	b.n	8006390 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	683a      	ldr	r2, [r7, #0]
 8006348:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	32ae      	adds	r2, #174	@ 0xae
 8006356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800635a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800635c:	2b00      	cmp	r3, #0
 800635e:	d00f      	beq.n	8006380 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	32ae      	adds	r2, #174	@ 0xae
 800636a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800636e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006370:	f107 020e 	add.w	r2, r7, #14
 8006374:	4610      	mov	r0, r2
 8006376:	4798      	blx	r3
 8006378:	4602      	mov	r2, r0
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8006386:	1c5a      	adds	r2, r3, #1
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3710      	adds	r7, #16
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f001 fd93 	bl	8007ecc <USBD_LL_Start>
 80063a6:	4603      	mov	r3, r0
}
 80063a8:	4618      	mov	r0, r3
 80063aa:	3708      	adds	r7, #8
 80063ac:	46bd      	mov	sp, r7
 80063ae:	bd80      	pop	{r7, pc}

080063b0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80063b8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80063ba:	4618      	mov	r0, r3
 80063bc:	370c      	adds	r7, #12
 80063be:	46bd      	mov	sp, r7
 80063c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c4:	4770      	bx	lr

080063c6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80063c6:	b580      	push	{r7, lr}
 80063c8:	b084      	sub	sp, #16
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
 80063ce:	460b      	mov	r3, r1
 80063d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80063d2:	2300      	movs	r3, #0
 80063d4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d009      	beq.n	80063f4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	78fa      	ldrb	r2, [r7, #3]
 80063ea:	4611      	mov	r1, r2
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	4798      	blx	r3
 80063f0:	4603      	mov	r3, r0
 80063f2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80063f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f6:	4618      	mov	r0, r3
 80063f8:	3710      	adds	r7, #16
 80063fa:	46bd      	mov	sp, r7
 80063fc:	bd80      	pop	{r7, pc}

080063fe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80063fe:	b580      	push	{r7, lr}
 8006400:	b084      	sub	sp, #16
 8006402:	af00      	add	r7, sp, #0
 8006404:	6078      	str	r0, [r7, #4]
 8006406:	460b      	mov	r3, r1
 8006408:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800640a:	2300      	movs	r3, #0
 800640c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	78fa      	ldrb	r2, [r7, #3]
 8006418:	4611      	mov	r1, r2
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	4798      	blx	r3
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d001      	beq.n	8006428 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8006424:	2303      	movs	r3, #3
 8006426:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006428:	7bfb      	ldrb	r3, [r7, #15]
}
 800642a:	4618      	mov	r0, r3
 800642c:	3710      	adds	r7, #16
 800642e:	46bd      	mov	sp, r7
 8006430:	bd80      	pop	{r7, pc}

08006432 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b084      	sub	sp, #16
 8006436:	af00      	add	r7, sp, #0
 8006438:	6078      	str	r0, [r7, #4]
 800643a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006442:	6839      	ldr	r1, [r7, #0]
 8006444:	4618      	mov	r0, r3
 8006446:	f001 f8a4 	bl	8007592 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	2201      	movs	r2, #1
 800644e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8006458:	461a      	mov	r2, r3
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006466:	f003 031f 	and.w	r3, r3, #31
 800646a:	2b02      	cmp	r3, #2
 800646c:	d01a      	beq.n	80064a4 <USBD_LL_SetupStage+0x72>
 800646e:	2b02      	cmp	r3, #2
 8006470:	d822      	bhi.n	80064b8 <USBD_LL_SetupStage+0x86>
 8006472:	2b00      	cmp	r3, #0
 8006474:	d002      	beq.n	800647c <USBD_LL_SetupStage+0x4a>
 8006476:	2b01      	cmp	r3, #1
 8006478:	d00a      	beq.n	8006490 <USBD_LL_SetupStage+0x5e>
 800647a:	e01d      	b.n	80064b8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006482:	4619      	mov	r1, r3
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 fad1 	bl	8006a2c <USBD_StdDevReq>
 800648a:	4603      	mov	r3, r0
 800648c:	73fb      	strb	r3, [r7, #15]
      break;
 800648e:	e020      	b.n	80064d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006496:	4619      	mov	r1, r3
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 fb39 	bl	8006b10 <USBD_StdItfReq>
 800649e:	4603      	mov	r3, r0
 80064a0:	73fb      	strb	r3, [r7, #15]
      break;
 80064a2:	e016      	b.n	80064d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80064aa:	4619      	mov	r1, r3
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f000 fb9b 	bl	8006be8 <USBD_StdEPReq>
 80064b2:	4603      	mov	r3, r0
 80064b4:	73fb      	strb	r3, [r7, #15]
      break;
 80064b6:	e00c      	b.n	80064d2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80064be:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	4619      	mov	r1, r3
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f001 fda6 	bl	8008018 <USBD_LL_StallEP>
 80064cc:	4603      	mov	r3, r0
 80064ce:	73fb      	strb	r3, [r7, #15]
      break;
 80064d0:	bf00      	nop
  }

  return ret;
 80064d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	3710      	adds	r7, #16
 80064d8:	46bd      	mov	sp, r7
 80064da:	bd80      	pop	{r7, pc}

080064dc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	460b      	mov	r3, r1
 80064e6:	607a      	str	r2, [r7, #4]
 80064e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80064ea:	2300      	movs	r3, #0
 80064ec:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80064ee:	7afb      	ldrb	r3, [r7, #11]
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d16e      	bne.n	80065d2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80064fa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006502:	2b03      	cmp	r3, #3
 8006504:	f040 8098 	bne.w	8006638 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8006508:	693b      	ldr	r3, [r7, #16]
 800650a:	689a      	ldr	r2, [r3, #8]
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	429a      	cmp	r2, r3
 8006512:	d913      	bls.n	800653c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8006514:	693b      	ldr	r3, [r7, #16]
 8006516:	689a      	ldr	r2, [r3, #8]
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	1ad2      	subs	r2, r2, r3
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	68da      	ldr	r2, [r3, #12]
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	4293      	cmp	r3, r2
 800652c:	bf28      	it	cs
 800652e:	4613      	movcs	r3, r2
 8006530:	461a      	mov	r2, r3
 8006532:	6879      	ldr	r1, [r7, #4]
 8006534:	68f8      	ldr	r0, [r7, #12]
 8006536:	f001 f92c 	bl	8007792 <USBD_CtlContinueRx>
 800653a:	e07d      	b.n	8006638 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006542:	f003 031f 	and.w	r3, r3, #31
 8006546:	2b02      	cmp	r3, #2
 8006548:	d014      	beq.n	8006574 <USBD_LL_DataOutStage+0x98>
 800654a:	2b02      	cmp	r3, #2
 800654c:	d81d      	bhi.n	800658a <USBD_LL_DataOutStage+0xae>
 800654e:	2b00      	cmp	r3, #0
 8006550:	d002      	beq.n	8006558 <USBD_LL_DataOutStage+0x7c>
 8006552:	2b01      	cmp	r3, #1
 8006554:	d003      	beq.n	800655e <USBD_LL_DataOutStage+0x82>
 8006556:	e018      	b.n	800658a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8006558:	2300      	movs	r3, #0
 800655a:	75bb      	strb	r3, [r7, #22]
            break;
 800655c:	e018      	b.n	8006590 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006564:	b2db      	uxtb	r3, r3
 8006566:	4619      	mov	r1, r3
 8006568:	68f8      	ldr	r0, [r7, #12]
 800656a:	f000 f9d2 	bl	8006912 <USBD_CoreFindIF>
 800656e:	4603      	mov	r3, r0
 8006570:	75bb      	strb	r3, [r7, #22]
            break;
 8006572:	e00d      	b.n	8006590 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800657a:	b2db      	uxtb	r3, r3
 800657c:	4619      	mov	r1, r3
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f000 f9d4 	bl	800692c <USBD_CoreFindEP>
 8006584:	4603      	mov	r3, r0
 8006586:	75bb      	strb	r3, [r7, #22]
            break;
 8006588:	e002      	b.n	8006590 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800658a:	2300      	movs	r3, #0
 800658c:	75bb      	strb	r3, [r7, #22]
            break;
 800658e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006590:	7dbb      	ldrb	r3, [r7, #22]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d119      	bne.n	80065ca <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800659c:	b2db      	uxtb	r3, r3
 800659e:	2b03      	cmp	r3, #3
 80065a0:	d113      	bne.n	80065ca <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80065a2:	7dba      	ldrb	r2, [r7, #22]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	32ae      	adds	r2, #174	@ 0xae
 80065a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00b      	beq.n	80065ca <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80065b2:	7dba      	ldrb	r2, [r7, #22]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80065ba:	7dba      	ldrb	r2, [r7, #22]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	32ae      	adds	r2, #174	@ 0xae
 80065c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	68f8      	ldr	r0, [r7, #12]
 80065c8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80065ca:	68f8      	ldr	r0, [r7, #12]
 80065cc:	f001 f8f2 	bl	80077b4 <USBD_CtlSendStatus>
 80065d0:	e032      	b.n	8006638 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80065d2:	7afb      	ldrb	r3, [r7, #11]
 80065d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	4619      	mov	r1, r3
 80065dc:	68f8      	ldr	r0, [r7, #12]
 80065de:	f000 f9a5 	bl	800692c <USBD_CoreFindEP>
 80065e2:	4603      	mov	r3, r0
 80065e4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80065e6:	7dbb      	ldrb	r3, [r7, #22]
 80065e8:	2bff      	cmp	r3, #255	@ 0xff
 80065ea:	d025      	beq.n	8006638 <USBD_LL_DataOutStage+0x15c>
 80065ec:	7dbb      	ldrb	r3, [r7, #22]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d122      	bne.n	8006638 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	2b03      	cmp	r3, #3
 80065fc:	d117      	bne.n	800662e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80065fe:	7dba      	ldrb	r2, [r7, #22]
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	32ae      	adds	r2, #174	@ 0xae
 8006604:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006608:	699b      	ldr	r3, [r3, #24]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d00f      	beq.n	800662e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800660e:	7dba      	ldrb	r2, [r7, #22]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8006616:	7dba      	ldrb	r2, [r7, #22]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	32ae      	adds	r2, #174	@ 0xae
 800661c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	7afa      	ldrb	r2, [r7, #11]
 8006624:	4611      	mov	r1, r2
 8006626:	68f8      	ldr	r0, [r7, #12]
 8006628:	4798      	blx	r3
 800662a:	4603      	mov	r3, r0
 800662c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800662e:	7dfb      	ldrb	r3, [r7, #23]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d001      	beq.n	8006638 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8006634:	7dfb      	ldrb	r3, [r7, #23]
 8006636:	e000      	b.n	800663a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3718      	adds	r7, #24
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}

08006642 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006642:	b580      	push	{r7, lr}
 8006644:	b086      	sub	sp, #24
 8006646:	af00      	add	r7, sp, #0
 8006648:	60f8      	str	r0, [r7, #12]
 800664a:	460b      	mov	r3, r1
 800664c:	607a      	str	r2, [r7, #4]
 800664e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8006650:	7afb      	ldrb	r3, [r7, #11]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d16f      	bne.n	8006736 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	3314      	adds	r3, #20
 800665a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006662:	2b02      	cmp	r3, #2
 8006664:	d15a      	bne.n	800671c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	689a      	ldr	r2, [r3, #8]
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	68db      	ldr	r3, [r3, #12]
 800666e:	429a      	cmp	r2, r3
 8006670:	d914      	bls.n	800669c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	689a      	ldr	r2, [r3, #8]
 8006676:	693b      	ldr	r3, [r7, #16]
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	1ad2      	subs	r2, r2, r3
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	461a      	mov	r2, r3
 8006686:	6879      	ldr	r1, [r7, #4]
 8006688:	68f8      	ldr	r0, [r7, #12]
 800668a:	f001 f854 	bl	8007736 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800668e:	2300      	movs	r3, #0
 8006690:	2200      	movs	r2, #0
 8006692:	2100      	movs	r1, #0
 8006694:	68f8      	ldr	r0, [r7, #12]
 8006696:	f001 fdc5 	bl	8008224 <USBD_LL_PrepareReceive>
 800669a:	e03f      	b.n	800671c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	68da      	ldr	r2, [r3, #12]
 80066a0:	693b      	ldr	r3, [r7, #16]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d11c      	bne.n	80066e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80066a8:	693b      	ldr	r3, [r7, #16]
 80066aa:	685a      	ldr	r2, [r3, #4]
 80066ac:	693b      	ldr	r3, [r7, #16]
 80066ae:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80066b0:	429a      	cmp	r2, r3
 80066b2:	d316      	bcc.n	80066e2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	685a      	ldr	r2, [r3, #4]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80066be:	429a      	cmp	r2, r3
 80066c0:	d20f      	bcs.n	80066e2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80066c2:	2200      	movs	r2, #0
 80066c4:	2100      	movs	r1, #0
 80066c6:	68f8      	ldr	r0, [r7, #12]
 80066c8:	f001 f835 	bl	8007736 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2200      	movs	r2, #0
 80066d0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80066d4:	2300      	movs	r3, #0
 80066d6:	2200      	movs	r2, #0
 80066d8:	2100      	movs	r1, #0
 80066da:	68f8      	ldr	r0, [r7, #12]
 80066dc:	f001 fda2 	bl	8008224 <USBD_LL_PrepareReceive>
 80066e0:	e01c      	b.n	800671c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80066e8:	b2db      	uxtb	r3, r3
 80066ea:	2b03      	cmp	r3, #3
 80066ec:	d10f      	bne.n	800670e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d009      	beq.n	800670e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800670e:	2180      	movs	r1, #128	@ 0x80
 8006710:	68f8      	ldr	r0, [r7, #12]
 8006712:	f001 fc81 	bl	8008018 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006716:	68f8      	ldr	r0, [r7, #12]
 8006718:	f001 f85f 	bl	80077da <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8006722:	2b00      	cmp	r3, #0
 8006724:	d03a      	beq.n	800679c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8006726:	68f8      	ldr	r0, [r7, #12]
 8006728:	f7ff fe42 	bl	80063b0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	2200      	movs	r2, #0
 8006730:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8006734:	e032      	b.n	800679c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8006736:	7afb      	ldrb	r3, [r7, #11]
 8006738:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800673c:	b2db      	uxtb	r3, r3
 800673e:	4619      	mov	r1, r3
 8006740:	68f8      	ldr	r0, [r7, #12]
 8006742:	f000 f8f3 	bl	800692c <USBD_CoreFindEP>
 8006746:	4603      	mov	r3, r0
 8006748:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800674a:	7dfb      	ldrb	r3, [r7, #23]
 800674c:	2bff      	cmp	r3, #255	@ 0xff
 800674e:	d025      	beq.n	800679c <USBD_LL_DataInStage+0x15a>
 8006750:	7dfb      	ldrb	r3, [r7, #23]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d122      	bne.n	800679c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800675c:	b2db      	uxtb	r3, r3
 800675e:	2b03      	cmp	r3, #3
 8006760:	d11c      	bne.n	800679c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8006762:	7dfa      	ldrb	r2, [r7, #23]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	32ae      	adds	r2, #174	@ 0xae
 8006768:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800676c:	695b      	ldr	r3, [r3, #20]
 800676e:	2b00      	cmp	r3, #0
 8006770:	d014      	beq.n	800679c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8006772:	7dfa      	ldrb	r2, [r7, #23]
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800677a:	7dfa      	ldrb	r2, [r7, #23]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	32ae      	adds	r2, #174	@ 0xae
 8006780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006784:	695b      	ldr	r3, [r3, #20]
 8006786:	7afa      	ldrb	r2, [r7, #11]
 8006788:	4611      	mov	r1, r2
 800678a:	68f8      	ldr	r0, [r7, #12]
 800678c:	4798      	blx	r3
 800678e:	4603      	mov	r3, r0
 8006790:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8006792:	7dbb      	ldrb	r3, [r7, #22]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d001      	beq.n	800679c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8006798:	7dbb      	ldrb	r3, [r7, #22]
 800679a:	e000      	b.n	800679e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800679c:	2300      	movs	r3, #0
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3718      	adds	r7, #24
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}

080067a6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80067a6:	b580      	push	{r7, lr}
 80067a8:	b084      	sub	sp, #16
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80067ae:	2300      	movs	r3, #0
 80067b0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2200      	movs	r2, #0
 80067d4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d014      	beq.n	800680c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00e      	beq.n	800680c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	6852      	ldr	r2, [r2, #4]
 80067fa:	b2d2      	uxtb	r2, r2
 80067fc:	4611      	mov	r1, r2
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	4798      	blx	r3
 8006802:	4603      	mov	r3, r0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d001      	beq.n	800680c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8006808:	2303      	movs	r3, #3
 800680a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800680c:	2340      	movs	r3, #64	@ 0x40
 800680e:	2200      	movs	r2, #0
 8006810:	2100      	movs	r1, #0
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f001 fb8c 	bl	8007f30 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2240      	movs	r2, #64	@ 0x40
 8006824:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006828:	2340      	movs	r3, #64	@ 0x40
 800682a:	2200      	movs	r2, #0
 800682c:	2180      	movs	r1, #128	@ 0x80
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f001 fb7e 	bl	8007f30 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2201      	movs	r2, #1
 8006838:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2240      	movs	r2, #64	@ 0x40
 800683e:	621a      	str	r2, [r3, #32]

  return ret;
 8006840:	7bfb      	ldrb	r3, [r7, #15]
}
 8006842:	4618      	mov	r0, r3
 8006844:	3710      	adds	r7, #16
 8006846:	46bd      	mov	sp, r7
 8006848:	bd80      	pop	{r7, pc}

0800684a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800684a:	b480      	push	{r7}
 800684c:	b083      	sub	sp, #12
 800684e:	af00      	add	r7, sp, #0
 8006850:	6078      	str	r0, [r7, #4]
 8006852:	460b      	mov	r3, r1
 8006854:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	78fa      	ldrb	r2, [r7, #3]
 800685a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800685c:	2300      	movs	r3, #0
}
 800685e:	4618      	mov	r0, r3
 8006860:	370c      	adds	r7, #12
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr

0800686a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800686a:	b480      	push	{r7}
 800686c:	b083      	sub	sp, #12
 800686e:	af00      	add	r7, sp, #0
 8006870:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006878:	b2db      	uxtb	r3, r3
 800687a:	2b04      	cmp	r3, #4
 800687c:	d006      	beq.n	800688c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006884:	b2da      	uxtb	r2, r3
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2204      	movs	r2, #4
 8006890:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006894:	2300      	movs	r3, #0
}
 8006896:	4618      	mov	r0, r3
 8006898:	370c      	adds	r7, #12
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr

080068a2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80068a2:	b480      	push	{r7}
 80068a4:	b083      	sub	sp, #12
 80068a6:	af00      	add	r7, sp, #0
 80068a8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	2b04      	cmp	r3, #4
 80068b4:	d106      	bne.n	80068c4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80068bc:	b2da      	uxtb	r2, r3
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80068c4:	2300      	movs	r3, #0
}
 80068c6:	4618      	mov	r0, r3
 80068c8:	370c      	adds	r7, #12
 80068ca:	46bd      	mov	sp, r7
 80068cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d0:	4770      	bx	lr

080068d2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80068d2:	b580      	push	{r7, lr}
 80068d4:	b082      	sub	sp, #8
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80068e0:	b2db      	uxtb	r3, r3
 80068e2:	2b03      	cmp	r3, #3
 80068e4:	d110      	bne.n	8006908 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00b      	beq.n	8006908 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068f6:	69db      	ldr	r3, [r3, #28]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d005      	beq.n	8006908 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006902:	69db      	ldr	r3, [r3, #28]
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8006908:	2300      	movs	r3, #0
}
 800690a:	4618      	mov	r0, r3
 800690c:	3708      	adds	r7, #8
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}

08006912 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006912:	b480      	push	{r7}
 8006914:	b083      	sub	sp, #12
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
 800691a:	460b      	mov	r3, r1
 800691c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800691e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006920:	4618      	mov	r0, r3
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800692c:	b480      	push	{r7}
 800692e:	b083      	sub	sp, #12
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	460b      	mov	r3, r1
 8006936:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006938:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800693a:	4618      	mov	r0, r3
 800693c:	370c      	adds	r7, #12
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr

08006946 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8006946:	b580      	push	{r7, lr}
 8006948:	b086      	sub	sp, #24
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
 800694e:	460b      	mov	r3, r1
 8006950:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800695a:	2300      	movs	r3, #0
 800695c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	885b      	ldrh	r3, [r3, #2]
 8006962:	b29b      	uxth	r3, r3
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	7812      	ldrb	r2, [r2, #0]
 8006968:	4293      	cmp	r3, r2
 800696a:	d91f      	bls.n	80069ac <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006972:	e013      	b.n	800699c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006974:	f107 030a 	add.w	r3, r7, #10
 8006978:	4619      	mov	r1, r3
 800697a:	6978      	ldr	r0, [r7, #20]
 800697c:	f000 f81b 	bl	80069b6 <USBD_GetNextDesc>
 8006980:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	785b      	ldrb	r3, [r3, #1]
 8006986:	2b05      	cmp	r3, #5
 8006988:	d108      	bne.n	800699c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	789b      	ldrb	r3, [r3, #2]
 8006992:	78fa      	ldrb	r2, [r7, #3]
 8006994:	429a      	cmp	r2, r3
 8006996:	d008      	beq.n	80069aa <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006998:	2300      	movs	r3, #0
 800699a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	885b      	ldrh	r3, [r3, #2]
 80069a0:	b29a      	uxth	r2, r3
 80069a2:	897b      	ldrh	r3, [r7, #10]
 80069a4:	429a      	cmp	r2, r3
 80069a6:	d8e5      	bhi.n	8006974 <USBD_GetEpDesc+0x2e>
 80069a8:	e000      	b.n	80069ac <USBD_GetEpDesc+0x66>
          break;
 80069aa:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80069ac:	693b      	ldr	r3, [r7, #16]
}
 80069ae:	4618      	mov	r0, r3
 80069b0:	3718      	adds	r7, #24
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80069b6:	b480      	push	{r7}
 80069b8:	b085      	sub	sp, #20
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
 80069be:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	881b      	ldrh	r3, [r3, #0]
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	7812      	ldrb	r2, [r2, #0]
 80069cc:	4413      	add	r3, r2
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	461a      	mov	r2, r3
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	4413      	add	r3, r2
 80069de:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80069e0:	68fb      	ldr	r3, [r7, #12]
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3714      	adds	r7, #20
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr

080069ee <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b087      	sub	sp, #28
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80069fa:	697b      	ldr	r3, [r7, #20]
 80069fc:	781b      	ldrb	r3, [r3, #0]
 80069fe:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	3301      	adds	r3, #1
 8006a04:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8006a0c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8006a10:	021b      	lsls	r3, r3, #8
 8006a12:	b21a      	sxth	r2, r3
 8006a14:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	b21b      	sxth	r3, r3
 8006a1c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8006a1e:	89fb      	ldrh	r3, [r7, #14]
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	371c      	adds	r7, #28
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
 8006a34:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a36:	2300      	movs	r3, #0
 8006a38:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006a42:	2b40      	cmp	r3, #64	@ 0x40
 8006a44:	d005      	beq.n	8006a52 <USBD_StdDevReq+0x26>
 8006a46:	2b40      	cmp	r3, #64	@ 0x40
 8006a48:	d857      	bhi.n	8006afa <USBD_StdDevReq+0xce>
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00f      	beq.n	8006a6e <USBD_StdDevReq+0x42>
 8006a4e:	2b20      	cmp	r3, #32
 8006a50:	d153      	bne.n	8006afa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	32ae      	adds	r2, #174	@ 0xae
 8006a5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a60:	689b      	ldr	r3, [r3, #8]
 8006a62:	6839      	ldr	r1, [r7, #0]
 8006a64:	6878      	ldr	r0, [r7, #4]
 8006a66:	4798      	blx	r3
 8006a68:	4603      	mov	r3, r0
 8006a6a:	73fb      	strb	r3, [r7, #15]
      break;
 8006a6c:	e04a      	b.n	8006b04 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	785b      	ldrb	r3, [r3, #1]
 8006a72:	2b09      	cmp	r3, #9
 8006a74:	d83b      	bhi.n	8006aee <USBD_StdDevReq+0xc2>
 8006a76:	a201      	add	r2, pc, #4	@ (adr r2, 8006a7c <USBD_StdDevReq+0x50>)
 8006a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a7c:	08006ad1 	.word	0x08006ad1
 8006a80:	08006ae5 	.word	0x08006ae5
 8006a84:	08006aef 	.word	0x08006aef
 8006a88:	08006adb 	.word	0x08006adb
 8006a8c:	08006aef 	.word	0x08006aef
 8006a90:	08006aaf 	.word	0x08006aaf
 8006a94:	08006aa5 	.word	0x08006aa5
 8006a98:	08006aef 	.word	0x08006aef
 8006a9c:	08006ac7 	.word	0x08006ac7
 8006aa0:	08006ab9 	.word	0x08006ab9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006aa4:	6839      	ldr	r1, [r7, #0]
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fa3c 	bl	8006f24 <USBD_GetDescriptor>
          break;
 8006aac:	e024      	b.n	8006af8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006aae:	6839      	ldr	r1, [r7, #0]
 8006ab0:	6878      	ldr	r0, [r7, #4]
 8006ab2:	f000 fbcb 	bl	800724c <USBD_SetAddress>
          break;
 8006ab6:	e01f      	b.n	8006af8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006ab8:	6839      	ldr	r1, [r7, #0]
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f000 fc0a 	bl	80072d4 <USBD_SetConfig>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	73fb      	strb	r3, [r7, #15]
          break;
 8006ac4:	e018      	b.n	8006af8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006ac6:	6839      	ldr	r1, [r7, #0]
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f000 fcad 	bl	8007428 <USBD_GetConfig>
          break;
 8006ace:	e013      	b.n	8006af8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006ad0:	6839      	ldr	r1, [r7, #0]
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 fcde 	bl	8007494 <USBD_GetStatus>
          break;
 8006ad8:	e00e      	b.n	8006af8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006ada:	6839      	ldr	r1, [r7, #0]
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f000 fd0d 	bl	80074fc <USBD_SetFeature>
          break;
 8006ae2:	e009      	b.n	8006af8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006ae4:	6839      	ldr	r1, [r7, #0]
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f000 fd31 	bl	800754e <USBD_ClrFeature>
          break;
 8006aec:	e004      	b.n	8006af8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006aee:	6839      	ldr	r1, [r7, #0]
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 fd88 	bl	8007606 <USBD_CtlError>
          break;
 8006af6:	bf00      	nop
      }
      break;
 8006af8:	e004      	b.n	8006b04 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006afa:	6839      	ldr	r1, [r7, #0]
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	f000 fd82 	bl	8007606 <USBD_CtlError>
      break;
 8006b02:	bf00      	nop
  }

  return ret;
 8006b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3710      	adds	r7, #16
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}
 8006b0e:	bf00      	nop

08006b10 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b26:	2b40      	cmp	r3, #64	@ 0x40
 8006b28:	d005      	beq.n	8006b36 <USBD_StdItfReq+0x26>
 8006b2a:	2b40      	cmp	r3, #64	@ 0x40
 8006b2c:	d852      	bhi.n	8006bd4 <USBD_StdItfReq+0xc4>
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d001      	beq.n	8006b36 <USBD_StdItfReq+0x26>
 8006b32:	2b20      	cmp	r3, #32
 8006b34:	d14e      	bne.n	8006bd4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006b3c:	b2db      	uxtb	r3, r3
 8006b3e:	3b01      	subs	r3, #1
 8006b40:	2b02      	cmp	r3, #2
 8006b42:	d840      	bhi.n	8006bc6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	889b      	ldrh	r3, [r3, #4]
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d836      	bhi.n	8006bbc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	889b      	ldrh	r3, [r3, #4]
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	4619      	mov	r1, r3
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f7ff fedb 	bl	8006912 <USBD_CoreFindIF>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006b60:	7bbb      	ldrb	r3, [r7, #14]
 8006b62:	2bff      	cmp	r3, #255	@ 0xff
 8006b64:	d01d      	beq.n	8006ba2 <USBD_StdItfReq+0x92>
 8006b66:	7bbb      	ldrb	r3, [r7, #14]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d11a      	bne.n	8006ba2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006b6c:	7bba      	ldrb	r2, [r7, #14]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	32ae      	adds	r2, #174	@ 0xae
 8006b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00f      	beq.n	8006b9c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006b7c:	7bba      	ldrb	r2, [r7, #14]
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006b84:	7bba      	ldrb	r2, [r7, #14]
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	32ae      	adds	r2, #174	@ 0xae
 8006b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	6839      	ldr	r1, [r7, #0]
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	4798      	blx	r3
 8006b96:	4603      	mov	r3, r0
 8006b98:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006b9a:	e004      	b.n	8006ba6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006b9c:	2303      	movs	r3, #3
 8006b9e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006ba0:	e001      	b.n	8006ba6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	88db      	ldrh	r3, [r3, #6]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d110      	bne.n	8006bd0 <USBD_StdItfReq+0xc0>
 8006bae:	7bfb      	ldrb	r3, [r7, #15]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d10d      	bne.n	8006bd0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f000 fdfd 	bl	80077b4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006bba:	e009      	b.n	8006bd0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006bbc:	6839      	ldr	r1, [r7, #0]
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 fd21 	bl	8007606 <USBD_CtlError>
          break;
 8006bc4:	e004      	b.n	8006bd0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006bc6:	6839      	ldr	r1, [r7, #0]
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f000 fd1c 	bl	8007606 <USBD_CtlError>
          break;
 8006bce:	e000      	b.n	8006bd2 <USBD_StdItfReq+0xc2>
          break;
 8006bd0:	bf00      	nop
      }
      break;
 8006bd2:	e004      	b.n	8006bde <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006bd4:	6839      	ldr	r1, [r7, #0]
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f000 fd15 	bl	8007606 <USBD_CtlError>
      break;
 8006bdc:	bf00      	nop
  }

  return ret;
 8006bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3710      	adds	r7, #16
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}

08006be8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b084      	sub	sp, #16
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
 8006bf0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006bf6:	683b      	ldr	r3, [r7, #0]
 8006bf8:	889b      	ldrh	r3, [r3, #4]
 8006bfa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006c04:	2b40      	cmp	r3, #64	@ 0x40
 8006c06:	d007      	beq.n	8006c18 <USBD_StdEPReq+0x30>
 8006c08:	2b40      	cmp	r3, #64	@ 0x40
 8006c0a:	f200 817f 	bhi.w	8006f0c <USBD_StdEPReq+0x324>
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d02a      	beq.n	8006c68 <USBD_StdEPReq+0x80>
 8006c12:	2b20      	cmp	r3, #32
 8006c14:	f040 817a 	bne.w	8006f0c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006c18:	7bbb      	ldrb	r3, [r7, #14]
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f7ff fe85 	bl	800692c <USBD_CoreFindEP>
 8006c22:	4603      	mov	r3, r0
 8006c24:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006c26:	7b7b      	ldrb	r3, [r7, #13]
 8006c28:	2bff      	cmp	r3, #255	@ 0xff
 8006c2a:	f000 8174 	beq.w	8006f16 <USBD_StdEPReq+0x32e>
 8006c2e:	7b7b      	ldrb	r3, [r7, #13]
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	f040 8170 	bne.w	8006f16 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006c36:	7b7a      	ldrb	r2, [r7, #13]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006c3e:	7b7a      	ldrb	r2, [r7, #13]
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	32ae      	adds	r2, #174	@ 0xae
 8006c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	f000 8163 	beq.w	8006f16 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006c50:	7b7a      	ldrb	r2, [r7, #13]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	32ae      	adds	r2, #174	@ 0xae
 8006c56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	6839      	ldr	r1, [r7, #0]
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	4798      	blx	r3
 8006c62:	4603      	mov	r3, r0
 8006c64:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006c66:	e156      	b.n	8006f16 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	785b      	ldrb	r3, [r3, #1]
 8006c6c:	2b03      	cmp	r3, #3
 8006c6e:	d008      	beq.n	8006c82 <USBD_StdEPReq+0x9a>
 8006c70:	2b03      	cmp	r3, #3
 8006c72:	f300 8145 	bgt.w	8006f00 <USBD_StdEPReq+0x318>
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	f000 809b 	beq.w	8006db2 <USBD_StdEPReq+0x1ca>
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	d03c      	beq.n	8006cfa <USBD_StdEPReq+0x112>
 8006c80:	e13e      	b.n	8006f00 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	d002      	beq.n	8006c94 <USBD_StdEPReq+0xac>
 8006c8e:	2b03      	cmp	r3, #3
 8006c90:	d016      	beq.n	8006cc0 <USBD_StdEPReq+0xd8>
 8006c92:	e02c      	b.n	8006cee <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006c94:	7bbb      	ldrb	r3, [r7, #14]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d00d      	beq.n	8006cb6 <USBD_StdEPReq+0xce>
 8006c9a:	7bbb      	ldrb	r3, [r7, #14]
 8006c9c:	2b80      	cmp	r3, #128	@ 0x80
 8006c9e:	d00a      	beq.n	8006cb6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006ca0:	7bbb      	ldrb	r3, [r7, #14]
 8006ca2:	4619      	mov	r1, r3
 8006ca4:	6878      	ldr	r0, [r7, #4]
 8006ca6:	f001 f9b7 	bl	8008018 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006caa:	2180      	movs	r1, #128	@ 0x80
 8006cac:	6878      	ldr	r0, [r7, #4]
 8006cae:	f001 f9b3 	bl	8008018 <USBD_LL_StallEP>
 8006cb2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006cb4:	e020      	b.n	8006cf8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006cb6:	6839      	ldr	r1, [r7, #0]
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f000 fca4 	bl	8007606 <USBD_CtlError>
              break;
 8006cbe:	e01b      	b.n	8006cf8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006cc0:	683b      	ldr	r3, [r7, #0]
 8006cc2:	885b      	ldrh	r3, [r3, #2]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d10e      	bne.n	8006ce6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006cc8:	7bbb      	ldrb	r3, [r7, #14]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d00b      	beq.n	8006ce6 <USBD_StdEPReq+0xfe>
 8006cce:	7bbb      	ldrb	r3, [r7, #14]
 8006cd0:	2b80      	cmp	r3, #128	@ 0x80
 8006cd2:	d008      	beq.n	8006ce6 <USBD_StdEPReq+0xfe>
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	88db      	ldrh	r3, [r3, #6]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d104      	bne.n	8006ce6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006cdc:	7bbb      	ldrb	r3, [r7, #14]
 8006cde:	4619      	mov	r1, r3
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f001 f999 	bl	8008018 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f000 fd64 	bl	80077b4 <USBD_CtlSendStatus>

              break;
 8006cec:	e004      	b.n	8006cf8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006cee:	6839      	ldr	r1, [r7, #0]
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f000 fc88 	bl	8007606 <USBD_CtlError>
              break;
 8006cf6:	bf00      	nop
          }
          break;
 8006cf8:	e107      	b.n	8006f0a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d00:	b2db      	uxtb	r3, r3
 8006d02:	2b02      	cmp	r3, #2
 8006d04:	d002      	beq.n	8006d0c <USBD_StdEPReq+0x124>
 8006d06:	2b03      	cmp	r3, #3
 8006d08:	d016      	beq.n	8006d38 <USBD_StdEPReq+0x150>
 8006d0a:	e04b      	b.n	8006da4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006d0c:	7bbb      	ldrb	r3, [r7, #14]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00d      	beq.n	8006d2e <USBD_StdEPReq+0x146>
 8006d12:	7bbb      	ldrb	r3, [r7, #14]
 8006d14:	2b80      	cmp	r3, #128	@ 0x80
 8006d16:	d00a      	beq.n	8006d2e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006d18:	7bbb      	ldrb	r3, [r7, #14]
 8006d1a:	4619      	mov	r1, r3
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f001 f97b 	bl	8008018 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006d22:	2180      	movs	r1, #128	@ 0x80
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f001 f977 	bl	8008018 <USBD_LL_StallEP>
 8006d2a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006d2c:	e040      	b.n	8006db0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006d2e:	6839      	ldr	r1, [r7, #0]
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 fc68 	bl	8007606 <USBD_CtlError>
              break;
 8006d36:	e03b      	b.n	8006db0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	885b      	ldrh	r3, [r3, #2]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d136      	bne.n	8006dae <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006d40:	7bbb      	ldrb	r3, [r7, #14]
 8006d42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d004      	beq.n	8006d54 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006d4a:	7bbb      	ldrb	r3, [r7, #14]
 8006d4c:	4619      	mov	r1, r3
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f001 f998 	bl	8008084 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006d54:	6878      	ldr	r0, [r7, #4]
 8006d56:	f000 fd2d 	bl	80077b4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006d5a:	7bbb      	ldrb	r3, [r7, #14]
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f7ff fde4 	bl	800692c <USBD_CoreFindEP>
 8006d64:	4603      	mov	r3, r0
 8006d66:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006d68:	7b7b      	ldrb	r3, [r7, #13]
 8006d6a:	2bff      	cmp	r3, #255	@ 0xff
 8006d6c:	d01f      	beq.n	8006dae <USBD_StdEPReq+0x1c6>
 8006d6e:	7b7b      	ldrb	r3, [r7, #13]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d11c      	bne.n	8006dae <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006d74:	7b7a      	ldrb	r2, [r7, #13]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006d7c:	7b7a      	ldrb	r2, [r7, #13]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	32ae      	adds	r2, #174	@ 0xae
 8006d82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d010      	beq.n	8006dae <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006d8c:	7b7a      	ldrb	r2, [r7, #13]
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	32ae      	adds	r2, #174	@ 0xae
 8006d92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	6839      	ldr	r1, [r7, #0]
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	4798      	blx	r3
 8006d9e:	4603      	mov	r3, r0
 8006da0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006da2:	e004      	b.n	8006dae <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006da4:	6839      	ldr	r1, [r7, #0]
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 fc2d 	bl	8007606 <USBD_CtlError>
              break;
 8006dac:	e000      	b.n	8006db0 <USBD_StdEPReq+0x1c8>
              break;
 8006dae:	bf00      	nop
          }
          break;
 8006db0:	e0ab      	b.n	8006f0a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006db8:	b2db      	uxtb	r3, r3
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	d002      	beq.n	8006dc4 <USBD_StdEPReq+0x1dc>
 8006dbe:	2b03      	cmp	r3, #3
 8006dc0:	d032      	beq.n	8006e28 <USBD_StdEPReq+0x240>
 8006dc2:	e097      	b.n	8006ef4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006dc4:	7bbb      	ldrb	r3, [r7, #14]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d007      	beq.n	8006dda <USBD_StdEPReq+0x1f2>
 8006dca:	7bbb      	ldrb	r3, [r7, #14]
 8006dcc:	2b80      	cmp	r3, #128	@ 0x80
 8006dce:	d004      	beq.n	8006dda <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006dd0:	6839      	ldr	r1, [r7, #0]
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 fc17 	bl	8007606 <USBD_CtlError>
                break;
 8006dd8:	e091      	b.n	8006efe <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006dda:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	da0b      	bge.n	8006dfa <USBD_StdEPReq+0x212>
 8006de2:	7bbb      	ldrb	r3, [r7, #14]
 8006de4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006de8:	4613      	mov	r3, r2
 8006dea:	009b      	lsls	r3, r3, #2
 8006dec:	4413      	add	r3, r2
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	3310      	adds	r3, #16
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	4413      	add	r3, r2
 8006df6:	3304      	adds	r3, #4
 8006df8:	e00b      	b.n	8006e12 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006dfa:	7bbb      	ldrb	r3, [r7, #14]
 8006dfc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e00:	4613      	mov	r3, r2
 8006e02:	009b      	lsls	r3, r3, #2
 8006e04:	4413      	add	r3, r2
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	4413      	add	r3, r2
 8006e10:	3304      	adds	r3, #4
 8006e12:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	2200      	movs	r2, #0
 8006e18:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006e1a:	68bb      	ldr	r3, [r7, #8]
 8006e1c:	2202      	movs	r2, #2
 8006e1e:	4619      	mov	r1, r3
 8006e20:	6878      	ldr	r0, [r7, #4]
 8006e22:	f000 fc6d 	bl	8007700 <USBD_CtlSendData>
              break;
 8006e26:	e06a      	b.n	8006efe <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006e28:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	da11      	bge.n	8006e54 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006e30:	7bbb      	ldrb	r3, [r7, #14]
 8006e32:	f003 020f 	and.w	r2, r3, #15
 8006e36:	6879      	ldr	r1, [r7, #4]
 8006e38:	4613      	mov	r3, r2
 8006e3a:	009b      	lsls	r3, r3, #2
 8006e3c:	4413      	add	r3, r2
 8006e3e:	009b      	lsls	r3, r3, #2
 8006e40:	440b      	add	r3, r1
 8006e42:	3324      	adds	r3, #36	@ 0x24
 8006e44:	881b      	ldrh	r3, [r3, #0]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d117      	bne.n	8006e7a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006e4a:	6839      	ldr	r1, [r7, #0]
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f000 fbda 	bl	8007606 <USBD_CtlError>
                  break;
 8006e52:	e054      	b.n	8006efe <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006e54:	7bbb      	ldrb	r3, [r7, #14]
 8006e56:	f003 020f 	and.w	r2, r3, #15
 8006e5a:	6879      	ldr	r1, [r7, #4]
 8006e5c:	4613      	mov	r3, r2
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	4413      	add	r3, r2
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	440b      	add	r3, r1
 8006e66:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006e6a:	881b      	ldrh	r3, [r3, #0]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d104      	bne.n	8006e7a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006e70:	6839      	ldr	r1, [r7, #0]
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	f000 fbc7 	bl	8007606 <USBD_CtlError>
                  break;
 8006e78:	e041      	b.n	8006efe <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e7a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	da0b      	bge.n	8006e9a <USBD_StdEPReq+0x2b2>
 8006e82:	7bbb      	ldrb	r3, [r7, #14]
 8006e84:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006e88:	4613      	mov	r3, r2
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	4413      	add	r3, r2
 8006e8e:	009b      	lsls	r3, r3, #2
 8006e90:	3310      	adds	r3, #16
 8006e92:	687a      	ldr	r2, [r7, #4]
 8006e94:	4413      	add	r3, r2
 8006e96:	3304      	adds	r3, #4
 8006e98:	e00b      	b.n	8006eb2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006e9a:	7bbb      	ldrb	r3, [r7, #14]
 8006e9c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006ea0:	4613      	mov	r3, r2
 8006ea2:	009b      	lsls	r3, r3, #2
 8006ea4:	4413      	add	r3, r2
 8006ea6:	009b      	lsls	r3, r3, #2
 8006ea8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006eac:	687a      	ldr	r2, [r7, #4]
 8006eae:	4413      	add	r3, r2
 8006eb0:	3304      	adds	r3, #4
 8006eb2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006eb4:	7bbb      	ldrb	r3, [r7, #14]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d002      	beq.n	8006ec0 <USBD_StdEPReq+0x2d8>
 8006eba:	7bbb      	ldrb	r3, [r7, #14]
 8006ebc:	2b80      	cmp	r3, #128	@ 0x80
 8006ebe:	d103      	bne.n	8006ec8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	601a      	str	r2, [r3, #0]
 8006ec6:	e00e      	b.n	8006ee6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006ec8:	7bbb      	ldrb	r3, [r7, #14]
 8006eca:	4619      	mov	r1, r3
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f001 f90f 	bl	80080f0 <USBD_LL_IsStallEP>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d003      	beq.n	8006ee0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8006ed8:	68bb      	ldr	r3, [r7, #8]
 8006eda:	2201      	movs	r2, #1
 8006edc:	601a      	str	r2, [r3, #0]
 8006ede:	e002      	b.n	8006ee6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	2202      	movs	r2, #2
 8006eea:	4619      	mov	r1, r3
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	f000 fc07 	bl	8007700 <USBD_CtlSendData>
              break;
 8006ef2:	e004      	b.n	8006efe <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8006ef4:	6839      	ldr	r1, [r7, #0]
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 fb85 	bl	8007606 <USBD_CtlError>
              break;
 8006efc:	bf00      	nop
          }
          break;
 8006efe:	e004      	b.n	8006f0a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8006f00:	6839      	ldr	r1, [r7, #0]
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f000 fb7f 	bl	8007606 <USBD_CtlError>
          break;
 8006f08:	bf00      	nop
      }
      break;
 8006f0a:	e005      	b.n	8006f18 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8006f0c:	6839      	ldr	r1, [r7, #0]
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 fb79 	bl	8007606 <USBD_CtlError>
      break;
 8006f14:	e000      	b.n	8006f18 <USBD_StdEPReq+0x330>
      break;
 8006f16:	bf00      	nop
  }

  return ret;
 8006f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3710      	adds	r7, #16
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}
	...

08006f24 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b084      	sub	sp, #16
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
 8006f2c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006f2e:	2300      	movs	r3, #0
 8006f30:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006f32:	2300      	movs	r3, #0
 8006f34:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006f36:	2300      	movs	r3, #0
 8006f38:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006f3a:	683b      	ldr	r3, [r7, #0]
 8006f3c:	885b      	ldrh	r3, [r3, #2]
 8006f3e:	0a1b      	lsrs	r3, r3, #8
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	3b01      	subs	r3, #1
 8006f44:	2b0e      	cmp	r3, #14
 8006f46:	f200 8152 	bhi.w	80071ee <USBD_GetDescriptor+0x2ca>
 8006f4a:	a201      	add	r2, pc, #4	@ (adr r2, 8006f50 <USBD_GetDescriptor+0x2c>)
 8006f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f50:	08006fc1 	.word	0x08006fc1
 8006f54:	08006fd9 	.word	0x08006fd9
 8006f58:	08007019 	.word	0x08007019
 8006f5c:	080071ef 	.word	0x080071ef
 8006f60:	080071ef 	.word	0x080071ef
 8006f64:	0800718f 	.word	0x0800718f
 8006f68:	080071bb 	.word	0x080071bb
 8006f6c:	080071ef 	.word	0x080071ef
 8006f70:	080071ef 	.word	0x080071ef
 8006f74:	080071ef 	.word	0x080071ef
 8006f78:	080071ef 	.word	0x080071ef
 8006f7c:	080071ef 	.word	0x080071ef
 8006f80:	080071ef 	.word	0x080071ef
 8006f84:	080071ef 	.word	0x080071ef
 8006f88:	08006f8d 	.word	0x08006f8d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f92:	69db      	ldr	r3, [r3, #28]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d00b      	beq.n	8006fb0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f9e:	69db      	ldr	r3, [r3, #28]
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	7c12      	ldrb	r2, [r2, #16]
 8006fa4:	f107 0108 	add.w	r1, r7, #8
 8006fa8:	4610      	mov	r0, r2
 8006faa:	4798      	blx	r3
 8006fac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006fae:	e126      	b.n	80071fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8006fb0:	6839      	ldr	r1, [r7, #0]
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 fb27 	bl	8007606 <USBD_CtlError>
        err++;
 8006fb8:	7afb      	ldrb	r3, [r7, #11]
 8006fba:	3301      	adds	r3, #1
 8006fbc:	72fb      	strb	r3, [r7, #11]
      break;
 8006fbe:	e11e      	b.n	80071fe <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	687a      	ldr	r2, [r7, #4]
 8006fca:	7c12      	ldrb	r2, [r2, #16]
 8006fcc:	f107 0108 	add.w	r1, r7, #8
 8006fd0:	4610      	mov	r0, r2
 8006fd2:	4798      	blx	r3
 8006fd4:	60f8      	str	r0, [r7, #12]
      break;
 8006fd6:	e112      	b.n	80071fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	7c1b      	ldrb	r3, [r3, #16]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d10d      	bne.n	8006ffc <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006fe6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fe8:	f107 0208 	add.w	r2, r7, #8
 8006fec:	4610      	mov	r0, r2
 8006fee:	4798      	blx	r3
 8006ff0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	3301      	adds	r3, #1
 8006ff6:	2202      	movs	r2, #2
 8006ff8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006ffa:	e100      	b.n	80071fe <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007004:	f107 0208 	add.w	r2, r7, #8
 8007008:	4610      	mov	r0, r2
 800700a:	4798      	blx	r3
 800700c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	3301      	adds	r3, #1
 8007012:	2202      	movs	r2, #2
 8007014:	701a      	strb	r2, [r3, #0]
      break;
 8007016:	e0f2      	b.n	80071fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	885b      	ldrh	r3, [r3, #2]
 800701c:	b2db      	uxtb	r3, r3
 800701e:	2b05      	cmp	r3, #5
 8007020:	f200 80ac 	bhi.w	800717c <USBD_GetDescriptor+0x258>
 8007024:	a201      	add	r2, pc, #4	@ (adr r2, 800702c <USBD_GetDescriptor+0x108>)
 8007026:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800702a:	bf00      	nop
 800702c:	08007045 	.word	0x08007045
 8007030:	08007079 	.word	0x08007079
 8007034:	080070ad 	.word	0x080070ad
 8007038:	080070e1 	.word	0x080070e1
 800703c:	08007115 	.word	0x08007115
 8007040:	08007149 	.word	0x08007149
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800704a:	685b      	ldr	r3, [r3, #4]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d00b      	beq.n	8007068 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007056:	685b      	ldr	r3, [r3, #4]
 8007058:	687a      	ldr	r2, [r7, #4]
 800705a:	7c12      	ldrb	r2, [r2, #16]
 800705c:	f107 0108 	add.w	r1, r7, #8
 8007060:	4610      	mov	r0, r2
 8007062:	4798      	blx	r3
 8007064:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007066:	e091      	b.n	800718c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007068:	6839      	ldr	r1, [r7, #0]
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f000 facb 	bl	8007606 <USBD_CtlError>
            err++;
 8007070:	7afb      	ldrb	r3, [r7, #11]
 8007072:	3301      	adds	r3, #1
 8007074:	72fb      	strb	r3, [r7, #11]
          break;
 8007076:	e089      	b.n	800718c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00b      	beq.n	800709c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800708a:	689b      	ldr	r3, [r3, #8]
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	7c12      	ldrb	r2, [r2, #16]
 8007090:	f107 0108 	add.w	r1, r7, #8
 8007094:	4610      	mov	r0, r2
 8007096:	4798      	blx	r3
 8007098:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800709a:	e077      	b.n	800718c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800709c:	6839      	ldr	r1, [r7, #0]
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 fab1 	bl	8007606 <USBD_CtlError>
            err++;
 80070a4:	7afb      	ldrb	r3, [r7, #11]
 80070a6:	3301      	adds	r3, #1
 80070a8:	72fb      	strb	r3, [r7, #11]
          break;
 80070aa:	e06f      	b.n	800718c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d00b      	beq.n	80070d0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	687a      	ldr	r2, [r7, #4]
 80070c2:	7c12      	ldrb	r2, [r2, #16]
 80070c4:	f107 0108 	add.w	r1, r7, #8
 80070c8:	4610      	mov	r0, r2
 80070ca:	4798      	blx	r3
 80070cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80070ce:	e05d      	b.n	800718c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80070d0:	6839      	ldr	r1, [r7, #0]
 80070d2:	6878      	ldr	r0, [r7, #4]
 80070d4:	f000 fa97 	bl	8007606 <USBD_CtlError>
            err++;
 80070d8:	7afb      	ldrb	r3, [r7, #11]
 80070da:	3301      	adds	r3, #1
 80070dc:	72fb      	strb	r3, [r7, #11]
          break;
 80070de:	e055      	b.n	800718c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80070e6:	691b      	ldr	r3, [r3, #16]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00b      	beq.n	8007104 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80070f2:	691b      	ldr	r3, [r3, #16]
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	7c12      	ldrb	r2, [r2, #16]
 80070f8:	f107 0108 	add.w	r1, r7, #8
 80070fc:	4610      	mov	r0, r2
 80070fe:	4798      	blx	r3
 8007100:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007102:	e043      	b.n	800718c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007104:	6839      	ldr	r1, [r7, #0]
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f000 fa7d 	bl	8007606 <USBD_CtlError>
            err++;
 800710c:	7afb      	ldrb	r3, [r7, #11]
 800710e:	3301      	adds	r3, #1
 8007110:	72fb      	strb	r3, [r7, #11]
          break;
 8007112:	e03b      	b.n	800718c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800711a:	695b      	ldr	r3, [r3, #20]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d00b      	beq.n	8007138 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007126:	695b      	ldr	r3, [r3, #20]
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	7c12      	ldrb	r2, [r2, #16]
 800712c:	f107 0108 	add.w	r1, r7, #8
 8007130:	4610      	mov	r0, r2
 8007132:	4798      	blx	r3
 8007134:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007136:	e029      	b.n	800718c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007138:	6839      	ldr	r1, [r7, #0]
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 fa63 	bl	8007606 <USBD_CtlError>
            err++;
 8007140:	7afb      	ldrb	r3, [r7, #11]
 8007142:	3301      	adds	r3, #1
 8007144:	72fb      	strb	r3, [r7, #11]
          break;
 8007146:	e021      	b.n	800718c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800714e:	699b      	ldr	r3, [r3, #24]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d00b      	beq.n	800716c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800715a:	699b      	ldr	r3, [r3, #24]
 800715c:	687a      	ldr	r2, [r7, #4]
 800715e:	7c12      	ldrb	r2, [r2, #16]
 8007160:	f107 0108 	add.w	r1, r7, #8
 8007164:	4610      	mov	r0, r2
 8007166:	4798      	blx	r3
 8007168:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800716a:	e00f      	b.n	800718c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800716c:	6839      	ldr	r1, [r7, #0]
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 fa49 	bl	8007606 <USBD_CtlError>
            err++;
 8007174:	7afb      	ldrb	r3, [r7, #11]
 8007176:	3301      	adds	r3, #1
 8007178:	72fb      	strb	r3, [r7, #11]
          break;
 800717a:	e007      	b.n	800718c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800717c:	6839      	ldr	r1, [r7, #0]
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f000 fa41 	bl	8007606 <USBD_CtlError>
          err++;
 8007184:	7afb      	ldrb	r3, [r7, #11]
 8007186:	3301      	adds	r3, #1
 8007188:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800718a:	bf00      	nop
      }
      break;
 800718c:	e037      	b.n	80071fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	7c1b      	ldrb	r3, [r3, #16]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d109      	bne.n	80071aa <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800719c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800719e:	f107 0208 	add.w	r2, r7, #8
 80071a2:	4610      	mov	r0, r2
 80071a4:	4798      	blx	r3
 80071a6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80071a8:	e029      	b.n	80071fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80071aa:	6839      	ldr	r1, [r7, #0]
 80071ac:	6878      	ldr	r0, [r7, #4]
 80071ae:	f000 fa2a 	bl	8007606 <USBD_CtlError>
        err++;
 80071b2:	7afb      	ldrb	r3, [r7, #11]
 80071b4:	3301      	adds	r3, #1
 80071b6:	72fb      	strb	r3, [r7, #11]
      break;
 80071b8:	e021      	b.n	80071fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	7c1b      	ldrb	r3, [r3, #16]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d10d      	bne.n	80071de <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80071c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071ca:	f107 0208 	add.w	r2, r7, #8
 80071ce:	4610      	mov	r0, r2
 80071d0:	4798      	blx	r3
 80071d2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	3301      	adds	r3, #1
 80071d8:	2207      	movs	r2, #7
 80071da:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80071dc:	e00f      	b.n	80071fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80071de:	6839      	ldr	r1, [r7, #0]
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f000 fa10 	bl	8007606 <USBD_CtlError>
        err++;
 80071e6:	7afb      	ldrb	r3, [r7, #11]
 80071e8:	3301      	adds	r3, #1
 80071ea:	72fb      	strb	r3, [r7, #11]
      break;
 80071ec:	e007      	b.n	80071fe <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80071ee:	6839      	ldr	r1, [r7, #0]
 80071f0:	6878      	ldr	r0, [r7, #4]
 80071f2:	f000 fa08 	bl	8007606 <USBD_CtlError>
      err++;
 80071f6:	7afb      	ldrb	r3, [r7, #11]
 80071f8:	3301      	adds	r3, #1
 80071fa:	72fb      	strb	r3, [r7, #11]
      break;
 80071fc:	bf00      	nop
  }

  if (err != 0U)
 80071fe:	7afb      	ldrb	r3, [r7, #11]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d11e      	bne.n	8007242 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	88db      	ldrh	r3, [r3, #6]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d016      	beq.n	800723a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800720c:	893b      	ldrh	r3, [r7, #8]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00e      	beq.n	8007230 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	88da      	ldrh	r2, [r3, #6]
 8007216:	893b      	ldrh	r3, [r7, #8]
 8007218:	4293      	cmp	r3, r2
 800721a:	bf28      	it	cs
 800721c:	4613      	movcs	r3, r2
 800721e:	b29b      	uxth	r3, r3
 8007220:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007222:	893b      	ldrh	r3, [r7, #8]
 8007224:	461a      	mov	r2, r3
 8007226:	68f9      	ldr	r1, [r7, #12]
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 fa69 	bl	8007700 <USBD_CtlSendData>
 800722e:	e009      	b.n	8007244 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007230:	6839      	ldr	r1, [r7, #0]
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f000 f9e7 	bl	8007606 <USBD_CtlError>
 8007238:	e004      	b.n	8007244 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 faba 	bl	80077b4 <USBD_CtlSendStatus>
 8007240:	e000      	b.n	8007244 <USBD_GetDescriptor+0x320>
    return;
 8007242:	bf00      	nop
  }
}
 8007244:	3710      	adds	r7, #16
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}
 800724a:	bf00      	nop

0800724c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	889b      	ldrh	r3, [r3, #4]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d131      	bne.n	80072c2 <USBD_SetAddress+0x76>
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	88db      	ldrh	r3, [r3, #6]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d12d      	bne.n	80072c2 <USBD_SetAddress+0x76>
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	885b      	ldrh	r3, [r3, #2]
 800726a:	2b7f      	cmp	r3, #127	@ 0x7f
 800726c:	d829      	bhi.n	80072c2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	885b      	ldrh	r3, [r3, #2]
 8007272:	b2db      	uxtb	r3, r3
 8007274:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007278:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007280:	b2db      	uxtb	r3, r3
 8007282:	2b03      	cmp	r3, #3
 8007284:	d104      	bne.n	8007290 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8007286:	6839      	ldr	r1, [r7, #0]
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 f9bc 	bl	8007606 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800728e:	e01d      	b.n	80072cc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	7bfa      	ldrb	r2, [r7, #15]
 8007294:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007298:	7bfb      	ldrb	r3, [r7, #15]
 800729a:	4619      	mov	r1, r3
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 ff53 	bl	8008148 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f000 fa86 	bl	80077b4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80072a8:	7bfb      	ldrb	r3, [r7, #15]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d004      	beq.n	80072b8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2202      	movs	r2, #2
 80072b2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072b6:	e009      	b.n	80072cc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072c0:	e004      	b.n	80072cc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80072c2:	6839      	ldr	r1, [r7, #0]
 80072c4:	6878      	ldr	r0, [r7, #4]
 80072c6:	f000 f99e 	bl	8007606 <USBD_CtlError>
  }
}
 80072ca:	bf00      	nop
 80072cc:	bf00      	nop
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}

080072d4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	b084      	sub	sp, #16
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80072de:	2300      	movs	r3, #0
 80072e0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	885b      	ldrh	r3, [r3, #2]
 80072e6:	b2da      	uxtb	r2, r3
 80072e8:	4b4e      	ldr	r3, [pc, #312]	@ (8007424 <USBD_SetConfig+0x150>)
 80072ea:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80072ec:	4b4d      	ldr	r3, [pc, #308]	@ (8007424 <USBD_SetConfig+0x150>)
 80072ee:	781b      	ldrb	r3, [r3, #0]
 80072f0:	2b01      	cmp	r3, #1
 80072f2:	d905      	bls.n	8007300 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80072f4:	6839      	ldr	r1, [r7, #0]
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f000 f985 	bl	8007606 <USBD_CtlError>
    return USBD_FAIL;
 80072fc:	2303      	movs	r3, #3
 80072fe:	e08c      	b.n	800741a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007306:	b2db      	uxtb	r3, r3
 8007308:	2b02      	cmp	r3, #2
 800730a:	d002      	beq.n	8007312 <USBD_SetConfig+0x3e>
 800730c:	2b03      	cmp	r3, #3
 800730e:	d029      	beq.n	8007364 <USBD_SetConfig+0x90>
 8007310:	e075      	b.n	80073fe <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007312:	4b44      	ldr	r3, [pc, #272]	@ (8007424 <USBD_SetConfig+0x150>)
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d020      	beq.n	800735c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800731a:	4b42      	ldr	r3, [pc, #264]	@ (8007424 <USBD_SetConfig+0x150>)
 800731c:	781b      	ldrb	r3, [r3, #0]
 800731e:	461a      	mov	r2, r3
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007324:	4b3f      	ldr	r3, [pc, #252]	@ (8007424 <USBD_SetConfig+0x150>)
 8007326:	781b      	ldrb	r3, [r3, #0]
 8007328:	4619      	mov	r1, r3
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f7ff f84b 	bl	80063c6 <USBD_SetClassConfig>
 8007330:	4603      	mov	r3, r0
 8007332:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007334:	7bfb      	ldrb	r3, [r7, #15]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d008      	beq.n	800734c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800733a:	6839      	ldr	r1, [r7, #0]
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f000 f962 	bl	8007606 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2202      	movs	r2, #2
 8007346:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800734a:	e065      	b.n	8007418 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f000 fa31 	bl	80077b4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2203      	movs	r2, #3
 8007356:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800735a:	e05d      	b.n	8007418 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f000 fa29 	bl	80077b4 <USBD_CtlSendStatus>
      break;
 8007362:	e059      	b.n	8007418 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007364:	4b2f      	ldr	r3, [pc, #188]	@ (8007424 <USBD_SetConfig+0x150>)
 8007366:	781b      	ldrb	r3, [r3, #0]
 8007368:	2b00      	cmp	r3, #0
 800736a:	d112      	bne.n	8007392 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2202      	movs	r2, #2
 8007370:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007374:	4b2b      	ldr	r3, [pc, #172]	@ (8007424 <USBD_SetConfig+0x150>)
 8007376:	781b      	ldrb	r3, [r3, #0]
 8007378:	461a      	mov	r2, r3
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800737e:	4b29      	ldr	r3, [pc, #164]	@ (8007424 <USBD_SetConfig+0x150>)
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	4619      	mov	r1, r3
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f7ff f83a 	bl	80063fe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 fa12 	bl	80077b4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007390:	e042      	b.n	8007418 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8007392:	4b24      	ldr	r3, [pc, #144]	@ (8007424 <USBD_SetConfig+0x150>)
 8007394:	781b      	ldrb	r3, [r3, #0]
 8007396:	461a      	mov	r2, r3
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	429a      	cmp	r2, r3
 800739e:	d02a      	beq.n	80073f6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	b2db      	uxtb	r3, r3
 80073a6:	4619      	mov	r1, r3
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f7ff f828 	bl	80063fe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80073ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007424 <USBD_SetConfig+0x150>)
 80073b0:	781b      	ldrb	r3, [r3, #0]
 80073b2:	461a      	mov	r2, r3
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80073b8:	4b1a      	ldr	r3, [pc, #104]	@ (8007424 <USBD_SetConfig+0x150>)
 80073ba:	781b      	ldrb	r3, [r3, #0]
 80073bc:	4619      	mov	r1, r3
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	f7ff f801 	bl	80063c6 <USBD_SetClassConfig>
 80073c4:	4603      	mov	r3, r0
 80073c6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80073c8:	7bfb      	ldrb	r3, [r7, #15]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d00f      	beq.n	80073ee <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80073ce:	6839      	ldr	r1, [r7, #0]
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 f918 	bl	8007606 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	4619      	mov	r1, r3
 80073de:	6878      	ldr	r0, [r7, #4]
 80073e0:	f7ff f80d 	bl	80063fe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2202      	movs	r2, #2
 80073e8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80073ec:	e014      	b.n	8007418 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f000 f9e0 	bl	80077b4 <USBD_CtlSendStatus>
      break;
 80073f4:	e010      	b.n	8007418 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f000 f9dc 	bl	80077b4 <USBD_CtlSendStatus>
      break;
 80073fc:	e00c      	b.n	8007418 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80073fe:	6839      	ldr	r1, [r7, #0]
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f000 f900 	bl	8007606 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007406:	4b07      	ldr	r3, [pc, #28]	@ (8007424 <USBD_SetConfig+0x150>)
 8007408:	781b      	ldrb	r3, [r3, #0]
 800740a:	4619      	mov	r1, r3
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f7fe fff6 	bl	80063fe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007412:	2303      	movs	r3, #3
 8007414:	73fb      	strb	r3, [r7, #15]
      break;
 8007416:	bf00      	nop
  }

  return ret;
 8007418:	7bfb      	ldrb	r3, [r7, #15]
}
 800741a:	4618      	mov	r0, r3
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	2000038c 	.word	0x2000038c

08007428 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b082      	sub	sp, #8
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
 8007430:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	88db      	ldrh	r3, [r3, #6]
 8007436:	2b01      	cmp	r3, #1
 8007438:	d004      	beq.n	8007444 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800743a:	6839      	ldr	r1, [r7, #0]
 800743c:	6878      	ldr	r0, [r7, #4]
 800743e:	f000 f8e2 	bl	8007606 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007442:	e023      	b.n	800748c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800744a:	b2db      	uxtb	r3, r3
 800744c:	2b02      	cmp	r3, #2
 800744e:	dc02      	bgt.n	8007456 <USBD_GetConfig+0x2e>
 8007450:	2b00      	cmp	r3, #0
 8007452:	dc03      	bgt.n	800745c <USBD_GetConfig+0x34>
 8007454:	e015      	b.n	8007482 <USBD_GetConfig+0x5a>
 8007456:	2b03      	cmp	r3, #3
 8007458:	d00b      	beq.n	8007472 <USBD_GetConfig+0x4a>
 800745a:	e012      	b.n	8007482 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2200      	movs	r2, #0
 8007460:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	3308      	adds	r3, #8
 8007466:	2201      	movs	r2, #1
 8007468:	4619      	mov	r1, r3
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f000 f948 	bl	8007700 <USBD_CtlSendData>
        break;
 8007470:	e00c      	b.n	800748c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	3304      	adds	r3, #4
 8007476:	2201      	movs	r2, #1
 8007478:	4619      	mov	r1, r3
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f000 f940 	bl	8007700 <USBD_CtlSendData>
        break;
 8007480:	e004      	b.n	800748c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007482:	6839      	ldr	r1, [r7, #0]
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 f8be 	bl	8007606 <USBD_CtlError>
        break;
 800748a:	bf00      	nop
}
 800748c:	bf00      	nop
 800748e:	3708      	adds	r7, #8
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	3b01      	subs	r3, #1
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	d81e      	bhi.n	80074ea <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	88db      	ldrh	r3, [r3, #6]
 80074b0:	2b02      	cmp	r3, #2
 80074b2:	d004      	beq.n	80074be <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80074b4:	6839      	ldr	r1, [r7, #0]
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 f8a5 	bl	8007606 <USBD_CtlError>
        break;
 80074bc:	e01a      	b.n	80074f4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d005      	beq.n	80074da <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	68db      	ldr	r3, [r3, #12]
 80074d2:	f043 0202 	orr.w	r2, r3, #2
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	330c      	adds	r3, #12
 80074de:	2202      	movs	r2, #2
 80074e0:	4619      	mov	r1, r3
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 f90c 	bl	8007700 <USBD_CtlSendData>
      break;
 80074e8:	e004      	b.n	80074f4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80074ea:	6839      	ldr	r1, [r7, #0]
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f88a 	bl	8007606 <USBD_CtlError>
      break;
 80074f2:	bf00      	nop
  }
}
 80074f4:	bf00      	nop
 80074f6:	3708      	adds	r7, #8
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	885b      	ldrh	r3, [r3, #2]
 800750a:	2b01      	cmp	r3, #1
 800750c:	d107      	bne.n	800751e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2201      	movs	r2, #1
 8007512:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f000 f94c 	bl	80077b4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800751c:	e013      	b.n	8007546 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	885b      	ldrh	r3, [r3, #2]
 8007522:	2b02      	cmp	r3, #2
 8007524:	d10b      	bne.n	800753e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	889b      	ldrh	r3, [r3, #4]
 800752a:	0a1b      	lsrs	r3, r3, #8
 800752c:	b29b      	uxth	r3, r3
 800752e:	b2da      	uxtb	r2, r3
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f000 f93c 	bl	80077b4 <USBD_CtlSendStatus>
}
 800753c:	e003      	b.n	8007546 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800753e:	6839      	ldr	r1, [r7, #0]
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 f860 	bl	8007606 <USBD_CtlError>
}
 8007546:	bf00      	nop
 8007548:	3708      	adds	r7, #8
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}

0800754e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800754e:	b580      	push	{r7, lr}
 8007550:	b082      	sub	sp, #8
 8007552:	af00      	add	r7, sp, #0
 8007554:	6078      	str	r0, [r7, #4]
 8007556:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800755e:	b2db      	uxtb	r3, r3
 8007560:	3b01      	subs	r3, #1
 8007562:	2b02      	cmp	r3, #2
 8007564:	d80b      	bhi.n	800757e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	885b      	ldrh	r3, [r3, #2]
 800756a:	2b01      	cmp	r3, #1
 800756c:	d10c      	bne.n	8007588 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007576:	6878      	ldr	r0, [r7, #4]
 8007578:	f000 f91c 	bl	80077b4 <USBD_CtlSendStatus>
      }
      break;
 800757c:	e004      	b.n	8007588 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800757e:	6839      	ldr	r1, [r7, #0]
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 f840 	bl	8007606 <USBD_CtlError>
      break;
 8007586:	e000      	b.n	800758a <USBD_ClrFeature+0x3c>
      break;
 8007588:	bf00      	nop
  }
}
 800758a:	bf00      	nop
 800758c:	3708      	adds	r7, #8
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}

08007592 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007592:	b580      	push	{r7, lr}
 8007594:	b084      	sub	sp, #16
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
 800759a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800759c:	683b      	ldr	r3, [r7, #0]
 800759e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	781a      	ldrb	r2, [r3, #0]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	3301      	adds	r3, #1
 80075ac:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	781a      	ldrb	r2, [r3, #0]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	3301      	adds	r3, #1
 80075ba:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80075bc:	68f8      	ldr	r0, [r7, #12]
 80075be:	f7ff fa16 	bl	80069ee <SWAPBYTE>
 80075c2:	4603      	mov	r3, r0
 80075c4:	461a      	mov	r2, r3
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	3301      	adds	r3, #1
 80075ce:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	3301      	adds	r3, #1
 80075d4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80075d6:	68f8      	ldr	r0, [r7, #12]
 80075d8:	f7ff fa09 	bl	80069ee <SWAPBYTE>
 80075dc:	4603      	mov	r3, r0
 80075de:	461a      	mov	r2, r3
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	3301      	adds	r3, #1
 80075e8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	3301      	adds	r3, #1
 80075ee:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f7ff f9fc 	bl	80069ee <SWAPBYTE>
 80075f6:	4603      	mov	r3, r0
 80075f8:	461a      	mov	r2, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	80da      	strh	r2, [r3, #6]
}
 80075fe:	bf00      	nop
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}

08007606 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b082      	sub	sp, #8
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
 800760e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007610:	2180      	movs	r1, #128	@ 0x80
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 fd00 	bl	8008018 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007618:	2100      	movs	r1, #0
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 fcfc 	bl	8008018 <USBD_LL_StallEP>
}
 8007620:	bf00      	nop
 8007622:	3708      	adds	r7, #8
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b086      	sub	sp, #24
 800762c:	af00      	add	r7, sp, #0
 800762e:	60f8      	str	r0, [r7, #12]
 8007630:	60b9      	str	r1, [r7, #8]
 8007632:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007634:	2300      	movs	r3, #0
 8007636:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d042      	beq.n	80076c4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007642:	6938      	ldr	r0, [r7, #16]
 8007644:	f000 f842 	bl	80076cc <USBD_GetLen>
 8007648:	4603      	mov	r3, r0
 800764a:	3301      	adds	r3, #1
 800764c:	005b      	lsls	r3, r3, #1
 800764e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007652:	d808      	bhi.n	8007666 <USBD_GetString+0x3e>
 8007654:	6938      	ldr	r0, [r7, #16]
 8007656:	f000 f839 	bl	80076cc <USBD_GetLen>
 800765a:	4603      	mov	r3, r0
 800765c:	3301      	adds	r3, #1
 800765e:	b29b      	uxth	r3, r3
 8007660:	005b      	lsls	r3, r3, #1
 8007662:	b29a      	uxth	r2, r3
 8007664:	e001      	b.n	800766a <USBD_GetString+0x42>
 8007666:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800766e:	7dfb      	ldrb	r3, [r7, #23]
 8007670:	68ba      	ldr	r2, [r7, #8]
 8007672:	4413      	add	r3, r2
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	7812      	ldrb	r2, [r2, #0]
 8007678:	701a      	strb	r2, [r3, #0]
  idx++;
 800767a:	7dfb      	ldrb	r3, [r7, #23]
 800767c:	3301      	adds	r3, #1
 800767e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007680:	7dfb      	ldrb	r3, [r7, #23]
 8007682:	68ba      	ldr	r2, [r7, #8]
 8007684:	4413      	add	r3, r2
 8007686:	2203      	movs	r2, #3
 8007688:	701a      	strb	r2, [r3, #0]
  idx++;
 800768a:	7dfb      	ldrb	r3, [r7, #23]
 800768c:	3301      	adds	r3, #1
 800768e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007690:	e013      	b.n	80076ba <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8007692:	7dfb      	ldrb	r3, [r7, #23]
 8007694:	68ba      	ldr	r2, [r7, #8]
 8007696:	4413      	add	r3, r2
 8007698:	693a      	ldr	r2, [r7, #16]
 800769a:	7812      	ldrb	r2, [r2, #0]
 800769c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	3301      	adds	r3, #1
 80076a2:	613b      	str	r3, [r7, #16]
    idx++;
 80076a4:	7dfb      	ldrb	r3, [r7, #23]
 80076a6:	3301      	adds	r3, #1
 80076a8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80076aa:	7dfb      	ldrb	r3, [r7, #23]
 80076ac:	68ba      	ldr	r2, [r7, #8]
 80076ae:	4413      	add	r3, r2
 80076b0:	2200      	movs	r2, #0
 80076b2:	701a      	strb	r2, [r3, #0]
    idx++;
 80076b4:	7dfb      	ldrb	r3, [r7, #23]
 80076b6:	3301      	adds	r3, #1
 80076b8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	781b      	ldrb	r3, [r3, #0]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d1e7      	bne.n	8007692 <USBD_GetString+0x6a>
 80076c2:	e000      	b.n	80076c6 <USBD_GetString+0x9e>
    return;
 80076c4:	bf00      	nop
  }
}
 80076c6:	3718      	adds	r7, #24
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}

080076cc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b085      	sub	sp, #20
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80076d4:	2300      	movs	r3, #0
 80076d6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80076dc:	e005      	b.n	80076ea <USBD_GetLen+0x1e>
  {
    len++;
 80076de:	7bfb      	ldrb	r3, [r7, #15]
 80076e0:	3301      	adds	r3, #1
 80076e2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	3301      	adds	r3, #1
 80076e8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	781b      	ldrb	r3, [r3, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d1f5      	bne.n	80076de <USBD_GetLen+0x12>
  }

  return len;
 80076f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3714      	adds	r7, #20
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr

08007700 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	60b9      	str	r1, [r7, #8]
 800770a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	2202      	movs	r2, #2
 8007710:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	687a      	ldr	r2, [r7, #4]
 8007718:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	68ba      	ldr	r2, [r7, #8]
 8007724:	2100      	movs	r1, #0
 8007726:	68f8      	ldr	r0, [r7, #12]
 8007728:	f000 fd44 	bl	80081b4 <USBD_LL_Transmit>

  return USBD_OK;
 800772c:	2300      	movs	r3, #0
}
 800772e:	4618      	mov	r0, r3
 8007730:	3710      	adds	r7, #16
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}

08007736 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007736:	b580      	push	{r7, lr}
 8007738:	b084      	sub	sp, #16
 800773a:	af00      	add	r7, sp, #0
 800773c:	60f8      	str	r0, [r7, #12]
 800773e:	60b9      	str	r1, [r7, #8]
 8007740:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	68ba      	ldr	r2, [r7, #8]
 8007746:	2100      	movs	r1, #0
 8007748:	68f8      	ldr	r0, [r7, #12]
 800774a:	f000 fd33 	bl	80081b4 <USBD_LL_Transmit>

  return USBD_OK;
 800774e:	2300      	movs	r3, #0
}
 8007750:	4618      	mov	r0, r3
 8007752:	3710      	adds	r7, #16
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}

08007758 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	60f8      	str	r0, [r7, #12]
 8007760:	60b9      	str	r1, [r7, #8]
 8007762:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2203      	movs	r2, #3
 8007768:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	687a      	ldr	r2, [r7, #4]
 8007770:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	68ba      	ldr	r2, [r7, #8]
 8007780:	2100      	movs	r1, #0
 8007782:	68f8      	ldr	r0, [r7, #12]
 8007784:	f000 fd4e 	bl	8008224 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3710      	adds	r7, #16
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}

08007792 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007792:	b580      	push	{r7, lr}
 8007794:	b084      	sub	sp, #16
 8007796:	af00      	add	r7, sp, #0
 8007798:	60f8      	str	r0, [r7, #12]
 800779a:	60b9      	str	r1, [r7, #8]
 800779c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	68ba      	ldr	r2, [r7, #8]
 80077a2:	2100      	movs	r1, #0
 80077a4:	68f8      	ldr	r0, [r7, #12]
 80077a6:	f000 fd3d 	bl	8008224 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80077aa:	2300      	movs	r3, #0
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	3710      	adds	r7, #16
 80077b0:	46bd      	mov	sp, r7
 80077b2:	bd80      	pop	{r7, pc}

080077b4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b082      	sub	sp, #8
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2204      	movs	r2, #4
 80077c0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80077c4:	2300      	movs	r3, #0
 80077c6:	2200      	movs	r2, #0
 80077c8:	2100      	movs	r1, #0
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 fcf2 	bl	80081b4 <USBD_LL_Transmit>

  return USBD_OK;
 80077d0:	2300      	movs	r3, #0
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3708      	adds	r7, #8
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}

080077da <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80077da:	b580      	push	{r7, lr}
 80077dc:	b082      	sub	sp, #8
 80077de:	af00      	add	r7, sp, #0
 80077e0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2205      	movs	r2, #5
 80077e6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80077ea:	2300      	movs	r3, #0
 80077ec:	2200      	movs	r2, #0
 80077ee:	2100      	movs	r1, #0
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f000 fd17 	bl	8008224 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80077f6:	2300      	movs	r3, #0
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3708      	adds	r7, #8
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007804:	2200      	movs	r2, #0
 8007806:	4912      	ldr	r1, [pc, #72]	@ (8007850 <MX_USB_DEVICE_Init+0x50>)
 8007808:	4812      	ldr	r0, [pc, #72]	@ (8007854 <MX_USB_DEVICE_Init+0x54>)
 800780a:	f7fe fd5f 	bl	80062cc <USBD_Init>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d001      	beq.n	8007818 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007814:	f7f8 fe66 	bl	80004e4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8007818:	490f      	ldr	r1, [pc, #60]	@ (8007858 <MX_USB_DEVICE_Init+0x58>)
 800781a:	480e      	ldr	r0, [pc, #56]	@ (8007854 <MX_USB_DEVICE_Init+0x54>)
 800781c:	f7fe fd86 	bl	800632c <USBD_RegisterClass>
 8007820:	4603      	mov	r3, r0
 8007822:	2b00      	cmp	r3, #0
 8007824:	d001      	beq.n	800782a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007826:	f7f8 fe5d 	bl	80004e4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800782a:	490c      	ldr	r1, [pc, #48]	@ (800785c <MX_USB_DEVICE_Init+0x5c>)
 800782c:	4809      	ldr	r0, [pc, #36]	@ (8007854 <MX_USB_DEVICE_Init+0x54>)
 800782e:	f7fe fcbd 	bl	80061ac <USBD_CDC_RegisterInterface>
 8007832:	4603      	mov	r3, r0
 8007834:	2b00      	cmp	r3, #0
 8007836:	d001      	beq.n	800783c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007838:	f7f8 fe54 	bl	80004e4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800783c:	4805      	ldr	r0, [pc, #20]	@ (8007854 <MX_USB_DEVICE_Init+0x54>)
 800783e:	f7fe fdab 	bl	8006398 <USBD_Start>
 8007842:	4603      	mov	r3, r0
 8007844:	2b00      	cmp	r3, #0
 8007846:	d001      	beq.n	800784c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007848:	f7f8 fe4c 	bl	80004e4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800784c:	bf00      	nop
 800784e:	bd80      	pop	{r7, pc}
 8007850:	200000ac 	.word	0x200000ac
 8007854:	20000390 	.word	0x20000390
 8007858:	20000018 	.word	0x20000018
 800785c:	20000098 	.word	0x20000098

08007860 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007864:	2200      	movs	r2, #0
 8007866:	4905      	ldr	r1, [pc, #20]	@ (800787c <CDC_Init_FS+0x1c>)
 8007868:	4805      	ldr	r0, [pc, #20]	@ (8007880 <CDC_Init_FS+0x20>)
 800786a:	f7fe fcb9 	bl	80061e0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800786e:	4905      	ldr	r1, [pc, #20]	@ (8007884 <CDC_Init_FS+0x24>)
 8007870:	4803      	ldr	r0, [pc, #12]	@ (8007880 <CDC_Init_FS+0x20>)
 8007872:	f7fe fcd7 	bl	8006224 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007876:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007878:	4618      	mov	r0, r3
 800787a:	bd80      	pop	{r7, pc}
 800787c:	20000a6c 	.word	0x20000a6c
 8007880:	20000390 	.word	0x20000390
 8007884:	2000066c 	.word	0x2000066c

08007888 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007888:	b480      	push	{r7}
 800788a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800788c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800788e:	4618      	mov	r0, r3
 8007890:	46bd      	mov	sp, r7
 8007892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007896:	4770      	bx	lr

08007898 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007898:	b480      	push	{r7}
 800789a:	b083      	sub	sp, #12
 800789c:	af00      	add	r7, sp, #0
 800789e:	4603      	mov	r3, r0
 80078a0:	6039      	str	r1, [r7, #0]
 80078a2:	71fb      	strb	r3, [r7, #7]
 80078a4:	4613      	mov	r3, r2
 80078a6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80078a8:	79fb      	ldrb	r3, [r7, #7]
 80078aa:	2b23      	cmp	r3, #35	@ 0x23
 80078ac:	d84a      	bhi.n	8007944 <CDC_Control_FS+0xac>
 80078ae:	a201      	add	r2, pc, #4	@ (adr r2, 80078b4 <CDC_Control_FS+0x1c>)
 80078b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078b4:	08007945 	.word	0x08007945
 80078b8:	08007945 	.word	0x08007945
 80078bc:	08007945 	.word	0x08007945
 80078c0:	08007945 	.word	0x08007945
 80078c4:	08007945 	.word	0x08007945
 80078c8:	08007945 	.word	0x08007945
 80078cc:	08007945 	.word	0x08007945
 80078d0:	08007945 	.word	0x08007945
 80078d4:	08007945 	.word	0x08007945
 80078d8:	08007945 	.word	0x08007945
 80078dc:	08007945 	.word	0x08007945
 80078e0:	08007945 	.word	0x08007945
 80078e4:	08007945 	.word	0x08007945
 80078e8:	08007945 	.word	0x08007945
 80078ec:	08007945 	.word	0x08007945
 80078f0:	08007945 	.word	0x08007945
 80078f4:	08007945 	.word	0x08007945
 80078f8:	08007945 	.word	0x08007945
 80078fc:	08007945 	.word	0x08007945
 8007900:	08007945 	.word	0x08007945
 8007904:	08007945 	.word	0x08007945
 8007908:	08007945 	.word	0x08007945
 800790c:	08007945 	.word	0x08007945
 8007910:	08007945 	.word	0x08007945
 8007914:	08007945 	.word	0x08007945
 8007918:	08007945 	.word	0x08007945
 800791c:	08007945 	.word	0x08007945
 8007920:	08007945 	.word	0x08007945
 8007924:	08007945 	.word	0x08007945
 8007928:	08007945 	.word	0x08007945
 800792c:	08007945 	.word	0x08007945
 8007930:	08007945 	.word	0x08007945
 8007934:	08007945 	.word	0x08007945
 8007938:	08007945 	.word	0x08007945
 800793c:	08007945 	.word	0x08007945
 8007940:	08007945 	.word	0x08007945
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8007944:	bf00      	nop
  }

  return (USBD_OK);
 8007946:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007948:	4618      	mov	r0, r3
 800794a:	370c      	adds	r7, #12
 800794c:	46bd      	mov	sp, r7
 800794e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007952:	4770      	bx	lr

08007954 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b082      	sub	sp, #8
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800795e:	6879      	ldr	r1, [r7, #4]
 8007960:	4808      	ldr	r0, [pc, #32]	@ (8007984 <CDC_Receive_FS+0x30>)
 8007962:	f7fe fc5f 	bl	8006224 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007966:	4807      	ldr	r0, [pc, #28]	@ (8007984 <CDC_Receive_FS+0x30>)
 8007968:	f7fe fc7a 	bl	8006260 <USBD_CDC_ReceivePacket>
  usb_handle_recv(Buf, *Len);
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	4619      	mov	r1, r3
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f7f8 ff28 	bl	80007c8 <usb_handle_recv>
  return (USBD_OK);
 8007978:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800797a:	4618      	mov	r0, r3
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	20000390 	.word	0x20000390

08007988 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007988:	b480      	push	{r7}
 800798a:	b087      	sub	sp, #28
 800798c:	af00      	add	r7, sp, #0
 800798e:	60f8      	str	r0, [r7, #12]
 8007990:	60b9      	str	r1, [r7, #8]
 8007992:	4613      	mov	r3, r2
 8007994:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007996:	2300      	movs	r3, #0
 8007998:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800799a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800799e:	4618      	mov	r0, r3
 80079a0:	371c      	adds	r7, #28
 80079a2:	46bd      	mov	sp, r7
 80079a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a8:	4770      	bx	lr
	...

080079ac <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b083      	sub	sp, #12
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	4603      	mov	r3, r0
 80079b4:	6039      	str	r1, [r7, #0]
 80079b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	2212      	movs	r2, #18
 80079bc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80079be:	4b03      	ldr	r3, [pc, #12]	@ (80079cc <USBD_FS_DeviceDescriptor+0x20>)
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	370c      	adds	r7, #12
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr
 80079cc:	200000cc 	.word	0x200000cc

080079d0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	4603      	mov	r3, r0
 80079d8:	6039      	str	r1, [r7, #0]
 80079da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	2204      	movs	r2, #4
 80079e0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80079e2:	4b03      	ldr	r3, [pc, #12]	@ (80079f0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80079e4:	4618      	mov	r0, r3
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ee:	4770      	bx	lr
 80079f0:	200000ec 	.word	0x200000ec

080079f4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b082      	sub	sp, #8
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	4603      	mov	r3, r0
 80079fc:	6039      	str	r1, [r7, #0]
 80079fe:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007a00:	79fb      	ldrb	r3, [r7, #7]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d105      	bne.n	8007a12 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007a06:	683a      	ldr	r2, [r7, #0]
 8007a08:	4907      	ldr	r1, [pc, #28]	@ (8007a28 <USBD_FS_ProductStrDescriptor+0x34>)
 8007a0a:	4808      	ldr	r0, [pc, #32]	@ (8007a2c <USBD_FS_ProductStrDescriptor+0x38>)
 8007a0c:	f7ff fe0c 	bl	8007628 <USBD_GetString>
 8007a10:	e004      	b.n	8007a1c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007a12:	683a      	ldr	r2, [r7, #0]
 8007a14:	4904      	ldr	r1, [pc, #16]	@ (8007a28 <USBD_FS_ProductStrDescriptor+0x34>)
 8007a16:	4805      	ldr	r0, [pc, #20]	@ (8007a2c <USBD_FS_ProductStrDescriptor+0x38>)
 8007a18:	f7ff fe06 	bl	8007628 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007a1c:	4b02      	ldr	r3, [pc, #8]	@ (8007a28 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8007a1e:	4618      	mov	r0, r3
 8007a20:	3708      	adds	r7, #8
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
 8007a26:	bf00      	nop
 8007a28:	20000e6c 	.word	0x20000e6c
 8007a2c:	080083f0 	.word	0x080083f0

08007a30 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b082      	sub	sp, #8
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	4603      	mov	r3, r0
 8007a38:	6039      	str	r1, [r7, #0]
 8007a3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007a3c:	683a      	ldr	r2, [r7, #0]
 8007a3e:	4904      	ldr	r1, [pc, #16]	@ (8007a50 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007a40:	4804      	ldr	r0, [pc, #16]	@ (8007a54 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007a42:	f7ff fdf1 	bl	8007628 <USBD_GetString>
  return USBD_StrDesc;
 8007a46:	4b02      	ldr	r3, [pc, #8]	@ (8007a50 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	3708      	adds	r7, #8
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	bd80      	pop	{r7, pc}
 8007a50:	20000e6c 	.word	0x20000e6c
 8007a54:	08008408 	.word	0x08008408

08007a58 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	4603      	mov	r3, r0
 8007a60:	6039      	str	r1, [r7, #0]
 8007a62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	221a      	movs	r2, #26
 8007a68:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007a6a:	f000 f855 	bl	8007b18 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007a6e:	4b02      	ldr	r3, [pc, #8]	@ (8007a78 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3708      	adds	r7, #8
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}
 8007a78:	200000f0 	.word	0x200000f0

08007a7c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b082      	sub	sp, #8
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	4603      	mov	r3, r0
 8007a84:	6039      	str	r1, [r7, #0]
 8007a86:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007a88:	79fb      	ldrb	r3, [r7, #7]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d105      	bne.n	8007a9a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007a8e:	683a      	ldr	r2, [r7, #0]
 8007a90:	4907      	ldr	r1, [pc, #28]	@ (8007ab0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007a92:	4808      	ldr	r0, [pc, #32]	@ (8007ab4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007a94:	f7ff fdc8 	bl	8007628 <USBD_GetString>
 8007a98:	e004      	b.n	8007aa4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007a9a:	683a      	ldr	r2, [r7, #0]
 8007a9c:	4904      	ldr	r1, [pc, #16]	@ (8007ab0 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007a9e:	4805      	ldr	r0, [pc, #20]	@ (8007ab4 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007aa0:	f7ff fdc2 	bl	8007628 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007aa4:	4b02      	ldr	r3, [pc, #8]	@ (8007ab0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3708      	adds	r7, #8
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}
 8007aae:	bf00      	nop
 8007ab0:	20000e6c 	.word	0x20000e6c
 8007ab4:	0800841c 	.word	0x0800841c

08007ab8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007ab8:	b580      	push	{r7, lr}
 8007aba:	b082      	sub	sp, #8
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	4603      	mov	r3, r0
 8007ac0:	6039      	str	r1, [r7, #0]
 8007ac2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007ac4:	79fb      	ldrb	r3, [r7, #7]
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d105      	bne.n	8007ad6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007aca:	683a      	ldr	r2, [r7, #0]
 8007acc:	4907      	ldr	r1, [pc, #28]	@ (8007aec <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007ace:	4808      	ldr	r0, [pc, #32]	@ (8007af0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007ad0:	f7ff fdaa 	bl	8007628 <USBD_GetString>
 8007ad4:	e004      	b.n	8007ae0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007ad6:	683a      	ldr	r2, [r7, #0]
 8007ad8:	4904      	ldr	r1, [pc, #16]	@ (8007aec <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007ada:	4805      	ldr	r0, [pc, #20]	@ (8007af0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007adc:	f7ff fda4 	bl	8007628 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007ae0:	4b02      	ldr	r3, [pc, #8]	@ (8007aec <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3708      	adds	r7, #8
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	bd80      	pop	{r7, pc}
 8007aea:	bf00      	nop
 8007aec:	20000e6c 	.word	0x20000e6c
 8007af0:	08008428 	.word	0x08008428

08007af4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b083      	sub	sp, #12
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	4603      	mov	r3, r0
 8007afc:	6039      	str	r1, [r7, #0]
 8007afe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	220c      	movs	r2, #12
 8007b04:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8007b06:	4b03      	ldr	r3, [pc, #12]	@ (8007b14 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr
 8007b14:	200000e0 	.word	0x200000e0

08007b18 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b084      	sub	sp, #16
 8007b1c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007b1e:	4b0f      	ldr	r3, [pc, #60]	@ (8007b5c <Get_SerialNum+0x44>)
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007b24:	4b0e      	ldr	r3, [pc, #56]	@ (8007b60 <Get_SerialNum+0x48>)
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007b2a:	4b0e      	ldr	r3, [pc, #56]	@ (8007b64 <Get_SerialNum+0x4c>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8007b30:	68fa      	ldr	r2, [r7, #12]
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4413      	add	r3, r2
 8007b36:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d009      	beq.n	8007b52 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007b3e:	2208      	movs	r2, #8
 8007b40:	4909      	ldr	r1, [pc, #36]	@ (8007b68 <Get_SerialNum+0x50>)
 8007b42:	68f8      	ldr	r0, [r7, #12]
 8007b44:	f000 f814 	bl	8007b70 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007b48:	2204      	movs	r2, #4
 8007b4a:	4908      	ldr	r1, [pc, #32]	@ (8007b6c <Get_SerialNum+0x54>)
 8007b4c:	68b8      	ldr	r0, [r7, #8]
 8007b4e:	f000 f80f 	bl	8007b70 <IntToUnicode>
  }
}
 8007b52:	bf00      	nop
 8007b54:	3710      	adds	r7, #16
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}
 8007b5a:	bf00      	nop
 8007b5c:	1fff7590 	.word	0x1fff7590
 8007b60:	1fff7594 	.word	0x1fff7594
 8007b64:	1fff7598 	.word	0x1fff7598
 8007b68:	200000f2 	.word	0x200000f2
 8007b6c:	20000102 	.word	0x20000102

08007b70 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b087      	sub	sp, #28
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	4613      	mov	r3, r2
 8007b7c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007b82:	2300      	movs	r3, #0
 8007b84:	75fb      	strb	r3, [r7, #23]
 8007b86:	e027      	b.n	8007bd8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	0f1b      	lsrs	r3, r3, #28
 8007b8c:	2b09      	cmp	r3, #9
 8007b8e:	d80b      	bhi.n	8007ba8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	0f1b      	lsrs	r3, r3, #28
 8007b94:	b2da      	uxtb	r2, r3
 8007b96:	7dfb      	ldrb	r3, [r7, #23]
 8007b98:	005b      	lsls	r3, r3, #1
 8007b9a:	4619      	mov	r1, r3
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	440b      	add	r3, r1
 8007ba0:	3230      	adds	r2, #48	@ 0x30
 8007ba2:	b2d2      	uxtb	r2, r2
 8007ba4:	701a      	strb	r2, [r3, #0]
 8007ba6:	e00a      	b.n	8007bbe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	0f1b      	lsrs	r3, r3, #28
 8007bac:	b2da      	uxtb	r2, r3
 8007bae:	7dfb      	ldrb	r3, [r7, #23]
 8007bb0:	005b      	lsls	r3, r3, #1
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	68bb      	ldr	r3, [r7, #8]
 8007bb6:	440b      	add	r3, r1
 8007bb8:	3237      	adds	r2, #55	@ 0x37
 8007bba:	b2d2      	uxtb	r2, r2
 8007bbc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	011b      	lsls	r3, r3, #4
 8007bc2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007bc4:	7dfb      	ldrb	r3, [r7, #23]
 8007bc6:	005b      	lsls	r3, r3, #1
 8007bc8:	3301      	adds	r3, #1
 8007bca:	68ba      	ldr	r2, [r7, #8]
 8007bcc:	4413      	add	r3, r2
 8007bce:	2200      	movs	r2, #0
 8007bd0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007bd2:	7dfb      	ldrb	r3, [r7, #23]
 8007bd4:	3301      	adds	r3, #1
 8007bd6:	75fb      	strb	r3, [r7, #23]
 8007bd8:	7dfa      	ldrb	r2, [r7, #23]
 8007bda:	79fb      	ldrb	r3, [r7, #7]
 8007bdc:	429a      	cmp	r2, r3
 8007bde:	d3d3      	bcc.n	8007b88 <IntToUnicode+0x18>
  }
}
 8007be0:	bf00      	nop
 8007be2:	bf00      	nop
 8007be4:	371c      	adds	r7, #28
 8007be6:	46bd      	mov	sp, r7
 8007be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bec:	4770      	bx	lr
	...

08007bf0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b096      	sub	sp, #88	@ 0x58
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007bf8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	601a      	str	r2, [r3, #0]
 8007c00:	605a      	str	r2, [r3, #4]
 8007c02:	609a      	str	r2, [r3, #8]
 8007c04:	60da      	str	r2, [r3, #12]
 8007c06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007c08:	f107 0310 	add.w	r3, r7, #16
 8007c0c:	2234      	movs	r2, #52	@ 0x34
 8007c0e:	2100      	movs	r1, #0
 8007c10:	4618      	mov	r0, r3
 8007c12:	f000 fba7 	bl	8008364 <memset>
  if(pcdHandle->Instance==USB)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a24      	ldr	r2, [pc, #144]	@ (8007cac <HAL_PCD_MspInit+0xbc>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d141      	bne.n	8007ca4 <HAL_PCD_MspInit+0xb4>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8007c20:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007c24:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_MSI;
 8007c26:	f04f 6340 	mov.w	r3, #201326592	@ 0xc000000
 8007c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007c2c:	f107 0310 	add.w	r3, r7, #16
 8007c30:	4618      	mov	r0, r3
 8007c32:	f7fb fe5f 	bl	80038f4 <HAL_RCCEx_PeriphCLKConfig>
 8007c36:	4603      	mov	r3, r0
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d001      	beq.n	8007c40 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8007c3c:	f7f8 fc52 	bl	80004e4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c40:	4b1b      	ldr	r3, [pc, #108]	@ (8007cb0 <HAL_PCD_MspInit+0xc0>)
 8007c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c44:	4a1a      	ldr	r2, [pc, #104]	@ (8007cb0 <HAL_PCD_MspInit+0xc0>)
 8007c46:	f043 0301 	orr.w	r3, r3, #1
 8007c4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007c4c:	4b18      	ldr	r3, [pc, #96]	@ (8007cb0 <HAL_PCD_MspInit+0xc0>)
 8007c4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c50:	f003 0301 	and.w	r3, r3, #1
 8007c54:	60fb      	str	r3, [r7, #12]
 8007c56:	68fb      	ldr	r3, [r7, #12]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007c58:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007c5c:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c5e:	2302      	movs	r3, #2
 8007c60:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c62:	2300      	movs	r3, #0
 8007c64:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007c66:	2303      	movs	r3, #3
 8007c68:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF10_USB_FS;
 8007c6a:	230a      	movs	r3, #10
 8007c6c:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007c6e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8007c72:	4619      	mov	r1, r3
 8007c74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007c78:	f7f8 ff80 	bl	8000b7c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8007c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8007cb0 <HAL_PCD_MspInit+0xc0>)
 8007c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c80:	4a0b      	ldr	r2, [pc, #44]	@ (8007cb0 <HAL_PCD_MspInit+0xc0>)
 8007c82:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8007c88:	4b09      	ldr	r3, [pc, #36]	@ (8007cb0 <HAL_PCD_MspInit+0xc0>)
 8007c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c8c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007c90:	60bb      	str	r3, [r7, #8]
 8007c92:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8007c94:	2200      	movs	r2, #0
 8007c96:	2100      	movs	r1, #0
 8007c98:	2043      	movs	r0, #67	@ 0x43
 8007c9a:	f7f8 ff38 	bl	8000b0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8007c9e:	2043      	movs	r0, #67	@ 0x43
 8007ca0:	f7f8 ff51 	bl	8000b46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8007ca4:	bf00      	nop
 8007ca6:	3758      	adds	r7, #88	@ 0x58
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	bd80      	pop	{r7, pc}
 8007cac:	40006800 	.word	0x40006800
 8007cb0:	40021000 	.word	0x40021000

08007cb4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b082      	sub	sp, #8
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f8d3 22dc 	ldr.w	r2, [r3, #732]	@ 0x2dc
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8007cc8:	4619      	mov	r1, r3
 8007cca:	4610      	mov	r0, r2
 8007ccc:	f7fe fbb1 	bl	8006432 <USBD_LL_SetupStage>
}
 8007cd0:	bf00      	nop
 8007cd2:	3708      	adds	r7, #8
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}

08007cd8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b082      	sub	sp, #8
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	6078      	str	r0, [r7, #4]
 8007ce0:	460b      	mov	r3, r1
 8007ce2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 8007cea:	78fa      	ldrb	r2, [r7, #3]
 8007cec:	6879      	ldr	r1, [r7, #4]
 8007cee:	4613      	mov	r3, r2
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	4413      	add	r3, r2
 8007cf4:	00db      	lsls	r3, r3, #3
 8007cf6:	440b      	add	r3, r1
 8007cf8:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	78fb      	ldrb	r3, [r7, #3]
 8007d00:	4619      	mov	r1, r3
 8007d02:	f7fe fbeb 	bl	80064dc <USBD_LL_DataOutStage>
}
 8007d06:	bf00      	nop
 8007d08:	3708      	adds	r7, #8
 8007d0a:	46bd      	mov	sp, r7
 8007d0c:	bd80      	pop	{r7, pc}

08007d0e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d0e:	b580      	push	{r7, lr}
 8007d10:	b082      	sub	sp, #8
 8007d12:	af00      	add	r7, sp, #0
 8007d14:	6078      	str	r0, [r7, #4]
 8007d16:	460b      	mov	r3, r1
 8007d18:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	f8d3 02dc 	ldr.w	r0, [r3, #732]	@ 0x2dc
 8007d20:	78fa      	ldrb	r2, [r7, #3]
 8007d22:	6879      	ldr	r1, [r7, #4]
 8007d24:	4613      	mov	r3, r2
 8007d26:	009b      	lsls	r3, r3, #2
 8007d28:	4413      	add	r3, r2
 8007d2a:	00db      	lsls	r3, r3, #3
 8007d2c:	440b      	add	r3, r1
 8007d2e:	3324      	adds	r3, #36	@ 0x24
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	78fb      	ldrb	r3, [r7, #3]
 8007d34:	4619      	mov	r1, r3
 8007d36:	f7fe fc84 	bl	8006642 <USBD_LL_DataInStage>
}
 8007d3a:	bf00      	nop
 8007d3c:	3708      	adds	r7, #8
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}

08007d42 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d42:	b580      	push	{r7, lr}
 8007d44:	b082      	sub	sp, #8
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8007d50:	4618      	mov	r0, r3
 8007d52:	f7fe fdbe 	bl	80068d2 <USBD_LL_SOF>
}
 8007d56:	bf00      	nop
 8007d58:	3708      	adds	r7, #8
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	bd80      	pop	{r7, pc}

08007d5e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d5e:	b580      	push	{r7, lr}
 8007d60:	b084      	sub	sp, #16
 8007d62:	af00      	add	r7, sp, #0
 8007d64:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007d66:	2301      	movs	r3, #1
 8007d68:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	799b      	ldrb	r3, [r3, #6]
 8007d6e:	2b02      	cmp	r3, #2
 8007d70:	d001      	beq.n	8007d76 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007d72:	f7f8 fbb7 	bl	80004e4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8007d7c:	7bfa      	ldrb	r2, [r7, #15]
 8007d7e:	4611      	mov	r1, r2
 8007d80:	4618      	mov	r0, r3
 8007d82:	f7fe fd62 	bl	800684a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f7fe fd0a 	bl	80067a6 <USBD_LL_Reset>
}
 8007d92:	bf00      	nop
 8007d94:	3710      	adds	r7, #16
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}
	...

08007d9c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b082      	sub	sp, #8
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8007daa:	4618      	mov	r0, r3
 8007dac:	f7fe fd5d 	bl	800686a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	7a9b      	ldrb	r3, [r3, #10]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d005      	beq.n	8007dc4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007db8:	4b04      	ldr	r3, [pc, #16]	@ (8007dcc <HAL_PCD_SuspendCallback+0x30>)
 8007dba:	691b      	ldr	r3, [r3, #16]
 8007dbc:	4a03      	ldr	r2, [pc, #12]	@ (8007dcc <HAL_PCD_SuspendCallback+0x30>)
 8007dbe:	f043 0306 	orr.w	r3, r3, #6
 8007dc2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007dc4:	bf00      	nop
 8007dc6:	3708      	adds	r7, #8
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}
 8007dcc:	e000ed00 	.word	0xe000ed00

08007dd0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b082      	sub	sp, #8
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	7a9b      	ldrb	r3, [r3, #10]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d007      	beq.n	8007df0 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007de0:	4b08      	ldr	r3, [pc, #32]	@ (8007e04 <HAL_PCD_ResumeCallback+0x34>)
 8007de2:	691b      	ldr	r3, [r3, #16]
 8007de4:	4a07      	ldr	r2, [pc, #28]	@ (8007e04 <HAL_PCD_ResumeCallback+0x34>)
 8007de6:	f023 0306 	bic.w	r3, r3, #6
 8007dea:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8007dec:	f000 fab4 	bl	8008358 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8007df6:	4618      	mov	r0, r3
 8007df8:	f7fe fd53 	bl	80068a2 <USBD_LL_Resume>
}
 8007dfc:	bf00      	nop
 8007dfe:	3708      	adds	r7, #8
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}
 8007e04:	e000ed00 	.word	0xe000ed00

08007e08 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b082      	sub	sp, #8
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8007e10:	f7fa ff12 	bl	8002c38 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8007e14:	4a2b      	ldr	r2, [pc, #172]	@ (8007ec4 <USBD_LL_Init+0xbc>)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f8c2 32dc 	str.w	r3, [r2, #732]	@ 0x2dc
  pdev->pData = &hpcd_USB_FS;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	4a29      	ldr	r2, [pc, #164]	@ (8007ec4 <USBD_LL_Init+0xbc>)
 8007e20:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_FS.Instance = USB;
 8007e24:	4b27      	ldr	r3, [pc, #156]	@ (8007ec4 <USBD_LL_Init+0xbc>)
 8007e26:	4a28      	ldr	r2, [pc, #160]	@ (8007ec8 <USBD_LL_Init+0xc0>)
 8007e28:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8007e2a:	4b26      	ldr	r3, [pc, #152]	@ (8007ec4 <USBD_LL_Init+0xbc>)
 8007e2c:	2208      	movs	r2, #8
 8007e2e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8007e30:	4b24      	ldr	r3, [pc, #144]	@ (8007ec4 <USBD_LL_Init+0xbc>)
 8007e32:	2202      	movs	r2, #2
 8007e34:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007e36:	4b23      	ldr	r3, [pc, #140]	@ (8007ec4 <USBD_LL_Init+0xbc>)
 8007e38:	2202      	movs	r2, #2
 8007e3a:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8007e3c:	4b21      	ldr	r3, [pc, #132]	@ (8007ec4 <USBD_LL_Init+0xbc>)
 8007e3e:	2200      	movs	r2, #0
 8007e40:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8007e42:	4b20      	ldr	r3, [pc, #128]	@ (8007ec4 <USBD_LL_Init+0xbc>)
 8007e44:	2200      	movs	r2, #0
 8007e46:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8007e48:	4b1e      	ldr	r3, [pc, #120]	@ (8007ec4 <USBD_LL_Init+0xbc>)
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8007e4e:	4b1d      	ldr	r3, [pc, #116]	@ (8007ec4 <USBD_LL_Init+0xbc>)
 8007e50:	2200      	movs	r2, #0
 8007e52:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8007e54:	481b      	ldr	r0, [pc, #108]	@ (8007ec4 <USBD_LL_Init+0xbc>)
 8007e56:	f7f9 f94d 	bl	80010f4 <HAL_PCD_Init>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d001      	beq.n	8007e64 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8007e60:	f7f8 fb40 	bl	80004e4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007e6a:	2318      	movs	r3, #24
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	2100      	movs	r1, #0
 8007e70:	f7fa fe11 	bl	8002a96 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007e7a:	2358      	movs	r3, #88	@ 0x58
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	2180      	movs	r1, #128	@ 0x80
 8007e80:	f7fa fe09 	bl	8002a96 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007e8a:	23c0      	movs	r3, #192	@ 0xc0
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	2181      	movs	r1, #129	@ 0x81
 8007e90:	f7fa fe01 	bl	8002a96 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007e9a:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	2101      	movs	r1, #1
 8007ea2:	f7fa fdf8 	bl	8002a96 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007eac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	2182      	movs	r1, #130	@ 0x82
 8007eb4:	f7fa fdef 	bl	8002a96 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3708      	adds	r7, #8
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	2000106c 	.word	0x2000106c
 8007ec8:	40006800 	.word	0x40006800

08007ecc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b084      	sub	sp, #16
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7f9 fa03 	bl	80012ee <HAL_PCD_Start>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007eec:	7bbb      	ldrb	r3, [r7, #14]
 8007eee:	2b03      	cmp	r3, #3
 8007ef0:	d816      	bhi.n	8007f20 <USBD_LL_Start+0x54>
 8007ef2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ef8 <USBD_LL_Start+0x2c>)
 8007ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ef8:	08007f09 	.word	0x08007f09
 8007efc:	08007f0f 	.word	0x08007f0f
 8007f00:	08007f15 	.word	0x08007f15
 8007f04:	08007f1b 	.word	0x08007f1b
    case HAL_OK :
      usb_status = USBD_OK;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	73fb      	strb	r3, [r7, #15]
    break;
 8007f0c:	e00b      	b.n	8007f26 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007f0e:	2303      	movs	r3, #3
 8007f10:	73fb      	strb	r3, [r7, #15]
    break;
 8007f12:	e008      	b.n	8007f26 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007f14:	2301      	movs	r3, #1
 8007f16:	73fb      	strb	r3, [r7, #15]
    break;
 8007f18:	e005      	b.n	8007f26 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007f1a:	2303      	movs	r3, #3
 8007f1c:	73fb      	strb	r3, [r7, #15]
    break;
 8007f1e:	e002      	b.n	8007f26 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8007f20:	2303      	movs	r3, #3
 8007f22:	73fb      	strb	r3, [r7, #15]
    break;
 8007f24:	bf00      	nop
  }
  return usb_status;
 8007f26:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3710      	adds	r7, #16
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}

08007f30 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007f30:	b580      	push	{r7, lr}
 8007f32:	b084      	sub	sp, #16
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	6078      	str	r0, [r7, #4]
 8007f38:	4608      	mov	r0, r1
 8007f3a:	4611      	mov	r1, r2
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	4603      	mov	r3, r0
 8007f40:	70fb      	strb	r3, [r7, #3]
 8007f42:	460b      	mov	r3, r1
 8007f44:	70bb      	strb	r3, [r7, #2]
 8007f46:	4613      	mov	r3, r2
 8007f48:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007f58:	78bb      	ldrb	r3, [r7, #2]
 8007f5a:	883a      	ldrh	r2, [r7, #0]
 8007f5c:	78f9      	ldrb	r1, [r7, #3]
 8007f5e:	f7f9 fb33 	bl	80015c8 <HAL_PCD_EP_Open>
 8007f62:	4603      	mov	r3, r0
 8007f64:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007f66:	7bbb      	ldrb	r3, [r7, #14]
 8007f68:	2b03      	cmp	r3, #3
 8007f6a:	d817      	bhi.n	8007f9c <USBD_LL_OpenEP+0x6c>
 8007f6c:	a201      	add	r2, pc, #4	@ (adr r2, 8007f74 <USBD_LL_OpenEP+0x44>)
 8007f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f72:	bf00      	nop
 8007f74:	08007f85 	.word	0x08007f85
 8007f78:	08007f8b 	.word	0x08007f8b
 8007f7c:	08007f91 	.word	0x08007f91
 8007f80:	08007f97 	.word	0x08007f97
    case HAL_OK :
      usb_status = USBD_OK;
 8007f84:	2300      	movs	r3, #0
 8007f86:	73fb      	strb	r3, [r7, #15]
    break;
 8007f88:	e00b      	b.n	8007fa2 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007f8a:	2303      	movs	r3, #3
 8007f8c:	73fb      	strb	r3, [r7, #15]
    break;
 8007f8e:	e008      	b.n	8007fa2 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007f90:	2301      	movs	r3, #1
 8007f92:	73fb      	strb	r3, [r7, #15]
    break;
 8007f94:	e005      	b.n	8007fa2 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007f96:	2303      	movs	r3, #3
 8007f98:	73fb      	strb	r3, [r7, #15]
    break;
 8007f9a:	e002      	b.n	8007fa2 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8007f9c:	2303      	movs	r3, #3
 8007f9e:	73fb      	strb	r3, [r7, #15]
    break;
 8007fa0:	bf00      	nop
  }
  return usb_status;
 8007fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3710      	adds	r7, #16
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b084      	sub	sp, #16
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	460b      	mov	r3, r1
 8007fb6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007fc6:	78fa      	ldrb	r2, [r7, #3]
 8007fc8:	4611      	mov	r1, r2
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f7f9 fb5b 	bl	8001686 <HAL_PCD_EP_Close>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8007fd4:	7bbb      	ldrb	r3, [r7, #14]
 8007fd6:	2b03      	cmp	r3, #3
 8007fd8:	d816      	bhi.n	8008008 <USBD_LL_CloseEP+0x5c>
 8007fda:	a201      	add	r2, pc, #4	@ (adr r2, 8007fe0 <USBD_LL_CloseEP+0x34>)
 8007fdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fe0:	08007ff1 	.word	0x08007ff1
 8007fe4:	08007ff7 	.word	0x08007ff7
 8007fe8:	08007ffd 	.word	0x08007ffd
 8007fec:	08008003 	.word	0x08008003
    case HAL_OK :
      usb_status = USBD_OK;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	73fb      	strb	r3, [r7, #15]
    break;
 8007ff4:	e00b      	b.n	800800e <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007ff6:	2303      	movs	r3, #3
 8007ff8:	73fb      	strb	r3, [r7, #15]
    break;
 8007ffa:	e008      	b.n	800800e <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	73fb      	strb	r3, [r7, #15]
    break;
 8008000:	e005      	b.n	800800e <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8008002:	2303      	movs	r3, #3
 8008004:	73fb      	strb	r3, [r7, #15]
    break;
 8008006:	e002      	b.n	800800e <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8008008:	2303      	movs	r3, #3
 800800a:	73fb      	strb	r3, [r7, #15]
    break;
 800800c:	bf00      	nop
  }
  return usb_status;
 800800e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008010:	4618      	mov	r0, r3
 8008012:	3710      	adds	r7, #16
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}

08008018 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
 8008020:	460b      	mov	r3, r1
 8008022:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008024:	2300      	movs	r3, #0
 8008026:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008028:	2300      	movs	r3, #0
 800802a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008032:	78fa      	ldrb	r2, [r7, #3]
 8008034:	4611      	mov	r1, r2
 8008036:	4618      	mov	r0, r3
 8008038:	f7f9 fbed 	bl	8001816 <HAL_PCD_EP_SetStall>
 800803c:	4603      	mov	r3, r0
 800803e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008040:	7bbb      	ldrb	r3, [r7, #14]
 8008042:	2b03      	cmp	r3, #3
 8008044:	d816      	bhi.n	8008074 <USBD_LL_StallEP+0x5c>
 8008046:	a201      	add	r2, pc, #4	@ (adr r2, 800804c <USBD_LL_StallEP+0x34>)
 8008048:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800804c:	0800805d 	.word	0x0800805d
 8008050:	08008063 	.word	0x08008063
 8008054:	08008069 	.word	0x08008069
 8008058:	0800806f 	.word	0x0800806f
    case HAL_OK :
      usb_status = USBD_OK;
 800805c:	2300      	movs	r3, #0
 800805e:	73fb      	strb	r3, [r7, #15]
    break;
 8008060:	e00b      	b.n	800807a <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008062:	2303      	movs	r3, #3
 8008064:	73fb      	strb	r3, [r7, #15]
    break;
 8008066:	e008      	b.n	800807a <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008068:	2301      	movs	r3, #1
 800806a:	73fb      	strb	r3, [r7, #15]
    break;
 800806c:	e005      	b.n	800807a <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800806e:	2303      	movs	r3, #3
 8008070:	73fb      	strb	r3, [r7, #15]
    break;
 8008072:	e002      	b.n	800807a <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8008074:	2303      	movs	r3, #3
 8008076:	73fb      	strb	r3, [r7, #15]
    break;
 8008078:	bf00      	nop
  }
  return usb_status;
 800807a:	7bfb      	ldrb	r3, [r7, #15]
}
 800807c:	4618      	mov	r0, r3
 800807e:	3710      	adds	r7, #16
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}

08008084 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b084      	sub	sp, #16
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	460b      	mov	r3, r1
 800808e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008090:	2300      	movs	r3, #0
 8008092:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008094:	2300      	movs	r3, #0
 8008096:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800809e:	78fa      	ldrb	r2, [r7, #3]
 80080a0:	4611      	mov	r1, r2
 80080a2:	4618      	mov	r0, r3
 80080a4:	f7f9 fc17 	bl	80018d6 <HAL_PCD_EP_ClrStall>
 80080a8:	4603      	mov	r3, r0
 80080aa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80080ac:	7bbb      	ldrb	r3, [r7, #14]
 80080ae:	2b03      	cmp	r3, #3
 80080b0:	d816      	bhi.n	80080e0 <USBD_LL_ClearStallEP+0x5c>
 80080b2:	a201      	add	r2, pc, #4	@ (adr r2, 80080b8 <USBD_LL_ClearStallEP+0x34>)
 80080b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080b8:	080080c9 	.word	0x080080c9
 80080bc:	080080cf 	.word	0x080080cf
 80080c0:	080080d5 	.word	0x080080d5
 80080c4:	080080db 	.word	0x080080db
    case HAL_OK :
      usb_status = USBD_OK;
 80080c8:	2300      	movs	r3, #0
 80080ca:	73fb      	strb	r3, [r7, #15]
    break;
 80080cc:	e00b      	b.n	80080e6 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80080ce:	2303      	movs	r3, #3
 80080d0:	73fb      	strb	r3, [r7, #15]
    break;
 80080d2:	e008      	b.n	80080e6 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80080d4:	2301      	movs	r3, #1
 80080d6:	73fb      	strb	r3, [r7, #15]
    break;
 80080d8:	e005      	b.n	80080e6 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80080da:	2303      	movs	r3, #3
 80080dc:	73fb      	strb	r3, [r7, #15]
    break;
 80080de:	e002      	b.n	80080e6 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80080e0:	2303      	movs	r3, #3
 80080e2:	73fb      	strb	r3, [r7, #15]
    break;
 80080e4:	bf00      	nop
  }
  return usb_status;
 80080e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80080e8:	4618      	mov	r0, r3
 80080ea:	3710      	adds	r7, #16
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}

080080f0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b085      	sub	sp, #20
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
 80080f8:	460b      	mov	r3, r1
 80080fa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008102:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008104:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008108:	2b00      	cmp	r3, #0
 800810a:	da0b      	bge.n	8008124 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800810c:	78fb      	ldrb	r3, [r7, #3]
 800810e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008112:	68f9      	ldr	r1, [r7, #12]
 8008114:	4613      	mov	r3, r2
 8008116:	009b      	lsls	r3, r3, #2
 8008118:	4413      	add	r3, r2
 800811a:	00db      	lsls	r3, r3, #3
 800811c:	440b      	add	r3, r1
 800811e:	3312      	adds	r3, #18
 8008120:	781b      	ldrb	r3, [r3, #0]
 8008122:	e00b      	b.n	800813c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008124:	78fb      	ldrb	r3, [r7, #3]
 8008126:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800812a:	68f9      	ldr	r1, [r7, #12]
 800812c:	4613      	mov	r3, r2
 800812e:	009b      	lsls	r3, r3, #2
 8008130:	4413      	add	r3, r2
 8008132:	00db      	lsls	r3, r3, #3
 8008134:	440b      	add	r3, r1
 8008136:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800813a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800813c:	4618      	mov	r0, r3
 800813e:	3714      	adds	r7, #20
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b084      	sub	sp, #16
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
 8008150:	460b      	mov	r3, r1
 8008152:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008154:	2300      	movs	r3, #0
 8008156:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008158:	2300      	movs	r3, #0
 800815a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008162:	78fa      	ldrb	r2, [r7, #3]
 8008164:	4611      	mov	r1, r2
 8008166:	4618      	mov	r0, r3
 8008168:	f7f9 fa0a 	bl	8001580 <HAL_PCD_SetAddress>
 800816c:	4603      	mov	r3, r0
 800816e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8008170:	7bbb      	ldrb	r3, [r7, #14]
 8008172:	2b03      	cmp	r3, #3
 8008174:	d816      	bhi.n	80081a4 <USBD_LL_SetUSBAddress+0x5c>
 8008176:	a201      	add	r2, pc, #4	@ (adr r2, 800817c <USBD_LL_SetUSBAddress+0x34>)
 8008178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800817c:	0800818d 	.word	0x0800818d
 8008180:	08008193 	.word	0x08008193
 8008184:	08008199 	.word	0x08008199
 8008188:	0800819f 	.word	0x0800819f
    case HAL_OK :
      usb_status = USBD_OK;
 800818c:	2300      	movs	r3, #0
 800818e:	73fb      	strb	r3, [r7, #15]
    break;
 8008190:	e00b      	b.n	80081aa <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008192:	2303      	movs	r3, #3
 8008194:	73fb      	strb	r3, [r7, #15]
    break;
 8008196:	e008      	b.n	80081aa <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008198:	2301      	movs	r3, #1
 800819a:	73fb      	strb	r3, [r7, #15]
    break;
 800819c:	e005      	b.n	80081aa <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800819e:	2303      	movs	r3, #3
 80081a0:	73fb      	strb	r3, [r7, #15]
    break;
 80081a2:	e002      	b.n	80081aa <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 80081a4:	2303      	movs	r3, #3
 80081a6:	73fb      	strb	r3, [r7, #15]
    break;
 80081a8:	bf00      	nop
  }
  return usb_status;
 80081aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3710      	adds	r7, #16
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b086      	sub	sp, #24
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	60f8      	str	r0, [r7, #12]
 80081bc:	607a      	str	r2, [r7, #4]
 80081be:	603b      	str	r3, [r7, #0]
 80081c0:	460b      	mov	r3, r1
 80081c2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80081c4:	2300      	movs	r3, #0
 80081c6:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80081c8:	2300      	movs	r3, #0
 80081ca:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80081d2:	7af9      	ldrb	r1, [r7, #11]
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	f7f9 fae6 	bl	80017a8 <HAL_PCD_EP_Transmit>
 80081dc:	4603      	mov	r3, r0
 80081de:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 80081e0:	7dbb      	ldrb	r3, [r7, #22]
 80081e2:	2b03      	cmp	r3, #3
 80081e4:	d816      	bhi.n	8008214 <USBD_LL_Transmit+0x60>
 80081e6:	a201      	add	r2, pc, #4	@ (adr r2, 80081ec <USBD_LL_Transmit+0x38>)
 80081e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081ec:	080081fd 	.word	0x080081fd
 80081f0:	08008203 	.word	0x08008203
 80081f4:	08008209 	.word	0x08008209
 80081f8:	0800820f 	.word	0x0800820f
    case HAL_OK :
      usb_status = USBD_OK;
 80081fc:	2300      	movs	r3, #0
 80081fe:	75fb      	strb	r3, [r7, #23]
    break;
 8008200:	e00b      	b.n	800821a <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008202:	2303      	movs	r3, #3
 8008204:	75fb      	strb	r3, [r7, #23]
    break;
 8008206:	e008      	b.n	800821a <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008208:	2301      	movs	r3, #1
 800820a:	75fb      	strb	r3, [r7, #23]
    break;
 800820c:	e005      	b.n	800821a <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800820e:	2303      	movs	r3, #3
 8008210:	75fb      	strb	r3, [r7, #23]
    break;
 8008212:	e002      	b.n	800821a <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8008214:	2303      	movs	r3, #3
 8008216:	75fb      	strb	r3, [r7, #23]
    break;
 8008218:	bf00      	nop
  }
  return usb_status;
 800821a:	7dfb      	ldrb	r3, [r7, #23]
}
 800821c:	4618      	mov	r0, r3
 800821e:	3718      	adds	r7, #24
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}

08008224 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b086      	sub	sp, #24
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	607a      	str	r2, [r7, #4]
 800822e:	603b      	str	r3, [r7, #0]
 8008230:	460b      	mov	r3, r1
 8008232:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008234:	2300      	movs	r3, #0
 8008236:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008238:	2300      	movs	r3, #0
 800823a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008242:	7af9      	ldrb	r1, [r7, #11]
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	f7f9 fa65 	bl	8001716 <HAL_PCD_EP_Receive>
 800824c:	4603      	mov	r3, r0
 800824e:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8008250:	7dbb      	ldrb	r3, [r7, #22]
 8008252:	2b03      	cmp	r3, #3
 8008254:	d816      	bhi.n	8008284 <USBD_LL_PrepareReceive+0x60>
 8008256:	a201      	add	r2, pc, #4	@ (adr r2, 800825c <USBD_LL_PrepareReceive+0x38>)
 8008258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800825c:	0800826d 	.word	0x0800826d
 8008260:	08008273 	.word	0x08008273
 8008264:	08008279 	.word	0x08008279
 8008268:	0800827f 	.word	0x0800827f
    case HAL_OK :
      usb_status = USBD_OK;
 800826c:	2300      	movs	r3, #0
 800826e:	75fb      	strb	r3, [r7, #23]
    break;
 8008270:	e00b      	b.n	800828a <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008272:	2303      	movs	r3, #3
 8008274:	75fb      	strb	r3, [r7, #23]
    break;
 8008276:	e008      	b.n	800828a <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008278:	2301      	movs	r3, #1
 800827a:	75fb      	strb	r3, [r7, #23]
    break;
 800827c:	e005      	b.n	800828a <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800827e:	2303      	movs	r3, #3
 8008280:	75fb      	strb	r3, [r7, #23]
    break;
 8008282:	e002      	b.n	800828a <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 8008284:	2303      	movs	r3, #3
 8008286:	75fb      	strb	r3, [r7, #23]
    break;
 8008288:	bf00      	nop
  }
  return usb_status;
 800828a:	7dfb      	ldrb	r3, [r7, #23]
}
 800828c:	4618      	mov	r0, r3
 800828e:	3718      	adds	r7, #24
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b082      	sub	sp, #8
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
 800829c:	460b      	mov	r3, r1
 800829e:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80082a6:	78fa      	ldrb	r2, [r7, #3]
 80082a8:	4611      	mov	r1, r2
 80082aa:	4618      	mov	r0, r3
 80082ac:	f7f9 fa64 	bl	8001778 <HAL_PCD_EP_GetRxCount>
 80082b0:	4603      	mov	r3, r0
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3708      	adds	r7, #8
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}
	...

080082bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b082      	sub	sp, #8
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	460b      	mov	r3, r1
 80082c6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80082c8:	78fb      	ldrb	r3, [r7, #3]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d002      	beq.n	80082d4 <HAL_PCDEx_LPM_Callback+0x18>
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d013      	beq.n	80082fa <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80082d2:	e023      	b.n	800831c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	7a9b      	ldrb	r3, [r3, #10]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d007      	beq.n	80082ec <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80082dc:	f000 f83c 	bl	8008358 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80082e0:	4b10      	ldr	r3, [pc, #64]	@ (8008324 <HAL_PCDEx_LPM_Callback+0x68>)
 80082e2:	691b      	ldr	r3, [r3, #16]
 80082e4:	4a0f      	ldr	r2, [pc, #60]	@ (8008324 <HAL_PCDEx_LPM_Callback+0x68>)
 80082e6:	f023 0306 	bic.w	r3, r3, #6
 80082ea:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 80082f2:	4618      	mov	r0, r3
 80082f4:	f7fe fad5 	bl	80068a2 <USBD_LL_Resume>
    break;
 80082f8:	e010      	b.n	800831c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	f8d3 32dc 	ldr.w	r3, [r3, #732]	@ 0x2dc
 8008300:	4618      	mov	r0, r3
 8008302:	f7fe fab2 	bl	800686a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	7a9b      	ldrb	r3, [r3, #10]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d005      	beq.n	800831a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800830e:	4b05      	ldr	r3, [pc, #20]	@ (8008324 <HAL_PCDEx_LPM_Callback+0x68>)
 8008310:	691b      	ldr	r3, [r3, #16]
 8008312:	4a04      	ldr	r2, [pc, #16]	@ (8008324 <HAL_PCDEx_LPM_Callback+0x68>)
 8008314:	f043 0306 	orr.w	r3, r3, #6
 8008318:	6113      	str	r3, [r2, #16]
    break;
 800831a:	bf00      	nop
}
 800831c:	bf00      	nop
 800831e:	3708      	adds	r7, #8
 8008320:	46bd      	mov	sp, r7
 8008322:	bd80      	pop	{r7, pc}
 8008324:	e000ed00 	.word	0xe000ed00

08008328 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8008328:	b480      	push	{r7}
 800832a:	b083      	sub	sp, #12
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8008330:	4b03      	ldr	r3, [pc, #12]	@ (8008340 <USBD_static_malloc+0x18>)
}
 8008332:	4618      	mov	r0, r3
 8008334:	370c      	adds	r7, #12
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	2000134c 	.word	0x2000134c

08008344 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8008344:	b480      	push	{r7}
 8008346:	b083      	sub	sp, #12
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]

}
 800834c:	bf00      	nop
 800834e:	370c      	adds	r7, #12
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8008358:	b580      	push	{r7, lr}
 800835a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800835c:	f7f7 ffaa 	bl	80002b4 <SystemClock_Config>
}
 8008360:	bf00      	nop
 8008362:	bd80      	pop	{r7, pc}

08008364 <memset>:
 8008364:	4402      	add	r2, r0
 8008366:	4603      	mov	r3, r0
 8008368:	4293      	cmp	r3, r2
 800836a:	d100      	bne.n	800836e <memset+0xa>
 800836c:	4770      	bx	lr
 800836e:	f803 1b01 	strb.w	r1, [r3], #1
 8008372:	e7f9      	b.n	8008368 <memset+0x4>

08008374 <__libc_init_array>:
 8008374:	b570      	push	{r4, r5, r6, lr}
 8008376:	4d0d      	ldr	r5, [pc, #52]	@ (80083ac <__libc_init_array+0x38>)
 8008378:	4c0d      	ldr	r4, [pc, #52]	@ (80083b0 <__libc_init_array+0x3c>)
 800837a:	1b64      	subs	r4, r4, r5
 800837c:	10a4      	asrs	r4, r4, #2
 800837e:	2600      	movs	r6, #0
 8008380:	42a6      	cmp	r6, r4
 8008382:	d109      	bne.n	8008398 <__libc_init_array+0x24>
 8008384:	4d0b      	ldr	r5, [pc, #44]	@ (80083b4 <__libc_init_array+0x40>)
 8008386:	4c0c      	ldr	r4, [pc, #48]	@ (80083b8 <__libc_init_array+0x44>)
 8008388:	f000 f826 	bl	80083d8 <_init>
 800838c:	1b64      	subs	r4, r4, r5
 800838e:	10a4      	asrs	r4, r4, #2
 8008390:	2600      	movs	r6, #0
 8008392:	42a6      	cmp	r6, r4
 8008394:	d105      	bne.n	80083a2 <__libc_init_array+0x2e>
 8008396:	bd70      	pop	{r4, r5, r6, pc}
 8008398:	f855 3b04 	ldr.w	r3, [r5], #4
 800839c:	4798      	blx	r3
 800839e:	3601      	adds	r6, #1
 80083a0:	e7ee      	b.n	8008380 <__libc_init_array+0xc>
 80083a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80083a6:	4798      	blx	r3
 80083a8:	3601      	adds	r6, #1
 80083aa:	e7f2      	b.n	8008392 <__libc_init_array+0x1e>
 80083ac:	08008478 	.word	0x08008478
 80083b0:	08008478 	.word	0x08008478
 80083b4:	08008478 	.word	0x08008478
 80083b8:	0800847c 	.word	0x0800847c

080083bc <memcpy>:
 80083bc:	440a      	add	r2, r1
 80083be:	4291      	cmp	r1, r2
 80083c0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80083c4:	d100      	bne.n	80083c8 <memcpy+0xc>
 80083c6:	4770      	bx	lr
 80083c8:	b510      	push	{r4, lr}
 80083ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083d2:	4291      	cmp	r1, r2
 80083d4:	d1f9      	bne.n	80083ca <memcpy+0xe>
 80083d6:	bd10      	pop	{r4, pc}

080083d8 <_init>:
 80083d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083da:	bf00      	nop
 80083dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083de:	bc08      	pop	{r3}
 80083e0:	469e      	mov	lr, r3
 80083e2:	4770      	bx	lr

080083e4 <_fini>:
 80083e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80083e6:	bf00      	nop
 80083e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80083ea:	bc08      	pop	{r3}
 80083ec:	469e      	mov	lr, r3
 80083ee:	4770      	bx	lr
