

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Jul 05 19:12:27 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTDbits	set	3971
    48  0000                     _PORTBbits	set	3969
    49  0000                     _TRISE	set	3990
    50  0000                     _TRISD	set	3989
    51  0000                     _TRISC	set	3988
    52  0000                     _TRISB	set	3987
    53  0000                     _TRISA	set	3986
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007F34                     __pcinit:
    59                           	callstack 0
    60  007F34                     start_initialization:
    61                           	callstack 0
    62  007F34                     __initialization:
    63                           	callstack 0
    64  007F34                     end_of_initialization:
    65                           	callstack 0
    66  007F34                     __end_of__initialization:
    67                           	callstack 0
    68  007F34  0100               	movlb	0
    69  007F36  EF9D  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000000                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000000                     
    75                           ; 1 bytes @ 0x0
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 17 in file "06-pic18f4550.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0
    98 ;;      Totals:         0       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        0 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108  007F3A                     __ptext0:
   109                           	callstack 0
   110  007F3A                     _main:
   111                           	callstack 31
   112  007F3A  0E00               	movlw	0
   113  007F3C  6E92               	movwf	146,c	;volatile
   114  007F3E  6893               	setf	147,c	;volatile
   115  007F40  0E00               	movlw	0
   116  007F42  6E94               	movwf	148,c	;volatile
   117  007F44  0E00               	movlw	0
   118  007F46  6E95               	movwf	149,c	;volatile
   119  007F48  0E00               	movlw	0
   120  007F4A  6E96               	movwf	150,c	;volatile
   121  007F4C  A081               	btfss	129,0,c	;volatile
   122  007F4E  EFAB  F03F         	goto	u11
   123  007F52  EFAD  F03F         	goto	u10
   124  007F56                     u11:
   125  007F56  EFB0  F03F         	goto	l19
   126  007F5A                     u10:
   127  007F5A  8083               	bsf	131,0,c	;volatile
   128  007F5C  EFB1  F03F         	goto	l20
   129  007F60                     l19:
   130  007F60  9083               	bcf	131,0,c	;volatile
   131  007F62                     l20:
   132  007F62  A281               	btfss	129,1,c	;volatile
   133  007F64  EFB6  F03F         	goto	u21
   134  007F68  EFB8  F03F         	goto	u20
   135  007F6C                     u21:
   136  007F6C  EFBB  F03F         	goto	l21
   137  007F70                     u20:
   138  007F70  8283               	bsf	131,1,c	;volatile
   139  007F72  EFBC  F03F         	goto	l22
   140  007F76                     l21:
   141  007F76  9283               	bcf	131,1,c	;volatile
   142  007F78                     l22:
   143  007F78  A481               	btfss	129,2,c	;volatile
   144  007F7A  EFC1  F03F         	goto	u31
   145  007F7E  EFC3  F03F         	goto	u30
   146  007F82                     u31:
   147  007F82  EFC6  F03F         	goto	l23
   148  007F86                     u30:
   149  007F86  8483               	bsf	131,2,c	;volatile
   150  007F88  EFC7  F03F         	goto	l24
   151  007F8C                     l23:
   152  007F8C  9483               	bcf	131,2,c	;volatile
   153  007F8E                     l24:
   154  007F8E  A681               	btfss	129,3,c	;volatile
   155  007F90  EFCC  F03F         	goto	u41
   156  007F94  EFCE  F03F         	goto	u40
   157  007F98                     u41:
   158  007F98  EFD1  F03F         	goto	l25
   159  007F9C                     u40:
   160  007F9C  8683               	bsf	131,3,c	;volatile
   161  007F9E  EFD2  F03F         	goto	l26
   162  007FA2                     l25:
   163  007FA2  9683               	bcf	131,3,c	;volatile
   164  007FA4                     l26:
   165  007FA4  A881               	btfss	129,4,c	;volatile
   166  007FA6  EFD7  F03F         	goto	u51
   167  007FAA  EFD9  F03F         	goto	u50
   168  007FAE                     u51:
   169  007FAE  EFDC  F03F         	goto	l27
   170  007FB2                     u50:
   171  007FB2  8883               	bsf	131,4,c	;volatile
   172  007FB4  EFDD  F03F         	goto	l28
   173  007FB8                     l27:
   174  007FB8  9883               	bcf	131,4,c	;volatile
   175  007FBA                     l28:
   176  007FBA  AA81               	btfss	129,5,c	;volatile
   177  007FBC  EFE2  F03F         	goto	u61
   178  007FC0  EFE4  F03F         	goto	u60
   179  007FC4                     u61:
   180  007FC4  EFE7  F03F         	goto	l29
   181  007FC8                     u60:
   182  007FC8  8A83               	bsf	131,5,c	;volatile
   183  007FCA  EFE8  F03F         	goto	l30
   184  007FCE                     l29:
   185  007FCE  9A83               	bcf	131,5,c	;volatile
   186  007FD0                     l30:
   187  007FD0  AC81               	btfss	129,6,c	;volatile
   188  007FD2  EFED  F03F         	goto	u71
   189  007FD6  EFEF  F03F         	goto	u70
   190  007FDA                     u71:
   191  007FDA  EFF2  F03F         	goto	l31
   192  007FDE                     u70:
   193  007FDE  8C83               	bsf	131,6,c	;volatile
   194  007FE0  EFF3  F03F         	goto	l32
   195  007FE4                     l31:
   196  007FE4  9C83               	bcf	131,6,c	;volatile
   197  007FE6                     l32:
   198  007FE6  AE81               	btfss	129,7,c	;volatile
   199  007FE8  EFF8  F03F         	goto	u81
   200  007FEC  EFFA  F03F         	goto	u80
   201  007FF0                     u81:
   202  007FF0  EFFD  F03F         	goto	l33
   203  007FF4                     u80:
   204  007FF4  8E83               	bsf	131,7,c	;volatile
   205  007FF6  EFFE  F03F         	goto	l35
   206  007FFA                     l33:
   207  007FFA  9E83               	bcf	131,7,c	;volatile
   208  007FFC                     l35:
   209  007FFC  EF00  F000         	goto	start
   210  008000                     __end_of_main:
   211                           	callstack 0
   212  0000                     
   213                           	psect	rparam
   214  0000                     
   215                           	psect	idloc
   216                           
   217                           ;Config register IDLOC0 @ 0x200000
   218                           ;	unspecified, using default values
   219  200000                     	org	2097152
   220  200000  FF                 	db	255
   221                           
   222                           ;Config register IDLOC1 @ 0x200001
   223                           ;	unspecified, using default values
   224  200001                     	org	2097153
   225  200001  FF                 	db	255
   226                           
   227                           ;Config register IDLOC2 @ 0x200002
   228                           ;	unspecified, using default values
   229  200002                     	org	2097154
   230  200002  FF                 	db	255
   231                           
   232                           ;Config register IDLOC3 @ 0x200003
   233                           ;	unspecified, using default values
   234  200003                     	org	2097155
   235  200003  FF                 	db	255
   236                           
   237                           ;Config register IDLOC4 @ 0x200004
   238                           ;	unspecified, using default values
   239  200004                     	org	2097156
   240  200004  FF                 	db	255
   241                           
   242                           ;Config register IDLOC5 @ 0x200005
   243                           ;	unspecified, using default values
   244  200005                     	org	2097157
   245  200005  FF                 	db	255
   246                           
   247                           ;Config register IDLOC6 @ 0x200006
   248                           ;	unspecified, using default values
   249  200006                     	org	2097158
   250  200006  FF                 	db	255
   251                           
   252                           ;Config register IDLOC7 @ 0x200007
   253                           ;	unspecified, using default values
   254  200007                     	org	2097159
   255  200007  FF                 	db	255
   256                           
   257                           	psect	config
   258                           
   259                           ;Config register CONFIG1L @ 0x300000
   260                           ;	PLL Prescaler Selection bits
   261                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   262                           ;	System Clock Postscaler Selection bits
   263                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   264                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   265                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   266  300000                     	org	3145728
   267  300000  00                 	db	0
   268                           
   269                           ;Config register CONFIG1H @ 0x300001
   270                           ;	Oscillator Selection bits
   271                           ;	FOSC = HS, HS oscillator (HS)
   272                           ;	Fail-Safe Clock Monitor Enable bit
   273                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   274                           ;	Internal/External Oscillator Switchover bit
   275                           ;	IESO = OFF, Oscillator Switchover mode disabled
   276  300001                     	org	3145729
   277  300001  0C                 	db	12
   278                           
   279                           ;Config register CONFIG2L @ 0x300002
   280                           ;	Power-up Timer Enable bit
   281                           ;	PWRT = ON, PWRT enabled
   282                           ;	Brown-out Reset Enable bits
   283                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   284                           ;	Brown-out Reset Voltage bits
   285                           ;	BORV = 1, Setting 2 4.33V
   286                           ;	USB Voltage Regulator Enable bit
   287                           ;	VREGEN = OFF, USB voltage regulator disabled
   288  300002                     	org	3145730
   289  300002  0E                 	db	14
   290                           
   291                           ;Config register CONFIG2H @ 0x300003
   292                           ;	Watchdog Timer Enable bit
   293                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   294                           ;	Watchdog Timer Postscale Select bits
   295                           ;	WDTPS = 1, 1:1
   296  300003                     	org	3145731
   297  300003  00                 	db	0
   298                           
   299                           ; Padding undefined space
   300  300004                     	org	3145732
   301  300004  FF                 	db	255
   302                           
   303                           ;Config register CONFIG3H @ 0x300005
   304                           ;	CCP2 MUX bit
   305                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   306                           ;	PORTB A/D Enable bit
   307                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   308                           ;	Low-Power Timer 1 Oscillator Enable bit
   309                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   310                           ;	MCLR Pin Enable bit
   311                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   312  300005                     	org	3145733
   313  300005  81                 	db	129
   314                           
   315                           ;Config register CONFIG4L @ 0x300006
   316                           ;	Stack Full/Underflow Reset Enable bit
   317                           ;	STVREN = ON, Stack full/underflow will cause Reset
   318                           ;	Single-Supply ICSP Enable bit
   319                           ;	LVP = OFF, Single-Supply ICSP disabled
   320                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   321                           ;	ICPRT = OFF, ICPORT disabled
   322                           ;	Extended Instruction Set Enable bit
   323                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   324                           ;	Background Debugger Enable bit
   325                           ;	DEBUG = 0x1, unprogrammed default
   326  300006                     	org	3145734
   327  300006  81                 	db	129
   328                           
   329                           ; Padding undefined space
   330  300007                     	org	3145735
   331  300007  FF                 	db	255
   332                           
   333                           ;Config register CONFIG5L @ 0x300008
   334                           ;	Code Protection bit
   335                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   336                           ;	Code Protection bit
   337                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   338                           ;	Code Protection bit
   339                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   340                           ;	Code Protection bit
   341                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   342  300008                     	org	3145736
   343  300008  0F                 	db	15
   344                           
   345                           ;Config register CONFIG5H @ 0x300009
   346                           ;	Boot Block Code Protection bit
   347                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   348                           ;	Data EEPROM Code Protection bit
   349                           ;	CPD = OFF, Data EEPROM is not code-protected
   350  300009                     	org	3145737
   351  300009  C0                 	db	192
   352                           
   353                           ;Config register CONFIG6L @ 0x30000A
   354                           ;	Write Protection bit
   355                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   356                           ;	Write Protection bit
   357                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   358                           ;	Write Protection bit
   359                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   360                           ;	Write Protection bit
   361                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   362  30000A                     	org	3145738
   363  30000A  0F                 	db	15
   364                           
   365                           ;Config register CONFIG6H @ 0x30000B
   366                           ;	Configuration Register Write Protection bit
   367                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   368                           ;	Boot Block Write Protection bit
   369                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   370                           ;	Data EEPROM Write Protection bit
   371                           ;	WRTD = OFF, Data EEPROM is not write-protected
   372  30000B                     	org	3145739
   373  30000B  E0                 	db	224
   374                           
   375                           ;Config register CONFIG7L @ 0x30000C
   376                           ;	Table Read Protection bit
   377                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   378                           ;	Table Read Protection bit
   379                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   380                           ;	Table Read Protection bit
   381                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   382                           ;	Table Read Protection bit
   383                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   384  30000C                     	org	3145740
   385  30000C  0F                 	db	15
   386                           
   387                           ;Config register CONFIG7H @ 0x30000D
   388                           ;	Boot Block Table Read Protection bit
   389                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   390  30000D                     	org	3145741
   391  30000D  40                 	db	64
   392                           tosu	equ	0xFFF
   393                           tosh	equ	0xFFE
   394                           tosl	equ	0xFFD
   395                           stkptr	equ	0xFFC
   396                           pclatu	equ	0xFFB
   397                           pclath	equ	0xFFA
   398                           pcl	equ	0xFF9
   399                           tblptru	equ	0xFF8
   400                           tblptrh	equ	0xFF7
   401                           tblptrl	equ	0xFF6
   402                           tablat	equ	0xFF5
   403                           prodh	equ	0xFF4
   404                           prodl	equ	0xFF3
   405                           indf0	equ	0xFEF
   406                           postinc0	equ	0xFEE
   407                           postdec0	equ	0xFED
   408                           preinc0	equ	0xFEC
   409                           plusw0	equ	0xFEB
   410                           fsr0h	equ	0xFEA
   411                           fsr0l	equ	0xFE9
   412                           wreg	equ	0xFE8
   413                           indf1	equ	0xFE7
   414                           postinc1	equ	0xFE6
   415                           postdec1	equ	0xFE5
   416                           preinc1	equ	0xFE4
   417                           plusw1	equ	0xFE3
   418                           fsr1h	equ	0xFE2
   419                           fsr1l	equ	0xFE1
   420                           bsr	equ	0xFE0
   421                           indf2	equ	0xFDF
   422                           postinc2	equ	0xFDE
   423                           postdec2	equ	0xFDD
   424                           preinc2	equ	0xFDC
   425                           plusw2	equ	0xFDB
   426                           fsr2h	equ	0xFDA
   427                           fsr2l	equ	0xFD9
   428                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Jul 05 19:12:27 2021

                     l20 7F62                       l21 7F76                       l30 7FD0  
                     l22 7F78                       l31 7FE4                       l23 7F8C  
                     l32 7FE6                       l24 7F8E                       l33 7FFA  
                     l25 7FA2                       l26 7FA4                       l35 7FFC  
                     l27 7FB8                       l19 7F60                       l28 7FBA  
                     l29 7FCE                       u10 7F5A                       u11 7F56  
                     u20 7F70                       u21 7F6C                       u30 7F86  
                     u31 7F82                       u40 7F9C                       u41 7F98  
                     u50 7FB2                       u51 7FAE                       u60 7FC8  
                     u61 7FC4                       u70 7FDE                       u71 7FDA  
                     u80 7FF4                       u81 7FF0                      l711 7F3A  
                    l721 7F86                      l713 7F3E                      l731 7FF4  
                    l723 7F9C                      l715 7F4C                      l725 7FB2  
                    l717 7F5A                      l727 7FC8                      l719 7F70  
                    l729 7FDE                     _main 7F3A                     start 0000  
           ___param_bank 000000                    ?_main 0000                    _TRISA 000F92  
                  _TRISB 000F93                    _TRISC 000F94                    _TRISD 000F95  
                  _TRISE 000F96          __initialization 7F34             __end_of_main 8000  
                 ??_main 0000            __activetblptr 000000                   isa$std 000001  
             __accesstop 0060  __end_of__initialization 7F34            ___rparam_used 000001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7F34                  __ramtop 0800                  __ptext0 7F3A  
   end_of_initialization 7F34                _PORTBbits 000F81                _PORTDbits 000F83  
    start_initialization 7F34                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 00C6                 isa$xinst 000000  
