{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734416929885 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734416929885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 11:28:49 2024 " "Processing started: Tue Dec 17 11:28:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734416929885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1734416929885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta execute -c execute " "Command: quartus_sta execute -c execute" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1734416929885 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1734416929918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1734416930021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1734416930021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416930068 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416930068 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "289 " "The Timing Analyzer is analyzing 289 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1734416930371 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "execute.sdc " "Synopsys Design Constraints File file not found: 'execute.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1734416930393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416930393 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734416930395 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1734416930395 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734416930395 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~10  from: dataa  to: combout " "Cell: execute_unit\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: dataa  to: combout " "Cell: execute_unit\|Add0~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~12  from: datac  to: combout " "Cell: execute_unit\|Add0~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~13  from: cin  to: combout " "Cell: execute_unit\|Add0~13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~13  from: datab  to: combout " "Cell: execute_unit\|Add0~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~15  from: dataa  to: combout " "Cell: execute_unit\|Add0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~16  from: datac  to: combout " "Cell: execute_unit\|Add0~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~2  from: datab  to: combout " "Cell: execute_unit\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~3  from: dataa  to: combout " "Cell: execute_unit\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~5  from: datad  to: combout " "Cell: execute_unit\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: datad  to: combout " "Cell: execute_unit\|Add0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~7  from: datad  to: combout " "Cell: execute_unit\|Add0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~8  from: cin  to: combout " "Cell: execute_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~8  from: datab  to: combout " "Cell: execute_unit\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416930400 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734416930400 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1734416930402 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734416930402 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1734416930403 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1734416930409 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734416930586 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734416930586 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.445 " "Worst-case setup slack is -16.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.445           -3390.217 clock  " "  -16.445           -3390.217 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.236           -2260.282 reset  " "  -12.236           -2260.282 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416930587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -8.706 " "Worst-case hold slack is -8.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.706            -458.444 reset  " "   -8.706            -458.444 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574              -2.358 clock  " "   -0.574              -2.358 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416930603 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734416930604 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734416930606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.240 " "Worst-case minimum pulse width slack is -3.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.240           -5454.439 reset  " "   -3.240           -5454.439 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -319.110 clock  " "   -3.000            -319.110 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416930608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416930608 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734416930702 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1734416930717 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1734416930945 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~10  from: dataa  to: combout " "Cell: execute_unit\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: dataa  to: combout " "Cell: execute_unit\|Add0~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~12  from: datac  to: combout " "Cell: execute_unit\|Add0~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~13  from: cin  to: combout " "Cell: execute_unit\|Add0~13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~13  from: datab  to: combout " "Cell: execute_unit\|Add0~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~15  from: dataa  to: combout " "Cell: execute_unit\|Add0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~16  from: datac  to: combout " "Cell: execute_unit\|Add0~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~2  from: datab  to: combout " "Cell: execute_unit\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~3  from: dataa  to: combout " "Cell: execute_unit\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~5  from: datad  to: combout " "Cell: execute_unit\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: datad  to: combout " "Cell: execute_unit\|Add0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~7  from: datad  to: combout " "Cell: execute_unit\|Add0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~8  from: cin  to: combout " "Cell: execute_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~8  from: datab  to: combout " "Cell: execute_unit\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931007 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734416931007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734416931008 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734416931044 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734416931044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.339 " "Worst-case setup slack is -15.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.339           -3156.815 clock  " "  -15.339           -3156.815 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.230           -2141.915 reset  " "  -11.230           -2141.915 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416931046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.766 " "Worst-case hold slack is -7.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.766            -421.610 reset  " "   -7.766            -421.610 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539              -2.199 clock  " "   -0.539              -2.199 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416931061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734416931063 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734416931066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -4895.764 reset  " "   -3.000           -4895.764 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -319.110 clock  " "   -3.000            -319.110 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416931069 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1734416931164 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~10  from: dataa  to: combout " "Cell: execute_unit\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~11  from: dataa  to: combout " "Cell: execute_unit\|Add0~11  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~12  from: datac  to: combout " "Cell: execute_unit\|Add0~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~13  from: cin  to: combout " "Cell: execute_unit\|Add0~13  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~13  from: datab  to: combout " "Cell: execute_unit\|Add0~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~15  from: dataa  to: combout " "Cell: execute_unit\|Add0~15  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~16  from: datac  to: combout " "Cell: execute_unit\|Add0~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~2  from: datab  to: combout " "Cell: execute_unit\|Add0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~3  from: dataa  to: combout " "Cell: execute_unit\|Add0~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~5  from: datad  to: combout " "Cell: execute_unit\|Add0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~6  from: datad  to: combout " "Cell: execute_unit\|Add0~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~7  from: datad  to: combout " "Cell: execute_unit\|Add0~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~8  from: cin  to: combout " "Cell: execute_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: execute_unit\|Add0~8  from: datab  to: combout " "Cell: execute_unit\|Add0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1734416931221 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1734416931221 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1734416931222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1734416931240 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1734416931240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.869 " "Worst-case setup slack is -7.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.869           -1589.859 clock  " "   -7.869           -1589.859 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.280           -1192.945 reset  " "   -6.280           -1192.945 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416931243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.858 " "Worst-case hold slack is -4.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.858            -275.820 reset  " "   -4.858            -275.820 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.254              -1.078 clock  " "   -0.254              -1.078 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416931267 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734416931272 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1734416931276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2114.655 reset  " "   -3.000           -2114.655 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -297.269 clock  " "   -3.000            -297.269 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1734416931280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1734416931280 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734416931712 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1734416931727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734416931791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 11:28:51 2024 " "Processing ended: Tue Dec 17 11:28:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734416931791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734416931791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734416931791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1734416931791 ""}
