# compile vhdl design source files
vhdl xil_defaultlib  "../../../../lab8/q1/q1.srcs/sources_1/imports/sources/math_real.vhdl"
vhdl xil_defaultlib  "../../../../lab9/7seg_disp_fsm/7seg_disp_fsm.srcs/sources_1/new/d_ff_int.vhd"
vhdl xil_defaultlib  "../../../../lab9/7seg_disp_fsm/7seg_disp_fsm.srcs/sources_1/new/d_ff_sync_reset.vhd"
vhdl xil_defaultlib  "../../../../lab8/q1/q1.srcs/sources_1/imports/sources/math_real-body.vhdl"
vhdl xil_defaultlib  "../../../../lab9/7seg_disp_fsm/7seg_disp_fsm.srcs/sources_1/new/sevenseg_disp.vhd"
vhdl xil_defaultlib  "../../../../lab9/7seg_disp_fsm/7seg_disp_fsm.srcs/sources_1/new/to_7seg.vhd"
vhdl xil_defaultlib  "../../../Final_project.srcs/sources_1/new/stop_light.vhd"

# Do not sort compile order
nosort
