
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003673                       # Number of seconds simulated
sim_ticks                                  3672776000                       # Number of ticks simulated
final_tick                                 3672776000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   1744                       # Simulator instruction rate (inst/s)
host_op_rate                                     1809                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 680612                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681452                       # Number of bytes of host memory used
host_seconds                                  5396.29                       # Real time elapsed on the host
sim_insts                                     9411539                       # Number of instructions simulated
sim_ops                                       9763323                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           83392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          828864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             912256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        83392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       148288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          148288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               14254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2317                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2317                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           22705441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          225677798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             248383239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      22705441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22705441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40374910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40374910                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40374910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          22705441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         225677798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            288758149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       14255                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9816                       # Number of write requests accepted
system.mem_ctrls.readBursts                     14255                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9816                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 386880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  525440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  124672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  912320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               628224                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   8210                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7846                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               94                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               48                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3672764000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 14255                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9816                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.841155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   287.457423                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.644141                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          245     22.11%     22.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          213     19.22%     41.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          120     10.83%     52.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          103      9.30%     61.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           67      6.05%     67.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      2.26%     69.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      2.35%     72.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           38      3.43%     75.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          271     24.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1108                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.739496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.187063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    241.562374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            116     97.48%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.84%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.84%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            1      0.84%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           119                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.369748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.344934                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.946587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              100     84.03%     84.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      5.04%     89.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3      2.52%     91.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      6.72%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.68%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           119                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     92153750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               205497500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   30225000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15244.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33994.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       105.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        33.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    248.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.88                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5182                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1692                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     152580.45                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4962300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2610960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                34828920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4186440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         66995760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             77696130                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3273120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       258863220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        26119680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        688720500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1168257030                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            318.085544                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3493890250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2928500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      28382000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2858164000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     68026750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     147575250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    567699500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3027360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1593900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8325240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                5982120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             29323650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1088640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        39674280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        20810880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        835330080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              965439270                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            262.863623                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3605522250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2032000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3464436500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     54196500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      56494000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     86995000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1114145                       # Number of BP lookups
system.cpu.branchPred.condPredicted            858103                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25514                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               640196                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  584343                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.275641                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108144                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                116                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54857                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              54236                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              621                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          233                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7345553                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              60215                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11121501                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1114145                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             746723                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7150084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   51484                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  767                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           817                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1118                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3441143                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   732                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7238743                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.594732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.164119                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1539057     21.26%     21.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2348971     32.45%     53.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   857259     11.84%     65.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2493456     34.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7238743                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.151676                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.514045                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   865701                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2344294                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2900759                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1102707                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  25282                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               537873                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   489                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10750472                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 73182                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  25282                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1395803                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  553395                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          14660                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3438828                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1810775                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10623178                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 44357                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                823582                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 427458                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 650047                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   7144                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             9596894                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              50143944                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12594507                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8835728                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   761166                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                181                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            151                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2001263                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3817298                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1837535                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2592811                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1102390                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10588349                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 191                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10089438                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10391                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          825216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2602137                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             53                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7238743                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.393811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.923172                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1284227     17.74%     17.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2675235     36.96%     54.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2504332     34.60%     89.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              694260      9.59%     98.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               80686      1.11%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7238743                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  128084      5.58%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2005171     87.35%     92.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                162294      7.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               12      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4713965     46.72%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  145      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3639184     36.07%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1736121     17.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10089438                       # Type of FU issued
system.cpu.iq.rate                           1.373544                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2295564                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.227521                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           29723530                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11413967                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10043764                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  44                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12384974                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2072792                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       291512                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       166463                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          152                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           103                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  25282                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   94123                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                143146                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10588555                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3817298                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1837535                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                138                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                143086                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            229                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7245                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        17923                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25168                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10061825                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3627961                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27613                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                      5348892                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   960491                       # Number of branches executed
system.cpu.iew.exec_stores                    1720931                       # Number of stores executed
system.cpu.iew.exec_rate                     1.369785                       # Inst execution rate
system.cpu.iew.wb_sent                       10052640                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10043780                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7102808                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8601207                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.367328                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.825792                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          783488                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             25054                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7121991                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.370870                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.049321                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3157256     44.33%     44.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2335265     32.79%     77.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       276481      3.88%     81.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       523212      7.35%     88.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        53476      0.75%     89.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       211118      2.96%     92.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        60840      0.85%     92.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       363818      5.11%     98.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       140525      1.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7121991                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9411539                       # Number of instructions committed
system.cpu.commit.committedOps                9763323                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5196858                       # Number of memory references committed
system.cpu.commit.loads                       3525786                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     934630                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9040497                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105744                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4566327     46.77%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             131      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3525786     36.11%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1671056     17.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9763323                       # Class of committed instruction
system.cpu.commit.bw_lim_events                140525                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     17527822                       # The number of ROB reads
system.cpu.rob.rob_writes                    21210384                       # The number of ROB writes
system.cpu.timesIdled                            1256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          106810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9411539                       # Number of Instructions Simulated
system.cpu.committedOps                       9763323                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.780484                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.780484                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.281257                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.281257                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11607425                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6837740                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  41041111                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2176850                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5340466                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    105                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             12935                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.997087                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3201071                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12951                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            247.167863                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2550000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.997087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6463777                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6463777                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1532947                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1532947                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1668034                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1668034                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           40                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3200981                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3200981                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3200981                       # number of overall hits
system.cpu.dcache.overall_hits::total         3200981                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        21635                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21635                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         2692                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2692                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data        24327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          24327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        24327                       # number of overall misses
system.cpu.dcache.overall_misses::total         24327                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    835027500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    835027500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     95622500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     95622500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       752000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       752000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    930650000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    930650000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    930650000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    930650000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1554582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1554582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1670726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1670726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           53                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3225308                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3225308                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3225308                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3225308                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013917                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001611                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001611                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.245283                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.245283                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.038462                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.038462                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007543                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007543                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007543                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007543                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38596.140513                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38596.140513                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35520.988113                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35520.988113                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 57846.153846                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 57846.153846                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38255.847412                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38255.847412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38255.847412                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38255.847412                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6748                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              72                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    93.722222                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        12935                       # number of writebacks
system.cpu.dcache.writebacks::total             12935                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         9049                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9049                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2329                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2329                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11378                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11378                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11378                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        12586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12586                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          363                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        12949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12949                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        12949                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12949                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    467234000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    467234000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     18643500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     18643500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        43000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        43000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    485877500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    485877500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    485877500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    485877500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008096                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000217                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.037736                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.037736                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004015                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004015                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004015                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 37123.311616                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37123.311616                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51359.504132                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51359.504132                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37522.395552                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37522.395552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37522.395552                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37522.395552                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               856                       # number of replacements
system.cpu.icache.tags.tagsinuse           405.104548                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3439583                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1303                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2639.741366                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   405.104548                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.791220                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.791220                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6883573                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6883573                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3439583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3439583                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3439583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3439583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3439583                       # number of overall hits
system.cpu.icache.overall_hits::total         3439583                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1552                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1552                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1552                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1552                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1552                       # number of overall misses
system.cpu.icache.overall_misses::total          1552                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    103974984                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103974984                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    103974984                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103974984                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    103974984                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103974984                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3441135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3441135                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3441135                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3441135                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3441135                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3441135                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000451                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000451                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000451                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000451                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000451                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66994.190722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66994.190722                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66994.190722                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66994.190722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66994.190722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66994.190722                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        26563                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               299                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    88.839465                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           13                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          856                       # number of writebacks
system.cpu.icache.writebacks::total               856                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          248                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          248                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          248                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          248                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          248                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1304                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1304                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1304                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1304                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1304                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1304                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89429485                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89429485                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89429485                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89429485                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89429485                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89429485                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000379                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000379                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000379                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000379                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000379                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000379                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68580.893405                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68580.893405                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68580.893405                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68580.893405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68580.893405                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68580.893405                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         28046                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        13793                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         3975                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3672776000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13891                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2317                       # Transaction distribution
system.membus.trans_dist::WritebackClean        11474                       # Transaction distribution
system.membus.trans_dist::ReadExReq               363                       # Transaction distribution
system.membus.trans_dist::ReadExResp              363                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1304                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12588                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        38837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  42300                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       138176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1656704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1794880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14255                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.278990                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.448518                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10278     72.10%     72.10% # Request fanout histogram
system.membus.snoop_fanout::1                    3977     27.90%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               14255                       # Request fanout histogram
system.membus.reqLayer0.occupancy            85997500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6917246                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           67790490                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
