# RTL Simulation Variables
sim.inputs:
  input_files:
    - "wave_gen.v"
    - "digel_soc.v"
    - "digel_soc_tb.v"
    - "simpleuart.v"
    - "spimemio.v"
    - "picosoc.v"
    - "spiflash.v"
    - "../picorv32.v"
  timescale: "1ns/10ps"
  top_module: "digel_soc"
  tb_name: "testbench"
  tb_dut: "uut"
  execution_flags: "+firmware=digel_soc.hex"
  defines: 
    - "CLOCK_PERIOD=20.00"
