{'a_gtet_b': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['expa_gt_expb', 'expa_et_expb', 'mana_gtet_manb'],
                        []],
              'DLines': ['191:D', '123:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012d6d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a2890>]},
 'bits_shifted': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '104:C', '160:C'],
                             [None, None, '104:C']],
                  'Clocked': True,
                  'DDeps': [['bits_shifted_out_2'], []],
                  'DLines': ['219:D', '137:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc39710>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bb8d0>]},
 'bits_shifted_out': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '104:C', '160:C'],
                                 [None, None, '104:C']],
                      'Clocked': True,
                      'DDeps': [['exp_small_et0', 'mantissa_small_2'], []],
                      'DLines': ['217:D', '136:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc39090>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bb5d0>]},
 'bits_shifted_out_2': {'CDeps': [[[], [], ['rst'], ['enable']],
                                  [[], [], ['rst']]],
                        'CLines': [[None, None, '104:C', '160:C'],
                                   [None, None, '104:C']],
                        'Clocked': True,
                        'DDeps': [['bits_shifted_out', 'exponent_diff_2'],
                                  []],
                        'DLines': ['218:D', '137:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc39490>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bb750>]},
 'count': {'CDeps': [[[], [], ['rst']],
                     [[],
                      [],
                      ['rst'],
                      ['enable', 'count_ready_0', 'count_ready']]],
           'CLines': [[None, None, '354:C'], [None, None, '354:C', '356:C']],
           'Clocked': True,
           'DDeps': [[], ['count']],
           'DLines': ['355:D', '357:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b7e10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16bc310>]},
 'count_ready': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '340:C', '345:C'],
                            [None, None, '340:C']],
                 'Clocked': True,
                 'DDeps': [['count'], []],
                 'DLines': ['348:D', '343:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b7b90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b7510>]},
 'count_ready_0': {'CDeps': [[[], [], ['rst'], ['enable']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '340:C', '345:C'],
                              [None, None, '340:C']],
                   'Clocked': True,
                   'DDeps': [['count'], []],
                   'DLines': ['347:D', '342:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b79d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b73d0>]},
 'diff': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
          'Clocked': True,
          'DDeps': [['large_add_5', 'small_shift_4'], []],
          'DLines': ['241:D', '149:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3d450>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4fd0>]},
 'diff_10': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['diff_9'], []],
             'DLines': ['263:D', '152:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc0ff50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012ce50>]},
 'diff_11': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['diffround_overflow', 'diff_10', 'diff_10'], []],
             'DLines': ['264:D', '153:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168a1d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012cf90>]},
 'diff_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['diff'], []],
            'DLines': ['241:D', '150:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3d590>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012c450>]},
 'diff_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['diff_2'], []],
            'DLines': ['241:D', '151:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3d6d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012c590>]},
 'diff_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['diffshift_gt_exponent',
                       'diff_3',
                       'expl_11',
                       'diff_3',
                       'diff_shift_2'],
                      []],
            'DLines': ['244:D', '151:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3dd50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012c6d0>]},
 'diff_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['diff_4'], []],
            'DLines': ['245:D', '151:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3dfd0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012c810>]},
 'diff_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['diff_5'], []],
            'DLines': ['245:D', '151:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc23150>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012c950>]},
 'diff_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['diff_6'], []],
            'DLines': ['245:D', '151:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc23290>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012ca90>]},
 'diff_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['diff_7'], []],
            'DLines': ['245:D', '151:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc233d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012cbd0>]},
 'diff_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['round_enable', 'diff_8', 'diff_8'], []],
            'DLines': ['262:D', '152:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc0fb90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012cd10>]},
 'diff_shift': {'CDeps': [[[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []]],
                'CLines': [[None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None],
                           [None, '278:C', None]],
                'Clocked': True,
                'DDeps': [[],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          []],
                'DLines': ['298:D',
                           '292:D',
                           '308:D',
                           '312:D',
                           '328:D',
                           '307:D',
                           '293:D',
                           '329:D',
                           '325:D',
                           '304:D',
                           '283:D',
                           '295:D',
                           '331:D',
                           '326:D',
                           '305:D',
                           '296:D',
                           '309:D',
                           '327:D',
                           '311:D',
                           '303:D',
                           '322:D',
                           '290:D',
                           '321:D',
                           '300:D',
                           '330:D',
                           '289:D',
                           '297:D',
                           '306:D',
                           '286:D',
                           '334:D',
                           '318:D',
                           '324:D',
                           '285:D',
                           '332:D',
                           '301:D',
                           '314:D',
                           '284:D',
                           '288:D',
                           '299:D',
                           '317:D',
                           '294:D',
                           '282:D',
                           '279:D',
                           '316:D',
                           '281:D',
                           '333:D',
                           '302:D',
                           '310:D',
                           '287:D',
                           '323:D',
                           '320:D',
                           '313:D',
                           '280:D',
                           '315:D',
                           '291:D',
                           '319:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169f550>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169a910>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a5990>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a91d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b3250>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a5790>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169ab10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b3450>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16aec10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a5190>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16956d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169af10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b3850>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16aee10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a5390>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169f150>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a5b90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b3050>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a5f90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169ff50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16ae610>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169a510>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16ae410>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169f950>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b3650>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169a310>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169f350>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a5590>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf1695cd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b3e50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a9dd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16aea10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf1695ad0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b3a50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169fb50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a95d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16958d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169a110>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169f750>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a9bd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169ad10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16954d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168fe90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a99d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16952d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b3c50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169fd50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a5d90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf1695ed0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16ae810>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16ae210>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a93d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf1695110>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a97d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf169a710>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16a9fd0>]},
 'diff_shift_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '104:C', '160:C'],
                             [None, None, '104:C']],
                  'Clocked': True,
                  'DDeps': [['diff_shift'], []],
                  'DLines': ['240:D', '149:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3d250>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4e90>]},
 'diffround_overflow': {'CDeps': [[[], [], ['rst'], ['enable']],
                                  [[], [], ['rst']]],
                        'CLines': [[None, None, '104:C', '160:C'],
                                   [None, None, '104:C']],
                        'Clocked': True,
                        'DDeps': [['diff_9'], []],
                        'DLines': ['263:D', '153:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc0fe10>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0139150>]},
 'diffshift_et_55': {'CDeps': [[[], [], ['rst'], ['enable']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '104:C', '160:C'],
                                [None, None, '104:C']],
                     'Clocked': True,
                     'DDeps': [['diff_shift_2'], []],
                     'DLines': ['243:D', '150:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3db10>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012c310>]},
 'diffshift_gt_exponent': {'CDeps': [[[], [], ['rst'], ['enable']],
                                     [[], [], ['rst']]],
                           'CLines': [[None, None, '104:C', '160:C'],
                                      [None, None, '104:C']],
                           'Clocked': True,
                           'DDeps': [['diff_shift', 'expl_10'], []],
                           'DLines': ['242:D', '150:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3d8d0>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012c190>]},
 'exp_add_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exponent_add'], []],
               'DLines': ['239:D', '147:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3d0d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4450>]},
 'exp_add_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_add_2'], []],
               'DLines': ['265:D', '147:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168a390>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4590>]},
 'exp_add_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_add_3'], []],
               'DLines': ['265:D', '147:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168a4d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b46d0>]},
 'exp_add_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_add_4'], []],
               'DLines': ['265:D', '148:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168a610>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4810>]},
 'exp_add_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_add_5'], []],
               'DLines': ['266:D', '148:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168a750>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4950>]},
 'exp_add_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_add_6'], []],
               'DLines': ['266:D', '148:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168a890>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4a90>]},
 'exp_add_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_add_7'], []],
               'DLines': ['266:D', '148:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168a9d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4bd0>]},
 'exp_add_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['sumround_overflow', 'exp_add_8', 'exp_add_8'], []],
               'DLines': ['267:D', '149:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168ac10>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4d10>]},
 'exp_large_et0': {'CDeps': [[[], [], ['rst'], ['enable']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '104:C', '160:C'],
                              [None, None, '104:C']],
                   'Clocked': True,
                   'DDeps': [['exponent_large'], []],
                   'DLines': ['205:D', '130:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2e710>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bc390>]},
 'exp_large_et0_2': {'CDeps': [[[], [], ['rst'], ['enable']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '104:C', '160:C'],
                                [None, None, '104:C']],
                     'Clocked': True,
                     'DDeps': [['exp_large_et0'], []],
                     'DLines': ['207:D', '131:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2ea90>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bc690>]},
 'exp_small_et0': {'CDeps': [[[], [], ['rst'], ['enable']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '104:C', '160:C'],
                              [None, None, '104:C']],
                   'Clocked': True,
                   'DDeps': [['exponent_small'], []],
                   'DLines': ['204:D', '130:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2e4d0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bc210>]},
 'exp_small_et0_2': {'CDeps': [[[], [], ['rst'], ['enable']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '104:C', '160:C'],
                                [None, None, '104:C']],
                     'Clocked': True,
                     'DDeps': [['exp_small_et0'], []],
                     'DLines': ['206:D', '131:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2e8d0>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bc510>]},
 'exp_sub_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['diffshift_et_55', 'exponent_sub'], []],
               'DLines': ['247:D', '154:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc238d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0139410>]},
 'exp_sub_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_sub_2'], []],
               'DLines': ['268:D', '154:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168add0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0139550>]},
 'exp_sub_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_sub_3'], []],
               'DLines': ['268:D', '154:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168af10>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0139690>]},
 'exp_sub_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_sub_4'], []],
               'DLines': ['268:D', '154:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168f090>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd01397d0>]},
 'exp_sub_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_sub_5'], []],
               'DLines': ['269:D', '155:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168f1d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0139910>]},
 'exp_sub_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_sub_6'], []],
               'DLines': ['269:D', '155:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168f310>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0139a50>]},
 'exp_sub_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['diffround_overflow', 'exp_sub_7', 'exp_sub_7'],
                         []],
               'DLines': ['270:D', '155:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168f550>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0139b90>]},
 'expa_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['exponent_a'], []],
            'DLines': ['175:D', '115:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0129f50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00989d0>]},
 'expa_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['expa_2'], []],
            'DLines': ['175:D', '115:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012a0d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0098b10>]},
 'expa_et_expb': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '104:C', '160:C'],
                             [None, None, '104:C']],
                  'Clocked': True,
                  'DDeps': [['exponent_a', 'exponent_b'], []],
                  'DLines': ['189:D', '122:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012d1d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a25d0>]},
 'expa_et_inf': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '104:C', '160:C'],
                            [None, None, '104:C']],
                 'Clocked': True,
                 'DDeps': [['exponent_a'], []],
                 'DLines': ['179:D', '117:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0124050>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a3690>]},
 'expa_gt_expb': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '104:C', '160:C'],
                             [None, None, '104:C']],
                  'Clocked': True,
                  'DDeps': [['exponent_a', 'exponent_b'], []],
                  'DLines': ['188:D', '122:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0126f90>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a2450>]},
 'expb_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['exponent_b'], []],
            'DLines': ['176:D', '116:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012a410>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0098c50>]},
 'expb_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['expb_2'], []],
            'DLines': ['176:D', '116:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012a550>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0098d90>]},
 'expb_et_inf': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '104:C', '160:C'],
                            [None, None, '104:C']],
                 'Clocked': True,
                 'DDeps': [['exponent_b'], []],
                 'DLines': ['180:D', '117:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0124210>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a37d0>]},
 'expl_10': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['expl_9'], []],
             'DLines': ['203:D', '129:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2e150>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a8f10>]},
 'expl_11': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['expl_10'], []],
             'DLines': ['203:D', '129:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2e290>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bc090>]},
 'expl_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['exponent_large'], []],
            'DLines': ['201:D', '127:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3f710>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a8510>]},
 'expl_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['expl_2'], []],
            'DLines': ['201:D', '128:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3f850>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a8650>]},
 'expl_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['expl_3'], []],
            'DLines': ['201:D', '128:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3f990>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a8790>]},
 'expl_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['expl_4'], []],
            'DLines': ['202:D', '128:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3fad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a88d0>]},
 'expl_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['expl_5'], []],
            'DLines': ['202:D', '128:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3fc10>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a8a10>]},
 'expl_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['expl_6'], []],
            'DLines': ['202:D', '128:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3fd50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a8b50>]},
 'expl_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['expl_7'], []],
            'DLines': ['202:D', '129:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3fe90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a8c90>]},
 'expl_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['expl_8'], []],
            'DLines': ['203:D', '129:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3ffd0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a8dd0>]},
 'exponent_a': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '104:C', '160:C'],
                           [None, None, '104:C']],
                'Clocked': True,
                'DDeps': [['opa'], []],
                'DLines': ['175:D', '115:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0129dd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0098750>]},
 'exponent_add': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '104:C', '160:C'],
                             [None, None, '104:C']],
                  'Clocked': True,
                  'DDeps': [['sum_overflow', 'expl_10', 'expl_10'], []],
                  'DLines': ['238:D', '147:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc16e90>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4310>]},
 'exponent_b': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '104:C', '160:C'],
                           [None, None, '104:C']],
                'Clocked': True,
                'DDeps': [['opb'], []],
                'DLines': ['176:D', '115:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012a290>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0098890>]},
 'exponent_diff': {'CDeps': [[[], [], ['rst'], ['enable']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '104:C', '160:C'],
                              [None, None, '104:C']],
                   'Clocked': True,
                   'DDeps': [['exponent_large', 'exponent_small'], []],
                   'DLines': ['214:D', '135:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2aad0>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bb150>]},
 'exponent_diff_2': {'CDeps': [[[], [], ['rst'], ['enable']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '104:C', '160:C'],
                                [None, None, '104:C']],
                     'Clocked': True,
                     'DDeps': [['exponent_diff'], []],
                     'DLines': ['215:D', '135:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2ac90>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bb2d0>]},
 'exponent_diff_3': {'CDeps': [[[], [], ['rst'], ['enable']],
                               [[], [], ['rst']]],
                     'CLines': [[None, None, '104:C', '160:C'],
                                [None, None, '104:C']],
                     'Clocked': True,
                     'DDeps': [['exponent_diff_2'], []],
                     'DLines': ['216:D', '135:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2ae50>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bb450>]},
 'exponent_large': {'CDeps': [[[], [], ['rst'], ['enable']],
                              [[], [], ['rst']]],
                    'CLines': [[None, None, '104:C', '160:C'],
                               [None, None, '104:C']],
                    'Clocked': True,
                    'DDeps': [['a_gtet_b', 'expa_3', 'expb_3'], []],
                    'DLines': ['200:D', '127:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3f510>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a83d0>]},
 'exponent_small': {'CDeps': [[[], [], ['rst'], ['enable']],
                              [[], [], ['rst']]],
                    'CLines': [[None, None, '104:C', '160:C'],
                               [None, None, '104:C']],
                    'Clocked': True,
                    'DDeps': [['a_gtet_b', 'expb_3', 'expa_3'], []],
                    'DLines': ['199:D', '127:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3f2d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a8250>]},
 'exponent_sub': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '104:C', '160:C'],
                             [None, None, '104:C']],
                  'Clocked': True,
                  'DDeps': [['diffshift_gt_exponent',
                             'expl_11',
                             'diff_shift_2'],
                            []],
                  'DLines': ['246:D', '153:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc235d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd01392d0>]},
 'fpu_op_1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['fpu_op'], []],
              'DLines': ['161:D', '105:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0118090>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04dcc90>]},
 'fpu_op_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['fpu_op_1'], []],
              'DLines': ['168:D', '105:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0114dd0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04dcf50>]},
 'fpu_op_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['fpu_op_2'], []],
              'DLines': ['168:D', '106:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0114f10>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d50d0>]},
 'fpu_op_final': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '104:C', '160:C'],
                             [None, None, '104:C']],
                  'Clocked': True,
                  'DDeps': [['fpu_op_1', 'sign_a', 'sign_b'], []],
                  'DLines': ['161:D', '105:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0118310>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04dce10>]},
 'fpuf_10': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_9'], []],
             'DLines': ['164:D', '108:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0118e90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d5c10>]},
 'fpuf_11': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_10'], []],
             'DLines': ['164:D', '108:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0118fd0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d5d50>]},
 'fpuf_12': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_11'], []],
             'DLines': ['164:D', '108:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0114150>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d5e90>]},
 'fpuf_13': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_12'], []],
             'DLines': ['165:D', '108:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0114290>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d5fd0>]},
 'fpuf_14': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_13'], []],
             'DLines': ['165:D', '108:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd01143d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d9150>]},
 'fpuf_15': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_14'], []],
             'DLines': ['165:D', '109:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0114510>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d9290>]},
 'fpuf_16': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_15'], []],
             'DLines': ['166:D', '109:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0114650>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d93d0>]},
 'fpuf_17': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_16'], []],
             'DLines': ['166:D', '109:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0114790>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d9510>]},
 'fpuf_18': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_17'], []],
             'DLines': ['166:D', '109:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd01148d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d9650>]},
 'fpuf_19': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_18'], []],
             'DLines': ['167:D', '109:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0114a10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d9790>]},
 'fpuf_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['fpu_op_final'], []],
            'DLines': ['162:D', '106:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0118490>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d5210>]},
 'fpuf_20': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_19'], []],
             'DLines': ['167:D', '110:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0114b50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d98d0>]},
 'fpuf_21': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['fpuf_20'], []],
             'DLines': ['167:D', '110:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0114c90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d9a10>]},
 'fpuf_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['fpuf_2'], []],
            'DLines': ['162:D', '106:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd01185d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d5350>]},
 'fpuf_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['fpuf_3'], []],
            'DLines': ['162:D', '106:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0118710>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d5490>]},
 'fpuf_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['fpuf_4'], []],
            'DLines': ['163:D', '107:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0118850>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d55d0>]},
 'fpuf_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['fpuf_5'], []],
            'DLines': ['163:D', '107:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0118990>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d5710>]},
 'fpuf_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['fpuf_6'], []],
            'DLines': ['163:D', '107:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0118ad0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d5850>]},
 'fpuf_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['fpuf_7'], []],
            'DLines': ['163:D', '107:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0118c10>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d5990>]},
 'fpuf_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['fpuf_8'], []],
            'DLines': ['164:D', '107:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0118d50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d5ad0>]},
 'in_inf10': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf9'], []],
              'DLines': ['183:D', '119:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0124f90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00974d0>]},
 'in_inf11': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf10'], []],
              'DLines': ['184:D', '120:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0126110>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0097610>]},
 'in_inf12': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf11'], []],
              'DLines': ['184:D', '120:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0126250>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0097750>]},
 'in_inf13': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf12'], []],
              'DLines': ['184:D', '120:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0126390>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0097890>]},
 'in_inf14': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf13'], []],
              'DLines': ['185:D', '120:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd01264d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00979d0>]},
 'in_inf15': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf14'], []],
              'DLines': ['185:D', '120:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0126610>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0097b10>]},
 'in_inf16': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf15'], []],
              'DLines': ['185:D', '121:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0126750>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0097c50>]},
 'in_inf17': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf16'], []],
              'DLines': ['186:D', '121:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0126890>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0097d90>]},
 'in_inf18': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf17'], []],
              'DLines': ['186:D', '121:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd01269d0>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0097ed0>]},
 'in_inf19': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf18'], []],
              'DLines': ['186:D', '121:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0126b10>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a2050>]},
 'in_inf2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['input_is_inf'], []],
             'DLines': ['181:D', '118:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0124590>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a3a90>]},
 'in_inf20': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf19'], []],
              'DLines': ['187:D', '121:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0126c50>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a2190>]},
 'in_inf21': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
              'CLines': [[None, None, '104:C', '160:C'],
                         [None, None, '104:C']],
              'Clocked': True,
              'DDeps': [['in_inf20'], []],
              'DLines': ['187:D', '122:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0126d90>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a22d0>]},
 'in_inf3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['in_inf2'], []],
             'DLines': ['182:D', '118:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd01246d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a3bd0>]},
 'in_inf4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['in_inf3'], []],
             'DLines': ['182:D', '118:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0124810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a3d10>]},
 'in_inf5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['in_inf4'], []],
             'DLines': ['182:D', '118:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0124950>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a3e50>]},
 'in_inf6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['in_inf5'], []],
             'DLines': ['182:D', '119:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0124a90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a3f90>]},
 'in_inf7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['in_inf6'], []],
             'DLines': ['183:D', '119:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0124bd0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0097110>]},
 'in_inf8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['in_inf7'], []],
             'DLines': ['183:D', '119:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0124d10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0097250>]},
 'in_inf9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['in_inf8'], []],
             'DLines': ['183:D', '119:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0124e50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0097390>]},
 'input_is_inf': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '104:C', '160:C'],
                             [None, None, '104:C']],
                  'Clocked': True,
                  'DDeps': [['expa_et_inf', 'expb_et_inf'], []],
                  'DLines': ['181:D', '118:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0124410>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a3950>]},
 'large_add': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_large_et0_2', 'mantissa_large_3'], []],
               'DLines': ['220:D', '138:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc39a90>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bba10>]},
 'large_add_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '104:C', '160:C'],
                            [None, None, '104:C']],
                 'Clocked': True,
                 'DDeps': [['large_add'], []],
                 'DLines': ['221:D', '138:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc39b90>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bbb50>]},
 'large_add_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '104:C', '160:C'],
                            [None, None, '104:C']],
                 'Clocked': True,
                 'DDeps': [['large_add_2'], []],
                 'DLines': ['221:D', '139:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc39cd0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bbc90>]},
 'large_add_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '104:C', '160:C'],
                            [None, None, '104:C']],
                 'Clocked': True,
                 'DDeps': [['large_add_3'], []],
                 'DLines': ['222:D', '139:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc39e10>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bbdd0>]},
 'large_add_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '104:C', '160:C'],
                            [None, None, '104:C']],
                 'Clocked': True,
                 'DDeps': [['large_add_4'], []],
                 'DLines': ['222:D', '139:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc39f50>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bbf10>]},
 'mana_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['mantissa_a'], []],
            'DLines': ['177:D', '116:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012a890>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a3190>]},
 'mana_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['mana_2'], []],
            'DLines': ['177:D', '116:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012a9d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a32d0>]},
 'mana_gtet_manb': {'CDeps': [[[], [], ['rst'], ['enable']],
                              [[], [], ['rst']]],
                    'CLines': [[None, None, '104:C', '160:C'],
                               [None, None, '104:C']],
                    'Clocked': True,
                    'DDeps': [['mantissa_a', 'mantissa_b'], []],
                    'DLines': ['190:D', '122:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012d3d0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a2750>]},
 'manb_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['mantissa_b'], []],
            'DLines': ['178:D', '117:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012ad10>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a3410>]},
 'manb_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['manb_2'], []],
            'DLines': ['178:D', '117:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012ae50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a3550>]},
 'mantissa_a': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '104:C', '160:C'],
                           [None, None, '104:C']],
                'Clocked': True,
                'DDeps': [['opa'], []],
                'DLines': ['177:D', '116:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012a710>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0098ed0>]},
 'mantissa_b': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                'CLines': [[None, None, '104:C', '160:C'],
                           [None, None, '104:C']],
                'Clocked': True,
                'DDeps': [['opb'], []],
                'DLines': ['178:D', '116:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012ab90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a3050>]},
 'mantissa_large': {'CDeps': [[[], [], ['rst'], ['enable']],
                              [[], [], ['rst']]],
                    'CLines': [[None, None, '104:C', '160:C'],
                               [None, None, '104:C']],
                    'Clocked': True,
                    'DDeps': [['a_gtet_b', 'mana_3', 'manb_3'], []],
                    'DLines': ['209:D', '132:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2ee90>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bc990>]},
 'mantissa_large_2': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '104:C', '160:C'],
                                 [None, None, '104:C']],
                      'Clocked': True,
                      'DDeps': [['mantissa_large'], []],
                      'DLines': ['211:D', '133:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2a2d0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bcc90>]},
 'mantissa_large_3': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '104:C', '160:C'],
                                 [None, None, '104:C']],
                      'Clocked': True,
                      'DDeps': [['exp_large_et0', 'mantissa_large_2'], []],
                      'DLines': ['213:D', '134:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2a790>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bcf90>]},
 'mantissa_small': {'CDeps': [[[], [], ['rst'], ['enable']],
                              [[], [], ['rst']]],
                    'CLines': [[None, None, '104:C', '160:C'],
                               [None, None, '104:C']],
                    'Clocked': True,
                    'DDeps': [['a_gtet_b', 'manb_3', 'mana_3'], []],
                    'DLines': ['208:D', '132:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2ec50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bc810>]},
 'mantissa_small_2': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '104:C', '160:C'],
                                 [None, None, '104:C']],
                      'Clocked': True,
                      'DDeps': [['mantissa_small'], []],
                      'DLines': ['210:D', '133:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2a110>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bcb10>]},
 'mantissa_small_3': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '104:C', '160:C'],
                                 [None, None, '104:C']],
                      'Clocked': True,
                      'DDeps': [['exp_small_et0', 'mantissa_small_2'], []],
                      'DLines': ['212:D', '134:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2a4d0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03bce10>]},
 'out': {'CDeps': [[[], [], ['rst'], ['enable', 'count_ready']],
                   [[], [], ['rst']]],
         'CLines': [[None, None, '362:C', '364:C'], [None, None, '362:C']],
         'Clocked': True,
         'DDeps': [['in_inf21', 'outfp', 'outfp'], []],
         'DLines': ['365:D', '363:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16bca10>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16bc5d0>]},
 'outfp': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['fpuf_21',
                      'sign_19',
                      'exp_sub_8',
                      'diff_11',
                      'sign_19',
                      'exp_add_9',
                      'sum_11'],
                     []],
           'DLines': ['271:D', '155:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf168f910>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0139cd0>]},
 'ready': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '340:C', '345:C'], [None, None, '340:C']],
           'Clocked': True,
           'DDeps': [['count_ready'], []],
           'DLines': ['346:D', '341:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b77d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cf16b7210>]},
 'rm_1': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
          'Clocked': True,
          'DDeps': [['rmode'], []],
          'DLines': ['169:D', '111:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013d090>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d9b50>]},
 'rm_10': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['rm_9'], []],
           'DLines': ['171:D', '112:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013dbd0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a46d0>]},
 'rm_11': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['rm_10'], []],
           'DLines': ['171:D', '112:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013dd10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a4810>]},
 'rm_12': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['rm_11'], []],
           'DLines': ['171:D', '113:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013de50>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a4950>]},
 'rm_13': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['rm_12'], []],
           'DLines': ['171:D', '113:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013df90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a4a90>]},
 'rm_14': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['rm_13'], []],
           'DLines': ['172:D', '113:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0129110>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a4bd0>]},
 'rm_15': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['rm_14'], []],
           'DLines': ['172:D', '113:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0129250>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a4d10>]},
 'rm_16': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['rm_15'], []],
           'DLines': ['172:D', '113:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0129390>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a4e50>]},
 'rm_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
          'Clocked': True,
          'DDeps': [['rm_1'], []],
          'DLines': ['169:D', '111:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013d1d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d9c90>]},
 'rm_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
          'Clocked': True,
          'DDeps': [['rm_2'], []],
          'DLines': ['169:D', '111:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013d310>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d9dd0>]},
 'rm_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
          'Clocked': True,
          'DDeps': [['rm_3'], []],
          'DLines': ['169:D', '111:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013d450>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd04d9f10>]},
 'rm_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
          'Clocked': True,
          'DDeps': [['rm_4'], []],
          'DLines': ['170:D', '111:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013d590>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a4090>]},
 'rm_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
          'Clocked': True,
          'DDeps': [['rm_5'], []],
          'DLines': ['170:D', '112:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013d6d0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a41d0>]},
 'rm_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
          'Clocked': True,
          'DDeps': [['rm_6'], []],
          'DLines': ['170:D', '112:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013d810>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a4310>]},
 'rm_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
          'Clocked': True,
          'DDeps': [['rm_7'], []],
          'DLines': ['170:D', '112:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013d950>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a4450>]},
 'rm_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
          'Clocked': True,
          'DDeps': [['rm_8'], []],
          'DLines': ['170:D', '112:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd013da90>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a4590>]},
 'round_enable': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '104:C', '160:C'],
                             [None, None, '104:C']],
                  'Clocked': True,
                  'DDeps': [['round_posinf_enable',
                             'round_neginf_enable',
                             'round_nearest_enable'],
                            []],
                  'DLines': ['258:D', '158:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc42f90>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0107d90>]},
 'round_nearest_enable': {'CDeps': [[[], [], ['rst'], ['enable']],
                                    [[], [], ['rst']]],
                          'CLines': [[None, None, '104:C', '160:C'],
                                     [None, None, '104:C']],
                          'Clocked': True,
                          'DDeps': [['round_nearest_mode',
                                     'round_nearest_trigger',
                                     'round_nearest_exception'],
                                    []],
                          'DLines': ['253:D', '157:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2dbd0>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0107610>]},
 'round_nearest_exception': {'CDeps': [[[], [], ['rst'], ['enable']],
                                       [[], [], ['rst']]],
                             'CLines': [[None, None, '104:C', '160:C'],
                                        [None, None, '104:C']],
                             'Clocked': True,
                             'DDeps': [['fpuf_15',
                                        'diff_5',
                                        'diff_5',
                                        'sum_5',
                                        'sum_5'],
                                       []],
                             'DLines': ['252:D', '157:D'],
                             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2d5d0>,
                                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0107490>]},
 'round_nearest_mode': {'CDeps': [[[], [], ['rst'], ['enable']],
                                  [[], [], ['rst']]],
                        'CLines': [[None, None, '104:C', '160:C'],
                                   [None, None, '104:C']],
                        'Clocked': True,
                        'DDeps': [['rm_16'], []],
                        'DLines': ['248:D', '156:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc23b90>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0139e50>]},
 'round_nearest_trigger': {'CDeps': [[[], [], ['rst'], ['enable']],
                                     [[], [], ['rst']]],
                           'CLines': [[None, None, '104:C', '160:C'],
                                      [None, None, '104:C']],
                           'Clocked': True,
                           'DDeps': [['fpuf_15', 'diff_5', 'sum_5'], []],
                           'DLines': ['251:D', '156:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2d1d0>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0107310>]},
 'round_neginf_enable': {'CDeps': [[[], [], ['rst'], ['enable']],
                                   [[], [], ['rst']]],
                         'CLines': [[None, None, '104:C', '160:C'],
                                    [None, None, '104:C']],
                         'Clocked': True,
                         'DDeps': [['round_neginf_mode',
                                    'round_neginf_trigger'],
                                   []],
                         'DLines': ['257:D', '158:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc42d10>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0107c10>]},
 'round_neginf_mode': {'CDeps': [[[], [], ['rst'], ['enable']],
                                 [[], [], ['rst']]],
                       'CLines': [[None, None, '104:C', '160:C'],
                                  [None, None, '104:C']],
                       'Clocked': True,
                       'DDeps': [['rm_16'], []],
                       'DLines': ['250:D', '156:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc23f90>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0107190>]},
 'round_neginf_trigger': {'CDeps': [[[], [], ['rst'], ['enable']],
                                    [[], [], ['rst']]],
                          'CLines': [[None, None, '104:C', '160:C'],
                                     [None, None, '104:C']],
                          'Clocked': True,
                          'DDeps': [['fpuf_15',
                                     'diff_5',
                                     'sign_13',
                                     'sum_5',
                                     'sign_13'],
                                    []],
                          'DLines': ['256:D', '158:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc428d0>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0107a90>]},
 'round_posinf_enable': {'CDeps': [[[], [], ['rst'], ['enable']],
                                   [[], [], ['rst']]],
                         'CLines': [[None, None, '104:C', '160:C'],
                                    [None, None, '104:C']],
                         'Clocked': True,
                         'DDeps': [['round_posinf_mode',
                                    'round_posinf_trigger'],
                                   []],
                         'DLines': ['255:D', '157:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc42550>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0107910>]},
 'round_posinf_mode': {'CDeps': [[[], [], ['rst'], ['enable']],
                                 [[], [], ['rst']]],
                       'CLines': [[None, None, '104:C', '160:C'],
                                  [None, None, '104:C']],
                       'Clocked': True,
                       'DDeps': [['rm_16'], []],
                       'DLines': ['249:D', '156:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc23d90>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0139fd0>]},
 'round_posinf_trigger': {'CDeps': [[[], [], ['rst'], ['enable']],
                                    [[], [], ['rst']]],
                          'CLines': [[None, None, '104:C', '160:C'],
                                     [None, None, '104:C']],
                          'Clocked': True,
                          'DDeps': [['fpuf_15',
                                     'diff_5',
                                     'sign_13',
                                     'sum_5',
                                     'sign_13'],
                                    []],
                          'DLines': ['254:D', '157:D'],
                          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc420d0>,
                                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0107790>]},
 'sign': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
          'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
          'Clocked': True,
          'DDeps': [['a_gtet_b', 'sign_a3', 'sign_b3', 'fpu_op_3'], []],
          'DLines': ['192:D', '123:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012d850>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a29d0>]},
 'sign_10': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_9'], []],
             'DLines': ['195:D', '125:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2f590>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c0550>]},
 'sign_11': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_10'], []],
             'DLines': ['195:D', '125:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2f6d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c0690>]},
 'sign_12': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_11'], []],
             'DLines': ['195:D', '125:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2f810>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c07d0>]},
 'sign_13': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_12'], []],
             'DLines': ['196:D', '125:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2f950>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c0910>]},
 'sign_14': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_13'], []],
             'DLines': ['196:D', '125:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2fa90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c0a50>]},
 'sign_15': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_14'], []],
             'DLines': ['196:D', '126:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2fbd0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c0b90>]},
 'sign_16': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_15'], []],
             'DLines': ['197:D', '126:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2fd10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c0cd0>]},
 'sign_17': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_16'], []],
             'DLines': ['197:D', '126:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2fe50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c0e10>]},
 'sign_18': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_17'], []],
             'DLines': ['197:D', '126:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2ff90>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c0f50>]},
 'sign_19': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_18'], []],
             'DLines': ['198:D', '126:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc3f110>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03a80d0>]},
 'sign_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['sign'], []],
            'DLines': ['193:D', '123:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012db50>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a2b10>]},
 'sign_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['sign_2'], []],
            'DLines': ['193:D', '123:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012dc90>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a2c50>]},
 'sign_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['sign_3'], []],
            'DLines': ['193:D', '123:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012ddd0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a2d90>]},
 'sign_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['sign_4'], []],
            'DLines': ['193:D', '123:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd012df10>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a2ed0>]},
 'sign_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['sign_5'], []],
            'DLines': ['194:D', '124:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2f090>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c0050>]},
 'sign_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['sign_6'], []],
            'DLines': ['194:D', '124:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2f1d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c0190>]},
 'sign_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['sign_7'], []],
            'DLines': ['194:D', '124:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2f310>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c02d0>]},
 'sign_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['sign_8'], []],
            'DLines': ['194:D', '124:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc2f450>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00c0410>]},
 'sign_a': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['opa'], []],
            'DLines': ['173:D', '113:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0129550>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00a4f90>]},
 'sign_a2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_a'], []],
             'DLines': ['173:D', '114:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0129850>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0098250>]},
 'sign_a3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_a2'], []],
             'DLines': ['174:D', '114:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0129ad0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd00984d0>]},
 'sign_b': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['opb'], []],
            'DLines': ['173:D', '114:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0129710>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0098110>]},
 'sign_b2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_b'], []],
             'DLines': ['174:D', '114:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0129990>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0098390>]},
 'sign_b3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sign_b2'], []],
             'DLines': ['174:D', '114:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0129c10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd0098610>]},
 'small_add': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['exp_small_et0_2', 'mantissa_small_3'], []],
               'DLines': ['223:D', '139:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc402d0>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03c0090>]},
 'small_fraction_enable': {'CDeps': [[[], [], ['rst'], ['enable']],
                                     [[], [], ['rst']]],
                           'CLines': [[None, None, '104:C', '160:C'],
                                      [None, None, '104:C']],
                           'Clocked': True,
                           'DDeps': [['small_is_nonzero_3',
                                      'small_shift_nonzero'],
                                     []],
                           'DLines': ['227:D', '143:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc40d10>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03c0dd0>]},
 'small_is_nonzero': {'CDeps': [[[], [], ['rst'], ['enable']],
                                [[], [], ['rst']]],
                      'CLines': [[None, None, '104:C', '160:C'],
                                 [None, None, '104:C']],
                      'Clocked': True,
                      'DDeps': [['exp_small_et0_2'], []],
                      'DLines': ['230:D', '142:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc384d0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03c0950>]},
 'small_is_nonzero_2': {'CDeps': [[[], [], ['rst'], ['enable']],
                                  [[], [], ['rst']]],
                        'CLines': [[None, None, '104:C', '160:C'],
                                   [None, None, '104:C']],
                        'Clocked': True,
                        'DDeps': [['small_is_nonzero'], []],
                        'DLines': ['231:D', '142:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc38690>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03c0ad0>]},
 'small_is_nonzero_3': {'CDeps': [[[], [], ['rst'], ['enable']],
                                  [[], [], ['rst']]],
                        'CLines': [[None, None, '104:C', '160:C'],
                                   [None, None, '104:C']],
                        'Clocked': True,
                        'DDeps': [['small_is_nonzero_2'], []],
                        'DLines': ['231:D', '142:D'],
                        'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc38850>,
                                        <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03c0c50>]},
 'small_shift': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                 'CLines': [[None, None, '104:C', '160:C'],
                            [None, None, '104:C']],
                 'Clocked': True,
                 'DDeps': [['small_add', 'exponent_diff_3'], []],
                 'DLines': ['224:D', '140:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc40490>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03c01d0>]},
 'small_shift_2': {'CDeps': [[[], [], ['rst'], ['enable']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '104:C', '160:C'],
                              [None, None, '104:C']],
                   'Clocked': True,
                   'DDeps': [['small_shift', 'bits_shifted', 'small_shift'],
                             []],
                   'DLines': ['225:D', '140:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc40950>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03c0350>]},
 'small_shift_3': {'CDeps': [[[], [], ['rst'], ['enable']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '104:C', '160:C'],
                              [None, None, '104:C']],
                   'Clocked': True,
                   'DDeps': [['small_shift_2'], []],
                   'DLines': ['226:D', '140:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc40a50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03c04d0>]},
 'small_shift_4': {'CDeps': [[[], [], ['rst'], ['enable']],
                             [[], [], ['rst']]],
                   'CLines': [[None, None, '104:C', '160:C'],
                              [None, None, '104:C']],
                   'Clocked': True,
                   'DDeps': [['small_fraction_enable',
                              'small_shift_LSB',
                              'small_shift_3'],
                             []],
                   'DLines': ['228:D', '141:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc40f50>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03c0650>]},
 'small_shift_LSB': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [[]],
                     'DLines': ['83:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4cd00f8750>]},
 'small_shift_nonzero': {'CDeps': [[[], [], ['rst'], ['enable']],
                                   [[], [], ['rst']]],
                         'CLines': [[None, None, '104:C', '160:C'],
                                    [None, None, '104:C']],
                         'Clocked': True,
                         'DDeps': [['small_shift'], []],
                         'DLines': ['229:D', '141:D'],
                         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc38290>,
                                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03c07d0>]},
 'sum': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
         'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
         'Clocked': True,
         'DDeps': [['large_add_5', 'small_shift_4'], []],
         'DLines': ['232:D', '144:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc38a50>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03c0f10>]},
 'sum_10': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['sum_9'], []],
            'DLines': ['260:D', '145:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc0f690>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b1c10>]},
 'sum_11': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
            'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
            'Clocked': True,
            'DDeps': [['sumround_overflow', 'sum_10', 'sum_10'], []],
            'DLines': ['261:D', '146:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc0f8d0>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b1d50>]},
 'sum_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['sum'], []],
           'DLines': ['234:D', '144:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc38d90>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b1090>]},
 'sum_3': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['sum_overflow', 'sum_2', 'sum_2'], []],
           'DLines': ['235:D', '144:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc161d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b1350>]},
 'sum_4': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['sum_3', 'sum_lsb_2', 'sum_3'], []],
           'DLines': ['236:D', '144:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc166d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b1490>]},
 'sum_5': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['sum_4'], []],
           'DLines': ['237:D', '145:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc16850>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b15d0>]},
 'sum_6': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['sum_5'], []],
           'DLines': ['237:D', '145:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc16990>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b1710>]},
 'sum_7': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['sum_6'], []],
           'DLines': ['237:D', '145:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc16ad0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b1850>]},
 'sum_8': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['sum_7'], []],
           'DLines': ['237:D', '145:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc16c10>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b1990>]},
 'sum_9': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
           'CLines': [[None, None, '104:C', '160:C'], [None, None, '104:C']],
           'Clocked': True,
           'DDeps': [['round_enable', 'sum_8', 'sum_8'], []],
           'DLines': ['259:D', '145:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc0f2d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b1ad0>]},
 'sum_lsb': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
             'CLines': [[None, None, '104:C', '160:C'],
                        [None, None, '104:C']],
             'Clocked': True,
             'DDeps': [['sum'], []],
             'DLines': ['234:D', '146:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc38f50>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4050>]},
 'sum_lsb_2': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
               'CLines': [[None, None, '104:C', '160:C'],
                          [None, None, '104:C']],
               'Clocked': True,
               'DDeps': [['sum_lsb'], []],
               'DLines': ['235:D', '146:D'],
               'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc16390>,
                               <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b4190>]},
 'sum_overflow': {'CDeps': [[[], [], ['rst'], ['enable']], [[], [], ['rst']]],
                  'CLines': [[None, None, '104:C', '160:C'],
                             [None, None, '104:C']],
                  'Clocked': True,
                  'DDeps': [['sum'], []],
                  'DLines': ['233:D', '144:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc38c50>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b1210>]},
 'sumround_overflow': {'CDeps': [[[], [], ['rst'], ['enable']],
                                 [[], [], ['rst']]],
                       'CLines': [[None, None, '104:C', '160:C'],
                                  [None, None, '104:C']],
                       'Clocked': True,
                       'DDeps': [['sum_9'], []],
                       'DLines': ['260:D', '146:D'],
                       'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4ccfc0f550>,
                                       <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4cd03b1ed0>]}}
