<page>
    <title>TP-LINK TL-MR3020 v1.x</title>
    <ns>0</ns>
    <id>52694</id>
    <revision>
      <id>377037</id>
      <parentid>268435</parentid>
      <timestamp>2021-11-14T10:44:15Z</timestamp>
      <contributor>
        <username>Omega</username>
        <id>24</id>
      </contributor>
      <minor/>
      <comment>Omega moved page [[TP-LINK TL-MR3020]] to [[TP-LINK TL-MR3020 v1.x]]: fixed ;</comment>
      <origin>268435</origin>
      <model>wikitext</model>
      <format>text/x-wiki</format>
      <text bytes="3398" sha1="bvchhsm4s4v9nfpj297t5uit0z0np8d" xml:space="preserve">{{Wireless embedded system
|brand=TP-LINK
|model=TL-MR3020
|revision=v1.x
|upc=845973051709
|ean=6935364051709
|asin=B00634PLTW
|est_release_date=01/13/2012
|fcc_date=02/21/2012
|manuf_country=China
|is_manuf=Yes
|availability=now
|type=mobile router
|fcc_id=TE7MR3020
|pcb_id=2050500194
|pwr_v=5
|pwr_amp=1
|pwr_conn=USB Female Mini-B
|cpu1_brand=Atheros
|cpu1_model=AR9331
|cpu1_cspeed=
|fla1=4
|fla1_brand=Spansion
|fla1_model=S25FL032PIF
|ram1=32
|ram1_brand=Winbond
|ram1_model=W9425G6JH-6
|expansion_if_types=USB 2.0
|expansion_usb_num=1
|jtag=
|serial=
|wi1_chip1_brand=Atheros
|wi1_chip1_model=AR9331
|wi1_802dot11_protocols=bgn
|wi1_ant_conn=
|wi1_txchains=1
|wi1_rxchains=1
|wi1_sstreams=1
|eth_cpu=true
|lan_speed=100M
|lan_ports=1
|addl_chips=
|flags=3G capable
|stock_boot=
|stock_os=
|tp_firmware=OpenWrt, libreCMC
|802dot11_protocols=bgn
|default_ssid=
|default_ssid_regex=
|default_ip=
|default_user=
|default_pass=
|oui=
|oui_eth=
}}
{{TagLine|Portable 3G Wireless N Router}}
:[https://www.tp-link.com/en/products/details/TL-MR3020.html Product page] {{•}} [https://www.tp-link.com/en/download/TL-MR3020.html Support page]

*[http://openwrt.org/toh/tp-link/tl-mr3020 ''TP-LINK TL-MR3020'' on the '''OpenWrt''' wiki]
{{See also|TP-LINK TL-MR3020 v3.x}}

*'''TP-LINK TL-MR3020 v3.x''' (v3/v3.20)
:CPU: [[MediaTek]] MT7628NN @575MHz WiSoC
:Flash: ''GigaDevice'' GD25Q64BSIG (8MB)
:RAM: ''Zentel'' A3R12E40DBF-8E (64MB)
:WLAN: 802.11bgn 2T2R (2.4GHz)
:LAN: 1x FE, USB: 1x USB 2.0 port
:PCB ID: [https://openwrt.org/_media/media/tplink/tl-mr3023-v3_pcb_bottom.jpg 2050500974]

===Notes on JTAG===
&lt;small&gt;
The EJTAG interface AR9331 is different from the ones on most chips:
* First of all, the Jtag pins are multiplexed with GPIOs, GPIO11 must be pull high to bootstrap the debug interface. 
:Pressing the SW2 switch while powering on the unit should take care of this as it is connected to GPIO11.
* The second problem is that U-Boot will disable EJTAG, even if it was enabled by pulling GPIO11 high during power up. 
:To workaround this, a jumper can be added between the CS pin on the flash and CPU.
* And last problem is that TP-Link does not provide test points, pads or pins for the Jtag interface.
&lt;/small&gt;
=== OpenOCD ===
This sequence will be needed to initiate PLL and RAM:
{{SCollapse|PLL / RAM • &gt;&gt;
|&lt;small&gt;&lt;pre&gt;
        #pll initialization
        mww 0xb8050008 0x00018004
        mww 0xb8050004 0x00000352
        mww 0xb8050000 0x40818000
        mww 0xb8050010 0x001003e8
        mww 0xb8050000 0x00818000
        mww 0xb8050008 0x00008000
        sleep 1
        # Setup DDR1 config and flash mapping
        mww 0xb8000000 0x7fbc8cd0
        mww 0xb8000004 0x9dd0e6a8

        mww 0xb8000010 0x8
        mww 0xb8000008 0x133
        mww 0xb8000010 0x1
        mww 0xb800000c 0x2
        mww 0xb8000010 0x2
        mww 0xb8000010 0x8
        mww 0xb8000008 0x33
        mww 0xb8000010 0x1
        mww 0xb8000014 0x4186
        mww 0xb800001c 0x8
        mww 0xb8000020 0x9
        mww 0xb8000018 0xff

        #UART
        mww 0xb8020004 0x4388
        mww 0xb8020008 0xc2000

        #GPIO
        mww 0xb8040028 0x48002
&lt;/pre&gt;&lt;/small&gt;}}

==Images==
&lt;gallery&gt;
File:TL-MR3020-01.jpg
File:TL-MR3020-02.jpg
&lt;/gallery&gt;[[Has images::external| ]]
&lt;gallery&gt;
File:Mr3020-top.jpg
File:Mr3020-bottom.jpg
File:Mr3020-jtag.jpg
&lt;/gallery&gt;[[Has images::internal| ]]

__NOTOC__</text>
      <sha1>bvchhsm4s4v9nfpj297t5uit0z0np8d</sha1>
    </revision>
  </page>