/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _MS_REGS_H_
#define _MS_REGS_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: ms_regs                                   */
/* Source filename: ms_regs.csr, line: 869                                 */
/* Register: ms_regs.ddrc_debug_sigs_mask0                                 */
#define MS_REGS_DDRC_DEBUG_SIGS_MASK0_ADDRESS 0x80014cul
#define MS_REGS_DDRC_DEBUG_SIGS_MASK0_BYTE_ADDRESS 0x4000a60ul
/* Register: ms_regs.ddrc_debug_sigs_mask1                                 */
#define MS_REGS_DDRC_DEBUG_SIGS_MASK1_ADDRESS 0x80014dul
#define MS_REGS_DDRC_DEBUG_SIGS_MASK1_BYTE_ADDRESS 0x4000a68ul
/* Register: ms_regs.ddrc_debug_sigs_mask2                                 */
#define MS_REGS_DDRC_DEBUG_SIGS_MASK2_ADDRESS 0x80014eul
#define MS_REGS_DDRC_DEBUG_SIGS_MASK2_BYTE_ADDRESS 0x4000a70ul
/* Register: ms_regs.ddrc_trace_ctl                                        */
#define MS_REGS_DDRC_TRACE_CTL_ADDRESS 0x80014ful
#define MS_REGS_DDRC_TRACE_CTL_BYTE_ADDRESS 0x4000a78ul
/* Register: ms_regs.ms_mem_ctl                                            */
#define MS_REGS_MS_MEM_CTL_ADDRESS 0x800180ul
#define MS_REGS_MS_MEM_CTL_BYTE_ADDRESS 0x4000c00ul
/* Register: ms_regs.ms_atomic_sm_ctl                                      */
#define MS_REGS_MS_ATOMIC_SM_CTL_ADDRESS 0x800181ul
#define MS_REGS_MS_ATOMIC_SM_CTL_BYTE_ADDRESS 0x4000c08ul
/* Register: ms_regs.ms_mem_revision_id                                    */
#define MS_REGS_MS_MEM_REVISION_ID_ADDRESS 0x800182ul
#define MS_REGS_MS_MEM_REVISION_ID_BYTE_ADDRESS 0x4000c10ul
/* Register: ms_regs.ddrc_reset_ctl                                        */
#define MS_REGS_DDRC_RESET_CTL_ADDRESS 0x8001c0ul
#define MS_REGS_DDRC_RESET_CTL_BYTE_ADDRESS 0x4000e00ul
/* Register: ms_regs.ddrc_clock_ctl                                        */
#define MS_REGS_DDRC_CLOCK_CTL_ADDRESS 0x8001c1ul
#define MS_REGS_DDRC_CLOCK_CTL_BYTE_ADDRESS 0x4000e08ul
/* Register: ms_regs.ddrc_main_ctl                                         */
#define MS_REGS_DDRC_MAIN_CTL_ADDRESS 0x8001c2ul
#define MS_REGS_DDRC_MAIN_CTL_BYTE_ADDRESS 0x4000e10ul
/* Register: ms_regs.ddrc_scrub1                                           */
#define MS_REGS_DDRC_SCRUB1_ADDRESS 0x8001c3ul
#define MS_REGS_DDRC_SCRUB1_BYTE_ADDRESS 0x4000e18ul
/* Register: ms_regs.ddrc_scrub2                                           */
#define MS_REGS_DDRC_SCRUB2_ADDRESS 0x8001c4ul
#define MS_REGS_DDRC_SCRUB2_BYTE_ADDRESS 0x4000e20ul
/* Register: ms_regs.ddrc_u0_mrr_data                                      */
#define MS_REGS_DDRC_U0_MRR_DATA_ADDRESS 0x8001c5ul
#define MS_REGS_DDRC_U0_MRR_DATA_BYTE_ADDRESS 0x4000e28ul
/* Register: ms_regs.ddrc_u1_mrr_data                                      */
#define MS_REGS_DDRC_U1_MRR_DATA_ADDRESS 0x8001c6ul
#define MS_REGS_DDRC_U1_MRR_DATA_BYTE_ADDRESS 0x4000e30ul
/* Register: ms_regs.ddrc_mrr_status                                       */
#define MS_REGS_DDRC_MRR_STATUS_ADDRESS 0x8001c7ul
#define MS_REGS_DDRC_MRR_STATUS_BYTE_ADDRESS 0x4000e38ul
/* Register: ms_regs.ddrc_int_status                                       */
#define MS_REGS_DDRC_INT_STATUS_ADDRESS 0x8001c8ul
#define MS_REGS_DDRC_INT_STATUS_BYTE_ADDRESS 0x4000e40ul
/* Register: ms_regs.ddrc_int_critical_en                                  */
#define MS_REGS_DDRC_INT_CRITICAL_EN_ADDRESS 0x8001c9ul
#define MS_REGS_DDRC_INT_CRITICAL_EN_BYTE_ADDRESS 0x4000e48ul
/* Register: ms_regs.ddrc_int_normal_en                                    */
#define MS_REGS_DDRC_INT_NORMAL_EN_ADDRESS 0x8001caul
#define MS_REGS_DDRC_INT_NORMAL_EN_BYTE_ADDRESS 0x4000e50ul
/* Register: ms_regs.ddrc_err_int_log                                      */
#define MS_REGS_DDRC_ERR_INT_LOG_ADDRESS 0x8001cbul
#define MS_REGS_DDRC_ERR_INT_LOG_BYTE_ADDRESS 0x4000e58ul
/* Register: ms_regs.ddrc_perfmon_ctl_status                               */
#define MS_REGS_DDRC_PERFMON_CTL_STATUS_ADDRESS 0x8001d0ul
#define MS_REGS_DDRC_PERFMON_CTL_STATUS_BYTE_ADDRESS 0x4000e80ul
/* Register: ms_regs.ddrc_perfmon_cyc_cntr                                 */
#define MS_REGS_DDRC_PERFMON_CYC_CNTR_ADDRESS 0x8001d1ul
#define MS_REGS_DDRC_PERFMON_CYC_CNTR_BYTE_ADDRESS 0x4000e88ul
/* Register: ms_regs.ddrc_perfmon_p0_cntr                                  */
#define MS_REGS_DDRC_PERFMON_P0_CNTR_ADDRESS 0x8001d2ul
#define MS_REGS_DDRC_PERFMON_P0_CNTR_BYTE_ADDRESS 0x4000e90ul
/* Register: ms_regs.ddrc_perfmon_p1_cntr                                  */
#define MS_REGS_DDRC_PERFMON_P1_CNTR_ADDRESS 0x8001d3ul
#define MS_REGS_DDRC_PERFMON_P1_CNTR_BYTE_ADDRESS 0x4000e98ul
/* Register: ms_regs.ddrc_perfmon_p0_qual                                  */
#define MS_REGS_DDRC_PERFMON_P0_QUAL_ADDRESS 0x8001d4ul
#define MS_REGS_DDRC_PERFMON_P0_QUAL_BYTE_ADDRESS 0x4000ea0ul
/* Register: ms_regs.ddrc_perfmon_p1_qual                                  */
#define MS_REGS_DDRC_PERFMON_P1_QUAL_ADDRESS 0x8001d5ul
#define MS_REGS_DDRC_PERFMON_P1_QUAL_BYTE_ADDRESS 0x4000ea8ul
/* Register: ms_regs.ddrc_perfmon_p0_qual2                                 */
#define MS_REGS_DDRC_PERFMON_P0_QUAL2_ADDRESS 0x8001d6ul
#define MS_REGS_DDRC_PERFMON_P0_QUAL2_BYTE_ADDRESS 0x4000eb0ul
/* Register: ms_regs.ddrc_perfmon_p1_qual2                                 */
#define MS_REGS_DDRC_PERFMON_P1_QUAL2_ADDRESS 0x8001d7ul
#define MS_REGS_DDRC_PERFMON_P1_QUAL2_BYTE_ADDRESS 0x4000eb8ul


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: ms_regs                                                */
/* Addressmap template: ms_regs                                            */
/* Source filename: ms_regs.csr, line: 840                                 */
#define MS_REGS_SIZE 0x8001d8ul
#define MS_REGS_BYTE_SIZE 0x4000ec0ul
/* Register member: ms_regs.ddrc_debug_sigs_mask0                          */
/* Register type referenced: ddrc_debug_sigs_mask0                         */
/* Register template referenced: ddrc_debug_sigs_mask0                     */
#define MS_REGS_DDRC_DEBUG_SIGS_MASK0_OFFSET 0x80014cul
#define MS_REGS_DDRC_DEBUG_SIGS_MASK0_BYTE_OFFSET 0x4000a60ul
#define MS_REGS_DDRC_DEBUG_SIGS_MASK0_READ_ACCESS 1u
#define MS_REGS_DDRC_DEBUG_SIGS_MASK0_WRITE_ACCESS 1u
#define MS_REGS_DDRC_DEBUG_SIGS_MASK0_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_DEBUG_SIGS_MASK0_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_DEBUG_SIGS_MASK0_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_DEBUG_SIGS_MASK0_WRITE_MASK 0xffffffffffffffffull
/* Register member: ms_regs.ddrc_debug_sigs_mask1                          */
/* Register type referenced: ddrc_debug_sigs_mask1                         */
/* Register template referenced: ddrc_debug_sigs_mask1                     */
#define MS_REGS_DDRC_DEBUG_SIGS_MASK1_OFFSET 0x80014dul
#define MS_REGS_DDRC_DEBUG_SIGS_MASK1_BYTE_OFFSET 0x4000a68ul
#define MS_REGS_DDRC_DEBUG_SIGS_MASK1_READ_ACCESS 1u
#define MS_REGS_DDRC_DEBUG_SIGS_MASK1_WRITE_ACCESS 1u
#define MS_REGS_DDRC_DEBUG_SIGS_MASK1_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_DEBUG_SIGS_MASK1_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_DEBUG_SIGS_MASK1_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_DEBUG_SIGS_MASK1_WRITE_MASK 0xffffffffffffffffull
/* Register member: ms_regs.ddrc_debug_sigs_mask2                          */
/* Register type referenced: ddrc_debug_sigs_mask2                         */
/* Register template referenced: ddrc_debug_sigs_mask2                     */
#define MS_REGS_DDRC_DEBUG_SIGS_MASK2_OFFSET 0x80014eul
#define MS_REGS_DDRC_DEBUG_SIGS_MASK2_BYTE_OFFSET 0x4000a70ul
#define MS_REGS_DDRC_DEBUG_SIGS_MASK2_READ_ACCESS 1u
#define MS_REGS_DDRC_DEBUG_SIGS_MASK2_WRITE_ACCESS 1u
#define MS_REGS_DDRC_DEBUG_SIGS_MASK2_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_DEBUG_SIGS_MASK2_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_DEBUG_SIGS_MASK2_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_DEBUG_SIGS_MASK2_WRITE_MASK 0xffffffffffffffffull
/* Register member: ms_regs.ddrc_trace_ctl                                 */
/* Register type referenced: ddrc_trace_ctl                                */
/* Register template referenced: ddrc_trace_ctl                            */
#define MS_REGS_DDRC_TRACE_CTL_OFFSET 0x80014ful
#define MS_REGS_DDRC_TRACE_CTL_BYTE_OFFSET 0x4000a78ul
#define MS_REGS_DDRC_TRACE_CTL_READ_ACCESS 1u
#define MS_REGS_DDRC_TRACE_CTL_WRITE_ACCESS 1u
#define MS_REGS_DDRC_TRACE_CTL_RESET_VALUE 0x00000000ul
#define MS_REGS_DDRC_TRACE_CTL_RESET_MASK 0xfffffffful
#define MS_REGS_DDRC_TRACE_CTL_READ_MASK 0xfffffffful
#define MS_REGS_DDRC_TRACE_CTL_WRITE_MASK 0xffffff01ul
/* Register member: ms_regs.ms_mem_ctl                                     */
/* Register type referenced: ms_mem_ctl                                    */
/* Register template referenced: ms_mem_ctl                                */
#define MS_REGS_MS_MEM_CTL_OFFSET 0x800180ul
#define MS_REGS_MS_MEM_CTL_BYTE_OFFSET 0x4000c00ul
#define MS_REGS_MS_MEM_CTL_READ_ACCESS 1u
#define MS_REGS_MS_MEM_CTL_WRITE_ACCESS 1u
#define MS_REGS_MS_MEM_CTL_RESET_VALUE 0x000307f1892481c6ull
#define MS_REGS_MS_MEM_CTL_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_MS_MEM_CTL_READ_MASK 0xffffffffffffffffull
#define MS_REGS_MS_MEM_CTL_WRITE_MASK 0x0003ffffffffffffull
/* Register member: ms_regs.ms_atomic_sm_ctl                               */
/* Register type referenced: ms_atomic_sm_ctl                              */
/* Register template referenced: ms_atomic_sm_ctl                          */
#define MS_REGS_MS_ATOMIC_SM_CTL_OFFSET 0x800181ul
#define MS_REGS_MS_ATOMIC_SM_CTL_BYTE_OFFSET 0x4000c08ul
#define MS_REGS_MS_ATOMIC_SM_CTL_READ_ACCESS 1u
#define MS_REGS_MS_ATOMIC_SM_CTL_WRITE_ACCESS 1u
#define MS_REGS_MS_ATOMIC_SM_CTL_RESET_VALUE 0x00u
#define MS_REGS_MS_ATOMIC_SM_CTL_RESET_MASK 0xffu
#define MS_REGS_MS_ATOMIC_SM_CTL_READ_MASK 0xffu
#define MS_REGS_MS_ATOMIC_SM_CTL_WRITE_MASK 0x01u
/* Register member: ms_regs.ms_mem_revision_id                             */
/* Register type referenced: ms_mem_revision_id                            */
/* Register template referenced: ms_mem_revision_id                        */
#define MS_REGS_MS_MEM_REVISION_ID_OFFSET 0x800182ul
#define MS_REGS_MS_MEM_REVISION_ID_BYTE_OFFSET 0x4000c10ul
#define MS_REGS_MS_MEM_REVISION_ID_READ_ACCESS 1u
#define MS_REGS_MS_MEM_REVISION_ID_WRITE_ACCESS 0u
#define MS_REGS_MS_MEM_REVISION_ID_RESET_VALUE 0x0000000000000001ull
#define MS_REGS_MS_MEM_REVISION_ID_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_MS_MEM_REVISION_ID_READ_MASK 0xffffffffffffffffull
#define MS_REGS_MS_MEM_REVISION_ID_WRITE_MASK 0x0000000000000000ull
/* Register member: ms_regs.ddrc_reset_ctl                                 */
/* Register type referenced: ddrc_reset_ctl                                */
/* Register template referenced: ddrc_reset_ctl                            */
#define MS_REGS_DDRC_RESET_CTL_OFFSET 0x8001c0ul
#define MS_REGS_DDRC_RESET_CTL_BYTE_OFFSET 0x4000e00ul
#define MS_REGS_DDRC_RESET_CTL_READ_ACCESS 1u
#define MS_REGS_DDRC_RESET_CTL_WRITE_ACCESS 1u
#define MS_REGS_DDRC_RESET_CTL_RESET_VALUE 0x0007u
#define MS_REGS_DDRC_RESET_CTL_RESET_MASK 0xffffu
#define MS_REGS_DDRC_RESET_CTL_READ_MASK 0xffffu
#define MS_REGS_DDRC_RESET_CTL_WRITE_MASK 0x010fu
/* Register member: ms_regs.ddrc_clock_ctl                                 */
/* Register type referenced: ddrc_clock_ctl                                */
/* Register template referenced: ddrc_clock_ctl                            */
#define MS_REGS_DDRC_CLOCK_CTL_OFFSET 0x8001c1ul
#define MS_REGS_DDRC_CLOCK_CTL_BYTE_OFFSET 0x4000e08ul
#define MS_REGS_DDRC_CLOCK_CTL_READ_ACCESS 1u
#define MS_REGS_DDRC_CLOCK_CTL_WRITE_ACCESS 1u
#define MS_REGS_DDRC_CLOCK_CTL_RESET_VALUE 0x00024924ul
#define MS_REGS_DDRC_CLOCK_CTL_RESET_MASK 0xfffffffful
#define MS_REGS_DDRC_CLOCK_CTL_READ_MASK 0xfffffffful
#define MS_REGS_DDRC_CLOCK_CTL_WRITE_MASK 0x00024924ul
/* Register member: ms_regs.ddrc_main_ctl                                  */
/* Register type referenced: ddrc_main_ctl                                 */
/* Register template referenced: ddrc_main_ctl                             */
#define MS_REGS_DDRC_MAIN_CTL_OFFSET 0x8001c2ul
#define MS_REGS_DDRC_MAIN_CTL_BYTE_OFFSET 0x4000e10ul
#define MS_REGS_DDRC_MAIN_CTL_READ_ACCESS 1u
#define MS_REGS_DDRC_MAIN_CTL_WRITE_ACCESS 1u
#define MS_REGS_DDRC_MAIN_CTL_RESET_VALUE 0x00u
#define MS_REGS_DDRC_MAIN_CTL_RESET_MASK 0xffu
#define MS_REGS_DDRC_MAIN_CTL_READ_MASK 0xffu
#define MS_REGS_DDRC_MAIN_CTL_WRITE_MASK 0x0fu
/* Register member: ms_regs.ddrc_scrub1                                    */
/* Register type referenced: ddrc_scrub1                                   */
/* Register template referenced: ddrc_scrub1                               */
#define MS_REGS_DDRC_SCRUB1_OFFSET 0x8001c3ul
#define MS_REGS_DDRC_SCRUB1_BYTE_OFFSET 0x4000e18ul
#define MS_REGS_DDRC_SCRUB1_READ_ACCESS 1u
#define MS_REGS_DDRC_SCRUB1_WRITE_ACCESS 1u
#define MS_REGS_DDRC_SCRUB1_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_SCRUB1_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_SCRUB1_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_SCRUB1_WRITE_MASK 0x0000000fffffffffull
/* Register member: ms_regs.ddrc_scrub2                                    */
/* Register type referenced: ddrc_scrub2                                   */
/* Register template referenced: ddrc_scrub2                               */
#define MS_REGS_DDRC_SCRUB2_OFFSET 0x8001c4ul
#define MS_REGS_DDRC_SCRUB2_BYTE_OFFSET 0x4000e20ul
#define MS_REGS_DDRC_SCRUB2_READ_ACCESS 1u
#define MS_REGS_DDRC_SCRUB2_WRITE_ACCESS 1u
#define MS_REGS_DDRC_SCRUB2_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_SCRUB2_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_SCRUB2_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_SCRUB2_WRITE_MASK 0x0000000fffffffffull
/* Register member: ms_regs.ddrc_u0_mrr_data                               */
/* Register type referenced: ddrc_u0_mrr_data                              */
/* Register template referenced: ddrc_u0_mrr_data                          */
#define MS_REGS_DDRC_U0_MRR_DATA_OFFSET 0x8001c5ul
#define MS_REGS_DDRC_U0_MRR_DATA_BYTE_OFFSET 0x4000e28ul
#define MS_REGS_DDRC_U0_MRR_DATA_READ_ACCESS 1u
#define MS_REGS_DDRC_U0_MRR_DATA_WRITE_ACCESS 0u
#define MS_REGS_DDRC_U0_MRR_DATA_RESET_VALUE 0x0000u
#define MS_REGS_DDRC_U0_MRR_DATA_RESET_MASK 0xffffu
#define MS_REGS_DDRC_U0_MRR_DATA_READ_MASK 0xffffu
#define MS_REGS_DDRC_U0_MRR_DATA_WRITE_MASK 0x0000u
/* Register member: ms_regs.ddrc_u1_mrr_data                               */
/* Register type referenced: ddrc_u1_mrr_data                              */
/* Register template referenced: ddrc_u1_mrr_data                          */
#define MS_REGS_DDRC_U1_MRR_DATA_OFFSET 0x8001c6ul
#define MS_REGS_DDRC_U1_MRR_DATA_BYTE_OFFSET 0x4000e30ul
#define MS_REGS_DDRC_U1_MRR_DATA_READ_ACCESS 1u
#define MS_REGS_DDRC_U1_MRR_DATA_WRITE_ACCESS 0u
#define MS_REGS_DDRC_U1_MRR_DATA_RESET_VALUE 0x0000u
#define MS_REGS_DDRC_U1_MRR_DATA_RESET_MASK 0xffffu
#define MS_REGS_DDRC_U1_MRR_DATA_READ_MASK 0xffffu
#define MS_REGS_DDRC_U1_MRR_DATA_WRITE_MASK 0x0000u
/* Register member: ms_regs.ddrc_mrr_status                                */
/* Register type referenced: ddrc_mrr_status                               */
/* Register template referenced: ddrc_mrr_status                           */
#define MS_REGS_DDRC_MRR_STATUS_OFFSET 0x8001c7ul
#define MS_REGS_DDRC_MRR_STATUS_BYTE_OFFSET 0x4000e38ul
#define MS_REGS_DDRC_MRR_STATUS_READ_ACCESS 1u
#define MS_REGS_DDRC_MRR_STATUS_WRITE_ACCESS 1u
#define MS_REGS_DDRC_MRR_STATUS_RESET_VALUE 0x00u
#define MS_REGS_DDRC_MRR_STATUS_RESET_MASK 0xffu
#define MS_REGS_DDRC_MRR_STATUS_READ_MASK 0xffu
#define MS_REGS_DDRC_MRR_STATUS_WRITE_MASK 0x03u
/* Register member: ms_regs.ddrc_int_status                                */
/* Register type referenced: ddrc_int_status                               */
/* Register template referenced: ddrc_int_status                           */
#define MS_REGS_DDRC_INT_STATUS_OFFSET 0x8001c8ul
#define MS_REGS_DDRC_INT_STATUS_BYTE_OFFSET 0x4000e40ul
#define MS_REGS_DDRC_INT_STATUS_READ_ACCESS 1u
#define MS_REGS_DDRC_INT_STATUS_WRITE_ACCESS 0u
#define MS_REGS_DDRC_INT_STATUS_RESET_VALUE 0x0000u
#define MS_REGS_DDRC_INT_STATUS_RESET_MASK 0xffffu
#define MS_REGS_DDRC_INT_STATUS_READ_MASK 0xffffu
#define MS_REGS_DDRC_INT_STATUS_WRITE_MASK 0x0000u
/* Register member: ms_regs.ddrc_int_critical_en                           */
/* Register type referenced: ddrc_int_critical_en                          */
/* Register template referenced: ddrc_int_critical_en                      */
#define MS_REGS_DDRC_INT_CRITICAL_EN_OFFSET 0x8001c9ul
#define MS_REGS_DDRC_INT_CRITICAL_EN_BYTE_OFFSET 0x4000e48ul
#define MS_REGS_DDRC_INT_CRITICAL_EN_READ_ACCESS 1u
#define MS_REGS_DDRC_INT_CRITICAL_EN_WRITE_ACCESS 1u
#define MS_REGS_DDRC_INT_CRITICAL_EN_RESET_VALUE 0x0000u
#define MS_REGS_DDRC_INT_CRITICAL_EN_RESET_MASK 0xffffu
#define MS_REGS_DDRC_INT_CRITICAL_EN_READ_MASK 0xffffu
#define MS_REGS_DDRC_INT_CRITICAL_EN_WRITE_MASK 0xffffu
/* Register member: ms_regs.ddrc_int_normal_en                             */
/* Register type referenced: ddrc_int_normal_en                            */
/* Register template referenced: ddrc_int_normal_en                        */
#define MS_REGS_DDRC_INT_NORMAL_EN_OFFSET 0x8001caul
#define MS_REGS_DDRC_INT_NORMAL_EN_BYTE_OFFSET 0x4000e50ul
#define MS_REGS_DDRC_INT_NORMAL_EN_READ_ACCESS 1u
#define MS_REGS_DDRC_INT_NORMAL_EN_WRITE_ACCESS 1u
#define MS_REGS_DDRC_INT_NORMAL_EN_RESET_VALUE 0x0000u
#define MS_REGS_DDRC_INT_NORMAL_EN_RESET_MASK 0xffffu
#define MS_REGS_DDRC_INT_NORMAL_EN_READ_MASK 0xffffu
#define MS_REGS_DDRC_INT_NORMAL_EN_WRITE_MASK 0xffffu
/* Register member: ms_regs.ddrc_err_int_log                               */
/* Register type referenced: ddrc_err_int_log                              */
/* Register template referenced: ddrc_err_int_log                          */
#define MS_REGS_DDRC_ERR_INT_LOG_OFFSET 0x8001cbul
#define MS_REGS_DDRC_ERR_INT_LOG_BYTE_OFFSET 0x4000e58ul
#define MS_REGS_DDRC_ERR_INT_LOG_READ_ACCESS 1u
#define MS_REGS_DDRC_ERR_INT_LOG_WRITE_ACCESS 1u
#define MS_REGS_DDRC_ERR_INT_LOG_RESET_VALUE 0x0000u
#define MS_REGS_DDRC_ERR_INT_LOG_RESET_MASK 0xffffu
#define MS_REGS_DDRC_ERR_INT_LOG_READ_MASK 0xffffu
#define MS_REGS_DDRC_ERR_INT_LOG_WRITE_MASK 0xf6f6u
/* Register member: ms_regs.ddrc_perfmon_ctl_status                        */
/* Register type referenced: ddrc_perfmon_ctl_status                       */
/* Register template referenced: ddrc_perfmon_ctl_status                   */
#define MS_REGS_DDRC_PERFMON_CTL_STATUS_OFFSET 0x8001d0ul
#define MS_REGS_DDRC_PERFMON_CTL_STATUS_BYTE_OFFSET 0x4000e80ul
#define MS_REGS_DDRC_PERFMON_CTL_STATUS_READ_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_CTL_STATUS_WRITE_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_CTL_STATUS_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_PERFMON_CTL_STATUS_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_CTL_STATUS_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_CTL_STATUS_WRITE_MASK 0x000000003fffffffull
/* Register member: ms_regs.ddrc_perfmon_cyc_cntr                          */
/* Register type referenced: ddrc_perfmon_cyc_cntr                         */
/* Register template referenced: ddrc_perfmon_cyc_cntr                     */
#define MS_REGS_DDRC_PERFMON_CYC_CNTR_OFFSET 0x8001d1ul
#define MS_REGS_DDRC_PERFMON_CYC_CNTR_BYTE_OFFSET 0x4000e88ul
#define MS_REGS_DDRC_PERFMON_CYC_CNTR_READ_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_CYC_CNTR_WRITE_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_CYC_CNTR_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_PERFMON_CYC_CNTR_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_CYC_CNTR_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_CYC_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: ms_regs.ddrc_perfmon_p0_cntr                           */
/* Register type referenced: ddrc_perfmon_p0_cntr                          */
/* Register template referenced: ddrc_perfmon_p0_cntr                      */
#define MS_REGS_DDRC_PERFMON_P0_CNTR_OFFSET 0x8001d2ul
#define MS_REGS_DDRC_PERFMON_P0_CNTR_BYTE_OFFSET 0x4000e90ul
#define MS_REGS_DDRC_PERFMON_P0_CNTR_READ_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P0_CNTR_WRITE_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P0_CNTR_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_PERFMON_P0_CNTR_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P0_CNTR_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P0_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: ms_regs.ddrc_perfmon_p1_cntr                           */
/* Register type referenced: ddrc_perfmon_p1_cntr                          */
/* Register template referenced: ddrc_perfmon_p1_cntr                      */
#define MS_REGS_DDRC_PERFMON_P1_CNTR_OFFSET 0x8001d3ul
#define MS_REGS_DDRC_PERFMON_P1_CNTR_BYTE_OFFSET 0x4000e98ul
#define MS_REGS_DDRC_PERFMON_P1_CNTR_READ_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P1_CNTR_WRITE_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P1_CNTR_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_PERFMON_P1_CNTR_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P1_CNTR_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P1_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: ms_regs.ddrc_perfmon_p0_qual                           */
/* Register type referenced: ddrc_perfmon_p0_qual                          */
/* Register template referenced: ddrc_perfmon_p0_qual                      */
#define MS_REGS_DDRC_PERFMON_P0_QUAL_OFFSET 0x8001d4ul
#define MS_REGS_DDRC_PERFMON_P0_QUAL_BYTE_OFFSET 0x4000ea0ul
#define MS_REGS_DDRC_PERFMON_P0_QUAL_READ_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P0_QUAL_WRITE_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P0_QUAL_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_PERFMON_P0_QUAL_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P0_QUAL_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P0_QUAL_WRITE_MASK 0xffffffffffffffffull
/* Register member: ms_regs.ddrc_perfmon_p1_qual                           */
/* Register type referenced: ddrc_perfmon_p1_qual                          */
/* Register template referenced: ddrc_perfmon_p1_qual                      */
#define MS_REGS_DDRC_PERFMON_P1_QUAL_OFFSET 0x8001d5ul
#define MS_REGS_DDRC_PERFMON_P1_QUAL_BYTE_OFFSET 0x4000ea8ul
#define MS_REGS_DDRC_PERFMON_P1_QUAL_READ_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P1_QUAL_WRITE_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P1_QUAL_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_PERFMON_P1_QUAL_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P1_QUAL_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P1_QUAL_WRITE_MASK 0xffffffffffffffffull
/* Register member: ms_regs.ddrc_perfmon_p0_qual2                          */
/* Register type referenced: ddrc_perfmon_p0_qual2                         */
/* Register template referenced: ddrc_perfmon_p0_qual2                     */
#define MS_REGS_DDRC_PERFMON_P0_QUAL2_OFFSET 0x8001d6ul
#define MS_REGS_DDRC_PERFMON_P0_QUAL2_BYTE_OFFSET 0x4000eb0ul
#define MS_REGS_DDRC_PERFMON_P0_QUAL2_READ_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P0_QUAL2_WRITE_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P0_QUAL2_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_PERFMON_P0_QUAL2_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P0_QUAL2_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P0_QUAL2_WRITE_MASK 0xffffffffffffffffull
/* Register member: ms_regs.ddrc_perfmon_p1_qual2                          */
/* Register type referenced: ddrc_perfmon_p1_qual2                         */
/* Register template referenced: ddrc_perfmon_p1_qual2                     */
#define MS_REGS_DDRC_PERFMON_P1_QUAL2_OFFSET 0x8001d7ul
#define MS_REGS_DDRC_PERFMON_P1_QUAL2_BYTE_OFFSET 0x4000eb8ul
#define MS_REGS_DDRC_PERFMON_P1_QUAL2_READ_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P1_QUAL2_WRITE_ACCESS 1u
#define MS_REGS_DDRC_PERFMON_P1_QUAL2_RESET_VALUE 0x0000000000000000ull
#define MS_REGS_DDRC_PERFMON_P1_QUAL2_RESET_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P1_QUAL2_READ_MASK 0xffffffffffffffffull
#define MS_REGS_DDRC_PERFMON_P1_QUAL2_WRITE_MASK 0xffffffffffffffffull

/* Register type: ddrc_debug_sigs_mask0                                    */
/* Register template: ddrc_debug_sigs_mask0                                */
/* Source filename: ms_regs.csr, line: 622                                 */
/* Field member: ddrc_debug_sigs_mask0.ESR_DEBUG_SIGS_MASK0                */
/* Source filename: ms_regs.csr, line: 624                                 */
#define DDRC_DEBUG_SIGS_MASK0_ESR_DEBUG_SIGS_MASK0_MSB 63u
#define DDRC_DEBUG_SIGS_MASK0_ESR_DEBUG_SIGS_MASK0_LSB 0u
#define DDRC_DEBUG_SIGS_MASK0_ESR_DEBUG_SIGS_MASK0_WIDTH 64u
#define DDRC_DEBUG_SIGS_MASK0_ESR_DEBUG_SIGS_MASK0_READ_ACCESS 1u
#define DDRC_DEBUG_SIGS_MASK0_ESR_DEBUG_SIGS_MASK0_WRITE_ACCESS 1u
#define DDRC_DEBUG_SIGS_MASK0_ESR_DEBUG_SIGS_MASK0_RESET 0x0000000000000000ull
#define DDRC_DEBUG_SIGS_MASK0_ESR_DEBUG_SIGS_MASK0_FIELD_MASK 0xffffffffffffffffull
#define DDRC_DEBUG_SIGS_MASK0_ESR_DEBUG_SIGS_MASK0_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define DDRC_DEBUG_SIGS_MASK0_ESR_DEBUG_SIGS_MASK0_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define DDRC_DEBUG_SIGS_MASK0_ESR_DEBUG_SIGS_MASK0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: ddrc_debug_sigs_mask1                                    */
/* Register template: ddrc_debug_sigs_mask1                                */
/* Source filename: ms_regs.csr, line: 630                                 */
/* Field member: ddrc_debug_sigs_mask1.ESR_DEBUG_SIGS_MASK1                */
/* Source filename: ms_regs.csr, line: 632                                 */
#define DDRC_DEBUG_SIGS_MASK1_ESR_DEBUG_SIGS_MASK1_MSB 63u
#define DDRC_DEBUG_SIGS_MASK1_ESR_DEBUG_SIGS_MASK1_LSB 0u
#define DDRC_DEBUG_SIGS_MASK1_ESR_DEBUG_SIGS_MASK1_WIDTH 64u
#define DDRC_DEBUG_SIGS_MASK1_ESR_DEBUG_SIGS_MASK1_READ_ACCESS 1u
#define DDRC_DEBUG_SIGS_MASK1_ESR_DEBUG_SIGS_MASK1_WRITE_ACCESS 1u
#define DDRC_DEBUG_SIGS_MASK1_ESR_DEBUG_SIGS_MASK1_RESET 0x0000000000000000ull
#define DDRC_DEBUG_SIGS_MASK1_ESR_DEBUG_SIGS_MASK1_FIELD_MASK 0xffffffffffffffffull
#define DDRC_DEBUG_SIGS_MASK1_ESR_DEBUG_SIGS_MASK1_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define DDRC_DEBUG_SIGS_MASK1_ESR_DEBUG_SIGS_MASK1_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define DDRC_DEBUG_SIGS_MASK1_ESR_DEBUG_SIGS_MASK1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: ddrc_debug_sigs_mask2                                    */
/* Register template: ddrc_debug_sigs_mask2                                */
/* Source filename: ms_regs.csr, line: 638                                 */
/* Field member: ddrc_debug_sigs_mask2.ESR_DEBUG_SIGS_MASK2                */
/* Source filename: ms_regs.csr, line: 640                                 */
#define DDRC_DEBUG_SIGS_MASK2_ESR_DEBUG_SIGS_MASK2_MSB 63u
#define DDRC_DEBUG_SIGS_MASK2_ESR_DEBUG_SIGS_MASK2_LSB 0u
#define DDRC_DEBUG_SIGS_MASK2_ESR_DEBUG_SIGS_MASK2_WIDTH 64u
#define DDRC_DEBUG_SIGS_MASK2_ESR_DEBUG_SIGS_MASK2_READ_ACCESS 1u
#define DDRC_DEBUG_SIGS_MASK2_ESR_DEBUG_SIGS_MASK2_WRITE_ACCESS 1u
#define DDRC_DEBUG_SIGS_MASK2_ESR_DEBUG_SIGS_MASK2_RESET 0x0000000000000000ull
#define DDRC_DEBUG_SIGS_MASK2_ESR_DEBUG_SIGS_MASK2_FIELD_MASK 0xffffffffffffffffull
#define DDRC_DEBUG_SIGS_MASK2_ESR_DEBUG_SIGS_MASK2_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define DDRC_DEBUG_SIGS_MASK2_ESR_DEBUG_SIGS_MASK2_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define DDRC_DEBUG_SIGS_MASK2_ESR_DEBUG_SIGS_MASK2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: ddrc_trace_ctl                                           */
/* Register template: ddrc_trace_ctl                                       */
/* Source filename: ms_regs.csr, line: 646                                 */
/* Field member: ddrc_trace_ctl.ESR_PERF_OP_SIGS_MASK                      */
/* Source filename: ms_regs.csr, line: 648                                 */
#define DDRC_TRACE_CTL_ESR_PERF_OP_SIGS_MASK_MSB 31u
#define DDRC_TRACE_CTL_ESR_PERF_OP_SIGS_MASK_LSB 8u
#define DDRC_TRACE_CTL_ESR_PERF_OP_SIGS_MASK_WIDTH 24u
#define DDRC_TRACE_CTL_ESR_PERF_OP_SIGS_MASK_READ_ACCESS 1u
#define DDRC_TRACE_CTL_ESR_PERF_OP_SIGS_MASK_WRITE_ACCESS 1u
#define DDRC_TRACE_CTL_ESR_PERF_OP_SIGS_MASK_RESET 0x000000ul
#define DDRC_TRACE_CTL_ESR_PERF_OP_SIGS_MASK_FIELD_MASK 0xffffff00ul
#define DDRC_TRACE_CTL_ESR_PERF_OP_SIGS_MASK_GET(x) \
   (((x) & 0xffffff00ul) >> 8)
#define DDRC_TRACE_CTL_ESR_PERF_OP_SIGS_MASK_SET(x) \
   (((x) << 8) & 0xffffff00ul)
#define DDRC_TRACE_CTL_ESR_PERF_OP_SIGS_MASK_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00ul) | ((r) & 0x000000fful))
/* Field member: ddrc_trace_ctl.ESR_TRACE_EN                               */
/* Source filename: ms_regs.csr, line: 653                                 */
#define DDRC_TRACE_CTL_ESR_TRACE_EN_MSB 0u
#define DDRC_TRACE_CTL_ESR_TRACE_EN_LSB 0u
#define DDRC_TRACE_CTL_ESR_TRACE_EN_WIDTH 1u
#define DDRC_TRACE_CTL_ESR_TRACE_EN_READ_ACCESS 1u
#define DDRC_TRACE_CTL_ESR_TRACE_EN_WRITE_ACCESS 1u
#define DDRC_TRACE_CTL_ESR_TRACE_EN_RESET 0x0u
#define DDRC_TRACE_CTL_ESR_TRACE_EN_FIELD_MASK 0x00000001ul
#define DDRC_TRACE_CTL_ESR_TRACE_EN_GET(x) ((x) & 0x00000001ul)
#define DDRC_TRACE_CTL_ESR_TRACE_EN_SET(x) ((x) & 0x00000001ul)
#define DDRC_TRACE_CTL_ESR_TRACE_EN_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ms_mem_ctl                                               */
/* Register template: ms_mem_ctl                                           */
/* Source filename: ms_regs.csr, line: 7                                   */
/* Field member: ms_mem_ctl.ESR_MS_MC_EN                                   */
/* Source filename: ms_regs.csr, line: 44                                  */
#define MS_MEM_CTL_ESR_MS_MC_EN_MSB 49u
#define MS_MEM_CTL_ESR_MS_MC_EN_LSB 48u
#define MS_MEM_CTL_ESR_MS_MC_EN_WIDTH 2u
#define MS_MEM_CTL_ESR_MS_MC_EN_READ_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_MC_EN_WRITE_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_MC_EN_RESET 0x3u
#define MS_MEM_CTL_ESR_MS_MC_EN_FIELD_MASK 0x0003000000000000ull
#define MS_MEM_CTL_ESR_MS_MC_EN_GET(x) (((x) & 0x0003000000000000ull) >> 48)
#define MS_MEM_CTL_ESR_MS_MC_EN_SET(x) \
   (((x) << 48) & 0x0003000000000000ull)
#define MS_MEM_CTL_ESR_MS_MC_EN_MODIFY(r, x) \
   ((((x) << 48) & 0x0003000000000000ull) | ((r) & 0xfffcffffffffffffull))
/* Field member: ms_mem_ctl.ESR_MS_ADDR_MASK                               */
/* Source filename: ms_regs.csr, line: 39                                  */
#define MS_MEM_CTL_ESR_MS_ADDR_MASK_MSB 47u
#define MS_MEM_CTL_ESR_MS_ADDR_MASK_LSB 36u
#define MS_MEM_CTL_ESR_MS_ADDR_MASK_WIDTH 12u
#define MS_MEM_CTL_ESR_MS_ADDR_MASK_READ_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_MASK_WRITE_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_MASK_RESET 0x07fu
#define MS_MEM_CTL_ESR_MS_ADDR_MASK_FIELD_MASK 0x0000fff000000000ull
#define MS_MEM_CTL_ESR_MS_ADDR_MASK_GET(x) \
   (((x) & 0x0000fff000000000ull) >> 36)
#define MS_MEM_CTL_ESR_MS_ADDR_MASK_SET(x) \
   (((x) << 36) & 0x0000fff000000000ull)
#define MS_MEM_CTL_ESR_MS_ADDR_MASK_MODIFY(r, x) \
   ((((x) << 36) & 0x0000fff000000000ull) | ((r) & 0xffff000fffffffffull))
/* Field member: ms_mem_ctl.ESR_MS_ADDR_DEBUG_MC_BIT_SEL                   */
/* Source filename: ms_regs.csr, line: 34                                  */
#define MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_MSB 35u
#define MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_LSB 30u
#define MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_WIDTH 6u
#define MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_READ_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_WRITE_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_RESET 0x06u
#define MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_FIELD_MASK 0x0000000fc0000000ull
#define MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_GET(x) \
   (((x) & 0x0000000fc0000000ull) >> 30)
#define MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_SET(x) \
   (((x) << 30) & 0x0000000fc0000000ull)
#define MS_MEM_CTL_ESR_MS_ADDR_DEBUG_MC_BIT_SEL_MODIFY(r, x) \
   ((((x) << 30) & 0x0000000fc0000000ull) | ((r) & 0xfffffff03fffffffull))
/* Field member: ms_mem_ctl.ESR_MS_ADDR_MC_BIT_SEL                         */
/* Source filename: ms_regs.csr, line: 29                                  */
#define MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_MSB 29u
#define MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_LSB 24u
#define MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_WIDTH 6u
#define MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_READ_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_WRITE_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_RESET 0x09u
#define MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_FIELD_MASK 0x000000003f000000ull
#define MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_GET(x) \
   (((x) & 0x000000003f000000ull) >> 24)
#define MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_SET(x) \
   (((x) << 24) & 0x000000003f000000ull)
#define MS_MEM_CTL_ESR_MS_ADDR_MC_BIT_SEL_MODIFY(r, x) \
   ((((x) << 24) & 0x000000003f000000ull) | ((r) & 0xffffffffc0ffffffull))
/* Field member: ms_mem_ctl.ESR_MS_ADDR_REMOVE_BIT_SEL3                    */
/* Source filename: ms_regs.csr, line: 24                                  */
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_MSB 23u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_LSB 18u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_WIDTH 6u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_READ_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_WRITE_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_RESET 0x09u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_FIELD_MASK 0x0000000000fc0000ull
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_GET(x) \
   (((x) & 0x0000000000fc0000ull) >> 18)
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_SET(x) \
   (((x) << 18) & 0x0000000000fc0000ull)
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL3_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000fc0000ull) | ((r) & 0xffffffffff03ffffull))
/* Field member: ms_mem_ctl.ESR_MS_ADDR_REMOVE_BIT_SEL2                    */
/* Source filename: ms_regs.csr, line: 19                                  */
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_MSB 17u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_LSB 12u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_WIDTH 6u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_READ_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_WRITE_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_RESET 0x08u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_FIELD_MASK 0x000000000003f000ull
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_GET(x) \
   (((x) & 0x000000000003f000ull) >> 12)
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_SET(x) \
   (((x) << 12) & 0x000000000003f000ull)
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL2_MODIFY(r, x) \
   ((((x) << 12) & 0x000000000003f000ull) | ((r) & 0xfffffffffffc0fffull))
/* Field member: ms_mem_ctl.ESR_MS_ADDR_REMOVE_BIT_SEL1                    */
/* Source filename: ms_regs.csr, line: 14                                  */
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_MSB 11u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_LSB 6u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_WIDTH 6u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_READ_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_WRITE_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_RESET 0x07u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_FIELD_MASK 0x0000000000000fc0ull
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_GET(x) \
   (((x) & 0x0000000000000fc0ull) >> 6)
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_SET(x) \
   (((x) << 6) & 0x0000000000000fc0ull)
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL1_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000fc0ull) | ((r) & 0xfffffffffffff03full))
/* Field member: ms_mem_ctl.ESR_MS_ADDR_REMOVE_BIT_SEL0                    */
/* Source filename: ms_regs.csr, line: 9                                   */
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_MSB 5u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_LSB 0u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_WIDTH 6u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_READ_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_WRITE_ACCESS 1u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_RESET 0x06u
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_FIELD_MASK 0x000000000000003full
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_GET(x) \
   ((x) & 0x000000000000003full)
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_SET(x) \
   ((x) & 0x000000000000003full)
#define MS_MEM_CTL_ESR_MS_ADDR_REMOVE_BIT_SEL0_MODIFY(r, x) \
   (((x) & 0x000000000000003full) | ((r) & 0xffffffffffffffc0ull))

/* Register type: ms_atomic_sm_ctl                                         */
/* Register template: ms_atomic_sm_ctl                                     */
/* Source filename: ms_regs.csr, line: 50                                  */
/* Field member: ms_atomic_sm_ctl.ESR_MS_ATOMIC_STATE                      */
/* Source filename: ms_regs.csr, line: 57                                  */
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_MSB 7u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_LSB 4u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_WIDTH 4u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_READ_ACCESS 1u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_WRITE_ACCESS 0u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_RESET 0x0u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_FIELD_MASK 0xf0u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_GET(x) (((x) & 0xf0u) >> 4)
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_SET(x) (((x) << 4) & 0xf0u)
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_STATE_MODIFY(r, x) \
   ((((x) << 4) & 0xf0u) | ((r) & 0x0fu))
/* Field member: ms_atomic_sm_ctl.ESR_MS_ATOMIC_EVICT_START                */
/* Source filename: ms_regs.csr, line: 52                                  */
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_MSB 0u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_LSB 0u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_WIDTH 1u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_READ_ACCESS 1u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_WRITE_ACCESS 1u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_RESET 0x0u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_FIELD_MASK 0x01u
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_GET(x) ((x) & 0x01u)
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_SET(x) ((x) & 0x01u)
#define MS_ATOMIC_SM_CTL_ESR_MS_ATOMIC_EVICT_START_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: ms_mem_revision_id                                       */
/* Register template: ms_mem_revision_id                                   */
/* Source filename: ms_regs.csr, line: 64                                  */
/* Field member: ms_mem_revision_id.ESR_MEMSHIRE_ID                        */
/* Source filename: ms_regs.csr, line: 90                                  */
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_ID_MSB 47u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_ID_LSB 40u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_ID_WIDTH 8u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_ID_READ_ACCESS 1u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_ID_WRITE_ACCESS 0u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_ID_RESET 0x00u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_ID_FIELD_MASK 0x0000ff0000000000ull
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_ID_GET(x) \
   (((x) & 0x0000ff0000000000ull) >> 40)
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_ID_SET(x) \
   (((x) << 40) & 0x0000ff0000000000ull)
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_ID_MODIFY(r, x) \
   ((((x) << 40) & 0x0000ff0000000000ull) | ((r) & 0xffff00ffffffffffull))
/* Field member: ms_mem_revision_id.ESR_MEMSHIRE_REVISION_B3               */
/* Source filename: ms_regs.csr, line: 84                                  */
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B3_MSB 31u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B3_LSB 24u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B3_WIDTH 8u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B3_READ_ACCESS 1u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B3_WRITE_ACCESS 0u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B3_RESET 0x00u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B3_FIELD_MASK 0x00000000ff000000ull
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B3_GET(x) \
   (((x) & 0x00000000ff000000ull) >> 24)
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B3_SET(x) \
   (((x) << 24) & 0x00000000ff000000ull)
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B3_MODIFY(r, x) \
   ((((x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: ms_mem_revision_id.ESR_MEMSHIRE_REVISION_B2               */
/* Source filename: ms_regs.csr, line: 78                                  */
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B2_MSB 23u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B2_LSB 16u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B2_WIDTH 8u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B2_READ_ACCESS 1u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B2_WRITE_ACCESS 0u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B2_RESET 0x00u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B2_FIELD_MASK 0x0000000000ff0000ull
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B2_GET(x) \
   (((x) & 0x0000000000ff0000ull) >> 16)
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B2_SET(x) \
   (((x) << 16) & 0x0000000000ff0000ull)
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B2_MODIFY(r, x) \
   ((((x) << 16) & 0x0000000000ff0000ull) | ((r) & 0xffffffffff00ffffull))
/* Field member: ms_mem_revision_id.ESR_MEMSHIRE_REVISION_B1               */
/* Source filename: ms_regs.csr, line: 72                                  */
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B1_MSB 15u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B1_LSB 8u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B1_WIDTH 8u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B1_READ_ACCESS 1u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B1_WRITE_ACCESS 0u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B1_RESET 0x00u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B1_FIELD_MASK 0x000000000000ff00ull
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B1_GET(x) \
   (((x) & 0x000000000000ff00ull) >> 8)
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B1_SET(x) \
   (((x) << 8) & 0x000000000000ff00ull)
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B1_MODIFY(r, x) \
   ((((x) << 8) & 0x000000000000ff00ull) | ((r) & 0xffffffffffff00ffull))
/* Field member: ms_mem_revision_id.ESR_MEMSHIRE_REVISION_B0               */
/* Source filename: ms_regs.csr, line: 66                                  */
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B0_MSB 7u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B0_LSB 0u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B0_WIDTH 8u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B0_READ_ACCESS 1u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B0_WRITE_ACCESS 0u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B0_RESET 0x01u
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B0_FIELD_MASK 0x00000000000000ffull
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B0_GET(x) \
   ((x) & 0x00000000000000ffull)
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B0_SET(x) \
   ((x) & 0x00000000000000ffull)
#define MS_MEM_REVISION_ID_ESR_MEMSHIRE_REVISION_B0_MODIFY(r, x) \
   (((x) & 0x00000000000000ffull) | ((r) & 0xffffffffffffff00ull))

/* Register type: ddrc_reset_ctl                                           */
/* Register template: ddrc_reset_ctl                                       */
/* Source filename: ms_regs.csr, line: 274                                 */
/* Field member: ddrc_reset_ctl.ESR_DDRC_PLL_CLK_SEL                       */
/* Source filename: ms_regs.csr, line: 302                                 */
#define DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_MSB 8u
#define DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_LSB 8u
#define DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_WIDTH 1u
#define DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_READ_ACCESS 1u
#define DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_WRITE_ACCESS 1u
#define DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_RESET 0x0u
#define DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_FIELD_MASK 0x0100u
#define DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_GET(x) (((x) & 0x0100u) >> 8)
#define DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_SET(x) (((x) << 8) & 0x0100u)
#define DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_MODIFY(r, x) \
   ((((x) << 8) & 0x0100u) | ((r) & 0xfeffu))
/* Field member: ddrc_reset_ctl.ESR_DDRC_RESET_CTL_RESERVED                */
/* Source filename: ms_regs.csr, line: 296                                 */
#define DDRC_RESET_CTL_ESR_DDRC_RESET_CTL_RESERVED_MSB 7u
#define DDRC_RESET_CTL_ESR_DDRC_RESET_CTL_RESERVED_LSB 4u
#define DDRC_RESET_CTL_ESR_DDRC_RESET_CTL_RESERVED_WIDTH 4u
#define DDRC_RESET_CTL_ESR_DDRC_RESET_CTL_RESERVED_READ_ACCESS 1u
#define DDRC_RESET_CTL_ESR_DDRC_RESET_CTL_RESERVED_WRITE_ACCESS 0u
#define DDRC_RESET_CTL_ESR_DDRC_RESET_CTL_RESERVED_RESET 0x0u
#define DDRC_RESET_CTL_ESR_DDRC_RESET_CTL_RESERVED_FIELD_MASK 0x00f0u
#define DDRC_RESET_CTL_ESR_DDRC_RESET_CTL_RESERVED_GET(x) \
   (((x) & 0x00f0u) >> 4)
#define DDRC_RESET_CTL_ESR_DDRC_RESET_CTL_RESERVED_SET(x) \
   (((x) << 4) & 0x00f0u)
#define DDRC_RESET_CTL_ESR_DDRC_RESET_CTL_RESERVED_MODIFY(r, x) \
   ((((x) << 4) & 0x00f0u) | ((r) & 0xff0fu))
/* Field member: ddrc_reset_ctl.ESR_DDRC_POWER_OK                          */
/* Source filename: ms_regs.csr, line: 291                                 */
#define DDRC_RESET_CTL_ESR_DDRC_POWER_OK_MSB 3u
#define DDRC_RESET_CTL_ESR_DDRC_POWER_OK_LSB 3u
#define DDRC_RESET_CTL_ESR_DDRC_POWER_OK_WIDTH 1u
#define DDRC_RESET_CTL_ESR_DDRC_POWER_OK_READ_ACCESS 1u
#define DDRC_RESET_CTL_ESR_DDRC_POWER_OK_WRITE_ACCESS 1u
#define DDRC_RESET_CTL_ESR_DDRC_POWER_OK_RESET 0x0u
#define DDRC_RESET_CTL_ESR_DDRC_POWER_OK_FIELD_MASK 0x0008u
#define DDRC_RESET_CTL_ESR_DDRC_POWER_OK_GET(x) (((x) & 0x0008u) >> 3)
#define DDRC_RESET_CTL_ESR_DDRC_POWER_OK_SET(x) (((x) << 3) & 0x0008u)
#define DDRC_RESET_CTL_ESR_DDRC_POWER_OK_MODIFY(r, x) \
   ((((x) << 3) & 0x0008u) | ((r) & 0xfff7u))
/* Field member: ddrc_reset_ctl.ESR_DDRC_PUB_RESET                         */
/* Source filename: ms_regs.csr, line: 286                                 */
#define DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_MSB 2u
#define DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_LSB 2u
#define DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_WIDTH 1u
#define DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_READ_ACCESS 1u
#define DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_WRITE_ACCESS 1u
#define DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_RESET 0x1u
#define DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_FIELD_MASK 0x0004u
#define DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_GET(x) (((x) & 0x0004u) >> 2)
#define DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_SET(x) (((x) << 2) & 0x0004u)
#define DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_MODIFY(r, x) \
   ((((x) << 2) & 0x0004u) | ((r) & 0xfffbu))
/* Field member: ddrc_reset_ctl.ESR_DDRC_APB_RESET                         */
/* Source filename: ms_regs.csr, line: 281                                 */
#define DDRC_RESET_CTL_ESR_DDRC_APB_RESET_MSB 1u
#define DDRC_RESET_CTL_ESR_DDRC_APB_RESET_LSB 1u
#define DDRC_RESET_CTL_ESR_DDRC_APB_RESET_WIDTH 1u
#define DDRC_RESET_CTL_ESR_DDRC_APB_RESET_READ_ACCESS 1u
#define DDRC_RESET_CTL_ESR_DDRC_APB_RESET_WRITE_ACCESS 1u
#define DDRC_RESET_CTL_ESR_DDRC_APB_RESET_RESET 0x1u
#define DDRC_RESET_CTL_ESR_DDRC_APB_RESET_FIELD_MASK 0x0002u
#define DDRC_RESET_CTL_ESR_DDRC_APB_RESET_GET(x) (((x) & 0x0002u) >> 1)
#define DDRC_RESET_CTL_ESR_DDRC_APB_RESET_SET(x) (((x) << 1) & 0x0002u)
#define DDRC_RESET_CTL_ESR_DDRC_APB_RESET_MODIFY(r, x) \
   ((((x) << 1) & 0x0002u) | ((r) & 0xfffdu))
/* Field member: ddrc_reset_ctl.ESR_DDRC_SUBSYSTEM_RESET                   */
/* Source filename: ms_regs.csr, line: 276                                 */
#define DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_MSB 0u
#define DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_LSB 0u
#define DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_WIDTH 1u
#define DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_READ_ACCESS 1u
#define DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_WRITE_ACCESS 1u
#define DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_RESET 0x1u
#define DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_FIELD_MASK 0x0001u
#define DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_GET(x) ((x) & 0x0001u)
#define DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_SET(x) ((x) & 0x0001u)
#define DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: ddrc_clock_ctl                                           */
/* Register template: ddrc_clock_ctl                                       */
/* Source filename: ms_regs.csr, line: 97                                  */
/* Field member: ddrc_clock_ctl.ESR_DDRC_U1_CSYSREQ_HI                     */
/* Source filename: ms_regs.csr, line: 196                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_MSB 17u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_LSB 17u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_WRITE_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_RESET 0x1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_FIELD_MASK 0x00020000ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_GET(x) \
   (((x) & 0x00020000ul) >> 17)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_SET(x) \
   (((x) << 17) & 0x00020000ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000ul) | ((r) & 0xfffdfffful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U1_CSYSACK_HI                     */
/* Source filename: ms_regs.csr, line: 190                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_MSB 16u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_LSB 16u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_FIELD_MASK 0x00010000ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_GET(x) \
   (((x) & 0x00010000ul) >> 16)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_SET(x) \
   (((x) << 16) & 0x00010000ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000ul) | ((r) & 0xfffefffful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U1_CACTIVE_HI                     */
/* Source filename: ms_regs.csr, line: 184                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_MSB 15u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_LSB 15u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_FIELD_MASK 0x00008000ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_GET(x) \
   (((x) & 0x00008000ul) >> 15)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_SET(x) \
   (((x) << 15) & 0x00008000ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U0_CSYSREQ_HI                     */
/* Source filename: ms_regs.csr, line: 179                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_MSB 14u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_LSB 14u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_WRITE_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_RESET 0x1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_FIELD_MASK 0x00004000ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_GET(x) \
   (((x) & 0x00004000ul) >> 14)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_SET(x) \
   (((x) << 14) & 0x00004000ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000ul) | ((r) & 0xffffbffful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U0_CSYSACK_HI                     */
/* Source filename: ms_regs.csr, line: 173                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_MSB 13u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_LSB 13u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_FIELD_MASK 0x00002000ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_GET(x) \
   (((x) & 0x00002000ul) >> 13)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_SET(x) \
   (((x) << 13) & 0x00002000ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000ul) | ((r) & 0xffffdffful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U0_CACTIVE_HI                     */
/* Source filename: ms_regs.csr, line: 167                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_MSB 12u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_LSB 12u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_FIELD_MASK 0x00001000ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_GET(x) \
   (((x) & 0x00001000ul) >> 12)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_SET(x) \
   (((x) << 12) & 0x00001000ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000ul) | ((r) & 0xffffeffful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U1_CSYSREQ_LO                     */
/* Source filename: ms_regs.csr, line: 162                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_MSB 11u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_LSB 11u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_WRITE_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_RESET 0x1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_FIELD_MASK 0x00000800ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_GET(x) \
   (((x) & 0x00000800ul) >> 11)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_SET(x) \
   (((x) << 11) & 0x00000800ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800ul) | ((r) & 0xfffff7fful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U1_CSYSACK_LO                     */
/* Source filename: ms_regs.csr, line: 156                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_MSB 10u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_LSB 10u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_FIELD_MASK 0x00000400ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_GET(x) \
   (((x) & 0x00000400ul) >> 10)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_SET(x) \
   (((x) << 10) & 0x00000400ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400ul) | ((r) & 0xfffffbfful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U1_CACTIVE_LO                     */
/* Source filename: ms_regs.csr, line: 150                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_MSB 9u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_LSB 9u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_FIELD_MASK 0x00000200ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_GET(x) \
   (((x) & 0x00000200ul) >> 9)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_SET(x) \
   (((x) << 9) & 0x00000200ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200ul) | ((r) & 0xfffffdfful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U0_CSYSREQ_LO                     */
/* Source filename: ms_regs.csr, line: 145                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_MSB 8u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_LSB 8u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_WRITE_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_RESET 0x1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_FIELD_MASK 0x00000100ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U0_CSYSACK_LO                     */
/* Source filename: ms_regs.csr, line: 139                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_MSB 7u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_LSB 7u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_FIELD_MASK 0x00000080ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_GET(x) \
   (((x) & 0x00000080ul) >> 7)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_SET(x) \
   (((x) << 7) & 0x00000080ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U0_CACTIVE_LO                     */
/* Source filename: ms_regs.csr, line: 133                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_MSB 6u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_LSB 6u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_FIELD_MASK 0x00000040ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_GET(x) \
   (((x) & 0x00000040ul) >> 6)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_SET(x) \
   (((x) << 6) & 0x00000040ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U1_CSYSREQ_DDRC                   */
/* Source filename: ms_regs.csr, line: 128                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_MSB 5u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_LSB 5u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_WRITE_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_RESET 0x1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_FIELD_MASK 0x00000020ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_GET(x) \
   (((x) & 0x00000020ul) >> 5)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_SET(x) \
   (((x) << 5) & 0x00000020ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U1_CSYSACK_DDRC                   */
/* Source filename: ms_regs.csr, line: 122                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_MSB 4u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_LSB 4u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_FIELD_MASK 0x00000010ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_GET(x) \
   (((x) & 0x00000010ul) >> 4)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_SET(x) \
   (((x) << 4) & 0x00000010ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U1_CACTIVE_DDRC                   */
/* Source filename: ms_regs.csr, line: 116                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_MSB 3u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_LSB 3u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_FIELD_MASK 0x00000008ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U0_CSYSREQ_DDRC                   */
/* Source filename: ms_regs.csr, line: 111                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_MSB 2u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_LSB 2u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_WRITE_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_RESET 0x1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_FIELD_MASK 0x00000004ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U0_CSYSACK_DDRC                   */
/* Source filename: ms_regs.csr, line: 105                                 */
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_MSB 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_LSB 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_FIELD_MASK 0x00000002ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: ddrc_clock_ctl.ESR_DDRC_U0_CACTIVE_DDRC                   */
/* Source filename: ms_regs.csr, line: 99                                  */
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_MSB 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_LSB 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_WIDTH 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_READ_ACCESS 1u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_WRITE_ACCESS 0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_RESET 0x0u
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_FIELD_MASK 0x00000001ul
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_GET(x) ((x) & 0x00000001ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_SET(x) ((x) & 0x00000001ul)
#define DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: ddrc_main_ctl                                            */
/* Register template: ddrc_main_ctl                                        */
/* Source filename: ms_regs.csr, line: 202                                 */
/* Field member: ddrc_main_ctl.ESR_DDRC_READ_AUTO_PRECHARGE_HI             */
/* Source filename: ms_regs.csr, line: 219                                 */
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_MSB 3u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_LSB 3u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_WIDTH 1u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_READ_ACCESS 1u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_WRITE_ACCESS 1u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_RESET 0x0u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_FIELD_MASK 0x08u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_GET(x) \
   (((x) & 0x08u) >> 3)
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_SET(x) \
   (((x) << 3) & 0x08u)
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_MODIFY(r, x) \
   ((((x) << 3) & 0x08u) | ((r) & 0xf7u))
/* Field member: ddrc_main_ctl.ESR_DDRC_READ_AUTO_PRECHARGE_LO             */
/* Source filename: ms_regs.csr, line: 214                                 */
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_MSB 2u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_LSB 2u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_WIDTH 1u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_READ_ACCESS 1u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_WRITE_ACCESS 1u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_RESET 0x0u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_FIELD_MASK 0x04u
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_GET(x) \
   (((x) & 0x04u) >> 2)
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_SET(x) \
   (((x) << 2) & 0x04u)
#define DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_MODIFY(r, x) \
   ((((x) << 2) & 0x04u) | ((r) & 0xfbu))
/* Field member: ddrc_main_ctl.ESR_DDRC_WRITE_AUTO_PRECHARGE_HI            */
/* Source filename: ms_regs.csr, line: 209                                 */
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_MSB 1u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_LSB 1u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_WIDTH 1u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_READ_ACCESS 1u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_WRITE_ACCESS 1u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_RESET 0x0u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_FIELD_MASK 0x02u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_GET(x) \
   (((x) & 0x02u) >> 1)
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_SET(x) \
   (((x) << 1) & 0x02u)
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: ddrc_main_ctl.ESR_DDRC_WRITE_AUTO_PRECHARGE_LO            */
/* Source filename: ms_regs.csr, line: 204                                 */
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_MSB 0u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_LSB 0u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_WIDTH 1u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_READ_ACCESS 1u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_WRITE_ACCESS 1u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_RESET 0x0u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_FIELD_MASK 0x01u
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_GET(x) ((x) & 0x01u)
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_SET(x) ((x) & 0x01u)
#define DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: ddrc_scrub1                                              */
/* Register template: ddrc_scrub1                                          */
/* Source filename: ms_regs.csr, line: 225                                 */
/* Field member: ddrc_scrub1.ESR_DDRC_SCRUB_ADDR_START_MASK                */
/* Source filename: ms_regs.csr, line: 227                                 */
#define DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_MSB 35u
#define DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_LSB 0u
#define DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_WIDTH 36u
#define DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_READ_ACCESS 1u
#define DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_WRITE_ACCESS 1u
#define DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_RESET 0x000000000ull
#define DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_FIELD_MASK 0x0000000fffffffffull
#define DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_GET(x) \
   ((x) & 0x0000000fffffffffull)
#define DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_SET(x) \
   ((x) & 0x0000000fffffffffull)
#define DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_MODIFY(r, x) \
   (((x) & 0x0000000fffffffffull) | ((r) & 0xfffffff000000000ull))

/* Register type: ddrc_scrub2                                              */
/* Register template: ddrc_scrub2                                          */
/* Source filename: ms_regs.csr, line: 233                                 */
/* Field member: ddrc_scrub2.ESR_DDRC_SCRUB_ADDR_RANGE_MASK                */
/* Source filename: ms_regs.csr, line: 235                                 */
#define DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_MSB 35u
#define DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_LSB 0u
#define DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_WIDTH 36u
#define DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_READ_ACCESS 1u
#define DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_WRITE_ACCESS 1u
#define DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_RESET 0x000000000ull
#define DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_FIELD_MASK 0x0000000fffffffffull
#define DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_GET(x) \
   ((x) & 0x0000000fffffffffull)
#define DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_SET(x) \
   ((x) & 0x0000000fffffffffull)
#define DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000fffffffffull) | ((r) & 0xfffffff000000000ull))

/* Register type: ddrc_u0_mrr_data                                         */
/* Register template: ddrc_u0_mrr_data                                     */
/* Source filename: ms_regs.csr, line: 241                                 */
/* Field member: ddrc_u0_mrr_data.ESR_DDRC_U0_MRR_DATA                     */
/* Source filename: ms_regs.csr, line: 243                                 */
#define DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_MSB 15u
#define DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_LSB 0u
#define DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_WIDTH 16u
#define DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_READ_ACCESS 1u
#define DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_WRITE_ACCESS 0u
#define DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_RESET 0x0000u
#define DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_FIELD_MASK 0xffffu
#define DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_GET(x) ((x) & 0xffffu)
#define DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_SET(x) ((x) & 0xffffu)
#define DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_MODIFY(r, x) ((x) & 0xffffu)

/* Register type: ddrc_u1_mrr_data                                         */
/* Register template: ddrc_u1_mrr_data                                     */
/* Source filename: ms_regs.csr, line: 250                                 */
/* Field member: ddrc_u1_mrr_data.ESR_DDRC_U1_MRR_DATA                     */
/* Source filename: ms_regs.csr, line: 252                                 */
#define DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_MSB 15u
#define DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_LSB 0u
#define DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_WIDTH 16u
#define DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_READ_ACCESS 1u
#define DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_WRITE_ACCESS 0u
#define DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_RESET 0x0000u
#define DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_FIELD_MASK 0xffffu
#define DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_GET(x) ((x) & 0xffffu)
#define DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_SET(x) ((x) & 0xffffu)
#define DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_MODIFY(r, x) ((x) & 0xffffu)

/* Register type: ddrc_mrr_status                                          */
/* Register template: ddrc_mrr_status                                      */
/* Source filename: ms_regs.csr, line: 259                                 */
/* Field member: ddrc_mrr_status.ESR_DDRC_U1_MRR_DATA_VALID                */
/* Source filename: ms_regs.csr, line: 267                                 */
#define DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_MSB 1u
#define DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_LSB 1u
#define DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_WIDTH 1u
#define DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_READ_ACCESS 1u
#define DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_WRITE_ACCESS 1u
#define DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_RESET 0x0u
#define DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_FIELD_MASK 0x02u
#define DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_GET(x) \
   (((x) & 0x02u) >> 1)
#define DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_SET(x) \
   (((x) << 1) & 0x02u)
#define DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_MODIFY(r, x) \
   ((((x) << 1) & 0x02u) | ((r) & 0xfdu))
/* Field member: ddrc_mrr_status.ESR_DDRC_U0_MRR_DATA_VALID                */
/* Source filename: ms_regs.csr, line: 261                                 */
#define DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_MSB 0u
#define DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_LSB 0u
#define DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_WIDTH 1u
#define DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_READ_ACCESS 1u
#define DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_WRITE_ACCESS 1u
#define DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_RESET 0x0u
#define DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_FIELD_MASK 0x01u
#define DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_GET(x) ((x) & 0x01u)
#define DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_SET(x) ((x) & 0x01u)
#define DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_MODIFY(r, x) \
   (((x) & 0x01u) | ((r) & 0xfeu))

/* Register type: ddrc_int_status                                          */
/* Register template: ddrc_int_status                                      */
/* Source filename: ms_regs.csr, line: 308                                 */
/* Field member: ddrc_int_status.ESR_CYC_COUNT_OVERFLOW_INTR               */
/* Source filename: ms_regs.csr, line: 310                                 */
#define DDRC_INT_STATUS_ESR_CYC_COUNT_OVERFLOW_INTR_MSB 15u
#define DDRC_INT_STATUS_ESR_CYC_COUNT_OVERFLOW_INTR_LSB 15u
#define DDRC_INT_STATUS_ESR_CYC_COUNT_OVERFLOW_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_CYC_COUNT_OVERFLOW_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_CYC_COUNT_OVERFLOW_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_CYC_COUNT_OVERFLOW_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_CYC_COUNT_OVERFLOW_INTR_FIELD_MASK 0x8000u
#define DDRC_INT_STATUS_ESR_CYC_COUNT_OVERFLOW_INTR_GET(x) \
   (((x) & 0x8000u) >> 15)
#define DDRC_INT_STATUS_ESR_CYC_COUNT_OVERFLOW_INTR_SET(x) \
   (((x) << 15) & 0x8000u)
#define DDRC_INT_STATUS_ESR_CYC_COUNT_OVERFLOW_INTR_MODIFY(r, x) \
   ((((x) << 15) & 0x8000u) | ((r) & 0x7fffu))
/* Field member: ddrc_int_status.ESR_PERF_COUNT1_OVERFLOW_INTR             */
/* Source filename: ms_regs.csr, line: 316                                 */
#define DDRC_INT_STATUS_ESR_PERF_COUNT1_OVERFLOW_INTR_MSB 14u
#define DDRC_INT_STATUS_ESR_PERF_COUNT1_OVERFLOW_INTR_LSB 14u
#define DDRC_INT_STATUS_ESR_PERF_COUNT1_OVERFLOW_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_PERF_COUNT1_OVERFLOW_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_PERF_COUNT1_OVERFLOW_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_PERF_COUNT1_OVERFLOW_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_PERF_COUNT1_OVERFLOW_INTR_FIELD_MASK 0x4000u
#define DDRC_INT_STATUS_ESR_PERF_COUNT1_OVERFLOW_INTR_GET(x) \
   (((x) & 0x4000u) >> 14)
#define DDRC_INT_STATUS_ESR_PERF_COUNT1_OVERFLOW_INTR_SET(x) \
   (((x) << 14) & 0x4000u)
#define DDRC_INT_STATUS_ESR_PERF_COUNT1_OVERFLOW_INTR_MODIFY(r, x) \
   ((((x) << 14) & 0x4000u) | ((r) & 0xbfffu))
/* Field member: ddrc_int_status.ESR_PERF_COUNT0_OVERFLOW_INTR             */
/* Source filename: ms_regs.csr, line: 322                                 */
#define DDRC_INT_STATUS_ESR_PERF_COUNT0_OVERFLOW_INTR_MSB 13u
#define DDRC_INT_STATUS_ESR_PERF_COUNT0_OVERFLOW_INTR_LSB 13u
#define DDRC_INT_STATUS_ESR_PERF_COUNT0_OVERFLOW_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_PERF_COUNT0_OVERFLOW_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_PERF_COUNT0_OVERFLOW_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_PERF_COUNT0_OVERFLOW_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_PERF_COUNT0_OVERFLOW_INTR_FIELD_MASK 0x2000u
#define DDRC_INT_STATUS_ESR_PERF_COUNT0_OVERFLOW_INTR_GET(x) \
   (((x) & 0x2000u) >> 13)
#define DDRC_INT_STATUS_ESR_PERF_COUNT0_OVERFLOW_INTR_SET(x) \
   (((x) << 13) & 0x2000u)
#define DDRC_INT_STATUS_ESR_PERF_COUNT0_OVERFLOW_INTR_MODIFY(r, x) \
   ((((x) << 13) & 0x2000u) | ((r) & 0xdfffu))
/* Field member: ddrc_int_status.ESR_MC1_DERATE_TEMP_LIMIT_INTR            */
/* Source filename: ms_regs.csr, line: 328                                 */
#define DDRC_INT_STATUS_ESR_MC1_DERATE_TEMP_LIMIT_INTR_MSB 12u
#define DDRC_INT_STATUS_ESR_MC1_DERATE_TEMP_LIMIT_INTR_LSB 12u
#define DDRC_INT_STATUS_ESR_MC1_DERATE_TEMP_LIMIT_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_MC1_DERATE_TEMP_LIMIT_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_MC1_DERATE_TEMP_LIMIT_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_MC1_DERATE_TEMP_LIMIT_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_MC1_DERATE_TEMP_LIMIT_INTR_FIELD_MASK 0x1000u
#define DDRC_INT_STATUS_ESR_MC1_DERATE_TEMP_LIMIT_INTR_GET(x) \
   (((x) & 0x1000u) >> 12)
#define DDRC_INT_STATUS_ESR_MC1_DERATE_TEMP_LIMIT_INTR_SET(x) \
   (((x) << 12) & 0x1000u)
#define DDRC_INT_STATUS_ESR_MC1_DERATE_TEMP_LIMIT_INTR_MODIFY(r, x) \
   ((((x) << 12) & 0x1000u) | ((r) & 0xefffu))
/* Field member: ddrc_int_status.ESR_MC0_DERATE_TEMP_LIMIT_INTR            */
/* Source filename: ms_regs.csr, line: 334                                 */
#define DDRC_INT_STATUS_ESR_MC0_DERATE_TEMP_LIMIT_INTR_MSB 11u
#define DDRC_INT_STATUS_ESR_MC0_DERATE_TEMP_LIMIT_INTR_LSB 11u
#define DDRC_INT_STATUS_ESR_MC0_DERATE_TEMP_LIMIT_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_MC0_DERATE_TEMP_LIMIT_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_MC0_DERATE_TEMP_LIMIT_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_MC0_DERATE_TEMP_LIMIT_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_MC0_DERATE_TEMP_LIMIT_INTR_FIELD_MASK 0x0800u
#define DDRC_INT_STATUS_ESR_MC0_DERATE_TEMP_LIMIT_INTR_GET(x) \
   (((x) & 0x0800u) >> 11)
#define DDRC_INT_STATUS_ESR_MC0_DERATE_TEMP_LIMIT_INTR_SET(x) \
   (((x) << 11) & 0x0800u)
#define DDRC_INT_STATUS_ESR_MC0_DERATE_TEMP_LIMIT_INTR_MODIFY(r, x) \
   ((((x) << 11) & 0x0800u) | ((r) & 0xf7ffu))
/* Field member: ddrc_int_status.ESR_MC1_SBR_DONE_INTR                     */
/* Source filename: ms_regs.csr, line: 340                                 */
#define DDRC_INT_STATUS_ESR_MC1_SBR_DONE_INTR_MSB 10u
#define DDRC_INT_STATUS_ESR_MC1_SBR_DONE_INTR_LSB 10u
#define DDRC_INT_STATUS_ESR_MC1_SBR_DONE_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_MC1_SBR_DONE_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_MC1_SBR_DONE_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_MC1_SBR_DONE_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_MC1_SBR_DONE_INTR_FIELD_MASK 0x0400u
#define DDRC_INT_STATUS_ESR_MC1_SBR_DONE_INTR_GET(x) (((x) & 0x0400u) >> 10)
#define DDRC_INT_STATUS_ESR_MC1_SBR_DONE_INTR_SET(x) \
   (((x) << 10) & 0x0400u)
#define DDRC_INT_STATUS_ESR_MC1_SBR_DONE_INTR_MODIFY(r, x) \
   ((((x) << 10) & 0x0400u) | ((r) & 0xfbffu))
/* Field member: ddrc_int_status.ESR_MC0_SBR_DONE_INTR                     */
/* Source filename: ms_regs.csr, line: 346                                 */
#define DDRC_INT_STATUS_ESR_MC0_SBR_DONE_INTR_MSB 9u
#define DDRC_INT_STATUS_ESR_MC0_SBR_DONE_INTR_LSB 9u
#define DDRC_INT_STATUS_ESR_MC0_SBR_DONE_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_MC0_SBR_DONE_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_MC0_SBR_DONE_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_MC0_SBR_DONE_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_MC0_SBR_DONE_INTR_FIELD_MASK 0x0200u
#define DDRC_INT_STATUS_ESR_MC0_SBR_DONE_INTR_GET(x) (((x) & 0x0200u) >> 9)
#define DDRC_INT_STATUS_ESR_MC0_SBR_DONE_INTR_SET(x) (((x) << 9) & 0x0200u)
#define DDRC_INT_STATUS_ESR_MC0_SBR_DONE_INTR_MODIFY(r, x) \
   ((((x) << 9) & 0x0200u) | ((r) & 0xfdffu))
/* Field member: ddrc_int_status.ESR_MC1_ECC_CORRECTED_ERR_INTR            */
/* Source filename: ms_regs.csr, line: 352                                 */
#define DDRC_INT_STATUS_ESR_MC1_ECC_CORRECTED_ERR_INTR_MSB 8u
#define DDRC_INT_STATUS_ESR_MC1_ECC_CORRECTED_ERR_INTR_LSB 8u
#define DDRC_INT_STATUS_ESR_MC1_ECC_CORRECTED_ERR_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_MC1_ECC_CORRECTED_ERR_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_MC1_ECC_CORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_MC1_ECC_CORRECTED_ERR_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_MC1_ECC_CORRECTED_ERR_INTR_FIELD_MASK 0x0100u
#define DDRC_INT_STATUS_ESR_MC1_ECC_CORRECTED_ERR_INTR_GET(x) \
   (((x) & 0x0100u) >> 8)
#define DDRC_INT_STATUS_ESR_MC1_ECC_CORRECTED_ERR_INTR_SET(x) \
   (((x) << 8) & 0x0100u)
#define DDRC_INT_STATUS_ESR_MC1_ECC_CORRECTED_ERR_INTR_MODIFY(r, x) \
   ((((x) << 8) & 0x0100u) | ((r) & 0xfeffu))
/* Field member: ddrc_int_status.ESR_MC0_ECC_CORRECTED_ERR_INTR            */
/* Source filename: ms_regs.csr, line: 358                                 */
#define DDRC_INT_STATUS_ESR_MC0_ECC_CORRECTED_ERR_INTR_MSB 7u
#define DDRC_INT_STATUS_ESR_MC0_ECC_CORRECTED_ERR_INTR_LSB 7u
#define DDRC_INT_STATUS_ESR_MC0_ECC_CORRECTED_ERR_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_MC0_ECC_CORRECTED_ERR_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_MC0_ECC_CORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_MC0_ECC_CORRECTED_ERR_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_MC0_ECC_CORRECTED_ERR_INTR_FIELD_MASK 0x0080u
#define DDRC_INT_STATUS_ESR_MC0_ECC_CORRECTED_ERR_INTR_GET(x) \
   (((x) & 0x0080u) >> 7)
#define DDRC_INT_STATUS_ESR_MC0_ECC_CORRECTED_ERR_INTR_SET(x) \
   (((x) << 7) & 0x0080u)
#define DDRC_INT_STATUS_ESR_MC0_ECC_CORRECTED_ERR_INTR_MODIFY(r, x) \
   ((((x) << 7) & 0x0080u) | ((r) & 0xff7fu))
/* Field member: ddrc_int_status.ESR_DDRPHY_INTR                           */
/* Source filename: ms_regs.csr, line: 364                                 */
#define DDRC_INT_STATUS_ESR_DDRPHY_INTR_MSB 6u
#define DDRC_INT_STATUS_ESR_DDRPHY_INTR_LSB 6u
#define DDRC_INT_STATUS_ESR_DDRPHY_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_DDRPHY_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_DDRPHY_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_DDRPHY_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_DDRPHY_INTR_FIELD_MASK 0x0040u
#define DDRC_INT_STATUS_ESR_DDRPHY_INTR_GET(x) (((x) & 0x0040u) >> 6)
#define DDRC_INT_STATUS_ESR_DDRPHY_INTR_SET(x) (((x) << 6) & 0x0040u)
#define DDRC_INT_STATUS_ESR_DDRPHY_INTR_MODIFY(r, x) \
   ((((x) << 6) & 0x0040u) | ((r) & 0xffbfu))
/* Field member: ddrc_int_status.ESR_DFI1_ERR_INTR                         */
/* Source filename: ms_regs.csr, line: 370                                 */
#define DDRC_INT_STATUS_ESR_DFI1_ERR_INTR_MSB 5u
#define DDRC_INT_STATUS_ESR_DFI1_ERR_INTR_LSB 5u
#define DDRC_INT_STATUS_ESR_DFI1_ERR_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_DFI1_ERR_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_DFI1_ERR_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_DFI1_ERR_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_DFI1_ERR_INTR_FIELD_MASK 0x0020u
#define DDRC_INT_STATUS_ESR_DFI1_ERR_INTR_GET(x) (((x) & 0x0020u) >> 5)
#define DDRC_INT_STATUS_ESR_DFI1_ERR_INTR_SET(x) (((x) << 5) & 0x0020u)
#define DDRC_INT_STATUS_ESR_DFI1_ERR_INTR_MODIFY(r, x) \
   ((((x) << 5) & 0x0020u) | ((r) & 0xffdfu))
/* Field member: ddrc_int_status.ESR_DFI0_ERR_INTR                         */
/* Source filename: ms_regs.csr, line: 376                                 */
#define DDRC_INT_STATUS_ESR_DFI0_ERR_INTR_MSB 4u
#define DDRC_INT_STATUS_ESR_DFI0_ERR_INTR_LSB 4u
#define DDRC_INT_STATUS_ESR_DFI0_ERR_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_DFI0_ERR_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_DFI0_ERR_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_DFI0_ERR_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_DFI0_ERR_INTR_FIELD_MASK 0x0010u
#define DDRC_INT_STATUS_ESR_DFI0_ERR_INTR_GET(x) (((x) & 0x0010u) >> 4)
#define DDRC_INT_STATUS_ESR_DFI0_ERR_INTR_SET(x) (((x) << 4) & 0x0010u)
#define DDRC_INT_STATUS_ESR_DFI0_ERR_INTR_MODIFY(r, x) \
   ((((x) << 4) & 0x0010u) | ((r) & 0xffefu))
/* Field member: ddrc_int_status.ESR_MC1_DFI_ALERT_ERR_INTR                */
/* Source filename: ms_regs.csr, line: 382                                 */
#define DDRC_INT_STATUS_ESR_MC1_DFI_ALERT_ERR_INTR_MSB 3u
#define DDRC_INT_STATUS_ESR_MC1_DFI_ALERT_ERR_INTR_LSB 3u
#define DDRC_INT_STATUS_ESR_MC1_DFI_ALERT_ERR_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_MC1_DFI_ALERT_ERR_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_MC1_DFI_ALERT_ERR_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_MC1_DFI_ALERT_ERR_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_MC1_DFI_ALERT_ERR_INTR_FIELD_MASK 0x0008u
#define DDRC_INT_STATUS_ESR_MC1_DFI_ALERT_ERR_INTR_GET(x) \
   (((x) & 0x0008u) >> 3)
#define DDRC_INT_STATUS_ESR_MC1_DFI_ALERT_ERR_INTR_SET(x) \
   (((x) << 3) & 0x0008u)
#define DDRC_INT_STATUS_ESR_MC1_DFI_ALERT_ERR_INTR_MODIFY(r, x) \
   ((((x) << 3) & 0x0008u) | ((r) & 0xfff7u))
/* Field member: ddrc_int_status.ESR_MC0_DFI_ALERT_ERR_INTR                */
/* Source filename: ms_regs.csr, line: 388                                 */
#define DDRC_INT_STATUS_ESR_MC0_DFI_ALERT_ERR_INTR_MSB 2u
#define DDRC_INT_STATUS_ESR_MC0_DFI_ALERT_ERR_INTR_LSB 2u
#define DDRC_INT_STATUS_ESR_MC0_DFI_ALERT_ERR_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_MC0_DFI_ALERT_ERR_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_MC0_DFI_ALERT_ERR_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_MC0_DFI_ALERT_ERR_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_MC0_DFI_ALERT_ERR_INTR_FIELD_MASK 0x0004u
#define DDRC_INT_STATUS_ESR_MC0_DFI_ALERT_ERR_INTR_GET(x) \
   (((x) & 0x0004u) >> 2)
#define DDRC_INT_STATUS_ESR_MC0_DFI_ALERT_ERR_INTR_SET(x) \
   (((x) << 2) & 0x0004u)
#define DDRC_INT_STATUS_ESR_MC0_DFI_ALERT_ERR_INTR_MODIFY(r, x) \
   ((((x) << 2) & 0x0004u) | ((r) & 0xfffbu))
/* Field member: ddrc_int_status.ESR_MC1_ECC_UNCORRECTED_ERR_INTR          */
/* Source filename: ms_regs.csr, line: 394                                 */
#define DDRC_INT_STATUS_ESR_MC1_ECC_UNCORRECTED_ERR_INTR_MSB 1u
#define DDRC_INT_STATUS_ESR_MC1_ECC_UNCORRECTED_ERR_INTR_LSB 1u
#define DDRC_INT_STATUS_ESR_MC1_ECC_UNCORRECTED_ERR_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_MC1_ECC_UNCORRECTED_ERR_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_MC1_ECC_UNCORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_MC1_ECC_UNCORRECTED_ERR_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_MC1_ECC_UNCORRECTED_ERR_INTR_FIELD_MASK 0x0002u
#define DDRC_INT_STATUS_ESR_MC1_ECC_UNCORRECTED_ERR_INTR_GET(x) \
   (((x) & 0x0002u) >> 1)
#define DDRC_INT_STATUS_ESR_MC1_ECC_UNCORRECTED_ERR_INTR_SET(x) \
   (((x) << 1) & 0x0002u)
#define DDRC_INT_STATUS_ESR_MC1_ECC_UNCORRECTED_ERR_INTR_MODIFY(r, x) \
   ((((x) << 1) & 0x0002u) | ((r) & 0xfffdu))
/* Field member: ddrc_int_status.ESR_MC0_ECC_UNCORRECTED_ERR_INTR          */
/* Source filename: ms_regs.csr, line: 400                                 */
#define DDRC_INT_STATUS_ESR_MC0_ECC_UNCORRECTED_ERR_INTR_MSB 0u
#define DDRC_INT_STATUS_ESR_MC0_ECC_UNCORRECTED_ERR_INTR_LSB 0u
#define DDRC_INT_STATUS_ESR_MC0_ECC_UNCORRECTED_ERR_INTR_WIDTH 1u
#define DDRC_INT_STATUS_ESR_MC0_ECC_UNCORRECTED_ERR_INTR_READ_ACCESS 1u
#define DDRC_INT_STATUS_ESR_MC0_ECC_UNCORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define DDRC_INT_STATUS_ESR_MC0_ECC_UNCORRECTED_ERR_INTR_RESET 0x0u
#define DDRC_INT_STATUS_ESR_MC0_ECC_UNCORRECTED_ERR_INTR_FIELD_MASK 0x0001u
#define DDRC_INT_STATUS_ESR_MC0_ECC_UNCORRECTED_ERR_INTR_GET(x) \
   ((x) & 0x0001u)
#define DDRC_INT_STATUS_ESR_MC0_ECC_UNCORRECTED_ERR_INTR_SET(x) \
   ((x) & 0x0001u)
#define DDRC_INT_STATUS_ESR_MC0_ECC_UNCORRECTED_ERR_INTR_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: ddrc_int_critical_en                                     */
/* Register template: ddrc_int_critical_en                                 */
/* Source filename: ms_regs.csr, line: 407                                 */
/* Field member: ddrc_int_critical_en.ESR_CYC_COUNT_OVERFLOW_CRIT_EN       */
/* Source filename: ms_regs.csr, line: 409                                 */
#define DDRC_INT_CRITICAL_EN_ESR_CYC_COUNT_OVERFLOW_CRIT_EN_MSB 15u
#define DDRC_INT_CRITICAL_EN_ESR_CYC_COUNT_OVERFLOW_CRIT_EN_LSB 15u
#define DDRC_INT_CRITICAL_EN_ESR_CYC_COUNT_OVERFLOW_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_CYC_COUNT_OVERFLOW_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_CYC_COUNT_OVERFLOW_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_CYC_COUNT_OVERFLOW_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_CYC_COUNT_OVERFLOW_CRIT_EN_FIELD_MASK 0x8000u
#define DDRC_INT_CRITICAL_EN_ESR_CYC_COUNT_OVERFLOW_CRIT_EN_GET(x) \
   (((x) & 0x8000u) >> 15)
#define DDRC_INT_CRITICAL_EN_ESR_CYC_COUNT_OVERFLOW_CRIT_EN_SET(x) \
   (((x) << 15) & 0x8000u)
#define DDRC_INT_CRITICAL_EN_ESR_CYC_COUNT_OVERFLOW_CRIT_EN_MODIFY(r, x) \
   ((((x) << 15) & 0x8000u) | ((r) & 0x7fffu))
/* Field member: ddrc_int_critical_en.ESR_PERF_COUNT1_OVERFLOW_CRIT_EN     */
/* Source filename: ms_regs.csr, line: 414                                 */
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT1_OVERFLOW_CRIT_EN_MSB 14u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT1_OVERFLOW_CRIT_EN_LSB 14u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT1_OVERFLOW_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT1_OVERFLOW_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT1_OVERFLOW_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT1_OVERFLOW_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT1_OVERFLOW_CRIT_EN_FIELD_MASK 0x4000u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT1_OVERFLOW_CRIT_EN_GET(x) \
   (((x) & 0x4000u) >> 14)
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT1_OVERFLOW_CRIT_EN_SET(x) \
   (((x) << 14) & 0x4000u)
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT1_OVERFLOW_CRIT_EN_MODIFY(r, x) \
   ((((x) << 14) & 0x4000u) | ((r) & 0xbfffu))
/* Field member: ddrc_int_critical_en.ESR_PERF_COUNT0_OVERFLOW_CRIT_EN     */
/* Source filename: ms_regs.csr, line: 419                                 */
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT0_OVERFLOW_CRIT_EN_MSB 13u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT0_OVERFLOW_CRIT_EN_LSB 13u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT0_OVERFLOW_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT0_OVERFLOW_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT0_OVERFLOW_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT0_OVERFLOW_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT0_OVERFLOW_CRIT_EN_FIELD_MASK 0x2000u
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT0_OVERFLOW_CRIT_EN_GET(x) \
   (((x) & 0x2000u) >> 13)
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT0_OVERFLOW_CRIT_EN_SET(x) \
   (((x) << 13) & 0x2000u)
#define DDRC_INT_CRITICAL_EN_ESR_PERF_COUNT0_OVERFLOW_CRIT_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x2000u) | ((r) & 0xdfffu))
/* Field member: ddrc_int_critical_en.ESR_MC1_DERATE_TEMP_LIMIT_CRIT_EN    */
/* Source filename: ms_regs.csr, line: 424                                 */
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_CRIT_EN_MSB 12u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_CRIT_EN_LSB 12u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_CRIT_EN_FIELD_MASK 0x1000u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_CRIT_EN_GET(x) \
   (((x) & 0x1000u) >> 12)
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_CRIT_EN_SET(x) \
   (((x) << 12) & 0x1000u)
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_CRIT_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x1000u) | ((r) & 0xefffu))
/* Field member: ddrc_int_critical_en.ESR_MC0_DERATE_TEMP_LIMIT_CRIT_EN    */
/* Source filename: ms_regs.csr, line: 429                                 */
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_CRIT_EN_MSB 11u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_CRIT_EN_LSB 11u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_CRIT_EN_FIELD_MASK 0x0800u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_CRIT_EN_GET(x) \
   (((x) & 0x0800u) >> 11)
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_CRIT_EN_SET(x) \
   (((x) << 11) & 0x0800u)
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_CRIT_EN_MODIFY(r, x) \
   ((((x) << 11) & 0x0800u) | ((r) & 0xf7ffu))
/* Field member: ddrc_int_critical_en.ESR_MC1_SBR_DONE_CRIT_EN             */
/* Source filename: ms_regs.csr, line: 434                                 */
#define DDRC_INT_CRITICAL_EN_ESR_MC1_SBR_DONE_CRIT_EN_MSB 10u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_SBR_DONE_CRIT_EN_LSB 10u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_SBR_DONE_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_SBR_DONE_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_SBR_DONE_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_SBR_DONE_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_SBR_DONE_CRIT_EN_FIELD_MASK 0x0400u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_SBR_DONE_CRIT_EN_GET(x) \
   (((x) & 0x0400u) >> 10)
#define DDRC_INT_CRITICAL_EN_ESR_MC1_SBR_DONE_CRIT_EN_SET(x) \
   (((x) << 10) & 0x0400u)
#define DDRC_INT_CRITICAL_EN_ESR_MC1_SBR_DONE_CRIT_EN_MODIFY(r, x) \
   ((((x) << 10) & 0x0400u) | ((r) & 0xfbffu))
/* Field member: ddrc_int_critical_en.ESR_MC0_SBR_DONE_CRIT_EN             */
/* Source filename: ms_regs.csr, line: 439                                 */
#define DDRC_INT_CRITICAL_EN_ESR_MC0_SBR_DONE_CRIT_EN_MSB 9u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_SBR_DONE_CRIT_EN_LSB 9u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_SBR_DONE_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_SBR_DONE_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_SBR_DONE_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_SBR_DONE_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_SBR_DONE_CRIT_EN_FIELD_MASK 0x0200u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_SBR_DONE_CRIT_EN_GET(x) \
   (((x) & 0x0200u) >> 9)
#define DDRC_INT_CRITICAL_EN_ESR_MC0_SBR_DONE_CRIT_EN_SET(x) \
   (((x) << 9) & 0x0200u)
#define DDRC_INT_CRITICAL_EN_ESR_MC0_SBR_DONE_CRIT_EN_MODIFY(r, x) \
   ((((x) << 9) & 0x0200u) | ((r) & 0xfdffu))
/* Field member: ddrc_int_critical_en.ESR_MC1_ECC_CORRECTED_ERR_CRIT_EN    */
/* Source filename: ms_regs.csr, line: 444                                 */
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_CORRECTED_ERR_CRIT_EN_MSB 8u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_CORRECTED_ERR_CRIT_EN_LSB 8u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_CORRECTED_ERR_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_CORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_CORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_CORRECTED_ERR_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_CORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0100u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_CORRECTED_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0100u) >> 8)
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_CORRECTED_ERR_CRIT_EN_SET(x) \
   (((x) << 8) & 0x0100u)
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_CORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 8) & 0x0100u) | ((r) & 0xfeffu))
/* Field member: ddrc_int_critical_en.ESR_MC0_ECC_CORRECTED_ERR_CRIT_EN    */
/* Source filename: ms_regs.csr, line: 449                                 */
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_CORRECTED_ERR_CRIT_EN_MSB 7u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_CORRECTED_ERR_CRIT_EN_LSB 7u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_CORRECTED_ERR_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_CORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_CORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_CORRECTED_ERR_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_CORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0080u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_CORRECTED_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0080u) >> 7)
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_CORRECTED_ERR_CRIT_EN_SET(x) \
   (((x) << 7) & 0x0080u)
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_CORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x0080u) | ((r) & 0xff7fu))
/* Field member: ddrc_int_critical_en.ESR_DDRPHY_CRIT_EN                   */
/* Source filename: ms_regs.csr, line: 454                                 */
#define DDRC_INT_CRITICAL_EN_ESR_DDRPHY_CRIT_EN_MSB 6u
#define DDRC_INT_CRITICAL_EN_ESR_DDRPHY_CRIT_EN_LSB 6u
#define DDRC_INT_CRITICAL_EN_ESR_DDRPHY_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_DDRPHY_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_DDRPHY_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_DDRPHY_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_DDRPHY_CRIT_EN_FIELD_MASK 0x0040u
#define DDRC_INT_CRITICAL_EN_ESR_DDRPHY_CRIT_EN_GET(x) (((x) & 0x0040u) >> 6)
#define DDRC_INT_CRITICAL_EN_ESR_DDRPHY_CRIT_EN_SET(x) \
   (((x) << 6) & 0x0040u)
#define DDRC_INT_CRITICAL_EN_ESR_DDRPHY_CRIT_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x0040u) | ((r) & 0xffbfu))
/* Field member: ddrc_int_critical_en.ESR_DFI1_ERR_CRIT_EN                 */
/* Source filename: ms_regs.csr, line: 459                                 */
#define DDRC_INT_CRITICAL_EN_ESR_DFI1_ERR_CRIT_EN_MSB 5u
#define DDRC_INT_CRITICAL_EN_ESR_DFI1_ERR_CRIT_EN_LSB 5u
#define DDRC_INT_CRITICAL_EN_ESR_DFI1_ERR_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_DFI1_ERR_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_DFI1_ERR_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_DFI1_ERR_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_DFI1_ERR_CRIT_EN_FIELD_MASK 0x0020u
#define DDRC_INT_CRITICAL_EN_ESR_DFI1_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0020u) >> 5)
#define DDRC_INT_CRITICAL_EN_ESR_DFI1_ERR_CRIT_EN_SET(x) \
   (((x) << 5) & 0x0020u)
#define DDRC_INT_CRITICAL_EN_ESR_DFI1_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x0020u) | ((r) & 0xffdfu))
/* Field member: ddrc_int_critical_en.ESR_DFI0_ERR_CRIT_EN                 */
/* Source filename: ms_regs.csr, line: 464                                 */
#define DDRC_INT_CRITICAL_EN_ESR_DFI0_ERR_CRIT_EN_MSB 4u
#define DDRC_INT_CRITICAL_EN_ESR_DFI0_ERR_CRIT_EN_LSB 4u
#define DDRC_INT_CRITICAL_EN_ESR_DFI0_ERR_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_DFI0_ERR_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_DFI0_ERR_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_DFI0_ERR_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_DFI0_ERR_CRIT_EN_FIELD_MASK 0x0010u
#define DDRC_INT_CRITICAL_EN_ESR_DFI0_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0010u) >> 4)
#define DDRC_INT_CRITICAL_EN_ESR_DFI0_ERR_CRIT_EN_SET(x) \
   (((x) << 4) & 0x0010u)
#define DDRC_INT_CRITICAL_EN_ESR_DFI0_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x0010u) | ((r) & 0xffefu))
/* Field member: ddrc_int_critical_en.ESR_MC1_DFI_ALERT_ERR_CRIT_EN        */
/* Source filename: ms_regs.csr, line: 469                                 */
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DFI_ALERT_ERR_CRIT_EN_MSB 3u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DFI_ALERT_ERR_CRIT_EN_LSB 3u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DFI_ALERT_ERR_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DFI_ALERT_ERR_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DFI_ALERT_ERR_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DFI_ALERT_ERR_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DFI_ALERT_ERR_CRIT_EN_FIELD_MASK 0x0008u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DFI_ALERT_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0008u) >> 3)
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DFI_ALERT_ERR_CRIT_EN_SET(x) \
   (((x) << 3) & 0x0008u)
#define DDRC_INT_CRITICAL_EN_ESR_MC1_DFI_ALERT_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x0008u) | ((r) & 0xfff7u))
/* Field member: ddrc_int_critical_en.ESR_MC0_DFI_ALERT_ERR_CRIT_EN        */
/* Source filename: ms_regs.csr, line: 474                                 */
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DFI_ALERT_ERR_CRIT_EN_MSB 2u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DFI_ALERT_ERR_CRIT_EN_LSB 2u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DFI_ALERT_ERR_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DFI_ALERT_ERR_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DFI_ALERT_ERR_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DFI_ALERT_ERR_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DFI_ALERT_ERR_CRIT_EN_FIELD_MASK 0x0004u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DFI_ALERT_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0004u) >> 2)
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DFI_ALERT_ERR_CRIT_EN_SET(x) \
   (((x) << 2) & 0x0004u)
#define DDRC_INT_CRITICAL_EN_ESR_MC0_DFI_ALERT_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x0004u) | ((r) & 0xfffbu))
/* Field member: ddrc_int_critical_en.ESR_MC1_ECC_UNCORRECTED_ERR_CRIT_EN  */
/* Source filename: ms_regs.csr, line: 479                                 */
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_MSB 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_LSB 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0002u
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_GET(x) \
   (((x) & 0x0002u) >> 1)
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_SET(x) \
   (((x) << 1) & 0x0002u)
#define DDRC_INT_CRITICAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x0002u) | ((r) & 0xfffdu))
/* Field member: ddrc_int_critical_en.ESR_MC0_ECC_UNCORRECTED_ERR_CRIT_EN  */
/* Source filename: ms_regs.csr, line: 484                                 */
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_MSB 0u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_LSB 0u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_WIDTH 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_RESET 0x0u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0001u
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_GET(x) \
   ((x) & 0x0001u)
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_SET(x) \
   ((x) & 0x0001u)
#define DDRC_INT_CRITICAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: ddrc_int_normal_en                                       */
/* Register template: ddrc_int_normal_en                                   */
/* Source filename: ms_regs.csr, line: 490                                 */
/* Field member: ddrc_int_normal_en.ESR_CYC_COUNT_OVERFLOW_NORM_EN         */
/* Source filename: ms_regs.csr, line: 492                                 */
#define DDRC_INT_NORMAL_EN_ESR_CYC_COUNT_OVERFLOW_NORM_EN_MSB 15u
#define DDRC_INT_NORMAL_EN_ESR_CYC_COUNT_OVERFLOW_NORM_EN_LSB 15u
#define DDRC_INT_NORMAL_EN_ESR_CYC_COUNT_OVERFLOW_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_CYC_COUNT_OVERFLOW_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_CYC_COUNT_OVERFLOW_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_CYC_COUNT_OVERFLOW_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_CYC_COUNT_OVERFLOW_NORM_EN_FIELD_MASK 0x8000u
#define DDRC_INT_NORMAL_EN_ESR_CYC_COUNT_OVERFLOW_NORM_EN_GET(x) \
   (((x) & 0x8000u) >> 15)
#define DDRC_INT_NORMAL_EN_ESR_CYC_COUNT_OVERFLOW_NORM_EN_SET(x) \
   (((x) << 15) & 0x8000u)
#define DDRC_INT_NORMAL_EN_ESR_CYC_COUNT_OVERFLOW_NORM_EN_MODIFY(r, x) \
   ((((x) << 15) & 0x8000u) | ((r) & 0x7fffu))
/* Field member: ddrc_int_normal_en.ESR_PERF_COUNT1_OVERFLOW_NORM_EN       */
/* Source filename: ms_regs.csr, line: 497                                 */
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT1_OVERFLOW_NORM_EN_MSB 14u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT1_OVERFLOW_NORM_EN_LSB 14u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT1_OVERFLOW_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT1_OVERFLOW_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT1_OVERFLOW_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT1_OVERFLOW_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT1_OVERFLOW_NORM_EN_FIELD_MASK 0x4000u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT1_OVERFLOW_NORM_EN_GET(x) \
   (((x) & 0x4000u) >> 14)
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT1_OVERFLOW_NORM_EN_SET(x) \
   (((x) << 14) & 0x4000u)
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT1_OVERFLOW_NORM_EN_MODIFY(r, x) \
   ((((x) << 14) & 0x4000u) | ((r) & 0xbfffu))
/* Field member: ddrc_int_normal_en.ESR_PERF_COUNT0_OVERFLOW_NORM_EN       */
/* Source filename: ms_regs.csr, line: 502                                 */
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT0_OVERFLOW_NORM_EN_MSB 13u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT0_OVERFLOW_NORM_EN_LSB 13u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT0_OVERFLOW_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT0_OVERFLOW_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT0_OVERFLOW_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT0_OVERFLOW_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT0_OVERFLOW_NORM_EN_FIELD_MASK 0x2000u
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT0_OVERFLOW_NORM_EN_GET(x) \
   (((x) & 0x2000u) >> 13)
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT0_OVERFLOW_NORM_EN_SET(x) \
   (((x) << 13) & 0x2000u)
#define DDRC_INT_NORMAL_EN_ESR_PERF_COUNT0_OVERFLOW_NORM_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x2000u) | ((r) & 0xdfffu))
/* Field member: ddrc_int_normal_en.ESR_MC1_DERATE_TEMP_LIMIT_NORM_EN      */
/* Source filename: ms_regs.csr, line: 507                                 */
#define DDRC_INT_NORMAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_NORM_EN_MSB 12u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_NORM_EN_LSB 12u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_NORM_EN_FIELD_MASK 0x1000u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_NORM_EN_GET(x) \
   (((x) & 0x1000u) >> 12)
#define DDRC_INT_NORMAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_NORM_EN_SET(x) \
   (((x) << 12) & 0x1000u)
#define DDRC_INT_NORMAL_EN_ESR_MC1_DERATE_TEMP_LIMIT_NORM_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x1000u) | ((r) & 0xefffu))
/* Field member: ddrc_int_normal_en.ESR_MC0_DERATE_TEMP_LIMIT_NORM_EN      */
/* Source filename: ms_regs.csr, line: 512                                 */
#define DDRC_INT_NORMAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_NORM_EN_MSB 11u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_NORM_EN_LSB 11u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_NORM_EN_FIELD_MASK 0x0800u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_NORM_EN_GET(x) \
   (((x) & 0x0800u) >> 11)
#define DDRC_INT_NORMAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_NORM_EN_SET(x) \
   (((x) << 11) & 0x0800u)
#define DDRC_INT_NORMAL_EN_ESR_MC0_DERATE_TEMP_LIMIT_NORM_EN_MODIFY(r, x) \
   ((((x) << 11) & 0x0800u) | ((r) & 0xf7ffu))
/* Field member: ddrc_int_normal_en.ESR_MC1_SBR_DONE_NORM_EN               */
/* Source filename: ms_regs.csr, line: 517                                 */
#define DDRC_INT_NORMAL_EN_ESR_MC1_SBR_DONE_NORM_EN_MSB 10u
#define DDRC_INT_NORMAL_EN_ESR_MC1_SBR_DONE_NORM_EN_LSB 10u
#define DDRC_INT_NORMAL_EN_ESR_MC1_SBR_DONE_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_SBR_DONE_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_SBR_DONE_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_SBR_DONE_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_MC1_SBR_DONE_NORM_EN_FIELD_MASK 0x0400u
#define DDRC_INT_NORMAL_EN_ESR_MC1_SBR_DONE_NORM_EN_GET(x) \
   (((x) & 0x0400u) >> 10)
#define DDRC_INT_NORMAL_EN_ESR_MC1_SBR_DONE_NORM_EN_SET(x) \
   (((x) << 10) & 0x0400u)
#define DDRC_INT_NORMAL_EN_ESR_MC1_SBR_DONE_NORM_EN_MODIFY(r, x) \
   ((((x) << 10) & 0x0400u) | ((r) & 0xfbffu))
/* Field member: ddrc_int_normal_en.ESR_MC0_SBR_DONE_NORM_EN               */
/* Source filename: ms_regs.csr, line: 522                                 */
#define DDRC_INT_NORMAL_EN_ESR_MC0_SBR_DONE_NORM_EN_MSB 9u
#define DDRC_INT_NORMAL_EN_ESR_MC0_SBR_DONE_NORM_EN_LSB 9u
#define DDRC_INT_NORMAL_EN_ESR_MC0_SBR_DONE_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_SBR_DONE_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_SBR_DONE_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_SBR_DONE_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_MC0_SBR_DONE_NORM_EN_FIELD_MASK 0x0200u
#define DDRC_INT_NORMAL_EN_ESR_MC0_SBR_DONE_NORM_EN_GET(x) \
   (((x) & 0x0200u) >> 9)
#define DDRC_INT_NORMAL_EN_ESR_MC0_SBR_DONE_NORM_EN_SET(x) \
   (((x) << 9) & 0x0200u)
#define DDRC_INT_NORMAL_EN_ESR_MC0_SBR_DONE_NORM_EN_MODIFY(r, x) \
   ((((x) << 9) & 0x0200u) | ((r) & 0xfdffu))
/* Field member: ddrc_int_normal_en.ESR_MC1_ECC_CORRECTED_ERR_NORM_EN      */
/* Source filename: ms_regs.csr, line: 527                                 */
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_CORRECTED_ERR_NORM_EN_MSB 8u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_CORRECTED_ERR_NORM_EN_LSB 8u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_CORRECTED_ERR_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_CORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_CORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_CORRECTED_ERR_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_CORRECTED_ERR_NORM_EN_FIELD_MASK 0x0100u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_CORRECTED_ERR_NORM_EN_GET(x) \
   (((x) & 0x0100u) >> 8)
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_CORRECTED_ERR_NORM_EN_SET(x) \
   (((x) << 8) & 0x0100u)
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_CORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 8) & 0x0100u) | ((r) & 0xfeffu))
/* Field member: ddrc_int_normal_en.ESR_MC0_ECC_CORRECTED_ERR_NORM_EN      */
/* Source filename: ms_regs.csr, line: 532                                 */
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_CORRECTED_ERR_NORM_EN_MSB 7u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_CORRECTED_ERR_NORM_EN_LSB 7u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_CORRECTED_ERR_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_CORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_CORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_CORRECTED_ERR_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_CORRECTED_ERR_NORM_EN_FIELD_MASK 0x0080u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_CORRECTED_ERR_NORM_EN_GET(x) \
   (((x) & 0x0080u) >> 7)
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_CORRECTED_ERR_NORM_EN_SET(x) \
   (((x) << 7) & 0x0080u)
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_CORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 7) & 0x0080u) | ((r) & 0xff7fu))
/* Field member: ddrc_int_normal_en.ESR_DDRPHY_NORM_EN                     */
/* Source filename: ms_regs.csr, line: 537                                 */
#define DDRC_INT_NORMAL_EN_ESR_DDRPHY_NORM_EN_MSB 6u
#define DDRC_INT_NORMAL_EN_ESR_DDRPHY_NORM_EN_LSB 6u
#define DDRC_INT_NORMAL_EN_ESR_DDRPHY_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_DDRPHY_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_DDRPHY_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_DDRPHY_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_DDRPHY_NORM_EN_FIELD_MASK 0x0040u
#define DDRC_INT_NORMAL_EN_ESR_DDRPHY_NORM_EN_GET(x) (((x) & 0x0040u) >> 6)
#define DDRC_INT_NORMAL_EN_ESR_DDRPHY_NORM_EN_SET(x) (((x) << 6) & 0x0040u)
#define DDRC_INT_NORMAL_EN_ESR_DDRPHY_NORM_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x0040u) | ((r) & 0xffbfu))
/* Field member: ddrc_int_normal_en.ESR_DFI1_ERR_NORM_EN                   */
/* Source filename: ms_regs.csr, line: 542                                 */
#define DDRC_INT_NORMAL_EN_ESR_DFI1_ERR_NORM_EN_MSB 5u
#define DDRC_INT_NORMAL_EN_ESR_DFI1_ERR_NORM_EN_LSB 5u
#define DDRC_INT_NORMAL_EN_ESR_DFI1_ERR_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_DFI1_ERR_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_DFI1_ERR_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_DFI1_ERR_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_DFI1_ERR_NORM_EN_FIELD_MASK 0x0020u
#define DDRC_INT_NORMAL_EN_ESR_DFI1_ERR_NORM_EN_GET(x) (((x) & 0x0020u) >> 5)
#define DDRC_INT_NORMAL_EN_ESR_DFI1_ERR_NORM_EN_SET(x) \
   (((x) << 5) & 0x0020u)
#define DDRC_INT_NORMAL_EN_ESR_DFI1_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 5) & 0x0020u) | ((r) & 0xffdfu))
/* Field member: ddrc_int_normal_en.ESR_DFI0_ERR_NORM_EN                   */
/* Source filename: ms_regs.csr, line: 547                                 */
#define DDRC_INT_NORMAL_EN_ESR_DFI0_ERR_NORM_EN_MSB 4u
#define DDRC_INT_NORMAL_EN_ESR_DFI0_ERR_NORM_EN_LSB 4u
#define DDRC_INT_NORMAL_EN_ESR_DFI0_ERR_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_DFI0_ERR_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_DFI0_ERR_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_DFI0_ERR_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_DFI0_ERR_NORM_EN_FIELD_MASK 0x0010u
#define DDRC_INT_NORMAL_EN_ESR_DFI0_ERR_NORM_EN_GET(x) (((x) & 0x0010u) >> 4)
#define DDRC_INT_NORMAL_EN_ESR_DFI0_ERR_NORM_EN_SET(x) \
   (((x) << 4) & 0x0010u)
#define DDRC_INT_NORMAL_EN_ESR_DFI0_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x0010u) | ((r) & 0xffefu))
/* Field member: ddrc_int_normal_en.ESR_MC1_DFI_ALERT_ERR_NORM_EN          */
/* Source filename: ms_regs.csr, line: 552                                 */
#define DDRC_INT_NORMAL_EN_ESR_MC1_DFI_ALERT_ERR_NORM_EN_MSB 3u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DFI_ALERT_ERR_NORM_EN_LSB 3u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DFI_ALERT_ERR_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DFI_ALERT_ERR_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DFI_ALERT_ERR_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DFI_ALERT_ERR_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DFI_ALERT_ERR_NORM_EN_FIELD_MASK 0x0008u
#define DDRC_INT_NORMAL_EN_ESR_MC1_DFI_ALERT_ERR_NORM_EN_GET(x) \
   (((x) & 0x0008u) >> 3)
#define DDRC_INT_NORMAL_EN_ESR_MC1_DFI_ALERT_ERR_NORM_EN_SET(x) \
   (((x) << 3) & 0x0008u)
#define DDRC_INT_NORMAL_EN_ESR_MC1_DFI_ALERT_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x0008u) | ((r) & 0xfff7u))
/* Field member: ddrc_int_normal_en.ESR_MC0_DFI_ALERT_ERR_NORM_EN          */
/* Source filename: ms_regs.csr, line: 557                                 */
#define DDRC_INT_NORMAL_EN_ESR_MC0_DFI_ALERT_ERR_NORM_EN_MSB 2u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DFI_ALERT_ERR_NORM_EN_LSB 2u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DFI_ALERT_ERR_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DFI_ALERT_ERR_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DFI_ALERT_ERR_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DFI_ALERT_ERR_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DFI_ALERT_ERR_NORM_EN_FIELD_MASK 0x0004u
#define DDRC_INT_NORMAL_EN_ESR_MC0_DFI_ALERT_ERR_NORM_EN_GET(x) \
   (((x) & 0x0004u) >> 2)
#define DDRC_INT_NORMAL_EN_ESR_MC0_DFI_ALERT_ERR_NORM_EN_SET(x) \
   (((x) << 2) & 0x0004u)
#define DDRC_INT_NORMAL_EN_ESR_MC0_DFI_ALERT_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x0004u) | ((r) & 0xfffbu))
/* Field member: ddrc_int_normal_en.ESR_MC1_ECC_UNCORRECTED_ERR_NORM_EN    */
/* Source filename: ms_regs.csr, line: 562                                 */
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_NORM_EN_MSB 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_NORM_EN_LSB 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_NORM_EN_FIELD_MASK 0x0002u
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_NORM_EN_GET(x) \
   (((x) & 0x0002u) >> 1)
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_NORM_EN_SET(x) \
   (((x) << 1) & 0x0002u)
#define DDRC_INT_NORMAL_EN_ESR_MC1_ECC_UNCORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x0002u) | ((r) & 0xfffdu))
/* Field member: ddrc_int_normal_en.ESR_MC0_ECC_UNCORRECTED_ERR_NORM_EN    */
/* Source filename: ms_regs.csr, line: 567                                 */
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_NORM_EN_MSB 0u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_NORM_EN_LSB 0u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_NORM_EN_WIDTH 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_NORM_EN_RESET 0x0u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_NORM_EN_FIELD_MASK 0x0001u
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_NORM_EN_GET(x) \
   ((x) & 0x0001u)
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_NORM_EN_SET(x) \
   ((x) & 0x0001u)
#define DDRC_INT_NORMAL_EN_ESR_MC0_ECC_UNCORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: ddrc_err_int_log                                         */
/* Register template: ddrc_err_int_log                                     */
/* Source filename: ms_regs.csr, line: 573                                 */
/* Field member: ddrc_err_int_log.ESR_DFT1_ERR_INFO                        */
/* Source filename: ms_regs.csr, line: 575                                 */
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_INFO_MSB 15u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_INFO_LSB 12u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_INFO_WIDTH 4u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_INFO_READ_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_INFO_WRITE_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_INFO_RESET 0x0u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_INFO_FIELD_MASK 0xf000u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_INFO_GET(x) (((x) & 0xf000u) >> 12)
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_INFO_SET(x) (((x) << 12) & 0xf000u)
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_INFO_MODIFY(r, x) \
   ((((x) << 12) & 0xf000u) | ((r) & 0x0fffu))
/* Field member: ddrc_err_int_log.ESR_DFT1_ERR_SET                         */
/* Source filename: ms_regs.csr, line: 580                                 */
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_SET_MSB 10u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_SET_LSB 10u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_SET_WIDTH 1u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_SET_READ_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_SET_WRITE_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_SET_RESET 0x0u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_SET_FIELD_MASK 0x0400u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_SET_GET(x) (((x) & 0x0400u) >> 10)
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_SET_SET(x) (((x) << 10) & 0x0400u)
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_SET_MODIFY(r, x) \
   ((((x) << 10) & 0x0400u) | ((r) & 0xfbffu))
/* Field member: ddrc_err_int_log.ESR_DFT1_ERR_CLR                         */
/* Source filename: ms_regs.csr, line: 586                                 */
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_CLR_MSB 9u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_CLR_LSB 9u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_CLR_WIDTH 1u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_CLR_READ_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_CLR_WRITE_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_CLR_RESET 0x0u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_CLR_FIELD_MASK 0x0200u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_CLR_GET(x) (((x) & 0x0200u) >> 9)
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_CLR_SET(x) (((x) << 9) & 0x0200u)
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_CLR_MODIFY(r, x) \
   ((((x) << 9) & 0x0200u) | ((r) & 0xfdffu))
/* Field member: ddrc_err_int_log.ESR_DFT1_ERR                             */
/* Source filename: ms_regs.csr, line: 592                                 */
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_MSB 8u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_LSB 8u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_WIDTH 1u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_READ_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_WRITE_ACCESS 0u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_RESET 0x0u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_FIELD_MASK 0x0100u
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_GET(x) (((x) & 0x0100u) >> 8)
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_SET(x) (((x) << 8) & 0x0100u)
#define DDRC_ERR_INT_LOG_ESR_DFT1_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x0100u) | ((r) & 0xfeffu))
/* Field member: ddrc_err_int_log.ESR_DFT0_ERR_INFO                        */
/* Source filename: ms_regs.csr, line: 598                                 */
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_INFO_MSB 7u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_INFO_LSB 4u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_INFO_WIDTH 4u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_INFO_READ_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_INFO_WRITE_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_INFO_RESET 0x0u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_INFO_FIELD_MASK 0x00f0u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_INFO_GET(x) (((x) & 0x00f0u) >> 4)
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_INFO_SET(x) (((x) << 4) & 0x00f0u)
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_INFO_MODIFY(r, x) \
   ((((x) << 4) & 0x00f0u) | ((r) & 0xff0fu))
/* Field member: ddrc_err_int_log.ESR_DFT0_ERR_SET                         */
/* Source filename: ms_regs.csr, line: 603                                 */
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_SET_MSB 2u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_SET_LSB 2u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_SET_WIDTH 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_SET_READ_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_SET_WRITE_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_SET_RESET 0x0u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_SET_FIELD_MASK 0x0004u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_SET_GET(x) (((x) & 0x0004u) >> 2)
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_SET_SET(x) (((x) << 2) & 0x0004u)
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_SET_MODIFY(r, x) \
   ((((x) << 2) & 0x0004u) | ((r) & 0xfffbu))
/* Field member: ddrc_err_int_log.ESR_DFT0_ERR_CLR                         */
/* Source filename: ms_regs.csr, line: 609                                 */
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_CLR_MSB 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_CLR_LSB 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_CLR_WIDTH 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_CLR_READ_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_CLR_WRITE_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_CLR_RESET 0x0u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_CLR_FIELD_MASK 0x0002u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_CLR_GET(x) (((x) & 0x0002u) >> 1)
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_CLR_SET(x) (((x) << 1) & 0x0002u)
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_CLR_MODIFY(r, x) \
   ((((x) << 1) & 0x0002u) | ((r) & 0xfffdu))
/* Field member: ddrc_err_int_log.ESR_DFT0_ERR                             */
/* Source filename: ms_regs.csr, line: 615                                 */
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_MSB 0u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_LSB 0u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_WIDTH 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_READ_ACCESS 1u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_WRITE_ACCESS 0u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_RESET 0x0u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_FIELD_MASK 0x0001u
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_GET(x) ((x) & 0x0001u)
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_SET(x) ((x) & 0x0001u)
#define DDRC_ERR_INT_LOG_ESR_DFT0_ERR_MODIFY(r, x) \
   (((x) & 0x0001u) | ((r) & 0xfffeu))

/* Register type: ddrc_perfmon_ctl_status                                  */
/* Register template: ddrc_perfmon_ctl_status                              */
/* Source filename: ms_regs.csr, line: 659                                 */
/* Field member: ddrc_perfmon_ctl_status.ESR_P1_SO                         */
/* Source filename: ms_regs.csr, line: 661                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SO_MSB 37u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SO_LSB 37u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SO_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SO_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SO_WRITE_ACCESS 0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SO_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SO_FIELD_MASK 0x0000002000000000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SO_GET(x) \
   (((x) & 0x0000002000000000ull) >> 37)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SO_SET(x) \
   (((x) << 37) & 0x0000002000000000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SO_MODIFY(r, x) \
   ((((x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P1_SA                         */
/* Source filename: ms_regs.csr, line: 667                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SA_MSB 36u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SA_LSB 36u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SA_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SA_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SA_WRITE_ACCESS 0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SA_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SA_FIELD_MASK 0x0000001000000000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SA_GET(x) \
   (((x) & 0x0000001000000000ull) >> 36)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SA_SET(x) \
   (((x) << 36) & 0x0000001000000000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_SA_MODIFY(r, x) \
   ((((x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P0_SO                         */
/* Source filename: ms_regs.csr, line: 673                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SO_MSB 35u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SO_LSB 35u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SO_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SO_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SO_WRITE_ACCESS 0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SO_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SO_FIELD_MASK 0x0000000800000000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SO_GET(x) \
   (((x) & 0x0000000800000000ull) >> 35)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SO_SET(x) \
   (((x) << 35) & 0x0000000800000000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SO_MODIFY(r, x) \
   ((((x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P0_SA                         */
/* Source filename: ms_regs.csr, line: 679                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SA_MSB 34u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SA_LSB 34u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SA_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SA_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SA_WRITE_ACCESS 0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SA_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SA_FIELD_MASK 0x0000000400000000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SA_GET(x) \
   (((x) & 0x0000000400000000ull) >> 34)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SA_SET(x) \
   (((x) << 34) & 0x0000000400000000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_SA_MODIFY(r, x) \
   ((((x) << 34) & 0x0000000400000000ull) | ((r) & 0xfffffffbffffffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_CYC_SO                        */
/* Source filename: ms_regs.csr, line: 685                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SO_MSB 33u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SO_LSB 33u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SO_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SO_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SO_WRITE_ACCESS 0u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SO_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SO_FIELD_MASK 0x0000000200000000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SO_GET(x) \
   (((x) & 0x0000000200000000ull) >> 33)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SO_SET(x) \
   (((x) << 33) & 0x0000000200000000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SO_MODIFY(r, x) \
   ((((x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_CYC_SA                        */
/* Source filename: ms_regs.csr, line: 691                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SA_MSB 32u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SA_LSB 32u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SA_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SA_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SA_WRITE_ACCESS 0u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SA_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SA_FIELD_MASK 0x0000000100000000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SA_GET(x) \
   (((x) & 0x0000000100000000ull) >> 32)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SA_SET(x) \
   (((x) << 32) & 0x0000000100000000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_SA_MODIFY(r, x) \
   ((((x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_AO                            */
/* Source filename: ms_regs.csr, line: 697                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_AO_MSB 30u
#define DDRC_PERFMON_CTL_STATUS_ESR_AO_LSB 30u
#define DDRC_PERFMON_CTL_STATUS_ESR_AO_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_AO_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_AO_WRITE_ACCESS 0u
#define DDRC_PERFMON_CTL_STATUS_ESR_AO_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_AO_FIELD_MASK 0x0000000040000000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_AO_GET(x) \
   (((x) & 0x0000000040000000ull) >> 30)
#define DDRC_PERFMON_CTL_STATUS_ESR_AO_SET(x) \
   (((x) << 30) & 0x0000000040000000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_AO_MODIFY(r, x) \
   ((((x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P1_MODE                       */
/* Source filename: ms_regs.csr, line: 703                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_MODE_MSB 29u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_MODE_LSB 22u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_MODE_WIDTH 8u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_MODE_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_MODE_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_MODE_RESET 0x00u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_MODE_FIELD_MASK 0x000000003fc00000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_MODE_GET(x) \
   (((x) & 0x000000003fc00000ull) >> 22)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_MODE_SET(x) \
   (((x) << 22) & 0x000000003fc00000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_MODE_MODIFY(r, x) \
   ((((x) << 22) & 0x000000003fc00000ull) | ((r) & 0xffffffffc03fffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P1_E                          */
/* Source filename: ms_regs.csr, line: 708                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_E_MSB 21u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_E_LSB 21u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_E_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_E_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_E_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_E_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_E_FIELD_MASK 0x0000000000200000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_E_GET(x) \
   (((x) & 0x0000000000200000ull) >> 21)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_E_SET(x) \
   (((x) << 21) & 0x0000000000200000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_E_MODIFY(r, x) \
   ((((x) << 21) & 0x0000000000200000ull) | ((r) & 0xffffffffffdfffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P1_L                          */
/* Source filename: ms_regs.csr, line: 713                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_L_MSB 20u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_L_LSB 20u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_L_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_L_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_L_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_L_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_L_FIELD_MASK 0x0000000000100000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_L_GET(x) \
   (((x) & 0x0000000000100000ull) >> 20)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_L_SET(x) \
   (((x) << 20) & 0x0000000000100000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_L_MODIFY(r, x) \
   ((((x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P1_O                          */
/* Source filename: ms_regs.csr, line: 718                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_O_MSB 19u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_O_LSB 19u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_O_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_O_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_O_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_O_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_O_FIELD_MASK 0x0000000000080000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_O_GET(x) \
   (((x) & 0x0000000000080000ull) >> 19)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_O_SET(x) \
   (((x) << 19) & 0x0000000000080000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_O_MODIFY(r, x) \
   ((((x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P1_R                          */
/* Source filename: ms_regs.csr, line: 723                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_R_MSB 18u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_R_LSB 18u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_R_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_R_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_R_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_R_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_R_FIELD_MASK 0x0000000000040000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_R_GET(x) \
   (((x) & 0x0000000000040000ull) >> 18)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_R_SET(x) \
   (((x) << 18) & 0x0000000000040000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_R_MODIFY(r, x) \
   ((((x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P1_S                          */
/* Source filename: ms_regs.csr, line: 728                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_S_MSB 17u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_S_LSB 17u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_S_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_S_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_S_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_S_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_S_FIELD_MASK 0x0000000000020000ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_S_GET(x) \
   (((x) & 0x0000000000020000ull) >> 17)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_S_SET(x) \
   (((x) << 17) & 0x0000000000020000ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P1_S_MODIFY(r, x) \
   ((((x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P0_MODE                       */
/* Source filename: ms_regs.csr, line: 733                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_MODE_MSB 16u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_MODE_LSB 9u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_MODE_WIDTH 8u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_MODE_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_MODE_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_MODE_RESET 0x00u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_MODE_FIELD_MASK 0x000000000001fe00ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_MODE_GET(x) \
   (((x) & 0x000000000001fe00ull) >> 9)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_MODE_SET(x) \
   (((x) << 9) & 0x000000000001fe00ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_MODE_MODIFY(r, x) \
   ((((x) << 9) & 0x000000000001fe00ull) | ((r) & 0xfffffffffffe01ffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P0_E                          */
/* Source filename: ms_regs.csr, line: 738                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_E_MSB 8u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_E_LSB 8u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_E_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_E_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_E_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_E_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_E_FIELD_MASK 0x0000000000000100ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_E_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_E_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_E_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P0_L                          */
/* Source filename: ms_regs.csr, line: 743                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_L_MSB 7u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_L_LSB 7u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_L_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_L_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_L_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_L_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_L_FIELD_MASK 0x0000000000000080ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_L_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_L_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_L_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: ddrc_perfmon_ctl_status.ESR_P0_O                          */
/* Source filename: ms_regs.csr, line: 748                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_O_MSB 6u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_O_LSB 6u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_O_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_O_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_O_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_O_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_O_FIELD_MASK 0x0000000000000040ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_O_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_O_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_O_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P0_R                          */
/* Source filename: ms_regs.csr, line: 753                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_R_MSB 5u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_R_LSB 5u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_R_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_R_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_R_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_R_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_R_FIELD_MASK 0x0000000000000020ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_R_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_R_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_R_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: ddrc_perfmon_ctl_status.ESR_P0_S                          */
/* Source filename: ms_regs.csr, line: 758                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_S_MSB 4u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_S_LSB 4u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_S_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_S_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_S_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_S_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_S_FIELD_MASK 0x0000000000000010ull
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_S_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_S_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_P0_S_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: ddrc_perfmon_ctl_status.ESR_CYC_L                         */
/* Source filename: ms_regs.csr, line: 763                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_L_MSB 3u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_L_LSB 3u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_L_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_L_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_L_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_L_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_L_FIELD_MASK 0x0000000000000008ull
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_L_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_L_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_L_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: ddrc_perfmon_ctl_status.ESR_CYC_O                         */
/* Source filename: ms_regs.csr, line: 768                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_O_MSB 2u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_O_LSB 2u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_O_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_O_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_O_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_O_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_O_FIELD_MASK 0x0000000000000004ull
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_O_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_O_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_O_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: ddrc_perfmon_ctl_status.ESR_CYC_R                         */
/* Source filename: ms_regs.csr, line: 773                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_R_MSB 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_R_LSB 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_R_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_R_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_R_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_R_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_R_FIELD_MASK 0x0000000000000002ull
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_R_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_R_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_R_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: ddrc_perfmon_ctl_status.ESR_CYC_S                         */
/* Source filename: ms_regs.csr, line: 778                                 */
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_S_MSB 0u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_S_LSB 0u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_S_WIDTH 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_S_READ_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_S_WRITE_ACCESS 1u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_S_RESET 0x0u
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_S_FIELD_MASK 0x0000000000000001ull
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_S_GET(x) \
   ((x) & 0x0000000000000001ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_S_SET(x) \
   ((x) & 0x0000000000000001ull)
#define DDRC_PERFMON_CTL_STATUS_ESR_CYC_S_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: ddrc_perfmon_cyc_cntr                                    */
/* Register template: ddrc_perfmon_cyc_cntr                                */
/* Source filename: ms_regs.csr, line: 784                                 */
/* Field member: ddrc_perfmon_cyc_cntr.ESR_CYC_CNTR                        */
/* Source filename: ms_regs.csr, line: 786                                 */
#define DDRC_PERFMON_CYC_CNTR_ESR_CYC_CNTR_MSB 39u
#define DDRC_PERFMON_CYC_CNTR_ESR_CYC_CNTR_LSB 0u
#define DDRC_PERFMON_CYC_CNTR_ESR_CYC_CNTR_WIDTH 40u
#define DDRC_PERFMON_CYC_CNTR_ESR_CYC_CNTR_READ_ACCESS 1u
#define DDRC_PERFMON_CYC_CNTR_ESR_CYC_CNTR_WRITE_ACCESS 1u
#define DDRC_PERFMON_CYC_CNTR_ESR_CYC_CNTR_RESET 0x0000000000ull
#define DDRC_PERFMON_CYC_CNTR_ESR_CYC_CNTR_FIELD_MASK 0x000000ffffffffffull
#define DDRC_PERFMON_CYC_CNTR_ESR_CYC_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define DDRC_PERFMON_CYC_CNTR_ESR_CYC_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define DDRC_PERFMON_CYC_CNTR_ESR_CYC_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: ddrc_perfmon_p0_cntr                                     */
/* Register template: ddrc_perfmon_p0_cntr                                 */
/* Source filename: ms_regs.csr, line: 792                                 */
/* Field member: ddrc_perfmon_p0_cntr.ESR_P0_CNTR                          */
/* Source filename: ms_regs.csr, line: 794                                 */
#define DDRC_PERFMON_P0_CNTR_ESR_P0_CNTR_MSB 39u
#define DDRC_PERFMON_P0_CNTR_ESR_P0_CNTR_LSB 0u
#define DDRC_PERFMON_P0_CNTR_ESR_P0_CNTR_WIDTH 40u
#define DDRC_PERFMON_P0_CNTR_ESR_P0_CNTR_READ_ACCESS 1u
#define DDRC_PERFMON_P0_CNTR_ESR_P0_CNTR_WRITE_ACCESS 1u
#define DDRC_PERFMON_P0_CNTR_ESR_P0_CNTR_RESET 0x0000000000ull
#define DDRC_PERFMON_P0_CNTR_ESR_P0_CNTR_FIELD_MASK 0x000000ffffffffffull
#define DDRC_PERFMON_P0_CNTR_ESR_P0_CNTR_GET(x) ((x) & 0x000000ffffffffffull)
#define DDRC_PERFMON_P0_CNTR_ESR_P0_CNTR_SET(x) ((x) & 0x000000ffffffffffull)
#define DDRC_PERFMON_P0_CNTR_ESR_P0_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: ddrc_perfmon_p1_cntr                                     */
/* Register template: ddrc_perfmon_p1_cntr                                 */
/* Source filename: ms_regs.csr, line: 800                                 */
/* Field member: ddrc_perfmon_p1_cntr.ESR_P1_CNTR                          */
/* Source filename: ms_regs.csr, line: 802                                 */
#define DDRC_PERFMON_P1_CNTR_ESR_P1_CNTR_MSB 39u
#define DDRC_PERFMON_P1_CNTR_ESR_P1_CNTR_LSB 0u
#define DDRC_PERFMON_P1_CNTR_ESR_P1_CNTR_WIDTH 40u
#define DDRC_PERFMON_P1_CNTR_ESR_P1_CNTR_READ_ACCESS 1u
#define DDRC_PERFMON_P1_CNTR_ESR_P1_CNTR_WRITE_ACCESS 1u
#define DDRC_PERFMON_P1_CNTR_ESR_P1_CNTR_RESET 0x0000000000ull
#define DDRC_PERFMON_P1_CNTR_ESR_P1_CNTR_FIELD_MASK 0x000000ffffffffffull
#define DDRC_PERFMON_P1_CNTR_ESR_P1_CNTR_GET(x) ((x) & 0x000000ffffffffffull)
#define DDRC_PERFMON_P1_CNTR_ESR_P1_CNTR_SET(x) ((x) & 0x000000ffffffffffull)
#define DDRC_PERFMON_P1_CNTR_ESR_P1_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: ddrc_perfmon_p0_qual                                     */
/* Register template: ddrc_perfmon_p0_qual                                 */
/* Source filename: ms_regs.csr, line: 808                                 */
/* Field member: ddrc_perfmon_p0_qual.ESR_P0_QUAL                          */
/* Source filename: ms_regs.csr, line: 810                                 */
#define DDRC_PERFMON_P0_QUAL_ESR_P0_QUAL_MSB 63u
#define DDRC_PERFMON_P0_QUAL_ESR_P0_QUAL_LSB 0u
#define DDRC_PERFMON_P0_QUAL_ESR_P0_QUAL_WIDTH 64u
#define DDRC_PERFMON_P0_QUAL_ESR_P0_QUAL_READ_ACCESS 1u
#define DDRC_PERFMON_P0_QUAL_ESR_P0_QUAL_WRITE_ACCESS 1u
#define DDRC_PERFMON_P0_QUAL_ESR_P0_QUAL_RESET 0x0000000000000000ull
#define DDRC_PERFMON_P0_QUAL_ESR_P0_QUAL_FIELD_MASK 0xffffffffffffffffull
#define DDRC_PERFMON_P0_QUAL_ESR_P0_QUAL_GET(x) ((x) & 0xffffffffffffffffull)
#define DDRC_PERFMON_P0_QUAL_ESR_P0_QUAL_SET(x) ((x) & 0xffffffffffffffffull)
#define DDRC_PERFMON_P0_QUAL_ESR_P0_QUAL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: ddrc_perfmon_p1_qual                                     */
/* Register template: ddrc_perfmon_p1_qual                                 */
/* Source filename: ms_regs.csr, line: 816                                 */
/* Field member: ddrc_perfmon_p1_qual.ESR_P1_QUAL                          */
/* Source filename: ms_regs.csr, line: 818                                 */
#define DDRC_PERFMON_P1_QUAL_ESR_P1_QUAL_MSB 63u
#define DDRC_PERFMON_P1_QUAL_ESR_P1_QUAL_LSB 0u
#define DDRC_PERFMON_P1_QUAL_ESR_P1_QUAL_WIDTH 64u
#define DDRC_PERFMON_P1_QUAL_ESR_P1_QUAL_READ_ACCESS 1u
#define DDRC_PERFMON_P1_QUAL_ESR_P1_QUAL_WRITE_ACCESS 1u
#define DDRC_PERFMON_P1_QUAL_ESR_P1_QUAL_RESET 0x0000000000000000ull
#define DDRC_PERFMON_P1_QUAL_ESR_P1_QUAL_FIELD_MASK 0xffffffffffffffffull
#define DDRC_PERFMON_P1_QUAL_ESR_P1_QUAL_GET(x) ((x) & 0xffffffffffffffffull)
#define DDRC_PERFMON_P1_QUAL_ESR_P1_QUAL_SET(x) ((x) & 0xffffffffffffffffull)
#define DDRC_PERFMON_P1_QUAL_ESR_P1_QUAL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: ddrc_perfmon_p0_qual2                                    */
/* Register template: ddrc_perfmon_p0_qual2                                */
/* Source filename: ms_regs.csr, line: 824                                 */
/* Field member: ddrc_perfmon_p0_qual2.ESR_P0_QUAL2                        */
/* Source filename: ms_regs.csr, line: 826                                 */
#define DDRC_PERFMON_P0_QUAL2_ESR_P0_QUAL2_MSB 63u
#define DDRC_PERFMON_P0_QUAL2_ESR_P0_QUAL2_LSB 0u
#define DDRC_PERFMON_P0_QUAL2_ESR_P0_QUAL2_WIDTH 64u
#define DDRC_PERFMON_P0_QUAL2_ESR_P0_QUAL2_READ_ACCESS 1u
#define DDRC_PERFMON_P0_QUAL2_ESR_P0_QUAL2_WRITE_ACCESS 1u
#define DDRC_PERFMON_P0_QUAL2_ESR_P0_QUAL2_RESET 0x0000000000000000ull
#define DDRC_PERFMON_P0_QUAL2_ESR_P0_QUAL2_FIELD_MASK 0xffffffffffffffffull
#define DDRC_PERFMON_P0_QUAL2_ESR_P0_QUAL2_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define DDRC_PERFMON_P0_QUAL2_ESR_P0_QUAL2_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define DDRC_PERFMON_P0_QUAL2_ESR_P0_QUAL2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: ddrc_perfmon_p1_qual2                                    */
/* Register template: ddrc_perfmon_p1_qual2                                */
/* Source filename: ms_regs.csr, line: 832                                 */
/* Field member: ddrc_perfmon_p1_qual2.ESR_P1_QUAL2                        */
/* Source filename: ms_regs.csr, line: 834                                 */
#define DDRC_PERFMON_P1_QUAL2_ESR_P1_QUAL2_MSB 63u
#define DDRC_PERFMON_P1_QUAL2_ESR_P1_QUAL2_LSB 0u
#define DDRC_PERFMON_P1_QUAL2_ESR_P1_QUAL2_WIDTH 64u
#define DDRC_PERFMON_P1_QUAL2_ESR_P1_QUAL2_READ_ACCESS 1u
#define DDRC_PERFMON_P1_QUAL2_ESR_P1_QUAL2_WRITE_ACCESS 1u
#define DDRC_PERFMON_P1_QUAL2_ESR_P1_QUAL2_RESET 0x0000000000000000ull
#define DDRC_PERFMON_P1_QUAL2_ESR_P1_QUAL2_FIELD_MASK 0xffffffffffffffffull
#define DDRC_PERFMON_P1_QUAL2_ESR_P1_QUAL2_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define DDRC_PERFMON_P1_QUAL2_ESR_P1_QUAL2_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define DDRC_PERFMON_P1_QUAL2_ESR_P1_QUAL2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: ms_regs                                         */
/* Source filename: ms_regs.csr, line: 869                                 */
typedef struct {
   uint8_t _pad0[0x4000a60];
   volatile uint64_t ddrc_debug_sigs_mask0; /**< Offset 0x4000a60 (R/W) */
   volatile uint64_t ddrc_debug_sigs_mask1; /**< Offset 0x4000a68 (R/W) */
   volatile uint64_t ddrc_debug_sigs_mask2; /**< Offset 0x4000a70 (R/W) */
   volatile uint32_t ddrc_trace_ctl; /**< Offset 0x4000a78 (R/W) */
   uint8_t _pad1[0x184];
   volatile uint64_t ms_mem_ctl; /**< Offset 0x4000c00 (R/W) */
   volatile uint8_t ms_atomic_sm_ctl; /**< Offset 0x4000c08 (R/W) */
   uint8_t _pad2[0x7];
   volatile uint64_t ms_mem_revision_id; /**< Offset 0x4000c10 (R) */
   uint8_t _pad3[0x1e8];
   volatile uint16_t ddrc_reset_ctl; /**< Offset 0x4000e00 (R/W) */
   uint8_t _pad4[0x6];
   volatile uint32_t ddrc_clock_ctl; /**< Offset 0x4000e08 (R/W) */
   uint8_t _pad5[0x4];
   volatile uint8_t ddrc_main_ctl; /**< Offset 0x4000e10 (R/W) */
   uint8_t _pad6[0x7];
   volatile uint64_t ddrc_scrub1; /**< Offset 0x4000e18 (R/W) */
   volatile uint64_t ddrc_scrub2; /**< Offset 0x4000e20 (R/W) */
   volatile uint16_t ddrc_u0_mrr_data; /**< Offset 0x4000e28 (R) */
   uint8_t _pad7[0x6];
   volatile uint16_t ddrc_u1_mrr_data; /**< Offset 0x4000e30 (R) */
   uint8_t _pad8[0x6];
   volatile uint8_t ddrc_mrr_status; /**< Offset 0x4000e38 (R/W) */
   uint8_t _pad9[0x7];
   volatile uint16_t ddrc_int_status; /**< Offset 0x4000e40 (R) */
   uint8_t _pad10[0x6];
   volatile uint16_t ddrc_int_critical_en; /**< Offset 0x4000e48 (R/W) */
   uint8_t _pad11[0x6];
   volatile uint16_t ddrc_int_normal_en; /**< Offset 0x4000e50 (R/W) */
   uint8_t _pad12[0x6];
   volatile uint16_t ddrc_err_int_log; /**< Offset 0x4000e58 (R/W) */
   uint8_t _pad13[0x26];
   volatile uint64_t ddrc_perfmon_ctl_status; /**< Offset 0x4000e80 (R/W) */
   volatile uint64_t ddrc_perfmon_cyc_cntr; /**< Offset 0x4000e88 (R/W) */
   volatile uint64_t ddrc_perfmon_p0_cntr; /**< Offset 0x4000e90 (R/W) */
   volatile uint64_t ddrc_perfmon_p1_cntr; /**< Offset 0x4000e98 (R/W) */
   volatile uint64_t ddrc_perfmon_p0_qual; /**< Offset 0x4000ea0 (R/W) */
   volatile uint64_t ddrc_perfmon_p1_qual; /**< Offset 0x4000ea8 (R/W) */
   volatile uint64_t ddrc_perfmon_p0_qual2; /**< Offset 0x4000eb0 (R/W) */
   volatile uint64_t ddrc_perfmon_p1_qual2; /**< Offset 0x4000eb8 (R/W) */
} Ms_regs, *PTR_Ms_regs;

#endif
