digraph "FPGA::chip_select"
{
  edge [fontname="Helvetica",fontsize="10",labelfontname="Helvetica",labelfontsize="10"];
  node [fontname="Helvetica",fontsize="10",shape=record];
  rankdir="LR";
  Node9 [label="FPGA::chip_select",height=0.2,width=0.4,color="black", fillcolor="grey75", style="filled", fontcolor="black"];
  Node9 -> Node10 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node10 [label="FPGA::send_config",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$class_f_p_g_a.html#afe0325a65f4142784871fb0c63255d75",tooltip="Sends the config over to the FPGA It is assumed that the fpga has already initialized and the spi bus..."];
  Node10 -> Node11 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node11 [label="FPGA::configure",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$class_f_p_g_a.html#a77752bb708e4d7f5e691110e3e2480e7",tooltip="Configure FPGA with the \"fpga_bin.h\" binary Must be called to initialize the fpga. "];
  Node11 -> Node12 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node12 [label="FPGAModule::start",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$class_f_p_g_a_module.html#a953b43ed6293a15726706de59570f000",tooltip="Called once to initialize the module. "];
  Node9 -> Node13 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node13 [label="FPGA::read_halls",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$class_f_p_g_a.html#a767569caa2aa4d2e9423b6f3a6d2a7a8",tooltip="Reads the hall count for all motors (similar to encoders) "];
  Node9 -> Node14 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node14 [label="FPGA::read_encs",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$class_f_p_g_a.html#a6e2b0841e4e0eca35b463ccc8f70a26e",tooltip="Reads the encoders for all motors. "];
  Node9 -> Node15 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node15 [label="FPGA::read_duty_cycles",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$class_f_p_g_a.html#a6f7976dddd569c0b75a94c004ecfe478",tooltip="Reads the duty cycles for all motors. "];
  Node9 -> Node16 [dir="back",color="midnightblue",fontsize="10",style="solid",fontname="Helvetica"];
  Node16 [label="FPGA::set_duty_cycles",height=0.2,width=0.4,color="black", fillcolor="white", style="filled",URL="$class_f_p_g_a.html#a4daf6e0acbe3eac9db30a5b0aa39cfad",tooltip="Sets the duty cycles for all motors Also reset the watchdog on the fpga. "];
}
