
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 674.039 ; gain = 176.910
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
	Parameter NUM_STATES bound to: 7'b1101110 
	Parameter NUM_STATE_BITS bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'alu_1' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_10' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'one_bit_adder_19' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/one_bit_adder_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_adder_19' (1#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/one_bit_adder_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_10' (2#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/sixteen_bit_adder_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'mult_11' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/mult_11.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mult_11' (3#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/mult_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'bool_12' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/bool_12.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/bool_12.v:18]
INFO: [Synth 8-6155] done synthesizing module 'bool_12' (4#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/bool_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'bitshift_13' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/bitshift_13.v:7]
INFO: [Synth 8-6155] done synthesizing module 'bitshift_13' (5#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/bitshift_13.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_14' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_14' (6#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/compare_14.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/alu_1.v:106]
INFO: [Synth 8-226] default block is never used [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/alu_1.v:109]
INFO: [Synth 8-6155] done synthesizing module 'alu_1' (7#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/alu_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'answer_rom_2' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/answer_rom_2.v:7]
WARNING: [Synth 8-151] case item 38'b00000000000000000111111111111111000001 is unreachable [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/answer_rom_2.v:16]
INFO: [Synth 8-6155] done synthesizing module 'answer_rom_2' (8#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/answer_rom_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'bin_to_dec_3' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/bin_to_dec_3.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter LEADING_ZEROS bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'bin_to_dec_3' (9#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/bin_to_dec_3.v:12]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_4' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_4' (10#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/reset_conditioner_4.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
	Parameter CLK_FREQ bound to: 27'b101111101011110000100000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_15' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/pipeline_15.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_15' (11#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/pipeline_15.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (12#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'answer_fsm_6' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/answer_fsm_6.v:11]
	Parameter STATES bound to: 3'b111 
	Parameter ADD_state bound to: 4'b0000 
	Parameter SUB_state bound to: 4'b0001 
	Parameter MULT_state bound to: 4'b0010 
	Parameter XOR_state bound to: 4'b0011 
	Parameter AND_state bound to: 4'b0100 
	Parameter PASSTHROUGH_state bound to: 4'b0101 
	Parameter OR_state bound to: 4'b0110 
	Parameter SHL_state bound to: 4'b0111 
	Parameter SHR_state bound to: 4'b1000 
	Parameter SRA_state bound to: 4'b1001 
	Parameter RTL_state bound to: 4'b1010 
	Parameter RTR_state bound to: 4'b1011 
	Parameter CMPEQ_state bound to: 4'b1100 
	Parameter CMPLT_state bound to: 4'b1101 
	Parameter CMPLE_state bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'answer_fsm_6' (13#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/answer_fsm_6.v:11]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_7' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_16' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/counter_16.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_16' (14#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/counter_16.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_17' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/seven_seg_17.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_17' (15#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/seven_seg_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_18' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/decoder_18.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_18' (16#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/decoder_18.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_7' (17#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/multi_seven_seg_7.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/counter_8.v:14]
	Parameter SIZE bound to: 3'b111 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 7'b1101110 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 33'b110111011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (18#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/counter_8.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_9' [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/counter_9.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 2'b11 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 28'b1111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_9' (19#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/counter_9.v:14]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (20#1) [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[15]
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[14]
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[13]
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[12]
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[11]
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[10]
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[9]
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[8]
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[7]
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[6]
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[5]
WARNING: [Synth 8-3331] design bitshift_13 has unconnected port b[4]
WARNING: [Synth 8-3331] design alu_1 has unconnected port alufn[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 739.375 ; gain = 242.246
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 739.375 ; gain = 242.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 739.375 ; gain = 242.246
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Razer/Documents/alchitry/1D ALU/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/Razer/Documents/alchitry/1D ALU/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Razer/Documents/alchitry/1D ALU/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Razer/Documents/alchitry/1D ALU/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/Razer/Documents/alchitry/1D ALU/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Razer/Documents/alchitry/1D ALU/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 870.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 870.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 870.129 ; gain = 373.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 870.129 ; gain = 373.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 870.129 ; gain = 373.000
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "out" won't be mapped to RAM because address size (38) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'M_state_q_reg' in module 'answer_fsm_6'
INFO: [Synth 8-5587] ROM size for "out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "M_state_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_state_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_state_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_state_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_state_d" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_state_d" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'M_alufn_dff_q_reg' and it is trimmed from '16' to '6' bits. [C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.srcs/sources_1/imports/verilog/au_top_0.v:197]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ADD_state |                             0000 |                             0000
               SUB_state |                             0001 |                             0001
              MULT_state |                             0010 |                             0010
               XOR_state |                             0011 |                             0011
               AND_state |                             0100 |                             0100
       PASSTHROUGH_state |                             0101 |                             0101
                OR_state |                             0110 |                             0110
               SHL_state |                             0111 |                             0111
               SHR_state |                             1000 |                             1000
               SRA_state |                             1001 |                             1001
               RTL_state |                             1010 |                             1010
               RTR_state |                             1011 |                             1011
             CMPEQ_state |                             1100 |                             1100
             CMPLT_state |                             1101 |                             1101
             CMPLE_state |                             1110 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_state_q_reg' using encoding 'sequential' in module 'answer_fsm_6'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 870.129 ; gain = 373.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               33 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 8     
	   6 Input     38 Bit        Muxes := 3     
	   5 Input     38 Bit        Muxes := 1     
	   4 Input     38 Bit        Muxes := 4     
	   7 Input     38 Bit        Muxes := 1     
	  15 Input     38 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	  12 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	 110 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 8     
	  10 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
	  13 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module au_top_0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module one_bit_adder_19 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module sixteen_bit_adder_10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module bool_12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module bitshift_13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module compare_14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module alu_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
Module answer_rom_2 
Detailed RTL Component Info : 
+---Muxes : 
	 110 Input     19 Bit        Muxes := 1     
Module bin_to_dec_3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	  10 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	  10 Input     10 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module reset_conditioner_4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pipeline_15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module answer_fsm_6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     38 Bit        Muxes := 8     
	   6 Input     38 Bit        Muxes := 3     
	   5 Input     38 Bit        Muxes := 1     
	   4 Input     38 Bit        Muxes := 4     
	   7 Input     38 Bit        Muxes := 1     
	  15 Input     38 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	  12 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  13 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 1     
Module counter_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module multi_seven_seg_7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module counter_8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module counter_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mlt/p0, operation Mode is: A*B.
DSP Report: operator mlt/p0 is absorbed into DSP mlt/p0.
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5545] ROM "rom/out" won't be mapped to RAM because address size (38) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3331] design alu_1 has unconnected port alufn[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:12 . Memory (MB): peak = 1110.082 ; gain = 612.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult_11     | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 1110.082 ; gain = 612.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 1187.328 ; gain = 690.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1187.328 ; gain = 690.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 1187.328 ; gain = 690.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 1187.328 ; gain = 690.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1187.328 ; gain = 690.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1187.328 ; gain = 690.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1187.328 ; gain = 690.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1187.328 ; gain = 690.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    30|
|3     |DSP48E1 |     1|
|4     |LUT1    |    15|
|5     |LUT2    |   278|
|6     |LUT3    |   111|
|7     |LUT4    |   151|
|8     |LUT5    |   242|
|9     |LUT6    |   734|
|10    |MUXF7   |     2|
|11    |FDRE    |   143|
|12    |FDSE    |     4|
|13    |IBUF    |    23|
|14    |OBUF    |    45|
+------+--------+------+

Report Instance Areas: 
+------+------------------+---------------------+------+
|      |Instance          |Module               |Cells |
+------+------------------+---------------------+------+
|1     |top               |                     |  1781|
|2     |  ans             |answer_fsm_6         |    80|
|3     |  btd             |bin_to_dec_3         |     4|
|4     |  btn_cnd         |button_conditioner_5 |    39|
|5     |    sync          |pipeline_15          |     3|
|6     |  cnt             |counter_8            |  1421|
|7     |  reset_cond      |reset_conditioner_4  |     5|
|8     |  seg             |multi_seven_seg_7    |    50|
|9     |    ctr           |counter_16           |    50|
|10    |  sel             |counter_9            |    74|
|11    |  sixteen_bit_alu |alu_1                |     1|
|12    |    mlt           |mult_11              |     1|
+------+------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:06 . Memory (MB): peak = 1187.328 ; gain = 690.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:59 ; elapsed = 00:02:04 . Memory (MB): peak = 1187.328 ; gain = 559.445
Synthesis Optimization Complete : Time (s): cpu = 00:02:05 ; elapsed = 00:02:06 . Memory (MB): peak = 1187.328 ; gain = 690.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1187.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:12 . Memory (MB): peak = 1187.328 ; gain = 900.266
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1187.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Razer/Documents/alchitry/1D ALU/work/vivado/1D ALU/1D ALU.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 12 20:54:24 2022...
