INFO: [Common 17-701] A license check has taken more than 10 seconds to complete. This may indicate that there is a performance issue with one or more license servers listed in XILINXD_LICENSE_FILE or LM_LICENSE_FILE, or that the license servers are just not responding at all. Try setting the FLEXLM_DIAGNOSTICS environment variable to 3 and running Vivado again to get more information.
#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Dec  3 17:10:57 2016
# Process ID: 10178
# Log file: /home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 809 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/hier_bram_0/axi_cdma_0/U0'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/hier_bram_0/axi_cdma_0/U0'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_2/design_1_axi_cdma_0_2.xdc] for cell 'design_1_i/hier_bram_1/axi_cdma_0/U0'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_2/design_1_axi_cdma_0_2.xdc] for cell 'design_1_i/hier_bram_1/axi_cdma_0/U0'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_3/design_1_axi_cdma_0_3.xdc] for cell 'design_1_i/hier_bram_2/axi_cdma_0/U0'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_3/design_1_axi_cdma_0_3.xdc] for cell 'design_1_i/hier_bram_2/axi_cdma_0/U0'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_1/design_1_axi_cdma_0_1.xdc] for cell 'design_1_i/hier_bram_3/axi_cdma_0/U0'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_1/design_1_axi_cdma_0_1.xdc] for cell 'design_1_i/hier_bram_3/axi_cdma_0/U0'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/hier_bram_3/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_3/design_1_auto_ds_3_clocks.xdc] for cell 'design_1_i/hier_bram_3/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/hier_bram_3/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_3/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/hier_bram_3/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 56 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 4 instances

link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1361.027 ; gain = 426.910 ; free physical = 1923 ; free virtual = 5352
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -125 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.61 . Memory (MB): peak = 1376.043 ; gain = 5.012 ; free physical = 1917 ; free virtual = 5347
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1a42efe80

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1881.551 ; gain = 0.000 ; free physical = 1478 ; free virtual = 4931

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 301 cells.
Phase 2 Constant Propagation | Checksum: 1be6c7329

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1881.551 ; gain = 0.000 ; free physical = 1477 ; free virtual = 4930

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/obj_detector_0/inst/obj_detector_fadd_32ns_32ns_32_5_full_dsp_U1/obj_detector_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/obj_detector_0/inst/obj_detector_fadd_32ns_32ns_32_5_full_dsp_U2/obj_detector_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/obj_detector_0/inst/obj_detector_fadd_32ns_32ns_32_5_full_dsp_U3/obj_detector_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/obj_detector_0/inst/obj_detector_fadd_32ns_32ns_32_5_full_dsp_U4/obj_detector_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/obj_detector_0/inst/obj_detector_fadd_32ns_32ns_32_5_full_dsp_U5/obj_detector_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 4919 unconnected nets.
INFO: [Opt 31-11] Eliminated 1642 unconnected cells.
Phase 3 Sweep | Checksum: 1cd14597d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1881.551 ; gain = 0.000 ; free physical = 1477 ; free virtual = 4930

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1881.551 ; gain = 0.000 ; free physical = 1477 ; free virtual = 4930
Ending Logic Optimization Task | Checksum: 1cd14597d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1881.551 ; gain = 0.000 ; free physical = 1477 ; free virtual = 4930
Implement Debug Cores | Checksum: f72811ea
Logic Optimization | Checksum: f72811ea

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 110 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 220
Ending PowerOpt Patch Enables Task | Checksum: 1cd14597d

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2124.895 ; gain = 0.000 ; free physical = 1198 ; free virtual = 4657
Ending Power Optimization Task | Checksum: 1cd14597d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2124.895 ; gain = 243.344 ; free physical = 1198 ; free virtual = 4657
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:08 . Memory (MB): peak = 2124.895 ; gain = 763.867 ; free physical = 1198 ; free virtual = 4657
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2156.910 ; gain = 0.000 ; free physical = 1196 ; free virtual = 4657
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2156.910 ; gain = 32.016 ; free physical = 1185 ; free virtual = 4656
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -125 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: f928c49f

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2156.914 ; gain = 0.000 ; free physical = 1178 ; free virtual = 4653

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2156.914 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4653
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2156.914 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4653

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:01 . Memory (MB): peak = 2156.914 ; gain = 0.000 ; free physical = 1177 ; free virtual = 4654
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.914 ; gain = 0.000 ; free physical = 1147 ; free virtual = 4625

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.914 ; gain = 0.000 ; free physical = 1147 ; free virtual = 4625

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: da62e959

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.914 ; gain = 0.000 ; free physical = 1147 ; free virtual = 4625
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11155da48

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2156.914 ; gain = 0.000 ; free physical = 1147 ; free virtual = 4625

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 147d50397

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2156.914 ; gain = 0.000 ; free physical = 1144 ; free virtual = 4624
Phase 2.2.1 Place Init Design | Checksum: f51bc6bc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2205.254 ; gain = 48.340 ; free physical = 1095 ; free virtual = 4576
Phase 2.2 Build Placer Netlist Model | Checksum: f51bc6bc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2205.254 ; gain = 48.340 ; free physical = 1095 ; free virtual = 4576

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: f51bc6bc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2205.254 ; gain = 48.340 ; free physical = 1095 ; free virtual = 4576
Phase 2.3 Constrain Clocks/Macros | Checksum: f51bc6bc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2205.254 ; gain = 48.340 ; free physical = 1095 ; free virtual = 4576
Phase 2 Placer Initialization | Checksum: f51bc6bc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2205.254 ; gain = 48.340 ; free physical = 1095 ; free virtual = 4576

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 10d2dde15

Time (s): cpu = 00:02:26 ; elapsed = 00:01:15 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1009 ; free virtual = 4494

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 10d2dde15

Time (s): cpu = 00:02:27 ; elapsed = 00:01:15 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1009 ; free virtual = 4494

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 67ea6ee6

Time (s): cpu = 00:02:58 ; elapsed = 00:01:27 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1009 ; free virtual = 4494

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 72280d39

Time (s): cpu = 00:03:00 ; elapsed = 00:01:28 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1009 ; free virtual = 4494

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 72280d39

Time (s): cpu = 00:03:00 ; elapsed = 00:01:28 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1009 ; free virtual = 4494

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: a53d036f

Time (s): cpu = 00:03:12 ; elapsed = 00:01:32 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1009 ; free virtual = 4494

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 9c73482c

Time (s): cpu = 00:03:12 ; elapsed = 00:01:32 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1009 ; free virtual = 4494

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1381a19b7

Time (s): cpu = 00:03:43 ; elapsed = 00:01:51 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1008 ; free virtual = 4494
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1381a19b7

Time (s): cpu = 00:03:43 ; elapsed = 00:01:51 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1008 ; free virtual = 4494

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1381a19b7

Time (s): cpu = 00:03:44 ; elapsed = 00:01:51 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1008 ; free virtual = 4494

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1381a19b7

Time (s): cpu = 00:03:44 ; elapsed = 00:01:52 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1008 ; free virtual = 4494
Phase 4.6 Small Shape Detail Placement | Checksum: 1381a19b7

Time (s): cpu = 00:03:44 ; elapsed = 00:01:52 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1008 ; free virtual = 4494

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1381a19b7

Time (s): cpu = 00:03:46 ; elapsed = 00:01:54 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1008 ; free virtual = 4494
Phase 4 Detail Placement | Checksum: 1381a19b7

Time (s): cpu = 00:03:46 ; elapsed = 00:01:54 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1008 ; free virtual = 4494

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 13d5c4788

Time (s): cpu = 00:03:47 ; elapsed = 00:01:54 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1008 ; free virtual = 4494

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 13d5c4788

Time (s): cpu = 00:03:47 ; elapsed = 00:01:54 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1008 ; free virtual = 4494

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 9a834820

Time (s): cpu = 00:04:20 ; elapsed = 00:02:11 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494

Phase 5.2.2.1.2 updateTiming after Restore Best Placement
Phase 5.2.2.1.2 updateTiming after Restore Best Placement | Checksum: 9a834820

Time (s): cpu = 00:04:20 ; elapsed = 00:02:12 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.480. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 9a834820

Time (s): cpu = 00:04:20 ; elapsed = 00:02:12 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494
Phase 5.2.2 Post Placement Optimization | Checksum: 9a834820

Time (s): cpu = 00:04:20 ; elapsed = 00:02:12 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494
Phase 5.2 Post Commit Optimization | Checksum: 9a834820

Time (s): cpu = 00:04:20 ; elapsed = 00:02:12 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 9a834820

Time (s): cpu = 00:04:20 ; elapsed = 00:02:12 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 9a834820

Time (s): cpu = 00:04:21 ; elapsed = 00:02:12 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 9a834820

Time (s): cpu = 00:04:21 ; elapsed = 00:02:12 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494
Phase 5.5 Placer Reporting | Checksum: 9a834820

Time (s): cpu = 00:04:21 ; elapsed = 00:02:12 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 95c490fc

Time (s): cpu = 00:04:21 ; elapsed = 00:02:12 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 95c490fc

Time (s): cpu = 00:04:21 ; elapsed = 00:02:13 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494
Ending Placer Task | Checksum: 56791ba2

Time (s): cpu = 00:04:21 ; elapsed = 00:02:13 . Memory (MB): peak = 2294.980 ; gain = 138.066 ; free physical = 1007 ; free virtual = 4494
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:27 ; elapsed = 00:02:41 . Memory (MB): peak = 2294.980 ; gain = 138.070 ; free physical = 1007 ; free virtual = 4494
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2294.980 ; gain = 0.000 ; free physical = 946 ; free virtual = 4493
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2294.980 ; gain = 0.000 ; free physical = 989 ; free virtual = 4493
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2294.980 ; gain = 0.000 ; free physical = 988 ; free virtual = 4491
report_utilization: Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2294.980 ; gain = 0.000 ; free physical = 987 ; free virtual = 4491
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2294.980 ; gain = 0.000 ; free physical = 985 ; free virtual = 4490
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -125 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15f780f39

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2294.980 ; gain = 0.000 ; free physical = 978 ; free virtual = 4492

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15f780f39

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2294.980 ; gain = 0.000 ; free physical = 977 ; free virtual = 4491

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15f780f39

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2294.980 ; gain = 0.000 ; free physical = 976 ; free virtual = 4492
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: f084c52a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:40 . Memory (MB): peak = 2294.980 ; gain = 0.000 ; free physical = 971 ; free virtual = 4488
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.514  | TNS=0.000  | WHS=-0.350 | THS=-504.249|

Phase 2 Router Initialization | Checksum: 170bf9cb5

Time (s): cpu = 00:01:37 ; elapsed = 00:00:46 . Memory (MB): peak = 2294.980 ; gain = 0.000 ; free physical = 971 ; free virtual = 4488

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17b21a120

Time (s): cpu = 00:02:39 ; elapsed = 00:01:03 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 943 ; free virtual = 4459

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 26878
 Number of Nodes with overlaps = 8545
 Number of Nodes with overlaps = 3050
 Number of Nodes with overlaps = 1114
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 184
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: cfb65b6f

Time (s): cpu = 00:13:11 ; elapsed = 00:04:56 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 958 ; free virtual = 4476
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.343 | TNS=-5.357 | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1c2b0e618

Time (s): cpu = 00:13:12 ; elapsed = 00:04:57 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 958 ; free virtual = 4476

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1aa22eea4

Time (s): cpu = 00:13:15 ; elapsed = 00:04:59 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 955 ; free virtual = 4472
Phase 4.1.2 GlobIterForTiming | Checksum: 2094f8241

Time (s): cpu = 00:13:16 ; elapsed = 00:05:00 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 955 ; free virtual = 4472
Phase 4.1 Global Iteration 0 | Checksum: 2094f8241

Time (s): cpu = 00:13:16 ; elapsed = 00:05:01 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 955 ; free virtual = 4472

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5997
 Number of Nodes with overlaps = 1866
 Number of Nodes with overlaps = 458
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 25764219c

Time (s): cpu = 00:16:40 ; elapsed = 00:06:28 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 954 ; free virtual = 4472
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.011 | TNS=-0.011 | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Fast Budgeting
Phase 4.2.2.1 Fast Budgeting | Checksum: 29d8dbf98

Time (s): cpu = 00:16:43 ; elapsed = 00:06:31 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 954 ; free virtual = 4472
Phase 4.2.2 GlobIterForTiming | Checksum: 1d7cf3cf1

Time (s): cpu = 00:16:44 ; elapsed = 00:06:32 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 954 ; free virtual = 4472
Phase 4.2 Global Iteration 1 | Checksum: 1d7cf3cf1

Time (s): cpu = 00:16:44 ; elapsed = 00:06:32 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 954 ; free virtual = 4472

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1036
 Number of Nodes with overlaps = 208
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_L_X46Y22/SW6BEG1
Overlapping nets: 2
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U11/obj_detector_ap_fcmp_0_no_dsp_32_u/ram_reg_0_0
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U11/obj_detector_ap_fcmp_0_no_dsp_32_u/p_220_in
2. INT_R_X41Y19/WW2BEG0
Overlapping nets: 2
	design_1_i/obj_detector_0/inst/tmp_466_reg_17945
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U11/obj_detector_ap_fcmp_0_no_dsp_32_u/U0/i_synth/COMP_OP.SPD.OP/STRUCT_CMP.A_FRAC_NOT_ZERO_DET/WIDE_NOR/m_axis_result_tdata[0]

 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 5
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
1. INT_L_X34Y12/IMUX_L28
Overlapping nets: 2
	design_1_i/obj_detector_0/inst/s0_2_U/obj_detector_s0_0_ram_U/s0_2_load_reg_17565[5]
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U12/obj_detector_ap_fcmp_0_no_dsp_32_u/grp_fu_5460_p01
2. INT_L_X62Y17/IMUX_L19
Overlapping nets: 2
	design_1_i/obj_detector_0/inst/max_1_i_reg_18346[6]
	design_1_i/obj_detector_0/inst/max_0_i_8_reg_18227[6]
3. INT_R_X61Y18/IMUX0
Overlapping nets: 2
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U11/obj_detector_ap_fcmp_0_no_dsp_32_u/ram_reg_0_1
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U11/obj_detector_ap_fcmp_0_no_dsp_32_u/ram_reg_0_3
4. INT_R_X61Y17/IMUX9
Overlapping nets: 2
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U11/obj_detector_ap_fcmp_0_no_dsp_32_u/ram_reg
	design_1_i/obj_detector_0/inst/max_1_i_2_reg_18380__0[31]
5. INT_R_X63Y17/WL1BEG2
Overlapping nets: 2
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U11/obj_detector_ap_fcmp_0_no_dsp_32_u/ram_reg_0_1
	design_1_i/obj_detector_0/inst/obj_detector_fcmp_32ns_32ns_1_1_U11/obj_detector_ap_fcmp_0_no_dsp_32_u/ram_reg_0_3

 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 13658df7f

Time (s): cpu = 00:19:01 ; elapsed = 00:07:41 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.041  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 19c0c4e98

Time (s): cpu = 00:19:02 ; elapsed = 00:07:42 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453
Phase 4 Rip-up And Reroute | Checksum: 19c0c4e98

Time (s): cpu = 00:19:02 ; elapsed = 00:07:42 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1013619af

Time (s): cpu = 00:19:08 ; elapsed = 00:07:44 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.147  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1013619af

Time (s): cpu = 00:19:08 ; elapsed = 00:07:44 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1013619af

Time (s): cpu = 00:19:08 ; elapsed = 00:07:44 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453
Phase 5 Delay and Skew Optimization | Checksum: 1013619af

Time (s): cpu = 00:19:08 ; elapsed = 00:07:44 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 140ef73ec

Time (s): cpu = 00:19:16 ; elapsed = 00:07:47 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.147  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 15f2b2025

Time (s): cpu = 00:19:17 ; elapsed = 00:07:47 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.5418 %
  Global Horizontal Routing Utilization  = 29.788 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18863be38

Time (s): cpu = 00:19:17 ; elapsed = 00:07:48 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18863be38

Time (s): cpu = 00:19:17 ; elapsed = 00:07:48 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20196c09a

Time (s): cpu = 00:19:21 ; elapsed = 00:07:52 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.147  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20196c09a

Time (s): cpu = 00:19:21 ; elapsed = 00:07:52 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:19:21 ; elapsed = 00:07:52 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:19:27 ; elapsed = 00:08:11 . Memory (MB): peak = 2307.973 ; gain = 12.992 ; free physical = 930 ; free virtual = 4453
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2323.980 ; gain = 0.000 ; free physical = 844 ; free virtual = 4447
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2323.980 ; gain = 16.008 ; free physical = 906 ; free virtual = 4451
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/littlefoot/18643_project/Hardware-Accel/HW/H05-lab3-1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2323.980 ; gain = 0.000 ; free physical = 603 ; free virtual = 4383
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:42 ; elapsed = 00:00:14 . Memory (MB): peak = 2323.980 ; gain = 0.000 ; free physical = 644 ; free virtual = 4428
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 2358.012 ; gain = 34.031 ; free physical = 607 ; free virtual = 4391
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 17:25:18 2016...
