

================================================================
== Vitis HLS Report for 'dut_Pipeline_Queue_loop_Edge_loop'
================================================================
* Date:           Sun Nov 13 17:17:51 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        betweenness.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.416 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   268609|   268609|  0.894 ms|  0.894 ms|  268609|  268609|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Queue_loop_Edge_loop  |   268607|   268607|        26|          2|          1|  134292|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      977|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      277|    -|
|Register             |        -|     -|     1118|      224|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1118|     1478|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln209_1_fu_333_p2                |         +|   0|  0|   25|          18|           1|
    |add_ln209_fu_345_p2                  |         +|   0|  0|   19|          12|           1|
    |add_ln232_fu_468_p2                  |         +|   0|  0|   23|          16|           1|
    |add_ln233_fu_398_p2                  |         +|   0|  0|   19|          12|           1|
    |add_ln238_fu_457_p2                  |         +|   0|  0|   23|          16|          16|
    |add_ln244_fu_556_p2                  |         +|   0|  0|   23|          16|           1|
    |add_ln255_1_fu_610_p2                |         +|   0|  0|   24|          17|          17|
    |add_ln255_fu_514_p2                  |         +|   0|  0|   24|          17|          17|
    |add_ln256_fu_615_p2                  |         +|   0|  0|   15|           8|           1|
    |add_ln346_fu_674_p2                  |         +|   0|  0|   16|           9|           8|
    |k_1_fu_404_p2                        |         +|   0|  0|   13|           6|           1|
    |result_V_2_fu_756_p2                 |         -|   0|  0|   39|           1|          32|
    |sub_ln1512_fu_688_p2                 |         -|   0|  0|   15|           7|           8|
    |sub_ln233_fu_428_p2                  |         -|   0|  0|   23|          16|          16|
    |ap_condition_323                     |       and|   0|  0|    2|           1|           1|
    |ap_enable_state10_pp0_iter4_stage1   |       and|   0|  0|    2|           1|           1|
    |ap_enable_state11_pp0_iter5_stage0   |       and|   0|  0|    2|           1|           1|
    |ap_enable_state12_pp0_iter5_stage1   |       and|   0|  0|    2|           1|           1|
    |ap_enable_state27_pp0_iter13_stage0  |       and|   0|  0|    2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1    |       and|   0|  0|    2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0    |       and|   0|  0|    2|           1|           1|
    |ap_enable_state6_pp0_iter2_stage1    |       and|   0|  0|    2|           1|           1|
    |ap_enable_state7_pp0_iter3_stage0    |       and|   0|  0|    2|           1|           1|
    |ap_enable_state8_pp0_iter3_stage1    |       and|   0|  0|    2|           1|           1|
    |ap_enable_state9_pp0_iter4_stage0    |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op119_store_state9      |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op122_store_state10     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op127_load_state10      |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op135_store_state11     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op137_load_state11      |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op186_store_state27     |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op50_load_state2        |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op53_load_state3        |       and|   0|  0|    2|           1|           1|
    |icmp_ln209_fu_327_p2                 |      icmp|   0|  0|   13|          18|          18|
    |icmp_ln217_fu_351_p2                 |      icmp|   0|  0|   10|           6|           6|
    |icmp_ln227_fu_378_p2                 |      icmp|   0|  0|   10|           6|           1|
    |icmp_ln237_fu_447_p2                 |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln249_fu_582_p2                 |      icmp|   0|  0|   13|          16|          16|
    |r_V_fu_714_p2                        |      lshr|   0|  0|  242|          79|          79|
    |ap_block_pp0                         |        or|   0|  0|    2|           1|           1|
    |result_V_fu_761_p3                   |    select|   0|  0|   32|           1|          32|
    |select_ln209_1_fu_365_p3             |    select|   0|  0|   12|           1|          12|
    |select_ln209_fu_357_p3               |    select|   0|  0|    6|           1|           1|
    |ush_fu_698_p3                        |    select|   0|  0|    9|           1|           9|
    |val_fu_748_p3                        |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_720_p2                      |       shl|   0|  0|  242|          79|          79|
    |ap_enable_pp0                        |       xor|   0|  0|    2|           1|           2|
    +-------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                |          |   0|  0|  977|         417|         444|
    +-------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  14|          3|    1|          3|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter10_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter11_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter12_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg   |   9|          2|    1|          2|
    |dist_array_address0                |  14|          3|   12|         36|
    |dist_tmp_w                         |   9|          2|   16|         32|
    |grp_fu_306_p0                      |  14|          3|   32|         96|
    |indvar_flatten_fu_128              |   9|          2|   18|         36|
    |j_fu_124                           |   9|          2|   12|         24|
    |k_fu_120                           |   9|          2|    6|         12|
    |q_index_o                          |   9|          2|   16|         32|
    |q_index_tmp                        |   9|          2|   16|         32|
    |sigma_array_address0               |  14|          3|   12|         36|
    |travel_address0                    |  14|          3|   12|         36|
    |v_o                                |   9|          2|   16|         32|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 277|         61|  185|        439|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln233_reg_819                        |  12|   0|   12|          0|
    |add_ln255_1_reg_931                      |  17|   0|   17|          0|
    |add_ln255_reg_860                        |  15|   0|   17|          2|
    |add_ln255_reg_860_pp0_iter4_reg          |  15|   0|   17|          2|
    |add_ln256_reg_936                        |   8|   0|    8|          0|
    |ap_CS_fsm                                |   2|   0|    2|          0|
    |ap_done_reg                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg         |   1|   0|    1|          0|
    |base_edge                                |  16|   0|   16|          0|
    |column_buf_load_reg_854                  |  16|   0|   16|          0|
    |column_buf_load_reg_854_pp0_iter4_reg    |  16|   0|   16|          0|
    |conv1_reg_946                            |  32|   0|   32|          0|
    |conv2_reg_941                            |  32|   0|   32|          0|
    |dc_reg_951                               |  32|   0|   32|          0|
    |dist_array_addr_1_reg_876                |  12|   0|   12|          0|
    |dist_array_addr_1_reg_876_pp0_iter4_reg  |  12|   0|   12|          0|
    |dist_tmp                                 |  16|   0|   16|          0|
    |dist_tmp_load_reg_895                    |  16|   0|   16|          0|
    |dist_tmp_w                               |  16|   0|   16|          0|
    |icmp_ln209_reg_788                       |   1|   0|    1|          0|
    |icmp_ln227_reg_803                       |   1|   0|    1|          0|
    |icmp_ln237_reg_845                       |   1|   0|    1|          0|
    |icmp_ln249_reg_901                       |   1|   0|    1|          0|
    |indvar_flatten_fu_128                    |  18|   0|   18|          0|
    |j_fu_124                                 |  12|   0|   12|          0|
    |k_fu_120                                 |   6|   0|    6|          0|
    |num_edge                                 |  16|   0|   16|          0|
    |p_Result_s_reg_956                       |   1|   0|    1|          0|
    |p_index_array_addr_reg_915               |  12|   0|   12|          0|
    |q_array_load_reg_812                     |  16|   0|   16|          0|
    |q_index_load_reg_886                     |  16|   0|   16|          0|
    |q_index_tmp                              |  16|   0|   16|          0|
    |result_V_reg_967                         |  32|   0|   32|          0|
    |select_ln209_reg_792                     |   6|   0|    6|          0|
    |select_ln209_reg_792_pp0_iter1_reg       |   6|   0|    6|          0|
    |sigma_array_addr_1_reg_905               |  12|   0|   12|          0|
    |sigma_array_load_1_reg_921               |  32|   0|   32|          0|
    |sigma_tmp_v                              |  32|   0|   32|          0|
    |travel_addr_reg_881                      |  12|   0|   12|          0|
    |travel_load_reg_891                      |   1|   0|    1|          0|
    |v_load_reg_926                           |  16|   0|   16|          0|
    |val_reg_961                              |  32|   0|   32|          0|
    |zext_ln209_reg_798                       |  12|   0|   64|         52|
    |zext_ln231_reg_824                       |  16|   0|   64|         48|
    |zext_ln231_reg_824_pp0_iter2_reg         |  16|   0|   64|         48|
    |zext_ln241_reg_870                       |  16|   0|   64|         48|
    |conv2_reg_941                            |  64|  32|   32|          0|
    |icmp_ln209_reg_788                       |  64|  32|    1|          0|
    |icmp_ln227_reg_803                       |  64|  32|    1|          0|
    |icmp_ln237_reg_845                       |  64|  32|    1|          0|
    |icmp_ln249_reg_901                       |  64|  32|    1|          0|
    |q_array_load_reg_812                     |  64|  32|   16|          0|
    |sigma_array_addr_1_reg_905               |  64|  32|   12|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1118| 224|  934|        200|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|grp_fu_667_p_din0       |  out|   32|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|grp_fu_667_p_din1       |  out|   32|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|grp_fu_667_p_opcode     |  out|    2|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|grp_fu_667_p_dout0      |   in|   32|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|grp_fu_667_p_ce         |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|grp_fu_671_p_din0       |  out|   32|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|grp_fu_671_p_dout0      |   in|   32|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|grp_fu_671_p_ce         |  out|    1|  ap_ctrl_hs|  dut_Pipeline_Queue_loop_Edge_loop|  return value|
|q_array_address0        |  out|   12|   ap_memory|                            q_array|         array|
|q_array_ce0             |  out|    1|   ap_memory|                            q_array|         array|
|q_array_we0             |  out|    1|   ap_memory|                            q_array|         array|
|q_array_d0              |  out|   16|   ap_memory|                            q_array|         array|
|q_array_address1        |  out|   12|   ap_memory|                            q_array|         array|
|q_array_ce1             |  out|    1|   ap_memory|                            q_array|         array|
|q_array_q1              |   in|   16|   ap_memory|                            q_array|         array|
|v_i                     |   in|   16|     ap_ovld|                                  v|       pointer|
|v_o                     |  out|   16|     ap_ovld|                                  v|       pointer|
|v_o_ap_vld              |  out|    1|     ap_ovld|                                  v|       pointer|
|s_array_address0        |  out|   12|   ap_memory|                            s_array|         array|
|s_array_ce0             |  out|    1|   ap_memory|                            s_array|         array|
|s_array_we0             |  out|    1|   ap_memory|                            s_array|         array|
|s_array_d0              |  out|   16|   ap_memory|                            s_array|         array|
|offset_buf_address0     |  out|   12|   ap_memory|                         offset_buf|         array|
|offset_buf_ce0          |  out|    1|   ap_memory|                         offset_buf|         array|
|offset_buf_q0           |   in|   16|   ap_memory|                         offset_buf|         array|
|offset_buf_address1     |  out|   12|   ap_memory|                         offset_buf|         array|
|offset_buf_ce1          |  out|    1|   ap_memory|                         offset_buf|         array|
|offset_buf_q1           |   in|   16|   ap_memory|                         offset_buf|         array|
|dist_array_address0     |  out|   12|   ap_memory|                         dist_array|         array|
|dist_array_ce0          |  out|    1|   ap_memory|                         dist_array|         array|
|dist_array_we0          |  out|    1|   ap_memory|                         dist_array|         array|
|dist_array_d0           |  out|   16|   ap_memory|                         dist_array|         array|
|dist_array_q0           |   in|   16|   ap_memory|                         dist_array|         array|
|dist_array_address1     |  out|   12|   ap_memory|                         dist_array|         array|
|dist_array_ce1          |  out|    1|   ap_memory|                         dist_array|         array|
|dist_array_q1           |   in|   16|   ap_memory|                         dist_array|         array|
|sigma_array_address0    |  out|   12|   ap_memory|                        sigma_array|         array|
|sigma_array_ce0         |  out|    1|   ap_memory|                        sigma_array|         array|
|sigma_array_we0         |  out|    1|   ap_memory|                        sigma_array|         array|
|sigma_array_d0          |  out|   32|   ap_memory|                        sigma_array|         array|
|sigma_array_q0          |   in|   32|   ap_memory|                        sigma_array|         array|
|sigma_array_address1    |  out|   12|   ap_memory|                        sigma_array|         array|
|sigma_array_ce1         |  out|    1|   ap_memory|                        sigma_array|         array|
|sigma_array_q1          |   in|   32|   ap_memory|                        sigma_array|         array|
|q_index_i               |   in|   16|     ap_ovld|                            q_index|       pointer|
|q_index_o               |  out|   16|     ap_ovld|                            q_index|       pointer|
|q_index_o_ap_vld        |  out|    1|     ap_ovld|                            q_index|       pointer|
|column_buf_address0     |  out|   16|   ap_memory|                         column_buf|         array|
|column_buf_ce0          |  out|    1|   ap_memory|                         column_buf|         array|
|column_buf_q0           |   in|   16|   ap_memory|                         column_buf|         array|
|w                       |  out|   12|      ap_vld|                                  w|       pointer|
|w_ap_vld                |  out|    1|      ap_vld|                                  w|       pointer|
|travel_address0         |  out|   12|   ap_memory|                             travel|         array|
|travel_ce0              |  out|    1|   ap_memory|                             travel|         array|
|travel_we0              |  out|    1|   ap_memory|                             travel|         array|
|travel_d0               |  out|    1|   ap_memory|                             travel|         array|
|travel_q0               |   in|    1|   ap_memory|                             travel|         array|
|sigma_tmp               |  out|   32|      ap_vld|                          sigma_tmp|       pointer|
|sigma_tmp_ap_vld        |  out|    1|      ap_vld|                          sigma_tmp|       pointer|
|p_index_array_address0  |  out|   12|   ap_memory|                      p_index_array|         array|
|p_index_array_ce0       |  out|    1|   ap_memory|                      p_index_array|         array|
|p_index_array_we0       |  out|    1|   ap_memory|                      p_index_array|         array|
|p_index_array_d0        |  out|    8|   ap_memory|                      p_index_array|         array|
|p_index_array_address1  |  out|   12|   ap_memory|                      p_index_array|         array|
|p_index_array_ce1       |  out|    1|   ap_memory|                      p_index_array|         array|
|p_index_array_q1        |   in|    8|   ap_memory|                      p_index_array|         array|
|p_array_address0        |  out|   17|   ap_memory|                            p_array|         array|
|p_array_ce0             |  out|    1|   ap_memory|                            p_array|         array|
|p_array_we0             |  out|    1|   ap_memory|                            p_array|         array|
|p_array_d0              |  out|   16|   ap_memory|                            p_array|         array|
+------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 2, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 29 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 30 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %j"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %k"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body77"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i18 %indvar_flatten" [top.cpp:209]   --->   Operation 36 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.69ns)   --->   "%icmp_ln209 = icmp_eq  i18 %indvar_flatten_load, i18 134292" [top.cpp:209]   --->   Operation 37 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%add_ln209_1 = add i18 %indvar_flatten_load, i18 1" [top.cpp:209]   --->   Operation 38 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %for.inc155, void %Dequeue_loop.exitStub" [top.cpp:209]   --->   Operation 39 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%k_load = load i6 %k" [top.cpp:217]   --->   Operation 40 'load' 'k_load' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i12 %j" [top.cpp:209]   --->   Operation 41 'load' 'j_load' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.74ns)   --->   "%add_ln209 = add i12 %j_load, i12 1" [top.cpp:209]   --->   Operation 42 'add' 'add_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.61ns)   --->   "%icmp_ln217 = icmp_eq  i6 %k_load, i6 38" [top.cpp:217]   --->   Operation 43 'icmp' 'icmp_ln217' <Predicate = (!icmp_ln209)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.29ns)   --->   "%select_ln209 = select i1 %icmp_ln217, i6 0, i6 %k_load" [top.cpp:209]   --->   Operation 44 'select' 'select_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.29ns)   --->   "%select_ln209_1 = select i1 %icmp_ln217, i12 %add_ln209, i12 %j_load" [top.cpp:209]   --->   Operation 45 'select' 'select_ln209_1' <Predicate = (!icmp_ln209)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i12 %select_ln209_1" [top.cpp:209]   --->   Operation 46 'zext' 'zext_ln209' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln227 = icmp_eq  i6 %select_ln209, i6 0" [top.cpp:227]   --->   Operation 47 'icmp' 'icmp_ln227' <Predicate = (!icmp_ln209)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln227 = br i1 %icmp_ln227, void %if.end100, void %if.then79" [top.cpp:227]   --->   Operation 48 'br' 'br_ln227' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%q_array_addr = getelementptr i16 %q_array, i64 0, i64 %zext_ln209" [top.cpp:209]   --->   Operation 49 'getelementptr' 'q_array_addr' <Predicate = (!icmp_ln209 & icmp_ln227)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.23ns)   --->   "%q_array_load = load i12 %q_array_addr" [top.cpp:228]   --->   Operation 50 'load' 'q_array_load' <Predicate = (!icmp_ln209 & icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_2 : Operation 51 [1/1] (0.38ns)   --->   "%store_ln217 = store i18 %add_ln209_1, i18 %indvar_flatten" [top.cpp:217]   --->   Operation 51 'store' 'store_ln217' <Predicate = (!icmp_ln209)> <Delay = 0.38>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln217 = store i12 %select_ln209_1, i12 %j" [top.cpp:217]   --->   Operation 52 'store' 'store_ln217' <Predicate = (!icmp_ln209)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.97>
ST_3 : Operation 53 [1/2] (1.23ns)   --->   "%q_array_load = load i12 %q_array_addr" [top.cpp:228]   --->   Operation 53 'load' 'q_array_load' <Predicate = (!icmp_ln209 & icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i16 %q_array_load" [top.cpp:233]   --->   Operation 54 'trunc' 'trunc_ln233' <Predicate = (!icmp_ln209 & icmp_ln227)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.74ns)   --->   "%add_ln233 = add i12 %trunc_ln233, i12 1" [top.cpp:233]   --->   Operation 55 'add' 'add_ln233' <Predicate = (!icmp_ln209 & icmp_ln227)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.70ns)   --->   "%k_1 = add i6 %select_ln209, i6 1" [top.cpp:217]   --->   Operation 56 'add' 'k_1' <Predicate = (!icmp_ln209)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln217 = store i6 %k_1, i6 %k" [top.cpp:217]   --->   Operation 57 'store' 'store_ln217' <Predicate = (!icmp_ln209)> <Delay = 0.38>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln217 = br void %for.body77" [top.cpp:217]   --->   Operation 58 'br' 'br_ln217' <Predicate = (!icmp_ln209)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%s_array_addr = getelementptr i16 %s_array, i64 0, i64 %zext_ln209" [top.cpp:209]   --->   Operation 59 'getelementptr' 's_array_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln229 = store i16 %q_array_load, i12 %s_array_addr" [top.cpp:229]   --->   Operation 60 'store' 'store_ln229' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i16 %q_array_load" [top.cpp:231]   --->   Operation 61 'zext' 'zext_ln231' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%offset_buf_addr = getelementptr i16 %offset_buf, i64 0, i64 %zext_ln231" [top.cpp:231]   --->   Operation 62 'getelementptr' 'offset_buf_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (1.23ns)   --->   "%offset_buf_load = load i12 %offset_buf_addr" [top.cpp:231]   --->   Operation 63 'load' 'offset_buf_load' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i12 %add_ln233" [top.cpp:233]   --->   Operation 64 'zext' 'zext_ln233' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%offset_buf_addr_1 = getelementptr i16 %offset_buf, i64 0, i64 %zext_ln233" [top.cpp:233]   --->   Operation 65 'getelementptr' 'offset_buf_addr_1' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (1.23ns)   --->   "%offset_buf_load_1 = load i12 %offset_buf_addr_1" [top.cpp:233]   --->   Operation 66 'load' 'offset_buf_load_1' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 67 [1/2] (1.23ns)   --->   "%offset_buf_load = load i12 %offset_buf_addr" [top.cpp:231]   --->   Operation 67 'load' 'offset_buf_load' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln231 = store i16 %offset_buf_load, i16 %base_edge" [top.cpp:231]   --->   Operation 68 'store' 'store_ln231' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (1.23ns)   --->   "%offset_buf_load_1 = load i12 %offset_buf_addr_1" [top.cpp:233]   --->   Operation 69 'load' 'offset_buf_load_1' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_5 : Operation 70 [1/1] (0.78ns)   --->   "%sub_ln233 = sub i16 %offset_buf_load_1, i16 %offset_buf_load" [top.cpp:233]   --->   Operation 70 'sub' 'sub_ln233' <Predicate = (icmp_ln227)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln233 = store i16 %sub_ln233, i16 %num_edge" [top.cpp:233]   --->   Operation 71 'store' 'store_ln233' <Predicate = (icmp_ln227)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Queue_loop_Edge_loop_str"   --->   Operation 72 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 134292, i64 134292, i64 134292"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i6 %select_ln209" [top.cpp:218]   --->   Operation 74 'zext' 'zext_ln218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln218 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_21" [top.cpp:218]   --->   Operation 75 'specpipeline' 'specpipeline_ln218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln217 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [top.cpp:217]   --->   Operation 76 'specloopname' 'specloopname_ln217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%dist_array_addr = getelementptr i16 %dist_array, i64 0, i64 %zext_ln231" [top.cpp:232]   --->   Operation 77 'getelementptr' 'dist_array_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_6 : Operation 78 [2/2] (1.23ns)   --->   "%dist_array_load = load i12 %dist_array_addr" [top.cpp:232]   --->   Operation 78 'load' 'dist_array_load' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%num_edge_load = load i16 %num_edge" [top.cpp:237]   --->   Operation 79 'load' 'num_edge_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.67ns)   --->   "%icmp_ln237 = icmp_ult  i16 %zext_ln218, i16 %num_edge_load" [top.cpp:237]   --->   Operation 80 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %for.inc152, void %if.then103" [top.cpp:237]   --->   Operation 81 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%base_edge_load = load i16 %base_edge" [top.cpp:238]   --->   Operation 82 'load' 'base_edge_load' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.78ns)   --->   "%add_ln238 = add i16 %base_edge_load, i16 %zext_ln218" [top.cpp:238]   --->   Operation 83 'add' 'add_ln238' <Predicate = (icmp_ln237)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i16 %add_ln238" [top.cpp:239]   --->   Operation 84 'zext' 'zext_ln239' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%column_buf_addr = getelementptr i16 %column_buf, i64 0, i64 %zext_ln239" [top.cpp:239]   --->   Operation 85 'getelementptr' 'column_buf_addr' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (1.24ns)   --->   "%column_buf_load = load i16 %column_buf_addr" [top.cpp:239]   --->   Operation 86 'load' 'column_buf_load' <Predicate = (icmp_ln237)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 41594> <RAM>

State 7 <SV = 6> <Delay = 2.03>
ST_7 : Operation 87 [1/2] (1.23ns)   --->   "%dist_array_load = load i12 %dist_array_addr" [top.cpp:232]   --->   Operation 87 'load' 'dist_array_load' <Predicate = (icmp_ln227)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_7 : Operation 88 [1/1] (0.78ns)   --->   "%add_ln232 = add i16 %dist_array_load, i16 1" [top.cpp:232]   --->   Operation 88 'add' 'add_ln232' <Predicate = (icmp_ln227)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln232 = store i16 %add_ln232, i16 %dist_tmp" [top.cpp:232]   --->   Operation 89 'store' 'store_ln232' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_7 : Operation 90 [1/2] (1.24ns)   --->   "%column_buf_load = load i16 %column_buf_addr" [top.cpp:239]   --->   Operation 90 'load' 'column_buf_load' <Predicate = (icmp_ln237)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 41594> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln239 = trunc i16 %column_buf_load" [top.cpp:239]   --->   Operation 91 'trunc' 'trunc_ln239' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln239_1 = trunc i16 %column_buf_load" [top.cpp:239]   --->   Operation 92 'trunc' 'trunc_ln239_1' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln239_2 = trunc i16 %column_buf_load" [top.cpp:239]   --->   Operation 93 'trunc' 'trunc_ln239_2' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln239 = store i12 %trunc_ln239_2, i12 %w" [top.cpp:239]   --->   Operation 94 'store' 'store_ln239' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i13.i4, i13 %trunc_ln239_1, i4 0" [top.cpp:255]   --->   Operation 95 'bitconcatenate' 'tmp_2' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %trunc_ln239, i2 0" [top.cpp:255]   --->   Operation 96 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln255 = add i17 %tmp_2, i17 %tmp_3" [top.cpp:255]   --->   Operation 97 'add' 'add_ln255' <Predicate = (icmp_ln237)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.64>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%sigma_array_addr = getelementptr i32 %sigma_array, i64 0, i64 %zext_ln231" [top.cpp:234]   --->   Operation 98 'getelementptr' 'sigma_array_addr' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_8 : Operation 99 [2/2] (1.64ns)   --->   "%sigma_array_load = load i12 %sigma_array_addr" [top.cpp:234]   --->   Operation 99 'load' 'sigma_array_load' <Predicate = (icmp_ln227)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i16 %column_buf_load" [top.cpp:241]   --->   Operation 100 'zext' 'zext_ln241' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%dist_array_addr_1 = getelementptr i16 %dist_array, i64 0, i64 %zext_ln241" [top.cpp:241]   --->   Operation 101 'getelementptr' 'dist_array_addr_1' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (1.23ns)   --->   "%dist_array_load_1 = load i12 %dist_array_addr_1" [top.cpp:241]   --->   Operation 102 'load' 'dist_array_load_1' <Predicate = (icmp_ln237)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%travel_addr = getelementptr i1 %travel, i64 0, i64 %zext_ln241" [top.cpp:242]   --->   Operation 103 'getelementptr' 'travel_addr' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (1.20ns)   --->   "%travel_load = load i12 %travel_addr" [top.cpp:242]   --->   Operation 104 'load' 'travel_load' <Predicate = (icmp_ln237)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3534> <RAM>

State 9 <SV = 8> <Delay = 2.41>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln228 = store i16 %q_array_load, i16 %v" [top.cpp:228]   --->   Operation 105 'store' 'store_ln228' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_9 : Operation 106 [1/2] (1.64ns)   --->   "%sigma_array_load = load i12 %sigma_array_addr" [top.cpp:234]   --->   Operation 106 'load' 'sigma_array_load' <Predicate = (icmp_ln227)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln234 = store i32 %sigma_array_load, i32 %sigma_tmp_v" [top.cpp:234]   --->   Operation 107 'store' 'store_ln234' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln235 = br void %if.end100" [top.cpp:235]   --->   Operation 108 'br' 'br_ln235' <Predicate = (icmp_ln227)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%q_index_load = load i16 %q_index" [top.cpp:240]   --->   Operation 109 'load' 'q_index_load' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.38ns)   --->   "%store_ln240 = store i16 %q_index_load, i16 %q_index_tmp" [top.cpp:240]   --->   Operation 110 'store' 'store_ln240' <Predicate = (icmp_ln237)> <Delay = 0.38>
ST_9 : Operation 111 [1/2] (1.23ns)   --->   "%dist_array_load_1 = load i12 %dist_array_addr_1" [top.cpp:241]   --->   Operation 111 'load' 'dist_array_load_1' <Predicate = (icmp_ln237)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_9 : Operation 112 [1/1] (0.38ns)   --->   "%store_ln241 = store i16 %dist_array_load_1, i16 %dist_tmp_w" [top.cpp:241]   --->   Operation 112 'store' 'store_ln241' <Predicate = (icmp_ln237)> <Delay = 0.38>
ST_9 : Operation 113 [1/2] (1.20ns)   --->   "%travel_load = load i12 %travel_addr" [top.cpp:242]   --->   Operation 113 'load' 'travel_load' <Predicate = (icmp_ln237)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3534> <RAM>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%dist_tmp_load = load i16 %dist_tmp" [top.cpp:249]   --->   Operation 114 'load' 'dist_tmp_load' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %travel_load, void %if.then116, void %if.end126" [top.cpp:242]   --->   Operation 115 'br' 'br_ln242' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln244 = add i16 %q_index_load, i16 1" [top.cpp:244]   --->   Operation 116 'add' 'add_ln244' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln244 = store i16 %add_ln244, i16 %q_index_tmp" [top.cpp:244]   --->   Operation 117 'store' 'store_ln244' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.38>
ST_9 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln246 = store i16 %dist_tmp_load, i16 %dist_tmp_w" [top.cpp:246]   --->   Operation 118 'store' 'store_ln246' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.38>
ST_9 : Operation 119 [1/1] (1.20ns)   --->   "%store_ln247 = store i1 1, i12 %travel_addr" [top.cpp:247]   --->   Operation 119 'store' 'store_ln247' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3534> <RAM>

State 10 <SV = 9> <Delay = 2.25>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i16 %q_index_load" [top.cpp:243]   --->   Operation 120 'zext' 'zext_ln243' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%q_array_addr_1 = getelementptr i16 %q_array, i64 0, i64 %zext_ln243" [top.cpp:243]   --->   Operation 121 'getelementptr' 'q_array_addr_1' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln243 = store i16 %column_buf_load, i12 %q_array_addr_1" [top.cpp:243]   --->   Operation 122 'store' 'store_ln243' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%dist_tmp_w_load = load i16 %dist_tmp_w" [top.cpp:249]   --->   Operation 123 'load' 'dist_tmp_w_load' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.67ns)   --->   "%icmp_ln249 = icmp_eq  i16 %dist_tmp_load, i16 %dist_tmp_w_load" [top.cpp:249]   --->   Operation 124 'icmp' 'icmp_ln249' <Predicate = (icmp_ln237)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %if.end150, void %if.then130" [top.cpp:249]   --->   Operation 125 'br' 'br_ln249' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%sigma_array_addr_1 = getelementptr i32 %sigma_array, i64 0, i64 %zext_ln241" [top.cpp:250]   --->   Operation 126 'getelementptr' 'sigma_array_addr_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_10 : Operation 127 [2/2] (1.64ns)   --->   "%sigma_array_load_1 = load i12 %sigma_array_addr_1" [top.cpp:250]   --->   Operation 127 'load' 'sigma_array_load_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%sigma_tmp_v_load = load i32 %sigma_tmp_v" [top.cpp:251]   --->   Operation 128 'load' 'sigma_tmp_v_load' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_10 : Operation 129 [5/5] (2.25ns)   --->   "%conv2 = sitofp i32 %sigma_tmp_v_load" [top.cpp:251]   --->   Operation 129 'sitofp' 'conv2' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%p_index_array_addr = getelementptr i8 %p_index_array, i64 0, i64 %zext_ln241" [top.cpp:254]   --->   Operation 130 'getelementptr' 'p_index_array_addr' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_10 : Operation 131 [2/2] (1.23ns)   --->   "%p_index_array_load = load i12 %p_index_array_addr" [top.cpp:254]   --->   Operation 131 'load' 'p_index_array_load' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3534> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%q_index_tmp_load = load i16 %q_index_tmp" [top.cpp:258]   --->   Operation 132 'load' 'q_index_tmp_load' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln258 = store i16 %q_index_tmp_load, i16 %q_index" [top.cpp:258]   --->   Operation 133 'store' 'store_ln258' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln259 = br void %for.inc152" [top.cpp:259]   --->   Operation 134 'br' 'br_ln259' <Predicate = (icmp_ln237)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.25>
ST_11 : Operation 135 [1/1] (1.23ns)   --->   "%store_ln245 = store i16 %dist_tmp_load, i12 %dist_array_addr_1" [top.cpp:245]   --->   Operation 135 'store' 'store_ln245' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3534> <RAM>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln248 = br void %if.end126" [top.cpp:248]   --->   Operation 136 'br' 'br_ln248' <Predicate = (icmp_ln237 & !travel_load)> <Delay = 0.00>
ST_11 : Operation 137 [1/2] (1.64ns)   --->   "%sigma_array_load_1 = load i12 %sigma_array_addr_1" [top.cpp:250]   --->   Operation 137 'load' 'sigma_array_load_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_11 : Operation 138 [4/5] (2.25ns)   --->   "%conv2 = sitofp i32 %sigma_tmp_v_load" [top.cpp:251]   --->   Operation 138 'sitofp' 'conv2' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 139 [1/2] (1.23ns)   --->   "%p_index_array_load = load i12 %p_index_array_addr" [top.cpp:254]   --->   Operation 139 'load' 'p_index_array_load' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3534> <RAM>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%v_load = load i16 %v" [top.cpp:255]   --->   Operation 140 'load' 'v_load' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i8 %p_index_array_load" [top.cpp:255]   --->   Operation 141 'zext' 'zext_ln255' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.79ns)   --->   "%add_ln255_1 = add i17 %add_ln255, i17 %zext_ln255" [top.cpp:255]   --->   Operation 142 'add' 'add_ln255_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.70ns)   --->   "%add_ln256 = add i8 %p_index_array_load, i8 1" [top.cpp:256]   --->   Operation 143 'add' 'add_ln256' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.25>
ST_12 : Operation 144 [3/5] (2.25ns)   --->   "%conv2 = sitofp i32 %sigma_tmp_v_load" [top.cpp:251]   --->   Operation 144 'sitofp' 'conv2' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i17 %add_ln255_1" [top.cpp:255]   --->   Operation 145 'zext' 'zext_ln255_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.00ns)   --->   "%p_array_addr = getelementptr i16 %p_array, i64 0, i64 %zext_ln255_1" [top.cpp:255]   --->   Operation 146 'getelementptr' 'p_array_addr' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_12 : Operation 147 [1/1] (1.24ns)   --->   "%store_ln255 = store i16 %v_load, i17 %p_array_addr" [top.cpp:255]   --->   Operation 147 'store' 'store_ln255' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 70680> <RAM>
ST_12 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln256 = store i8 %add_ln256, i12 %p_index_array_addr" [top.cpp:256]   --->   Operation 148 'store' 'store_ln256' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3534> <RAM>

State 13 <SV = 12> <Delay = 2.25>
ST_13 : Operation 149 [5/5] (2.25ns)   --->   "%conv1 = sitofp i32 %sigma_array_load_1" [top.cpp:250]   --->   Operation 149 'sitofp' 'conv1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 150 [2/5] (2.25ns)   --->   "%conv2 = sitofp i32 %sigma_tmp_v_load" [top.cpp:251]   --->   Operation 150 'sitofp' 'conv2' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.25>
ST_14 : Operation 151 [4/5] (2.25ns)   --->   "%conv1 = sitofp i32 %sigma_array_load_1" [top.cpp:250]   --->   Operation 151 'sitofp' 'conv1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 152 [1/5] (2.25ns)   --->   "%conv2 = sitofp i32 %sigma_tmp_v_load" [top.cpp:251]   --->   Operation 152 'sitofp' 'conv2' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.25>
ST_15 : Operation 153 [3/5] (2.25ns)   --->   "%conv1 = sitofp i32 %sigma_array_load_1" [top.cpp:250]   --->   Operation 153 'sitofp' 'conv1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.25>
ST_16 : Operation 154 [2/5] (2.25ns)   --->   "%conv1 = sitofp i32 %sigma_array_load_1" [top.cpp:250]   --->   Operation 154 'sitofp' 'conv1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.25>
ST_17 : Operation 155 [1/5] (2.25ns)   --->   "%conv1 = sitofp i32 %sigma_array_load_1" [top.cpp:250]   --->   Operation 155 'sitofp' 'conv1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 156 [7/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 156 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 157 [6/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 157 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 158 [5/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 158 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 159 [4/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 159 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 160 [3/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 160 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 161 [2/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 161 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 162 [1/7] (2.34ns)   --->   "%dc = fadd i32 %conv1, i32 %conv2" [top.cpp:251]   --->   Operation 162 'fadd' 'dc' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln251 = store i32 %dc, i32 %sigma_tmp" [top.cpp:251]   --->   Operation 163 'store' 'store_ln251' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.06>
ST_25 : Operation 164 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 164 'bitcast' 'data_V' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 165 'bitselect' 'p_Result_s' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 166 'partselect' 'xs_exp_V' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %data_V"   --->   Operation 167 'trunc' 'p_Result_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 168 'bitconcatenate' 'mantissa' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 169 'zext' 'zext_ln15' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 170 'zext' 'zext_ln346' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.70ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 171 'add' 'add_ln346' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 172 'bitselect' 'isNeg' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.70ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 173 'sub' 'sub_ln1512' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 174 'sext' 'sext_ln1512' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 175 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 175 'select' 'ush' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 176 'sext' 'sext_ln1488' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 177 'zext' 'zext_ln1488' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 178 'lshr' 'r_V' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 179 'shl' 'r_V_1' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 180 'bitselect' 'tmp' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 181 'zext' 'zext_ln818' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 182 'partselect' 'tmp_6' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_6"   --->   Operation 183 'select' 'val' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 188 'ret' 'ret_ln0' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.10>
ST_26 : Operation 184 [1/1] (0.88ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 184 'sub' 'result_V_2' <Predicate = (icmp_ln237 & icmp_ln249 & p_Result_s)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 185 [1/1] (0.22ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 185 'select' 'result_V' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.64>
ST_27 : Operation 186 [1/1] (1.64ns)   --->   "%store_ln252 = store i32 %result_V, i12 %sigma_array_addr_1" [top.cpp:252]   --->   Operation 186 'store' 'store_ln252' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_27 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln257 = br void %if.end150" [top.cpp:257]   --->   Operation 187 'br' 'br_ln257' <Predicate = (icmp_ln237 & icmp_ln249)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_edge]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ q_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ s_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ offset_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ base_edge]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dist_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dist_tmp]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sigma_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sigma_tmp_v]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ q_index_tmp]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ q_index]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ dist_tmp_w]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ column_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ travel]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sigma_tmp]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_index_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ p_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                   (alloca           ) [ 0111000000000000000000000000]
j                   (alloca           ) [ 0110000000000000000000000000]
indvar_flatten      (alloca           ) [ 0110000000000000000000000000]
store_ln0           (store            ) [ 0000000000000000000000000000]
store_ln0           (store            ) [ 0000000000000000000000000000]
store_ln0           (store            ) [ 0000000000000000000000000000]
br_ln0              (br               ) [ 0000000000000000000000000000]
indvar_flatten_load (load             ) [ 0000000000000000000000000000]
icmp_ln209          (icmp             ) [ 0111111111111111111111111100]
add_ln209_1         (add              ) [ 0000000000000000000000000000]
br_ln209            (br               ) [ 0000000000000000000000000000]
k_load              (load             ) [ 0000000000000000000000000000]
j_load              (load             ) [ 0000000000000000000000000000]
add_ln209           (add              ) [ 0000000000000000000000000000]
icmp_ln217          (icmp             ) [ 0000000000000000000000000000]
select_ln209        (select           ) [ 0111111000000000000000000000]
select_ln209_1      (select           ) [ 0000000000000000000000000000]
zext_ln209          (zext             ) [ 0111100000000000000000000000]
icmp_ln227          (icmp             ) [ 0111111111000000000000000000]
br_ln227            (br               ) [ 0000000000000000000000000000]
q_array_addr        (getelementptr    ) [ 0101000000000000000000000000]
store_ln217         (store            ) [ 0000000000000000000000000000]
store_ln217         (store            ) [ 0000000000000000000000000000]
q_array_load        (load             ) [ 0110111111000000000000000000]
trunc_ln233         (trunc            ) [ 0000000000000000000000000000]
add_ln233           (add              ) [ 0010100000000000000000000000]
k_1                 (add              ) [ 0000000000000000000000000000]
store_ln217         (store            ) [ 0000000000000000000000000000]
br_ln217            (br               ) [ 0000000000000000000000000000]
s_array_addr        (getelementptr    ) [ 0000000000000000000000000000]
store_ln229         (store            ) [ 0000000000000000000000000000]
zext_ln231          (zext             ) [ 0110011110000000000000000000]
offset_buf_addr     (getelementptr    ) [ 0100010000000000000000000000]
zext_ln233          (zext             ) [ 0000000000000000000000000000]
offset_buf_addr_1   (getelementptr    ) [ 0100010000000000000000000000]
offset_buf_load     (load             ) [ 0000000000000000000000000000]
store_ln231         (store            ) [ 0000000000000000000000000000]
offset_buf_load_1   (load             ) [ 0000000000000000000000000000]
sub_ln233           (sub              ) [ 0000000000000000000000000000]
store_ln233         (store            ) [ 0000000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000000000]
zext_ln218          (zext             ) [ 0000000000000000000000000000]
specpipeline_ln218  (specpipeline     ) [ 0000000000000000000000000000]
specloopname_ln217  (specloopname     ) [ 0000000000000000000000000000]
dist_array_addr     (getelementptr    ) [ 0100000100000000000000000000]
num_edge_load       (load             ) [ 0000000000000000000000000000]
icmp_ln237          (icmp             ) [ 0110001111111111111111111111]
br_ln237            (br               ) [ 0000000000000000000000000000]
base_edge_load      (load             ) [ 0000000000000000000000000000]
add_ln238           (add              ) [ 0000000000000000000000000000]
zext_ln239          (zext             ) [ 0000000000000000000000000000]
column_buf_addr     (getelementptr    ) [ 0100000100000000000000000000]
dist_array_load     (load             ) [ 0000000000000000000000000000]
add_ln232           (add              ) [ 0000000000000000000000000000]
store_ln232         (store            ) [ 0000000000000000000000000000]
column_buf_load     (load             ) [ 0110000011100000000000000000]
trunc_ln239         (trunc            ) [ 0000000000000000000000000000]
trunc_ln239_1       (trunc            ) [ 0000000000000000000000000000]
trunc_ln239_2       (trunc            ) [ 0000000000000000000000000000]
store_ln239         (store            ) [ 0000000000000000000000000000]
tmp_2               (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_3               (bitconcatenate   ) [ 0000000000000000000000000000]
add_ln255           (add              ) [ 0110000011110000000000000000]
sigma_array_addr    (getelementptr    ) [ 0100000001000000000000000000]
zext_ln241          (zext             ) [ 0110000001100000000000000000]
dist_array_addr_1   (getelementptr    ) [ 0110000001110000000000000000]
travel_addr         (getelementptr    ) [ 0100000001000000000000000000]
store_ln228         (store            ) [ 0000000000000000000000000000]
sigma_array_load    (load             ) [ 0000000000000000000000000000]
store_ln234         (store            ) [ 0000000000000000000000000000]
br_ln235            (br               ) [ 0000000000000000000000000000]
q_index_load        (load             ) [ 0010000000100000000000000000]
store_ln240         (store            ) [ 0000000000000000000000000000]
dist_array_load_1   (load             ) [ 0000000000000000000000000000]
store_ln241         (store            ) [ 0000000000000000000000000000]
travel_load         (load             ) [ 0110000001110000000000000000]
dist_tmp_load       (load             ) [ 0110000000110000000000000000]
br_ln242            (br               ) [ 0000000000000000000000000000]
add_ln244           (add              ) [ 0000000000000000000000000000]
store_ln244         (store            ) [ 0000000000000000000000000000]
store_ln246         (store            ) [ 0000000000000000000000000000]
store_ln247         (store            ) [ 0000000000000000000000000000]
zext_ln243          (zext             ) [ 0000000000000000000000000000]
q_array_addr_1      (getelementptr    ) [ 0000000000000000000000000000]
store_ln243         (store            ) [ 0000000000000000000000000000]
dist_tmp_w_load     (load             ) [ 0000000000000000000000000000]
icmp_ln249          (icmp             ) [ 0110000000111111111111111111]
br_ln249            (br               ) [ 0000000000000000000000000000]
sigma_array_addr_1  (getelementptr    ) [ 0110000000011111111111111111]
sigma_tmp_v_load    (load             ) [ 0110000000011110000000000000]
p_index_array_addr  (getelementptr    ) [ 0110000000011000000000000000]
q_index_tmp_load    (load             ) [ 0000000000000000000000000000]
store_ln258         (store            ) [ 0000000000000000000000000000]
br_ln259            (br               ) [ 0000000000000000000000000000]
store_ln245         (store            ) [ 0000000000000000000000000000]
br_ln248            (br               ) [ 0000000000000000000000000000]
sigma_array_load_1  (load             ) [ 0110000000001111110000000000]
p_index_array_load  (load             ) [ 0000000000000000000000000000]
v_load              (load             ) [ 0010000000001000000000000000]
zext_ln255          (zext             ) [ 0000000000000000000000000000]
add_ln255_1         (add              ) [ 0010000000001000000000000000]
add_ln256           (add              ) [ 0010000000001000000000000000]
zext_ln255_1        (zext             ) [ 0000000000000000000000000000]
p_array_addr        (getelementptr    ) [ 0000000000000000000000000000]
store_ln255         (store            ) [ 0000000000000000000000000000]
store_ln256         (store            ) [ 0000000000000000000000000000]
conv2               (sitofp           ) [ 0110000000000001111111111000]
conv1               (sitofp           ) [ 0110000000000000001111111000]
dc                  (fadd             ) [ 0100000000000000000000000100]
store_ln251         (store            ) [ 0000000000000000000000000000]
data_V              (bitcast          ) [ 0000000000000000000000000000]
p_Result_s          (bitselect        ) [ 0010000000000000000000000010]
xs_exp_V            (partselect       ) [ 0000000000000000000000000000]
p_Result_1          (trunc            ) [ 0000000000000000000000000000]
mantissa            (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln15           (zext             ) [ 0000000000000000000000000000]
zext_ln346          (zext             ) [ 0000000000000000000000000000]
add_ln346           (add              ) [ 0000000000000000000000000000]
isNeg               (bitselect        ) [ 0000000000000000000000000000]
sub_ln1512          (sub              ) [ 0000000000000000000000000000]
sext_ln1512         (sext             ) [ 0000000000000000000000000000]
ush                 (select           ) [ 0000000000000000000000000000]
sext_ln1488         (sext             ) [ 0000000000000000000000000000]
zext_ln1488         (zext             ) [ 0000000000000000000000000000]
r_V                 (lshr             ) [ 0000000000000000000000000000]
r_V_1               (shl              ) [ 0000000000000000000000000000]
tmp                 (bitselect        ) [ 0000000000000000000000000000]
zext_ln818          (zext             ) [ 0000000000000000000000000000]
tmp_6               (partselect       ) [ 0000000000000000000000000000]
val                 (select           ) [ 0010000000000000000000000010]
result_V_2          (sub              ) [ 0000000000000000000000000000]
result_V            (select           ) [ 0100000000000000000000000001]
store_ln252         (store            ) [ 0000000000000000000000000000]
br_ln257            (br               ) [ 0000000000000000000000000000]
ret_ln0             (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_edge">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_edge"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="q_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_array"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_array">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="offset_buf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="offset_buf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="base_edge">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="base_edge"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dist_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dist_array"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dist_tmp">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dist_tmp"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sigma_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigma_array"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sigma_tmp_v">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigma_tmp_v"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="q_index_tmp">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_index_tmp"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="q_index">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_index"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dist_tmp_w">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dist_tmp_w"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="column_buf">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="column_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="w">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="travel">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="travel"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="sigma_tmp">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigma_tmp"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_index_array">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_index_array"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_array">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Queue_loop_Edge_loop_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i13.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i15.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i79.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i79.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="k_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="q_array_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="12" slack="0"/>
<pin id="136" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_array_addr/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="3"/>
<pin id="142" dir="0" index="2" bw="0" slack="0"/>
<pin id="144" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="145" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="147" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="q_array_load/2 store_ln243/10 "/>
</bind>
</comp>

<comp id="149" class="1004" name="s_array_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="12" slack="2"/>
<pin id="153" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="s_array_addr/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln229_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="12" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln229/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="offset_buf_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buf_addr/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="174" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="175" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="176" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="16" slack="0"/>
<pin id="177" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="offset_buf_load/4 offset_buf_load_1/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="offset_buf_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="12" slack="0"/>
<pin id="183" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="offset_buf_addr_1/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="dist_array_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="16" slack="2"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_array_addr/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="2"/>
<pin id="197" dir="0" index="2" bw="0" slack="0"/>
<pin id="199" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="200" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="16" slack="0"/>
<pin id="202" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dist_array_load/6 dist_array_load_1/8 store_ln245/11 "/>
</bind>
</comp>

<comp id="204" class="1004" name="column_buf_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="16" slack="0"/>
<pin id="208" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="column_buf_addr/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="column_buf_load/6 "/>
</bind>
</comp>

<comp id="217" class="1004" name="sigma_array_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="4"/>
<pin id="221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigma_array_addr/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="12" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="1"/>
<pin id="227" dir="0" index="2" bw="0" slack="0"/>
<pin id="229" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="230" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2"/>
<pin id="232" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sigma_array_load/8 sigma_array_load_1/10 store_ln252/27 "/>
</bind>
</comp>

<comp id="234" class="1004" name="dist_array_addr_1_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="16" slack="0"/>
<pin id="238" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_array_addr_1/8 "/>
</bind>
</comp>

<comp id="242" class="1004" name="travel_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="16" slack="0"/>
<pin id="246" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="travel_addr/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="travel_load/8 store_ln247/9 "/>
</bind>
</comp>

<comp id="256" class="1004" name="q_array_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="16" slack="0"/>
<pin id="260" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_array_addr_1/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sigma_array_addr_1_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="16" slack="2"/>
<pin id="268" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigma_array_addr_1/10 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_index_array_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="16" slack="2"/>
<pin id="276" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_index_array_addr/10 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_access_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="2"/>
<pin id="281" dir="0" index="1" bw="8" slack="1"/>
<pin id="282" dir="0" index="2" bw="0" slack="0"/>
<pin id="284" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="285" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="287" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="p_index_array_load/10 store_ln256/12 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_array_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="17" slack="0"/>
<pin id="293" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_array_addr/12 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln255_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="17" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="1"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln255/12 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="32" slack="4"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="dc/18 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="conv2/10 conv1/13 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln0_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="18" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln0_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="12" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln0_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="indvar_flatten_load_load_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="18" slack="1"/>
<pin id="326" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln209_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="18" slack="0"/>
<pin id="329" dir="0" index="1" bw="18" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln209_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="18" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="k_load_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="1"/>
<pin id="341" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="1"/>
<pin id="344" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln209_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln217_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="select_ln209_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="6" slack="0"/>
<pin id="360" dir="0" index="2" bw="6" slack="0"/>
<pin id="361" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln209/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="select_ln209_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="12" slack="0"/>
<pin id="368" dir="0" index="2" bw="12" slack="0"/>
<pin id="369" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln209_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln209_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="12" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln227_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="6" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln227/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="store_ln217_store_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="18" slack="0"/>
<pin id="386" dir="0" index="1" bw="18" slack="1"/>
<pin id="387" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln217/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln217_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="0" index="1" bw="12" slack="1"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln217/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="trunc_ln233_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="0"/>
<pin id="396" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln233/3 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln233_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="12" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln233/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="k_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="1"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="store_ln217_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="6" slack="0"/>
<pin id="411" dir="0" index="1" bw="6" slack="2"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln217/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln231_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="16" slack="1"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln231/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln233_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="12" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="store_ln231_store_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln231/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sub_ln233_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="0"/>
<pin id="430" dir="0" index="1" bw="16" slack="0"/>
<pin id="431" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln233/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="store_ln233_store_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="16" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln233/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln218_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="6" slack="4"/>
<pin id="442" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln218/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="num_edge_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_edge_load/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="icmp_ln237_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln237/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="base_edge_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="base_edge_load/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln238_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="6" slack="0"/>
<pin id="460" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln239_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln239/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln232_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln232/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln232_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="16" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln239_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln239/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="trunc_ln239_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln239_1/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="trunc_ln239_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="16" slack="0"/>
<pin id="490" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln239_2/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="store_ln239_store_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="12" slack="0"/>
<pin id="494" dir="0" index="1" bw="12" slack="0"/>
<pin id="495" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln239/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="17" slack="0"/>
<pin id="500" dir="0" index="1" bw="13" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_3_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="0" index="1" bw="15" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="add_ln255_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="17" slack="0"/>
<pin id="516" dir="0" index="1" bw="17" slack="0"/>
<pin id="517" dir="1" index="2" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln255/7 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln241_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="1"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln241/8 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln228_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="16" slack="6"/>
<pin id="527" dir="0" index="1" bw="16" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln228/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln234_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln234/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="q_index_load_load_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="16" slack="0"/>
<pin id="538" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_index_load/9 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln240_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln240/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln241_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln241/9 "/>
</bind>
</comp>

<comp id="552" class="1004" name="dist_tmp_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dist_tmp_load/9 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln244_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln244/9 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln244_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="16" slack="0"/>
<pin id="564" dir="0" index="1" bw="16" slack="0"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln244/9 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln246_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln246/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln243_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="16" slack="1"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln243/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="dist_tmp_w_load_load_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="0"/>
<pin id="580" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dist_tmp_w_load/10 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln249_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="1"/>
<pin id="584" dir="0" index="1" bw="16" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/10 "/>
</bind>
</comp>

<comp id="587" class="1004" name="sigma_tmp_v_load_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigma_tmp_v_load/10 "/>
</bind>
</comp>

<comp id="592" class="1004" name="q_index_tmp_load_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_index_tmp_load/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="store_ln258_store_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="0" index="1" bw="16" slack="0"/>
<pin id="599" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln258/10 "/>
</bind>
</comp>

<comp id="602" class="1004" name="v_load_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="0"/>
<pin id="604" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_load/11 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln255_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/11 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln255_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="17" slack="4"/>
<pin id="612" dir="0" index="1" bw="8" slack="0"/>
<pin id="613" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln255_1/11 "/>
</bind>
</comp>

<comp id="615" class="1004" name="add_ln256_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln256/11 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln255_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="17" slack="1"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/12 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln251_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln251/24 "/>
</bind>
</comp>

<comp id="631" class="1004" name="data_V_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="1"/>
<pin id="633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/25 "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_Result_s_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="6" slack="0"/>
<pin id="638" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/25 "/>
</bind>
</comp>

<comp id="642" class="1004" name="xs_exp_V_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="0" index="1" bw="32" slack="0"/>
<pin id="645" dir="0" index="2" bw="6" slack="0"/>
<pin id="646" dir="0" index="3" bw="6" slack="0"/>
<pin id="647" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/25 "/>
</bind>
</comp>

<comp id="652" class="1004" name="p_Result_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/25 "/>
</bind>
</comp>

<comp id="656" class="1004" name="mantissa_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="25" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="0" index="2" bw="23" slack="0"/>
<pin id="660" dir="0" index="3" bw="1" slack="0"/>
<pin id="661" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/25 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln15_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="25" slack="0"/>
<pin id="668" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/25 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln346_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/25 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln346_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="0"/>
<pin id="676" dir="0" index="1" bw="8" slack="0"/>
<pin id="677" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/25 "/>
</bind>
</comp>

<comp id="680" class="1004" name="isNeg_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="9" slack="0"/>
<pin id="683" dir="0" index="2" bw="5" slack="0"/>
<pin id="684" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/25 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sub_ln1512_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/25 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sext_ln1512_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/25 "/>
</bind>
</comp>

<comp id="698" class="1004" name="ush_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="9" slack="0"/>
<pin id="701" dir="0" index="2" bw="9" slack="0"/>
<pin id="702" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/25 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sext_ln1488_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="9" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/25 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln1488_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="9" slack="0"/>
<pin id="712" dir="1" index="1" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/25 "/>
</bind>
</comp>

<comp id="714" class="1004" name="r_V_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="25" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="0"/>
<pin id="717" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/25 "/>
</bind>
</comp>

<comp id="720" class="1004" name="r_V_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="25" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="1" index="2" bw="79" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/25 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="79" slack="0"/>
<pin id="729" dir="0" index="2" bw="6" slack="0"/>
<pin id="730" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln818_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/25 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_6_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="0"/>
<pin id="740" dir="0" index="1" bw="79" slack="0"/>
<pin id="741" dir="0" index="2" bw="6" slack="0"/>
<pin id="742" dir="0" index="3" bw="7" slack="0"/>
<pin id="743" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/25 "/>
</bind>
</comp>

<comp id="748" class="1004" name="val_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="0" index="2" bw="32" slack="0"/>
<pin id="752" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/25 "/>
</bind>
</comp>

<comp id="756" class="1004" name="result_V_2_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="1" slack="0"/>
<pin id="758" dir="0" index="1" bw="32" slack="1"/>
<pin id="759" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_2/26 "/>
</bind>
</comp>

<comp id="761" class="1004" name="result_V_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="1"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="0" index="2" bw="32" slack="1"/>
<pin id="765" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/26 "/>
</bind>
</comp>

<comp id="767" class="1005" name="k_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="6" slack="0"/>
<pin id="769" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="774" class="1005" name="j_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="12" slack="0"/>
<pin id="776" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="781" class="1005" name="indvar_flatten_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="18" slack="0"/>
<pin id="783" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="788" class="1005" name="icmp_ln209_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln209 "/>
</bind>
</comp>

<comp id="792" class="1005" name="select_ln209_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="1"/>
<pin id="794" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln209 "/>
</bind>
</comp>

<comp id="798" class="1005" name="zext_ln209_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="2"/>
<pin id="800" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln209 "/>
</bind>
</comp>

<comp id="803" class="1005" name="icmp_ln227_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="1"/>
<pin id="805" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln227 "/>
</bind>
</comp>

<comp id="807" class="1005" name="q_array_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="12" slack="1"/>
<pin id="809" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="q_array_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="q_array_load_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="1"/>
<pin id="814" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="q_array_load "/>
</bind>
</comp>

<comp id="819" class="1005" name="add_ln233_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="12" slack="1"/>
<pin id="821" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln233 "/>
</bind>
</comp>

<comp id="824" class="1005" name="zext_ln231_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="64" slack="2"/>
<pin id="826" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln231 "/>
</bind>
</comp>

<comp id="830" class="1005" name="offset_buf_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="12" slack="1"/>
<pin id="832" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="offset_buf_addr "/>
</bind>
</comp>

<comp id="835" class="1005" name="offset_buf_addr_1_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="1"/>
<pin id="837" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="offset_buf_addr_1 "/>
</bind>
</comp>

<comp id="840" class="1005" name="dist_array_addr_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="12" slack="1"/>
<pin id="842" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dist_array_addr "/>
</bind>
</comp>

<comp id="845" class="1005" name="icmp_ln237_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln237 "/>
</bind>
</comp>

<comp id="849" class="1005" name="column_buf_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="16" slack="1"/>
<pin id="851" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="column_buf_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="column_buf_load_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="16" slack="1"/>
<pin id="856" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="column_buf_load "/>
</bind>
</comp>

<comp id="860" class="1005" name="add_ln255_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="17" slack="4"/>
<pin id="862" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="add_ln255 "/>
</bind>
</comp>

<comp id="865" class="1005" name="sigma_array_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="12" slack="1"/>
<pin id="867" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sigma_array_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="zext_ln241_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="64" slack="2"/>
<pin id="872" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln241 "/>
</bind>
</comp>

<comp id="876" class="1005" name="dist_array_addr_1_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="12" slack="1"/>
<pin id="878" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dist_array_addr_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="travel_addr_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="12" slack="1"/>
<pin id="883" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="travel_addr "/>
</bind>
</comp>

<comp id="886" class="1005" name="q_index_load_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="1"/>
<pin id="888" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="q_index_load "/>
</bind>
</comp>

<comp id="891" class="1005" name="travel_load_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="travel_load "/>
</bind>
</comp>

<comp id="895" class="1005" name="dist_tmp_load_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="16" slack="1"/>
<pin id="897" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="dist_tmp_load "/>
</bind>
</comp>

<comp id="901" class="1005" name="icmp_ln249_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln249 "/>
</bind>
</comp>

<comp id="905" class="1005" name="sigma_array_addr_1_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="12" slack="1"/>
<pin id="907" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sigma_array_addr_1 "/>
</bind>
</comp>

<comp id="910" class="1005" name="sigma_tmp_v_load_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="1"/>
<pin id="912" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sigma_tmp_v_load "/>
</bind>
</comp>

<comp id="915" class="1005" name="p_index_array_addr_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="12" slack="1"/>
<pin id="917" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_index_array_addr "/>
</bind>
</comp>

<comp id="921" class="1005" name="sigma_array_load_1_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="32" slack="2"/>
<pin id="923" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sigma_array_load_1 "/>
</bind>
</comp>

<comp id="926" class="1005" name="v_load_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="16" slack="1"/>
<pin id="928" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v_load "/>
</bind>
</comp>

<comp id="931" class="1005" name="add_ln255_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="17" slack="1"/>
<pin id="933" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln255_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="add_ln256_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="1"/>
<pin id="938" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln256 "/>
</bind>
</comp>

<comp id="941" class="1005" name="conv2_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="4"/>
<pin id="943" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="conv2 "/>
</bind>
</comp>

<comp id="946" class="1005" name="conv1_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="1"/>
<pin id="948" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="dc_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="1"/>
<pin id="953" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="956" class="1005" name="p_Result_s_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="1"/>
<pin id="958" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="961" class="1005" name="val_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="1"/>
<pin id="963" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="967" class="1005" name="result_V_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="54" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="148"><net_src comp="132" pin="3"/><net_sink comp="139" pin=2"/></net>

<net id="154"><net_src comp="6" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="54" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="162" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="54" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="203"><net_src comp="187" pin="3"/><net_sink comp="194" pin=2"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="54" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="233"><net_src comp="217" pin="3"/><net_sink comp="224" pin=2"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="54" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="54" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="86" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="2" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="54" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="264" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="277"><net_src comp="34" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="288"><net_src comp="272" pin="3"/><net_sink comp="279" pin=2"/></net>

<net id="294"><net_src comp="36" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="42" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="46" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="324" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="339" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="44" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="339" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="370"><net_src comp="351" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="345" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="342" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="376"><net_src comp="365" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="382"><net_src comp="357" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="44" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="333" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="365" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="139" pin="7"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="56" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="404" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="421"><net_src comp="418" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="426"><net_src comp="169" pin="7"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="10" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="169" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="169" pin="7"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="428" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="0" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="0" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="440" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="10" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="440" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="472"><net_src comp="194" pin="7"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="76" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="468" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="14" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="211" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="211" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="211" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="496"><net_src comp="488" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="28" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="503"><net_src comp="78" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="484" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="80" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="511"><net_src comp="82" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="480" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="84" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="498" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="506" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="520" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="529"><net_src comp="4" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="534"><net_src comp="224" pin="7"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="18" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="539"><net_src comp="22" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="536" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="20" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="194" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="24" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="14" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="536" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="76" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="20" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="552" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="24" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="574" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="581"><net_src comp="24" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="18" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="595"><net_src comp="20" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="22" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="605"><net_src comp="4" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="609"><net_src comp="279" pin="7"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="606" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="279" pin="7"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="88" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="624"><net_src comp="621" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="629"><net_src comp="302" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="32" pin="0"/><net_sink comp="625" pin=1"/></net>

<net id="639"><net_src comp="90" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="92" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="648"><net_src comp="94" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="649"><net_src comp="631" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="650"><net_src comp="96" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="651"><net_src comp="98" pin="0"/><net_sink comp="642" pin=3"/></net>

<net id="655"><net_src comp="631" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="662"><net_src comp="100" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="86" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="652" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="102" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="669"><net_src comp="656" pin="4"/><net_sink comp="666" pin=0"/></net>

<net id="673"><net_src comp="642" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="670" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="104" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="106" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="108" pin="0"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="110" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="642" pin="4"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="680" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="674" pin="2"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="698" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="666" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="710" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="666" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="710" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="112" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="714" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="114" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="737"><net_src comp="726" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="744"><net_src comp="116" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="720" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="114" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="747"><net_src comp="118" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="753"><net_src comp="680" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="734" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="738" pin="4"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="70" pin="0"/><net_sink comp="756" pin=0"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="120" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="777"><net_src comp="124" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="784"><net_src comp="128" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="787"><net_src comp="781" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="791"><net_src comp="327" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="357" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="801"><net_src comp="373" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="806"><net_src comp="378" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="132" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="815"><net_src comp="139" pin="7"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="818"><net_src comp="812" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="822"><net_src comp="398" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="827"><net_src comp="414" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="833"><net_src comp="162" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="838"><net_src comp="179" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="843"><net_src comp="187" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="848"><net_src comp="447" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="204" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="857"><net_src comp="211" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="863"><net_src comp="514" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="868"><net_src comp="217" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="873"><net_src comp="520" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="879"><net_src comp="234" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="884"><net_src comp="242" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="889"><net_src comp="536" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="894"><net_src comp="249" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="552" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="900"><net_src comp="895" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="904"><net_src comp="582" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="264" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="913"><net_src comp="587" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="918"><net_src comp="272" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="920"><net_src comp="915" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="924"><net_src comp="224" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="929"><net_src comp="602" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="934"><net_src comp="610" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="939"><net_src comp="615" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="944"><net_src comp="306" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="949"><net_src comp="306" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="954"><net_src comp="302" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="959"><net_src comp="634" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="964"><net_src comp="748" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="970"><net_src comp="761" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="224" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: num_edge | {5 }
	Port: q_array | {10 }
	Port: v | {9 }
	Port: s_array | {4 }
	Port: offset_buf | {}
	Port: base_edge | {5 }
	Port: dist_array | {11 }
	Port: dist_tmp | {7 }
	Port: sigma_array | {27 }
	Port: sigma_tmp_v | {9 }
	Port: q_index_tmp | {9 }
	Port: q_index | {10 }
	Port: dist_tmp_w | {9 }
	Port: column_buf | {}
	Port: w | {7 }
	Port: travel | {9 }
	Port: sigma_tmp | {24 }
	Port: p_index_array | {12 }
	Port: p_array | {12 }
 - Input state : 
	Port: dut_Pipeline_Queue_loop_Edge_loop : num_edge | {6 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : q_array | {2 3 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : v | {11 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : s_array | {}
	Port: dut_Pipeline_Queue_loop_Edge_loop : offset_buf | {4 5 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : base_edge | {6 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : dist_array | {6 7 8 9 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : dist_tmp | {9 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : sigma_array | {8 9 10 11 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : sigma_tmp_v | {10 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : q_index_tmp | {10 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : q_index | {9 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : dist_tmp_w | {10 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : column_buf | {6 7 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : w | {}
	Port: dut_Pipeline_Queue_loop_Edge_loop : travel | {8 9 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : sigma_tmp | {}
	Port: dut_Pipeline_Queue_loop_Edge_loop : p_index_array | {10 11 }
	Port: dut_Pipeline_Queue_loop_Edge_loop : p_array | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln209 : 1
		add_ln209_1 : 1
		br_ln209 : 2
		add_ln209 : 1
		icmp_ln217 : 1
		select_ln209 : 2
		select_ln209_1 : 2
		zext_ln209 : 3
		icmp_ln227 : 3
		br_ln227 : 4
		q_array_addr : 4
		q_array_load : 5
		store_ln217 : 2
		store_ln217 : 3
	State 3
		trunc_ln233 : 1
		add_ln233 : 2
		store_ln217 : 1
	State 4
		store_ln229 : 1
		offset_buf_addr : 1
		offset_buf_load : 2
		offset_buf_addr_1 : 1
		offset_buf_load_1 : 2
	State 5
		store_ln231 : 1
		sub_ln233 : 1
		store_ln233 : 2
	State 6
		dist_array_load : 1
		icmp_ln237 : 1
		br_ln237 : 2
		add_ln238 : 1
		zext_ln239 : 2
		column_buf_addr : 3
		column_buf_load : 4
	State 7
		add_ln232 : 1
		store_ln232 : 2
		trunc_ln239 : 1
		trunc_ln239_1 : 1
		trunc_ln239_2 : 1
		store_ln239 : 2
		tmp_2 : 2
		tmp_3 : 2
		add_ln255 : 3
	State 8
		sigma_array_load : 1
		dist_array_addr_1 : 1
		dist_array_load_1 : 2
		travel_addr : 1
		travel_load : 2
	State 9
		store_ln234 : 1
		store_ln240 : 1
		store_ln241 : 1
		br_ln242 : 1
		add_ln244 : 1
		store_ln244 : 2
		store_ln246 : 1
	State 10
		q_array_addr_1 : 1
		store_ln243 : 2
		icmp_ln249 : 1
		br_ln249 : 2
		sigma_array_load_1 : 1
		conv2 : 1
		p_index_array_load : 1
		store_ln258 : 1
	State 11
		zext_ln255 : 1
		add_ln255_1 : 2
		add_ln256 : 1
	State 12
		p_array_addr : 1
		store_ln255 : 2
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		store_ln251 : 1
	State 25
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_1 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
		sext_ln1488 : 6
		zext_ln1488 : 7
		r_V : 8
		r_V_1 : 8
		tmp : 9
		zext_ln818 : 10
		tmp_6 : 9
		val : 11
	State 26
		result_V : 1
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_302      |    2    |   318   |   198   |
|----------|-----------------------|---------|---------|---------|
|          |   add_ln209_1_fu_333  |    0    |    0    |    25   |
|          |    add_ln209_fu_345   |    0    |    0    |    19   |
|          |    add_ln233_fu_398   |    0    |    0    |    19   |
|          |       k_1_fu_404      |    0    |    0    |    13   |
|          |    add_ln238_fu_457   |    0    |    0    |    23   |
|    add   |    add_ln232_fu_468   |    0    |    0    |    23   |
|          |    add_ln255_fu_514   |    0    |    0    |    24   |
|          |    add_ln244_fu_556   |    0    |    0    |    23   |
|          |   add_ln255_1_fu_610  |    0    |    0    |    24   |
|          |    add_ln256_fu_615   |    0    |    0    |    15   |
|          |    add_ln346_fu_674   |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|   lshr   |       r_V_fu_714      |    0    |    0    |    92   |
|----------|-----------------------|---------|---------|---------|
|    shl   |      r_V_1_fu_720     |    0    |    0    |    92   |
|----------|-----------------------|---------|---------|---------|
|          |  select_ln209_fu_357  |    0    |    0    |    6    |
|          | select_ln209_1_fu_365 |    0    |    0    |    12   |
|  select  |       ush_fu_698      |    0    |    0    |    9    |
|          |       val_fu_748      |    0    |    0    |    32   |
|          |    result_V_fu_761    |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln233_fu_428   |    0    |    0    |    23   |
|    sub   |   sub_ln1512_fu_688   |    0    |    0    |    15   |
|          |   result_V_2_fu_756   |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|          |   icmp_ln209_fu_327   |    0    |    0    |    13   |
|          |   icmp_ln217_fu_351   |    0    |    0    |    10   |
|   icmp   |   icmp_ln227_fu_378   |    0    |    0    |    10   |
|          |   icmp_ln237_fu_447   |    0    |    0    |    13   |
|          |   icmp_ln249_fu_582   |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|  sitofp  |       grp_fu_306      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   zext_ln209_fu_373   |    0    |    0    |    0    |
|          |   zext_ln231_fu_414   |    0    |    0    |    0    |
|          |   zext_ln233_fu_418   |    0    |    0    |    0    |
|          |   zext_ln218_fu_440   |    0    |    0    |    0    |
|          |   zext_ln239_fu_463   |    0    |    0    |    0    |
|          |   zext_ln241_fu_520   |    0    |    0    |    0    |
|   zext   |   zext_ln243_fu_574   |    0    |    0    |    0    |
|          |   zext_ln255_fu_606   |    0    |    0    |    0    |
|          |  zext_ln255_1_fu_621  |    0    |    0    |    0    |
|          |    zext_ln15_fu_666   |    0    |    0    |    0    |
|          |   zext_ln346_fu_670   |    0    |    0    |    0    |
|          |   zext_ln1488_fu_710  |    0    |    0    |    0    |
|          |   zext_ln818_fu_734   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln233_fu_394  |    0    |    0    |    0    |
|          |   trunc_ln239_fu_480  |    0    |    0    |    0    |
|   trunc  |  trunc_ln239_1_fu_484 |    0    |    0    |    0    |
|          |  trunc_ln239_2_fu_488 |    0    |    0    |    0    |
|          |   p_Result_1_fu_652   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_2_fu_498     |    0    |    0    |    0    |
|bitconcatenate|      tmp_3_fu_506     |    0    |    0    |    0    |
|          |    mantissa_fu_656    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |   p_Result_s_fu_634   |    0    |    0    |    0    |
| bitselect|      isNeg_fu_680     |    0    |    0    |    0    |
|          |       tmp_fu_726      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    xs_exp_V_fu_642    |    0    |    0    |    0    |
|          |      tmp_6_fu_738     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln1512_fu_694  |    0    |    0    |    0    |
|          |   sext_ln1488_fu_706  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   318   |   832   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln233_reg_819    |   12   |
|    add_ln255_1_reg_931   |   17   |
|     add_ln255_reg_860    |   17   |
|     add_ln256_reg_936    |    8   |
|  column_buf_addr_reg_849 |   16   |
|  column_buf_load_reg_854 |   16   |
|       conv1_reg_946      |   32   |
|       conv2_reg_941      |   32   |
|        dc_reg_951        |   32   |
| dist_array_addr_1_reg_876|   12   |
|  dist_array_addr_reg_840 |   12   |
|   dist_tmp_load_reg_895  |   16   |
|    icmp_ln209_reg_788    |    1   |
|    icmp_ln227_reg_803    |    1   |
|    icmp_ln237_reg_845    |    1   |
|    icmp_ln249_reg_901    |    1   |
|  indvar_flatten_reg_781  |   18   |
|         j_reg_774        |   12   |
|         k_reg_767        |    6   |
| offset_buf_addr_1_reg_835|   12   |
|  offset_buf_addr_reg_830 |   12   |
|    p_Result_s_reg_956    |    1   |
|p_index_array_addr_reg_915|   12   |
|   q_array_addr_reg_807   |   12   |
|   q_array_load_reg_812   |   16   |
|   q_index_load_reg_886   |   16   |
|     result_V_reg_967     |   32   |
|   select_ln209_reg_792   |    6   |
|sigma_array_addr_1_reg_905|   12   |
| sigma_array_addr_reg_865 |   12   |
|sigma_array_load_1_reg_921|   32   |
| sigma_tmp_v_load_reg_910 |   32   |
|    travel_addr_reg_881   |   12   |
|    travel_load_reg_891   |    1   |
|      v_load_reg_926      |   16   |
|        val_reg_961       |   32   |
|    zext_ln209_reg_798    |   64   |
|    zext_ln231_reg_824    |   64   |
|    zext_ln241_reg_870    |   64   |
+--------------------------+--------+
|           Total          |   722  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_139 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_169 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_169 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_194 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_194 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_211 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_224 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_224 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_249 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_279 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_306    |  p0  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   224  || 4.28986 ||   104   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   318  |   832  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   104  |
|  Register |    -   |    -   |   722  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |  1040  |   936  |
+-----------+--------+--------+--------+--------+
