// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "04/19/2025 17:06:32"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	CLOCK_50,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	logic CLOCK_50 ;
input 	logic [1:0] KEY ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \timer|Add0~21_sumout ;
wire \KEY[1]~input_o ;
wire \timer|Add0~102 ;
wire \timer|Add0~97_sumout ;
wire \timer|Add0~98 ;
wire \timer|Add0~93_sumout ;
wire \timer|Add0~94 ;
wire \timer|Add0~89_sumout ;
wire \timer|Add0~90 ;
wire \timer|Add0~85_sumout ;
wire \timer|Add0~86 ;
wire \timer|Add0~5_sumout ;
wire \timer|counter[24]~DUPLICATE_q ;
wire \timer|Add0~6 ;
wire \timer|Add0~1_sumout ;
wire \timer|counter[25]~DUPLICATE_q ;
wire \KEY[0]~input_o ;
wire \edge_start|prev~q ;
wire \toggle~0_combout ;
wire \toggle~q ;
wire \timer|LessThan0~2_combout ;
wire \timer|counter[0]~DUPLICATE_q ;
wire \timer|LessThan0~1_combout ;
wire \timer|LessThan0~0_combout ;
wire \timer|LessThan0~3_combout ;
wire \timer|counter[25]~0_combout ;
wire \timer|Add0~22 ;
wire \timer|Add0~45_sumout ;
wire \timer|Add0~46 ;
wire \timer|Add0~41_sumout ;
wire \timer|Add0~42 ;
wire \timer|Add0~37_sumout ;
wire \timer|Add0~38 ;
wire \timer|Add0~33_sumout ;
wire \timer|counter[4]~DUPLICATE_q ;
wire \timer|Add0~34 ;
wire \timer|Add0~29_sumout ;
wire \timer|Add0~30 ;
wire \timer|Add0~25_sumout ;
wire \timer|Add0~26 ;
wire \timer|Add0~65_sumout ;
wire \timer|Add0~66 ;
wire \timer|Add0~61_sumout ;
wire \timer|Add0~62 ;
wire \timer|Add0~57_sumout ;
wire \timer|counter[9]~feeder_combout ;
wire \timer|Add0~58 ;
wire \timer|Add0~53_sumout ;
wire \timer|counter[10]~DUPLICATE_q ;
wire \timer|Add0~54 ;
wire \timer|Add0~49_sumout ;
wire \timer|Add0~50 ;
wire \timer|Add0~81_sumout ;
wire \timer|Add0~82 ;
wire \timer|Add0~77_sumout ;
wire \timer|counter[13]~DUPLICATE_q ;
wire \timer|Add0~78 ;
wire \timer|Add0~73_sumout ;
wire \timer|Add0~74 ;
wire \timer|Add0~69_sumout ;
wire \timer|Add0~70 ;
wire \timer|Add0~17_sumout ;
wire \timer|counter[16]~DUPLICATE_q ;
wire \timer|Add0~18 ;
wire \timer|Add0~13_sumout ;
wire \timer|counter[17]~DUPLICATE_q ;
wire \timer|Add0~14 ;
wire \timer|Add0~9_sumout ;
wire \timer|counter[18]~DUPLICATE_q ;
wire \timer|Add0~10 ;
wire \timer|Add0~101_sumout ;
wire \timer|LessThan0~4_combout ;
wire \timer|tick_1hz~0_combout ;
wire \timer|tick_1hz~q ;
wire \clock_logic|sec[0]~5_combout ;
wire \clock_logic|sec[1]~0_combout ;
wire \clock_logic|sec[4]~DUPLICATE_q ;
wire \clock_logic|sec~2_combout ;
wire \clock_logic|sec~4_combout ;
wire \clock_logic|sec~1_combout ;
wire \clock_logic|sec~3_combout ;
wire \clock_logic|sec[5]~DUPLICATE_q ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~6 ;
wire \Mod0|auto_generated|divider|divider|op_5~10 ;
wire \Mod0|auto_generated|divider|divider|op_5~14 ;
wire \Mod0|auto_generated|divider|divider|op_5~25_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~26 ;
wire \Mod0|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~9_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_6~26_cout ;
wire \Mod0|auto_generated|divider|divider|op_6~6 ;
wire \Mod0|auto_generated|divider|divider|op_6~10 ;
wire \Mod0|auto_generated|divider|divider|op_6~14 ;
wire \Mod0|auto_generated|divider|divider|op_6~18 ;
wire \Mod0|auto_generated|divider|divider|op_6~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_6~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \hex0|WideOr6~0_combout ;
wire \hex0|WideOr5~0_combout ;
wire \hex0|WideOr4~0_combout ;
wire \hex0|WideOr3~0_combout ;
wire \hex0|WideOr2~0_combout ;
wire \hex0|WideOr1~0_combout ;
wire \hex0|WideOr0~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \Div0|auto_generated|divider|divider|op_5~22 ;
wire \Div0|auto_generated|divider|divider|op_5~18 ;
wire \Div0|auto_generated|divider|divider|op_5~14 ;
wire \Div0|auto_generated|divider|divider|op_5~10 ;
wire \Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \Div0|auto_generated|divider|divider|op_6~22_cout ;
wire \Div0|auto_generated|divider|divider|op_6~18_cout ;
wire \Div0|auto_generated|divider|divider|op_6~14_cout ;
wire \Div0|auto_generated|divider|divider|op_6~10_cout ;
wire \Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \hex1|WideOr6~0_combout ;
wire \hex1|WideOr5~0_combout ;
wire \hex1|WideOr4~0_combout ;
wire \hex1|WideOr3~0_combout ;
wire \hex1|WideOr2~0_combout ;
wire \hex1|WideOr1~0_combout ;
wire \hex1|WideOr0~0_combout ;
wire \clock_logic|min[0]~6_combout ;
wire \clock_logic|Equal0~0_combout ;
wire \clock_logic|min[5]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \clock_logic|min[1]~1_combout ;
wire \clock_logic|min[3]~DUPLICATE_q ;
wire \clock_logic|min~5_combout ;
wire \clock_logic|min~3_combout ;
wire \clock_logic|min~2_combout ;
wire \clock_logic|min~4_combout ;
wire \clock_logic|min[5]~DUPLICATE_q ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[18]~11_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~7_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~6 ;
wire \Mod1|auto_generated|divider|divider|op_5~10 ;
wire \Mod1|auto_generated|divider|divider|op_5~14 ;
wire \Mod1|auto_generated|divider|divider|op_5~26 ;
wire \Mod1|auto_generated|divider|divider|op_5~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[17]~9_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[15]~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~6 ;
wire \Mod1|auto_generated|divider|divider|op_6~10 ;
wire \Mod1|auto_generated|divider|divider|op_6~14 ;
wire \Mod1|auto_generated|divider|divider|op_6~18 ;
wire \Mod1|auto_generated|divider|divider|op_6~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ;
wire \hex2|WideOr6~0_combout ;
wire \hex2|WideOr5~0_combout ;
wire \hex2|WideOr4~0_combout ;
wire \hex2|WideOr3~0_combout ;
wire \hex2|WideOr2~0_combout ;
wire \hex2|WideOr1~0_combout ;
wire \hex2|WideOr0~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~26_cout ;
wire \Div1|auto_generated|divider|divider|op_5~22 ;
wire \Div1|auto_generated|divider|divider|op_5~18 ;
wire \Div1|auto_generated|divider|divider|op_5~14 ;
wire \Div1|auto_generated|divider|divider|op_5~10 ;
wire \Div1|auto_generated|divider|divider|op_5~6_cout ;
wire \Div1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[17]~3_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[16]~6_combout ;
wire \Div1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[15]~7_combout ;
wire \Div1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div1|auto_generated|divider|divider|op_5~21_sumout ;
wire \Div1|auto_generated|divider|divider|op_6~26_cout ;
wire \Div1|auto_generated|divider|divider|op_6~22_cout ;
wire \Div1|auto_generated|divider|divider|op_6~18_cout ;
wire \Div1|auto_generated|divider|divider|op_6~14_cout ;
wire \Div1|auto_generated|divider|divider|op_6~10_cout ;
wire \Div1|auto_generated|divider|divider|op_6~6_cout ;
wire \Div1|auto_generated|divider|divider|op_6~1_sumout ;
wire \hex3|WideOr6~0_combout ;
wire \hex3|WideOr5~0_combout ;
wire \hex3|WideOr4~0_combout ;
wire \hex3|WideOr3~0_combout ;
wire \hex3|WideOr2~0_combout ;
wire \hex3|WideOr1~0_combout ;
wire \hex3|WideOr0~0_combout ;
wire \clock_logic|Equal1~0_combout ;
wire \clock_logic|hour[4]~0_combout ;
wire \clock_logic|hour[0]~5_combout ;
wire \clock_logic|hour[0]~DUPLICATE_q ;
wire \clock_logic|hour[1]~1_combout ;
wire \clock_logic|hour[2]~2_combout ;
wire \clock_logic|hour~3_combout ;
wire \clock_logic|hour~4_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[18]~7_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[18]~6_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ;
wire \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod2|auto_generated|divider|divider|op_5~26_cout ;
wire \Mod2|auto_generated|divider|divider|op_5~6 ;
wire \Mod2|auto_generated|divider|divider|op_5~10 ;
wire \Mod2|auto_generated|divider|divider|op_5~14 ;
wire \Mod2|auto_generated|divider|divider|op_5~18 ;
wire \Mod2|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod2|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod2|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \Mod2|auto_generated|divider|divider|op_5~17_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ;
wire \Mod2|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ;
wire \Mod2|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ;
wire \hex4|WideOr6~0_combout ;
wire \hex4|WideOr5~0_combout ;
wire \hex4|WideOr4~0_combout ;
wire \hex4|WideOr3~0_combout ;
wire \hex4|WideOr2~0_combout ;
wire \hex4|WideOr1~0_combout ;
wire \hex4|WideOr0~0_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[18]~0_combout ;
wire \Div2|auto_generated|divider|divider|StageOut[18]~1_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~3_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ;
wire \Div2|auto_generated|divider|divider|StageOut[16]~2_combout ;
wire \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ;
wire \Div2|auto_generated|divider|divider|op_5~26_cout ;
wire \Div2|auto_generated|divider|divider|op_5~22_cout ;
wire \Div2|auto_generated|divider|divider|op_5~18_cout ;
wire \Div2|auto_generated|divider|divider|op_5~14_cout ;
wire \Div2|auto_generated|divider|divider|op_5~10_cout ;
wire \Div2|auto_generated|divider|divider|op_5~6_cout ;
wire \Div2|auto_generated|divider|divider|op_5~1_sumout ;
wire \hex5|WideOr6~0_combout ;
wire \hex5|WideOr4~0_combout ;
wire \hex5|WideOr1~0_combout ;
wire [25:0] \timer|counter ;
wire [5:0] \clock_logic|sec ;
wire [5:0] \clock_logic|min ;
wire [4:0] \clock_logic|hour ;


// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\hex0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\hex0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\hex0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\hex0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\hex0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\hex0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\hex0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\hex1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\hex1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\hex1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\hex1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\hex1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\hex1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\hex1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\hex2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\hex2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\hex2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\hex2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\hex2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\hex2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\hex2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\hex3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\hex3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\hex3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\hex3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\hex3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\hex3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\hex3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\hex4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\hex4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\hex4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\hex4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\hex4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\hex4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\hex4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\hex5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\hex5|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\hex5|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\hex5|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \timer|Add0~21 (
// Equation(s):
// \timer|Add0~21_sumout  = SUM(( \timer|counter [0] ) + ( VCC ) + ( !VCC ))
// \timer|Add0~22  = CARRY(( \timer|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~21_sumout ),
	.cout(\timer|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~21 .extended_lut = "off";
defparam \timer|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \timer|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X41_Y3_N47
dffeas \timer|counter[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[25] .is_wysiwyg = "true";
defparam \timer|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N27
cyclonev_lcell_comb \timer|Add0~101 (
// Equation(s):
// \timer|Add0~101_sumout  = SUM(( \timer|counter [19] ) + ( GND ) + ( \timer|Add0~10  ))
// \timer|Add0~102  = CARRY(( \timer|counter [19] ) + ( GND ) + ( \timer|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~101_sumout ),
	.cout(\timer|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~101 .extended_lut = "off";
defparam \timer|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N30
cyclonev_lcell_comb \timer|Add0~97 (
// Equation(s):
// \timer|Add0~97_sumout  = SUM(( \timer|counter [20] ) + ( GND ) + ( \timer|Add0~102  ))
// \timer|Add0~98  = CARRY(( \timer|counter [20] ) + ( GND ) + ( \timer|Add0~102  ))

	.dataa(gnd),
	.datab(!\timer|counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~97_sumout ),
	.cout(\timer|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~97 .extended_lut = "off";
defparam \timer|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N32
dffeas \timer|counter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[20] .is_wysiwyg = "true";
defparam \timer|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N33
cyclonev_lcell_comb \timer|Add0~93 (
// Equation(s):
// \timer|Add0~93_sumout  = SUM(( \timer|counter [21] ) + ( GND ) + ( \timer|Add0~98  ))
// \timer|Add0~94  = CARRY(( \timer|counter [21] ) + ( GND ) + ( \timer|Add0~98  ))

	.dataa(!\timer|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~93_sumout ),
	.cout(\timer|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~93 .extended_lut = "off";
defparam \timer|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N35
dffeas \timer|counter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[21] .is_wysiwyg = "true";
defparam \timer|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N36
cyclonev_lcell_comb \timer|Add0~89 (
// Equation(s):
// \timer|Add0~89_sumout  = SUM(( \timer|counter [22] ) + ( GND ) + ( \timer|Add0~94  ))
// \timer|Add0~90  = CARRY(( \timer|counter [22] ) + ( GND ) + ( \timer|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~89_sumout ),
	.cout(\timer|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~89 .extended_lut = "off";
defparam \timer|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N38
dffeas \timer|counter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[22] .is_wysiwyg = "true";
defparam \timer|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N39
cyclonev_lcell_comb \timer|Add0~85 (
// Equation(s):
// \timer|Add0~85_sumout  = SUM(( \timer|counter [23] ) + ( GND ) + ( \timer|Add0~90  ))
// \timer|Add0~86  = CARRY(( \timer|counter [23] ) + ( GND ) + ( \timer|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~85_sumout ),
	.cout(\timer|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~85 .extended_lut = "off";
defparam \timer|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N41
dffeas \timer|counter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[23] .is_wysiwyg = "true";
defparam \timer|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N42
cyclonev_lcell_comb \timer|Add0~5 (
// Equation(s):
// \timer|Add0~5_sumout  = SUM(( \timer|counter[24]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~86  ))
// \timer|Add0~6  = CARRY(( \timer|counter[24]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~86  ))

	.dataa(gnd),
	.datab(!\timer|counter[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~5_sumout ),
	.cout(\timer|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~5 .extended_lut = "off";
defparam \timer|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N44
dffeas \timer|counter[24]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[24]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|counter[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N45
cyclonev_lcell_comb \timer|Add0~1 (
// Equation(s):
// \timer|Add0~1_sumout  = SUM(( \timer|counter [25] ) + ( GND ) + ( \timer|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~1 .extended_lut = "off";
defparam \timer|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N46
dffeas \timer|counter[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[25]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|counter[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N43
dffeas \timer|counter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[24] .is_wysiwyg = "true";
defparam \timer|counter[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X42_Y3_N59
dffeas \edge_start|prev (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edge_start|prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edge_start|prev .is_wysiwyg = "true";
defparam \edge_start|prev .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N15
cyclonev_lcell_comb \toggle~0 (
// Equation(s):
// \toggle~0_combout  = ( \toggle~q  & ( \edge_start|prev~q  ) ) # ( \toggle~q  & ( !\edge_start|prev~q  & ( !\KEY[0]~input_o  ) ) ) # ( !\toggle~q  & ( !\edge_start|prev~q  & ( \KEY[0]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\toggle~q ),
	.dataf(!\edge_start|prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\toggle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \toggle~0 .extended_lut = "off";
defparam \toggle~0 .lut_mask = 64'h0F0FF0F00000FFFF;
defparam \toggle~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N17
dffeas toggle(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\toggle~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\toggle~q ),
	.prn(vcc));
// synopsys translate_off
defparam toggle.is_wysiwyg = "true";
defparam toggle.power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N25
dffeas \timer|counter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[18] .is_wysiwyg = "true";
defparam \timer|counter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N22
dffeas \timer|counter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[17] .is_wysiwyg = "true";
defparam \timer|counter[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N19
dffeas \timer|counter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[16] .is_wysiwyg = "true";
defparam \timer|counter[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N10
dffeas \timer|counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[13] .is_wysiwyg = "true";
defparam \timer|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N51
cyclonev_lcell_comb \timer|LessThan0~2 (
// Equation(s):
// \timer|LessThan0~2_combout  = ( \timer|counter [13] & ( \timer|counter [15] & ( (\timer|counter [12] & \timer|counter [14]) ) ) )

	.dataa(gnd),
	.datab(!\timer|counter [12]),
	.datac(!\timer|counter [14]),
	.datad(gnd),
	.datae(!\timer|counter [13]),
	.dataf(!\timer|counter [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~2 .extended_lut = "off";
defparam \timer|LessThan0~2 .lut_mask = 64'h0000000000000303;
defparam \timer|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N32
dffeas \timer|counter[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N1
dffeas \timer|counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[10] .is_wysiwyg = "true";
defparam \timer|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N36
cyclonev_lcell_comb \timer|LessThan0~1 (
// Equation(s):
// \timer|LessThan0~1_combout  = ( !\timer|counter [11] & ( !\timer|counter [8] & ( (!\timer|counter [9] & (!\timer|counter [7] & !\timer|counter [10])) ) ) )

	.dataa(!\timer|counter [9]),
	.datab(gnd),
	.datac(!\timer|counter [7]),
	.datad(!\timer|counter [10]),
	.datae(!\timer|counter [11]),
	.dataf(!\timer|counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~1 .extended_lut = "off";
defparam \timer|LessThan0~1 .lut_mask = 64'hA000000000000000;
defparam \timer|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N44
dffeas \timer|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[4] .is_wysiwyg = "true";
defparam \timer|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \timer|LessThan0~0 (
// Equation(s):
// \timer|LessThan0~0_combout  = ( \timer|counter [5] & ( \timer|counter [6] & ( (\timer|counter [2] & (\timer|counter [4] & (\timer|counter [1] & \timer|counter [3]))) ) ) )

	.dataa(!\timer|counter [2]),
	.datab(!\timer|counter [4]),
	.datac(!\timer|counter [1]),
	.datad(!\timer|counter [3]),
	.datae(!\timer|counter [5]),
	.dataf(!\timer|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~0 .extended_lut = "off";
defparam \timer|LessThan0~0 .lut_mask = 64'h0000000000000001;
defparam \timer|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N30
cyclonev_lcell_comb \timer|LessThan0~3 (
// Equation(s):
// \timer|LessThan0~3_combout  = ( \timer|LessThan0~1_combout  & ( \timer|LessThan0~0_combout  & ( (\timer|counter [17] & (((\timer|LessThan0~2_combout  & \timer|counter[0]~DUPLICATE_q )) # (\timer|counter [16]))) ) ) ) # ( !\timer|LessThan0~1_combout  & ( 
// \timer|LessThan0~0_combout  & ( (\timer|counter [17] & ((\timer|LessThan0~2_combout ) # (\timer|counter [16]))) ) ) ) # ( \timer|LessThan0~1_combout  & ( !\timer|LessThan0~0_combout  & ( (\timer|counter [17] & \timer|counter [16]) ) ) ) # ( 
// !\timer|LessThan0~1_combout  & ( !\timer|LessThan0~0_combout  & ( (\timer|counter [17] & ((\timer|LessThan0~2_combout ) # (\timer|counter [16]))) ) ) )

	.dataa(!\timer|counter [17]),
	.datab(!\timer|counter [16]),
	.datac(!\timer|LessThan0~2_combout ),
	.datad(!\timer|counter[0]~DUPLICATE_q ),
	.datae(!\timer|LessThan0~1_combout ),
	.dataf(!\timer|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~3 .extended_lut = "off";
defparam \timer|LessThan0~3 .lut_mask = 64'h1515111115151115;
defparam \timer|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N54
cyclonev_lcell_comb \timer|counter[25]~0 (
// Equation(s):
// \timer|counter[25]~0_combout  = ( \timer|counter [18] & ( \timer|LessThan0~3_combout  & ( (!\toggle~q ) # ((\timer|counter[25]~DUPLICATE_q  & ((\timer|LessThan0~4_combout ) # (\timer|counter [24])))) ) ) ) # ( !\timer|counter [18] & ( 
// \timer|LessThan0~3_combout  & ( (!\toggle~q ) # ((\timer|counter[25]~DUPLICATE_q  & ((\timer|LessThan0~4_combout ) # (\timer|counter [24])))) ) ) ) # ( \timer|counter [18] & ( !\timer|LessThan0~3_combout  & ( (!\toggle~q ) # 
// ((\timer|counter[25]~DUPLICATE_q  & ((\timer|LessThan0~4_combout ) # (\timer|counter [24])))) ) ) ) # ( !\timer|counter [18] & ( !\timer|LessThan0~3_combout  & ( (!\toggle~q ) # ((\timer|counter[25]~DUPLICATE_q  & \timer|counter [24])) ) ) )

	.dataa(!\timer|counter[25]~DUPLICATE_q ),
	.datab(!\timer|counter [24]),
	.datac(!\timer|LessThan0~4_combout ),
	.datad(!\toggle~q ),
	.datae(!\timer|counter [18]),
	.dataf(!\timer|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|counter[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|counter[25]~0 .extended_lut = "off";
defparam \timer|counter[25]~0 .lut_mask = 64'hFF11FF15FF15FF15;
defparam \timer|counter[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N31
dffeas \timer|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[0] .is_wysiwyg = "true";
defparam \timer|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N33
cyclonev_lcell_comb \timer|Add0~45 (
// Equation(s):
// \timer|Add0~45_sumout  = SUM(( \timer|counter [1] ) + ( GND ) + ( \timer|Add0~22  ))
// \timer|Add0~46  = CARRY(( \timer|counter [1] ) + ( GND ) + ( \timer|Add0~22  ))

	.dataa(!\timer|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~45_sumout ),
	.cout(\timer|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~45 .extended_lut = "off";
defparam \timer|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \timer|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N35
dffeas \timer|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[1] .is_wysiwyg = "true";
defparam \timer|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \timer|Add0~41 (
// Equation(s):
// \timer|Add0~41_sumout  = SUM(( \timer|counter [2] ) + ( GND ) + ( \timer|Add0~46  ))
// \timer|Add0~42  = CARRY(( \timer|counter [2] ) + ( GND ) + ( \timer|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~41_sumout ),
	.cout(\timer|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~41 .extended_lut = "off";
defparam \timer|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N38
dffeas \timer|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[2] .is_wysiwyg = "true";
defparam \timer|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N39
cyclonev_lcell_comb \timer|Add0~37 (
// Equation(s):
// \timer|Add0~37_sumout  = SUM(( \timer|counter [3] ) + ( GND ) + ( \timer|Add0~42  ))
// \timer|Add0~38  = CARRY(( \timer|counter [3] ) + ( GND ) + ( \timer|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~37_sumout ),
	.cout(\timer|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~37 .extended_lut = "off";
defparam \timer|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N41
dffeas \timer|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[3] .is_wysiwyg = "true";
defparam \timer|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \timer|Add0~33 (
// Equation(s):
// \timer|Add0~33_sumout  = SUM(( \timer|counter[4]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~38  ))
// \timer|Add0~34  = CARRY(( \timer|counter[4]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|counter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~33_sumout ),
	.cout(\timer|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~33 .extended_lut = "off";
defparam \timer|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N43
dffeas \timer|counter[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N45
cyclonev_lcell_comb \timer|Add0~29 (
// Equation(s):
// \timer|Add0~29_sumout  = SUM(( \timer|counter [5] ) + ( GND ) + ( \timer|Add0~34  ))
// \timer|Add0~30  = CARRY(( \timer|counter [5] ) + ( GND ) + ( \timer|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~29_sumout ),
	.cout(\timer|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~29 .extended_lut = "off";
defparam \timer|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N47
dffeas \timer|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[5] .is_wysiwyg = "true";
defparam \timer|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \timer|Add0~25 (
// Equation(s):
// \timer|Add0~25_sumout  = SUM(( \timer|counter [6] ) + ( GND ) + ( \timer|Add0~30  ))
// \timer|Add0~26  = CARRY(( \timer|counter [6] ) + ( GND ) + ( \timer|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~25_sumout ),
	.cout(\timer|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~25 .extended_lut = "off";
defparam \timer|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N50
dffeas \timer|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[6] .is_wysiwyg = "true";
defparam \timer|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N51
cyclonev_lcell_comb \timer|Add0~65 (
// Equation(s):
// \timer|Add0~65_sumout  = SUM(( \timer|counter [7] ) + ( GND ) + ( \timer|Add0~26  ))
// \timer|Add0~66  = CARRY(( \timer|counter [7] ) + ( GND ) + ( \timer|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~65_sumout ),
	.cout(\timer|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~65 .extended_lut = "off";
defparam \timer|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N53
dffeas \timer|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\timer|Add0~65_sumout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[7] .is_wysiwyg = "true";
defparam \timer|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \timer|Add0~61 (
// Equation(s):
// \timer|Add0~61_sumout  = SUM(( \timer|counter [8] ) + ( GND ) + ( \timer|Add0~66  ))
// \timer|Add0~62  = CARRY(( \timer|counter [8] ) + ( GND ) + ( \timer|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~61_sumout ),
	.cout(\timer|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~61 .extended_lut = "off";
defparam \timer|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N56
dffeas \timer|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[8] .is_wysiwyg = "true";
defparam \timer|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N57
cyclonev_lcell_comb \timer|Add0~57 (
// Equation(s):
// \timer|Add0~57_sumout  = SUM(( \timer|counter [9] ) + ( GND ) + ( \timer|Add0~62  ))
// \timer|Add0~58  = CARRY(( \timer|counter [9] ) + ( GND ) + ( \timer|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~57_sumout ),
	.cout(\timer|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~57 .extended_lut = "off";
defparam \timer|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N21
cyclonev_lcell_comb \timer|counter[9]~feeder (
// Equation(s):
// \timer|counter[9]~feeder_combout  = ( \timer|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\timer|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|counter[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|counter[9]~feeder .extended_lut = "off";
defparam \timer|counter[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \timer|counter[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N23
dffeas \timer|counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|counter[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[9] .is_wysiwyg = "true";
defparam \timer|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N0
cyclonev_lcell_comb \timer|Add0~53 (
// Equation(s):
// \timer|Add0~53_sumout  = SUM(( \timer|counter[10]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~58  ))
// \timer|Add0~54  = CARRY(( \timer|counter[10]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|counter[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~53_sumout ),
	.cout(\timer|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~53 .extended_lut = "off";
defparam \timer|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N2
dffeas \timer|counter[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[10]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|counter[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N3
cyclonev_lcell_comb \timer|Add0~49 (
// Equation(s):
// \timer|Add0~49_sumout  = SUM(( \timer|counter [11] ) + ( GND ) + ( \timer|Add0~54  ))
// \timer|Add0~50  = CARRY(( \timer|counter [11] ) + ( GND ) + ( \timer|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~49_sumout ),
	.cout(\timer|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~49 .extended_lut = "off";
defparam \timer|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N5
dffeas \timer|counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[11] .is_wysiwyg = "true";
defparam \timer|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N6
cyclonev_lcell_comb \timer|Add0~81 (
// Equation(s):
// \timer|Add0~81_sumout  = SUM(( \timer|counter [12] ) + ( GND ) + ( \timer|Add0~50  ))
// \timer|Add0~82  = CARRY(( \timer|counter [12] ) + ( GND ) + ( \timer|Add0~50  ))

	.dataa(gnd),
	.datab(!\timer|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~81_sumout ),
	.cout(\timer|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~81 .extended_lut = "off";
defparam \timer|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N8
dffeas \timer|counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[12] .is_wysiwyg = "true";
defparam \timer|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N9
cyclonev_lcell_comb \timer|Add0~77 (
// Equation(s):
// \timer|Add0~77_sumout  = SUM(( \timer|counter[13]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~82  ))
// \timer|Add0~78  = CARRY(( \timer|counter[13]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|counter[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~77_sumout ),
	.cout(\timer|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~77 .extended_lut = "off";
defparam \timer|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N11
dffeas \timer|counter[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N12
cyclonev_lcell_comb \timer|Add0~73 (
// Equation(s):
// \timer|Add0~73_sumout  = SUM(( \timer|counter [14] ) + ( GND ) + ( \timer|Add0~78  ))
// \timer|Add0~74  = CARRY(( \timer|counter [14] ) + ( GND ) + ( \timer|Add0~78  ))

	.dataa(gnd),
	.datab(!\timer|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~73_sumout ),
	.cout(\timer|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~73 .extended_lut = "off";
defparam \timer|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \timer|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N14
dffeas \timer|counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[14] .is_wysiwyg = "true";
defparam \timer|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N15
cyclonev_lcell_comb \timer|Add0~69 (
// Equation(s):
// \timer|Add0~69_sumout  = SUM(( \timer|counter [15] ) + ( GND ) + ( \timer|Add0~74  ))
// \timer|Add0~70  = CARRY(( \timer|counter [15] ) + ( GND ) + ( \timer|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~69_sumout ),
	.cout(\timer|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~69 .extended_lut = "off";
defparam \timer|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N17
dffeas \timer|counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[15] .is_wysiwyg = "true";
defparam \timer|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N18
cyclonev_lcell_comb \timer|Add0~17 (
// Equation(s):
// \timer|Add0~17_sumout  = SUM(( \timer|counter[16]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~70  ))
// \timer|Add0~18  = CARRY(( \timer|counter[16]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|counter[16]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~17_sumout ),
	.cout(\timer|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~17 .extended_lut = "off";
defparam \timer|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N20
dffeas \timer|counter[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N21
cyclonev_lcell_comb \timer|Add0~13 (
// Equation(s):
// \timer|Add0~13_sumout  = SUM(( \timer|counter[17]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~18  ))
// \timer|Add0~14  = CARRY(( \timer|counter[17]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\timer|counter[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~13_sumout ),
	.cout(\timer|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~13 .extended_lut = "off";
defparam \timer|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \timer|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N23
dffeas \timer|counter[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[17]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|counter[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N24
cyclonev_lcell_comb \timer|Add0~9 (
// Equation(s):
// \timer|Add0~9_sumout  = SUM(( \timer|counter[18]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~14  ))
// \timer|Add0~10  = CARRY(( \timer|counter[18]~DUPLICATE_q  ) + ( GND ) + ( \timer|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|counter[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\timer|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\timer|Add0~9_sumout ),
	.cout(\timer|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \timer|Add0~9 .extended_lut = "off";
defparam \timer|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \timer|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N26
dffeas \timer|counter[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[18]~DUPLICATE .is_wysiwyg = "true";
defparam \timer|counter[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N29
dffeas \timer|counter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(\timer|counter[25]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \timer|counter[19] .is_wysiwyg = "true";
defparam \timer|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N54
cyclonev_lcell_comb \timer|LessThan0~4 (
// Equation(s):
// \timer|LessThan0~4_combout  = ( \timer|counter [22] & ( \timer|counter [20] & ( (\timer|counter [19] & (\timer|counter [23] & \timer|counter [21])) ) ) )

	.dataa(!\timer|counter [19]),
	.datab(!\timer|counter [23]),
	.datac(!\timer|counter [21]),
	.datad(gnd),
	.datae(!\timer|counter [22]),
	.dataf(!\timer|counter [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|LessThan0~4 .extended_lut = "off";
defparam \timer|LessThan0~4 .lut_mask = 64'h0000000000000101;
defparam \timer|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N42
cyclonev_lcell_comb \timer|tick_1hz~0 (
// Equation(s):
// \timer|tick_1hz~0_combout  = ( \timer|counter [18] & ( \timer|LessThan0~3_combout  & ( (\timer|counter[25]~DUPLICATE_q  & (\toggle~q  & ((\timer|counter [24]) # (\timer|LessThan0~4_combout )))) ) ) ) # ( !\timer|counter [18] & ( \timer|LessThan0~3_combout 
//  & ( (\timer|counter[25]~DUPLICATE_q  & (\toggle~q  & ((\timer|counter [24]) # (\timer|LessThan0~4_combout )))) ) ) ) # ( \timer|counter [18] & ( !\timer|LessThan0~3_combout  & ( (\timer|counter[25]~DUPLICATE_q  & (\toggle~q  & ((\timer|counter [24]) # 
// (\timer|LessThan0~4_combout )))) ) ) ) # ( !\timer|counter [18] & ( !\timer|LessThan0~3_combout  & ( (\timer|counter [24] & (\timer|counter[25]~DUPLICATE_q  & \toggle~q )) ) ) )

	.dataa(!\timer|LessThan0~4_combout ),
	.datab(!\timer|counter [24]),
	.datac(!\timer|counter[25]~DUPLICATE_q ),
	.datad(!\toggle~q ),
	.datae(!\timer|counter [18]),
	.dataf(!\timer|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\timer|tick_1hz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \timer|tick_1hz~0 .extended_lut = "off";
defparam \timer|tick_1hz~0 .lut_mask = 64'h0003000700070007;
defparam \timer|tick_1hz~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N44
dffeas \timer|tick_1hz (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\timer|tick_1hz~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\timer|tick_1hz~q ),
	.prn(vcc));
// synopsys translate_off
defparam \timer|tick_1hz .is_wysiwyg = "true";
defparam \timer|tick_1hz .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \clock_logic|sec[0]~5 (
// Equation(s):
// \clock_logic|sec[0]~5_combout  = ( !\clock_logic|sec [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_logic|sec [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|sec[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|sec[0]~5 .extended_lut = "off";
defparam \clock_logic|sec[0]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clock_logic|sec[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N38
dffeas \clock_logic|sec[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_logic|sec[0]~5_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\timer|tick_1hz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|sec [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|sec[0] .is_wysiwyg = "true";
defparam \clock_logic|sec[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N42
cyclonev_lcell_comb \clock_logic|sec[1]~0 (
// Equation(s):
// \clock_logic|sec[1]~0_combout  = ( \clock_logic|sec [0] & ( !\timer|tick_1hz~q  $ (!\clock_logic|sec [1]) ) ) # ( !\clock_logic|sec [0] & ( \clock_logic|sec [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|tick_1hz~q ),
	.datad(!\clock_logic|sec [1]),
	.datae(gnd),
	.dataf(!\clock_logic|sec [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|sec[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|sec[1]~0 .extended_lut = "off";
defparam \clock_logic|sec[1]~0 .lut_mask = 64'h00FF00FF0FF00FF0;
defparam \clock_logic|sec[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N44
dffeas \clock_logic|sec[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|sec[1]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|sec [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|sec[1] .is_wysiwyg = "true";
defparam \clock_logic|sec[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N8
dffeas \clock_logic|sec[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|sec~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|tick_1hz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|sec [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|sec[5] .is_wysiwyg = "true";
defparam \clock_logic|sec[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N13
dffeas \clock_logic|sec[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|sec~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|tick_1hz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|sec[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|sec[4]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_logic|sec[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N30
cyclonev_lcell_comb \clock_logic|sec~2 (
// Equation(s):
// \clock_logic|sec~2_combout  = ( \clock_logic|sec [3] & ( \clock_logic|sec[4]~DUPLICATE_q  & ( (!\clock_logic|sec [1]) # ((!\clock_logic|sec [0]) # ((!\clock_logic|sec [2] & !\clock_logic|sec [5]))) ) ) ) # ( !\clock_logic|sec [3] & ( 
// \clock_logic|sec[4]~DUPLICATE_q  & ( (\clock_logic|sec [2] & (\clock_logic|sec [1] & \clock_logic|sec [0])) ) ) ) # ( \clock_logic|sec [3] & ( !\clock_logic|sec[4]~DUPLICATE_q  & ( (!\clock_logic|sec [2]) # ((!\clock_logic|sec [1]) # (!\clock_logic|sec 
// [0])) ) ) ) # ( !\clock_logic|sec [3] & ( !\clock_logic|sec[4]~DUPLICATE_q  & ( (\clock_logic|sec [2] & (\clock_logic|sec [1] & \clock_logic|sec [0])) ) ) )

	.dataa(!\clock_logic|sec [2]),
	.datab(!\clock_logic|sec [1]),
	.datac(!\clock_logic|sec [0]),
	.datad(!\clock_logic|sec [5]),
	.datae(!\clock_logic|sec [3]),
	.dataf(!\clock_logic|sec[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|sec~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|sec~2 .extended_lut = "off";
defparam \clock_logic|sec~2 .lut_mask = 64'h0101FEFE0101FEFC;
defparam \clock_logic|sec~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N31
dffeas \clock_logic|sec[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|sec~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|tick_1hz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|sec [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|sec[3] .is_wysiwyg = "true";
defparam \clock_logic|sec[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N12
cyclonev_lcell_comb \clock_logic|sec~4 (
// Equation(s):
// \clock_logic|sec~4_combout  = ( \clock_logic|sec [4] & ( \clock_logic|sec [3] & ( (!\clock_logic|sec [1]) # ((!\clock_logic|sec [0]) # ((!\clock_logic|sec [2] & !\clock_logic|sec [5]))) ) ) ) # ( !\clock_logic|sec [4] & ( \clock_logic|sec [3] & ( 
// (\clock_logic|sec [2] & (\clock_logic|sec [1] & \clock_logic|sec [0])) ) ) ) # ( \clock_logic|sec [4] & ( !\clock_logic|sec [3] ) )

	.dataa(!\clock_logic|sec [2]),
	.datab(!\clock_logic|sec [1]),
	.datac(!\clock_logic|sec [0]),
	.datad(!\clock_logic|sec [5]),
	.datae(!\clock_logic|sec [4]),
	.dataf(!\clock_logic|sec [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|sec~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|sec~4 .extended_lut = "off";
defparam \clock_logic|sec~4 .lut_mask = 64'h0000FFFF0101FEFC;
defparam \clock_logic|sec~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N14
dffeas \clock_logic|sec[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|sec~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|tick_1hz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|sec [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|sec[4] .is_wysiwyg = "true";
defparam \clock_logic|sec[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N51
cyclonev_lcell_comb \clock_logic|sec~1 (
// Equation(s):
// \clock_logic|sec~1_combout  = ( \clock_logic|sec [2] & ( \clock_logic|sec [3] & ( (!\clock_logic|sec [1]) # (!\clock_logic|sec [0]) ) ) ) # ( !\clock_logic|sec [2] & ( \clock_logic|sec [3] & ( (\clock_logic|sec [1] & (\clock_logic|sec [0] & 
// ((!\clock_logic|sec [5]) # (!\clock_logic|sec [4])))) ) ) ) # ( \clock_logic|sec [2] & ( !\clock_logic|sec [3] & ( (!\clock_logic|sec [1]) # (!\clock_logic|sec [0]) ) ) ) # ( !\clock_logic|sec [2] & ( !\clock_logic|sec [3] & ( (\clock_logic|sec [1] & 
// \clock_logic|sec [0]) ) ) )

	.dataa(!\clock_logic|sec [1]),
	.datab(!\clock_logic|sec [5]),
	.datac(!\clock_logic|sec [4]),
	.datad(!\clock_logic|sec [0]),
	.datae(!\clock_logic|sec [2]),
	.dataf(!\clock_logic|sec [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|sec~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|sec~1 .extended_lut = "off";
defparam \clock_logic|sec~1 .lut_mask = 64'h0055FFAA0054FFAA;
defparam \clock_logic|sec~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N53
dffeas \clock_logic|sec[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|sec~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|tick_1hz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|sec [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|sec[2] .is_wysiwyg = "true";
defparam \clock_logic|sec[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N6
cyclonev_lcell_comb \clock_logic|sec~3 (
// Equation(s):
// \clock_logic|sec~3_combout  = ( \clock_logic|sec [5] & ( \clock_logic|sec [3] & ( (!\clock_logic|sec [1]) # ((!\clock_logic|sec [0]) # (!\clock_logic|sec [4])) ) ) ) # ( !\clock_logic|sec [5] & ( \clock_logic|sec [3] & ( (\clock_logic|sec [2] & 
// (\clock_logic|sec [1] & (\clock_logic|sec [0] & \clock_logic|sec [4]))) ) ) ) # ( \clock_logic|sec [5] & ( !\clock_logic|sec [3] ) )

	.dataa(!\clock_logic|sec [2]),
	.datab(!\clock_logic|sec [1]),
	.datac(!\clock_logic|sec [0]),
	.datad(!\clock_logic|sec [4]),
	.datae(!\clock_logic|sec [5]),
	.dataf(!\clock_logic|sec [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|sec~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|sec~3 .extended_lut = "off";
defparam \clock_logic|sec~3 .lut_mask = 64'h0000FFFF0001FFFC;
defparam \clock_logic|sec~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N7
dffeas \clock_logic|sec[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|sec~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\timer|tick_1hz~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|sec[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|sec[5]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_logic|sec[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \clock_logic|sec [2] ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \clock_logic|sec [2] ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|sec [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \clock_logic|sec [3] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \clock_logic|sec [3] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|sec [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  = SUM(( !\clock_logic|sec[4]~DUPLICATE_q  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  
// ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  = CARRY(( !\clock_logic|sec[4]~DUPLICATE_q  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  = SHARE(\clock_logic|sec[4]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|sec[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  = SUM(( \clock_logic|sec[5]~DUPLICATE_q  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  
// ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14  = CARRY(( \clock_logic|sec[5]~DUPLICATE_q  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|sec[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~6_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~7_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \clock_logic|sec [3])

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\clock_logic|sec [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = 64'h0303030303030303;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \clock_logic|sec [1] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~22_cout  ))
// \Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( \clock_logic|sec [1] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(!\clock_logic|sec [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|sec [2])) ) + ( \Mod0|auto_generated|divider|divider|op_5~6  ))
// \Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|sec [2])) ) + ( \Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\clock_logic|sec [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FC3000000000;
defparam \Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_5~10  ))
// \Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000F0000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|sec[4]~DUPLICATE_q )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~14  ))
// \Mod0|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|sec[4]~DUPLICATE_q )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\clock_logic|sec[4]~DUPLICATE_q ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~10_combout  = ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~10 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~11_combout  = ( \clock_logic|sec[5]~DUPLICATE_q  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_logic|sec[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~11 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~11 .lut_mask = 64'h0000000033333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~18_cout  = CARRY(( VCC ) + ( (\Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[18]~10_combout ) ) + ( \Mod0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000AA000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~8_combout  = ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~9_combout  = ( \clock_logic|sec[4]~DUPLICATE_q  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clock_logic|sec[4]~DUPLICATE_q ),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~9 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~4_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout )) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\clock_logic|sec [3])))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datad(!\clock_logic|sec [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~2_combout  = ( \clock_logic|sec [2] & ( (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) # (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\clock_logic|sec [2] & ( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_logic|sec [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \clock_logic|sec [0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~26_cout  ))
// \Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( \clock_logic|sec [0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|sec [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\clock_logic|sec [1])) ) + ( \Mod0|auto_generated|divider|divider|op_6~6  ))
// \Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\clock_logic|sec 
// [1])) ) + ( \Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\clock_logic|sec [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC3000000000;
defparam \Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~10  ))
// \Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h00000000000003CF;
defparam \Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_6~14  ))
// \Mod0|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout )) ) + ( \Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FC3000000000;
defparam \Mod0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~22_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\Mod0|auto_generated|divider|divider|op_5~25_sumout )) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[17]~9_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[17]~8_combout )))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000000000004777;
defparam \Mod0|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  = ( \Mod0|auto_generated|divider|divider|op_5~13_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_6~17_sumout )))) # 
// (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((!\Mod0|auto_generated|divider|divider|op_5~1_sumout ) # ((\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout )))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_5~13_sumout  & ( 
// (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_6~17_sumout )))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~5 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  = ( \Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_6~9_sumout )))) # 
// (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((!\Mod0|auto_generated|divider|divider|op_5~1_sumout ) # ((\clock_logic|sec [1])))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_5~5_sumout  & ( 
// (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_6~9_sumout )))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\clock_logic|sec [1])))) ) 
// )

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\clock_logic|sec [1]),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~1 .lut_mask = 64'h0A1B0A1B4E5F4E5F;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  = ( \Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout ) # (\clock_logic|sec [0]) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & \clock_logic|sec [0]) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_logic|sec [0]),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~0 .lut_mask = 64'h00550055AAFFAAFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y5_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  = ( \Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout )) ) ) # ( !\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|op_6~13_sumout )) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~9_sumout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h0A5F0A5F1B1B1B1B;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N0
cyclonev_lcell_comb \hex0|WideOr6~0 (
// Equation(s):
// \hex0|WideOr6~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & !\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  & (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout 
// )) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr6~0 .extended_lut = "off";
defparam \hex0|WideOr6~0 .lut_mask = 64'h1919D5D51919D5D5;
defparam \hex0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N18
cyclonev_lcell_comb \hex0|WideOr5~0 (
// Equation(s):
// \hex0|WideOr5~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  $ (!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  & 
// \Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr5~0 .extended_lut = "off";
defparam \hex0|WideOr5~0 .lut_mask = 64'h11117D7D11117D7D;
defparam \hex0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N27
cyclonev_lcell_comb \hex0|WideOr4~0 (
// Equation(s):
// \hex0|WideOr4~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & \Mod0|auto_generated|divider|divider|StageOut[26]~1_combout 
// )) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr4~0 .extended_lut = "off";
defparam \hex0|WideOr4~0 .lut_mask = 64'h08085F5F08085F5F;
defparam \hex0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N33
cyclonev_lcell_comb \hex0|WideOr3~0 (
// Equation(s):
// \hex0|WideOr3~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  & ( (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & (\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  & !\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout 
// )) # (\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr3~0 .extended_lut = "off";
defparam \hex0|WideOr3~0 .lut_mask = 64'h61615F5F61615F5F;
defparam \hex0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N36
cyclonev_lcell_comb \hex0|WideOr2~0 (
// Equation(s):
// \hex0|WideOr2~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  & 
// \Mod0|auto_generated|divider|divider|StageOut[26]~1_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr2~0 .extended_lut = "off";
defparam \hex0|WideOr2~0 .lut_mask = 64'h1F1FDFDF1F1FDFDF;
defparam \hex0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N54
cyclonev_lcell_comb \hex0|WideOr1~0 (
// Equation(s):
// \hex0|WideOr1~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout  & \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout )) # 
// (\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ) ) ) # ( !\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((!\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  & 
// \Mod0|auto_generated|divider|divider|StageOut[25]~0_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr1~0 .extended_lut = "off";
defparam \hex0|WideOr1~0 .lut_mask = 64'h3B3B57573B3B5757;
defparam \hex0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N51
cyclonev_lcell_comb \hex0|WideOr0~0 (
// Equation(s):
// \hex0|WideOr0~0_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & !\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout  & ( (!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ))) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout  & ((!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ) # (!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex0|WideOr0~0 .extended_lut = "off";
defparam \hex0|WideOr0~0 .lut_mask = 64'h5E5EA0A05E5EA0A0;
defparam \hex0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( \clock_logic|sec [2] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( \clock_logic|sec [2] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\clock_logic|sec [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( \clock_logic|sec [3] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( \clock_logic|sec [3] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(!\clock_logic|sec [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !\clock_logic|sec[4]~DUPLICATE_q  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  
// ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !\clock_logic|sec[4]~DUPLICATE_q  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(\clock_logic|sec[4]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|sec[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  = SUM(( \clock_logic|sec[5]~DUPLICATE_q  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  
// ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6  = CARRY(( \clock_logic|sec[5]~DUPLICATE_q  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|sec[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~2_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~0_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~1_combout  = ( \clock_logic|sec[5]~DUPLICATE_q  & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_logic|sec[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \clock_logic|sec [3] & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_logic|sec [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h0000000033333333;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~4_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( \clock_logic|sec [1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \Div0|auto_generated|divider|divider|op_5~22  = CARRY(( \clock_logic|sec [1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|sec [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|sec [2])) ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))
// \Div0|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|sec [2])) ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(!\clock_logic|sec [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[16]~4_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~5_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))
// \Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[16]~4_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~5_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000003F3F;
defparam \Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout )) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\clock_logic|sec[4]~DUPLICATE_q ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))
// \Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout )) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\clock_logic|sec[4]~DUPLICATE_q ))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datac(!\clock_logic|sec[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF00002727;
defparam \Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[18]~1_combout ) # (\Div0|auto_generated|divider|divider|StageOut[18]~0_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000000FFF;
defparam \Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~3_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \clock_logic|sec[4]~DUPLICATE_q )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_logic|sec[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 64'h0055005500550055;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~6_combout  = ( \Div0|auto_generated|divider|divider|StageOut[16]~5_combout  ) # ( !\Div0|auto_generated|divider|divider|StageOut[16]~5_combout  & ( 
// \Div0|auto_generated|divider|divider|StageOut[16]~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~7_combout  = ( \clock_logic|sec [2] & ( (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ) ) ) # ( 
// !\clock_logic|sec [2] & ( (\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(!\clock_logic|sec [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = 64'h5500550055FF55FF;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~22_cout  = CARRY(( \clock_logic|sec [0] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\clock_logic|sec [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\clock_logic|sec [1])) ) + ( \Div0|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\clock_logic|sec [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[15]~7_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~10_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[16]~6_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[17]~3_combout )) # (\Div0|auto_generated|divider|divider|StageOut[17]~2_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N24
cyclonev_lcell_comb \hex1|WideOr6~0 (
// Equation(s):
// \hex1|WideOr6~0_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr6~0 .extended_lut = "off";
defparam \hex1|WideOr6~0 .lut_mask = 64'h0000000066666666;
defparam \hex1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N27
cyclonev_lcell_comb \hex1|WideOr5~0 (
// Equation(s):
// \hex1|WideOr5~0_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr5~0 .extended_lut = "off";
defparam \hex1|WideOr5~0 .lut_mask = 64'h4444444488888888;
defparam \hex1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N6
cyclonev_lcell_comb \hex1|WideOr4~0 (
// Equation(s):
// \hex1|WideOr4~0_combout  = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_6~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr4~0 .extended_lut = "off";
defparam \hex1|WideOr4~0 .lut_mask = 64'h1111111100000000;
defparam \hex1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N0
cyclonev_lcell_comb \hex1|WideOr3~0 (
// Equation(s):
// \hex1|WideOr3~0_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  $ (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr3~0 .extended_lut = "off";
defparam \hex1|WideOr3~0 .lut_mask = 64'h8888888866666666;
defparam \hex1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N9
cyclonev_lcell_comb \hex1|WideOr2~0 (
// Equation(s):
// \hex1|WideOr2~0_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr2~0 .extended_lut = "off";
defparam \hex1|WideOr2~0 .lut_mask = 64'hAAAAAAAAEEEEEEEE;
defparam \hex1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N3
cyclonev_lcell_comb \hex1|WideOr1~0 (
// Equation(s):
// \hex1|WideOr1~0_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout ) # (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr1~0 .extended_lut = "off";
defparam \hex1|WideOr1~0 .lut_mask = 64'hBBBBBBBB22222222;
defparam \hex1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N18
cyclonev_lcell_comb \hex1|WideOr0~0 (
// Equation(s):
// \hex1|WideOr0~0_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex1|WideOr0~0 .extended_lut = "off";
defparam \hex1|WideOr0~0 .lut_mask = 64'h0F0FFFFFF0F0F0F0;
defparam \hex1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N33
cyclonev_lcell_comb \clock_logic|min[0]~6 (
// Equation(s):
// \clock_logic|min[0]~6_combout  = ( !\clock_logic|min [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_logic|min [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|min[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|min[0]~6 .extended_lut = "off";
defparam \clock_logic|min[0]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \clock_logic|min[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N57
cyclonev_lcell_comb \clock_logic|Equal0~0 (
// Equation(s):
// \clock_logic|Equal0~0_combout  = ( \clock_logic|sec [0] & ( !\clock_logic|sec [2] & ( (\clock_logic|sec [3] & (\clock_logic|sec[4]~DUPLICATE_q  & (\clock_logic|sec [1] & \clock_logic|sec[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\clock_logic|sec [3]),
	.datab(!\clock_logic|sec[4]~DUPLICATE_q ),
	.datac(!\clock_logic|sec [1]),
	.datad(!\clock_logic|sec[5]~DUPLICATE_q ),
	.datae(!\clock_logic|sec [0]),
	.dataf(!\clock_logic|sec [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|Equal0~0 .extended_lut = "off";
defparam \clock_logic|Equal0~0 .lut_mask = 64'h0000000100000000;
defparam \clock_logic|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N3
cyclonev_lcell_comb \clock_logic|min[5]~0 (
// Equation(s):
// \clock_logic|min[5]~0_combout  = ( \timer|tick_1hz~q  & ( \clock_logic|Equal0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_logic|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\timer|tick_1hz~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|min[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|min[5]~0 .extended_lut = "off";
defparam \clock_logic|min[5]~0 .lut_mask = 64'h0000000000FF00FF;
defparam \clock_logic|min[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N50
dffeas \clock_logic|min[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\clock_logic|min[0]~6_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\clock_logic|min[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|min [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|min[0] .is_wysiwyg = "true";
defparam \clock_logic|min[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \clock_logic|min [0] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( \clock_logic|min [0] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|min [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N54
cyclonev_lcell_comb \clock_logic|min[1]~1 (
// Equation(s):
// \clock_logic|min[1]~1_combout  = ( \clock_logic|min [0] & ( !\clock_logic|min [1] $ (((!\timer|tick_1hz~q ) # (!\clock_logic|Equal0~0_combout ))) ) ) # ( !\clock_logic|min [0] & ( \clock_logic|min [1] ) )

	.dataa(!\timer|tick_1hz~q ),
	.datab(!\clock_logic|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\clock_logic|min [1]),
	.datae(gnd),
	.dataf(!\clock_logic|min [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|min[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|min[1]~1 .extended_lut = "off";
defparam \clock_logic|min[1]~1 .lut_mask = 64'h00FF00FF11EE11EE;
defparam \clock_logic|min[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N56
dffeas \clock_logic|min[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|min[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|min [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|min[1] .is_wysiwyg = "true";
defparam \clock_logic|min[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N44
dffeas \clock_logic|min[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|min~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_logic|min[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|min [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|min[5] .is_wysiwyg = "true";
defparam \clock_logic|min[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N31
dffeas \clock_logic|min[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|min~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_logic|min[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|min[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|min[3]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_logic|min[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \clock_logic|min~5 (
// Equation(s):
// \clock_logic|min~5_combout  = ( \clock_logic|min [4] & ( \clock_logic|min[3]~DUPLICATE_q  & ( (!\clock_logic|min [1]) # ((!\clock_logic|min [0]) # ((!\clock_logic|min [2] & !\clock_logic|min [5]))) ) ) ) # ( !\clock_logic|min [4] & ( 
// \clock_logic|min[3]~DUPLICATE_q  & ( (\clock_logic|min [1] & (\clock_logic|min [2] & \clock_logic|min [0])) ) ) ) # ( \clock_logic|min [4] & ( !\clock_logic|min[3]~DUPLICATE_q  ) )

	.dataa(!\clock_logic|min [1]),
	.datab(!\clock_logic|min [2]),
	.datac(!\clock_logic|min [0]),
	.datad(!\clock_logic|min [5]),
	.datae(!\clock_logic|min [4]),
	.dataf(!\clock_logic|min[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|min~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|min~5 .extended_lut = "off";
defparam \clock_logic|min~5 .lut_mask = 64'h0000FFFF0101FEFA;
defparam \clock_logic|min~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N25
dffeas \clock_logic|min[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|min~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_logic|min[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|min [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|min[4] .is_wysiwyg = "true";
defparam \clock_logic|min[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N30
cyclonev_lcell_comb \clock_logic|min~3 (
// Equation(s):
// \clock_logic|min~3_combout  = ( \clock_logic|min [3] & ( \clock_logic|min [4] & ( (!\clock_logic|min [1]) # ((!\clock_logic|min [0]) # ((!\clock_logic|min [2] & !\clock_logic|min [5]))) ) ) ) # ( !\clock_logic|min [3] & ( \clock_logic|min [4] & ( 
// (\clock_logic|min [1] & (\clock_logic|min [2] & \clock_logic|min [0])) ) ) ) # ( \clock_logic|min [3] & ( !\clock_logic|min [4] & ( (!\clock_logic|min [1]) # ((!\clock_logic|min [2]) # (!\clock_logic|min [0])) ) ) ) # ( !\clock_logic|min [3] & ( 
// !\clock_logic|min [4] & ( (\clock_logic|min [1] & (\clock_logic|min [2] & \clock_logic|min [0])) ) ) )

	.dataa(!\clock_logic|min [1]),
	.datab(!\clock_logic|min [2]),
	.datac(!\clock_logic|min [0]),
	.datad(!\clock_logic|min [5]),
	.datae(!\clock_logic|min [3]),
	.dataf(!\clock_logic|min [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|min~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|min~3 .extended_lut = "off";
defparam \clock_logic|min~3 .lut_mask = 64'h0101FEFE0101FEFA;
defparam \clock_logic|min~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N32
dffeas \clock_logic|min[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|min~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_logic|min[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|min [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|min[3] .is_wysiwyg = "true";
defparam \clock_logic|min[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \clock_logic|min~2 (
// Equation(s):
// \clock_logic|min~2_combout  = ( \clock_logic|min [2] & ( \clock_logic|min [4] & ( (!\clock_logic|min [1]) # (!\clock_logic|min [0]) ) ) ) # ( !\clock_logic|min [2] & ( \clock_logic|min [4] & ( (\clock_logic|min [1] & (\clock_logic|min [0] & 
// ((!\clock_logic|min [5]) # (!\clock_logic|min [3])))) ) ) ) # ( \clock_logic|min [2] & ( !\clock_logic|min [4] & ( (!\clock_logic|min [1]) # (!\clock_logic|min [0]) ) ) ) # ( !\clock_logic|min [2] & ( !\clock_logic|min [4] & ( (\clock_logic|min [1] & 
// \clock_logic|min [0]) ) ) )

	.dataa(!\clock_logic|min [1]),
	.datab(!\clock_logic|min [5]),
	.datac(!\clock_logic|min [0]),
	.datad(!\clock_logic|min [3]),
	.datae(!\clock_logic|min [2]),
	.dataf(!\clock_logic|min [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|min~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|min~2 .extended_lut = "off";
defparam \clock_logic|min~2 .lut_mask = 64'h0505FAFA0504FAFA;
defparam \clock_logic|min~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N37
dffeas \clock_logic|min[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|min~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_logic|min[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|min [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|min[2] .is_wysiwyg = "true";
defparam \clock_logic|min[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \clock_logic|min~4 (
// Equation(s):
// \clock_logic|min~4_combout  = ( \clock_logic|min [5] & ( \clock_logic|min [4] & ( (!\clock_logic|min [1]) # ((!\clock_logic|min [0]) # (!\clock_logic|min [3])) ) ) ) # ( !\clock_logic|min [5] & ( \clock_logic|min [4] & ( (\clock_logic|min [1] & 
// (\clock_logic|min [2] & (\clock_logic|min [0] & \clock_logic|min [3]))) ) ) ) # ( \clock_logic|min [5] & ( !\clock_logic|min [4] ) )

	.dataa(!\clock_logic|min [1]),
	.datab(!\clock_logic|min [2]),
	.datac(!\clock_logic|min [0]),
	.datad(!\clock_logic|min [3]),
	.datae(!\clock_logic|min [5]),
	.dataf(!\clock_logic|min [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|min~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|min~4 .extended_lut = "off";
defparam \clock_logic|min~4 .lut_mask = 64'h0000FFFF0001FFFA;
defparam \clock_logic|min~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N43
dffeas \clock_logic|min[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|min~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_logic|min[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|min[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|min[5]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_logic|min[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \clock_logic|min [2] ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \clock_logic|min [2] ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\clock_logic|min [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \clock_logic|min [3] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \clock_logic|min [3] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|min [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  = SUM(( !\clock_logic|min [4] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  = CARRY(( !\clock_logic|min [4] ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  = SHARE(\clock_logic|min [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|min [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  = SUM(( \clock_logic|min[5]~DUPLICATE_q  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  
// ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14  = CARRY(( \clock_logic|min[5]~DUPLICATE_q  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18  ))
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|min[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~18 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~19 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.shareout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .lut_mask = 64'h0000000000000F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15  ) + ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~14 ),
	.sharein(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~15 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~10_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout  & ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~10 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[18]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[18]~11_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \clock_logic|min[5]~DUPLICATE_q )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\clock_logic|min[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~11 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~11 .lut_mask = 64'h0033003300330033;
defparam \Mod1|auto_generated|divider|divider|StageOut[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~6_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )

	.dataa(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~6 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 64'h4444444444444444;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~7_combout  = ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \clock_logic|min [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_logic|min [3]),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~7 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \clock_logic|min [1] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( \clock_logic|min [1] ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(!\clock_logic|min [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000005555;
defparam \Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|min [2])) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|min [2])) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(!\clock_logic|min [2]),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\Mod1|auto_generated|divider|divider|StageOut[16]~7_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~14  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[16]~7_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[16]~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000000FFF;
defparam \Mod1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|min [4])) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))
// \Mod1|auto_generated|divider|divider|op_5~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|min [4])) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\clock_logic|min [4]),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~18_cout  = CARRY(( VCC ) + ( (\Mod1|auto_generated|divider|divider|StageOut[18]~11_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[18]~10_combout ) ) + ( \Mod1|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[18]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[18]~11_combout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000AA000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~8_combout  = ( !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~8 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = 64'h3333333300000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[17]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[17]~9_combout  = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \clock_logic|min [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\clock_logic|min [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~9 .lut_mask = 64'h000F000F000F000F;
defparam \Mod1|auto_generated|divider|divider|StageOut[17]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[16]~4_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout )) # 
// (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\clock_logic|min [3])))

	.dataa(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(!\clock_logic|min [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~4 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 64'h4477447744774477;
defparam \Mod1|auto_generated|divider|divider|StageOut[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[15]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[15]~2_combout  = ( \clock_logic|min [2] & ( (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ) ) ) # ( 
// !\clock_logic|min [2] & ( (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(!\clock_logic|min [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\clock_logic|min [1])) ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))
// \Mod1|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\clock_logic|min 
// [1])) ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\clock_logic|min [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FA5000000000;
defparam \Mod1|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))
// \Mod1|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~4_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))
// \Mod1|auto_generated|divider|divider|op_6~18  = CARRY(( GND ) + ( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[16]~4_combout )) ) + ( \Mod1|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FA5000000000;
defparam \Mod1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~22_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\Mod1|auto_generated|divider|divider|op_5~25_sumout )) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[17]~9_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[17]~8_combout )))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~25_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[17]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000000000002777;
defparam \Mod1|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N48
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \clock_logic|min [0] ) ) # ( !\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_6~5_sumout  ) )

	.dataa(gnd),
	.datab(!\clock_logic|min [0]),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~0 .lut_mask = 64'h0F0F33330F0F3333;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[28]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[28]~5_combout  = ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|StageOut[16]~4_combout )) ) ) # ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|op_6~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_5~13_sumout )) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~5 .lut_mask = 64'h0F330F330F550F55;
defparam \Mod1|auto_generated|divider|divider|StageOut[28]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  = ( \Mod1|auto_generated|divider|divider|op_5~9_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_6~13_sumout )) # 
// (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((!\Mod1|auto_generated|divider|divider|op_5~1_sumout ) # (\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout )))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_5~9_sumout  & ( 
// (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_6~13_sumout )) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// \Mod1|auto_generated|divider|divider|StageOut[15]~2_combout )))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~13_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[15]~2_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h2227222772777277;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  = ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\clock_logic|min [1])) ) ) # ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~9_sumout 
// ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (\Mod1|auto_generated|divider|divider|op_5~5_sumout )) ) )

	.dataa(!\clock_logic|min [1]),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~1 .lut_mask = 64'h03F303F305F505F5;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N42
cyclonev_lcell_comb \hex2|WideOr6~0 (
// Equation(s):
// \hex2|WideOr6~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[28]~5_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  & ( 
// !\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  $ (((!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2|WideOr6~0 .extended_lut = "off";
defparam \hex2|WideOr6~0 .lut_mask = 64'h4B4B4B4B33333333;
defparam \hex2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N48
cyclonev_lcell_comb \hex2|WideOr5~0 (
// Equation(s):
// \hex2|WideOr5~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  & ( ((!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  & \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  & ( (\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2|WideOr5~0 .extended_lut = "off";
defparam \hex2|WideOr5~0 .lut_mask = 64'h070707073B3B3B3B;
defparam \hex2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N33
cyclonev_lcell_comb \hex2|WideOr4~0 (
// Equation(s):
// \hex2|WideOr4~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( \Mod1|auto_generated|divider|divider|StageOut[28]~5_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2|WideOr4~0 .extended_lut = "off";
defparam \hex2|WideOr4~0 .lut_mask = 64'h0B0B0B0B33333333;
defparam \hex2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N51
cyclonev_lcell_comb \hex2|WideOr3~0 (
// Equation(s):
// \hex2|WideOr3~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  $ (\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout  & !\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout 
// ))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2|WideOr3~0 .extended_lut = "off";
defparam \hex2|WideOr3~0 .lut_mask = 64'h43434343B7B7B7B7;
defparam \hex2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N45
cyclonev_lcell_comb \hex2|WideOr2~0 (
// Equation(s):
// \hex2|WideOr2~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout )) # 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & ( ((\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout  & 
// \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2|WideOr2~0 .extended_lut = "off";
defparam \hex2|WideOr2~0 .lut_mask = 64'h57575757F7F7F7F7;
defparam \hex2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N27
cyclonev_lcell_comb \hex2|WideOr1~0 (
// Equation(s):
// \hex2|WideOr1~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout )) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout  & \Mod1|auto_generated|divider|divider|StageOut[25]~0_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout  & (\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout 
// )) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2|WideOr1~0 .extended_lut = "off";
defparam \hex2|WideOr1~0 .lut_mask = 64'h05A505A5AFFFAFFF;
defparam \hex2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N30
cyclonev_lcell_comb \hex2|WideOr0~0 (
// Equation(s):
// \hex2|WideOr0~0_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  & ( (!\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout  & ( !\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~0_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|StageOut[28]~5_combout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[26]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex2|WideOr0~0 .extended_lut = "off";
defparam \hex2|WideOr0~0 .lut_mask = 64'h3C3C3C3CC8C8C8C8;
defparam \hex2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( \clock_logic|min [2] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( \clock_logic|min [2] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\clock_logic|min [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( \clock_logic|min [3] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( \clock_logic|min [3] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(!\clock_logic|min [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !\clock_logic|min [4] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !\clock_logic|min [4] ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(\clock_logic|min [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|min [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  = SUM(( \clock_logic|min[5]~DUPLICATE_q  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  
// ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6  = CARRY(( \clock_logic|min[5]~DUPLICATE_q  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = SHARE(GND)

	.dataa(!\clock_logic|min[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~0_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[18]~1_combout  = ( \clock_logic|min[5]~DUPLICATE_q  & ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_logic|min[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 64'h0000000033333333;
defparam \Div1|auto_generated|divider|divider|StageOut[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \clock_logic|min [3] & ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_logic|min [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h0000000033333333;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~4_combout  = (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~4 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~4 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~21_sumout  = SUM(( \clock_logic|min [1] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout  ))
// \Div1|auto_generated|divider|divider|op_5~22  = CARRY(( \clock_logic|min [1] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\clock_logic|min [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|min [2])) ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))
// \Div1|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|min [2])) ) + ( \Div1|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(!\clock_logic|min [2]),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FC0C00000000;
defparam \Div1|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ) # (\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))
// \Div1|auto_generated|divider|divider|op_5~14  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ) # (\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000005F5F;
defparam \Div1|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|min [4])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~14  ))
// \Div1|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|min [4])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\clock_logic|min [4]),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF00003535;
defparam \Div1|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ) # (\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ) ) + ( \Div1|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000F0000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~2_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~2 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[17]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[17]~3_combout  = (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \clock_logic|min [4])

	.dataa(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_logic|min [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .lut_mask = 64'h0055005500550055;
defparam \Div1|auto_generated|divider|divider|StageOut[17]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[16]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[16]~6_combout  = ( \Div1|auto_generated|divider|divider|StageOut[16]~4_combout  ) # ( !\Div1|auto_generated|divider|divider|StageOut[16]~4_combout  & ( 
// \Div1|auto_generated|divider|divider|StageOut[16]~5_combout  ) )

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[16]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[16]~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[16]~6 .lut_mask = 64'h55555555FFFFFFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[16]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[15]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[15]~7_combout  = ( \clock_logic|min [2] & ( (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ) ) ) # ( 
// !\clock_logic|min [2] & ( (\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_logic|min [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[15]~7 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[15]~7 .lut_mask = 64'h303030303F3F3F3F;
defparam \Div1|auto_generated|divider|divider|StageOut[15]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~22_cout  = CARRY(( \clock_logic|min [0] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|min [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~22 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~18_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~21_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\clock_logic|min [1])) ) + ( \Div1|auto_generated|divider|divider|op_6~22_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\clock_logic|min [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h0000FA5000000000;
defparam \Div1|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[15]~7_combout )) ) + ( \Div1|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[15]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~10_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & ((\Div1|auto_generated|divider|divider|op_5~13_sumout ))) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[16]~6_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[16]~6_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div1|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & (\Div1|auto_generated|divider|divider|op_5~9_sumout )) # (\Div1|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ) # (\Div1|auto_generated|divider|divider|StageOut[17]~2_combout )))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_5~9_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[17]~2_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[17]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000002777;
defparam \Div1|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N42
cyclonev_lcell_comb \hex3|WideOr6~0 (
// Equation(s):
// \hex3|WideOr6~0_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_6~1_sumout  & \Div1|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_6~1_sumout  & \Div1|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3|WideOr6~0 .extended_lut = "off";
defparam \hex3|WideOr6~0 .lut_mask = 64'h030303030C0C0C0C;
defparam \hex3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N24
cyclonev_lcell_comb \hex3|WideOr5~0 (
// Equation(s):
// \hex3|WideOr5~0_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_5~1_sumout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3|WideOr5~0 .extended_lut = "off";
defparam \hex3|WideOr5~0 .lut_mask = 64'h4444444488888888;
defparam \hex3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N57
cyclonev_lcell_comb \hex3|WideOr4~0 (
// Equation(s):
// \hex3|WideOr4~0_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & \Div1|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3|WideOr4~0 .extended_lut = "off";
defparam \hex3|WideOr4~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \hex3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N27
cyclonev_lcell_comb \hex3|WideOr3~0 (
// Equation(s):
// \hex3|WideOr3~0_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_5~1_sumout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  $ (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3|WideOr3~0 .extended_lut = "off";
defparam \hex3|WideOr3~0 .lut_mask = 64'h9999999944444444;
defparam \hex3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N36
cyclonev_lcell_comb \hex3|WideOr2~0 (
// Equation(s):
// \hex3|WideOr2~0_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div1|auto_generated|divider|divider|op_5~1_sumout  & !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_6~1_sumout  )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3|WideOr2~0 .extended_lut = "off";
defparam \hex3|WideOr2~0 .lut_mask = 64'hFFFFFFFF44444444;
defparam \hex3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N39
cyclonev_lcell_comb \hex3|WideOr1~0 (
// Equation(s):
// \hex3|WideOr1~0_combout  = ( \Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout  & \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) ) # ( 
// !\Div1|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div1|auto_generated|divider|divider|op_5~1_sumout ) # (\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) ) )

	.dataa(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3|WideOr1~0 .extended_lut = "off";
defparam \hex3|WideOr1~0 .lut_mask = 64'hBBBBBBBB22222222;
defparam \hex3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y2_N30
cyclonev_lcell_comb \hex3|WideOr0~0 (
// Equation(s):
// \hex3|WideOr0~0_combout  = ( \Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( !\Div1|auto_generated|divider|divider|op_5~1_sumout  ) ) # ( !\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( 
// (\Div1|auto_generated|divider|divider|op_5~1_sumout ) # (\Div1|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex3|WideOr0~0 .extended_lut = "off";
defparam \hex3|WideOr0~0 .lut_mask = 64'h3F3F3F3FF0F0F0F0;
defparam \hex3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \clock_logic|Equal1~0 (
// Equation(s):
// \clock_logic|Equal1~0_combout  = ( \clock_logic|min[5]~DUPLICATE_q  & ( \clock_logic|min [0] & ( (\clock_logic|min [1] & (\clock_logic|min [4] & (\clock_logic|min[3]~DUPLICATE_q  & !\clock_logic|min [2]))) ) ) )

	.dataa(!\clock_logic|min [1]),
	.datab(!\clock_logic|min [4]),
	.datac(!\clock_logic|min[3]~DUPLICATE_q ),
	.datad(!\clock_logic|min [2]),
	.datae(!\clock_logic|min[5]~DUPLICATE_q ),
	.dataf(!\clock_logic|min [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|Equal1~0 .extended_lut = "off";
defparam \clock_logic|Equal1~0 .lut_mask = 64'h0000000000000100;
defparam \clock_logic|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N3
cyclonev_lcell_comb \clock_logic|hour[4]~0 (
// Equation(s):
// \clock_logic|hour[4]~0_combout  = ( \clock_logic|Equal1~0_combout  & ( (\timer|tick_1hz~q  & \clock_logic|Equal0~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\timer|tick_1hz~q ),
	.datad(!\clock_logic|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\clock_logic|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|hour[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|hour[4]~0 .extended_lut = "off";
defparam \clock_logic|hour[4]~0 .lut_mask = 64'h00000000000F000F;
defparam \clock_logic|hour[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N1
dffeas \clock_logic|hour[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|hour[0]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_logic|hour[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|hour [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|hour[0] .is_wysiwyg = "true";
defparam \clock_logic|hour[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \clock_logic|hour[0]~5 (
// Equation(s):
// \clock_logic|hour[0]~5_combout  = !\clock_logic|hour [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_logic|hour [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|hour[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|hour[0]~5 .extended_lut = "off";
defparam \clock_logic|hour[0]~5 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \clock_logic|hour[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N2
dffeas \clock_logic|hour[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|hour[0]~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_logic|hour[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|hour[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|hour[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_logic|hour[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N57
cyclonev_lcell_comb \clock_logic|hour[1]~1 (
// Equation(s):
// \clock_logic|hour[1]~1_combout  = ( \clock_logic|hour [0] & ( !\clock_logic|hour [1] $ (((!\timer|tick_1hz~q ) # ((!\clock_logic|Equal0~0_combout ) # (!\clock_logic|Equal1~0_combout )))) ) ) # ( !\clock_logic|hour [0] & ( \clock_logic|hour [1] ) )

	.dataa(!\timer|tick_1hz~q ),
	.datab(!\clock_logic|Equal0~0_combout ),
	.datac(!\clock_logic|Equal1~0_combout ),
	.datad(!\clock_logic|hour [1]),
	.datae(gnd),
	.dataf(!\clock_logic|hour [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|hour[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|hour[1]~1 .extended_lut = "off";
defparam \clock_logic|hour[1]~1 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \clock_logic|hour[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N58
dffeas \clock_logic|hour[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|hour[1]~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|hour [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|hour[1] .is_wysiwyg = "true";
defparam \clock_logic|hour[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N6
cyclonev_lcell_comb \clock_logic|hour[2]~2 (
// Equation(s):
// \clock_logic|hour[2]~2_combout  = ( \clock_logic|hour [2] & ( \clock_logic|hour [1] & ( (!\timer|tick_1hz~q ) # ((!\clock_logic|Equal1~0_combout ) # ((!\clock_logic|hour[0]~DUPLICATE_q ) # (!\clock_logic|Equal0~0_combout ))) ) ) ) # ( !\clock_logic|hour 
// [2] & ( \clock_logic|hour [1] & ( (\timer|tick_1hz~q  & (\clock_logic|Equal1~0_combout  & (\clock_logic|hour[0]~DUPLICATE_q  & \clock_logic|Equal0~0_combout ))) ) ) ) # ( \clock_logic|hour [2] & ( !\clock_logic|hour [1] ) )

	.dataa(!\timer|tick_1hz~q ),
	.datab(!\clock_logic|Equal1~0_combout ),
	.datac(!\clock_logic|hour[0]~DUPLICATE_q ),
	.datad(!\clock_logic|Equal0~0_combout ),
	.datae(!\clock_logic|hour [2]),
	.dataf(!\clock_logic|hour [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|hour[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|hour[2]~2 .extended_lut = "off";
defparam \clock_logic|hour[2]~2 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \clock_logic|hour[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N8
dffeas \clock_logic|hour[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|hour[2]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|hour [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|hour[2] .is_wysiwyg = "true";
defparam \clock_logic|hour[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \clock_logic|hour~3 (
// Equation(s):
// \clock_logic|hour~3_combout  = ( \clock_logic|hour [4] & ( (\clock_logic|hour [3] & ((!\clock_logic|hour[0]~DUPLICATE_q ) # ((!\clock_logic|hour [2]) # (!\clock_logic|hour [1])))) ) ) # ( !\clock_logic|hour [4] & ( !\clock_logic|hour [3] $ 
// (((!\clock_logic|hour[0]~DUPLICATE_q ) # ((!\clock_logic|hour [2]) # (!\clock_logic|hour [1])))) ) )

	.dataa(!\clock_logic|hour[0]~DUPLICATE_q ),
	.datab(!\clock_logic|hour [2]),
	.datac(!\clock_logic|hour [1]),
	.datad(!\clock_logic|hour [3]),
	.datae(gnd),
	.dataf(!\clock_logic|hour [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|hour~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|hour~3 .extended_lut = "off";
defparam \clock_logic|hour~3 .lut_mask = 64'h01FE01FE00FE00FE;
defparam \clock_logic|hour~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N13
dffeas \clock_logic|hour[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|hour~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_logic|hour[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|hour [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|hour[3] .is_wysiwyg = "true";
defparam \clock_logic|hour[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N15
cyclonev_lcell_comb \clock_logic|hour~4 (
// Equation(s):
// \clock_logic|hour~4_combout  = ( \clock_logic|hour [3] & ( !\clock_logic|hour [4] $ (((!\clock_logic|hour[0]~DUPLICATE_q ) # ((!\clock_logic|hour [2]) # (!\clock_logic|hour [1])))) ) ) # ( !\clock_logic|hour [3] & ( (\clock_logic|hour [4] & 
// ((!\clock_logic|hour[0]~DUPLICATE_q ) # ((!\clock_logic|hour [2]) # (!\clock_logic|hour [1])))) ) )

	.dataa(!\clock_logic|hour[0]~DUPLICATE_q ),
	.datab(!\clock_logic|hour [2]),
	.datac(!\clock_logic|hour [1]),
	.datad(!\clock_logic|hour [4]),
	.datae(gnd),
	.dataf(!\clock_logic|hour [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_logic|hour~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_logic|hour~4 .extended_lut = "off";
defparam \clock_logic|hour~4 .lut_mask = 64'h00FE00FE01FE01FE;
defparam \clock_logic|hour~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N17
dffeas \clock_logic|hour[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clock_logic|hour~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\clock_logic|hour[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_logic|hour [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_logic|hour[4] .is_wysiwyg = "true";
defparam \clock_logic|hour[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N0
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \clock_logic|hour [1] ) + ( !VCC ) + ( !VCC ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \clock_logic|hour [1] ) + ( !VCC ) + ( !VCC ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\clock_logic|hour [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N3
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \clock_logic|hour [2] ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \clock_logic|hour [2] ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(!\clock_logic|hour [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000005555;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N6
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\clock_logic|hour [3] ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\clock_logic|hour [3] ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\clock_logic|hour [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|hour [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N9
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  = SUM(( \clock_logic|hour [4] ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~18  = CARRY(( \clock_logic|hour [4] ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~19  = SHARE(GND)

	.dataa(!\clock_logic|hour [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.shareout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ));
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .lut_mask = 64'h0000000000005555;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N12
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~19  ) + ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.sharein(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X39_Y2_N15
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[18]~7 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[18]~7_combout  = ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \clock_logic|hour [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.dataf(!\clock_logic|hour [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~7 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~7 .lut_mask = 64'h000000000000FFFF;
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N57
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[18]~6 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[18]~6_combout  = ( !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~6 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~6 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Mod2|auto_generated|divider|divider|StageOut[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N48
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[16]~2_combout  = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~2 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N51
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[16]~3 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[16]~3_combout  = ( \clock_logic|hour [2] & ( \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_logic|hour [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~3 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~3 .lut_mask = 64'h0000000033333333;
defparam \Mod2|auto_generated|divider|divider|StageOut[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N18
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod2|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N21
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \clock_logic|hour[0]~DUPLICATE_q  ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_5~26_cout  ))
// \Mod2|auto_generated|divider|divider|op_5~6  = CARRY(( \clock_logic|hour[0]~DUPLICATE_q  ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|hour[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod2|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N24
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|hour [1])) ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_5~6  ))
// \Mod2|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|hour [1])) ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\clock_logic|hour [1]),
	.datac(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000003F3;
defparam \Mod2|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N27
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( (\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ) ) + ( \Mod2|auto_generated|divider|divider|op_5~10  ))
// \Mod2|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( (\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ) ) + ( \Mod2|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000AA000000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N30
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|hour [3])) ) + ( \Mod2|auto_generated|divider|divider|op_5~14  ))
// \Mod2|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|hour [3])) ) + ( \Mod2|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\clock_logic|hour [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Mod2|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FC3000000000;
defparam \Mod2|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N33
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~22_cout  = CARRY(( (\Mod2|auto_generated|divider|divider|StageOut[18]~6_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[18]~7_combout ) ) + ( VCC ) + ( \Mod2|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[18]~7_combout ),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[18]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod2|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000000000005F5F;
defparam \Mod2|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N36
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod2|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod2|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod2|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N45
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  = ( \Mod2|auto_generated|divider|divider|op_5~9_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout ) # ((!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & 
// ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|hour [1]))) ) ) # ( !\Mod2|auto_generated|divider|divider|op_5~9_sumout  & ( 
// (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|hour [1])))) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\clock_logic|hour [1]),
	.datad(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h01450145ABEFABEF;
defparam \Mod2|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N42
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[23]~5 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  = ( \Mod2|auto_generated|divider|divider|op_5~17_sumout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout ) # ((!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & 
// ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|hour [3]))) ) ) # ( !\Mod2|auto_generated|divider|divider|op_5~17_sumout  & ( 
// (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|hour [3])))) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\clock_logic|hour [3]),
	.datad(!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~5 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~5 .lut_mask = 64'h01450145ABEFABEF;
defparam \Mod2|auto_generated|divider|divider|StageOut[23]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[20]~0 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  = ( \clock_logic|hour[0]~DUPLICATE_q  & ( (\Mod2|auto_generated|divider|divider|op_5~5_sumout ) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\clock_logic|hour[0]~DUPLICATE_q  
// & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & \Mod2|auto_generated|divider|divider|op_5~5_sumout ) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod2|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(!\clock_logic|hour[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[20]~0 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[20]~0 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Mod2|auto_generated|divider|divider|StageOut[20]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N54
cyclonev_lcell_comb \Mod2|auto_generated|divider|divider|StageOut[22]~4 (
// Equation(s):
// \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[16]~3_combout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & !\Mod2|auto_generated|divider|divider|op_5~13_sumout ) ) ) # ( 
// !\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout  & ( (!\Mod2|auto_generated|divider|divider|op_5~1_sumout  & ((!\Mod2|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod2|auto_generated|divider|divider|op_5~1_sumout  & 
// (!\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout )) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datab(gnd),
	.datac(!\Mod2|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod2|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~4 .extended_lut = "off";
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~4 .lut_mask = 64'hFA0AFA0AF000F000;
defparam \Mod2|auto_generated|divider|divider|StageOut[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N36
cyclonev_lcell_comb \hex4|WideOr6~0 (
// Equation(s):
// \hex4|WideOr6~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & 
// \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout )) # (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & (\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout )) ) ) # ( 
// !\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & ( ((!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout )) # 
// (\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr6~0 .extended_lut = "off";
defparam \hex4|WideOr6~0 .lut_mask = 64'hB3B3B3B319191919;
defparam \hex4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N45
cyclonev_lcell_comb \hex4|WideOr5~0 (
// Equation(s):
// \hex4|WideOr5~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout )) # 
// (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & ((\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ))) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( 
// (!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout )) # (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout 
//  & ((!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ))) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr5~0 .extended_lut = "off";
defparam \hex4|WideOr5~0 .lut_mask = 64'h4D4D4D4D8D8D8D8D;
defparam \hex4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N48
cyclonev_lcell_comb \hex4|WideOr4~0 (
// Equation(s):
// \hex4|WideOr4~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & 
// \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ) ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( 
// \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  ) ) ) # ( \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( 
// \Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( 
// \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  ) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datad(gnd),
	.datae(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr4~0 .extended_lut = "off";
defparam \hex4|WideOr4~0 .lut_mask = 64'h0F0F33330F0F0303;
defparam \hex4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N27
cyclonev_lcell_comb \hex4|WideOr3~0 (
// Equation(s):
// \hex4|WideOr3~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ) ) ) # ( 
// !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & 
// !\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout )) # (\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & (!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  $ 
// (!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ))) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(gnd),
	.datad(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr3~0 .extended_lut = "off";
defparam \hex4|WideOr3~0 .lut_mask = 64'h99449944CCFFCCFF;
defparam \hex4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N24
cyclonev_lcell_comb \hex4|WideOr2~0 (
// Equation(s):
// \hex4|WideOr2~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( ((!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) # (\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout )) # 
// (\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ( ((!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & 
// !\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout )) # (\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr2~0 .extended_lut = "off";
defparam \hex4|WideOr2~0 .lut_mask = 64'hD5D5D5D5DFDFDFDF;
defparam \hex4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N21
cyclonev_lcell_comb \hex4|WideOr1~0 (
// Equation(s):
// \hex4|WideOr1~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & ( \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & ( 
// \Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  $ (!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ) ) ) ) # ( 
// \Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( (\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ) # 
// (\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ) ) ) ) # ( !\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout  & ( 
// (!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & \Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datad(gnd),
	.datae(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr1~0 .extended_lut = "off";
defparam \hex4|WideOr1~0 .lut_mask = 64'h0C0C3F3F3C3CFFFF;
defparam \hex4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N0
cyclonev_lcell_comb \hex4|WideOr0~0 (
// Equation(s):
// \hex4|WideOr0~0_combout  = ( \Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & ( !\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  $ (!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ) ) ) # ( 
// !\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout  & ( (!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout  & ((!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ) # 
// (!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ))) ) )

	.dataa(!\Mod2|auto_generated|divider|divider|StageOut[20]~0_combout ),
	.datab(!\Mod2|auto_generated|divider|divider|StageOut[23]~5_combout ),
	.datac(!\Mod2|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod2|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex4|WideOr0~0 .extended_lut = "off";
defparam \hex4|WideOr0~0 .lut_mask = 64'hC8C8C8C83C3C3C3C;
defparam \hex4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N30
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout  = SUM(( \clock_logic|hour [1] ) + ( !VCC ) + ( !VCC ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18  = CARRY(( \clock_logic|hour [1] ) + ( !VCC ) + ( !VCC ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|hour [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N33
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~13 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  = SUM(( \clock_logic|hour [2] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~14  = CARRY(( \clock_logic|hour [2] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18  ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~15  = SHARE(GND)

	.dataa(!\clock_logic|hour [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~18 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~19 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N36
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~9 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout  = SUM(( !\clock_logic|hour [3] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~10  = CARRY(( !\clock_logic|hour [3] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~15  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~14  ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~11  = SHARE(\clock_logic|hour [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|hour [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~14 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~15 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N39
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  = SUM(( \clock_logic|hour [4] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6  = CARRY(( \clock_logic|hour [4] ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~11  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~10  ))
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7  = SHARE(GND)

	.dataa(!\clock_logic|hour [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~10 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~11 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.cout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.shareout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ));
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .lut_mask = 64'h0000000000005555;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N42
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7  ) + ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~6 ),
	.sharein(\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~7 ),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[18]~0 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[18]~0_combout  = ( !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout  ) )

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[18]~0 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[18]~0 .lut_mask = 64'h3333000033330000;
defparam \Div2|auto_generated|divider|divider|StageOut[18]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N54
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[18]~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[18]~1_combout  = ( \clock_logic|hour [4] & ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\clock_logic|hour [4]),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[18]~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[18]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|StageOut[18]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N51
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~3 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~3_combout  = ( \clock_logic|hour [2] & ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_logic|hour [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~3 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[16]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N45
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|StageOut[16]~2 (
// Equation(s):
// \Div2|auto_generated|divider|divider|StageOut[16]~2_combout  = ( !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|StageOut[16]~2 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|StageOut[16]~2 .lut_mask = 64'h00000000FFFF0000;
defparam \Div2|auto_generated|divider|divider|StageOut[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N0
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div2|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N3
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~22_cout  = CARRY(( \clock_logic|hour[0]~DUPLICATE_q  ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_logic|hour[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000000000000F0F;
defparam \Div2|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N6
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~18 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~18_cout  = CARRY(( GND ) + ( (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|hour [1])) ) + ( \Div2|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\clock_logic|hour [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout ),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~18 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~18 .lut_mask = 64'h0000FC3000000000;
defparam \Div2|auto_generated|divider|divider|op_5~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N9
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~14_cout  = CARRY(( (\Div2|auto_generated|divider|divider|StageOut[16]~2_combout ) # (\Div2|auto_generated|divider|divider|StageOut[16]~3_combout ) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~18_cout  
// ))

	.dataa(!\Div2|auto_generated|divider|divider|StageOut[16]~3_combout ),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[16]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h0000000000005F5F;
defparam \Div2|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N12
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~10_cout  = CARRY(( (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ))) # 
// (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\clock_logic|hour [3])) ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(!\clock_logic|hour [3]),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div2|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N15
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~6_cout  = CARRY(( (\Div2|auto_generated|divider|divider|StageOut[18]~1_combout ) # (\Div2|auto_generated|divider|divider|StageOut[18]~0_combout ) ) + ( VCC ) + ( \Div2|auto_generated|divider|divider|op_5~10_cout  
// ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div2|auto_generated|divider|divider|StageOut[18]~0_combout ),
	.datad(!\Div2|auto_generated|divider|divider|StageOut[18]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div2|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000000000000FFF;
defparam \Div2|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N18
cyclonev_lcell_comb \Div2|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div2|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div2|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div2|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div2|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div2|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div2|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N48
cyclonev_lcell_comb \hex5|WideOr6~0 (
// Equation(s):
// \hex5|WideOr6~0_combout  = (!\Div2|auto_generated|divider|divider|op_5~1_sumout  & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5|WideOr6~0 .extended_lut = "off";
defparam \hex5|WideOr6~0 .lut_mask = 64'h2222222222222222;
defparam \hex5|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N27
cyclonev_lcell_comb \hex5|WideOr4~0 (
// Equation(s):
// \hex5|WideOr4~0_combout  = ( !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Div2|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5|WideOr4~0 .extended_lut = "off";
defparam \hex5|WideOr4~0 .lut_mask = 64'h5555555500000000;
defparam \hex5|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y3_N51
cyclonev_lcell_comb \hex5|WideOr1~0 (
// Equation(s):
// \hex5|WideOr1~0_combout  = (!\Div2|auto_generated|divider|divider|op_5~1_sumout ) # (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout )

	.dataa(!\Div2|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hex5|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hex5|WideOr1~0 .extended_lut = "off";
defparam \hex5|WideOr1~0 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \hex5|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y27_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
