// Seed: 1219840003
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output supply0 id_3,
    input tri id_4,
    input wire id_5,
    output tri1 id_6,
    input tri id_7,
    input tri1 id_8,
    output supply0 id_9,
    input uwire id_10,
    input wand id_11,
    output supply0 id_12,
    input tri1 id_13,
    output supply1 id_14
    , id_36, id_37,
    output tri0 id_15,
    input tri0 id_16,
    output uwire id_17,
    input supply0 id_18,
    input supply0 id_19,
    input uwire id_20,
    input tri1 id_21,
    output supply1 id_22,
    output wire id_23,
    input tri1 id_24,
    input tri0 id_25,
    output tri0 id_26
    , id_38,
    input uwire id_27,
    input supply1 id_28,
    output wor id_29,
    input wand id_30,
    input tri1 id_31,
    input uwire id_32,
    input uwire id_33,
    input wand id_34
);
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input wire id_2
    , id_11, id_12,
    input wire id_3,
    input wor id_4,
    output wor id_5
    , id_13,
    input wire id_6,
    input supply1 id_7,
    input wand id_8,
    output tri0 id_9
);
  wire [1 'b0 : 1] id_14;
  and primCall (id_5, id_8, id_1, id_12, id_3, id_14, id_13, id_6, id_4, id_2);
  module_0 modCall_1 (
      id_8,
      id_4,
      id_5,
      id_9,
      id_8,
      id_8,
      id_5,
      id_8,
      id_4,
      id_9,
      id_0,
      id_3,
      id_9,
      id_3,
      id_9,
      id_5,
      id_6,
      id_5,
      id_4,
      id_3,
      id_0,
      id_8,
      id_9,
      id_9,
      id_4,
      id_4,
      id_9,
      id_1,
      id_1,
      id_5,
      id_4,
      id_0,
      id_8,
      id_3,
      id_7
  );
  assign modCall_1.id_31 = 0;
endmodule
