import cocotb
from cocotb.clock import Clock
from cocotb.triggers import RisingEdge, Timer


@cocotb.test()
async def test_cache_storage_basic_operations(dut):
    """
    Cocotb testbench for 1-word block direct-mapped cache_storage module.
    Tests:
      1. Cold read miss
      2. Write and read (expect hit)
      3. Read with wrong tag (miss)
      4. Overwrite and confirm new value
      5. Evict by writing to same index, different tag
      6. Write/read across different indexes
      7. Reset clears everything
      8. Tag edge cases (0x000000, 0xFFFFFF)
      9. Loop through all indexes
    """

    clock = Clock(dut.clk, 10, units="ns")  # 100 MHz
    cocotb.start_soon(clock.start())

    # Helper function
    INDEX_BITS = 4
    OFFSET_BITS = 0  # BLOCK_SIZE = 1
    def make_address(tag, index):
        return (tag << (INDEX_BITS + OFFSET_BITS)) | (index << OFFSET_BITS)

    # ==== INITIAL RESET ====
    dut.reset.value = 1
    dut.read.value = 0
    dut.write.value = 0
    dut.address.value = 0
    dut.write_block.value = 0
    await Timer(20, units="ns")
    dut.reset.value = 0
    await RisingEdge(dut.clk)

    tag_A = 0x12
    tag_B = 0x34
    index_0 = 0x3
    index_1 = 0x4
    addr_A_0 = make_address(tag_A, index_0)
    addr_B_0 = make_address(tag_B, index_0)
    addr_B_1 = make_address(tag_B, index_1)

    # ==== Test 1: Cold miss ====
    dut.address.value = addr_A_0
    dut.read.value = 1
    await RisingEdge(dut.clk)
    dut.read.value = 0
    await RisingEdge(dut.clk)
    assert dut.hit.value == 0, "âŒ Expected miss on cold read"
    cocotb.log.info("âœ… Cold read miss passed")

    # ==== Test 2: Basic write/read ====
    data1 = 0xCAFEBABE
    dut.address.value = addr_A_0
    dut.write_block.value = data1
    dut.write.value = 1
    await RisingEdge(dut.clk)
    dut.write.value = 0
    await RisingEdge(dut.clk)

    dut.address.value = addr_A_0
    dut.read.value = 1
    await RisingEdge(dut.clk)
    dut.read.value = 0
    await RisingEdge(dut.clk)
    assert dut.hit.value == 1, "âŒ Expected hit after write"
    assert dut.read_data.value == data1, f"âŒ Data mismatch. Got {hex(int(dut.read_data.value))}"
    cocotb.log.info("âœ… Write + Read hit passed")

    # ==== Test 3: Same index, different tag = miss ====
    dut.address.value = addr_B_0
    dut.read.value = 1
    await RisingEdge(dut.clk)
    dut.read.value = 0
    await RisingEdge(dut.clk)
    assert dut.hit.value == 0, "âŒ Expected conflict miss"
    cocotb.log.info("âœ… Conflict miss passed")

    # ==== Test 4: Overwrite same tag/index ====
    data2 = 0xDEADBEEF
    dut.address.value = addr_A_0
    dut.write_block.value = data2
    dut.write.value = 1
    await RisingEdge(dut.clk)
    dut.write.value = 0
    await RisingEdge(dut.clk)

    dut.address.value = addr_A_0
    dut.read.value = 1
    await RisingEdge(dut.clk)
    dut.read.value = 0
    await RisingEdge(dut.clk)
    assert dut.hit.value == 1 and dut.read_data.value == data2, "âŒ Overwrite failed"
    cocotb.log.info("âœ… Overwrite test passed")

    # ==== Test 5: Evict by tag ====
    dut.address.value = addr_B_0
    dut.write_block.value = 0xBADDCAFE
    dut.write.value = 1
    await RisingEdge(dut.clk)
    dut.write.value = 0
    await RisingEdge(dut.clk)

    # Should evict addr_A_0
    dut.address.value = addr_A_0
    dut.read.value = 1
    await RisingEdge(dut.clk)
    dut.read.value = 0
    await RisingEdge(dut.clk)
    assert dut.hit.value == 0, "âŒ Expected eviction miss"
    cocotb.log.info("âœ… Eviction (tag replacement) passed")

    # Should hit on addr_B_0
    dut.address.value = addr_B_0
    dut.read.value = 1
    await RisingEdge(dut.clk)
    dut.read.value = 0
    await RisingEdge(dut.clk)
    assert dut.hit.value == 1, "âŒ Expected hit on new tag"
    cocotb.log.info("âœ… Hit after eviction passed")

    # ==== Test 6: Multiple indexes ====
    dut.address.value = addr_B_1
    dut.write_block.value = 0x12345678
    dut.write.value = 1
    await RisingEdge(dut.clk)
    dut.write.value = 0
    await RisingEdge(dut.clk)

    # Should hit at index_1, tag_B
    dut.address.value = addr_B_1
    dut.read.value = 1
    await RisingEdge(dut.clk)
    dut.read.value = 0
    await RisingEdge(dut.clk)
    assert dut.hit.value == 1, "âŒ Expected hit at different index"
    cocotb.log.info("âœ… Multiple index read passed")

    # Make sure index_0 still valid (addr_B_0)
    dut.address.value = addr_B_0
    dut.read.value = 1
    await RisingEdge(dut.clk)
    dut.read.value = 0
    await RisingEdge(dut.clk)
    assert dut.hit.value == 1, "âŒ Index 0 was overwritten unexpectedly"
    cocotb.log.info("âœ… No interference between indexes")

    # ==== Test 7: Reset clears valid bits ====
    dut.reset.value = 1
    await RisingEdge(dut.clk)
    dut.reset.value = 0
    await RisingEdge(dut.clk)

    # Try reading addr_B_0 after reset
    dut.address.value = addr_B_0
    dut.read.value = 1
    await RisingEdge(dut.clk)
    dut.read.value = 0
    await RisingEdge(dut.clk)
    assert dut.hit.value == 0, "âŒ Expected miss after reset"
    cocotb.log.info("âœ… Reset clears cache")

    # ==== Test 8: Tag edge cases ====
    tag_min = 0x000000
    tag_max = 0xFFFFFF
    index = 0x1

    for tag_val, data_val in [(tag_min, 0xAAAAAAA1), (tag_max, 0xBBBBBBB2)]:
        addr = make_address(tag_val, index)
        dut.address.value = addr
        dut.write_block.value = data_val
        dut.write.value = 1
        await RisingEdge(dut.clk)
        dut.write.value = 0
        await RisingEdge(dut.clk)

        dut.address.value = addr
        dut.read.value = 1
        await RisingEdge(dut.clk)
        dut.read.value = 0
        await RisingEdge(dut.clk)
        assert dut.hit.value == 1, f"âŒ Hit failed for tag 0x{tag_val:X}"
        assert dut.read_data.value == data_val, f"âŒ Data mismatch for tag 0x{tag_val:X}"
    cocotb.log.info("âœ… Tag edge case test passed")

    # ==== Test 9: Write to all indexes ====
    base_tag = 0x55
    for idx in range(16):  # assuming 4-bit index
        addr = make_address(base_tag, idx)
        val = 0x1000 + idx
        dut.address.value = addr
        dut.write_block.value = val
        dut.write.value = 1
        await RisingEdge(dut.clk)
        dut.write.value = 0
        await RisingEdge(dut.clk)

    # Read back all
    for idx in range(16):
        addr = make_address(base_tag, idx)
        dut.address.value = addr
        dut.read.value = 1
        await RisingEdge(dut.clk)
        dut.read.value = 0
        await RisingEdge(dut.clk)
        expected = 0x1000 + idx
        assert dut.hit.value == 1, f"âŒ Miss at index {idx}"
        assert dut.read_data.value == expected, f"âŒ Data mismatch at index {idx}"
    cocotb.log.info("âœ… All-index access test passed")

    cocotb.log.info("ðŸŽ‰ ALL 9 cache_storage tests PASSED âœ…")
