

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Jul 18 01:40:03 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        cct_test.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  56641561|  56641561| 0.566 sec | 0.566 sec |  56641561|  56641561|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+----------+----------+----------+-----------+-----------+------+----------+
        |          |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+----------+----------+----------+-----------+-----------+------+----------+
        |- l_B_x   |  56641560|  56641560|   4720130|          -|          -|    12|    no    |
        | + l_y    |   4720128|   4720128|      6146|          -|          -|   768|    no    |
        |  ++ l_r  |      6144|      6144|        16|          -|          -|   384|    no    |
        +----------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    210|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      8|     491|   1032|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    163|    -|
|Register         |        -|      -|     364|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      8|     855|   1405|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      3|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |top_fadd_32ns_32nbkb_U1  |top_fadd_32ns_32nbkb  |        0|      2|  205|  390|    0|
    |top_fmul_32ns_32ncud_U2  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |top_fmul_32ns_32ncud_U3  |top_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      8|  491| 1032|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln30_fu_375_p2   |     +    |      0|  0|  14|          10|           2|
    |add_ln33_fu_353_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln34_fu_364_p2   |     +    |      0|  0|  27|          20|          20|
    |add_ln42_fu_319_p2   |     +    |      0|  0|  21|          15|          15|
    |x_fu_207_p2          |     +    |      0|  0|  13|           4|           1|
    |y_fu_279_p2          |     +    |      0|  0|  14|          10|           1|
    |sub_ln33_fu_237_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln34_fu_313_p2   |     -    |      0|  0|  27|          20|          20|
    |sub_ln42_fu_267_p2   |     -    |      0|  0|  21|          15|          15|
    |icmp_ln25_fu_201_p2  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln26_fu_273_p2  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln30_fu_329_p2  |   icmp   |      0|  0|  13|          10|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 210|         146|         126|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  97|         20|    1|         20|
    |grp_fu_188_p0  |  15|          3|   32|         96|
    |grp_fu_188_p1  |  15|          3|   32|         96|
    |r_0_0_reg_177  |   9|          2|   10|         20|
    |v11_0_reg_164  |   9|          2|   32|         64|
    |x_0_reg_142    |   9|          2|    4|          8|
    |y_0_reg_153    |   9|          2|   10|         20|
    +---------------+----+-----------+-----+-----------+
    |Total          | 163|         34|  121|        324|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln30_reg_440   |  10|   0|   10|          0|
    |ap_CS_fsm          |  19|   0|   19|          0|
    |r_0_0_reg_177      |  10|   0|   10|          0|
    |sub_ln33_reg_389   |   7|   0|   14|          7|
    |sub_ln34_reg_407   |  13|   0|   20|          7|
    |sub_ln42_reg_394   |   7|   0|   15|          8|
    |v0_0_load_reg_445  |  32|   0|   32|          0|
    |v0_1_load_reg_455  |  32|   0|   32|          0|
    |v10_1_reg_470      |  32|   0|   32|          0|
    |v11_0_reg_164      |  32|   0|   32|          0|
    |v1_0_load_reg_450  |  32|   0|   32|          0|
    |v1_1_load_reg_460  |  32|   0|   32|          0|
    |v1_reg_475         |  32|   0|   32|          0|
    |v2_addr_reg_412    |  14|   0|   14|          0|
    |v_reg_465          |  32|   0|   32|          0|
    |x_0_reg_142        |   4|   0|    4|          0|
    |x_reg_384          |   4|   0|    4|          0|
    |y_0_reg_153        |  10|   0|   10|          0|
    |y_reg_402          |  10|   0|   10|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 364|   0|  386|         22|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start       |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done        | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle        | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready       | out |    1| ap_ctrl_hs |      top     | return value |
|v0_0_address0  | out |   13|  ap_memory |     v0_0     |     array    |
|v0_0_ce0       | out |    1|  ap_memory |     v0_0     |     array    |
|v0_0_q0        |  in |   32|  ap_memory |     v0_0     |     array    |
|v0_1_address0  | out |   13|  ap_memory |     v0_1     |     array    |
|v0_1_ce0       | out |    1|  ap_memory |     v0_1     |     array    |
|v0_1_q0        |  in |   32|  ap_memory |     v0_1     |     array    |
|v1_0_address0  | out |   19|  ap_memory |     v1_0     |     array    |
|v1_0_ce0       | out |    1|  ap_memory |     v1_0     |     array    |
|v1_0_q0        |  in |   32|  ap_memory |     v1_0     |     array    |
|v1_1_address0  | out |   19|  ap_memory |     v1_1     |     array    |
|v1_1_ce0       | out |    1|  ap_memory |     v1_1     |     array    |
|v1_1_q0        |  in |   32|  ap_memory |     v1_1     |     array    |
|v2_address0    | out |   14|  ap_memory |      v2      |     array    |
|v2_ce0         | out |    1|  ap_memory |      v2      |     array    |
|v2_we0         | out |    1|  ap_memory |      v2      |     array    |
|v2_d0          | out |   32|  ap_memory |      v2      |     array    |
+---------------+-----+-----+------------+--------------+--------------+

