<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DFSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DFSR, Data Fault Status Register</h1><p>The DFSR characteristics are:</p><h2>Purpose</h2>
          <p>Holds status information about the last data fault.</p>
        <p>This 
        register
       is part of the Exception and fault handling registers functional group.</p><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, there are separate Secure and Non-secure instances of this register:</p><table class="register_access"><tr><th></th><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>DFSR(S)</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>RW</td></tr><tr><td>DFSR(NS)</td><td>-</td><td>-</td><td>RW</td><td>RW</td><td>RW</td><td>-</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, there is a single instance of this register:</p><table class="register_access"><tr><th></th><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>DFSR</td><td>-</td><td>RW</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hcr.html">HCR</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TVM==1, Non-secure write accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-hcr.html">HCR</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hcr_el2.html">HCR_EL2</a>.TRVM==1, Non-secure read accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T5==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T5==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch32 System register DFSR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-esr_el1.html">ESR_EL1</a>.
          </p>
          <p>The current translation table format determines which format of the register is used.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>DFSR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DFSR bit assignments are:</p><h3>When TTBCR.EAE==0:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_FnV">FnV</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE0_AET">AET</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_CM">CM</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_ExT">ExT</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_WnR">WnR</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_FS[4]">FS[4]</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE0_LPAE">LPAE</a></td><td class="lr">0</td><td class="lr" colspan="4"><a href="#TTBCR.EAE0_Domain">Domain</a></td><td class="lr" colspan="4"><a href="#TTBCR.EAE0_FS[3:0]">FS[3:0]</a></td></tr></tbody></table><h4 id="TTBCR.EAE0_0">
                Bits [31:17]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TTBCR.EAE0_FnV">FnV, bit [16]
              </h4>
              <p>FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.</p>
            <table class="valuetable"><tr><th>FnV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p><a href="AArch32-dfar.html">DFAR</a> is valid.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p><a href="AArch32-dfar.html">DFAR</a> is not valid, and holds an <span class="arm-defined-word">UNKNOWN</span> value.</p>
                </td></tr></table>
              <p>This field is only valid for a Synchronous external abort other than a Synchronous external abort on a translation table walk. It is <span class="arm-defined-word">RES0</span> for all other Data Abort exceptions.</p>
            <h4 id="TTBCR.EAE0_AET">AET, bits [15:14]
                  </h4>
              <p>Asynchronous Error Type. When the RAS Extension is implemented, this field describes the state of the PE after taking an asynchronous Data Abort exception. Possible values are:</p>
            <table class="valuetable"><tr><th>AET</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Uncontainable error (UC) or uncategorized.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Unrecoverable error (UEU).</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Restartable error (UEO) or Corrected error (CE).</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Recoverable error (UER).</p>
                </td></tr></table>
              <p>When the RAS Extension is not implemented, or on a synchronous Data Abort, this field is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>In the event of multiple errors taken as a single SError interrupt exception, the overall state of the PE is reported.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Software can use this information to determine what recovery might be possible. The recovery software must also examine any implemented fault records to determine the location and extent of the error.</p>
              </div>
            <h4 id="TTBCR.EAE0_CM">CM, bit [13]
              </h4>
              <p>Cache maintenance fault. For synchronous faults, this bit indicates whether a cache maintenance instruction generated the fault. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>CM</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Abort not caused by execution of a cache maintenance instruction.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Abort caused by execution of a cache maintenance instruction.</p>
                </td></tr></table>
              <p>On a synchronous Data Abort on a translation table walk, this bit is <span class="arm-defined-word">UNKNOWN</span>.</p>
            
              <p>On an asynchronous fault, this bit is <span class="arm-defined-word">UNKNOWN</span>.</p>
            <h4 id="TTBCR.EAE0_ExT">ExT, bit [12]
              </h4>
              <p>External abort type. This bit can be used to provide an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> classification of external aborts.</p>
            
              <p>In an implementation that does not provide any classification of external aborts, this bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>For aborts other than external aborts this bit always returns 0.</p>
            <h4 id="TTBCR.EAE0_WnR">WnR, bit [11]
              </h4>
              <p>Write not Read bit. Indicates whether the abort was caused by a write or a read instruction. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>WnR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Abort caused by a read instruction.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Abort caused by a write instruction.</p>
                </td></tr></table>
              <p>For faults on the cache maintenance and address translation System instructions in the (coproc==<span class="binarynumber">1111</span>) encoding space this bit always returns a value of 1.</p>
            <h4 id="TTBCR.EAE0_FS[4]">FS[4], bit [10]
              </h4>
              <p>See FS[3:0], bits [3:0] for description of the FS field.</p>
            <h4 id="TTBCR.EAE0_LPAE">LPAE, bit [9]
              </h4>
              <p>On taking a Data Abort exception, this bit is set as follows:</p>
            <table class="valuetable"><tr><th>LPAE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Using the Short-descriptor translation table formats.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Using the Long-descriptor translation table formats.</p>
                </td></tr></table>
              <p>Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.</p>
            <h4 id="TTBCR.EAE0_0">
                Bit [8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TTBCR.EAE0_Domain">Domain, bits [7:4]
                  </h4>
              <p>The domain of the fault address.</p>
            
              <p>ARM deprecates any use of this field, see <span class="xref">'The Domain field in the DFSR' in the ARMv8 ARM</span>.</p>
            
              <p>This field is <span class="arm-defined-word">UNKNOWN</span> for certain faults where the DFSR is updated and reported using the Short-descriptor FSR encodings, see <span class="xref">'Validity of Domain field on faults that update the DFSR when using the Short-descriptor encodings' in the ARMv8 ARM</span>.</p>
            <h4 id="TTBCR.EAE0_FS[3:0]">FS[3:0], bits [3:0]
                  </h4>
              <p>Fault status bits. Interpreted with bit [10]. Possible values of FS[4:0] are:</p>
            <table class="valuetable"><tr><th>FS</th><th>Meaning</th></tr><tr><td class="bitfield">00001</td><td>
                  <p>Alignment fault</p>
                </td></tr><tr><td class="bitfield">00010</td><td>
                  <p>Debug exception</p>
                </td></tr><tr><td class="bitfield">00011</td><td>
                  <p>Access flag fault, level 1</p>
                </td></tr><tr><td class="bitfield">00100</td><td>
                  <p>Fault on instruction cache maintenance</p>
                </td></tr><tr><td class="bitfield">00101</td><td>
                  <p>Translation fault, level 1</p>
                </td></tr><tr><td class="bitfield">00110</td><td>
                  <p>Access flag fault, level 2</p>
                </td></tr><tr><td class="bitfield">00111</td><td>
                  <p>Translation fault, level 2</p>
                </td></tr><tr><td class="bitfield">01000</td><td>
                  <p>Synchronous external abort, not on translation table walk</p>
                </td></tr><tr><td class="bitfield">01001</td><td>
                  <p>Domain fault, level 1</p>
                </td></tr><tr><td class="bitfield">01011</td><td>
                  <p>Domain fault, level 2</p>
                </td></tr><tr><td class="bitfield">01100</td><td>
                  <p>Synchronous external abort, on translation table walk, level 1</p>
                </td></tr><tr><td class="bitfield">01101</td><td>
                  <p>Permission fault, level 1</p>
                </td></tr><tr><td class="bitfield">01110</td><td>
                  <p>Synchronous external abort, on translation table walk, level 2</p>
                </td></tr><tr><td class="bitfield">01111</td><td>
                  <p>Permission fault, level 2</p>
                </td></tr><tr><td class="bitfield">10000</td><td>
                  <p>TLB conflict abort</p>
                </td></tr><tr><td class="bitfield">10100</td><td>
                  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fault (Lockdown fault)</p>
                </td></tr><tr><td class="bitfield">10101</td><td>
                  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fault (Unsupported Exclusive access fault)</p>
                </td></tr><tr><td class="bitfield">10110</td><td>
                  <p>SError interrupt</p>
                </td></tr><tr><td class="bitfield">11000</td><td>
                  <p>SError interrupt, from a parity or ECC error on memory access</p>
                </td></tr><tr><td class="bitfield">11001</td><td>
                  <p>Synchronous parity or ECC error on memory access, not on translation table walk</p>
                </td></tr><tr><td class="bitfield">11100</td><td>
                  <p>Synchronous parity or ECC error on translation table walk, level 1</p>
                </td></tr><tr><td class="bitfield">11110</td><td>
                  <p>Synchronous parity or ECC error on translation table walk, level 2</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>When the RAS Extension is implemented, <span class="binarynumber">11000</span>, <span class="binarynumber">11001</span>, <span class="binarynumber">11100</span>, and <span class="binarynumber">11110</span>, are reserved.</p>
            
              <p>For more information about the lookup level associated with a fault, see <span class="xref">'The level associated with MMU faults on a Short-descriptor translation table lookup' in the ARMv8 ARM</span>.</p>
            <h3>When TTBCR.EAE==1:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#TTBCR.EAE1_FnV">FnV</a></td><td class="lr" colspan="2"><a href="#TTBCR.EAE1_AET">AET</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE1_CM">CM</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE1_ExT">ExT</a></td><td class="lr" colspan="1"><a href="#TTBCR.EAE1_WnR">WnR</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#TTBCR.EAE1_LPAE">LPAE</a></td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6"><a href="#TTBCR.EAE1_STATUS">STATUS</a></td></tr></tbody></table><h4 id="TTBCR.EAE1_0">
                Bits [31:17]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TTBCR.EAE1_FnV">FnV, bit [16]
              </h4>
              <p>FAR not Valid, for a Synchronous external abort other than a Synchronous external abort on a translation table walk.</p>
            <table class="valuetable"><tr><th>FnV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p><a href="AArch32-dfar.html">DFAR</a> is valid.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p><a href="AArch32-dfar.html">DFAR</a> is not valid, and holds an <span class="arm-defined-word">UNKNOWN</span> value.</p>
                </td></tr></table>
              <p>This field is only valid for a Synchronous external abort other than a Synchronous external abort on a translation table walk. It is <span class="arm-defined-word">RES0</span> for all other Data Abort exceptions.</p>
            <h4 id="TTBCR.EAE1_AET">AET, bits [15:14]
                  </h4>
              <p>Asynchronous Error Type. When the RAS Extension is implemented, this field describes the state of the PE after taking an asynchronous Data Abort exception. Possible values are:</p>
            <table class="valuetable"><tr><th>AET</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Uncontainable error (UC) or uncategorized.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Unrecoverable error (UEU).</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Restartable error (UEO) or Corrected error (CE).</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Recoverable error (UER).</p>
                </td></tr></table>
              <p>When the RAS Extension is not implemented, or on a synchronous Data Abort, this field is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>In the event of multiple errors taken as a single SError interrupt exception, the overall state of the PE is reported.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>Software can use this information to determine what recovery might be possible. The recovery software must also examine any implemented fault records to determine the location and extent of the error.</p>
              </div>
            <h4 id="TTBCR.EAE1_CM">CM, bit [13]
              </h4>
              <p>Cache maintenance fault. For synchronous faults, this bit indicates whether a cache maintenance instruction generated the fault. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>CM</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Abort not caused by execution of a cache maintenance instruction.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Abort caused by execution of a cache maintenance instruction.</p>
                </td></tr></table>
              <p>On a synchronous Data Abort on a translation table walk, this bit is <span class="arm-defined-word">UNKNOWN</span>.</p>
            
              <p>On an asynchronous fault, this bit is <span class="arm-defined-word">UNKNOWN</span>.</p>
            <h4 id="TTBCR.EAE1_ExT">ExT, bit [12]
              </h4>
              <p>External abort type. This bit can be used to provide an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> classification of external aborts.</p>
            
              <p>In an implementation that does not provide any classification of external aborts, this bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>For aborts other than external aborts this bit always returns 0.</p>
            <h4 id="TTBCR.EAE1_WnR">WnR, bit [11]
              </h4>
              <p>Write not Read bit. Indicates whether the abort was caused by a write or a read instruction. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>WnR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Abort caused by a read instruction.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Abort caused by a write instruction.</p>
                </td></tr></table>
              <p>For faults on the cache maintenance and address translation System instructions in the (coproc==<span class="binarynumber">1111</span>) encoding space this bit always returns a value of 1.</p>
            <h4 id="TTBCR.EAE1_0">
                Bit [10]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TTBCR.EAE1_LPAE">LPAE, bit [9]
              </h4>
              <p>On taking a Data Abort exception, this bit is set as follows:</p>
            <table class="valuetable"><tr><th>LPAE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Using the Short-descriptor translation table formats.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Using the Long-descriptor translation table formats.</p>
                </td></tr></table>
              <p>Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.</p>
            <h4 id="TTBCR.EAE1_0">
                Bits [8:6]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="TTBCR.EAE1_STATUS">STATUS, bits [5:0]
                  </h4>
              <p>Fault status bits. Possible values of this field are:</p>
            <table class="valuetable"><tr><th>STATUS</th><th>Meaning</th></tr><tr><td class="bitfield">000000</td><td>
                  <p>Address size fault in <a href="AArch32-ttbr0.html">TTBR0</a> or <a href="AArch32-ttbr1.html">TTBR1</a></p>
                </td></tr><tr><td class="bitfield">000001</td><td>
                  <p>Address size fault, level 1</p>
                </td></tr><tr><td class="bitfield">000010</td><td>
                  <p>Address size fault, level 2</p>
                </td></tr><tr><td class="bitfield">000011</td><td>
                  <p>Address size fault, level 3</p>
                </td></tr><tr><td class="bitfield">000101</td><td>
                  <p>Translation fault, level 1</p>
                </td></tr><tr><td class="bitfield">000110</td><td>
                  <p>Translation fault, level 2</p>
                </td></tr><tr><td class="bitfield">000111</td><td>
                  <p>Translation fault, level 3</p>
                </td></tr><tr><td class="bitfield">001001</td><td>
                  <p>Access flag fault, level 1</p>
                </td></tr><tr><td class="bitfield">001010</td><td>
                  <p>Access flag fault, level 2</p>
                </td></tr><tr><td class="bitfield">001011</td><td>
                  <p>Access flag fault, level 3</p>
                </td></tr><tr><td class="bitfield">001101</td><td>
                  <p>Permission fault, level 1</p>
                </td></tr><tr><td class="bitfield">001110</td><td>
                  <p>Permission fault, level 2</p>
                </td></tr><tr><td class="bitfield">001111</td><td>
                  <p>Permission fault, level 3</p>
                </td></tr><tr><td class="bitfield">010000</td><td>
                  <p>Synchronous external abort, not on translation table walk</p>
                </td></tr><tr><td class="bitfield">010001</td><td>
                  <p>SError interrupt</p>
                </td></tr><tr><td class="bitfield">010101</td><td>
                  <p>Synchronous external abort, on translation table walk, level 1</p>
                </td></tr><tr><td class="bitfield">010110</td><td>
                  <p>Synchronous external abort, on translation table walk, level 2</p>
                </td></tr><tr><td class="bitfield">010111</td><td>
                  <p>Synchronous external abort, on translation table walk, level 3</p>
                </td></tr><tr><td class="bitfield">011000</td><td>
                  <p>Synchronous parity or ECC error on memory access, not on translation table walk</p>
                </td></tr><tr><td class="bitfield">011001</td><td>
                  <p>SError interrupt, from a parity or ECC error on memory access</p>
                </td></tr><tr><td class="bitfield">011101</td><td>
                  <p>Synchronous parity or ECC error on memory access on translation table walk, level 1</p>
                </td></tr><tr><td class="bitfield">011110</td><td>
                  <p>Synchronous parity or ECC error on memory access on translation table walk, level 2</p>
                </td></tr><tr><td class="bitfield">011111</td><td>
                  <p>Synchronous parity or ECC error on memory access on translation table walk, level 3</p>
                </td></tr><tr><td class="bitfield">100001</td><td>
                  <p>Alignment fault</p>
                </td></tr><tr><td class="bitfield">100010</td><td>
                  <p>Debug exception</p>
                </td></tr><tr><td class="bitfield">110000</td><td>
                  <p>TLB conflict abort</p>
                </td></tr><tr><td class="bitfield">110100</td><td>
                  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fault (Lockdown fault)</p>
                </td></tr><tr><td class="bitfield">110101</td><td>
                  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fault (Unsupported Exclusive access fault)</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            
              <p>When the RAS Extension is implemented, <span class="binarynumber">011000</span>, <span class="binarynumber">011001</span>, <span class="binarynumber">011101</span>, <span class="binarynumber">011110</span>, and <span class="binarynumber">011111</span>, are reserved.</p>
            
              <p>For more information about the lookup level associated with a fault, see <span class="xref">'The level associated with MMU faults on a Long-descriptor translation table lookup' in the ARMv8 ARM</span>.</p>
            <h2>Accessing the DFSR</h2><p>To access the DFSR:</p><p class="asm-code">MRC p15,0,&lt;Rt&gt;,c5,c0,0 ; Read DFSR into Rt</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c5,c0,0 ; Write Rt to DFSR</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>0101</td><td>0000</td><td>000</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
