Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov 10 19:14:52 2023
| Host         : PA32 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file flow_control_sets_placed.rpt
| Design       : flow
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              16 |            7 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             120 |           32 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                       |                  |                1 |              2 |
|  clk_IBUF_BUFG |                       | rst_IBUF         |                8 |             17 |
|  clk_IBUF_BUFG | lc2/cnt[0]_i_1__1_n_0 | rst_IBUF         |                8 |             30 |
|  clk_IBUF_BUFG | lc3/cnt[0]_i_1__2_n_0 | rst_IBUF         |                8 |             30 |
|  clk_IBUF_BUFG | lc0/cnt[0]_i_1_n_0    | rst_IBUF         |                8 |             30 |
|  clk_IBUF_BUFG | lc1/cnt[0]_i_1__0_n_0 | rst_IBUF         |                8 |             30 |
+----------------+-----------------------+------------------+------------------+----------------+


