/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_18z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_72z = ~(celloutsig_0_18z | celloutsig_0_5z[2]);
  assign celloutsig_0_9z = ~celloutsig_0_7z[0];
  assign celloutsig_0_18z = ~((celloutsig_0_9z | celloutsig_0_3z) & (celloutsig_0_11z[3] | celloutsig_0_8z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z | _00_) & (in_data[90] | celloutsig_0_0z));
  assign celloutsig_1_0z = in_data[160] | ~(in_data[191]);
  assign celloutsig_1_18z = celloutsig_1_0z | ~(celloutsig_1_16z[1]);
  assign celloutsig_0_8z = celloutsig_0_7z[1] | ~(celloutsig_0_0z);
  assign celloutsig_0_71z = ~(celloutsig_0_3z ^ _01_);
  reg [7:0] _11_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _11_ <= 8'h00;
    else _11_ <= { in_data[30:24], celloutsig_0_0z };
  assign { _02_[7:5], _01_, _00_, _02_[2:0] } = _11_;
  assign celloutsig_0_4z = { in_data[28:18], celloutsig_0_2z } / { 1'h1, in_data[76:67], celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_3z[6:1], celloutsig_1_0z, celloutsig_1_5z } == { celloutsig_1_1z[6:4], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_19z = { celloutsig_1_6z[2:1], celloutsig_1_2z, celloutsig_1_11z } >= { celloutsig_1_3z[1], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[161:155], celloutsig_1_0z } % { 1'h1, in_data[170:164] };
  assign celloutsig_0_3z = in_data[29:25] != { _02_[6:5], _01_, _00_, _02_[2] };
  assign celloutsig_1_5z = in_data[105:100] != in_data[149:144];
  assign celloutsig_1_3z = - { celloutsig_1_1z[6:1], celloutsig_1_0z };
  assign celloutsig_1_11z = - { celloutsig_1_4z[6:4], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_11z = - { _02_[5], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_7z = ~ celloutsig_1_3z[5:3];
  assign celloutsig_1_14z = ~ { in_data[144:143], celloutsig_1_8z };
  assign celloutsig_0_0z = ^ in_data[89:85];
  assign celloutsig_1_8z = ^ { in_data[156:153], celloutsig_1_4z[10:3], celloutsig_1_4z[10:8] };
  assign celloutsig_1_16z = celloutsig_1_11z[6:3] >> { celloutsig_1_11z[2], celloutsig_1_14z };
  assign celloutsig_1_6z = { celloutsig_1_4z[4:3], celloutsig_1_4z[10:8] } <<< { celloutsig_1_4z[10:8], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_5z = { _00_, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } >>> celloutsig_0_4z[9:5];
  assign celloutsig_1_2z = celloutsig_1_1z[7:4] >>> { celloutsig_1_1z[7:5], celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_5z >>> in_data[21:17];
  assign { celloutsig_1_4z[6:3], celloutsig_1_4z[10:7] } = ~ { celloutsig_1_3z, celloutsig_1_0z };
  assign _02_[4:3] = { _01_, _00_ };
  assign celloutsig_1_4z[2:0] = celloutsig_1_4z[10:8];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
