<html><body><samp><pre>
<!@TC:1573729770>
# Thu Nov 14 19:09:28 2019

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16</a>
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1573729770> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1573729770> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v:36:17:36:27:@N:MO111:@XP_MSG">pwm_rgbled.v(36)</a><!@TM:1573729770> | Tristate driver owvrgbled2_1 (in view: work.pwm_rgbled(verilog)) on net owvrgbled2[2] (in view: work.pwm_rgbled(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v:36:17:36:27:@N:MO111:@XP_MSG">pwm_rgbled.v(36)</a><!@TM:1573729770> | Tristate driver owvrgbled2_2 (in view: work.pwm_rgbled(verilog)) on net owvrgbled2[1] (in view: work.pwm_rgbled(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v:36:17:36:27:@N:MO111:@XP_MSG">pwm_rgbled.v(36)</a><!@TM:1573729770> | Tristate driver owvrgbled2_3 (in view: work.pwm_rgbled(verilog)) on net owvrgbled2[0] (in view: work.pwm_rgbled(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v:35:17:35:27:@N:MO111:@XP_MSG">pwm_rgbled.v(35)</a><!@TM:1573729770> | Tristate driver owvrgbled1_1 (in view: work.pwm_rgbled(verilog)) on net owvrgbled1[2] (in view: work.pwm_rgbled(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v:35:17:35:27:@N:MO111:@XP_MSG">pwm_rgbled.v(35)</a><!@TM:1573729770> | Tristate driver owvrgbled1_2 (in view: work.pwm_rgbled(verilog)) on net owvrgbled1[1] (in view: work.pwm_rgbled(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v:35:17:35:27:@N:MO111:@XP_MSG">pwm_rgbled.v(35)</a><!@TM:1573729770> | Tristate driver owvrgbled1_3 (in view: work.pwm_rgbled(verilog)) on net owvrgbled1[0] (in view: work.pwm_rgbled(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1573729770> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v:35:17:35:27:@N:MO111:@XP_MSG">pwm_rgbled.v(35)</a><!@TM:1573729770> | Tristate driver owvrgbled1_obuft_0_.un1[0] (in view: work.pwm_rgbled(verilog)) on net owvrgbled1[0] (in view: work.pwm_rgbled(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v:35:17:35:27:@N:MO111:@XP_MSG">pwm_rgbled.v(35)</a><!@TM:1573729770> | Tristate driver owvrgbled1_obuft_1_.un1[0] (in view: work.pwm_rgbled(verilog)) on net owvrgbled1[1] (in view: work.pwm_rgbled(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v:35:17:35:27:@N:MO111:@XP_MSG">pwm_rgbled.v(35)</a><!@TM:1573729770> | Tristate driver owvrgbled1_obuft_2_.un1[0] (in view: work.pwm_rgbled(verilog)) on net owvrgbled1[2] (in view: work.pwm_rgbled(verilog)) has its enable tied to GND.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\project\verilog\step\series_courses\02_pwm\pwm_rgbled.v:36:17:36:27:@N:MO111:@XP_MSG">pwm_rgbled.v(36)</a><!@TM:1573729770> | Tristate driver owvrgbled2_obuft_0_.un1[0] (in view: work.pwm_rgbled(verilog)) on net owvrgbled2[0] (in view: work.pwm_rgbled(verilog)) has its enable tied to GND.

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 141MB)

Writing Analyst data base D:\Project\Verilog\STEP\series_courses\02_PWM\impl_pwm\synwork\pwm_impl_pwm_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1573729770> | Writing EDF file: D:\Project\Verilog\STEP\series_courses\02_PWM\impl_pwm\pwm_impl_pwm.edi 
M-2017.03L-SP1-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1573729770> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)



<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Nov 14 19:09:29 2019
#


Top view:               pwm_rgbled
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1573729770> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1573729770> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: NA






<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)

---------------------------------------
<a name=resourceUsage13></a>Resource Usage Report</a>
Part: lcmxo2_4000hc-5

Register bits: 0 of 4320 (0%)
PIC Latch:       0
I/O cells:       14


Details:
GSR:            1
OB:             8
OBZ:            6
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Nov 14 19:09:30 2019

###########################################################]

</pre></samp></body></html>
