--RB1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant at LC9_7_A1
--operation mode is normal

RB1_lcell_hgrant = GND;


--RB1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0 at LC5_6_J1
--operation mode is normal

RB1_lcell_hresp0 = !B1L4Q;


--RB1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1 at LC9_8_A1
--operation mode is normal

RB1_lcell_hresp1 = VCC;


--MB2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 at PLL_3
MB2_outclock1 = PLL(CLK1p, , );


--MB1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 at PLL_2
MB1_outclock0 = PLL(CLK2p, , );

--MB1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 at PLL_2
MB1_outclock1 = PLL(CLK2p, , );


--EB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0 at LC5_8_W2
--operation mode is arithmetic

EB2L3 = !EB2_readout_cnt[0];

--EB2L4 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~0COUT at LC5_8_W2
--operation mode is arithmetic

EB2L4 = CARRY(EB2_readout_cnt[0]);


--EB2L5 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1 at LC6_8_W2
--operation mode is arithmetic

EB2L5 = EB2_readout_cnt[1] $ EB2L4;

--EB2L6 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~1COUT at LC6_8_W2
--operation mode is arithmetic

EB2L6 = CARRY(!EB2L4 # !EB2_readout_cnt[1]);


--EB2L7 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2 at LC7_8_W2
--operation mode is arithmetic

EB2L7 = EB2_readout_cnt[2] $ !EB2L6;

--EB2L8 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~2COUT at LC7_8_W2
--operation mode is arithmetic

EB2L8 = CARRY(EB2_readout_cnt[2] & !EB2L6);


--EB2L9 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3 at LC8_8_W2
--operation mode is arithmetic

EB2L9 = EB2_readout_cnt[3] $ EB2L8;

--EB2L01 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~3COUT at LC8_8_W2
--operation mode is arithmetic

EB2L01 = CARRY(!EB2L8 # !EB2_readout_cnt[3]);


--EB2L11 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4 at LC9_8_W2
--operation mode is arithmetic

EB2L11 = EB2_readout_cnt[4] $ !EB2L01;

--EB2L21 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~4COUT at LC9_8_W2
--operation mode is arithmetic

EB2L21 = CARRY(EB2_readout_cnt[4] & !EB2L01);


--EB2L31 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5 at LC10_8_W2
--operation mode is arithmetic

EB2L31 = EB2_readout_cnt[5] $ EB2L21;

--EB2L41 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~5COUT at LC10_8_W2
--operation mode is arithmetic

EB2L41 = CARRY(!EB2L21 # !EB2_readout_cnt[5]);


--EB2L51 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6 at LC1_10_W2
--operation mode is arithmetic

EB2L51 = EB2_readout_cnt[6] $ !EB2L41;

--EB2L61 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~6COUT at LC1_10_W2
--operation mode is arithmetic

EB2L61 = CARRY(EB2_readout_cnt[6] & !EB2L41);


--EB2L71 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7 at LC2_10_W2
--operation mode is arithmetic

EB2L71 = EB2_readout_cnt[7] $ EB2L61;

--EB2L81 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~7COUT at LC2_10_W2
--operation mode is arithmetic

EB2L81 = CARRY(!EB2L61 # !EB2_readout_cnt[7]);


--EB2L91 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8 at LC3_10_W2
--operation mode is arithmetic

EB2L91 = EB2_readout_cnt[8] $ !EB2L81;

--EB2L02 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~8COUT at LC3_10_W2
--operation mode is arithmetic

EB2L02 = CARRY(EB2_readout_cnt[8] & !EB2L81);


--EB2L12 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9 at LC4_10_W2
--operation mode is arithmetic

EB2L12 = EB2_readout_cnt[9] $ EB2L02;

--EB2L22 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~9COUT at LC4_10_W2
--operation mode is arithmetic

EB2L22 = CARRY(!EB2L02 # !EB2_readout_cnt[9]);


--EB2L32 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10 at LC5_10_W2
--operation mode is arithmetic

EB2L32 = EB2_readout_cnt[10] $ !EB2L22;

--EB2L42 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~10COUT at LC5_10_W2
--operation mode is arithmetic

EB2L42 = CARRY(EB2_readout_cnt[10] & !EB2L22);


--EB2L52 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11 at LC6_10_W2
--operation mode is arithmetic

EB2L52 = EB2_readout_cnt[11] $ EB2L42;

--EB2L62 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~11COUT at LC6_10_W2
--operation mode is arithmetic

EB2L62 = CARRY(!EB2L42 # !EB2_readout_cnt[11]);


--EB2L72 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12 at LC7_10_W2
--operation mode is arithmetic

EB2L72 = EB2_readout_cnt[12] $ !EB2L62;

--EB2L82 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~12COUT at LC7_10_W2
--operation mode is arithmetic

EB2L82 = CARRY(EB2_readout_cnt[12] & !EB2L62);


--EB2L92 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13 at LC8_10_W2
--operation mode is arithmetic

EB2L92 = EB2_readout_cnt[13] $ EB2L82;

--EB2L03 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~13COUT at LC8_10_W2
--operation mode is arithmetic

EB2L03 = CARRY(!EB2L82 # !EB2_readout_cnt[13]);


--EB2L13 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14 at LC9_10_W2
--operation mode is arithmetic

EB2L13 = EB2_readout_cnt[14] $ !EB2L03;

--EB2L23 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~14COUT at LC9_10_W2
--operation mode is arithmetic

EB2L23 = CARRY(EB2_readout_cnt[14] & !EB2L03);


--EB2L33 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15 at LC10_10_W2
--operation mode is arithmetic

EB2L33 = EB2_readout_cnt[15] $ EB2L23;

--EB2L43 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~15COUT at LC10_10_W2
--operation mode is arithmetic

EB2L43 = CARRY(!EB2L23 # !EB2_readout_cnt[15]);


--EB2L53 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16 at LC1_12_W2
--operation mode is arithmetic

EB2L53 = EB2_readout_cnt[16] $ !EB2L43;

--EB2L63 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~16COUT at LC1_12_W2
--operation mode is arithmetic

EB2L63 = CARRY(EB2_readout_cnt[16] & !EB2L43);


--EB2L73 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17 at LC2_12_W2
--operation mode is arithmetic

EB2L73 = EB2_readout_cnt[17] $ EB2L63;

--EB2L83 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~17COUT at LC2_12_W2
--operation mode is arithmetic

EB2L83 = CARRY(!EB2L63 # !EB2_readout_cnt[17]);


--EB2L93 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18 at LC3_12_W2
--operation mode is arithmetic

EB2L93 = EB2_readout_cnt[18] $ !EB2L83;

--EB2L04 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~18COUT at LC3_12_W2
--operation mode is arithmetic

EB2L04 = CARRY(EB2_readout_cnt[18] & !EB2L83);


--EB2L14 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19 at LC4_12_W2
--operation mode is arithmetic

EB2L14 = EB2_readout_cnt[19] $ EB2L04;

--EB2L24 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~19COUT at LC4_12_W2
--operation mode is arithmetic

EB2L24 = CARRY(!EB2L04 # !EB2_readout_cnt[19]);


--EB2L34 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20 at LC5_12_W2
--operation mode is arithmetic

EB2L34 = EB2_readout_cnt[20] $ !EB2L24;

--EB2L44 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~20COUT at LC5_12_W2
--operation mode is arithmetic

EB2L44 = CARRY(EB2_readout_cnt[20] & !EB2L24);


--EB2L54 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21 at LC6_12_W2
--operation mode is arithmetic

EB2L54 = EB2_readout_cnt[21] $ EB2L44;

--EB2L64 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~21COUT at LC6_12_W2
--operation mode is arithmetic

EB2L64 = CARRY(!EB2L44 # !EB2_readout_cnt[21]);


--EB2L74 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22 at LC7_12_W2
--operation mode is arithmetic

EB2L74 = EB2_readout_cnt[22] $ !EB2L64;

--EB2L84 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~22COUT at LC7_12_W2
--operation mode is arithmetic

EB2L84 = CARRY(EB2_readout_cnt[22] & !EB2L64);


--EB2L94 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23 at LC8_12_W2
--operation mode is arithmetic

EB2L94 = EB2_readout_cnt[23] $ EB2L84;

--EB2L05 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~23COUT at LC8_12_W2
--operation mode is arithmetic

EB2L05 = CARRY(!EB2L84 # !EB2_readout_cnt[23]);


--EB2L15 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24 at LC9_12_W2
--operation mode is arithmetic

EB2L15 = EB2_readout_cnt[24] $ !EB2L05;

--EB2L25 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~24COUT at LC9_12_W2
--operation mode is arithmetic

EB2L25 = CARRY(EB2_readout_cnt[24] & !EB2L05);


--EB2L35 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25 at LC10_12_W2
--operation mode is arithmetic

EB2L35 = EB2_readout_cnt[25] $ EB2L25;

--EB2L45 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~25COUT at LC10_12_W2
--operation mode is arithmetic

EB2L45 = CARRY(!EB2L25 # !EB2_readout_cnt[25]);


--EB2L55 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26 at LC1_14_W2
--operation mode is arithmetic

EB2L55 = EB2_readout_cnt[26] $ !EB2L45;

--EB2L65 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~26COUT at LC1_14_W2
--operation mode is arithmetic

EB2L65 = CARRY(EB2_readout_cnt[26] & !EB2L45);


--EB2L75 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27 at LC2_14_W2
--operation mode is arithmetic

EB2L75 = EB2_readout_cnt[27] $ EB2L65;

--EB2L85 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~27COUT at LC2_14_W2
--operation mode is arithmetic

EB2L85 = CARRY(!EB2L65 # !EB2_readout_cnt[27]);


--EB2L95 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28 at LC3_14_W2
--operation mode is arithmetic

EB2L95 = EB2_readout_cnt[28] $ !EB2L85;

--EB2L06 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~28COUT at LC3_14_W2
--operation mode is arithmetic

EB2L06 = CARRY(EB2_readout_cnt[28] & !EB2L85);


--EB2L16 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29 at LC4_14_W2
--operation mode is arithmetic

EB2L16 = EB2_readout_cnt[29] $ EB2L06;

--EB2L26 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~29COUT at LC4_14_W2
--operation mode is arithmetic

EB2L26 = CARRY(!EB2L06 # !EB2_readout_cnt[29]);


--EB2L36 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30 at LC5_14_W2
--operation mode is arithmetic

EB2L36 = EB2_readout_cnt[30] $ !EB2L26;

--EB2L46 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~30COUT at LC5_14_W2
--operation mode is arithmetic

EB2L46 = CARRY(EB2_readout_cnt[30] & !EB2L26);


--EB2L56 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28~31 at LC6_14_W2
--operation mode is normal

EB2L56 = EB2L46 $ EB2_readout_cnt[31];


--DB2L46 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0 at LC5_1_T3
--operation mode is arithmetic

DB2L46 = !DB2_digitize_cnt[0];

--DB2L56 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~0COUT at LC5_1_T3
--operation mode is arithmetic

DB2L56 = CARRY(DB2_digitize_cnt[0]);


--DB2L66 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1 at LC6_1_T3
--operation mode is arithmetic

DB2L66 = DB2_digitize_cnt[1] $ DB2L56;

--DB2L76 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~1COUT at LC6_1_T3
--operation mode is arithmetic

DB2L76 = CARRY(!DB2L56 # !DB2_digitize_cnt[1]);


--DB2L86 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2 at LC7_1_T3
--operation mode is arithmetic

DB2L86 = DB2_digitize_cnt[2] $ !DB2L76;

--DB2L96 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~2COUT at LC7_1_T3
--operation mode is arithmetic

DB2L96 = CARRY(DB2_digitize_cnt[2] & !DB2L76);


--DB2L07 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3 at LC8_1_T3
--operation mode is arithmetic

DB2L07 = DB2_digitize_cnt[3] $ DB2L96;

--DB2L17 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~3COUT at LC8_1_T3
--operation mode is arithmetic

DB2L17 = CARRY(!DB2L96 # !DB2_digitize_cnt[3]);


--DB2L27 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4 at LC9_1_T3
--operation mode is arithmetic

DB2L27 = DB2_digitize_cnt[4] $ !DB2L17;

--DB2L37 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~4COUT at LC9_1_T3
--operation mode is arithmetic

DB2L37 = CARRY(DB2_digitize_cnt[4] & !DB2L17);


--DB2L47 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5 at LC10_1_T3
--operation mode is arithmetic

DB2L47 = DB2_digitize_cnt[5] $ DB2L37;

--DB2L57 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~5COUT at LC10_1_T3
--operation mode is arithmetic

DB2L57 = CARRY(!DB2L37 # !DB2_digitize_cnt[5]);


--DB2L67 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6 at LC1_3_T3
--operation mode is arithmetic

DB2L67 = DB2_digitize_cnt[6] $ !DB2L57;

--DB2L77 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~6COUT at LC1_3_T3
--operation mode is arithmetic

DB2L77 = CARRY(DB2_digitize_cnt[6] & !DB2L57);


--DB2L87 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7 at LC2_3_T3
--operation mode is arithmetic

DB2L87 = DB2_digitize_cnt[7] $ DB2L77;

--DB2L97 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~7COUT at LC2_3_T3
--operation mode is arithmetic

DB2L97 = CARRY(!DB2L77 # !DB2_digitize_cnt[7]);


--DB2L08 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8 at LC3_3_T3
--operation mode is arithmetic

DB2L08 = DB2_digitize_cnt[8] $ !DB2L97;

--DB2L18 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~8COUT at LC3_3_T3
--operation mode is arithmetic

DB2L18 = CARRY(DB2_digitize_cnt[8] & !DB2L97);


--DB2L28 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9 at LC4_3_T3
--operation mode is arithmetic

DB2L28 = DB2_digitize_cnt[9] $ DB2L18;

--DB2L38 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~9COUT at LC4_3_T3
--operation mode is arithmetic

DB2L38 = CARRY(!DB2L18 # !DB2_digitize_cnt[9]);


--DB2L48 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10 at LC5_3_T3
--operation mode is arithmetic

DB2L48 = DB2_digitize_cnt[10] $ !DB2L38;

--DB2L58 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~10COUT at LC5_3_T3
--operation mode is arithmetic

DB2L58 = CARRY(DB2_digitize_cnt[10] & !DB2L38);


--DB2L68 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11 at LC6_3_T3
--operation mode is arithmetic

DB2L68 = DB2_digitize_cnt[11] $ DB2L58;

--DB2L78 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~11COUT at LC6_3_T3
--operation mode is arithmetic

DB2L78 = CARRY(!DB2L58 # !DB2_digitize_cnt[11]);


--DB2L88 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12 at LC7_3_T3
--operation mode is arithmetic

DB2L88 = DB2_digitize_cnt[12] $ !DB2L78;

--DB2L98 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~12COUT at LC7_3_T3
--operation mode is arithmetic

DB2L98 = CARRY(DB2_digitize_cnt[12] & !DB2L78);


--DB2L09 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13 at LC8_3_T3
--operation mode is arithmetic

DB2L09 = DB2_digitize_cnt[13] $ DB2L98;

--DB2L19 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~13COUT at LC8_3_T3
--operation mode is arithmetic

DB2L19 = CARRY(!DB2L98 # !DB2_digitize_cnt[13]);


--DB2L29 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14 at LC9_3_T3
--operation mode is arithmetic

DB2L29 = DB2_digitize_cnt[14] $ !DB2L19;

--DB2L39 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~14COUT at LC9_3_T3
--operation mode is arithmetic

DB2L39 = CARRY(DB2_digitize_cnt[14] & !DB2L19);


--DB2L49 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15 at LC10_3_T3
--operation mode is arithmetic

DB2L49 = DB2_digitize_cnt[15] $ DB2L39;

--DB2L59 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~15COUT at LC10_3_T3
--operation mode is arithmetic

DB2L59 = CARRY(!DB2L39 # !DB2_digitize_cnt[15]);


--DB2L69 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16 at LC1_5_T3
--operation mode is arithmetic

DB2L69 = DB2_digitize_cnt[16] $ !DB2L59;

--DB2L79 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~16COUT at LC1_5_T3
--operation mode is arithmetic

DB2L79 = CARRY(DB2_digitize_cnt[16] & !DB2L59);


--DB2L89 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17 at LC2_5_T3
--operation mode is arithmetic

DB2L89 = DB2_digitize_cnt[17] $ DB2L79;

--DB2L99 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~17COUT at LC2_5_T3
--operation mode is arithmetic

DB2L99 = CARRY(!DB2L79 # !DB2_digitize_cnt[17]);


--DB2L001 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18 at LC3_5_T3
--operation mode is arithmetic

DB2L001 = DB2_digitize_cnt[18] $ !DB2L99;

--DB2L101 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~18COUT at LC3_5_T3
--operation mode is arithmetic

DB2L101 = CARRY(DB2_digitize_cnt[18] & !DB2L99);


--DB2L201 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19 at LC4_5_T3
--operation mode is arithmetic

DB2L201 = DB2_digitize_cnt[19] $ DB2L101;

--DB2L301 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~19COUT at LC4_5_T3
--operation mode is arithmetic

DB2L301 = CARRY(!DB2L101 # !DB2_digitize_cnt[19]);


--DB2L401 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20 at LC5_5_T3
--operation mode is arithmetic

DB2L401 = DB2_digitize_cnt[20] $ !DB2L301;

--DB2L501 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~20COUT at LC5_5_T3
--operation mode is arithmetic

DB2L501 = CARRY(DB2_digitize_cnt[20] & !DB2L301);


--DB2L601 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21 at LC6_5_T3
--operation mode is arithmetic

DB2L601 = DB2_digitize_cnt[21] $ DB2L501;

--DB2L701 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~21COUT at LC6_5_T3
--operation mode is arithmetic

DB2L701 = CARRY(!DB2L501 # !DB2_digitize_cnt[21]);


--DB2L801 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22 at LC7_5_T3
--operation mode is arithmetic

DB2L801 = DB2_digitize_cnt[22] $ !DB2L701;

--DB2L901 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~22COUT at LC7_5_T3
--operation mode is arithmetic

DB2L901 = CARRY(DB2_digitize_cnt[22] & !DB2L701);


--DB2L011 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23 at LC8_5_T3
--operation mode is arithmetic

DB2L011 = DB2_digitize_cnt[23] $ DB2L901;

--DB2L111 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~23COUT at LC8_5_T3
--operation mode is arithmetic

DB2L111 = CARRY(!DB2L901 # !DB2_digitize_cnt[23]);


--DB2L211 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24 at LC9_5_T3
--operation mode is arithmetic

DB2L211 = DB2_digitize_cnt[24] $ !DB2L111;

--DB2L311 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~24COUT at LC9_5_T3
--operation mode is arithmetic

DB2L311 = CARRY(DB2_digitize_cnt[24] & !DB2L111);


--DB2L411 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25 at LC10_5_T3
--operation mode is arithmetic

DB2L411 = DB2_digitize_cnt[25] $ DB2L311;

--DB2L511 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~25COUT at LC10_5_T3
--operation mode is arithmetic

DB2L511 = CARRY(!DB2L311 # !DB2_digitize_cnt[25]);


--DB2L611 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26 at LC1_7_T3
--operation mode is arithmetic

DB2L611 = DB2_digitize_cnt[26] $ !DB2L511;

--DB2L711 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~26COUT at LC1_7_T3
--operation mode is arithmetic

DB2L711 = CARRY(DB2_digitize_cnt[26] & !DB2L511);


--DB2L811 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27 at LC2_7_T3
--operation mode is arithmetic

DB2L811 = DB2_digitize_cnt[27] $ DB2L711;

--DB2L911 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~27COUT at LC2_7_T3
--operation mode is arithmetic

DB2L911 = CARRY(!DB2L711 # !DB2_digitize_cnt[27]);


--DB2L021 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28 at LC3_7_T3
--operation mode is arithmetic

DB2L021 = DB2_digitize_cnt[28] $ !DB2L911;

--DB2L121 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~28COUT at LC3_7_T3
--operation mode is arithmetic

DB2L121 = CARRY(DB2_digitize_cnt[28] & !DB2L911);


--DB2L221 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29 at LC4_7_T3
--operation mode is arithmetic

DB2L221 = DB2_digitize_cnt[29] $ DB2L121;

--DB2L321 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~29COUT at LC4_7_T3
--operation mode is arithmetic

DB2L321 = CARRY(!DB2L121 # !DB2_digitize_cnt[29]);


--DB2L421 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30 at LC5_7_T3
--operation mode is arithmetic

DB2L421 = DB2_digitize_cnt[30] $ !DB2L321;

--DB2L521 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~30COUT at LC5_7_T3
--operation mode is arithmetic

DB2L521 = CARRY(DB2_digitize_cnt[30] & !DB2L321);


--DB2L621 is atwd:atwd1|atwd_control:inst_atwd_control|add_59~31 at LC6_7_T3
--operation mode is normal

DB2L621 = DB2_digitize_cnt[31] $ DB2L521;


--DB2L1 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0 at LC5_10_J2
--operation mode is arithmetic

DB2L1 = !DB2_settle_cnt[0];

--DB2L2 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~0COUT at LC5_10_J2
--operation mode is arithmetic

DB2L2 = CARRY(DB2_settle_cnt[0]);


--DB2L3 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1 at LC6_10_J2
--operation mode is arithmetic

DB2L3 = DB2_settle_cnt[1] $ DB2L2;

--DB2L4 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~1COUT at LC6_10_J2
--operation mode is arithmetic

DB2L4 = CARRY(!DB2L2 # !DB2_settle_cnt[1]);


--DB2L5 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2 at LC7_10_J2
--operation mode is arithmetic

DB2L5 = DB2_settle_cnt[2] $ !DB2L4;

--DB2L6 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~2COUT at LC7_10_J2
--operation mode is arithmetic

DB2L6 = CARRY(DB2_settle_cnt[2] & !DB2L4);


--DB2L7 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3 at LC8_10_J2
--operation mode is arithmetic

DB2L7 = DB2_settle_cnt[3] $ DB2L6;

--DB2L8 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~3COUT at LC8_10_J2
--operation mode is arithmetic

DB2L8 = CARRY(!DB2L6 # !DB2_settle_cnt[3]);


--DB2L9 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4 at LC9_10_J2
--operation mode is arithmetic

DB2L9 = DB2_settle_cnt[4] $ !DB2L8;

--DB2L01 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~4COUT at LC9_10_J2
--operation mode is arithmetic

DB2L01 = CARRY(DB2_settle_cnt[4] & !DB2L8);


--DB2L11 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5 at LC10_10_J2
--operation mode is arithmetic

DB2L11 = DB2_settle_cnt[5] $ DB2L01;

--DB2L21 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~5COUT at LC10_10_J2
--operation mode is arithmetic

DB2L21 = CARRY(!DB2L01 # !DB2_settle_cnt[5]);


--DB2L31 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6 at LC1_12_J2
--operation mode is arithmetic

DB2L31 = DB2_settle_cnt[6] $ !DB2L21;

--DB2L41 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~6COUT at LC1_12_J2
--operation mode is arithmetic

DB2L41 = CARRY(DB2_settle_cnt[6] & !DB2L21);


--DB2L51 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7 at LC2_12_J2
--operation mode is arithmetic

DB2L51 = DB2_settle_cnt[7] $ DB2L41;

--DB2L61 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~7COUT at LC2_12_J2
--operation mode is arithmetic

DB2L61 = CARRY(!DB2L41 # !DB2_settle_cnt[7]);


--DB2L71 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8 at LC3_12_J2
--operation mode is arithmetic

DB2L71 = DB2_settle_cnt[8] $ !DB2L61;

--DB2L81 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~8COUT at LC3_12_J2
--operation mode is arithmetic

DB2L81 = CARRY(DB2_settle_cnt[8] & !DB2L61);


--DB2L91 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9 at LC4_12_J2
--operation mode is arithmetic

DB2L91 = DB2_settle_cnt[9] $ DB2L81;

--DB2L02 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~9COUT at LC4_12_J2
--operation mode is arithmetic

DB2L02 = CARRY(!DB2L81 # !DB2_settle_cnt[9]);


--DB2L12 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10 at LC5_12_J2
--operation mode is arithmetic

DB2L12 = DB2_settle_cnt[10] $ !DB2L02;

--DB2L22 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~10COUT at LC5_12_J2
--operation mode is arithmetic

DB2L22 = CARRY(DB2_settle_cnt[10] & !DB2L02);


--DB2L32 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11 at LC6_12_J2
--operation mode is arithmetic

DB2L32 = DB2_settle_cnt[11] $ DB2L22;

--DB2L42 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~11COUT at LC6_12_J2
--operation mode is arithmetic

DB2L42 = CARRY(!DB2L22 # !DB2_settle_cnt[11]);


--DB2L52 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12 at LC7_12_J2
--operation mode is arithmetic

DB2L52 = DB2_settle_cnt[12] $ !DB2L42;

--DB2L62 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~12COUT at LC7_12_J2
--operation mode is arithmetic

DB2L62 = CARRY(DB2_settle_cnt[12] & !DB2L42);


--DB2L72 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13 at LC8_12_J2
--operation mode is arithmetic

DB2L72 = DB2_settle_cnt[13] $ DB2L62;

--DB2L82 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~13COUT at LC8_12_J2
--operation mode is arithmetic

DB2L82 = CARRY(!DB2L62 # !DB2_settle_cnt[13]);


--DB2L92 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14 at LC9_12_J2
--operation mode is arithmetic

DB2L92 = DB2_settle_cnt[14] $ !DB2L82;

--DB2L03 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~14COUT at LC9_12_J2
--operation mode is arithmetic

DB2L03 = CARRY(DB2_settle_cnt[14] & !DB2L82);


--DB2L13 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15 at LC10_12_J2
--operation mode is arithmetic

DB2L13 = DB2_settle_cnt[15] $ DB2L03;

--DB2L23 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~15COUT at LC10_12_J2
--operation mode is arithmetic

DB2L23 = CARRY(!DB2L03 # !DB2_settle_cnt[15]);


--DB2L33 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16 at LC1_14_J2
--operation mode is arithmetic

DB2L33 = DB2_settle_cnt[16] $ !DB2L23;

--DB2L43 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~16COUT at LC1_14_J2
--operation mode is arithmetic

DB2L43 = CARRY(DB2_settle_cnt[16] & !DB2L23);


--DB2L53 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17 at LC2_14_J2
--operation mode is arithmetic

DB2L53 = DB2_settle_cnt[17] $ DB2L43;

--DB2L63 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~17COUT at LC2_14_J2
--operation mode is arithmetic

DB2L63 = CARRY(!DB2L43 # !DB2_settle_cnt[17]);


--DB2L73 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18 at LC3_14_J2
--operation mode is arithmetic

DB2L73 = DB2_settle_cnt[18] $ !DB2L63;

--DB2L83 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~18COUT at LC3_14_J2
--operation mode is arithmetic

DB2L83 = CARRY(DB2_settle_cnt[18] & !DB2L63);


--DB2L93 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19 at LC4_14_J2
--operation mode is arithmetic

DB2L93 = DB2_settle_cnt[19] $ DB2L83;

--DB2L04 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~19COUT at LC4_14_J2
--operation mode is arithmetic

DB2L04 = CARRY(!DB2L83 # !DB2_settle_cnt[19]);


--DB2L14 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20 at LC5_14_J2
--operation mode is arithmetic

DB2L14 = DB2_settle_cnt[20] $ !DB2L04;

--DB2L24 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~20COUT at LC5_14_J2
--operation mode is arithmetic

DB2L24 = CARRY(DB2_settle_cnt[20] & !DB2L04);


--DB2L34 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21 at LC6_14_J2
--operation mode is arithmetic

DB2L34 = DB2_settle_cnt[21] $ DB2L24;

--DB2L44 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~21COUT at LC6_14_J2
--operation mode is arithmetic

DB2L44 = CARRY(!DB2L24 # !DB2_settle_cnt[21]);


--DB2L54 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22 at LC7_14_J2
--operation mode is arithmetic

DB2L54 = DB2_settle_cnt[22] $ !DB2L44;

--DB2L64 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~22COUT at LC7_14_J2
--operation mode is arithmetic

DB2L64 = CARRY(DB2_settle_cnt[22] & !DB2L44);


--DB2L74 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23 at LC8_14_J2
--operation mode is arithmetic

DB2L74 = DB2_settle_cnt[23] $ DB2L64;

--DB2L84 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~23COUT at LC8_14_J2
--operation mode is arithmetic

DB2L84 = CARRY(!DB2L64 # !DB2_settle_cnt[23]);


--DB2L94 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24 at LC9_14_J2
--operation mode is arithmetic

DB2L94 = DB2_settle_cnt[24] $ !DB2L84;

--DB2L05 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~24COUT at LC9_14_J2
--operation mode is arithmetic

DB2L05 = CARRY(DB2_settle_cnt[24] & !DB2L84);


--DB2L15 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25 at LC10_14_J2
--operation mode is arithmetic

DB2L15 = DB2_settle_cnt[25] $ DB2L05;

--DB2L25 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~25COUT at LC10_14_J2
--operation mode is arithmetic

DB2L25 = CARRY(!DB2L05 # !DB2_settle_cnt[25]);


--DB2L35 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26 at LC1_16_J2
--operation mode is arithmetic

DB2L35 = DB2_settle_cnt[26] $ !DB2L25;

--DB2L45 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~26COUT at LC1_16_J2
--operation mode is arithmetic

DB2L45 = CARRY(DB2_settle_cnt[26] & !DB2L25);


--DB2L55 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27 at LC2_16_J2
--operation mode is arithmetic

DB2L55 = DB2_settle_cnt[27] $ DB2L45;

--DB2L65 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~27COUT at LC2_16_J2
--operation mode is arithmetic

DB2L65 = CARRY(!DB2L45 # !DB2_settle_cnt[27]);


--DB2L75 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28 at LC3_16_J2
--operation mode is arithmetic

DB2L75 = DB2_settle_cnt[28] $ !DB2L65;

--DB2L85 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~28COUT at LC3_16_J2
--operation mode is arithmetic

DB2L85 = CARRY(DB2_settle_cnt[28] & !DB2L65);


--DB2L95 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29 at LC4_16_J2
--operation mode is arithmetic

DB2L95 = DB2_settle_cnt[29] $ DB2L85;

--DB2L06 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~29COUT at LC4_16_J2
--operation mode is arithmetic

DB2L06 = CARRY(!DB2L85 # !DB2_settle_cnt[29]);


--DB2L16 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30 at LC5_16_J2
--operation mode is arithmetic

DB2L16 = DB2_settle_cnt[30] $ !DB2L06;

--DB2L26 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~30COUT at LC5_16_J2
--operation mode is arithmetic

DB2L26 = CARRY(DB2_settle_cnt[30] & !DB2L06);


--DB2L36 is atwd:atwd1|atwd_control:inst_atwd_control|add_43~31 at LC6_16_J2
--operation mode is normal

DB2L36 = DB2L26 $ DB2_settle_cnt[31];


--EB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0 at LC5_5_H2
--operation mode is arithmetic

EB1L3 = !EB1_readout_cnt[0];

--EB1L4 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~0COUT at LC5_5_H2
--operation mode is arithmetic

EB1L4 = CARRY(EB1_readout_cnt[0]);


--EB1L5 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1 at LC6_5_H2
--operation mode is arithmetic

EB1L5 = EB1_readout_cnt[1] $ EB1L4;

--EB1L6 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~1COUT at LC6_5_H2
--operation mode is arithmetic

EB1L6 = CARRY(!EB1L4 # !EB1_readout_cnt[1]);


--EB1L7 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2 at LC7_5_H2
--operation mode is arithmetic

EB1L7 = EB1_readout_cnt[2] $ !EB1L6;

--EB1L8 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~2COUT at LC7_5_H2
--operation mode is arithmetic

EB1L8 = CARRY(EB1_readout_cnt[2] & !EB1L6);


--EB1L9 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3 at LC8_5_H2
--operation mode is arithmetic

EB1L9 = EB1_readout_cnt[3] $ EB1L8;

--EB1L01 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~3COUT at LC8_5_H2
--operation mode is arithmetic

EB1L01 = CARRY(!EB1L8 # !EB1_readout_cnt[3]);


--EB1L11 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4 at LC9_5_H2
--operation mode is arithmetic

EB1L11 = EB1_readout_cnt[4] $ !EB1L01;

--EB1L21 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~4COUT at LC9_5_H2
--operation mode is arithmetic

EB1L21 = CARRY(EB1_readout_cnt[4] & !EB1L01);


--EB1L31 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5 at LC10_5_H2
--operation mode is arithmetic

EB1L31 = EB1_readout_cnt[5] $ EB1L21;

--EB1L41 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~5COUT at LC10_5_H2
--operation mode is arithmetic

EB1L41 = CARRY(!EB1L21 # !EB1_readout_cnt[5]);


--EB1L51 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6 at LC1_7_H2
--operation mode is arithmetic

EB1L51 = EB1_readout_cnt[6] $ !EB1L41;

--EB1L61 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~6COUT at LC1_7_H2
--operation mode is arithmetic

EB1L61 = CARRY(EB1_readout_cnt[6] & !EB1L41);


--EB1L71 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7 at LC2_7_H2
--operation mode is arithmetic

EB1L71 = EB1_readout_cnt[7] $ EB1L61;

--EB1L81 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~7COUT at LC2_7_H2
--operation mode is arithmetic

EB1L81 = CARRY(!EB1L61 # !EB1_readout_cnt[7]);


--EB1L91 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8 at LC3_7_H2
--operation mode is arithmetic

EB1L91 = EB1_readout_cnt[8] $ !EB1L81;

--EB1L02 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~8COUT at LC3_7_H2
--operation mode is arithmetic

EB1L02 = CARRY(EB1_readout_cnt[8] & !EB1L81);


--EB1L12 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9 at LC4_7_H2
--operation mode is arithmetic

EB1L12 = EB1_readout_cnt[9] $ EB1L02;

--EB1L22 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~9COUT at LC4_7_H2
--operation mode is arithmetic

EB1L22 = CARRY(!EB1L02 # !EB1_readout_cnt[9]);


--EB1L32 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10 at LC5_7_H2
--operation mode is arithmetic

EB1L32 = EB1_readout_cnt[10] $ !EB1L22;

--EB1L42 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~10COUT at LC5_7_H2
--operation mode is arithmetic

EB1L42 = CARRY(EB1_readout_cnt[10] & !EB1L22);


--EB1L52 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11 at LC6_7_H2
--operation mode is arithmetic

EB1L52 = EB1_readout_cnt[11] $ EB1L42;

--EB1L62 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~11COUT at LC6_7_H2
--operation mode is arithmetic

EB1L62 = CARRY(!EB1L42 # !EB1_readout_cnt[11]);


--EB1L72 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12 at LC7_7_H2
--operation mode is arithmetic

EB1L72 = EB1_readout_cnt[12] $ !EB1L62;

--EB1L82 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~12COUT at LC7_7_H2
--operation mode is arithmetic

EB1L82 = CARRY(EB1_readout_cnt[12] & !EB1L62);


--EB1L92 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13 at LC8_7_H2
--operation mode is arithmetic

EB1L92 = EB1_readout_cnt[13] $ EB1L82;

--EB1L03 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~13COUT at LC8_7_H2
--operation mode is arithmetic

EB1L03 = CARRY(!EB1L82 # !EB1_readout_cnt[13]);


--EB1L13 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14 at LC9_7_H2
--operation mode is arithmetic

EB1L13 = EB1_readout_cnt[14] $ !EB1L03;

--EB1L23 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~14COUT at LC9_7_H2
--operation mode is arithmetic

EB1L23 = CARRY(EB1_readout_cnt[14] & !EB1L03);


--EB1L33 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15 at LC10_7_H2
--operation mode is arithmetic

EB1L33 = EB1_readout_cnt[15] $ EB1L23;

--EB1L43 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~15COUT at LC10_7_H2
--operation mode is arithmetic

EB1L43 = CARRY(!EB1L23 # !EB1_readout_cnt[15]);


--EB1L53 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16 at LC1_9_H2
--operation mode is arithmetic

EB1L53 = EB1_readout_cnt[16] $ !EB1L43;

--EB1L63 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~16COUT at LC1_9_H2
--operation mode is arithmetic

EB1L63 = CARRY(EB1_readout_cnt[16] & !EB1L43);


--EB1L73 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17 at LC2_9_H2
--operation mode is arithmetic

EB1L73 = EB1_readout_cnt[17] $ EB1L63;

--EB1L83 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~17COUT at LC2_9_H2
--operation mode is arithmetic

EB1L83 = CARRY(!EB1L63 # !EB1_readout_cnt[17]);


--EB1L93 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18 at LC3_9_H2
--operation mode is arithmetic

EB1L93 = EB1_readout_cnt[18] $ !EB1L83;

--EB1L04 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~18COUT at LC3_9_H2
--operation mode is arithmetic

EB1L04 = CARRY(EB1_readout_cnt[18] & !EB1L83);


--EB1L14 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19 at LC4_9_H2
--operation mode is arithmetic

EB1L14 = EB1_readout_cnt[19] $ EB1L04;

--EB1L24 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~19COUT at LC4_9_H2
--operation mode is arithmetic

EB1L24 = CARRY(!EB1L04 # !EB1_readout_cnt[19]);


--EB1L34 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20 at LC5_9_H2
--operation mode is arithmetic

EB1L34 = EB1_readout_cnt[20] $ !EB1L24;

--EB1L44 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~20COUT at LC5_9_H2
--operation mode is arithmetic

EB1L44 = CARRY(EB1_readout_cnt[20] & !EB1L24);


--EB1L54 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21 at LC6_9_H2
--operation mode is arithmetic

EB1L54 = EB1_readout_cnt[21] $ EB1L44;

--EB1L64 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~21COUT at LC6_9_H2
--operation mode is arithmetic

EB1L64 = CARRY(!EB1L44 # !EB1_readout_cnt[21]);


--EB1L74 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22 at LC7_9_H2
--operation mode is arithmetic

EB1L74 = EB1_readout_cnt[22] $ !EB1L64;

--EB1L84 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~22COUT at LC7_9_H2
--operation mode is arithmetic

EB1L84 = CARRY(EB1_readout_cnt[22] & !EB1L64);


--EB1L94 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23 at LC8_9_H2
--operation mode is arithmetic

EB1L94 = EB1_readout_cnt[23] $ EB1L84;

--EB1L05 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~23COUT at LC8_9_H2
--operation mode is arithmetic

EB1L05 = CARRY(!EB1L84 # !EB1_readout_cnt[23]);


--EB1L15 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24 at LC9_9_H2
--operation mode is arithmetic

EB1L15 = EB1_readout_cnt[24] $ !EB1L05;

--EB1L25 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~24COUT at LC9_9_H2
--operation mode is arithmetic

EB1L25 = CARRY(EB1_readout_cnt[24] & !EB1L05);


--EB1L35 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25 at LC10_9_H2
--operation mode is arithmetic

EB1L35 = EB1_readout_cnt[25] $ EB1L25;

--EB1L45 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~25COUT at LC10_9_H2
--operation mode is arithmetic

EB1L45 = CARRY(!EB1L25 # !EB1_readout_cnt[25]);


--EB1L55 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26 at LC1_11_H2
--operation mode is arithmetic

EB1L55 = EB1_readout_cnt[26] $ !EB1L45;

--EB1L65 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~26COUT at LC1_11_H2
--operation mode is arithmetic

EB1L65 = CARRY(EB1_readout_cnt[26] & !EB1L45);


--EB1L75 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27 at LC2_11_H2
--operation mode is arithmetic

EB1L75 = EB1_readout_cnt[27] $ EB1L65;

--EB1L85 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~27COUT at LC2_11_H2
--operation mode is arithmetic

EB1L85 = CARRY(!EB1L65 # !EB1_readout_cnt[27]);


--EB1L95 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28 at LC3_11_H2
--operation mode is arithmetic

EB1L95 = EB1_readout_cnt[28] $ !EB1L85;

--EB1L06 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~28COUT at LC3_11_H2
--operation mode is arithmetic

EB1L06 = CARRY(EB1_readout_cnt[28] & !EB1L85);


--EB1L16 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29 at LC4_11_H2
--operation mode is arithmetic

EB1L16 = EB1_readout_cnt[29] $ EB1L06;

--EB1L26 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~29COUT at LC4_11_H2
--operation mode is arithmetic

EB1L26 = CARRY(!EB1L06 # !EB1_readout_cnt[29]);


--EB1L36 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30 at LC5_11_H2
--operation mode is arithmetic

EB1L36 = EB1_readout_cnt[30] $ !EB1L26;

--EB1L46 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~30COUT at LC5_11_H2
--operation mode is arithmetic

EB1L46 = CARRY(EB1_readout_cnt[30] & !EB1L26);


--EB1L56 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28~31 at LC6_11_H2
--operation mode is normal

EB1L56 = EB1_readout_cnt[31] $ EB1L46;


--DB1L46 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0 at LC5_6_V2
--operation mode is arithmetic

DB1L46 = !DB1_digitize_cnt[0];

--DB1L56 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~0COUT at LC5_6_V2
--operation mode is arithmetic

DB1L56 = CARRY(DB1_digitize_cnt[0]);


--DB1L66 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1 at LC6_6_V2
--operation mode is arithmetic

DB1L66 = DB1_digitize_cnt[1] $ DB1L56;

--DB1L76 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~1COUT at LC6_6_V2
--operation mode is arithmetic

DB1L76 = CARRY(!DB1L56 # !DB1_digitize_cnt[1]);


--DB1L86 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2 at LC7_6_V2
--operation mode is arithmetic

DB1L86 = DB1_digitize_cnt[2] $ !DB1L76;

--DB1L96 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~2COUT at LC7_6_V2
--operation mode is arithmetic

DB1L96 = CARRY(DB1_digitize_cnt[2] & !DB1L76);


--DB1L07 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3 at LC8_6_V2
--operation mode is arithmetic

DB1L07 = DB1_digitize_cnt[3] $ DB1L96;

--DB1L17 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~3COUT at LC8_6_V2
--operation mode is arithmetic

DB1L17 = CARRY(!DB1L96 # !DB1_digitize_cnt[3]);


--DB1L27 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4 at LC9_6_V2
--operation mode is arithmetic

DB1L27 = DB1_digitize_cnt[4] $ !DB1L17;

--DB1L37 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~4COUT at LC9_6_V2
--operation mode is arithmetic

DB1L37 = CARRY(DB1_digitize_cnt[4] & !DB1L17);


--DB1L47 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5 at LC10_6_V2
--operation mode is arithmetic

DB1L47 = DB1_digitize_cnt[5] $ DB1L37;

--DB1L57 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~5COUT at LC10_6_V2
--operation mode is arithmetic

DB1L57 = CARRY(!DB1L37 # !DB1_digitize_cnt[5]);


--DB1L67 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6 at LC1_8_V2
--operation mode is arithmetic

DB1L67 = DB1_digitize_cnt[6] $ !DB1L57;

--DB1L77 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~6COUT at LC1_8_V2
--operation mode is arithmetic

DB1L77 = CARRY(DB1_digitize_cnt[6] & !DB1L57);


--DB1L87 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7 at LC2_8_V2
--operation mode is arithmetic

DB1L87 = DB1_digitize_cnt[7] $ DB1L77;

--DB1L97 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~7COUT at LC2_8_V2
--operation mode is arithmetic

DB1L97 = CARRY(!DB1L77 # !DB1_digitize_cnt[7]);


--DB1L08 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8 at LC3_8_V2
--operation mode is arithmetic

DB1L08 = DB1_digitize_cnt[8] $ !DB1L97;

--DB1L18 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~8COUT at LC3_8_V2
--operation mode is arithmetic

DB1L18 = CARRY(DB1_digitize_cnt[8] & !DB1L97);


--DB1L28 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9 at LC4_8_V2
--operation mode is arithmetic

DB1L28 = DB1_digitize_cnt[9] $ DB1L18;

--DB1L38 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~9COUT at LC4_8_V2
--operation mode is arithmetic

DB1L38 = CARRY(!DB1L18 # !DB1_digitize_cnt[9]);


--DB1L48 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10 at LC5_8_V2
--operation mode is arithmetic

DB1L48 = DB1_digitize_cnt[10] $ !DB1L38;

--DB1L58 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~10COUT at LC5_8_V2
--operation mode is arithmetic

DB1L58 = CARRY(DB1_digitize_cnt[10] & !DB1L38);


--DB1L68 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11 at LC6_8_V2
--operation mode is arithmetic

DB1L68 = DB1_digitize_cnt[11] $ DB1L58;

--DB1L78 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~11COUT at LC6_8_V2
--operation mode is arithmetic

DB1L78 = CARRY(!DB1L58 # !DB1_digitize_cnt[11]);


--DB1L88 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12 at LC7_8_V2
--operation mode is arithmetic

DB1L88 = DB1_digitize_cnt[12] $ !DB1L78;

--DB1L98 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~12COUT at LC7_8_V2
--operation mode is arithmetic

DB1L98 = CARRY(DB1_digitize_cnt[12] & !DB1L78);


--DB1L09 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13 at LC8_8_V2
--operation mode is arithmetic

DB1L09 = DB1_digitize_cnt[13] $ DB1L98;

--DB1L19 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~13COUT at LC8_8_V2
--operation mode is arithmetic

DB1L19 = CARRY(!DB1L98 # !DB1_digitize_cnt[13]);


--DB1L29 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14 at LC9_8_V2
--operation mode is arithmetic

DB1L29 = DB1_digitize_cnt[14] $ !DB1L19;

--DB1L39 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~14COUT at LC9_8_V2
--operation mode is arithmetic

DB1L39 = CARRY(DB1_digitize_cnt[14] & !DB1L19);


--DB1L49 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15 at LC10_8_V2
--operation mode is arithmetic

DB1L49 = DB1_digitize_cnt[15] $ DB1L39;

--DB1L59 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~15COUT at LC10_8_V2
--operation mode is arithmetic

DB1L59 = CARRY(!DB1L39 # !DB1_digitize_cnt[15]);


--DB1L69 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16 at LC1_10_V2
--operation mode is arithmetic

DB1L69 = DB1_digitize_cnt[16] $ !DB1L59;

--DB1L79 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~16COUT at LC1_10_V2
--operation mode is arithmetic

DB1L79 = CARRY(DB1_digitize_cnt[16] & !DB1L59);


--DB1L89 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17 at LC2_10_V2
--operation mode is arithmetic

DB1L89 = DB1_digitize_cnt[17] $ DB1L79;

--DB1L99 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~17COUT at LC2_10_V2
--operation mode is arithmetic

DB1L99 = CARRY(!DB1L79 # !DB1_digitize_cnt[17]);


--DB1L001 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18 at LC3_10_V2
--operation mode is arithmetic

DB1L001 = DB1_digitize_cnt[18] $ !DB1L99;

--DB1L101 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~18COUT at LC3_10_V2
--operation mode is arithmetic

DB1L101 = CARRY(DB1_digitize_cnt[18] & !DB1L99);


--DB1L201 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19 at LC4_10_V2
--operation mode is arithmetic

DB1L201 = DB1_digitize_cnt[19] $ DB1L101;

--DB1L301 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~19COUT at LC4_10_V2
--operation mode is arithmetic

DB1L301 = CARRY(!DB1L101 # !DB1_digitize_cnt[19]);


--DB1L401 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20 at LC5_10_V2
--operation mode is arithmetic

DB1L401 = DB1_digitize_cnt[20] $ !DB1L301;

--DB1L501 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~20COUT at LC5_10_V2
--operation mode is arithmetic

DB1L501 = CARRY(DB1_digitize_cnt[20] & !DB1L301);


--DB1L601 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21 at LC6_10_V2
--operation mode is arithmetic

DB1L601 = DB1_digitize_cnt[21] $ DB1L501;

--DB1L701 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~21COUT at LC6_10_V2
--operation mode is arithmetic

DB1L701 = CARRY(!DB1L501 # !DB1_digitize_cnt[21]);


--DB1L801 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22 at LC7_10_V2
--operation mode is arithmetic

DB1L801 = DB1_digitize_cnt[22] $ !DB1L701;

--DB1L901 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~22COUT at LC7_10_V2
--operation mode is arithmetic

DB1L901 = CARRY(DB1_digitize_cnt[22] & !DB1L701);


--DB1L011 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23 at LC8_10_V2
--operation mode is arithmetic

DB1L011 = DB1_digitize_cnt[23] $ DB1L901;

--DB1L111 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~23COUT at LC8_10_V2
--operation mode is arithmetic

DB1L111 = CARRY(!DB1L901 # !DB1_digitize_cnt[23]);


--DB1L211 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24 at LC9_10_V2
--operation mode is arithmetic

DB1L211 = DB1_digitize_cnt[24] $ !DB1L111;

--DB1L311 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~24COUT at LC9_10_V2
--operation mode is arithmetic

DB1L311 = CARRY(DB1_digitize_cnt[24] & !DB1L111);


--DB1L411 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25 at LC10_10_V2
--operation mode is arithmetic

DB1L411 = DB1_digitize_cnt[25] $ DB1L311;

--DB1L511 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~25COUT at LC10_10_V2
--operation mode is arithmetic

DB1L511 = CARRY(!DB1L311 # !DB1_digitize_cnt[25]);


--DB1L611 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26 at LC1_12_V2
--operation mode is arithmetic

DB1L611 = DB1_digitize_cnt[26] $ !DB1L511;

--DB1L711 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~26COUT at LC1_12_V2
--operation mode is arithmetic

DB1L711 = CARRY(DB1_digitize_cnt[26] & !DB1L511);


--DB1L811 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27 at LC2_12_V2
--operation mode is arithmetic

DB1L811 = DB1_digitize_cnt[27] $ DB1L711;

--DB1L911 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~27COUT at LC2_12_V2
--operation mode is arithmetic

DB1L911 = CARRY(!DB1L711 # !DB1_digitize_cnt[27]);


--DB1L021 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28 at LC3_12_V2
--operation mode is arithmetic

DB1L021 = DB1_digitize_cnt[28] $ !DB1L911;

--DB1L121 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~28COUT at LC3_12_V2
--operation mode is arithmetic

DB1L121 = CARRY(DB1_digitize_cnt[28] & !DB1L911);


--DB1L221 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29 at LC4_12_V2
--operation mode is arithmetic

DB1L221 = DB1_digitize_cnt[29] $ DB1L121;

--DB1L321 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~29COUT at LC4_12_V2
--operation mode is arithmetic

DB1L321 = CARRY(!DB1L121 # !DB1_digitize_cnt[29]);


--DB1L421 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30 at LC5_12_V2
--operation mode is arithmetic

DB1L421 = DB1_digitize_cnt[30] $ !DB1L321;

--DB1L521 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~30COUT at LC5_12_V2
--operation mode is arithmetic

DB1L521 = CARRY(DB1_digitize_cnt[30] & !DB1L321);


--DB1L621 is atwd:atwd0|atwd_control:inst_atwd_control|add_59~31 at LC6_12_V2
--operation mode is normal

DB1L621 = DB1_digitize_cnt[31] $ DB1L521;


--DB1L1 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0 at LC5_1_R1
--operation mode is arithmetic

DB1L1 = !DB1_settle_cnt[0];

--DB1L2 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~0COUT at LC5_1_R1
--operation mode is arithmetic

DB1L2 = CARRY(DB1_settle_cnt[0]);


--DB1L3 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1 at LC6_1_R1
--operation mode is arithmetic

DB1L3 = DB1_settle_cnt[1] $ DB1L2;

--DB1L4 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~1COUT at LC6_1_R1
--operation mode is arithmetic

DB1L4 = CARRY(!DB1L2 # !DB1_settle_cnt[1]);


--DB1L5 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2 at LC7_1_R1
--operation mode is arithmetic

DB1L5 = DB1_settle_cnt[2] $ !DB1L4;

--DB1L6 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~2COUT at LC7_1_R1
--operation mode is arithmetic

DB1L6 = CARRY(DB1_settle_cnt[2] & !DB1L4);


--DB1L7 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3 at LC8_1_R1
--operation mode is arithmetic

DB1L7 = DB1_settle_cnt[3] $ DB1L6;

--DB1L8 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~3COUT at LC8_1_R1
--operation mode is arithmetic

DB1L8 = CARRY(!DB1L6 # !DB1_settle_cnt[3]);


--DB1L9 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4 at LC9_1_R1
--operation mode is arithmetic

DB1L9 = DB1_settle_cnt[4] $ !DB1L8;

--DB1L01 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~4COUT at LC9_1_R1
--operation mode is arithmetic

DB1L01 = CARRY(DB1_settle_cnt[4] & !DB1L8);


--DB1L11 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5 at LC10_1_R1
--operation mode is arithmetic

DB1L11 = DB1_settle_cnt[5] $ DB1L01;

--DB1L21 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~5COUT at LC10_1_R1
--operation mode is arithmetic

DB1L21 = CARRY(!DB1L01 # !DB1_settle_cnt[5]);


--DB1L31 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6 at LC1_3_R1
--operation mode is arithmetic

DB1L31 = DB1_settle_cnt[6] $ !DB1L21;

--DB1L41 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~6COUT at LC1_3_R1
--operation mode is arithmetic

DB1L41 = CARRY(DB1_settle_cnt[6] & !DB1L21);


--DB1L51 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7 at LC2_3_R1
--operation mode is arithmetic

DB1L51 = DB1_settle_cnt[7] $ DB1L41;

--DB1L61 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~7COUT at LC2_3_R1
--operation mode is arithmetic

DB1L61 = CARRY(!DB1L41 # !DB1_settle_cnt[7]);


--DB1L71 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8 at LC3_3_R1
--operation mode is arithmetic

DB1L71 = DB1_settle_cnt[8] $ !DB1L61;

--DB1L81 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~8COUT at LC3_3_R1
--operation mode is arithmetic

DB1L81 = CARRY(DB1_settle_cnt[8] & !DB1L61);


--DB1L91 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9 at LC4_3_R1
--operation mode is arithmetic

DB1L91 = DB1_settle_cnt[9] $ DB1L81;

--DB1L02 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~9COUT at LC4_3_R1
--operation mode is arithmetic

DB1L02 = CARRY(!DB1L81 # !DB1_settle_cnt[9]);


--DB1L12 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10 at LC5_3_R1
--operation mode is arithmetic

DB1L12 = DB1_settle_cnt[10] $ !DB1L02;

--DB1L22 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~10COUT at LC5_3_R1
--operation mode is arithmetic

DB1L22 = CARRY(DB1_settle_cnt[10] & !DB1L02);


--DB1L32 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11 at LC6_3_R1
--operation mode is arithmetic

DB1L32 = DB1_settle_cnt[11] $ DB1L22;

--DB1L42 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~11COUT at LC6_3_R1
--operation mode is arithmetic

DB1L42 = CARRY(!DB1L22 # !DB1_settle_cnt[11]);


--DB1L52 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12 at LC7_3_R1
--operation mode is arithmetic

DB1L52 = DB1_settle_cnt[12] $ !DB1L42;

--DB1L62 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~12COUT at LC7_3_R1
--operation mode is arithmetic

DB1L62 = CARRY(DB1_settle_cnt[12] & !DB1L42);


--DB1L72 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13 at LC8_3_R1
--operation mode is arithmetic

DB1L72 = DB1_settle_cnt[13] $ DB1L62;

--DB1L82 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~13COUT at LC8_3_R1
--operation mode is arithmetic

DB1L82 = CARRY(!DB1L62 # !DB1_settle_cnt[13]);


--DB1L92 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14 at LC9_3_R1
--operation mode is arithmetic

DB1L92 = DB1_settle_cnt[14] $ !DB1L82;

--DB1L03 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~14COUT at LC9_3_R1
--operation mode is arithmetic

DB1L03 = CARRY(DB1_settle_cnt[14] & !DB1L82);


--DB1L13 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15 at LC10_3_R1
--operation mode is arithmetic

DB1L13 = DB1_settle_cnt[15] $ DB1L03;

--DB1L23 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~15COUT at LC10_3_R1
--operation mode is arithmetic

DB1L23 = CARRY(!DB1L03 # !DB1_settle_cnt[15]);


--DB1L33 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16 at LC1_5_R1
--operation mode is arithmetic

DB1L33 = DB1_settle_cnt[16] $ !DB1L23;

--DB1L43 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~16COUT at LC1_5_R1
--operation mode is arithmetic

DB1L43 = CARRY(DB1_settle_cnt[16] & !DB1L23);


--DB1L53 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17 at LC2_5_R1
--operation mode is arithmetic

DB1L53 = DB1_settle_cnt[17] $ DB1L43;

--DB1L63 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~17COUT at LC2_5_R1
--operation mode is arithmetic

DB1L63 = CARRY(!DB1L43 # !DB1_settle_cnt[17]);


--DB1L73 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18 at LC3_5_R1
--operation mode is arithmetic

DB1L73 = DB1_settle_cnt[18] $ !DB1L63;

--DB1L83 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~18COUT at LC3_5_R1
--operation mode is arithmetic

DB1L83 = CARRY(DB1_settle_cnt[18] & !DB1L63);


--DB1L93 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19 at LC4_5_R1
--operation mode is arithmetic

DB1L93 = DB1_settle_cnt[19] $ DB1L83;

--DB1L04 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~19COUT at LC4_5_R1
--operation mode is arithmetic

DB1L04 = CARRY(!DB1L83 # !DB1_settle_cnt[19]);


--DB1L14 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20 at LC5_5_R1
--operation mode is arithmetic

DB1L14 = DB1_settle_cnt[20] $ !DB1L04;

--DB1L24 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~20COUT at LC5_5_R1
--operation mode is arithmetic

DB1L24 = CARRY(DB1_settle_cnt[20] & !DB1L04);


--DB1L34 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21 at LC6_5_R1
--operation mode is arithmetic

DB1L34 = DB1_settle_cnt[21] $ DB1L24;

--DB1L44 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~21COUT at LC6_5_R1
--operation mode is arithmetic

DB1L44 = CARRY(!DB1L24 # !DB1_settle_cnt[21]);


--DB1L54 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22 at LC7_5_R1
--operation mode is arithmetic

DB1L54 = DB1_settle_cnt[22] $ !DB1L44;

--DB1L64 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~22COUT at LC7_5_R1
--operation mode is arithmetic

DB1L64 = CARRY(DB1_settle_cnt[22] & !DB1L44);


--DB1L74 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23 at LC8_5_R1
--operation mode is arithmetic

DB1L74 = DB1_settle_cnt[23] $ DB1L64;

--DB1L84 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~23COUT at LC8_5_R1
--operation mode is arithmetic

DB1L84 = CARRY(!DB1L64 # !DB1_settle_cnt[23]);


--DB1L94 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24 at LC9_5_R1
--operation mode is arithmetic

DB1L94 = DB1_settle_cnt[24] $ !DB1L84;

--DB1L05 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~24COUT at LC9_5_R1
--operation mode is arithmetic

DB1L05 = CARRY(DB1_settle_cnt[24] & !DB1L84);


--DB1L15 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25 at LC10_5_R1
--operation mode is arithmetic

DB1L15 = DB1_settle_cnt[25] $ DB1L05;

--DB1L25 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~25COUT at LC10_5_R1
--operation mode is arithmetic

DB1L25 = CARRY(!DB1L05 # !DB1_settle_cnt[25]);


--DB1L35 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26 at LC1_7_R1
--operation mode is arithmetic

DB1L35 = DB1_settle_cnt[26] $ !DB1L25;

--DB1L45 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~26COUT at LC1_7_R1
--operation mode is arithmetic

DB1L45 = CARRY(DB1_settle_cnt[26] & !DB1L25);


--DB1L55 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27 at LC2_7_R1
--operation mode is arithmetic

DB1L55 = DB1_settle_cnt[27] $ DB1L45;

--DB1L65 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~27COUT at LC2_7_R1
--operation mode is arithmetic

DB1L65 = CARRY(!DB1L45 # !DB1_settle_cnt[27]);


--DB1L75 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28 at LC3_7_R1
--operation mode is arithmetic

DB1L75 = DB1_settle_cnt[28] $ !DB1L65;

--DB1L85 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~28COUT at LC3_7_R1
--operation mode is arithmetic

DB1L85 = CARRY(DB1_settle_cnt[28] & !DB1L65);


--DB1L95 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29 at LC4_7_R1
--operation mode is arithmetic

DB1L95 = DB1_settle_cnt[29] $ DB1L85;

--DB1L06 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~29COUT at LC4_7_R1
--operation mode is arithmetic

DB1L06 = CARRY(!DB1L85 # !DB1_settle_cnt[29]);


--DB1L16 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30 at LC5_7_R1
--operation mode is arithmetic

DB1L16 = DB1_settle_cnt[30] $ !DB1L06;

--DB1L26 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~30COUT at LC5_7_R1
--operation mode is arithmetic

DB1L26 = CARRY(DB1_settle_cnt[30] & !DB1L06);


--DB1L36 is atwd:atwd0|atwd_control:inst_atwd_control|add_43~31 at LC6_7_R1
--operation mode is normal

DB1L36 = DB1_settle_cnt[31] $ DB1L26;


--K1L46 is coinc:inst_coinc|add_98~0 at LC5_10_I3
--operation mode is arithmetic

K1L46 = !K1_wait_cnt[0];

--K1L56 is coinc:inst_coinc|add_98~0COUT at LC5_10_I3
--operation mode is arithmetic

K1L56 = CARRY(K1_wait_cnt[0]);


--K1L66 is coinc:inst_coinc|add_98~1 at LC6_10_I3
--operation mode is arithmetic

K1L66 = K1_wait_cnt[1] $ K1L56;

--K1L76 is coinc:inst_coinc|add_98~1COUT at LC6_10_I3
--operation mode is arithmetic

K1L76 = CARRY(!K1L56 # !K1_wait_cnt[1]);


--K1L86 is coinc:inst_coinc|add_98~2 at LC7_10_I3
--operation mode is arithmetic

K1L86 = K1_wait_cnt[2] $ !K1L76;

--K1L96 is coinc:inst_coinc|add_98~2COUT at LC7_10_I3
--operation mode is arithmetic

K1L96 = CARRY(K1_wait_cnt[2] & !K1L76);


--K1L07 is coinc:inst_coinc|add_98~3 at LC8_10_I3
--operation mode is arithmetic

K1L07 = K1_wait_cnt[3] $ K1L96;

--K1L17 is coinc:inst_coinc|add_98~3COUT at LC8_10_I3
--operation mode is arithmetic

K1L17 = CARRY(!K1L96 # !K1_wait_cnt[3]);


--K1L27 is coinc:inst_coinc|add_98~4 at LC9_10_I3
--operation mode is arithmetic

K1L27 = K1_wait_cnt[4] $ !K1L17;

--K1L37 is coinc:inst_coinc|add_98~4COUT at LC9_10_I3
--operation mode is arithmetic

K1L37 = CARRY(K1_wait_cnt[4] & !K1L17);


--K1L47 is coinc:inst_coinc|add_98~5 at LC10_10_I3
--operation mode is arithmetic

K1L47 = K1_wait_cnt[5] $ K1L37;

--K1L57 is coinc:inst_coinc|add_98~5COUT at LC10_10_I3
--operation mode is arithmetic

K1L57 = CARRY(!K1L37 # !K1_wait_cnt[5]);


--K1L67 is coinc:inst_coinc|add_98~6 at LC1_12_I3
--operation mode is arithmetic

K1L67 = K1_wait_cnt[6] $ !K1L57;

--K1L77 is coinc:inst_coinc|add_98~6COUT at LC1_12_I3
--operation mode is arithmetic

K1L77 = CARRY(K1_wait_cnt[6] & !K1L57);


--K1L87 is coinc:inst_coinc|add_98~7 at LC2_12_I3
--operation mode is arithmetic

K1L87 = K1_wait_cnt[7] $ K1L77;

--K1L97 is coinc:inst_coinc|add_98~7COUT at LC2_12_I3
--operation mode is arithmetic

K1L97 = CARRY(!K1L77 # !K1_wait_cnt[7]);


--K1L08 is coinc:inst_coinc|add_98~8 at LC3_12_I3
--operation mode is arithmetic

K1L08 = K1_wait_cnt[8] $ !K1L97;

--K1L18 is coinc:inst_coinc|add_98~8COUT at LC3_12_I3
--operation mode is arithmetic

K1L18 = CARRY(K1_wait_cnt[8] & !K1L97);


--K1L28 is coinc:inst_coinc|add_98~9 at LC4_12_I3
--operation mode is arithmetic

K1L28 = K1_wait_cnt[9] $ K1L18;

--K1L38 is coinc:inst_coinc|add_98~9COUT at LC4_12_I3
--operation mode is arithmetic

K1L38 = CARRY(!K1L18 # !K1_wait_cnt[9]);


--K1L48 is coinc:inst_coinc|add_98~10 at LC5_12_I3
--operation mode is arithmetic

K1L48 = K1_wait_cnt[10] $ !K1L38;

--K1L58 is coinc:inst_coinc|add_98~10COUT at LC5_12_I3
--operation mode is arithmetic

K1L58 = CARRY(K1_wait_cnt[10] & !K1L38);


--K1L68 is coinc:inst_coinc|add_98~11 at LC6_12_I3
--operation mode is arithmetic

K1L68 = K1_wait_cnt[11] $ K1L58;

--K1L78 is coinc:inst_coinc|add_98~11COUT at LC6_12_I3
--operation mode is arithmetic

K1L78 = CARRY(!K1L58 # !K1_wait_cnt[11]);


--K1L88 is coinc:inst_coinc|add_98~12 at LC7_12_I3
--operation mode is arithmetic

K1L88 = K1_wait_cnt[12] $ !K1L78;

--K1L98 is coinc:inst_coinc|add_98~12COUT at LC7_12_I3
--operation mode is arithmetic

K1L98 = CARRY(K1_wait_cnt[12] & !K1L78);


--K1L09 is coinc:inst_coinc|add_98~13 at LC8_12_I3
--operation mode is arithmetic

K1L09 = K1_wait_cnt[13] $ K1L98;

--K1L19 is coinc:inst_coinc|add_98~13COUT at LC8_12_I3
--operation mode is arithmetic

K1L19 = CARRY(!K1L98 # !K1_wait_cnt[13]);


--K1L29 is coinc:inst_coinc|add_98~14 at LC9_12_I3
--operation mode is arithmetic

K1L29 = K1_wait_cnt[14] $ !K1L19;

--K1L39 is coinc:inst_coinc|add_98~14COUT at LC9_12_I3
--operation mode is arithmetic

K1L39 = CARRY(K1_wait_cnt[14] & !K1L19);


--K1L49 is coinc:inst_coinc|add_98~15 at LC10_12_I3
--operation mode is arithmetic

K1L49 = K1_wait_cnt[15] $ K1L39;

--K1L59 is coinc:inst_coinc|add_98~15COUT at LC10_12_I3
--operation mode is arithmetic

K1L59 = CARRY(!K1L39 # !K1_wait_cnt[15]);


--K1L69 is coinc:inst_coinc|add_98~16 at LC1_14_I3
--operation mode is arithmetic

K1L69 = K1_wait_cnt[16] $ !K1L59;

--K1L79 is coinc:inst_coinc|add_98~16COUT at LC1_14_I3
--operation mode is arithmetic

K1L79 = CARRY(K1_wait_cnt[16] & !K1L59);


--K1L89 is coinc:inst_coinc|add_98~17 at LC2_14_I3
--operation mode is arithmetic

K1L89 = K1_wait_cnt[17] $ K1L79;

--K1L99 is coinc:inst_coinc|add_98~17COUT at LC2_14_I3
--operation mode is arithmetic

K1L99 = CARRY(!K1L79 # !K1_wait_cnt[17]);


--K1L001 is coinc:inst_coinc|add_98~18 at LC3_14_I3
--operation mode is arithmetic

K1L001 = K1_wait_cnt[18] $ !K1L99;

--K1L101 is coinc:inst_coinc|add_98~18COUT at LC3_14_I3
--operation mode is arithmetic

K1L101 = CARRY(K1_wait_cnt[18] & !K1L99);


--K1L201 is coinc:inst_coinc|add_98~19 at LC4_14_I3
--operation mode is arithmetic

K1L201 = K1_wait_cnt[19] $ K1L101;

--K1L301 is coinc:inst_coinc|add_98~19COUT at LC4_14_I3
--operation mode is arithmetic

K1L301 = CARRY(!K1L101 # !K1_wait_cnt[19]);


--K1L401 is coinc:inst_coinc|add_98~20 at LC5_14_I3
--operation mode is arithmetic

K1L401 = K1_wait_cnt[20] $ !K1L301;

--K1L501 is coinc:inst_coinc|add_98~20COUT at LC5_14_I3
--operation mode is arithmetic

K1L501 = CARRY(K1_wait_cnt[20] & !K1L301);


--K1L601 is coinc:inst_coinc|add_98~21 at LC6_14_I3
--operation mode is arithmetic

K1L601 = K1_wait_cnt[21] $ K1L501;

--K1L701 is coinc:inst_coinc|add_98~21COUT at LC6_14_I3
--operation mode is arithmetic

K1L701 = CARRY(!K1L501 # !K1_wait_cnt[21]);


--K1L801 is coinc:inst_coinc|add_98~22 at LC7_14_I3
--operation mode is arithmetic

K1L801 = K1_wait_cnt[22] $ !K1L701;

--K1L901 is coinc:inst_coinc|add_98~22COUT at LC7_14_I3
--operation mode is arithmetic

K1L901 = CARRY(K1_wait_cnt[22] & !K1L701);


--K1L011 is coinc:inst_coinc|add_98~23 at LC8_14_I3
--operation mode is arithmetic

K1L011 = K1_wait_cnt[23] $ K1L901;

--K1L111 is coinc:inst_coinc|add_98~23COUT at LC8_14_I3
--operation mode is arithmetic

K1L111 = CARRY(!K1L901 # !K1_wait_cnt[23]);


--K1L211 is coinc:inst_coinc|add_98~24 at LC9_14_I3
--operation mode is arithmetic

K1L211 = K1_wait_cnt[24] $ !K1L111;

--K1L311 is coinc:inst_coinc|add_98~24COUT at LC9_14_I3
--operation mode is arithmetic

K1L311 = CARRY(K1_wait_cnt[24] & !K1L111);


--K1L411 is coinc:inst_coinc|add_98~25 at LC10_14_I3
--operation mode is arithmetic

K1L411 = K1_wait_cnt[25] $ K1L311;

--K1L511 is coinc:inst_coinc|add_98~25COUT at LC10_14_I3
--operation mode is arithmetic

K1L511 = CARRY(!K1L311 # !K1_wait_cnt[25]);


--K1L611 is coinc:inst_coinc|add_98~26 at LC1_16_I3
--operation mode is arithmetic

K1L611 = K1_wait_cnt[26] $ !K1L511;

--K1L711 is coinc:inst_coinc|add_98~26COUT at LC1_16_I3
--operation mode is arithmetic

K1L711 = CARRY(K1_wait_cnt[26] & !K1L511);


--K1L811 is coinc:inst_coinc|add_98~27 at LC2_16_I3
--operation mode is arithmetic

K1L811 = K1_wait_cnt[27] $ K1L711;

--K1L911 is coinc:inst_coinc|add_98~27COUT at LC2_16_I3
--operation mode is arithmetic

K1L911 = CARRY(!K1L711 # !K1_wait_cnt[27]);


--K1L021 is coinc:inst_coinc|add_98~28 at LC3_16_I3
--operation mode is arithmetic

K1L021 = K1_wait_cnt[28] $ !K1L911;

--K1L121 is coinc:inst_coinc|add_98~28COUT at LC3_16_I3
--operation mode is arithmetic

K1L121 = CARRY(K1_wait_cnt[28] & !K1L911);


--K1L221 is coinc:inst_coinc|add_98~29 at LC4_16_I3
--operation mode is arithmetic

K1L221 = K1_wait_cnt[29] $ K1L121;

--K1L321 is coinc:inst_coinc|add_98~29COUT at LC4_16_I3
--operation mode is arithmetic

K1L321 = CARRY(!K1L121 # !K1_wait_cnt[29]);


--K1L421 is coinc:inst_coinc|add_98~30 at LC5_16_I3
--operation mode is arithmetic

K1L421 = K1_wait_cnt[30] $ !K1L321;

--K1L521 is coinc:inst_coinc|add_98~30COUT at LC5_16_I3
--operation mode is arithmetic

K1L521 = CARRY(K1_wait_cnt[30] & !K1L321);


--K1L621 is coinc:inst_coinc|add_98~31 at LC6_16_I3
--operation mode is normal

K1L621 = K1_wait_cnt[31] $ K1L521;


--K1L1 is coinc:inst_coinc|add_24~0 at LC5_1_Z2
--operation mode is arithmetic

K1L1 = !K1_cnt[0];

--K1L2 is coinc:inst_coinc|add_24~0COUT at LC5_1_Z2
--operation mode is arithmetic

K1L2 = CARRY(K1_cnt[0]);


--K1L3 is coinc:inst_coinc|add_24~1 at LC6_1_Z2
--operation mode is arithmetic

K1L3 = K1_cnt[1] $ K1L2;

--K1L4 is coinc:inst_coinc|add_24~1COUT at LC6_1_Z2
--operation mode is arithmetic

K1L4 = CARRY(!K1L2 # !K1_cnt[1]);


--K1L5 is coinc:inst_coinc|add_24~2 at LC7_1_Z2
--operation mode is arithmetic

K1L5 = K1_cnt[2] $ !K1L4;

--K1L6 is coinc:inst_coinc|add_24~2COUT at LC7_1_Z2
--operation mode is arithmetic

K1L6 = CARRY(K1_cnt[2] & !K1L4);


--K1L7 is coinc:inst_coinc|add_24~3 at LC8_1_Z2
--operation mode is arithmetic

K1L7 = K1_cnt[3] $ K1L6;

--K1L8 is coinc:inst_coinc|add_24~3COUT at LC8_1_Z2
--operation mode is arithmetic

K1L8 = CARRY(!K1L6 # !K1_cnt[3]);


--K1L9 is coinc:inst_coinc|add_24~4 at LC9_1_Z2
--operation mode is arithmetic

K1L9 = K1_cnt[4] $ !K1L8;

--K1L01 is coinc:inst_coinc|add_24~4COUT at LC9_1_Z2
--operation mode is arithmetic

K1L01 = CARRY(K1_cnt[4] & !K1L8);


--K1L11 is coinc:inst_coinc|add_24~5 at LC10_1_Z2
--operation mode is arithmetic

K1L11 = K1_cnt[5] $ K1L01;

--K1L21 is coinc:inst_coinc|add_24~5COUT at LC10_1_Z2
--operation mode is arithmetic

K1L21 = CARRY(!K1L01 # !K1_cnt[5]);


--K1L31 is coinc:inst_coinc|add_24~6 at LC1_3_Z2
--operation mode is arithmetic

K1L31 = K1_cnt[6] $ !K1L21;

--K1L41 is coinc:inst_coinc|add_24~6COUT at LC1_3_Z2
--operation mode is arithmetic

K1L41 = CARRY(K1_cnt[6] & !K1L21);


--K1L51 is coinc:inst_coinc|add_24~7 at LC2_3_Z2
--operation mode is arithmetic

K1L51 = K1_cnt[7] $ K1L41;

--K1L61 is coinc:inst_coinc|add_24~7COUT at LC2_3_Z2
--operation mode is arithmetic

K1L61 = CARRY(!K1L41 # !K1_cnt[7]);


--K1L71 is coinc:inst_coinc|add_24~8 at LC3_3_Z2
--operation mode is arithmetic

K1L71 = K1_cnt[8] $ !K1L61;

--K1L81 is coinc:inst_coinc|add_24~8COUT at LC3_3_Z2
--operation mode is arithmetic

K1L81 = CARRY(K1_cnt[8] & !K1L61);


--K1L91 is coinc:inst_coinc|add_24~9 at LC4_3_Z2
--operation mode is arithmetic

K1L91 = K1_cnt[9] $ K1L81;

--K1L02 is coinc:inst_coinc|add_24~9COUT at LC4_3_Z2
--operation mode is arithmetic

K1L02 = CARRY(!K1L81 # !K1_cnt[9]);


--K1L12 is coinc:inst_coinc|add_24~10 at LC5_3_Z2
--operation mode is arithmetic

K1L12 = K1_cnt[10] $ !K1L02;

--K1L22 is coinc:inst_coinc|add_24~10COUT at LC5_3_Z2
--operation mode is arithmetic

K1L22 = CARRY(K1_cnt[10] & !K1L02);


--K1L32 is coinc:inst_coinc|add_24~11 at LC6_3_Z2
--operation mode is arithmetic

K1L32 = K1_cnt[11] $ K1L22;

--K1L42 is coinc:inst_coinc|add_24~11COUT at LC6_3_Z2
--operation mode is arithmetic

K1L42 = CARRY(!K1L22 # !K1_cnt[11]);


--K1L52 is coinc:inst_coinc|add_24~12 at LC7_3_Z2
--operation mode is arithmetic

K1L52 = K1_cnt[12] $ !K1L42;

--K1L62 is coinc:inst_coinc|add_24~12COUT at LC7_3_Z2
--operation mode is arithmetic

K1L62 = CARRY(K1_cnt[12] & !K1L42);


--K1L72 is coinc:inst_coinc|add_24~13 at LC8_3_Z2
--operation mode is arithmetic

K1L72 = K1_cnt[13] $ K1L62;

--K1L82 is coinc:inst_coinc|add_24~13COUT at LC8_3_Z2
--operation mode is arithmetic

K1L82 = CARRY(!K1L62 # !K1_cnt[13]);


--K1L92 is coinc:inst_coinc|add_24~14 at LC9_3_Z2
--operation mode is arithmetic

K1L92 = K1_cnt[14] $ !K1L82;

--K1L03 is coinc:inst_coinc|add_24~14COUT at LC9_3_Z2
--operation mode is arithmetic

K1L03 = CARRY(K1_cnt[14] & !K1L82);


--K1L13 is coinc:inst_coinc|add_24~15 at LC10_3_Z2
--operation mode is arithmetic

K1L13 = K1_cnt[15] $ K1L03;

--K1L23 is coinc:inst_coinc|add_24~15COUT at LC10_3_Z2
--operation mode is arithmetic

K1L23 = CARRY(!K1L03 # !K1_cnt[15]);


--K1L33 is coinc:inst_coinc|add_24~16 at LC1_5_Z2
--operation mode is arithmetic

K1L33 = K1_cnt[16] $ !K1L23;

--K1L43 is coinc:inst_coinc|add_24~16COUT at LC1_5_Z2
--operation mode is arithmetic

K1L43 = CARRY(K1_cnt[16] & !K1L23);


--K1L53 is coinc:inst_coinc|add_24~17 at LC2_5_Z2
--operation mode is arithmetic

K1L53 = K1_cnt[17] $ K1L43;

--K1L63 is coinc:inst_coinc|add_24~17COUT at LC2_5_Z2
--operation mode is arithmetic

K1L63 = CARRY(!K1L43 # !K1_cnt[17]);


--K1L73 is coinc:inst_coinc|add_24~18 at LC3_5_Z2
--operation mode is arithmetic

K1L73 = K1_cnt[18] $ !K1L63;

--K1L83 is coinc:inst_coinc|add_24~18COUT at LC3_5_Z2
--operation mode is arithmetic

K1L83 = CARRY(K1_cnt[18] & !K1L63);


--K1L93 is coinc:inst_coinc|add_24~19 at LC4_5_Z2
--operation mode is arithmetic

K1L93 = K1_cnt[19] $ K1L83;

--K1L04 is coinc:inst_coinc|add_24~19COUT at LC4_5_Z2
--operation mode is arithmetic

K1L04 = CARRY(!K1L83 # !K1_cnt[19]);


--K1L14 is coinc:inst_coinc|add_24~20 at LC5_5_Z2
--operation mode is arithmetic

K1L14 = K1_cnt[20] $ !K1L04;

--K1L24 is coinc:inst_coinc|add_24~20COUT at LC5_5_Z2
--operation mode is arithmetic

K1L24 = CARRY(K1_cnt[20] & !K1L04);


--K1L34 is coinc:inst_coinc|add_24~21 at LC6_5_Z2
--operation mode is arithmetic

K1L34 = K1_cnt[21] $ K1L24;

--K1L44 is coinc:inst_coinc|add_24~21COUT at LC6_5_Z2
--operation mode is arithmetic

K1L44 = CARRY(!K1L24 # !K1_cnt[21]);


--K1L54 is coinc:inst_coinc|add_24~22 at LC7_5_Z2
--operation mode is arithmetic

K1L54 = K1_cnt[22] $ !K1L44;

--K1L64 is coinc:inst_coinc|add_24~22COUT at LC7_5_Z2
--operation mode is arithmetic

K1L64 = CARRY(K1_cnt[22] & !K1L44);


--K1L74 is coinc:inst_coinc|add_24~23 at LC8_5_Z2
--operation mode is arithmetic

K1L74 = K1_cnt[23] $ K1L64;

--K1L84 is coinc:inst_coinc|add_24~23COUT at LC8_5_Z2
--operation mode is arithmetic

K1L84 = CARRY(!K1L64 # !K1_cnt[23]);


--K1L94 is coinc:inst_coinc|add_24~24 at LC9_5_Z2
--operation mode is arithmetic

K1L94 = K1_cnt[24] $ !K1L84;

--K1L05 is coinc:inst_coinc|add_24~24COUT at LC9_5_Z2
--operation mode is arithmetic

K1L05 = CARRY(K1_cnt[24] & !K1L84);


--K1L15 is coinc:inst_coinc|add_24~25 at LC10_5_Z2
--operation mode is arithmetic

K1L15 = K1_cnt[25] $ K1L05;

--K1L25 is coinc:inst_coinc|add_24~25COUT at LC10_5_Z2
--operation mode is arithmetic

K1L25 = CARRY(!K1L05 # !K1_cnt[25]);


--K1L35 is coinc:inst_coinc|add_24~26 at LC1_7_Z2
--operation mode is arithmetic

K1L35 = K1_cnt[26] $ !K1L25;

--K1L45 is coinc:inst_coinc|add_24~26COUT at LC1_7_Z2
--operation mode is arithmetic

K1L45 = CARRY(K1_cnt[26] & !K1L25);


--K1L55 is coinc:inst_coinc|add_24~27 at LC2_7_Z2
--operation mode is arithmetic

K1L55 = K1_cnt[27] $ K1L45;

--K1L65 is coinc:inst_coinc|add_24~27COUT at LC2_7_Z2
--operation mode is arithmetic

K1L65 = CARRY(!K1L45 # !K1_cnt[27]);


--K1L75 is coinc:inst_coinc|add_24~28 at LC3_7_Z2
--operation mode is arithmetic

K1L75 = K1_cnt[28] $ !K1L65;

--K1L85 is coinc:inst_coinc|add_24~28COUT at LC3_7_Z2
--operation mode is arithmetic

K1L85 = CARRY(K1_cnt[28] & !K1L65);


--K1L95 is coinc:inst_coinc|add_24~29 at LC4_7_Z2
--operation mode is arithmetic

K1L95 = K1_cnt[29] $ K1L85;

--K1L06 is coinc:inst_coinc|add_24~29COUT at LC4_7_Z2
--operation mode is arithmetic

K1L06 = CARRY(!K1L85 # !K1_cnt[29]);


--K1L16 is coinc:inst_coinc|add_24~30 at LC5_7_Z2
--operation mode is arithmetic

K1L16 = K1_cnt[30] $ !K1L06;

--K1L26 is coinc:inst_coinc|add_24~30COUT at LC5_7_Z2
--operation mode is arithmetic

K1L26 = CARRY(K1_cnt[30] & !K1L06);


--K1L36 is coinc:inst_coinc|add_24~31 at LC6_7_Z2
--operation mode is normal

K1L36 = K1L26 $ K1_cnt[31];


--X1_count[0] is rs486:inst_rs486|count[0] at LC5_5_H4
--operation mode is counter

X1_count[0]_lut_out = !X1_count[0];
X1_count[0]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[0]_lut_out);
X1_count[0] = DFFE(X1_count[0]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L3 is rs486:inst_rs486|count[0]~COUT at LC5_5_H4
--operation mode is counter

X1L3 = CARRY(X1_count[0]);


--X1_count[1] is rs486:inst_rs486|count[1] at LC6_5_H4
--operation mode is counter

X1_count[1]_lut_out = X1_count[1] $ !X1L3;
X1_count[1]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[1]_lut_out);
X1_count[1] = DFFE(X1_count[1]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L5 is rs486:inst_rs486|count[1]~COUT at LC6_5_H4
--operation mode is counter

X1L5 = CARRY(!X1_count[1] & !X1L3);


--X1_count[2] is rs486:inst_rs486|count[2] at LC7_5_H4
--operation mode is counter

X1_count[2]_lut_out = X1_count[2] $ X1L5;
X1_count[2]_sload_eqn = (X1_reduce_nor_3 & X1L38) # (!X1_reduce_nor_3 & X1_count[2]_lut_out);
X1_count[2] = DFFE(X1_count[2]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L7 is rs486:inst_rs486|count[2]~COUT at LC7_5_H4
--operation mode is counter

X1L7 = CARRY(!X1L5 # !X1_count[2]);


--X1_count[3] is rs486:inst_rs486|count[3] at LC8_5_H4
--operation mode is counter

X1_count[3]_lut_out = X1_count[3] $ !X1L7;
X1_count[3]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[3]_lut_out);
X1_count[3] = DFFE(X1_count[3]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L9 is rs486:inst_rs486|count[3]~COUT at LC8_5_H4
--operation mode is counter

X1L9 = CARRY(!X1_count[3] & !X1L7);


--X1_count[4] is rs486:inst_rs486|count[4] at LC9_5_H4
--operation mode is counter

X1_count[4]_lut_out = X1_count[4] $ X1L9;
X1_count[4]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[4]_lut_out);
X1_count[4] = DFFE(X1_count[4]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L11 is rs486:inst_rs486|count[4]~COUT at LC9_5_H4
--operation mode is counter

X1L11 = CARRY(X1_count[4] # !X1L9);


--X1_count[5] is rs486:inst_rs486|count[5] at LC10_5_H4
--operation mode is counter

X1_count[5]_lut_out = X1_count[5] $ !X1L11;
X1_count[5]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[5]_lut_out);
X1_count[5] = DFFE(X1_count[5]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L31 is rs486:inst_rs486|count[5]~COUT at LC10_5_H4
--operation mode is counter

X1L31 = CARRY(!X1_count[5] & !X1L11);


--X1_count[6] is rs486:inst_rs486|count[6] at LC1_7_H4
--operation mode is counter

X1_count[6]_lut_out = X1_count[6] $ X1L31;
X1_count[6]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[6]_lut_out);
X1_count[6] = DFFE(X1_count[6]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L51 is rs486:inst_rs486|count[6]~COUT at LC1_7_H4
--operation mode is counter

X1L51 = CARRY(X1_count[6] # !X1L31);


--X1_count[7] is rs486:inst_rs486|count[7] at LC2_7_H4
--operation mode is counter

X1_count[7]_lut_out = X1_count[7] $ !X1L51;
X1_count[7]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[7]_lut_out);
X1_count[7] = DFFE(X1_count[7]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L71 is rs486:inst_rs486|count[7]~COUT at LC2_7_H4
--operation mode is counter

X1L71 = CARRY(!X1_count[7] & !X1L51);


--X1_count[8] is rs486:inst_rs486|count[8] at LC3_7_H4
--operation mode is counter

X1_count[8]_lut_out = X1_count[8] $ X1L71;
X1_count[8]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[8]_lut_out);
X1_count[8] = DFFE(X1_count[8]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L91 is rs486:inst_rs486|count[8]~COUT at LC3_7_H4
--operation mode is counter

X1L91 = CARRY(X1_count[8] # !X1L71);


--X1_count[9] is rs486:inst_rs486|count[9] at LC4_7_H4
--operation mode is counter

X1_count[9]_lut_out = X1_count[9] $ !X1L91;
X1_count[9]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[9]_lut_out);
X1_count[9] = DFFE(X1_count[9]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L12 is rs486:inst_rs486|count[9]~COUT at LC4_7_H4
--operation mode is counter

X1L12 = CARRY(!X1_count[9] & !X1L91);


--X1_count[10] is rs486:inst_rs486|count[10] at LC5_7_H4
--operation mode is counter

X1_count[10]_lut_out = X1_count[10] $ X1L12;
X1_count[10]_sload_eqn = (X1_reduce_nor_3 & X1L58Q) # (!X1_reduce_nor_3 & X1_count[10]_lut_out);
X1_count[10] = DFFE(X1_count[10]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L32 is rs486:inst_rs486|count[10]~COUT at LC5_7_H4
--operation mode is counter

X1L32 = CARRY(X1_count[10] # !X1L12);


--X1_count[11] is rs486:inst_rs486|count[11] at LC6_7_H4
--operation mode is counter

X1_count[11]_lut_out = X1_count[11] $ !X1L32;
X1_count[11]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[11]_lut_out);
X1_count[11] = DFFE(X1_count[11]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L52 is rs486:inst_rs486|count[11]~COUT at LC6_7_H4
--operation mode is counter

X1L52 = CARRY(!X1_count[11] & !X1L32);


--X1_count[12] is rs486:inst_rs486|count[12] at LC7_7_H4
--operation mode is counter

X1_count[12]_lut_out = X1_count[12] $ X1L52;
X1_count[12]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[12]_lut_out);
X1_count[12] = DFFE(X1_count[12]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L72 is rs486:inst_rs486|count[12]~COUT at LC7_7_H4
--operation mode is counter

X1L72 = CARRY(X1_count[12] # !X1L52);


--X1_count[13] is rs486:inst_rs486|count[13] at LC8_7_H4
--operation mode is counter

X1_count[13]_lut_out = X1_count[13] $ !X1L72;
X1_count[13]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[13]_lut_out);
X1_count[13] = DFFE(X1_count[13]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L92 is rs486:inst_rs486|count[13]~COUT at LC8_7_H4
--operation mode is counter

X1L92 = CARRY(!X1_count[13] & !X1L72);


--X1_count[14] is rs486:inst_rs486|count[14] at LC9_7_H4
--operation mode is counter

X1_count[14]_lut_out = X1_count[14] $ X1L92;
X1_count[14]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[14]_lut_out);
X1_count[14] = DFFE(X1_count[14]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L13 is rs486:inst_rs486|count[14]~COUT at LC9_7_H4
--operation mode is counter

X1L13 = CARRY(X1_count[14] # !X1L92);


--X1_count[15] is rs486:inst_rs486|count[15] at LC10_7_H4
--operation mode is counter

X1_count[15]_lut_out = X1_count[15] $ !X1L13;
X1_count[15]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[15]_lut_out);
X1_count[15] = DFFE(X1_count[15]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L33 is rs486:inst_rs486|count[15]~COUT at LC10_7_H4
--operation mode is counter

X1L33 = CARRY(!X1_count[15] & !X1L13);


--X1_count[16] is rs486:inst_rs486|count[16] at LC1_9_H4
--operation mode is counter

X1_count[16]_lut_out = X1_count[16] $ X1L33;
X1_count[16]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[16]_lut_out);
X1_count[16] = DFFE(X1_count[16]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L53 is rs486:inst_rs486|count[16]~COUT at LC1_9_H4
--operation mode is counter

X1L53 = CARRY(X1_count[16] # !X1L33);


--X1_count[17] is rs486:inst_rs486|count[17] at LC2_9_H4
--operation mode is counter

X1_count[17]_lut_out = X1_count[17] $ !X1L53;
X1_count[17]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[17]_lut_out);
X1_count[17] = DFFE(X1_count[17]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L73 is rs486:inst_rs486|count[17]~COUT at LC2_9_H4
--operation mode is counter

X1L73 = CARRY(!X1_count[17] & !X1L53);


--X1_count[18] is rs486:inst_rs486|count[18] at LC3_9_H4
--operation mode is counter

X1_count[18]_lut_out = X1_count[18] $ X1L73;
X1_count[18]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[18]_lut_out);
X1_count[18] = DFFE(X1_count[18]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L93 is rs486:inst_rs486|count[18]~COUT at LC3_9_H4
--operation mode is counter

X1L93 = CARRY(X1_count[18] # !X1L73);


--X1_count[19] is rs486:inst_rs486|count[19] at LC4_9_H4
--operation mode is counter

X1_count[19]_lut_out = X1_count[19] $ !X1L93;
X1_count[19]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[19]_lut_out);
X1_count[19] = DFFE(X1_count[19]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L14 is rs486:inst_rs486|count[19]~COUT at LC4_9_H4
--operation mode is counter

X1L14 = CARRY(!X1_count[19] & !X1L93);


--X1_count[20] is rs486:inst_rs486|count[20] at LC5_9_H4
--operation mode is counter

X1_count[20]_lut_out = X1_count[20] $ X1L14;
X1_count[20]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[20]_lut_out);
X1_count[20] = DFFE(X1_count[20]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L34 is rs486:inst_rs486|count[20]~COUT at LC5_9_H4
--operation mode is counter

X1L34 = CARRY(X1_count[20] # !X1L14);


--X1_count[21] is rs486:inst_rs486|count[21] at LC6_9_H4
--operation mode is counter

X1_count[21]_lut_out = X1_count[21] $ !X1L34;
X1_count[21]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[21]_lut_out);
X1_count[21] = DFFE(X1_count[21]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L54 is rs486:inst_rs486|count[21]~COUT at LC6_9_H4
--operation mode is counter

X1L54 = CARRY(!X1_count[21] & !X1L34);


--X1_count[22] is rs486:inst_rs486|count[22] at LC7_9_H4
--operation mode is counter

X1_count[22]_lut_out = X1_count[22] $ X1L54;
X1_count[22]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[22]_lut_out);
X1_count[22] = DFFE(X1_count[22]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L74 is rs486:inst_rs486|count[22]~COUT at LC7_9_H4
--operation mode is counter

X1L74 = CARRY(X1_count[22] # !X1L54);


--X1_count[23] is rs486:inst_rs486|count[23] at LC8_9_H4
--operation mode is counter

X1_count[23]_lut_out = X1_count[23] $ !X1L74;
X1_count[23]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[23]_lut_out);
X1_count[23] = DFFE(X1_count[23]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L94 is rs486:inst_rs486|count[23]~COUT at LC8_9_H4
--operation mode is counter

X1L94 = CARRY(!X1_count[23] & !X1L74);


--X1_count[24] is rs486:inst_rs486|count[24] at LC9_9_H4
--operation mode is counter

X1_count[24]_lut_out = X1_count[24] $ X1L94;
X1_count[24]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[24]_lut_out);
X1_count[24] = DFFE(X1_count[24]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L15 is rs486:inst_rs486|count[24]~COUT at LC9_9_H4
--operation mode is counter

X1L15 = CARRY(X1_count[24] # !X1L94);


--X1_count[25] is rs486:inst_rs486|count[25] at LC10_9_H4
--operation mode is counter

X1_count[25]_lut_out = X1_count[25] $ !X1L15;
X1_count[25]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[25]_lut_out);
X1_count[25] = DFFE(X1_count[25]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L35 is rs486:inst_rs486|count[25]~COUT at LC10_9_H4
--operation mode is counter

X1L35 = CARRY(!X1_count[25] & !X1L15);


--X1_count[26] is rs486:inst_rs486|count[26] at LC1_11_H4
--operation mode is counter

X1_count[26]_lut_out = X1_count[26] $ X1L35;
X1_count[26]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[26]_lut_out);
X1_count[26] = DFFE(X1_count[26]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L55 is rs486:inst_rs486|count[26]~COUT at LC1_11_H4
--operation mode is counter

X1L55 = CARRY(X1_count[26] # !X1L35);


--X1_count[27] is rs486:inst_rs486|count[27] at LC2_11_H4
--operation mode is counter

X1_count[27]_lut_out = X1_count[27] $ !X1L55;
X1_count[27]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[27]_lut_out);
X1_count[27] = DFFE(X1_count[27]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L75 is rs486:inst_rs486|count[27]~COUT at LC2_11_H4
--operation mode is counter

X1L75 = CARRY(!X1_count[27] & !X1L55);


--X1_count[28] is rs486:inst_rs486|count[28] at LC3_11_H4
--operation mode is counter

X1_count[28]_lut_out = X1_count[28] $ X1L75;
X1_count[28]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[28]_lut_out);
X1_count[28] = DFFE(X1_count[28]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L95 is rs486:inst_rs486|count[28]~COUT at LC3_11_H4
--operation mode is counter

X1L95 = CARRY(X1_count[28] # !X1L75);


--X1_count[29] is rs486:inst_rs486|count[29] at LC4_11_H4
--operation mode is counter

X1_count[29]_lut_out = X1_count[29] $ !X1L95;
X1_count[29]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[29]_lut_out);
X1_count[29] = DFFE(X1_count[29]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L16 is rs486:inst_rs486|count[29]~COUT at LC4_11_H4
--operation mode is counter

X1L16 = CARRY(!X1_count[29] & !X1L95);


--X1_count[30] is rs486:inst_rs486|count[30] at LC5_11_H4
--operation mode is counter

X1_count[30]_lut_out = X1_count[30] $ X1L16;
X1_count[30]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[30]_lut_out);
X1_count[30] = DFFE(X1_count[30]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);

--X1L36 is rs486:inst_rs486|count[30]~COUT at LC5_11_H4
--operation mode is counter

X1L36 = CARRY(X1_count[30] # !X1L16);


--X1_count[31] is rs486:inst_rs486|count[31] at LC6_11_H4
--operation mode is normal

X1_count[31]_lut_out = X1L36 $ !X1_count[31];
X1_count[31]_sload_eqn = (X1_reduce_nor_3 & ~GND) # (!X1_reduce_nor_3 & X1_count[31]_lut_out);
X1_count[31] = DFFE(X1_count[31]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_1_local[11]);


--E1L81 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~0 at LC6_13_Q4
--operation mode is arithmetic

E1L81 = !E1_wait_cnt_l[0];

--E1L91 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~0COUT at LC6_13_Q4
--operation mode is arithmetic

E1L91 = CARRY(E1_wait_cnt_l[0]);


--E1L02 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~1 at LC7_13_Q4
--operation mode is arithmetic

E1L02 = E1_wait_cnt_l[1] $ !E1L91;

--E1L12 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~1COUT at LC7_13_Q4
--operation mode is arithmetic

E1L12 = CARRY(!E1_wait_cnt_l[1] & !E1L91);


--E1L22 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~2 at LC8_13_Q4
--operation mode is arithmetic

E1L22 = E1_wait_cnt_l[2] $ E1L12;

--E1L32 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~2COUT at LC8_13_Q4
--operation mode is arithmetic

E1L32 = CARRY(E1_wait_cnt_l[2] # !E1L12);


--E1L42 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~3 at LC9_13_Q4
--operation mode is arithmetic

E1L42 = E1_wait_cnt_l[3] $ !E1L32;

--E1L52 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~3COUT at LC9_13_Q4
--operation mode is arithmetic

E1L52 = CARRY(!E1_wait_cnt_l[3] & !E1L32);


--E1L62 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~4 at LC10_13_Q4
--operation mode is arithmetic

E1L62 = E1_wait_cnt_l[4] $ E1L52;

--E1L72 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~4COUT at LC10_13_Q4
--operation mode is arithmetic

E1L72 = CARRY(E1_wait_cnt_l[4] # !E1L52);


--E1L82 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~5 at LC1_15_Q4
--operation mode is arithmetic

E1L82 = E1_wait_cnt_l[5] $ !E1L72;

--E1L92 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~5COUT at LC1_15_Q4
--operation mode is arithmetic

E1L92 = CARRY(!E1_wait_cnt_l[5] & !E1L72);


--E1L03 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~6 at LC2_15_Q4
--operation mode is arithmetic

E1L03 = E1_wait_cnt_l[6] $ E1L92;

--E1L13 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~6COUT at LC2_15_Q4
--operation mode is arithmetic

E1L13 = CARRY(E1_wait_cnt_l[6] # !E1L92);


--E1L23 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~7 at LC3_15_Q4
--operation mode is arithmetic

E1L23 = E1_wait_cnt_l[7] $ !E1L13;

--E1L33 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~7COUT at LC3_15_Q4
--operation mode is arithmetic

E1L33 = CARRY(!E1_wait_cnt_l[7] & !E1L13);


--E1L43 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~8 at LC4_15_Q4
--operation mode is arithmetic

E1L43 = E1_wait_cnt_l[8] $ E1L33;

--E1L53 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~8COUT at LC4_15_Q4
--operation mode is arithmetic

E1L53 = CARRY(E1_wait_cnt_l[8] # !E1L33);


--E1L63 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~9 at LC5_15_Q4
--operation mode is arithmetic

E1L63 = E1_wait_cnt_l[9] $ !E1L53;

--E1L73 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~9COUT at LC5_15_Q4
--operation mode is arithmetic

E1L73 = CARRY(!E1_wait_cnt_l[9] & !E1L53);


--E1L83 is com_dac_tx:com_DAC_TX_inst|add_90_rtl_288~10 at LC6_15_Q4
--operation mode is normal

E1L83 = E1L73 $ E1_wait_cnt_l[10];


--Q1_cnt100ms[0] is hit_counter:inst_hit_counter|cnt100ms[0] at LC5_7_K1
--operation mode is counter

Q1_cnt100ms[0]_lut_out = !Q1_cnt100ms[0];
Q1_cnt100ms[0]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[0]_lut_out);
Q1_cnt100ms[0] = DFFE(Q1_cnt100ms[0]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L3 is hit_counter:inst_hit_counter|cnt100ms[0]~COUT at LC5_7_K1
--operation mode is counter

Q1L3 = CARRY(Q1_cnt100ms[0]);


--Q1_cnt100ms[1] is hit_counter:inst_hit_counter|cnt100ms[1] at LC6_7_K1
--operation mode is counter

Q1_cnt100ms[1]_lut_out = Q1_cnt100ms[1] $ !Q1L3;
Q1_cnt100ms[1]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[1]_lut_out);
Q1_cnt100ms[1] = DFFE(Q1_cnt100ms[1]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L5 is hit_counter:inst_hit_counter|cnt100ms[1]~COUT at LC6_7_K1
--operation mode is counter

Q1L5 = CARRY(!Q1_cnt100ms[1] & !Q1L3);


--Q1_cnt100ms[2] is hit_counter:inst_hit_counter|cnt100ms[2] at LC7_7_K1
--operation mode is counter

Q1_cnt100ms[2]_lut_out = Q1_cnt100ms[2] $ Q1L5;
Q1_cnt100ms[2]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[2]_lut_out);
Q1_cnt100ms[2] = DFFE(Q1_cnt100ms[2]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L7 is hit_counter:inst_hit_counter|cnt100ms[2]~COUT at LC7_7_K1
--operation mode is counter

Q1L7 = CARRY(Q1_cnt100ms[2] # !Q1L5);


--Q1_cnt100ms[3] is hit_counter:inst_hit_counter|cnt100ms[3] at LC8_7_K1
--operation mode is counter

Q1_cnt100ms[3]_lut_out = Q1_cnt100ms[3] $ !Q1L7;
Q1_cnt100ms[3]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[3]_lut_out);
Q1_cnt100ms[3] = DFFE(Q1_cnt100ms[3]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L9 is hit_counter:inst_hit_counter|cnt100ms[3]~COUT at LC8_7_K1
--operation mode is counter

Q1L9 = CARRY(!Q1_cnt100ms[3] & !Q1L7);


--Q1_cnt100ms[4] is hit_counter:inst_hit_counter|cnt100ms[4] at LC9_7_K1
--operation mode is counter

Q1_cnt100ms[4]_lut_out = Q1_cnt100ms[4] $ Q1L9;
Q1_cnt100ms[4]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[4]_lut_out);
Q1_cnt100ms[4] = DFFE(Q1_cnt100ms[4]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L11 is hit_counter:inst_hit_counter|cnt100ms[4]~COUT at LC9_7_K1
--operation mode is counter

Q1L11 = CARRY(Q1_cnt100ms[4] # !Q1L9);


--Q1_cnt100ms[5] is hit_counter:inst_hit_counter|cnt100ms[5] at LC10_7_K1
--operation mode is counter

Q1_cnt100ms[5]_lut_out = Q1_cnt100ms[5] $ !Q1L11;
Q1_cnt100ms[5]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[5]_lut_out);
Q1_cnt100ms[5] = DFFE(Q1_cnt100ms[5]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L31 is hit_counter:inst_hit_counter|cnt100ms[5]~COUT at LC10_7_K1
--operation mode is counter

Q1L31 = CARRY(!Q1_cnt100ms[5] & !Q1L11);


--Q1_cnt100ms[6] is hit_counter:inst_hit_counter|cnt100ms[6] at LC1_9_K1
--operation mode is counter

Q1_cnt100ms[6]_lut_out = Q1_cnt100ms[6] $ Q1L31;
Q1_cnt100ms[6]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[6]_lut_out);
Q1_cnt100ms[6] = DFFE(Q1_cnt100ms[6]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L51 is hit_counter:inst_hit_counter|cnt100ms[6]~COUT at LC1_9_K1
--operation mode is counter

Q1L51 = CARRY(Q1_cnt100ms[6] # !Q1L31);


--Q1_cnt100ms[7] is hit_counter:inst_hit_counter|cnt100ms[7] at LC2_9_K1
--operation mode is counter

Q1_cnt100ms[7]_lut_out = Q1_cnt100ms[7] $ !Q1L51;
Q1_cnt100ms[7]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[7]_lut_out);
Q1_cnt100ms[7] = DFFE(Q1_cnt100ms[7]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L71 is hit_counter:inst_hit_counter|cnt100ms[7]~COUT at LC2_9_K1
--operation mode is counter

Q1L71 = CARRY(Q1_cnt100ms[7] & !Q1L51);


--Q1_cnt100ms[8] is hit_counter:inst_hit_counter|cnt100ms[8] at LC3_9_K1
--operation mode is counter

Q1_cnt100ms[8]_lut_out = Q1_cnt100ms[8] $ Q1L71;
Q1_cnt100ms[8]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[8]_lut_out);
Q1_cnt100ms[8] = DFFE(Q1_cnt100ms[8]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L91 is hit_counter:inst_hit_counter|cnt100ms[8]~COUT at LC3_9_K1
--operation mode is counter

Q1L91 = CARRY(Q1_cnt100ms[8] # !Q1L71);


--Q1_cnt100ms[9] is hit_counter:inst_hit_counter|cnt100ms[9] at LC4_9_K1
--operation mode is counter

Q1_cnt100ms[9]_lut_out = Q1_cnt100ms[9] $ !Q1L91;
Q1_cnt100ms[9]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[9]_lut_out);
Q1_cnt100ms[9] = DFFE(Q1_cnt100ms[9]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L12 is hit_counter:inst_hit_counter|cnt100ms[9]~COUT at LC4_9_K1
--operation mode is counter

Q1L12 = CARRY(!Q1_cnt100ms[9] & !Q1L91);


--Q1_cnt100ms[10] is hit_counter:inst_hit_counter|cnt100ms[10] at LC5_9_K1
--operation mode is counter

Q1_cnt100ms[10]_lut_out = Q1_cnt100ms[10] $ Q1L12;
Q1_cnt100ms[10]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[10]_lut_out);
Q1_cnt100ms[10] = DFFE(Q1_cnt100ms[10]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L32 is hit_counter:inst_hit_counter|cnt100ms[10]~COUT at LC5_9_K1
--operation mode is counter

Q1L32 = CARRY(!Q1L12 # !Q1_cnt100ms[10]);


--Q1_cnt100ms[11] is hit_counter:inst_hit_counter|cnt100ms[11] at LC6_9_K1
--operation mode is counter

Q1_cnt100ms[11]_lut_out = Q1_cnt100ms[11] $ !Q1L32;
Q1_cnt100ms[11]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[11]_lut_out);
Q1_cnt100ms[11] = DFFE(Q1_cnt100ms[11]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L52 is hit_counter:inst_hit_counter|cnt100ms[11]~COUT at LC6_9_K1
--operation mode is counter

Q1L52 = CARRY(!Q1_cnt100ms[11] & !Q1L32);


--Q1_cnt100ms[12] is hit_counter:inst_hit_counter|cnt100ms[12] at LC7_9_K1
--operation mode is counter

Q1_cnt100ms[12]_lut_out = Q1_cnt100ms[12] $ Q1L52;
Q1_cnt100ms[12]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[12]_lut_out);
Q1_cnt100ms[12] = DFFE(Q1_cnt100ms[12]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L72 is hit_counter:inst_hit_counter|cnt100ms[12]~COUT at LC7_9_K1
--operation mode is counter

Q1L72 = CARRY(Q1_cnt100ms[12] # !Q1L52);


--Q1_cnt100ms[13] is hit_counter:inst_hit_counter|cnt100ms[13] at LC8_9_K1
--operation mode is counter

Q1_cnt100ms[13]_lut_out = Q1_cnt100ms[13] $ !Q1L72;
Q1_cnt100ms[13]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[13]_lut_out);
Q1_cnt100ms[13] = DFFE(Q1_cnt100ms[13]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L92 is hit_counter:inst_hit_counter|cnt100ms[13]~COUT at LC8_9_K1
--operation mode is counter

Q1L92 = CARRY(!Q1_cnt100ms[13] & !Q1L72);


--Q1_cnt100ms[14] is hit_counter:inst_hit_counter|cnt100ms[14] at LC9_9_K1
--operation mode is counter

Q1_cnt100ms[14]_lut_out = Q1_cnt100ms[14] $ Q1L92;
Q1_cnt100ms[14]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[14]_lut_out);
Q1_cnt100ms[14] = DFFE(Q1_cnt100ms[14]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L13 is hit_counter:inst_hit_counter|cnt100ms[14]~COUT at LC9_9_K1
--operation mode is counter

Q1L13 = CARRY(Q1_cnt100ms[14] # !Q1L92);


--Q1_cnt100ms[15] is hit_counter:inst_hit_counter|cnt100ms[15] at LC10_9_K1
--operation mode is counter

Q1_cnt100ms[15]_lut_out = Q1_cnt100ms[15] $ !Q1L13;
Q1_cnt100ms[15]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[15]_lut_out);
Q1_cnt100ms[15] = DFFE(Q1_cnt100ms[15]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L33 is hit_counter:inst_hit_counter|cnt100ms[15]~COUT at LC10_9_K1
--operation mode is counter

Q1L33 = CARRY(Q1_cnt100ms[15] & !Q1L13);


--Q1_cnt100ms[16] is hit_counter:inst_hit_counter|cnt100ms[16] at LC1_11_K1
--operation mode is counter

Q1_cnt100ms[16]_lut_out = Q1_cnt100ms[16] $ Q1L33;
Q1_cnt100ms[16]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[16]_lut_out);
Q1_cnt100ms[16] = DFFE(Q1_cnt100ms[16]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L53 is hit_counter:inst_hit_counter|cnt100ms[16]~COUT at LC1_11_K1
--operation mode is counter

Q1L53 = CARRY(Q1_cnt100ms[16] # !Q1L33);


--Q1_cnt100ms[17] is hit_counter:inst_hit_counter|cnt100ms[17] at LC2_11_K1
--operation mode is counter

Q1_cnt100ms[17]_lut_out = Q1_cnt100ms[17] $ !Q1L53;
Q1_cnt100ms[17]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[17]_lut_out);
Q1_cnt100ms[17] = DFFE(Q1_cnt100ms[17]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L73 is hit_counter:inst_hit_counter|cnt100ms[17]~COUT at LC2_11_K1
--operation mode is counter

Q1L73 = CARRY(Q1_cnt100ms[17] & !Q1L53);


--Q1_cnt100ms[18] is hit_counter:inst_hit_counter|cnt100ms[18] at LC3_11_K1
--operation mode is counter

Q1_cnt100ms[18]_lut_out = Q1_cnt100ms[18] $ Q1L73;
Q1_cnt100ms[18]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[18]_lut_out);
Q1_cnt100ms[18] = DFFE(Q1_cnt100ms[18]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L93 is hit_counter:inst_hit_counter|cnt100ms[18]~COUT at LC3_11_K1
--operation mode is counter

Q1L93 = CARRY(!Q1L73 # !Q1_cnt100ms[18]);


--Q1_cnt100ms[19] is hit_counter:inst_hit_counter|cnt100ms[19] at LC4_11_K1
--operation mode is counter

Q1_cnt100ms[19]_lut_out = Q1_cnt100ms[19] $ !Q1L93;
Q1_cnt100ms[19]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[19]_lut_out);
Q1_cnt100ms[19] = DFFE(Q1_cnt100ms[19]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L14 is hit_counter:inst_hit_counter|cnt100ms[19]~COUT at LC4_11_K1
--operation mode is counter

Q1L14 = CARRY(Q1_cnt100ms[19] & !Q1L93);


--Q1_cnt100ms[20] is hit_counter:inst_hit_counter|cnt100ms[20] at LC5_11_K1
--operation mode is counter

Q1_cnt100ms[20]_lut_out = Q1_cnt100ms[20] $ Q1L14;
Q1_cnt100ms[20]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[20]_lut_out);
Q1_cnt100ms[20] = DFFE(Q1_cnt100ms[20]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L34 is hit_counter:inst_hit_counter|cnt100ms[20]~COUT at LC5_11_K1
--operation mode is counter

Q1L34 = CARRY(!Q1L14 # !Q1_cnt100ms[20]);


--Q1_cnt100ms[21] is hit_counter:inst_hit_counter|cnt100ms[21] at LC6_11_K1
--operation mode is counter

Q1_cnt100ms[21]_lut_out = Q1_cnt100ms[21] $ !Q1L34;
Q1_cnt100ms[21]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[21]_lut_out);
Q1_cnt100ms[21] = DFFE(Q1_cnt100ms[21]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L54 is hit_counter:inst_hit_counter|cnt100ms[21]~COUT at LC6_11_K1
--operation mode is counter

Q1L54 = CARRY(!Q1_cnt100ms[21] & !Q1L34);


--Q1_cnt100ms[22] is hit_counter:inst_hit_counter|cnt100ms[22] at LC7_11_K1
--operation mode is counter

Q1_cnt100ms[22]_lut_out = Q1_cnt100ms[22] $ Q1L54;
Q1_cnt100ms[22]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[22]_lut_out);
Q1_cnt100ms[22] = DFFE(Q1_cnt100ms[22]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L74 is hit_counter:inst_hit_counter|cnt100ms[22]~COUT at LC7_11_K1
--operation mode is counter

Q1L74 = CARRY(Q1_cnt100ms[22] # !Q1L54);


--Q1_cnt100ms[23] is hit_counter:inst_hit_counter|cnt100ms[23] at LC8_11_K1
--operation mode is counter

Q1_cnt100ms[23]_lut_out = Q1_cnt100ms[23] $ !Q1L74;
Q1_cnt100ms[23]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[23]_lut_out);
Q1_cnt100ms[23] = DFFE(Q1_cnt100ms[23]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L94 is hit_counter:inst_hit_counter|cnt100ms[23]~COUT at LC8_11_K1
--operation mode is counter

Q1L94 = CARRY(!Q1_cnt100ms[23] & !Q1L74);


--Q1_cnt100ms[24] is hit_counter:inst_hit_counter|cnt100ms[24] at LC9_11_K1
--operation mode is counter

Q1_cnt100ms[24]_lut_out = Q1_cnt100ms[24] $ Q1L94;
Q1_cnt100ms[24]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[24]_lut_out);
Q1_cnt100ms[24] = DFFE(Q1_cnt100ms[24]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L15 is hit_counter:inst_hit_counter|cnt100ms[24]~COUT at LC9_11_K1
--operation mode is counter

Q1L15 = CARRY(Q1_cnt100ms[24] # !Q1L94);


--Q1_cnt100ms[25] is hit_counter:inst_hit_counter|cnt100ms[25] at LC10_11_K1
--operation mode is counter

Q1_cnt100ms[25]_lut_out = Q1_cnt100ms[25] $ !Q1L15;
Q1_cnt100ms[25]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[25]_lut_out);
Q1_cnt100ms[25] = DFFE(Q1_cnt100ms[25]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L35 is hit_counter:inst_hit_counter|cnt100ms[25]~COUT at LC10_11_K1
--operation mode is counter

Q1L35 = CARRY(!Q1_cnt100ms[25] & !Q1L15);


--Q1_cnt100ms[26] is hit_counter:inst_hit_counter|cnt100ms[26] at LC1_13_K1
--operation mode is counter

Q1_cnt100ms[26]_lut_out = Q1_cnt100ms[26] $ Q1L35;
Q1_cnt100ms[26]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[26]_lut_out);
Q1_cnt100ms[26] = DFFE(Q1_cnt100ms[26]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L55 is hit_counter:inst_hit_counter|cnt100ms[26]~COUT at LC1_13_K1
--operation mode is counter

Q1L55 = CARRY(Q1_cnt100ms[26] # !Q1L35);


--Q1_cnt100ms[27] is hit_counter:inst_hit_counter|cnt100ms[27] at LC2_13_K1
--operation mode is counter

Q1_cnt100ms[27]_lut_out = Q1_cnt100ms[27] $ !Q1L55;
Q1_cnt100ms[27]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[27]_lut_out);
Q1_cnt100ms[27] = DFFE(Q1_cnt100ms[27]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L75 is hit_counter:inst_hit_counter|cnt100ms[27]~COUT at LC2_13_K1
--operation mode is counter

Q1L75 = CARRY(!Q1_cnt100ms[27] & !Q1L55);


--Q1_cnt100ms[28] is hit_counter:inst_hit_counter|cnt100ms[28] at LC3_13_K1
--operation mode is counter

Q1_cnt100ms[28]_lut_out = Q1_cnt100ms[28] $ Q1L75;
Q1_cnt100ms[28]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[28]_lut_out);
Q1_cnt100ms[28] = DFFE(Q1_cnt100ms[28]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L95 is hit_counter:inst_hit_counter|cnt100ms[28]~COUT at LC3_13_K1
--operation mode is counter

Q1L95 = CARRY(Q1_cnt100ms[28] # !Q1L75);


--Q1_cnt100ms[29] is hit_counter:inst_hit_counter|cnt100ms[29] at LC4_13_K1
--operation mode is counter

Q1_cnt100ms[29]_lut_out = Q1_cnt100ms[29] $ !Q1L95;
Q1_cnt100ms[29]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[29]_lut_out);
Q1_cnt100ms[29] = DFFE(Q1_cnt100ms[29]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L16 is hit_counter:inst_hit_counter|cnt100ms[29]~COUT at LC4_13_K1
--operation mode is counter

Q1L16 = CARRY(!Q1_cnt100ms[29] & !Q1L95);


--Q1_cnt100ms[30] is hit_counter:inst_hit_counter|cnt100ms[30] at LC5_13_K1
--operation mode is counter

Q1_cnt100ms[30]_lut_out = Q1_cnt100ms[30] $ Q1L16;
Q1_cnt100ms[30]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[30]_lut_out);
Q1_cnt100ms[30] = DFFE(Q1_cnt100ms[30]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--Q1L36 is hit_counter:inst_hit_counter|cnt100ms[30]~COUT at LC5_13_K1
--operation mode is counter

Q1L36 = CARRY(Q1_cnt100ms[30] # !Q1L16);


--Q1_cnt100ms[31] is hit_counter:inst_hit_counter|cnt100ms[31] at LC6_13_K1
--operation mode is normal

Q1_cnt100ms[31]_lut_out = Q1_cnt100ms[31] $ !Q1L36;
Q1_cnt100ms[31]_sload_eqn = (Q1_reduce_nor_3 & ~GND) # (!Q1_reduce_nor_3 & Q1_cnt100ms[31]_lut_out);
Q1_cnt100ms[31] = DFFE(Q1_cnt100ms[31]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--R1_cnt100ms[0] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0] at LC5_10_O2
--operation mode is counter

R1_cnt100ms[0]_lut_out = !R1_cnt100ms[0];
R1_cnt100ms[0]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[0]_lut_out);
R1_cnt100ms[0] = DFFE(R1_cnt100ms[0]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L3 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[0]~COUT at LC5_10_O2
--operation mode is counter

R1L3 = CARRY(R1_cnt100ms[0]);


--R1_cnt100ms[1] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1] at LC6_10_O2
--operation mode is counter

R1_cnt100ms[1]_lut_out = R1_cnt100ms[1] $ !R1L3;
R1_cnt100ms[1]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[1]_lut_out);
R1_cnt100ms[1] = DFFE(R1_cnt100ms[1]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L5 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[1]~COUT at LC6_10_O2
--operation mode is counter

R1L5 = CARRY(!R1_cnt100ms[1] & !R1L3);


--R1_cnt100ms[2] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2] at LC7_10_O2
--operation mode is counter

R1_cnt100ms[2]_lut_out = R1_cnt100ms[2] $ R1L5;
R1_cnt100ms[2]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[2]_lut_out);
R1_cnt100ms[2] = DFFE(R1_cnt100ms[2]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L7 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[2]~COUT at LC7_10_O2
--operation mode is counter

R1L7 = CARRY(R1_cnt100ms[2] # !R1L5);


--R1_cnt100ms[3] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3] at LC8_10_O2
--operation mode is counter

R1_cnt100ms[3]_lut_out = R1_cnt100ms[3] $ !R1L7;
R1_cnt100ms[3]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[3]_lut_out);
R1_cnt100ms[3] = DFFE(R1_cnt100ms[3]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L9 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[3]~COUT at LC8_10_O2
--operation mode is counter

R1L9 = CARRY(!R1_cnt100ms[3] & !R1L7);


--R1_cnt100ms[4] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4] at LC9_10_O2
--operation mode is counter

R1_cnt100ms[4]_lut_out = R1_cnt100ms[4] $ R1L9;
R1_cnt100ms[4]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[4]_lut_out);
R1_cnt100ms[4] = DFFE(R1_cnt100ms[4]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L11 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[4]~COUT at LC9_10_O2
--operation mode is counter

R1L11 = CARRY(R1_cnt100ms[4] # !R1L9);


--R1_cnt100ms[5] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5] at LC10_10_O2
--operation mode is counter

R1_cnt100ms[5]_lut_out = R1_cnt100ms[5] $ !R1L11;
R1_cnt100ms[5]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[5]_lut_out);
R1_cnt100ms[5] = DFFE(R1_cnt100ms[5]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L31 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[5]~COUT at LC10_10_O2
--operation mode is counter

R1L31 = CARRY(!R1_cnt100ms[5] & !R1L11);


--R1_cnt100ms[6] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6] at LC1_12_O2
--operation mode is counter

R1_cnt100ms[6]_lut_out = R1_cnt100ms[6] $ R1L31;
R1_cnt100ms[6]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[6]_lut_out);
R1_cnt100ms[6] = DFFE(R1_cnt100ms[6]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L51 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[6]~COUT at LC1_12_O2
--operation mode is counter

R1L51 = CARRY(R1_cnt100ms[6] # !R1L31);


--R1_cnt100ms[7] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7] at LC2_12_O2
--operation mode is counter

R1_cnt100ms[7]_lut_out = R1_cnt100ms[7] $ !R1L51;
R1_cnt100ms[7]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[7]_lut_out);
R1_cnt100ms[7] = DFFE(R1_cnt100ms[7]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L71 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[7]~COUT at LC2_12_O2
--operation mode is counter

R1L71 = CARRY(R1_cnt100ms[7] & !R1L51);


--R1_cnt100ms[8] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8] at LC3_12_O2
--operation mode is counter

R1_cnt100ms[8]_lut_out = R1_cnt100ms[8] $ R1L71;
R1_cnt100ms[8]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[8]_lut_out);
R1_cnt100ms[8] = DFFE(R1_cnt100ms[8]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L91 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[8]~COUT at LC3_12_O2
--operation mode is counter

R1L91 = CARRY(R1_cnt100ms[8] # !R1L71);


--R1_cnt100ms[9] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9] at LC4_12_O2
--operation mode is counter

R1_cnt100ms[9]_lut_out = R1_cnt100ms[9] $ !R1L91;
R1_cnt100ms[9]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[9]_lut_out);
R1_cnt100ms[9] = DFFE(R1_cnt100ms[9]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L12 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[9]~COUT at LC4_12_O2
--operation mode is counter

R1L12 = CARRY(!R1_cnt100ms[9] & !R1L91);


--R1_cnt100ms[10] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10] at LC5_12_O2
--operation mode is counter

R1_cnt100ms[10]_lut_out = R1_cnt100ms[10] $ R1L12;
R1_cnt100ms[10]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[10]_lut_out);
R1_cnt100ms[10] = DFFE(R1_cnt100ms[10]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L32 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[10]~COUT at LC5_12_O2
--operation mode is counter

R1L32 = CARRY(!R1L12 # !R1_cnt100ms[10]);


--R1_cnt100ms[11] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11] at LC6_12_O2
--operation mode is counter

R1_cnt100ms[11]_lut_out = R1_cnt100ms[11] $ !R1L32;
R1_cnt100ms[11]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[11]_lut_out);
R1_cnt100ms[11] = DFFE(R1_cnt100ms[11]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L52 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[11]~COUT at LC6_12_O2
--operation mode is counter

R1L52 = CARRY(!R1_cnt100ms[11] & !R1L32);


--R1_cnt100ms[12] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12] at LC7_12_O2
--operation mode is counter

R1_cnt100ms[12]_lut_out = R1_cnt100ms[12] $ R1L52;
R1_cnt100ms[12]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[12]_lut_out);
R1_cnt100ms[12] = DFFE(R1_cnt100ms[12]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L72 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[12]~COUT at LC7_12_O2
--operation mode is counter

R1L72 = CARRY(R1_cnt100ms[12] # !R1L52);


--R1_cnt100ms[13] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13] at LC8_12_O2
--operation mode is counter

R1_cnt100ms[13]_lut_out = R1_cnt100ms[13] $ !R1L72;
R1_cnt100ms[13]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[13]_lut_out);
R1_cnt100ms[13] = DFFE(R1_cnt100ms[13]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L92 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[13]~COUT at LC8_12_O2
--operation mode is counter

R1L92 = CARRY(!R1_cnt100ms[13] & !R1L72);


--R1_cnt100ms[14] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14] at LC9_12_O2
--operation mode is counter

R1_cnt100ms[14]_lut_out = R1_cnt100ms[14] $ R1L92;
R1_cnt100ms[14]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[14]_lut_out);
R1_cnt100ms[14] = DFFE(R1_cnt100ms[14]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L13 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[14]~COUT at LC9_12_O2
--operation mode is counter

R1L13 = CARRY(R1_cnt100ms[14] # !R1L92);


--R1_cnt100ms[15] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15] at LC10_12_O2
--operation mode is counter

R1_cnt100ms[15]_lut_out = R1_cnt100ms[15] $ !R1L13;
R1_cnt100ms[15]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[15]_lut_out);
R1_cnt100ms[15] = DFFE(R1_cnt100ms[15]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L33 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[15]~COUT at LC10_12_O2
--operation mode is counter

R1L33 = CARRY(R1_cnt100ms[15] & !R1L13);


--R1_cnt100ms[16] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16] at LC1_14_O2
--operation mode is counter

R1_cnt100ms[16]_lut_out = R1_cnt100ms[16] $ R1L33;
R1_cnt100ms[16]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[16]_lut_out);
R1_cnt100ms[16] = DFFE(R1_cnt100ms[16]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L53 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[16]~COUT at LC1_14_O2
--operation mode is counter

R1L53 = CARRY(R1_cnt100ms[16] # !R1L33);


--R1_cnt100ms[17] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17] at LC2_14_O2
--operation mode is counter

R1_cnt100ms[17]_lut_out = R1_cnt100ms[17] $ !R1L53;
R1_cnt100ms[17]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[17]_lut_out);
R1_cnt100ms[17] = DFFE(R1_cnt100ms[17]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L73 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[17]~COUT at LC2_14_O2
--operation mode is counter

R1L73 = CARRY(R1_cnt100ms[17] & !R1L53);


--R1_cnt100ms[18] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18] at LC3_14_O2
--operation mode is counter

R1_cnt100ms[18]_lut_out = R1_cnt100ms[18] $ R1L73;
R1_cnt100ms[18]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[18]_lut_out);
R1_cnt100ms[18] = DFFE(R1_cnt100ms[18]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L93 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[18]~COUT at LC3_14_O2
--operation mode is counter

R1L93 = CARRY(!R1L73 # !R1_cnt100ms[18]);


--R1_cnt100ms[19] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19] at LC4_14_O2
--operation mode is counter

R1_cnt100ms[19]_lut_out = R1_cnt100ms[19] $ !R1L93;
R1_cnt100ms[19]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[19]_lut_out);
R1_cnt100ms[19] = DFFE(R1_cnt100ms[19]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L14 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[19]~COUT at LC4_14_O2
--operation mode is counter

R1L14 = CARRY(R1_cnt100ms[19] & !R1L93);


--R1_cnt100ms[20] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20] at LC5_14_O2
--operation mode is counter

R1_cnt100ms[20]_lut_out = R1_cnt100ms[20] $ R1L14;
R1_cnt100ms[20]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[20]_lut_out);
R1_cnt100ms[20] = DFFE(R1_cnt100ms[20]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L34 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[20]~COUT at LC5_14_O2
--operation mode is counter

R1L34 = CARRY(!R1L14 # !R1_cnt100ms[20]);


--R1_cnt100ms[21] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21] at LC6_14_O2
--operation mode is counter

R1_cnt100ms[21]_lut_out = R1_cnt100ms[21] $ !R1L34;
R1_cnt100ms[21]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[21]_lut_out);
R1_cnt100ms[21] = DFFE(R1_cnt100ms[21]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L54 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[21]~COUT at LC6_14_O2
--operation mode is counter

R1L54 = CARRY(!R1_cnt100ms[21] & !R1L34);


--R1_cnt100ms[22] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22] at LC7_14_O2
--operation mode is counter

R1_cnt100ms[22]_lut_out = R1_cnt100ms[22] $ R1L54;
R1_cnt100ms[22]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[22]_lut_out);
R1_cnt100ms[22] = DFFE(R1_cnt100ms[22]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L74 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[22]~COUT at LC7_14_O2
--operation mode is counter

R1L74 = CARRY(R1_cnt100ms[22] # !R1L54);


--R1_cnt100ms[23] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23] at LC8_14_O2
--operation mode is counter

R1_cnt100ms[23]_lut_out = R1_cnt100ms[23] $ !R1L74;
R1_cnt100ms[23]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[23]_lut_out);
R1_cnt100ms[23] = DFFE(R1_cnt100ms[23]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L94 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[23]~COUT at LC8_14_O2
--operation mode is counter

R1L94 = CARRY(!R1_cnt100ms[23] & !R1L74);


--R1_cnt100ms[24] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24] at LC9_14_O2
--operation mode is counter

R1_cnt100ms[24]_lut_out = R1_cnt100ms[24] $ R1L94;
R1_cnt100ms[24]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[24]_lut_out);
R1_cnt100ms[24] = DFFE(R1_cnt100ms[24]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L15 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[24]~COUT at LC9_14_O2
--operation mode is counter

R1L15 = CARRY(R1_cnt100ms[24] # !R1L94);


--R1_cnt100ms[25] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25] at LC10_14_O2
--operation mode is counter

R1_cnt100ms[25]_lut_out = R1_cnt100ms[25] $ !R1L15;
R1_cnt100ms[25]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[25]_lut_out);
R1_cnt100ms[25] = DFFE(R1_cnt100ms[25]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L35 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[25]~COUT at LC10_14_O2
--operation mode is counter

R1L35 = CARRY(!R1_cnt100ms[25] & !R1L15);


--R1_cnt100ms[26] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26] at LC1_16_O2
--operation mode is counter

R1_cnt100ms[26]_lut_out = R1_cnt100ms[26] $ R1L35;
R1_cnt100ms[26]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[26]_lut_out);
R1_cnt100ms[26] = DFFE(R1_cnt100ms[26]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L55 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[26]~COUT at LC1_16_O2
--operation mode is counter

R1L55 = CARRY(R1_cnt100ms[26] # !R1L35);


--R1_cnt100ms[27] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27] at LC2_16_O2
--operation mode is counter

R1_cnt100ms[27]_lut_out = R1_cnt100ms[27] $ !R1L55;
R1_cnt100ms[27]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[27]_lut_out);
R1_cnt100ms[27] = DFFE(R1_cnt100ms[27]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L75 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[27]~COUT at LC2_16_O2
--operation mode is counter

R1L75 = CARRY(!R1_cnt100ms[27] & !R1L55);


--R1_cnt100ms[28] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28] at LC3_16_O2
--operation mode is counter

R1_cnt100ms[28]_lut_out = R1_cnt100ms[28] $ R1L75;
R1_cnt100ms[28]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[28]_lut_out);
R1_cnt100ms[28] = DFFE(R1_cnt100ms[28]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L95 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[28]~COUT at LC3_16_O2
--operation mode is counter

R1L95 = CARRY(R1_cnt100ms[28] # !R1L75);


--R1_cnt100ms[29] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29] at LC4_16_O2
--operation mode is counter

R1_cnt100ms[29]_lut_out = R1_cnt100ms[29] $ !R1L95;
R1_cnt100ms[29]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[29]_lut_out);
R1_cnt100ms[29] = DFFE(R1_cnt100ms[29]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L16 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[29]~COUT at LC4_16_O2
--operation mode is counter

R1L16 = CARRY(!R1_cnt100ms[29] & !R1L95);


--R1_cnt100ms[30] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30] at LC5_16_O2
--operation mode is counter

R1_cnt100ms[30]_lut_out = R1_cnt100ms[30] $ R1L16;
R1_cnt100ms[30]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[30]_lut_out);
R1_cnt100ms[30] = DFFE(R1_cnt100ms[30]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--R1L36 is hit_counter_ff:inst_hit_counter_ff|cnt100ms[30]~COUT at LC5_16_O2
--operation mode is counter

R1L36 = CARRY(R1_cnt100ms[30] # !R1L16);


--R1_cnt100ms[31] is hit_counter_ff:inst_hit_counter_ff|cnt100ms[31] at LC6_16_O2
--operation mode is normal

R1_cnt100ms[31]_lut_out = R1_cnt100ms[31] $ !R1L36;
R1_cnt100ms[31]_sload_eqn = (R1_reduce_nor_3 & ~GND) # (!R1_reduce_nor_3 & R1_cnt100ms[31]_lut_out);
R1_cnt100ms[31] = DFFE(R1_cnt100ms[31]_sload_eqn, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L1 is master_data_source:inst_master_data_source|add_14~0 at LC5_10_U2
--operation mode is arithmetic

S1L1 = !S1_data[0];

--S1L2 is master_data_source:inst_master_data_source|add_14~0COUT at LC5_10_U2
--operation mode is arithmetic

S1L2 = CARRY(S1_data[0]);


--S1L3 is master_data_source:inst_master_data_source|add_14~1 at LC6_10_U2
--operation mode is arithmetic

S1L3 = S1_data[1] $ S1L2;

--S1L4 is master_data_source:inst_master_data_source|add_14~1COUT at LC6_10_U2
--operation mode is arithmetic

S1L4 = CARRY(!S1L2 # !S1_data[1]);


--S1L5 is master_data_source:inst_master_data_source|add_14~2 at LC7_10_U2
--operation mode is arithmetic

S1L5 = S1_data[2] $ !S1L4;

--S1L6 is master_data_source:inst_master_data_source|add_14~2COUT at LC7_10_U2
--operation mode is arithmetic

S1L6 = CARRY(S1_data[2] & !S1L4);


--S1L7 is master_data_source:inst_master_data_source|add_14~3 at LC8_10_U2
--operation mode is arithmetic

S1L7 = S1_data[3] $ S1L6;

--S1L8 is master_data_source:inst_master_data_source|add_14~3COUT at LC8_10_U2
--operation mode is arithmetic

S1L8 = CARRY(!S1L6 # !S1_data[3]);


--S1L9 is master_data_source:inst_master_data_source|add_14~4 at LC9_10_U2
--operation mode is arithmetic

S1L9 = S1_data[4] $ !S1L8;

--S1L01 is master_data_source:inst_master_data_source|add_14~4COUT at LC9_10_U2
--operation mode is arithmetic

S1L01 = CARRY(S1_data[4] & !S1L8);


--S1L11 is master_data_source:inst_master_data_source|add_14~5 at LC10_10_U2
--operation mode is arithmetic

S1L11 = S1_data[5] $ S1L01;

--S1L21 is master_data_source:inst_master_data_source|add_14~5COUT at LC10_10_U2
--operation mode is arithmetic

S1L21 = CARRY(!S1L01 # !S1_data[5]);


--S1L31 is master_data_source:inst_master_data_source|add_14~6 at LC1_12_U2
--operation mode is arithmetic

S1L31 = S1_data[6] $ !S1L21;

--S1L41 is master_data_source:inst_master_data_source|add_14~6COUT at LC1_12_U2
--operation mode is arithmetic

S1L41 = CARRY(S1_data[6] & !S1L21);


--S1L51 is master_data_source:inst_master_data_source|add_14~7 at LC2_12_U2
--operation mode is arithmetic

S1L51 = S1_data[7] $ S1L41;

--S1L61 is master_data_source:inst_master_data_source|add_14~7COUT at LC2_12_U2
--operation mode is arithmetic

S1L61 = CARRY(!S1L41 # !S1_data[7]);


--S1L71 is master_data_source:inst_master_data_source|add_14~8 at LC3_12_U2
--operation mode is arithmetic

S1L71 = S1_data[8] $ !S1L61;

--S1L81 is master_data_source:inst_master_data_source|add_14~8COUT at LC3_12_U2
--operation mode is arithmetic

S1L81 = CARRY(S1_data[8] & !S1L61);


--S1L91 is master_data_source:inst_master_data_source|add_14~9 at LC4_12_U2
--operation mode is arithmetic

S1L91 = S1_data[9] $ S1L81;

--S1L02 is master_data_source:inst_master_data_source|add_14~9COUT at LC4_12_U2
--operation mode is arithmetic

S1L02 = CARRY(!S1L81 # !S1_data[9]);


--S1L12 is master_data_source:inst_master_data_source|add_14~10 at LC5_12_U2
--operation mode is arithmetic

S1L12 = S1_data[10] $ !S1L02;

--S1L22 is master_data_source:inst_master_data_source|add_14~10COUT at LC5_12_U2
--operation mode is arithmetic

S1L22 = CARRY(S1_data[10] & !S1L02);


--S1L32 is master_data_source:inst_master_data_source|add_14~11 at LC6_12_U2
--operation mode is arithmetic

S1L32 = S1_data[11] $ S1L22;

--S1L42 is master_data_source:inst_master_data_source|add_14~11COUT at LC6_12_U2
--operation mode is arithmetic

S1L42 = CARRY(!S1L22 # !S1_data[11]);


--S1L52 is master_data_source:inst_master_data_source|add_14~12 at LC7_12_U2
--operation mode is arithmetic

S1L52 = S1_data[12] $ !S1L42;

--S1L62 is master_data_source:inst_master_data_source|add_14~12COUT at LC7_12_U2
--operation mode is arithmetic

S1L62 = CARRY(S1_data[12] & !S1L42);


--S1L72 is master_data_source:inst_master_data_source|add_14~13 at LC8_12_U2
--operation mode is arithmetic

S1L72 = S1_data[13] $ S1L62;

--S1L82 is master_data_source:inst_master_data_source|add_14~13COUT at LC8_12_U2
--operation mode is arithmetic

S1L82 = CARRY(!S1L62 # !S1_data[13]);


--S1L92 is master_data_source:inst_master_data_source|add_14~14 at LC9_12_U2
--operation mode is arithmetic

S1L92 = S1_data[14] $ !S1L82;

--S1L03 is master_data_source:inst_master_data_source|add_14~14COUT at LC9_12_U2
--operation mode is arithmetic

S1L03 = CARRY(S1_data[14] & !S1L82);


--S1L13 is master_data_source:inst_master_data_source|add_14~15 at LC10_12_U2
--operation mode is arithmetic

S1L13 = S1_data[15] $ S1L03;

--S1L23 is master_data_source:inst_master_data_source|add_14~15COUT at LC10_12_U2
--operation mode is arithmetic

S1L23 = CARRY(!S1L03 # !S1_data[15]);


--S1L33 is master_data_source:inst_master_data_source|add_14~16 at LC1_14_U2
--operation mode is arithmetic

S1L33 = S1_data[16] $ !S1L23;

--S1L43 is master_data_source:inst_master_data_source|add_14~16COUT at LC1_14_U2
--operation mode is arithmetic

S1L43 = CARRY(S1_data[16] & !S1L23);


--S1L53 is master_data_source:inst_master_data_source|add_14~17 at LC2_14_U2
--operation mode is arithmetic

S1L53 = S1_data[17] $ S1L43;

--S1L63 is master_data_source:inst_master_data_source|add_14~17COUT at LC2_14_U2
--operation mode is arithmetic

S1L63 = CARRY(!S1L43 # !S1_data[17]);


--S1L73 is master_data_source:inst_master_data_source|add_14~18 at LC3_14_U2
--operation mode is arithmetic

S1L73 = S1_data[18] $ !S1L63;

--S1L83 is master_data_source:inst_master_data_source|add_14~18COUT at LC3_14_U2
--operation mode is arithmetic

S1L83 = CARRY(S1_data[18] & !S1L63);


--S1L93 is master_data_source:inst_master_data_source|add_14~19 at LC4_14_U2
--operation mode is arithmetic

S1L93 = S1_data[19] $ S1L83;

--S1L04 is master_data_source:inst_master_data_source|add_14~19COUT at LC4_14_U2
--operation mode is arithmetic

S1L04 = CARRY(!S1L83 # !S1_data[19]);


--S1L14 is master_data_source:inst_master_data_source|add_14~20 at LC5_14_U2
--operation mode is arithmetic

S1L14 = S1_data[20] $ !S1L04;

--S1L24 is master_data_source:inst_master_data_source|add_14~20COUT at LC5_14_U2
--operation mode is arithmetic

S1L24 = CARRY(S1_data[20] & !S1L04);


--S1L34 is master_data_source:inst_master_data_source|add_14~21 at LC6_14_U2
--operation mode is arithmetic

S1L34 = S1_data[21] $ S1L24;

--S1L44 is master_data_source:inst_master_data_source|add_14~21COUT at LC6_14_U2
--operation mode is arithmetic

S1L44 = CARRY(!S1L24 # !S1_data[21]);


--S1L54 is master_data_source:inst_master_data_source|add_14~22 at LC7_14_U2
--operation mode is arithmetic

S1L54 = S1_data[22] $ !S1L44;

--S1L64 is master_data_source:inst_master_data_source|add_14~22COUT at LC7_14_U2
--operation mode is arithmetic

S1L64 = CARRY(S1_data[22] & !S1L44);


--S1L74 is master_data_source:inst_master_data_source|add_14~23 at LC8_14_U2
--operation mode is arithmetic

S1L74 = S1_data[23] $ S1L64;

--S1L84 is master_data_source:inst_master_data_source|add_14~23COUT at LC8_14_U2
--operation mode is arithmetic

S1L84 = CARRY(!S1L64 # !S1_data[23]);


--S1L94 is master_data_source:inst_master_data_source|add_14~24 at LC9_14_U2
--operation mode is arithmetic

S1L94 = S1_data[24] $ !S1L84;

--S1L05 is master_data_source:inst_master_data_source|add_14~24COUT at LC9_14_U2
--operation mode is arithmetic

S1L05 = CARRY(S1_data[24] & !S1L84);


--S1L15 is master_data_source:inst_master_data_source|add_14~25 at LC10_14_U2
--operation mode is arithmetic

S1L15 = S1_data[25] $ S1L05;

--S1L25 is master_data_source:inst_master_data_source|add_14~25COUT at LC10_14_U2
--operation mode is arithmetic

S1L25 = CARRY(!S1L05 # !S1_data[25]);


--S1L35 is master_data_source:inst_master_data_source|add_14~26 at LC1_16_U2
--operation mode is arithmetic

S1L35 = S1_data[26] $ !S1L25;

--S1L45 is master_data_source:inst_master_data_source|add_14~26COUT at LC1_16_U2
--operation mode is arithmetic

S1L45 = CARRY(S1_data[26] & !S1L25);


--S1L55 is master_data_source:inst_master_data_source|add_14~27 at LC2_16_U2
--operation mode is arithmetic

S1L55 = S1_data[27] $ S1L45;

--S1L65 is master_data_source:inst_master_data_source|add_14~27COUT at LC2_16_U2
--operation mode is arithmetic

S1L65 = CARRY(!S1L45 # !S1_data[27]);


--S1L75 is master_data_source:inst_master_data_source|add_14~28 at LC3_16_U2
--operation mode is arithmetic

S1L75 = S1_data[28] $ !S1L65;

--S1L85 is master_data_source:inst_master_data_source|add_14~28COUT at LC3_16_U2
--operation mode is arithmetic

S1L85 = CARRY(S1_data[28] & !S1L65);


--S1L95 is master_data_source:inst_master_data_source|add_14~29 at LC4_16_U2
--operation mode is arithmetic

S1L95 = S1_data[29] $ S1L85;

--S1L06 is master_data_source:inst_master_data_source|add_14~29COUT at LC4_16_U2
--operation mode is arithmetic

S1L06 = CARRY(!S1L85 # !S1_data[29]);


--S1L16 is master_data_source:inst_master_data_source|add_14~30 at LC5_16_U2
--operation mode is arithmetic

S1L16 = S1_data[30] $ !S1L06;

--S1L26 is master_data_source:inst_master_data_source|add_14~30COUT at LC5_16_U2
--operation mode is arithmetic

S1L26 = CARRY(S1_data[30] & !S1L06);


--S1L36 is master_data_source:inst_master_data_source|add_14~31 at LC6_16_U2
--operation mode is normal

S1L36 = S1L26 $ S1_data[31];


--EB1L66 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0 at LC2_15_E1
--operation mode is arithmetic

EB1L66 = !EB1_addr_cnt[0];

--EB1L76 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~0COUT at LC2_15_E1
--operation mode is arithmetic

EB1L76 = CARRY(EB1_addr_cnt[0]);


--EB1L86 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1 at LC3_15_E1
--operation mode is arithmetic

EB1L86 = EB1_addr_cnt[1] $ EB1L76;

--EB1L96 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~1COUT at LC3_15_E1
--operation mode is arithmetic

EB1L96 = CARRY(!EB1L76 # !EB1_addr_cnt[1]);


--EB1L07 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2 at LC4_15_E1
--operation mode is arithmetic

EB1L07 = EB1_addr_cnt[2] $ !EB1L96;

--EB1L17 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~2COUT at LC4_15_E1
--operation mode is arithmetic

EB1L17 = CARRY(EB1_addr_cnt[2] & !EB1L96);


--EB1L27 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3 at LC5_15_E1
--operation mode is arithmetic

EB1L27 = EB1_addr_cnt[3] $ EB1L17;

--EB1L37 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~3COUT at LC5_15_E1
--operation mode is arithmetic

EB1L37 = CARRY(!EB1L17 # !EB1_addr_cnt[3]);


--EB1L47 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4 at LC6_15_E1
--operation mode is arithmetic

EB1L47 = EB1_addr_cnt[4] $ !EB1L37;

--EB1L57 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~4COUT at LC6_15_E1
--operation mode is arithmetic

EB1L57 = CARRY(EB1_addr_cnt[4] & !EB1L37);


--EB1L67 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5 at LC7_15_E1
--operation mode is arithmetic

EB1L67 = EB1_addr_cnt[5] $ EB1L57;

--EB1L77 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~5COUT at LC7_15_E1
--operation mode is arithmetic

EB1L77 = CARRY(!EB1L57 # !EB1_addr_cnt[5]);


--EB1L87 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6 at LC8_15_E1
--operation mode is arithmetic

EB1L87 = EB1_addr_cnt[6] $ !EB1L77;

--EB1L97 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~6COUT at LC8_15_E1
--operation mode is arithmetic

EB1L97 = CARRY(EB1_addr_cnt[6] & !EB1L77);


--EB1L08 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7 at LC9_15_E1
--operation mode is arithmetic

EB1L08 = EB1_addr_cnt[7] $ EB1L97;

--EB1L18 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~7COUT at LC9_15_E1
--operation mode is arithmetic

EB1L18 = CARRY(!EB1L97 # !EB1_addr_cnt[7]);


--EB1L28 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_29~8 at LC10_15_E1
--operation mode is normal

EB1L28 = EB1L18 $ !EB1_addr_cnt[8];


--EB2L66 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0 at LC2_14_W1
--operation mode is arithmetic

EB2L66 = !EB2_addr_cnt[0];

--EB2L76 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~0COUT at LC2_14_W1
--operation mode is arithmetic

EB2L76 = CARRY(EB2_addr_cnt[0]);


--EB2L86 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1 at LC3_14_W1
--operation mode is arithmetic

EB2L86 = EB2_addr_cnt[1] $ EB2L76;

--EB2L96 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~1COUT at LC3_14_W1
--operation mode is arithmetic

EB2L96 = CARRY(!EB2L76 # !EB2_addr_cnt[1]);


--EB2L07 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2 at LC4_14_W1
--operation mode is arithmetic

EB2L07 = EB2_addr_cnt[2] $ !EB2L96;

--EB2L17 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~2COUT at LC4_14_W1
--operation mode is arithmetic

EB2L17 = CARRY(EB2_addr_cnt[2] & !EB2L96);


--EB2L27 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3 at LC5_14_W1
--operation mode is arithmetic

EB2L27 = EB2_addr_cnt[3] $ EB2L17;

--EB2L37 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~3COUT at LC5_14_W1
--operation mode is arithmetic

EB2L37 = CARRY(!EB2L17 # !EB2_addr_cnt[3]);


--EB2L47 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4 at LC6_14_W1
--operation mode is arithmetic

EB2L47 = EB2_addr_cnt[4] $ !EB2L37;

--EB2L57 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~4COUT at LC6_14_W1
--operation mode is arithmetic

EB2L57 = CARRY(EB2_addr_cnt[4] & !EB2L37);


--EB2L67 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5 at LC7_14_W1
--operation mode is arithmetic

EB2L67 = EB2_addr_cnt[5] $ EB2L57;

--EB2L77 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~5COUT at LC7_14_W1
--operation mode is arithmetic

EB2L77 = CARRY(!EB2L57 # !EB2_addr_cnt[5]);


--EB2L87 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6 at LC8_14_W1
--operation mode is arithmetic

EB2L87 = EB2_addr_cnt[6] $ !EB2L77;

--EB2L97 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~6COUT at LC8_14_W1
--operation mode is arithmetic

EB2L97 = CARRY(EB2_addr_cnt[6] & !EB2L77);


--EB2L08 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7 at LC9_14_W1
--operation mode is arithmetic

EB2L08 = EB2_addr_cnt[7] $ EB2L97;

--EB2L18 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~7COUT at LC9_14_W1
--operation mode is arithmetic

EB2L18 = CARRY(!EB2L97 # !EB2_addr_cnt[7]);


--EB2L28 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_29~8 at LC10_14_W1
--operation mode is normal

EB2L28 = EB2L18 $ !EB2_addr_cnt[8];


--L1_MEM_write_addr[0] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[0] at LC1_10_D1
--operation mode is counter

L1_MEM_write_addr[0]_lut_out = !L1_MEM_write_addr[0];
L1_MEM_write_addr[0]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[0]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[0]_lut_out);
L1_MEM_write_addr[0]_reg_input = L1_MEM_write_addr[0]_sload_eqn & AB1_command_1_local[4];
L1_MEM_write_addr[0] = DFFE(L1_MEM_write_addr[0]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--L1L23 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[0]~COUT at LC1_10_D1
--operation mode is counter

L1L23 = CARRY(L1_MEM_write_addr[0]);


--L1_MEM_write_addr[1] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[1] at LC2_10_D1
--operation mode is counter

L1_MEM_write_addr[1]_lut_out = L1_MEM_write_addr[1] $ L1L23;
L1_MEM_write_addr[1]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[1]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[1]_lut_out);
L1_MEM_write_addr[1]_reg_input = L1_MEM_write_addr[1]_sload_eqn & AB1_command_1_local[4];
L1_MEM_write_addr[1] = DFFE(L1_MEM_write_addr[1]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--L1L43 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[1]~COUT at LC2_10_D1
--operation mode is counter

L1L43 = CARRY(!L1L23 # !L1_MEM_write_addr[1]);


--L1_MEM_write_addr[2] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[2] at LC3_10_D1
--operation mode is counter

L1_MEM_write_addr[2]_lut_out = L1_MEM_write_addr[2] $ !L1L43;
L1_MEM_write_addr[2]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[2]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[2]_lut_out);
L1_MEM_write_addr[2]_reg_input = L1_MEM_write_addr[2]_sload_eqn & AB1_command_1_local[4];
L1_MEM_write_addr[2] = DFFE(L1_MEM_write_addr[2]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--L1L63 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[2]~COUT at LC3_10_D1
--operation mode is counter

L1L63 = CARRY(L1_MEM_write_addr[2] & !L1L43);


--L1_MEM_write_addr[3] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[3] at LC4_10_D1
--operation mode is counter

L1_MEM_write_addr[3]_lut_out = L1_MEM_write_addr[3] $ L1L63;
L1_MEM_write_addr[3]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[3]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[3]_lut_out);
L1_MEM_write_addr[3]_reg_input = L1_MEM_write_addr[3]_sload_eqn & AB1_command_1_local[4];
L1_MEM_write_addr[3] = DFFE(L1_MEM_write_addr[3]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--L1L83 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[3]~COUT at LC4_10_D1
--operation mode is counter

L1L83 = CARRY(!L1L63 # !L1_MEM_write_addr[3]);


--L1_MEM_write_addr[4] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[4] at LC5_10_D1
--operation mode is counter

L1_MEM_write_addr[4]_lut_out = L1_MEM_write_addr[4] $ !L1L83;
L1_MEM_write_addr[4]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[4]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[4]_lut_out);
L1_MEM_write_addr[4]_reg_input = L1_MEM_write_addr[4]_sload_eqn & AB1_command_1_local[4];
L1_MEM_write_addr[4] = DFFE(L1_MEM_write_addr[4]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--L1L04 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[4]~COUT at LC5_10_D1
--operation mode is counter

L1L04 = CARRY(L1_MEM_write_addr[4] & !L1L83);


--L1_MEM_write_addr[5] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[5] at LC6_10_D1
--operation mode is counter

L1_MEM_write_addr[5]_lut_out = L1_MEM_write_addr[5] $ L1L04;
L1_MEM_write_addr[5]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[5]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[5]_lut_out);
L1_MEM_write_addr[5]_reg_input = L1_MEM_write_addr[5]_sload_eqn & AB1_command_1_local[4];
L1_MEM_write_addr[5] = DFFE(L1_MEM_write_addr[5]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--L1L24 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[5]~COUT at LC6_10_D1
--operation mode is counter

L1L24 = CARRY(!L1L04 # !L1_MEM_write_addr[5]);


--L1_MEM_write_addr[6] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[6] at LC7_10_D1
--operation mode is counter

L1_MEM_write_addr[6]_lut_out = L1_MEM_write_addr[6] $ !L1L24;
L1_MEM_write_addr[6]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[6]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[6]_lut_out);
L1_MEM_write_addr[6]_reg_input = L1_MEM_write_addr[6]_sload_eqn & AB1_command_1_local[4];
L1_MEM_write_addr[6] = DFFE(L1_MEM_write_addr[6]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--L1L44 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[6]~COUT at LC7_10_D1
--operation mode is counter

L1L44 = CARRY(L1_MEM_write_addr[6] & !L1L24);


--L1_MEM_write_addr[7] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[7] at LC8_10_D1
--operation mode is counter

L1_MEM_write_addr[7]_lut_out = L1_MEM_write_addr[7] $ L1L44;
L1_MEM_write_addr[7]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[7]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[7]_lut_out);
L1_MEM_write_addr[7]_reg_input = L1_MEM_write_addr[7]_sload_eqn & AB1_command_1_local[4];
L1_MEM_write_addr[7] = DFFE(L1_MEM_write_addr[7]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--L1L64 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[7]~COUT at LC8_10_D1
--operation mode is counter

L1L64 = CARRY(!L1L44 # !L1_MEM_write_addr[7]);


--L1_MEM_write_addr[8] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[8] at LC9_10_D1
--operation mode is counter

L1_MEM_write_addr[8]_lut_out = L1_MEM_write_addr[8] $ !L1L64;
L1_MEM_write_addr[8]_sload_eqn = (L1_MEM_write_addr[9] & L1_MEM_write_addr[8]) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[8]_lut_out);
L1_MEM_write_addr[8]_reg_input = L1_MEM_write_addr[8]_sload_eqn & AB1_command_1_local[4];
L1_MEM_write_addr[8] = DFFE(L1_MEM_write_addr[8]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--L1L84 is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[8]~COUT at LC9_10_D1
--operation mode is counter

L1L84 = CARRY(L1_MEM_write_addr[8] & !L1L64);


--L1_MEM_write_addr[9] is com_adc_rc:inst_com_ADC_RC|MEM_write_addr[9] at LC10_10_D1
--operation mode is normal

L1_MEM_write_addr[9]_lut_out = L1_MEM_write_addr[9] $ L1L84;
L1_MEM_write_addr[9]_sload_eqn = (L1_MEM_write_addr[9] & VCC) # (!L1_MEM_write_addr[9] & L1_MEM_write_addr[9]_lut_out);
L1_MEM_write_addr[9]_reg_input = L1_MEM_write_addr[9]_sload_eqn & AB1_command_1_local[4];
L1_MEM_write_addr[9] = DFFE(L1_MEM_write_addr[9]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--E1L1 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~0 at LC3_8_Q4
--operation mode is arithmetic

E1L1 = !E1_cnt[0];

--E1L2 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~0COUT at LC3_8_Q4
--operation mode is arithmetic

E1L2 = CARRY(E1_cnt[0]);


--E1L3 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~1 at LC4_8_Q4
--operation mode is arithmetic

E1L3 = E1_up $ E1_cnt[1] $ !E1L2;

--E1L4 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~1COUT at LC4_8_Q4
--operation mode is arithmetic

E1L4 = CARRY(E1_up & (!E1L2 # !E1_cnt[1]) # !E1_up & !E1_cnt[1] & !E1L2);


--E1L5 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~2 at LC5_8_Q4
--operation mode is arithmetic

E1L5 = E1_up $ E1_cnt[2] $ E1L4;

--E1L6 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~2COUT at LC5_8_Q4
--operation mode is arithmetic

E1L6 = CARRY(E1_up & E1_cnt[2] & !E1L4 # !E1_up & (E1_cnt[2] # !E1L4));


--E1L7 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~3 at LC6_8_Q4
--operation mode is arithmetic

E1L7 = E1_up $ E1_cnt[3] $ !E1L6;

--E1L8 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~3COUT at LC6_8_Q4
--operation mode is arithmetic

E1L8 = CARRY(E1_up & (!E1L6 # !E1_cnt[3]) # !E1_up & !E1_cnt[3] & !E1L6);


--E1L9 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~4 at LC7_8_Q4
--operation mode is arithmetic

E1L9 = E1_up $ E1_cnt[4] $ E1L8;

--E1L01 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~4COUT at LC7_8_Q4
--operation mode is arithmetic

E1L01 = CARRY(E1_up & E1_cnt[4] & !E1L8 # !E1_up & (E1_cnt[4] # !E1L8));


--E1L11 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~5 at LC8_8_Q4
--operation mode is arithmetic

E1L11 = E1_up $ E1_cnt[5] $ !E1L01;

--E1L21 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~5COUT at LC8_8_Q4
--operation mode is arithmetic

E1L21 = CARRY(E1_up & (!E1L01 # !E1_cnt[5]) # !E1_up & !E1_cnt[5] & !E1L01);


--E1L31 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~6 at LC9_8_Q4
--operation mode is arithmetic

E1L31 = E1_up $ E1_cnt[6] $ E1L21;

--E1L41 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~6COUT at LC9_8_Q4
--operation mode is arithmetic

E1L41 = CARRY(E1_up & E1_cnt[6] & !E1L21 # !E1_up & (E1_cnt[6] # !E1L21));


--E1L51 is com_dac_tx:com_DAC_TX_inst|add_15_rtl_370_rtl_881~7 at LC10_8_Q4
--operation mode is normal

E1L51 = E1_up $ E1L41 $ E1_cnt[7];


--V1L1 is r2r:inst_r2r|add_11_rtl_371_rtl_882~0 at LC1_5_P3
--operation mode is arithmetic

V1L1 = !V1_cnt[0];

--V1L2 is r2r:inst_r2r|add_11_rtl_371_rtl_882~0COUT at LC1_5_P3
--operation mode is arithmetic

V1L2 = CARRY(V1_cnt[0]);


--V1L3 is r2r:inst_r2r|add_11_rtl_371_rtl_882~1 at LC2_5_P3
--operation mode is arithmetic

V1L3 = V1_up $ V1_cnt[1] $ !V1L2;

--V1L4 is r2r:inst_r2r|add_11_rtl_371_rtl_882~1COUT at LC2_5_P3
--operation mode is arithmetic

V1L4 = CARRY(V1_up & (!V1L2 # !V1_cnt[1]) # !V1_up & !V1_cnt[1] & !V1L2);


--V1L5 is r2r:inst_r2r|add_11_rtl_371_rtl_882~2 at LC3_5_P3
--operation mode is arithmetic

V1L5 = V1_up $ V1_cnt[2] $ V1L4;

--V1L6 is r2r:inst_r2r|add_11_rtl_371_rtl_882~2COUT at LC3_5_P3
--operation mode is arithmetic

V1L6 = CARRY(V1_up & V1_cnt[2] & !V1L4 # !V1_up & (V1_cnt[2] # !V1L4));


--V1L7 is r2r:inst_r2r|add_11_rtl_371_rtl_882~3 at LC4_5_P3
--operation mode is arithmetic

V1L7 = V1_up $ V1_cnt[3] $ !V1L6;

--V1L8 is r2r:inst_r2r|add_11_rtl_371_rtl_882~3COUT at LC4_5_P3
--operation mode is arithmetic

V1L8 = CARRY(V1_up & (!V1L6 # !V1_cnt[3]) # !V1_up & !V1_cnt[3] & !V1L6);


--V1L9 is r2r:inst_r2r|add_11_rtl_371_rtl_882~4 at LC5_5_P3
--operation mode is arithmetic

V1L9 = V1_up $ V1_cnt[4] $ V1L8;

--V1L01 is r2r:inst_r2r|add_11_rtl_371_rtl_882~4COUT at LC5_5_P3
--operation mode is arithmetic

V1L01 = CARRY(V1_up & V1_cnt[4] & !V1L8 # !V1_up & (V1_cnt[4] # !V1L8));


--V1L11 is r2r:inst_r2r|add_11_rtl_371_rtl_882~5 at LC6_5_P3
--operation mode is arithmetic

V1L11 = V1_up $ V1_cnt[5] $ !V1L01;

--V1L21 is r2r:inst_r2r|add_11_rtl_371_rtl_882~5COUT at LC6_5_P3
--operation mode is arithmetic

V1L21 = CARRY(V1_up & (!V1L01 # !V1_cnt[5]) # !V1_up & !V1_cnt[5] & !V1L01);


--V1L31 is r2r:inst_r2r|add_11_rtl_371_rtl_882~6 at LC7_5_P3
--operation mode is normal

V1L31 = V1_up $ V1L21 $ !V1_cnt[6];


--JB11_sload_path[15] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[15] at LC6_3_B1
--operation mode is normal

JB11_sload_path[15]_lut_out = JB11L13 $ JB11_sload_path[15];
JB11_sload_path[15]_reg_input = AB1_command_0_local[26] & JB11_sload_path[15]_lut_out;
JB11_sload_path[15] = DFFE(JB11_sload_path[15]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--JB11_sload_path[14] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[14] at LC5_3_B1
--operation mode is counter

JB11_sload_path[14]_lut_out = JB11_sload_path[14] $ !JB11L92;
JB11_sload_path[14]_reg_input = AB1_command_0_local[26] & JB11_sload_path[14]_lut_out;
JB11_sload_path[14] = DFFE(JB11_sload_path[14]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L13 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_3_B1
--operation mode is counter

JB11L13 = CARRY(JB11_sload_path[14] & !JB11L92);


--JB11_sload_path[13] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[13] at LC4_3_B1
--operation mode is counter

JB11_sload_path[13]_lut_out = JB11_sload_path[13] $ JB11L72;
JB11_sload_path[13]_reg_input = AB1_command_0_local[26] & JB11_sload_path[13]_lut_out;
JB11_sload_path[13] = DFFE(JB11_sload_path[13]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L92 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_3_B1
--operation mode is counter

JB11L92 = CARRY(!JB11L72 # !JB11_sload_path[13]);


--JB11_sload_path[12] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[12] at LC3_3_B1
--operation mode is counter

JB11_sload_path[12]_lut_out = JB11_sload_path[12] $ !JB11L52;
JB11_sload_path[12]_reg_input = AB1_command_0_local[26] & JB11_sload_path[12]_lut_out;
JB11_sload_path[12] = DFFE(JB11_sload_path[12]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L72 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_3_B1
--operation mode is counter

JB11L72 = CARRY(JB11_sload_path[12] & !JB11L52);


--JB11_sload_path[11] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[11] at LC2_3_B1
--operation mode is counter

JB11_sload_path[11]_lut_out = JB11_sload_path[11] $ JB11L32;
JB11_sload_path[11]_reg_input = AB1_command_0_local[26] & JB11_sload_path[11]_lut_out;
JB11_sload_path[11] = DFFE(JB11_sload_path[11]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L52 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_3_B1
--operation mode is counter

JB11L52 = CARRY(!JB11L32 # !JB11_sload_path[11]);


--JB11_sload_path[10] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[10] at LC1_3_B1
--operation mode is counter

JB11_sload_path[10]_lut_out = JB11_sload_path[10] $ !JB11L12;
JB11_sload_path[10]_reg_input = AB1_command_0_local[26] & JB11_sload_path[10]_lut_out;
JB11_sload_path[10] = DFFE(JB11_sload_path[10]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L32 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_3_B1
--operation mode is counter

JB11L32 = CARRY(JB11_sload_path[10] & !JB11L12);


--JB11_sload_path[9] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[9] at LC10_1_B1
--operation mode is counter

JB11_sload_path[9]_lut_out = JB11_sload_path[9] $ JB11L91;
JB11_sload_path[9]_reg_input = AB1_command_0_local[26] & JB11_sload_path[9]_lut_out;
JB11_sload_path[9] = DFFE(JB11_sload_path[9]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L12 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_1_B1
--operation mode is counter

JB11L12 = CARRY(!JB11L91 # !JB11_sload_path[9]);


--JB11_sload_path[8] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[8] at LC9_1_B1
--operation mode is counter

JB11_sload_path[8]_lut_out = JB11_sload_path[8] $ !JB11L71;
JB11_sload_path[8]_reg_input = AB1_command_0_local[26] & JB11_sload_path[8]_lut_out;
JB11_sload_path[8] = DFFE(JB11_sload_path[8]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L91 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_1_B1
--operation mode is counter

JB11L91 = CARRY(JB11_sload_path[8] & !JB11L71);


--JB11_sload_path[7] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[7] at LC8_1_B1
--operation mode is counter

JB11_sload_path[7]_lut_out = JB11_sload_path[7] $ JB11L51;
JB11_sload_path[7]_reg_input = AB1_command_0_local[26] & JB11_sload_path[7]_lut_out;
JB11_sload_path[7] = DFFE(JB11_sload_path[7]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L71 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_1_B1
--operation mode is counter

JB11L71 = CARRY(!JB11L51 # !JB11_sload_path[7]);


--JB11_sload_path[6] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[6] at LC7_1_B1
--operation mode is counter

JB11_sload_path[6]_lut_out = JB11_sload_path[6] $ !JB11L31;
JB11_sload_path[6]_reg_input = AB1_command_0_local[26] & JB11_sload_path[6]_lut_out;
JB11_sload_path[6] = DFFE(JB11_sload_path[6]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L51 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_1_B1
--operation mode is counter

JB11L51 = CARRY(JB11_sload_path[6] & !JB11L31);


--JB11_sload_path[5] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[5] at LC6_1_B1
--operation mode is counter

JB11_sload_path[5]_lut_out = JB11_sload_path[5] $ JB11L11;
JB11_sload_path[5]_reg_input = AB1_command_0_local[26] & JB11_sload_path[5]_lut_out;
JB11_sload_path[5] = DFFE(JB11_sload_path[5]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L31 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_1_B1
--operation mode is counter

JB11L31 = CARRY(!JB11L11 # !JB11_sload_path[5]);


--JB11_sload_path[4] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[4] at LC5_1_B1
--operation mode is counter

JB11_sload_path[4]_lut_out = JB11_sload_path[4] $ !JB11L9;
JB11_sload_path[4]_reg_input = AB1_command_0_local[26] & JB11_sload_path[4]_lut_out;
JB11_sload_path[4] = DFFE(JB11_sload_path[4]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L11 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_1_B1
--operation mode is counter

JB11L11 = CARRY(JB11_sload_path[4] & !JB11L9);


--JB11_sload_path[3] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[3] at LC4_1_B1
--operation mode is counter

JB11_sload_path[3]_lut_out = JB11_sload_path[3] $ JB11L7;
JB11_sload_path[3]_reg_input = AB1_command_0_local[26] & JB11_sload_path[3]_lut_out;
JB11_sload_path[3] = DFFE(JB11_sload_path[3]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L9 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_1_B1
--operation mode is counter

JB11L9 = CARRY(!JB11L7 # !JB11_sload_path[3]);


--JB11_sload_path[2] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[2] at LC3_1_B1
--operation mode is counter

JB11_sload_path[2]_lut_out = JB11_sload_path[2] $ !JB11L5;
JB11_sload_path[2]_reg_input = AB1_command_0_local[26] & JB11_sload_path[2]_lut_out;
JB11_sload_path[2] = DFFE(JB11_sload_path[2]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L7 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_B1
--operation mode is counter

JB11L7 = CARRY(JB11_sload_path[2] & !JB11L5);


--JB11_sload_path[1] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[1] at LC2_1_B1
--operation mode is counter

JB11_sload_path[1]_lut_out = JB11_sload_path[1] $ JB11L3;
JB11_sload_path[1]_reg_input = AB1_command_0_local[26] & JB11_sload_path[1]_lut_out;
JB11_sload_path[1] = DFFE(JB11_sload_path[1]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L5 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_B1
--operation mode is counter

JB11L5 = CARRY(!JB11L3 # !JB11_sload_path[1]);


--JB11_sload_path[0] is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_B1
--operation mode is qfbk_counter

JB11_sload_path[0]_lut_out = !JB11_sload_path[0];
JB11_sload_path[0]_reg_input = AB1_command_0_local[26] & JB11_sload_path[0]_lut_out;
JB11_sload_path[0] = DFFE(JB11_sload_path[0]_reg_input, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );

--JB11L3 is single_led:inst_single_led|lpm_counter:cnt_rtl_384|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_B1
--operation mode is qfbk_counter

JB11L3 = CARRY(JB11_sload_path[0]);


--JB6_sload_path[9] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|sload_path[9] at LC10_3_D1
--operation mode is normal

JB6_sload_path[9]_lut_out = JB6_sload_path[9] $ (JB6L91 & P1L32);
JB6_sload_path[9]_reg_input = !P1L91 & JB6_sload_path[9]_lut_out;
JB6_sload_path[9] = DFFE(JB6_sload_path[9]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--JB6_sload_path[8] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|sload_path[8] at LC9_3_D1
--operation mode is counter

JB6_sload_path[8]_lut_out = JB6_sload_path[8] $ (P1L32 & !JB6L71);
JB6_sload_path[8]_reg_input = !P1L91 & JB6_sload_path[8]_lut_out;
JB6_sload_path[8] = DFFE(JB6_sload_path[8]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB6L91 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_3_D1
--operation mode is counter

JB6L91 = CARRY(JB6_sload_path[8] & !JB6L71);


--JB6_sload_path[7] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|sload_path[7] at LC8_3_D1
--operation mode is counter

JB6_sload_path[7]_lut_out = JB6_sload_path[7] $ (P1L32 & JB6L51);
JB6_sload_path[7]_reg_input = !P1L91 & JB6_sload_path[7]_lut_out;
JB6_sload_path[7] = DFFE(JB6_sload_path[7]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB6L71 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_3_D1
--operation mode is counter

JB6L71 = CARRY(!JB6L51 # !JB6_sload_path[7]);


--JB6_sload_path[6] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|sload_path[6] at LC7_3_D1
--operation mode is counter

JB6_sload_path[6]_lut_out = JB6_sload_path[6] $ (P1L32 & !JB6L31);
JB6_sload_path[6]_reg_input = !P1L91 & JB6_sload_path[6]_lut_out;
JB6_sload_path[6] = DFFE(JB6_sload_path[6]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB6L51 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_3_D1
--operation mode is counter

JB6L51 = CARRY(JB6_sload_path[6] & !JB6L31);


--JB6_sload_path[5] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|sload_path[5] at LC6_3_D1
--operation mode is counter

JB6_sload_path[5]_lut_out = JB6_sload_path[5] $ (P1L32 & JB6L11);
JB6_sload_path[5]_reg_input = !P1L91 & JB6_sload_path[5]_lut_out;
JB6_sload_path[5] = DFFE(JB6_sload_path[5]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB6L31 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_3_D1
--operation mode is counter

JB6L31 = CARRY(!JB6L11 # !JB6_sload_path[5]);


--JB6_sload_path[4] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_D1
--operation mode is counter

JB6_sload_path[4]_lut_out = JB6_sload_path[4] $ (P1L32 & !JB6L9);
JB6_sload_path[4]_reg_input = !P1L91 & JB6_sload_path[4]_lut_out;
JB6_sload_path[4] = DFFE(JB6_sload_path[4]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB6L11 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_3_D1
--operation mode is counter

JB6L11 = CARRY(JB6_sload_path[4] & !JB6L9);


--JB6_sload_path[3] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_D1
--operation mode is counter

JB6_sload_path[3]_lut_out = JB6_sload_path[3] $ (P1L32 & JB6L7);
JB6_sload_path[3]_reg_input = !P1L91 & JB6_sload_path[3]_lut_out;
JB6_sload_path[3] = DFFE(JB6_sload_path[3]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB6L9 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_D1
--operation mode is counter

JB6L9 = CARRY(!JB6L7 # !JB6_sload_path[3]);


--JB6_sload_path[2] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_D1
--operation mode is counter

JB6_sload_path[2]_lut_out = JB6_sload_path[2] $ (P1L32 & !JB6L5);
JB6_sload_path[2]_reg_input = !P1L91 & JB6_sload_path[2]_lut_out;
JB6_sload_path[2] = DFFE(JB6_sload_path[2]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB6L7 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_D1
--operation mode is counter

JB6L7 = CARRY(JB6_sload_path[2] & !JB6L5);


--JB6_sload_path[1] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_D1
--operation mode is counter

JB6_sload_path[1]_lut_out = JB6_sload_path[1] $ (P1L32 & JB6L3);
JB6_sload_path[1]_reg_input = !P1L91 & JB6_sload_path[1]_lut_out;
JB6_sload_path[1] = DFFE(JB6_sload_path[1]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB6L5 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_D1
--operation mode is counter

JB6L5 = CARRY(!JB6L3 # !JB6_sload_path[1]);


--JB6_sload_path[0] is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_D1
--operation mode is qfbk_counter

JB6_sload_path[0]_lut_out = P1L32 $ JB6_sload_path[0];
JB6_sload_path[0]_reg_input = !P1L91 & JB6_sload_path[0]_lut_out;
JB6_sload_path[0] = DFFE(JB6_sload_path[0]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB6L3 is flash_adc:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_383|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_D1
--operation mode is qfbk_counter

JB6L3 = CARRY(JB6_sload_path[0]);


--JB9_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[15] at LC6_11_L1
--operation mode is normal

JB9_sload_path[15]_lut_out = JB9_sload_path[15] $ (R1L56 & JB9L13);
JB9_sload_path[15]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[15]_lut_out;
JB9_sload_path[15] = DFFE(JB9_sload_path[15]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);


--JB9_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[14] at LC5_11_L1
--operation mode is counter

JB9_sload_path[14]_lut_out = JB9_sload_path[14] $ (R1L56 & !JB9L92);
JB9_sload_path[14]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[14]_lut_out;
JB9_sload_path[14] = DFFE(JB9_sload_path[14]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_11_L1
--operation mode is counter

JB9L13 = CARRY(JB9_sload_path[14] & !JB9L92);


--JB9_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[13] at LC4_11_L1
--operation mode is counter

JB9_sload_path[13]_lut_out = JB9_sload_path[13] $ (R1L56 & JB9L72);
JB9_sload_path[13]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[13]_lut_out;
JB9_sload_path[13] = DFFE(JB9_sload_path[13]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_11_L1
--operation mode is counter

JB9L92 = CARRY(!JB9L72 # !JB9_sload_path[13]);


--JB9_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[12] at LC3_11_L1
--operation mode is counter

JB9_sload_path[12]_lut_out = JB9_sload_path[12] $ (R1L56 & !JB9L52);
JB9_sload_path[12]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[12]_lut_out;
JB9_sload_path[12] = DFFE(JB9_sload_path[12]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_11_L1
--operation mode is counter

JB9L72 = CARRY(JB9_sload_path[12] & !JB9L52);


--JB9_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[11] at LC2_11_L1
--operation mode is counter

JB9_sload_path[11]_lut_out = JB9_sload_path[11] $ (R1L56 & JB9L32);
JB9_sload_path[11]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[11]_lut_out;
JB9_sload_path[11] = DFFE(JB9_sload_path[11]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_11_L1
--operation mode is counter

JB9L52 = CARRY(!JB9L32 # !JB9_sload_path[11]);


--JB9_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[10] at LC1_11_L1
--operation mode is counter

JB9_sload_path[10]_lut_out = JB9_sload_path[10] $ (R1L56 & !JB9L12);
JB9_sload_path[10]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[10]_lut_out;
JB9_sload_path[10] = DFFE(JB9_sload_path[10]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_11_L1
--operation mode is counter

JB9L32 = CARRY(JB9_sload_path[10] & !JB9L12);


--JB9_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[9] at LC10_9_L1
--operation mode is counter

JB9_sload_path[9]_lut_out = JB9_sload_path[9] $ (R1L56 & JB9L91);
JB9_sload_path[9]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[9]_lut_out;
JB9_sload_path[9] = DFFE(JB9_sload_path[9]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_9_L1
--operation mode is counter

JB9L12 = CARRY(!JB9L91 # !JB9_sload_path[9]);


--JB9_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[8] at LC9_9_L1
--operation mode is counter

JB9_sload_path[8]_lut_out = JB9_sload_path[8] $ (R1L56 & !JB9L71);
JB9_sload_path[8]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[8]_lut_out;
JB9_sload_path[8] = DFFE(JB9_sload_path[8]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_9_L1
--operation mode is counter

JB9L91 = CARRY(JB9_sload_path[8] & !JB9L71);


--JB9_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[7] at LC8_9_L1
--operation mode is counter

JB9_sload_path[7]_lut_out = JB9_sload_path[7] $ (R1L56 & JB9L51);
JB9_sload_path[7]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[7]_lut_out;
JB9_sload_path[7] = DFFE(JB9_sload_path[7]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_9_L1
--operation mode is counter

JB9L71 = CARRY(!JB9L51 # !JB9_sload_path[7]);


--JB9_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[6] at LC7_9_L1
--operation mode is counter

JB9_sload_path[6]_lut_out = JB9_sload_path[6] $ (R1L56 & !JB9L31);
JB9_sload_path[6]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[6]_lut_out;
JB9_sload_path[6] = DFFE(JB9_sload_path[6]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_L1
--operation mode is counter

JB9L51 = CARRY(JB9_sload_path[6] & !JB9L31);


--JB9_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[5] at LC6_9_L1
--operation mode is counter

JB9_sload_path[5]_lut_out = JB9_sload_path[5] $ (R1L56 & JB9L11);
JB9_sload_path[5]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[5]_lut_out;
JB9_sload_path[5] = DFFE(JB9_sload_path[5]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_L1
--operation mode is counter

JB9L31 = CARRY(!JB9L11 # !JB9_sload_path[5]);


--JB9_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_L1
--operation mode is counter

JB9_sload_path[4]_lut_out = JB9_sload_path[4] $ (R1L56 & !JB9L9);
JB9_sload_path[4]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[4]_lut_out;
JB9_sload_path[4] = DFFE(JB9_sload_path[4]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_L1
--operation mode is counter

JB9L11 = CARRY(JB9_sload_path[4] & !JB9L9);


--JB9_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_L1
--operation mode is counter

JB9_sload_path[3]_lut_out = JB9_sload_path[3] $ (R1L56 & JB9L7);
JB9_sload_path[3]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[3]_lut_out;
JB9_sload_path[3] = DFFE(JB9_sload_path[3]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_L1
--operation mode is counter

JB9L9 = CARRY(!JB9L7 # !JB9_sload_path[3]);


--JB9_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_L1
--operation mode is counter

JB9_sload_path[2]_lut_out = JB9_sload_path[2] $ (R1L56 & !JB9L5);
JB9_sload_path[2]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[2]_lut_out;
JB9_sload_path[2] = DFFE(JB9_sload_path[2]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_L1
--operation mode is counter

JB9L7 = CARRY(JB9_sload_path[2] & !JB9L5);


--JB9_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_L1
--operation mode is counter

JB9_sload_path[1]_lut_out = JB9_sload_path[1] $ (R1L56 & JB9L3);
JB9_sload_path[1]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[1]_lut_out;
JB9_sload_path[1] = DFFE(JB9_sload_path[1]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_L1
--operation mode is counter

JB9L5 = CARRY(!JB9L3 # !JB9_sload_path[1]);


--JB9_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_L1
--operation mode is qfbk_counter

JB9_sload_path[0]_lut_out = R1L56 $ JB9_sload_path[0];
JB9_sload_path[0]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB9_sload_path[0]_lut_out;
JB9_sload_path[0] = DFFE(JB9_sload_path[0]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB9L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_382|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_L1
--operation mode is qfbk_counter

JB9L3 = CARRY(JB9_sload_path[0]);


--JB01_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[15] at LC6_3_L1
--operation mode is normal

JB01_sload_path[15]_lut_out = JB01_sload_path[15] $ (R1L66 & JB01L13);
JB01_sload_path[15]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[15]_lut_out;
JB01_sload_path[15] = DFFE(JB01_sload_path[15]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);


--JB01_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[14] at LC5_3_L1
--operation mode is counter

JB01_sload_path[14]_lut_out = JB01_sload_path[14] $ (R1L66 & !JB01L92);
JB01_sload_path[14]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[14]_lut_out;
JB01_sload_path[14] = DFFE(JB01_sload_path[14]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_3_L1
--operation mode is counter

JB01L13 = CARRY(JB01_sload_path[14] & !JB01L92);


--JB01_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[13] at LC4_3_L1
--operation mode is counter

JB01_sload_path[13]_lut_out = JB01_sload_path[13] $ (R1L66 & JB01L72);
JB01_sload_path[13]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[13]_lut_out;
JB01_sload_path[13] = DFFE(JB01_sload_path[13]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_3_L1
--operation mode is counter

JB01L92 = CARRY(!JB01L72 # !JB01_sload_path[13]);


--JB01_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[12] at LC3_3_L1
--operation mode is counter

JB01_sload_path[12]_lut_out = JB01_sload_path[12] $ (R1L66 & !JB01L52);
JB01_sload_path[12]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[12]_lut_out;
JB01_sload_path[12] = DFFE(JB01_sload_path[12]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_3_L1
--operation mode is counter

JB01L72 = CARRY(JB01_sload_path[12] & !JB01L52);


--JB01_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[11] at LC2_3_L1
--operation mode is counter

JB01_sload_path[11]_lut_out = JB01_sload_path[11] $ (R1L66 & JB01L32);
JB01_sload_path[11]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[11]_lut_out;
JB01_sload_path[11] = DFFE(JB01_sload_path[11]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_3_L1
--operation mode is counter

JB01L52 = CARRY(!JB01L32 # !JB01_sload_path[11]);


--JB01_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[10] at LC1_3_L1
--operation mode is counter

JB01_sload_path[10]_lut_out = JB01_sload_path[10] $ (R1L66 & !JB01L12);
JB01_sload_path[10]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[10]_lut_out;
JB01_sload_path[10] = DFFE(JB01_sload_path[10]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_3_L1
--operation mode is counter

JB01L32 = CARRY(JB01_sload_path[10] & !JB01L12);


--JB01_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[9] at LC10_1_L1
--operation mode is counter

JB01_sload_path[9]_lut_out = JB01_sload_path[9] $ (R1L66 & JB01L91);
JB01_sload_path[9]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[9]_lut_out;
JB01_sload_path[9] = DFFE(JB01_sload_path[9]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_1_L1
--operation mode is counter

JB01L12 = CARRY(!JB01L91 # !JB01_sload_path[9]);


--JB01_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[8] at LC9_1_L1
--operation mode is counter

JB01_sload_path[8]_lut_out = JB01_sload_path[8] $ (R1L66 & !JB01L71);
JB01_sload_path[8]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[8]_lut_out;
JB01_sload_path[8] = DFFE(JB01_sload_path[8]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_1_L1
--operation mode is counter

JB01L91 = CARRY(JB01_sload_path[8] & !JB01L71);


--JB01_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[7] at LC8_1_L1
--operation mode is counter

JB01_sload_path[7]_lut_out = JB01_sload_path[7] $ (R1L66 & JB01L51);
JB01_sload_path[7]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[7]_lut_out;
JB01_sload_path[7] = DFFE(JB01_sload_path[7]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_1_L1
--operation mode is counter

JB01L71 = CARRY(!JB01L51 # !JB01_sload_path[7]);


--JB01_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[6] at LC7_1_L1
--operation mode is counter

JB01_sload_path[6]_lut_out = JB01_sload_path[6] $ (R1L66 & !JB01L31);
JB01_sload_path[6]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[6]_lut_out;
JB01_sload_path[6] = DFFE(JB01_sload_path[6]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_1_L1
--operation mode is counter

JB01L51 = CARRY(JB01_sload_path[6] & !JB01L31);


--JB01_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[5] at LC6_1_L1
--operation mode is counter

JB01_sload_path[5]_lut_out = JB01_sload_path[5] $ (R1L66 & JB01L11);
JB01_sload_path[5]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[5]_lut_out;
JB01_sload_path[5] = DFFE(JB01_sload_path[5]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_1_L1
--operation mode is counter

JB01L31 = CARRY(!JB01L11 # !JB01_sload_path[5]);


--JB01_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[4] at LC5_1_L1
--operation mode is counter

JB01_sload_path[4]_lut_out = JB01_sload_path[4] $ (R1L66 & !JB01L9);
JB01_sload_path[4]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[4]_lut_out;
JB01_sload_path[4] = DFFE(JB01_sload_path[4]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_1_L1
--operation mode is counter

JB01L11 = CARRY(JB01_sload_path[4] & !JB01L9);


--JB01_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[3] at LC4_1_L1
--operation mode is counter

JB01_sload_path[3]_lut_out = JB01_sload_path[3] $ (R1L66 & JB01L7);
JB01_sload_path[3]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[3]_lut_out;
JB01_sload_path[3] = DFFE(JB01_sload_path[3]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_1_L1
--operation mode is counter

JB01L9 = CARRY(!JB01L7 # !JB01_sload_path[3]);


--JB01_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[2] at LC3_1_L1
--operation mode is counter

JB01_sload_path[2]_lut_out = JB01_sload_path[2] $ (R1L66 & !JB01L5);
JB01_sload_path[2]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[2]_lut_out;
JB01_sload_path[2] = DFFE(JB01_sload_path[2]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_1_L1
--operation mode is counter

JB01L7 = CARRY(JB01_sload_path[2] & !JB01L5);


--JB01_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[1] at LC2_1_L1
--operation mode is counter

JB01_sload_path[1]_lut_out = JB01_sload_path[1] $ (R1L66 & JB01L3);
JB01_sload_path[1]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[1]_lut_out;
JB01_sload_path[1] = DFFE(JB01_sload_path[1]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_1_L1
--operation mode is counter

JB01L5 = CARRY(!JB01L3 # !JB01_sload_path[1]);


--JB01_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_L1
--operation mode is qfbk_counter

JB01_sload_path[0]_lut_out = R1L66 $ JB01_sload_path[0];
JB01_sload_path[0]_reg_input = !GLOBAL(R1_reduce_nor_3) & JB01_sload_path[0]_lut_out;
JB01_sload_path[0] = DFFE(JB01_sload_path[0]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB01L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_381|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_L1
--operation mode is qfbk_counter

JB01L3 = CARRY(JB01_sload_path[0]);


--JB7_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[15] at LC6_16_K1
--operation mode is normal

JB7_sload_path[15]_lut_out = JB7_sload_path[15] $ (JB7L13 & Q1L56);
JB7_sload_path[15]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[15]_lut_out;
JB7_sload_path[15] = DFFE(JB7_sload_path[15]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);


--JB7_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[14] at LC5_16_K1
--operation mode is counter

JB7_sload_path[14]_lut_out = JB7_sload_path[14] $ (Q1L56 & !JB7L92);
JB7_sload_path[14]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[14]_lut_out;
JB7_sload_path[14] = DFFE(JB7_sload_path[14]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L13 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_16_K1
--operation mode is counter

JB7L13 = CARRY(JB7_sload_path[14] & !JB7L92);


--JB7_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[13] at LC4_16_K1
--operation mode is counter

JB7_sload_path[13]_lut_out = JB7_sload_path[13] $ (Q1L56 & JB7L72);
JB7_sload_path[13]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[13]_lut_out;
JB7_sload_path[13] = DFFE(JB7_sload_path[13]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L92 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_16_K1
--operation mode is counter

JB7L92 = CARRY(!JB7L72 # !JB7_sload_path[13]);


--JB7_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[12] at LC3_16_K1
--operation mode is counter

JB7_sload_path[12]_lut_out = JB7_sload_path[12] $ (Q1L56 & !JB7L52);
JB7_sload_path[12]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[12]_lut_out;
JB7_sload_path[12] = DFFE(JB7_sload_path[12]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L72 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_16_K1
--operation mode is counter

JB7L72 = CARRY(JB7_sload_path[12] & !JB7L52);


--JB7_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[11] at LC2_16_K1
--operation mode is counter

JB7_sload_path[11]_lut_out = JB7_sload_path[11] $ (Q1L56 & JB7L32);
JB7_sload_path[11]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[11]_lut_out;
JB7_sload_path[11] = DFFE(JB7_sload_path[11]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L52 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_16_K1
--operation mode is counter

JB7L52 = CARRY(!JB7L32 # !JB7_sload_path[11]);


--JB7_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[10] at LC1_16_K1
--operation mode is counter

JB7_sload_path[10]_lut_out = JB7_sload_path[10] $ (Q1L56 & !JB7L12);
JB7_sload_path[10]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[10]_lut_out;
JB7_sload_path[10] = DFFE(JB7_sload_path[10]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L32 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_16_K1
--operation mode is counter

JB7L32 = CARRY(JB7_sload_path[10] & !JB7L12);


--JB7_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[9] at LC10_14_K1
--operation mode is counter

JB7_sload_path[9]_lut_out = JB7_sload_path[9] $ (Q1L56 & JB7L91);
JB7_sload_path[9]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[9]_lut_out;
JB7_sload_path[9] = DFFE(JB7_sload_path[9]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L12 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_14_K1
--operation mode is counter

JB7L12 = CARRY(!JB7L91 # !JB7_sload_path[9]);


--JB7_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[8] at LC9_14_K1
--operation mode is counter

JB7_sload_path[8]_lut_out = JB7_sload_path[8] $ (Q1L56 & !JB7L71);
JB7_sload_path[8]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[8]_lut_out;
JB7_sload_path[8] = DFFE(JB7_sload_path[8]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L91 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_14_K1
--operation mode is counter

JB7L91 = CARRY(JB7_sload_path[8] & !JB7L71);


--JB7_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[7] at LC8_14_K1
--operation mode is counter

JB7_sload_path[7]_lut_out = JB7_sload_path[7] $ (Q1L56 & JB7L51);
JB7_sload_path[7]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[7]_lut_out;
JB7_sload_path[7] = DFFE(JB7_sload_path[7]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L71 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_14_K1
--operation mode is counter

JB7L71 = CARRY(!JB7L51 # !JB7_sload_path[7]);


--JB7_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[6] at LC7_14_K1
--operation mode is counter

JB7_sload_path[6]_lut_out = JB7_sload_path[6] $ (Q1L56 & !JB7L31);
JB7_sload_path[6]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[6]_lut_out;
JB7_sload_path[6] = DFFE(JB7_sload_path[6]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L51 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_14_K1
--operation mode is counter

JB7L51 = CARRY(JB7_sload_path[6] & !JB7L31);


--JB7_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[5] at LC6_14_K1
--operation mode is counter

JB7_sload_path[5]_lut_out = JB7_sload_path[5] $ (Q1L56 & JB7L11);
JB7_sload_path[5]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[5]_lut_out;
JB7_sload_path[5] = DFFE(JB7_sload_path[5]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L31 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_14_K1
--operation mode is counter

JB7L31 = CARRY(!JB7L11 # !JB7_sload_path[5]);


--JB7_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[4] at LC5_14_K1
--operation mode is counter

JB7_sload_path[4]_lut_out = JB7_sload_path[4] $ (Q1L56 & !JB7L9);
JB7_sload_path[4]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[4]_lut_out;
JB7_sload_path[4] = DFFE(JB7_sload_path[4]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L11 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_14_K1
--operation mode is counter

JB7L11 = CARRY(JB7_sload_path[4] & !JB7L9);


--JB7_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[3] at LC4_14_K1
--operation mode is counter

JB7_sload_path[3]_lut_out = JB7_sload_path[3] $ (Q1L56 & JB7L7);
JB7_sload_path[3]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[3]_lut_out;
JB7_sload_path[3] = DFFE(JB7_sload_path[3]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L9 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_14_K1
--operation mode is counter

JB7L9 = CARRY(!JB7L7 # !JB7_sload_path[3]);


--JB7_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[2] at LC3_14_K1
--operation mode is counter

JB7_sload_path[2]_lut_out = JB7_sload_path[2] $ (Q1L56 & !JB7L5);
JB7_sload_path[2]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[2]_lut_out;
JB7_sload_path[2] = DFFE(JB7_sload_path[2]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L7 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_14_K1
--operation mode is counter

JB7L7 = CARRY(JB7_sload_path[2] & !JB7L5);


--JB7_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[1] at LC2_14_K1
--operation mode is counter

JB7_sload_path[1]_lut_out = JB7_sload_path[1] $ (Q1L56 & JB7L3);
JB7_sload_path[1]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[1]_lut_out;
JB7_sload_path[1] = DFFE(JB7_sload_path[1]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L5 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_14_K1
--operation mode is counter

JB7L5 = CARRY(!JB7L3 # !JB7_sload_path[1]);


--JB7_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_K1
--operation mode is qfbk_counter

JB7_sload_path[0]_lut_out = Q1L56 $ JB7_sload_path[0];
JB7_sload_path[0]_reg_input = !Q1_reduce_nor_3 & JB7_sload_path[0]_lut_out;
JB7_sload_path[0] = DFFE(JB7_sload_path[0]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB7L3 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_380|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_14_K1
--operation mode is qfbk_counter

JB7L3 = CARRY(JB7_sload_path[0]);


--JB8_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[15] at LC6_5_K1
--operation mode is normal

JB8_sload_path[15]_lut_out = JB8_sload_path[15] $ (JB8L13 & Q1L66);
JB8_sload_path[15]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[15]_lut_out;
JB8_sload_path[15] = DFFE(JB8_sload_path[15]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);


--JB8_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[14] at LC5_5_K1
--operation mode is counter

JB8_sload_path[14]_lut_out = JB8_sload_path[14] $ (Q1L66 & !JB8L92);
JB8_sload_path[14]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[14]_lut_out;
JB8_sload_path[14] = DFFE(JB8_sload_path[14]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L13 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_5_K1
--operation mode is counter

JB8L13 = CARRY(JB8_sload_path[14] & !JB8L92);


--JB8_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[13] at LC4_5_K1
--operation mode is counter

JB8_sload_path[13]_lut_out = JB8_sload_path[13] $ (Q1L66 & JB8L72);
JB8_sload_path[13]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[13]_lut_out;
JB8_sload_path[13] = DFFE(JB8_sload_path[13]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L92 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_5_K1
--operation mode is counter

JB8L92 = CARRY(!JB8L72 # !JB8_sload_path[13]);


--JB8_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[12] at LC3_5_K1
--operation mode is counter

JB8_sload_path[12]_lut_out = JB8_sload_path[12] $ (Q1L66 & !JB8L52);
JB8_sload_path[12]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[12]_lut_out;
JB8_sload_path[12] = DFFE(JB8_sload_path[12]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L72 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_5_K1
--operation mode is counter

JB8L72 = CARRY(JB8_sload_path[12] & !JB8L52);


--JB8_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[11] at LC2_5_K1
--operation mode is counter

JB8_sload_path[11]_lut_out = JB8_sload_path[11] $ (Q1L66 & JB8L32);
JB8_sload_path[11]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[11]_lut_out;
JB8_sload_path[11] = DFFE(JB8_sload_path[11]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L52 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_5_K1
--operation mode is counter

JB8L52 = CARRY(!JB8L32 # !JB8_sload_path[11]);


--JB8_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[10] at LC1_5_K1
--operation mode is counter

JB8_sload_path[10]_lut_out = JB8_sload_path[10] $ (Q1L66 & !JB8L12);
JB8_sload_path[10]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[10]_lut_out;
JB8_sload_path[10] = DFFE(JB8_sload_path[10]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L32 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_5_K1
--operation mode is counter

JB8L32 = CARRY(JB8_sload_path[10] & !JB8L12);


--JB8_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[9] at LC10_3_K1
--operation mode is counter

JB8_sload_path[9]_lut_out = JB8_sload_path[9] $ (Q1L66 & JB8L91);
JB8_sload_path[9]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[9]_lut_out;
JB8_sload_path[9] = DFFE(JB8_sload_path[9]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L12 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_3_K1
--operation mode is counter

JB8L12 = CARRY(!JB8L91 # !JB8_sload_path[9]);


--JB8_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[8] at LC9_3_K1
--operation mode is counter

JB8_sload_path[8]_lut_out = JB8_sload_path[8] $ (Q1L66 & !JB8L71);
JB8_sload_path[8]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[8]_lut_out;
JB8_sload_path[8] = DFFE(JB8_sload_path[8]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L91 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_3_K1
--operation mode is counter

JB8L91 = CARRY(JB8_sload_path[8] & !JB8L71);


--JB8_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[7] at LC8_3_K1
--operation mode is counter

JB8_sload_path[7]_lut_out = JB8_sload_path[7] $ (Q1L66 & JB8L51);
JB8_sload_path[7]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[7]_lut_out;
JB8_sload_path[7] = DFFE(JB8_sload_path[7]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L71 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_3_K1
--operation mode is counter

JB8L71 = CARRY(!JB8L51 # !JB8_sload_path[7]);


--JB8_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[6] at LC7_3_K1
--operation mode is counter

JB8_sload_path[6]_lut_out = JB8_sload_path[6] $ (Q1L66 & !JB8L31);
JB8_sload_path[6]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[6]_lut_out;
JB8_sload_path[6] = DFFE(JB8_sload_path[6]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L51 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_3_K1
--operation mode is counter

JB8L51 = CARRY(JB8_sload_path[6] & !JB8L31);


--JB8_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[5] at LC6_3_K1
--operation mode is counter

JB8_sload_path[5]_lut_out = JB8_sload_path[5] $ (Q1L66 & JB8L11);
JB8_sload_path[5]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[5]_lut_out;
JB8_sload_path[5] = DFFE(JB8_sload_path[5]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L31 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_3_K1
--operation mode is counter

JB8L31 = CARRY(!JB8L11 # !JB8_sload_path[5]);


--JB8_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_K1
--operation mode is counter

JB8_sload_path[4]_lut_out = JB8_sload_path[4] $ (Q1L66 & !JB8L9);
JB8_sload_path[4]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[4]_lut_out;
JB8_sload_path[4] = DFFE(JB8_sload_path[4]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L11 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_3_K1
--operation mode is counter

JB8L11 = CARRY(JB8_sload_path[4] & !JB8L9);


--JB8_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_K1
--operation mode is counter

JB8_sload_path[3]_lut_out = JB8_sload_path[3] $ (Q1L66 & JB8L7);
JB8_sload_path[3]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[3]_lut_out;
JB8_sload_path[3] = DFFE(JB8_sload_path[3]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L9 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_K1
--operation mode is counter

JB8L9 = CARRY(!JB8L7 # !JB8_sload_path[3]);


--JB8_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_K1
--operation mode is counter

JB8_sload_path[2]_lut_out = JB8_sload_path[2] $ (Q1L66 & !JB8L5);
JB8_sload_path[2]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[2]_lut_out;
JB8_sload_path[2] = DFFE(JB8_sload_path[2]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L7 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_K1
--operation mode is counter

JB8L7 = CARRY(JB8_sload_path[2] & !JB8L5);


--JB8_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_K1
--operation mode is counter

JB8_sload_path[1]_lut_out = JB8_sload_path[1] $ (Q1L66 & JB8L3);
JB8_sload_path[1]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[1]_lut_out;
JB8_sload_path[1] = DFFE(JB8_sload_path[1]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L5 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_K1
--operation mode is counter

JB8L5 = CARRY(!JB8L3 # !JB8_sload_path[1]);


--JB8_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_K1
--operation mode is qfbk_counter

JB8_sload_path[0]_lut_out = Q1L66 $ JB8_sload_path[0];
JB8_sload_path[0]_reg_input = !Q1_reduce_nor_3 & JB8_sload_path[0]_lut_out;
JB8_sload_path[0] = DFFE(JB8_sload_path[0]_reg_input, GLOBAL(MB1_outclock0), , , !W1L4Q);

--JB8L3 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_379|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_K1
--operation mode is qfbk_counter

JB8L3 = CARRY(JB8_sload_path[0]);


--JB5_sload_path[15] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[15] at LC6_13_I1
--operation mode is normal

JB5_sload_path[15]_lut_out = JB5_sload_path[15] $ JB5L13;
JB5_sload_path[15] = DFFE(JB5_sload_path[15]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);


--JB5_sload_path[14] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[14] at LC5_13_I1
--operation mode is arithmetic

JB5_sload_path[14]_lut_out = JB5_sload_path[14] $ !JB5L92;
JB5_sload_path[14] = DFFE(JB5_sload_path[14]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L13 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_13_I1
--operation mode is arithmetic

JB5L13 = CARRY(JB5_sload_path[14] & !JB5L92);


--JB5_sload_path[13] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[13] at LC4_13_I1
--operation mode is arithmetic

JB5_sload_path[13]_lut_out = JB5_sload_path[13] $ JB5L72;
JB5_sload_path[13] = DFFE(JB5_sload_path[13]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L92 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_13_I1
--operation mode is arithmetic

JB5L92 = CARRY(!JB5L72 # !JB5_sload_path[13]);


--JB5_sload_path[12] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[12] at LC3_13_I1
--operation mode is arithmetic

JB5_sload_path[12]_lut_out = JB5_sload_path[12] $ !JB5L52;
JB5_sload_path[12] = DFFE(JB5_sload_path[12]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L72 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_13_I1
--operation mode is arithmetic

JB5L72 = CARRY(JB5_sload_path[12] & !JB5L52);


--JB5_sload_path[11] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[11] at LC2_13_I1
--operation mode is arithmetic

JB5_sload_path[11]_lut_out = JB5_sload_path[11] $ JB5L32;
JB5_sload_path[11] = DFFE(JB5_sload_path[11]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L52 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_13_I1
--operation mode is arithmetic

JB5L52 = CARRY(!JB5L32 # !JB5_sload_path[11]);


--JB5_sload_path[10] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[10] at LC1_13_I1
--operation mode is arithmetic

JB5_sload_path[10]_lut_out = JB5_sload_path[10] $ !JB5L12;
JB5_sload_path[10] = DFFE(JB5_sload_path[10]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L32 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_13_I1
--operation mode is arithmetic

JB5L32 = CARRY(JB5_sload_path[10] & !JB5L12);


--JB5_sload_path[9] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[9] at LC10_11_I1
--operation mode is arithmetic

JB5_sload_path[9]_lut_out = JB5_sload_path[9] $ JB5L91;
JB5_sload_path[9] = DFFE(JB5_sload_path[9]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L12 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_11_I1
--operation mode is arithmetic

JB5L12 = CARRY(!JB5L91 # !JB5_sload_path[9]);


--JB5_sload_path[8] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[8] at LC9_11_I1
--operation mode is arithmetic

JB5_sload_path[8]_lut_out = JB5_sload_path[8] $ !JB5L71;
JB5_sload_path[8] = DFFE(JB5_sload_path[8]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L91 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_11_I1
--operation mode is arithmetic

JB5L91 = CARRY(JB5_sload_path[8] & !JB5L71);


--JB5_sload_path[7] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[7] at LC8_11_I1
--operation mode is arithmetic

JB5_sload_path[7]_lut_out = JB5_sload_path[7] $ JB5L51;
JB5_sload_path[7] = DFFE(JB5_sload_path[7]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L71 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_11_I1
--operation mode is arithmetic

JB5L71 = CARRY(!JB5L51 # !JB5_sload_path[7]);


--JB5_sload_path[6] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[6] at LC7_11_I1
--operation mode is arithmetic

JB5_sload_path[6]_lut_out = JB5_sload_path[6] $ !JB5L31;
JB5_sload_path[6] = DFFE(JB5_sload_path[6]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L51 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_11_I1
--operation mode is arithmetic

JB5L51 = CARRY(JB5_sload_path[6] & !JB5L31);


--JB5_sload_path[5] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[5] at LC6_11_I1
--operation mode is arithmetic

JB5_sload_path[5]_lut_out = JB5_sload_path[5] $ JB5L11;
JB5_sload_path[5] = DFFE(JB5_sload_path[5]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L31 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_11_I1
--operation mode is arithmetic

JB5L31 = CARRY(!JB5L11 # !JB5_sload_path[5]);


--JB5_sload_path[4] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[4] at LC5_11_I1
--operation mode is arithmetic

JB5_sload_path[4]_lut_out = JB5_sload_path[4] $ !JB5L9;
JB5_sload_path[4] = DFFE(JB5_sload_path[4]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L11 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_11_I1
--operation mode is arithmetic

JB5L11 = CARRY(JB5_sload_path[4] & !JB5L9);


--JB5_sload_path[3] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[3] at LC4_11_I1
--operation mode is arithmetic

JB5_sload_path[3]_lut_out = JB5_sload_path[3] $ JB5L7;
JB5_sload_path[3] = DFFE(JB5_sload_path[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L9 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_11_I1
--operation mode is arithmetic

JB5L9 = CARRY(!JB5L7 # !JB5_sload_path[3]);


--JB5_sload_path[2] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[2] at LC3_11_I1
--operation mode is arithmetic

JB5_sload_path[2]_lut_out = JB5_sload_path[2] $ !JB5L5;
JB5_sload_path[2] = DFFE(JB5_sload_path[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L7 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_11_I1
--operation mode is arithmetic

JB5L7 = CARRY(JB5_sload_path[2] & !JB5L5);


--JB5_sload_path[1] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[1] at LC2_11_I1
--operation mode is arithmetic

JB5_sload_path[1]_lut_out = JB5_sload_path[1] $ JB5L3;
JB5_sload_path[1] = DFFE(JB5_sload_path[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L5 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_11_I1
--operation mode is arithmetic

JB5L5 = CARRY(!JB5L3 # !JB5_sload_path[1]);


--JB5_sload_path[0] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|sload_path[0] at LC1_11_I1
--operation mode is qfbk_counter

JB5_sload_path[0]_lut_out = !JB5_sload_path[0];
JB5_sload_path[0] = DFFE(JB5_sload_path[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1_command_0_local[24]);

--JB5L3 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_378|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_11_I1
--operation mode is qfbk_counter

JB5L3 = CARRY(JB5_sload_path[0]);


--JB31_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[47] at LC8_13_F1
--operation mode is normal

JB31_sload_path[47]_lut_out = JB31L59 $ JB31_sload_path[47];
JB31_sload_path[47] = DFFE(JB31_sload_path[47]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--JB31_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[46] at LC7_13_F1
--operation mode is arithmetic

JB31_sload_path[46]_lut_out = JB31_sload_path[46] $ !JB31L39;
JB31_sload_path[46] = DFFE(JB31_sload_path[46]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[46]~COUT at LC7_13_F1
--operation mode is arithmetic

JB31L59 = CARRY(JB31_sload_path[46] & !JB31L39);


--JB31_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[45] at LC6_13_F1
--operation mode is arithmetic

JB31_sload_path[45]_lut_out = JB31_sload_path[45] $ JB31L19;
JB31_sload_path[45] = DFFE(JB31_sload_path[45]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[45]~COUT at LC6_13_F1
--operation mode is arithmetic

JB31L39 = CARRY(!JB31L19 # !JB31_sload_path[45]);


--JB31_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[44] at LC5_13_F1
--operation mode is arithmetic

JB31_sload_path[44]_lut_out = JB31_sload_path[44] $ !JB31L98;
JB31_sload_path[44] = DFFE(JB31_sload_path[44]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[44]~COUT at LC5_13_F1
--operation mode is arithmetic

JB31L19 = CARRY(JB31_sload_path[44] & !JB31L98);


--JB31_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[43] at LC4_13_F1
--operation mode is arithmetic

JB31_sload_path[43]_lut_out = JB31_sload_path[43] $ JB31L78;
JB31_sload_path[43] = DFFE(JB31_sload_path[43]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[43]~COUT at LC4_13_F1
--operation mode is arithmetic

JB31L98 = CARRY(!JB31L78 # !JB31_sload_path[43]);


--JB31_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[42] at LC3_13_F1
--operation mode is arithmetic

JB31_sload_path[42]_lut_out = JB31_sload_path[42] $ !JB31L58;
JB31_sload_path[42] = DFFE(JB31_sload_path[42]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[42]~COUT at LC3_13_F1
--operation mode is arithmetic

JB31L78 = CARRY(JB31_sload_path[42] & !JB31L58);


--JB31_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[41] at LC2_13_F1
--operation mode is arithmetic

JB31_sload_path[41]_lut_out = JB31_sload_path[41] $ JB31L38;
JB31_sload_path[41] = DFFE(JB31_sload_path[41]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[41]~COUT at LC2_13_F1
--operation mode is arithmetic

JB31L58 = CARRY(!JB31L38 # !JB31_sload_path[41]);


--JB31_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[40] at LC1_13_F1
--operation mode is arithmetic

JB31_sload_path[40]_lut_out = JB31_sload_path[40] $ !JB31L18;
JB31_sload_path[40] = DFFE(JB31_sload_path[40]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[40]~COUT at LC1_13_F1
--operation mode is arithmetic

JB31L38 = CARRY(JB31_sload_path[40] & !JB31L18);


--JB31_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[39] at LC10_11_F1
--operation mode is arithmetic

JB31_sload_path[39]_lut_out = JB31_sload_path[39] $ JB31L97;
JB31_sload_path[39] = DFFE(JB31_sload_path[39]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[39]~COUT at LC10_11_F1
--operation mode is arithmetic

JB31L18 = CARRY(!JB31L97 # !JB31_sload_path[39]);


--JB31_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[38] at LC9_11_F1
--operation mode is arithmetic

JB31_sload_path[38]_lut_out = JB31_sload_path[38] $ !JB31L77;
JB31_sload_path[38] = DFFE(JB31_sload_path[38]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[38]~COUT at LC9_11_F1
--operation mode is arithmetic

JB31L97 = CARRY(JB31_sload_path[38] & !JB31L77);


--JB31_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[37] at LC8_11_F1
--operation mode is arithmetic

JB31_sload_path[37]_lut_out = JB31_sload_path[37] $ JB31L57;
JB31_sload_path[37] = DFFE(JB31_sload_path[37]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[37]~COUT at LC8_11_F1
--operation mode is arithmetic

JB31L77 = CARRY(!JB31L57 # !JB31_sload_path[37]);


--JB31_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[36] at LC7_11_F1
--operation mode is arithmetic

JB31_sload_path[36]_lut_out = JB31_sload_path[36] $ !JB31L37;
JB31_sload_path[36] = DFFE(JB31_sload_path[36]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[36]~COUT at LC7_11_F1
--operation mode is arithmetic

JB31L57 = CARRY(JB31_sload_path[36] & !JB31L37);


--JB31_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[35] at LC6_11_F1
--operation mode is arithmetic

JB31_sload_path[35]_lut_out = JB31_sload_path[35] $ JB31L17;
JB31_sload_path[35] = DFFE(JB31_sload_path[35]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[35]~COUT at LC6_11_F1
--operation mode is arithmetic

JB31L37 = CARRY(!JB31L17 # !JB31_sload_path[35]);


--JB31_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[34] at LC5_11_F1
--operation mode is arithmetic

JB31_sload_path[34]_lut_out = JB31_sload_path[34] $ !JB31L96;
JB31_sload_path[34] = DFFE(JB31_sload_path[34]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[34]~COUT at LC5_11_F1
--operation mode is arithmetic

JB31L17 = CARRY(JB31_sload_path[34] & !JB31L96);


--JB31_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[33] at LC4_11_F1
--operation mode is arithmetic

JB31_sload_path[33]_lut_out = JB31_sload_path[33] $ JB31L76;
JB31_sload_path[33] = DFFE(JB31_sload_path[33]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[33]~COUT at LC4_11_F1
--operation mode is arithmetic

JB31L96 = CARRY(!JB31L76 # !JB31_sload_path[33]);


--JB31_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[32] at LC3_11_F1
--operation mode is arithmetic

JB31_sload_path[32]_lut_out = JB31_sload_path[32] $ !JB31L56;
JB31_sload_path[32] = DFFE(JB31_sload_path[32]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[32]~COUT at LC3_11_F1
--operation mode is arithmetic

JB31L76 = CARRY(JB31_sload_path[32] & !JB31L56);


--JB31_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[31] at LC2_11_F1
--operation mode is arithmetic

JB31_sload_path[31]_lut_out = JB31_sload_path[31] $ JB31L36;
JB31_sload_path[31] = DFFE(JB31_sload_path[31]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[31]~COUT at LC2_11_F1
--operation mode is arithmetic

JB31L56 = CARRY(!JB31L36 # !JB31_sload_path[31]);


--JB31_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[30] at LC1_11_F1
--operation mode is arithmetic

JB31_sload_path[30]_lut_out = JB31_sload_path[30] $ !JB31L16;
JB31_sload_path[30] = DFFE(JB31_sload_path[30]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_11_F1
--operation mode is arithmetic

JB31L36 = CARRY(JB31_sload_path[30] & !JB31L16);


--JB31_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[29] at LC10_9_F1
--operation mode is arithmetic

JB31_sload_path[29]_lut_out = JB31_sload_path[29] $ JB31L95;
JB31_sload_path[29] = DFFE(JB31_sload_path[29]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_9_F1
--operation mode is arithmetic

JB31L16 = CARRY(!JB31L95 # !JB31_sload_path[29]);


--JB31_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[28] at LC9_9_F1
--operation mode is arithmetic

JB31_sload_path[28]_lut_out = JB31_sload_path[28] $ !JB31L75;
JB31_sload_path[28] = DFFE(JB31_sload_path[28]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_9_F1
--operation mode is arithmetic

JB31L95 = CARRY(JB31_sload_path[28] & !JB31L75);


--JB31_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[27] at LC8_9_F1
--operation mode is arithmetic

JB31_sload_path[27]_lut_out = JB31_sload_path[27] $ JB31L55;
JB31_sload_path[27] = DFFE(JB31_sload_path[27]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_9_F1
--operation mode is arithmetic

JB31L75 = CARRY(!JB31L55 # !JB31_sload_path[27]);


--JB31_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[26] at LC7_9_F1
--operation mode is arithmetic

JB31_sload_path[26]_lut_out = JB31_sload_path[26] $ !JB31L35;
JB31_sload_path[26] = DFFE(JB31_sload_path[26]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_9_F1
--operation mode is arithmetic

JB31L55 = CARRY(JB31_sload_path[26] & !JB31L35);


--JB31_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[25] at LC6_9_F1
--operation mode is arithmetic

JB31_sload_path[25]_lut_out = JB31_sload_path[25] $ JB31L15;
JB31_sload_path[25] = DFFE(JB31_sload_path[25]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_9_F1
--operation mode is arithmetic

JB31L35 = CARRY(!JB31L15 # !JB31_sload_path[25]);


--JB31_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[24] at LC5_9_F1
--operation mode is arithmetic

JB31_sload_path[24]_lut_out = JB31_sload_path[24] $ !JB31L94;
JB31_sload_path[24] = DFFE(JB31_sload_path[24]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_9_F1
--operation mode is arithmetic

JB31L15 = CARRY(JB31_sload_path[24] & !JB31L94);


--JB31_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[23] at LC4_9_F1
--operation mode is arithmetic

JB31_sload_path[23]_lut_out = JB31_sload_path[23] $ JB31L74;
JB31_sload_path[23] = DFFE(JB31_sload_path[23]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_9_F1
--operation mode is arithmetic

JB31L94 = CARRY(!JB31L74 # !JB31_sload_path[23]);


--JB31_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[22] at LC3_9_F1
--operation mode is arithmetic

JB31_sload_path[22]_lut_out = JB31_sload_path[22] $ !JB31L54;
JB31_sload_path[22] = DFFE(JB31_sload_path[22]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_9_F1
--operation mode is arithmetic

JB31L74 = CARRY(JB31_sload_path[22] & !JB31L54);


--JB31_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[21] at LC2_9_F1
--operation mode is arithmetic

JB31_sload_path[21]_lut_out = JB31_sload_path[21] $ JB31L34;
JB31_sload_path[21] = DFFE(JB31_sload_path[21]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_9_F1
--operation mode is arithmetic

JB31L54 = CARRY(!JB31L34 # !JB31_sload_path[21]);


--JB31_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[20] at LC1_9_F1
--operation mode is arithmetic

JB31_sload_path[20]_lut_out = JB31_sload_path[20] $ !JB31L14;
JB31_sload_path[20] = DFFE(JB31_sload_path[20]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_9_F1
--operation mode is arithmetic

JB31L34 = CARRY(JB31_sload_path[20] & !JB31L14);


--JB31_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[19] at LC10_7_F1
--operation mode is arithmetic

JB31_sload_path[19]_lut_out = JB31_sload_path[19] $ JB31L93;
JB31_sload_path[19] = DFFE(JB31_sload_path[19]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_7_F1
--operation mode is arithmetic

JB31L14 = CARRY(!JB31L93 # !JB31_sload_path[19]);


--JB31_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[18] at LC9_7_F1
--operation mode is arithmetic

JB31_sload_path[18]_lut_out = JB31_sload_path[18] $ !JB31L73;
JB31_sload_path[18] = DFFE(JB31_sload_path[18]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_7_F1
--operation mode is arithmetic

JB31L93 = CARRY(JB31_sload_path[18] & !JB31L73);


--JB31_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[17] at LC8_7_F1
--operation mode is arithmetic

JB31_sload_path[17]_lut_out = JB31_sload_path[17] $ JB31L53;
JB31_sload_path[17] = DFFE(JB31_sload_path[17]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_7_F1
--operation mode is arithmetic

JB31L73 = CARRY(!JB31L53 # !JB31_sload_path[17]);


--JB31_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[16] at LC7_7_F1
--operation mode is arithmetic

JB31_sload_path[16]_lut_out = JB31_sload_path[16] $ !JB31L33;
JB31_sload_path[16] = DFFE(JB31_sload_path[16]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_7_F1
--operation mode is arithmetic

JB31L53 = CARRY(JB31_sload_path[16] & !JB31L33);


--JB31_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[15] at LC6_7_F1
--operation mode is arithmetic

JB31_sload_path[15]_lut_out = JB31_sload_path[15] $ JB31L13;
JB31_sload_path[15] = DFFE(JB31_sload_path[15]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_7_F1
--operation mode is arithmetic

JB31L33 = CARRY(!JB31L13 # !JB31_sload_path[15]);


--JB31_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[14] at LC5_7_F1
--operation mode is arithmetic

JB31_sload_path[14]_lut_out = JB31_sload_path[14] $ !JB31L92;
JB31_sload_path[14] = DFFE(JB31_sload_path[14]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_7_F1
--operation mode is arithmetic

JB31L13 = CARRY(JB31_sload_path[14] & !JB31L92);


--JB31_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[13] at LC4_7_F1
--operation mode is arithmetic

JB31_sload_path[13]_lut_out = JB31_sload_path[13] $ JB31L72;
JB31_sload_path[13] = DFFE(JB31_sload_path[13]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_7_F1
--operation mode is arithmetic

JB31L92 = CARRY(!JB31L72 # !JB31_sload_path[13]);


--JB31_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[12] at LC3_7_F1
--operation mode is arithmetic

JB31_sload_path[12]_lut_out = JB31_sload_path[12] $ !JB31L52;
JB31_sload_path[12] = DFFE(JB31_sload_path[12]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_7_F1
--operation mode is arithmetic

JB31L72 = CARRY(JB31_sload_path[12] & !JB31L52);


--JB31_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[11] at LC2_7_F1
--operation mode is arithmetic

JB31_sload_path[11]_lut_out = JB31_sload_path[11] $ JB31L32;
JB31_sload_path[11] = DFFE(JB31_sload_path[11]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_7_F1
--operation mode is arithmetic

JB31L52 = CARRY(!JB31L32 # !JB31_sload_path[11]);


--JB31_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[10] at LC1_7_F1
--operation mode is arithmetic

JB31_sload_path[10]_lut_out = JB31_sload_path[10] $ !JB31L12;
JB31_sload_path[10] = DFFE(JB31_sload_path[10]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_7_F1
--operation mode is arithmetic

JB31L32 = CARRY(JB31_sload_path[10] & !JB31L12);


--JB31_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[9] at LC10_5_F1
--operation mode is arithmetic

JB31_sload_path[9]_lut_out = JB31_sload_path[9] $ JB31L91;
JB31_sload_path[9] = DFFE(JB31_sload_path[9]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_5_F1
--operation mode is arithmetic

JB31L12 = CARRY(!JB31L91 # !JB31_sload_path[9]);


--JB31_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[8] at LC9_5_F1
--operation mode is arithmetic

JB31_sload_path[8]_lut_out = JB31_sload_path[8] $ !JB31L71;
JB31_sload_path[8] = DFFE(JB31_sload_path[8]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_5_F1
--operation mode is arithmetic

JB31L91 = CARRY(JB31_sload_path[8] & !JB31L71);


--JB31_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[7] at LC8_5_F1
--operation mode is arithmetic

JB31_sload_path[7]_lut_out = JB31_sload_path[7] $ JB31L51;
JB31_sload_path[7] = DFFE(JB31_sload_path[7]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_5_F1
--operation mode is arithmetic

JB31L71 = CARRY(!JB31L51 # !JB31_sload_path[7]);


--JB31_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[6] at LC7_5_F1
--operation mode is arithmetic

JB31_sload_path[6]_lut_out = JB31_sload_path[6] $ !JB31L31;
JB31_sload_path[6] = DFFE(JB31_sload_path[6]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_F1
--operation mode is arithmetic

JB31L51 = CARRY(JB31_sload_path[6] & !JB31L31);


--JB31_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[5] at LC6_5_F1
--operation mode is arithmetic

JB31_sload_path[5]_lut_out = JB31_sload_path[5] $ JB31L11;
JB31_sload_path[5] = DFFE(JB31_sload_path[5]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_F1
--operation mode is arithmetic

JB31L31 = CARRY(!JB31L11 # !JB31_sload_path[5]);


--JB31_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_F1
--operation mode is arithmetic

JB31_sload_path[4]_lut_out = JB31_sload_path[4] $ !JB31L9;
JB31_sload_path[4] = DFFE(JB31_sload_path[4]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_F1
--operation mode is arithmetic

JB31L11 = CARRY(JB31_sload_path[4] & !JB31L9);


--JB31_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_F1
--operation mode is arithmetic

JB31_sload_path[3]_lut_out = JB31_sload_path[3] $ JB31L7;
JB31_sload_path[3] = DFFE(JB31_sload_path[3]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_F1
--operation mode is arithmetic

JB31L9 = CARRY(!JB31L7 # !JB31_sload_path[3]);


--JB31_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_F1
--operation mode is arithmetic

JB31_sload_path[2]_lut_out = JB31_sload_path[2] $ !JB31L5;
JB31_sload_path[2] = DFFE(JB31_sload_path[2]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_F1
--operation mode is arithmetic

JB31L7 = CARRY(JB31_sload_path[2] & !JB31L5);


--JB31_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_F1
--operation mode is arithmetic

JB31_sload_path[1]_lut_out = JB31_sload_path[1] $ JB31L3;
JB31_sload_path[1] = DFFE(JB31_sload_path[1]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_F1
--operation mode is arithmetic

JB31L5 = CARRY(!JB31L3 # !JB31_sload_path[1]);


--JB31_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_F1
--operation mode is qfbk_counter

JB31_sload_path[0]_lut_out = !JB31_sload_path[0];
JB31_sload_path[0] = DFFE(JB31_sload_path[0]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB31L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_377|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_F1
--operation mode is qfbk_counter

JB31L3 = CARRY(JB31_sload_path[0]);


--JB1_sload_path[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_376|alt_synch_counter:wysi_counter|sload_path[1] at LC2_15_H1
--operation mode is normal

JB1_sload_path[1]_lut_out = JB1L3 $ JB1_sload_path[1];
JB1_sload_path[1]_reg_input = !EB1_rst_divide & JB1_sload_path[1]_lut_out;
JB1_sload_path[1] = DFFE(JB1_sload_path[1]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--JB1_sload_path[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_376|alt_synch_counter:wysi_counter|sload_path[0] at LC1_15_H1
--operation mode is qfbk_counter

JB1_sload_path[0]_lut_out = !JB1_sload_path[0];
JB1_sload_path[0]_reg_input = !EB1_rst_divide & JB1_sload_path[0]_lut_out;
JB1_sload_path[0] = DFFE(JB1_sload_path[0]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB1L3 is atwd:atwd0|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_376|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_15_H1
--operation mode is qfbk_counter

JB1L3 = CARRY(JB1_sload_path[0]);


--JB2_sload_path[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_W1
--operation mode is normal

JB2_sload_path[1]_lut_out = JB2L3 $ JB2_sload_path[1];
JB2_sload_path[1]_reg_input = !EB2_rst_divide & JB2_sload_path[1]_lut_out;
JB2_sload_path[1] = DFFE(JB2_sload_path[1]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--JB2_sload_path[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_375|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_W1
--operation mode is qfbk_counter

JB2_sload_path[0]_lut_out = !JB2_sload_path[0];
JB2_sload_path[0]_reg_input = !EB2_rst_divide & JB2_sload_path[0]_lut_out;
JB2_sload_path[0] = DFFE(JB2_sload_path[0]_reg_input, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--JB2L3 is atwd:atwd1|atwd_readout:inst_atwd_readout|lpm_counter:divide_cnt_rtl_375|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_W1
--operation mode is qfbk_counter

JB2L3 = CARRY(JB2_sload_path[0]);


--JB3_sload_path[1] is lpm_counter:CNT_rtl_373|alt_synch_counter:wysi_counter|sload_path[1] at LC2_1_O1
--operation mode is normal

JB3_sload_path[1]_lut_out = JB3L3 $ JB3_sload_path[1];
JB3_sload_path[1] = DFFE(JB3_sload_path[1]_lut_out, GLOBAL(MB1_outclock0), , , );


--JB3_sload_path[0] is lpm_counter:CNT_rtl_373|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_O1
--operation mode is qfbk_counter

JB3_sload_path[0]_lut_out = !JB3_sload_path[0];
JB3_sload_path[0] = DFFE(JB3_sload_path[0]_lut_out, GLOBAL(MB1_outclock0), , , );

--JB3L3 is lpm_counter:CNT_rtl_373|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_1_O1
--operation mode is qfbk_counter

JB3L3 = CARRY(JB3_sload_path[0]);


--JB21_sload_path[0] is lpm_counter:PGM_rtl_372|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_R1
--operation mode is qfbk_counter

JB21_sload_path[0]_lut_out = !JB21_sload_path[0];
JB21_sload_path[0] = DFFE(JB21_sload_path[0]_lut_out, GLOBAL(MB2_outclock1), , , );

--JB21L4 is lpm_counter:PGM_rtl_372|alt_synch_counter:wysi_counter|counter_cell[0]~lut2 at LC1_8_R1
--operation mode is qfbk_counter

JB21L4 = CARRY(JB21_sload_path[0]);


--TB2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp2|portadataout[0] at DPRAM_2
TB2_portadataout[0] = INPUT(GR0_GC2_C13_2);


--TB1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0] at DPRAM_0
TB1_portadataout[0] = INPUT(GR0_GC2_C13_2);


--SB1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core at UPCORE
SB1_core = INPUT(31);

--SB1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE at UPCORE
SB1_MASTERHWRITE = INPUT(GR9_GC0_C6_4, GR9_GC0_C4_6, GR9_GC0_C5_9, GR9_GC0_C3_0, GR9_GC0_C7_7, GR9_GC0_C3_1, GR9_GC0_C3_4);

--SB1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO at UPCORE
SB1_SLAVEHREADYO = INPUT(0, GR20_GC1_C14_2, GR20_GC1_C3_1, GR20_GC1_C5_2, GR20_GC1_C2_8, GR20_GC1_C10_3, GR20_GC1_C7_1, GR20_GC1_C14_6, GR20_GC1_C2_4, GR20_GC1_C3_4, GR20_GC1_C7_0, GR20_GC1_C14_5, GR20_GC1_C0_2, GR20_GC1_C12_8, GR20_GC1_C8_3, GR20_GC1_C10_0, GR20_GC1_C6_1, GR20_GC1_C10_2, GR20_GC1_C6_9, GR20_GC1_C10_5, GR20_GC1_C6_8, GR20_GC1_C8_6, GR20_GC1_C12_1, GR20_GC1_C8_4, GR20_GC1_C7_5, GR20_GC1_C8_7, GR20_GC1_C8_1, GR20_GC1_C12_6, GR20_GC1_C9_1, GR20_GC1_C4_9, GR20_GC1_C2_5, GR20_GC1_C1_4, GR20_GC1_C10_7, GR20_GC1_C12_3, GR20_GC1_C9_0, GR20_GC1_C12_5, GR20_GC1_C10_1, GR20_GC1_C8_5, GR20_GC1_C10_9, GR20_GC1_C8_8, GR20_GC1_C12_9, GR20_GC1_C12_4, GR20_GC1_C12_2, GR20_GC1_C2_6, GR20_GC1_C3_6, GR20_GC1_C6_6, GR20_GC1_C4_2, GR20_GC1_C1_9, GR20_GC1_C10_4, GR20_GC1_C10_6, GR20_GC1_C10_8, GR20_GC1_C8_9, GR20_GC1_C2_2, GR20_GC1_C3_5, GR20_GC1_C5_6, GR20_GC1_C6_2, GR20_GC1_C6_4, GR20_GC1_C2_1);

--SB1L291 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK at UPCORE
SB1L291 = INPUT(GC0_C8_0);

--SB1L691 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN at UPCORE
SB1L691 = INPUT(GC0_C8_1);

--SB1L491 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE at UPCORE
SB1L491 = INPUT(21);

--SB1L482 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN at UPCORE
SB1L482 = INPUT(GC0_C11_0);

--SB1L091 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN at UPCORE
SB1L091 = INPUT(GC0_C10_1);

--SB1L282 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN at UPCORE
SB1L282 = INPUT(GC0_C10_0);

--SB1L672 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE at UPCORE
SB1L672 = INPUT(GC1_C7_1, GC1_C13_0, GC0_C12_1, 22);

--SB1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN at UPCORE
SB1L37 = INPUT(GC3_C6_0);

--SB1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN at UPCORE
SB1L17 = INPUT(GC3_C5_1);

--SB1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK at UPCORE
SB1L13 = INPUT(GC3_C8_1);

--SB1L35 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE at UPCORE
SB1L35 = INPUT(GC2_C9_1, GC2_C9_0, GC2_C8_1, GC2_C8_0, GC2_C7_1, GC2_C7_0, GC2_C6_1, GC2_C6_0, GC2_C5_1, GC2_C5_0, GC2_C4_1, GC2_C4_0, GC2_C3_1, GC2_C3_0, GC2_C2_1, GC2_C2_0);

--SB1L353 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION at UPCORE
SB1L353 = INPUT(GC3_C2_1);

--SB1L543 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON at UPCORE
SB1L543 = INPUT(GC3_C2_0);

--SB1L743 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE at UPCORE
SB1L743 = INPUT(GC3_C2_1, GC3_C2_0);

--SB1L853 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD at UPCORE
SB1L853 = INPUT(GC3_C3_0);

--SB1L553 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN at UPCORE
SB1L553 = INPUT(GC3_C3_1);

--SB1L053 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN at UPCORE
SB1L053 = INPUT(GC3_C4_0);

--SB1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2] at UPCORE
SB1_MASTERHADDR[2] = INPUT(GR9_GC0_C12_6);

--SB1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3] at UPCORE
SB1_MASTERHADDR[3] = INPUT(GR9_GC0_C8_8);

--SB1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4] at UPCORE
SB1_MASTERHADDR[4] = INPUT(GR9_GC0_C10_2);

--SB1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5] at UPCORE
SB1_MASTERHADDR[5] = INPUT(GR9_GC0_C7_8);

--SB1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6] at UPCORE
SB1_MASTERHADDR[6] = INPUT(GR9_GC0_C8_6);

--SB1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7] at UPCORE
SB1_MASTERHADDR[7] = INPUT(GR9_GC0_C15_7);

--SB1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8] at UPCORE
SB1_MASTERHADDR[8] = INPUT(GR9_GC0_C9_9);

--SB1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9] at UPCORE
SB1_MASTERHADDR[9] = INPUT(GR9_GC0_C8_4);

--SB1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10] at UPCORE
SB1_MASTERHADDR[10] = INPUT(GR9_GC0_C10_5);

--SB1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12] at UPCORE
SB1_MASTERHADDR[12] = INPUT(GR9_GC0_C14_2);

--SB1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13] at UPCORE
SB1_MASTERHADDR[13] = INPUT(GR9_GC0_C10_6);

--SB1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14] at UPCORE
SB1_MASTERHADDR[14] = INPUT(GR9_GC0_C9_6);

--SB1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15] at UPCORE
SB1_MASTERHADDR[15] = INPUT(GR9_GC0_C2_1);

--SB1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18] at UPCORE
SB1_MASTERHADDR[18] = INPUT(GR9_GC0_C8_9);

--SB1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19] at UPCORE
SB1_MASTERHADDR[19] = INPUT(GR9_GC0_C8_2);

--SB1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0] at UPCORE
SB1_MASTERHTRANS[0] = INPUT(GR9_GC0_C4_6, GR9_GC0_C5_7, GR9_GC0_C4_5, GR9_GC0_C5_8, GR9_GC0_C1_4, GR9_GC0_C7_4, GR9_GC0_C7_5, GR9_GC0_C8_7, GR9_GC0_C5_2, GR9_GC0_C5_3);

--SB1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1] at UPCORE
SB1_MASTERHTRANS[1] = INPUT(GR9_GC0_C4_6, GR9_GC0_C5_7, GR9_GC0_C4_5, GR9_GC0_C3_1, GR9_GC0_C5_8, GR9_GC0_C4_8, GR9_GC0_C2_7, GR9_GC0_C4_2, GR9_GC0_C1_9, GR9_GC0_C1_4, GR9_GC0_C6_2, GR9_GC0_C7_4, GR9_GC0_C7_5, GR9_GC0_C8_7, GR9_GC0_C5_2, GR9_GC0_C5_3, GR9_GC0_C2_6);

--SB1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0] at UPCORE
SB1_MASTERHSIZE[0] = INPUT(GR9_GC0_C2_3);

--SB1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1] at UPCORE
SB1_MASTERHSIZE[1] = INPUT(GR9_GC0_C2_3);

--SB1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0] at UPCORE
SB1_MASTERHBURST[0] = INPUT(GR9_GC0_C2_5, GR9_GC0_C6_8);

--SB1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1] at UPCORE
SB1_MASTERHBURST[1] = INPUT(GR9_GC0_C2_3, GR9_GC0_C2_5, GR9_GC0_C6_8);

--SB1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2] at UPCORE
SB1_MASTERHBURST[2] = INPUT(GR9_GC0_C2_3, GR9_GC0_C2_5, GR9_GC0_C6_8);

--SB1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0] at UPCORE
SB1_MASTERHWDATA[0] = INPUT(GR4_GC0_C11_7, GR7_GC0_C5_5, GR11_GC0_C15_2, GR11_GC0_C15_7, GR21_GC0_C3_0, GR4_GC0_C5_0, GR12_GC0_C11_2, GR4_GC0_C5_3, GR4_GC0_C11_9, GR4_GC0_C11_4);

--SB1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1] at UPCORE
SB1_MASTERHWDATA[1] = INPUT(GR4_GC0_C11_6, GR7_GC0_C5_6, GR11_GC0_C15_9, GR11_GC0_C15_6, GR8_GC0_C2_5, GR7_GC0_C12_8, GR12_GC0_C3_4, GR4_GC0_C7_1, GR4_GC0_C11_1, GR5_GC0_C11_3);

--SB1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2] at UPCORE
SB1_MASTERHWDATA[2] = INPUT(GR4_GC0_C1_5, GR4_GC0_C2_4, GR4_GC0_C11_2, GR6_GC0_C0_9, GR6_GC0_C12_9, GR7_GC0_C4_0, GR12_GC0_C4_4, GR4_GC0_C7_7, GR3_GC0_C15_4, GR11_GC0_C3_8);

--SB1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3] at UPCORE
SB1_MASTERHWDATA[3] = INPUT(GR7_GC0_C4_5, GR11_GC0_C5_7, GR11_GC0_C4_6, GR4_GC0_C8_2, GR4_GC0_C7_8, GR4_GC0_C9_0, GR12_GC0_C3_1, GR4_GC0_C7_6, GR11_GC0_C5_0, GR11_GC0_C5_8);

--SB1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4] at UPCORE
SB1_MASTERHWDATA[4] = INPUT(GR11_GC0_C13_0, GR11_GC0_C6_2, GR11_GC0_C12_6, GR12_GC0_C7_4, GR4_GC0_C7_3, GR12_GC0_C3_3, GR12_GC0_C3_6, GR4_GC0_C8_9, GR11_GC0_C6_7, GR11_GC0_C3_5);

--SB1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5] at UPCORE
SB1_MASTERHWDATA[5] = INPUT(GR1_GC0_C5_2, GR1_GC0_C7_7, GR1_GC0_C5_6, GR4_GC0_C5_2, GR4_GC0_C6_3, GR1_GC0_C14_8, GR4_GC0_C5_8, GR4_GC0_C5_4, GR1_GC0_C6_4, GR1_GC0_C5_9);

--SB1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6] at UPCORE
SB1_MASTERHWDATA[6] = INPUT(GR1_GC0_C11_9, GR11_GC0_C14_3, GR11_GC0_C15_1, GR8_GC0_C11_5, GR8_GC0_C9_1, GR9_GC0_C3_7, GR2_GC0_C5_9, GR4_GC0_C9_7, GR1_GC0_C11_6, GR1_GC0_C11_4);

--SB1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7] at UPCORE
SB1_MASTERHWDATA[7] = INPUT(GR1_GC0_C10_5, GR1_GC0_C7_8, GR1_GC0_C4_4, GR4_GC0_C10_7, GR4_GC0_C7_5, GR1_GC0_C14_7, GR2_GC0_C11_6, GR4_GC0_C9_5, GR1_GC0_C10_7, GR1_GC0_C7_1);

--SB1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8] at UPCORE
SB1_MASTERHWDATA[8] = INPUT(GR1_GC0_C1_5, GR1_GC0_C5_8, GR11_GC0_C12_9, GR11_GC0_C12_1, GR19_GC0_C3_8, GR8_GC0_C1_4, GR2_GC0_C5_6, GR4_GC0_C4_5, GR3_GC0_C13_6, GR1_GC0_C6_6);

--SB1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9] at UPCORE
SB1_MASTERHWDATA[9] = INPUT(GR2_GC0_C3_4, GR11_GC0_C13_9, GR11_GC0_C13_5, GR11_GC0_C9_9, GR2_GC0_C4_6, GR12_GC0_C7_2, GR2_GC0_C5_5, GR4_GC0_C9_4, GR2_GC0_C5_7, GR2_GC0_C4_4);

--SB1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10] at UPCORE
SB1_MASTERHWDATA[10] = INPUT(GR2_GC0_C12_9, GR11_GC0_C13_1, GR11_GC0_C13_6, GR11_GC0_C9_6, GR2_GC0_C13_9, GR2_GC0_C15_7, GR12_GC0_C8_2, GR7_GC0_C15_6, GR2_GC0_C13_5, GR3_GC0_C12_7);

--SB1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11] at UPCORE
SB1_MASTERHWDATA[11] = INPUT(GR9_GC0_C10_4, GR3_GC0_C10_9, GR3_GC0_C3_1, GR0_GC0_C13_6, GR2_GC0_C4_8, GR7_GC0_C11_4, GR9_GC0_C15_2, GR10_GC0_C15_6, GR2_GC0_C13_4, GR3_GC0_C10_8);

--SB1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12] at UPCORE
SB1_MASTERHWDATA[12] = INPUT(GR0_GC0_C11_6, GR0_GC0_C11_8, GR11_GC0_C12_8, GR11_GC0_C12_3, GR2_GC0_C12_4, GR2_GC0_C7_2, GR12_GC0_C8_4, GR0_GC0_C7_4, GR2_GC0_C13_7, GR2_GC0_C13_8);

--SB1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13] at UPCORE
SB1_MASTERHWDATA[13] = INPUT(GR9_GC0_C0_2, GR1_GC0_C5_7, GR1_GC0_C7_2, GR1_GC0_C5_4, GR9_GC0_C1_6, GR6_GC0_C12_4, GR9_GC0_C9_2, GR10_GC0_C4_7, GR4_GC0_C0_4, GR3_GC0_C10_6);

--SB1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14] at UPCORE
SB1_MASTERHWDATA[14] = INPUT(GR0_GC0_C11_7, GR11_GC0_C1_8, GR11_GC0_C3_2, GR11_GC0_C7_9, GR2_GC0_C1_2, GR3_GC0_C12_2, GR6_GC0_C7_9, GR0_GC0_C4_5, GR11_GC0_C3_3, GR11_GC0_C3_1);

--SB1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15] at UPCORE
SB1_MASTERHWDATA[15] = INPUT(GR9_GC0_C7_9, GR4_GC0_C0_2, GR4_GC0_C2_0, GR4_GC0_C2_8, GR9_GC0_C1_7, GR4_GC0_C3_8, GR4_GC0_C2_6, GR4_GC0_C2_5, GR9_GC0_C6_5, GR10_GC0_C12_7);

--SB1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16] at UPCORE
SB1_MASTERHWDATA[16] = INPUT(GR6_GC0_C12_6, GR6_GC0_C10_4, GR6_GC0_C14_5, GR8_GC0_C9_9, GR3_GC0_C1_1, GR3_GC0_C1_9);

--SB1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17] at UPCORE
SB1_MASTERHWDATA[17] = INPUT(GR8_GC0_C8_7, GR8_GC0_C8_0, GR8_GC0_C11_4, GR8_GC0_C9_6, GR3_GC0_C1_3, GR8_GC0_C14_1);

--SB1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18] at UPCORE
SB1_MASTERHWDATA[18] = INPUT(GR0_GC0_C12_6, GR0_GC0_C8_3, GR8_GC0_C1_2, GR8_GC0_C9_8, GR8_GC0_C0_5, GR8_GC0_C13_4);

--SB1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19] at UPCORE
SB1_MASTERHWDATA[19] = INPUT(GR6_GC0_C12_7, GR6_GC0_C0_4, GR6_GC0_C2_5, GR6_GC0_C14_3, GR6_GC0_C12_1, GR6_GC0_C0_5);

--SB1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20] at UPCORE
SB1_MASTERHWDATA[20] = INPUT(GR6_GC0_C12_8, GR6_GC0_C0_7, GR6_GC0_C14_7, GR6_GC0_C14_0, GR6_GC0_C12_3, GR6_GC0_C0_8);

--SB1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21] at UPCORE
SB1_MASTERHWDATA[21] = INPUT(GR6_GC0_C12_5, GR6_GC0_C0_1, GR6_GC0_C2_1, GR6_GC0_C14_9, GR6_GC0_C12_2, GR6_GC0_C0_6);

--SB1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22] at UPCORE
SB1_MASTERHWDATA[22] = INPUT(GR6_GC0_C13_6, GR6_GC0_C0_2, GR6_GC0_C14_8, GR6_GC0_C14_2, GR6_GC0_C13_4, GR6_GC0_C0_3);

--SB1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23] at UPCORE
SB1_MASTERHWDATA[23] = INPUT(GR6_GC0_C13_5, GR6_GC0_C10_1, GR6_GC0_C15_4, GR6_GC0_C15_9, GR6_GC0_C4_5, GR0_GC0_C13_8);

--SB1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24] at UPCORE
SB1_MASTERHWDATA[24] = INPUT(GR0_GC0_C9_6, GR0_GC0_C11_4, GR0_GC0_C10_2, GR0_GC0_C0_8, GR0_GC0_C14_2, GR0_GC0_C9_5);

--SB1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25] at UPCORE
SB1_MASTERHWDATA[25] = INPUT(GR6_GC0_C13_3, GR6_GC0_C10_8, GR6_GC0_C15_6, GR6_GC0_C14_4, GR6_GC0_C13_8, GR3_GC0_C1_2);

--SB1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26] at UPCORE
SB1_MASTERHWDATA[26] = INPUT(GR3_GC0_C8_5, GR0_GC0_C5_6, GR0_GC0_C10_8, GR1_GC0_C1_4, GR1_GC0_C1_2, GR0_GC0_C5_5);

--SB1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27] at UPCORE
SB1_MASTERHWDATA[27] = INPUT(GR0_GC0_C11_3, GR0_GC0_C10_5, GR0_GC0_C9_2, GR0_GC0_C0_7, GR0_GC0_C14_8, GR0_GC0_C5_4);

--SB1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28] at UPCORE
SB1_MASTERHWDATA[28] = INPUT(GR0_GC0_C11_5, GR0_GC0_C12_2, GR0_GC0_C13_2, GR0_GC0_C14_5, GR0_GC0_C14_4, GR0_GC0_C5_2);

--SB1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29] at UPCORE
SB1_MASTERHWDATA[29] = INPUT(GR0_GC0_C9_4, GR0_GC0_C11_9, GR0_GC0_C8_5, GR0_GC0_C3_4, GR0_GC0_C3_2, GR0_GC0_C9_8);

--SB1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30] at UPCORE
SB1_MASTERHWDATA[30] = INPUT(GR8_GC0_C1_6, GR8_GC0_C1_5, GR8_GC0_C8_2, GR8_GC0_C0_2, GR8_GC0_C0_4, GR8_GC0_C13_2);

--SB1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31] at UPCORE
SB1_MASTERHWDATA[31] = INPUT(GR0_GC0_C11_2, GR0_GC0_C5_9, GR0_GC0_C13_4, GR0_GC0_C3_9, GR0_GC0_C3_8, GR0_GC0_C12_3);

--SB1L232 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0 at UPCORE
SB1L232 = INPUT(GC1_C8_0);

--SB1L332 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1 at UPCORE
SB1L332 = INPUT(GC1_C13_1);

--SB1L432 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2 at UPCORE
SB1L432 = INPUT(GC0_C12_0);

--SB1L532 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3 at UPCORE
SB1L532 = INPUT(GC0_C11_1);

--SB1L571 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0 at UPCORE
SB1L571 = INPUT(GC0_C7_1);

--SB1L671 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1 at UPCORE
SB1L671 = INPUT(GC0_C7_0);

--SB1L771 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2 at UPCORE
SB1L771 = INPUT(GC0_C6_1);

--SB1L871 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3 at UPCORE
SB1L871 = INPUT(GC0_C6_0);

--SB1L971 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4 at UPCORE
SB1L971 = INPUT(GC0_C5_1);

--SB1L081 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5 at UPCORE
SB1L081 = INPUT(GC0_C5_0);

--SB1L181 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6 at UPCORE
SB1L181 = INPUT(GC0_C4_1);

--SB1L281 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7 at UPCORE
SB1L281 = INPUT(GC0_C4_0);

--SB1L381 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8 at UPCORE
SB1L381 = INPUT(GC0_C3_1);

--SB1L481 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9 at UPCORE
SB1L481 = INPUT(GC0_C3_0);

--SB1L581 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10 at UPCORE
SB1L581 = INPUT(GC0_C2_1);

--SB1L681 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11 at UPCORE
SB1L681 = INPUT(GC0_C2_0);

--SB1L781 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12 at UPCORE
SB1L781 = INPUT(GC0_C1_1);

--SB1L881 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13 at UPCORE
SB1L881 = INPUT(GC0_C1_0);

--SB1L981 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14 at UPCORE
SB1L981 = INPUT(GC0_C0_1);

--SB1L891 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0 at UPCORE
SB1L891 = INPUT(GC0_C9_1);

--SB1L991 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1 at UPCORE
SB1L991 = INPUT(GC0_C9_0);

--SB1L042 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0 at UPCORE
SB1L042 = INPUT(GC1_C3_0);

--SB1L142 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1 at UPCORE
SB1L142 = INPUT(GC1_C3_1);

--SB1L242 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2 at UPCORE
SB1L242 = INPUT(GC1_C4_0);

--SB1L342 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3 at UPCORE
SB1L342 = INPUT(GC1_C4_1);

--SB1L442 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4 at UPCORE
SB1L442 = INPUT(GC1_C5_0);

--SB1L542 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5 at UPCORE
SB1L542 = INPUT(GC1_C5_1);

--SB1L642 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6 at UPCORE
SB1L642 = INPUT(GC1_C6_1);

--SB1L742 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7 at UPCORE
SB1L742 = INPUT(GC1_C7_0);

--SB1L842 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8 at UPCORE
SB1L842 = INPUT(GC1_C8_1);

--SB1L942 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9 at UPCORE
SB1L942 = INPUT(GC1_C9_0);

--SB1L052 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10 at UPCORE
SB1L052 = INPUT(GC1_C9_1);

--SB1L152 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11 at UPCORE
SB1L152 = INPUT(GC1_C10_0);

--SB1L252 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12 at UPCORE
SB1L252 = INPUT(GC1_C10_1);

--SB1L352 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13 at UPCORE
SB1L352 = INPUT(GC1_C11_0);

--SB1L452 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14 at UPCORE
SB1L452 = INPUT(GC1_C11_1);

--SB1L552 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15 at UPCORE
SB1L552 = INPUT(GC1_C12_1);

--SB1L652 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16 at UPCORE
SB1L652 = INPUT(GC1_C14_0);

--SB1L752 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17 at UPCORE
SB1L752 = INPUT(GC1_C14_1);

--SB1L852 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18 at UPCORE
SB1L852 = INPUT(GC1_C15_0);

--SB1L952 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19 at UPCORE
SB1L952 = INPUT(GC0_C15_0);

--SB1L062 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20 at UPCORE
SB1L062 = INPUT(GC0_C14_1);

--SB1L162 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21 at UPCORE
SB1L162 = INPUT(GC0_C14_0);

--SB1L262 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22 at UPCORE
SB1L262 = INPUT(GC0_C13_1);

--SB1L362 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23 at UPCORE
SB1L362 = INPUT(GC0_C13_0);

--SB1L462 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24 at UPCORE
SB1L462 = INPUT(30);

--SB1L562 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25 at UPCORE
SB1L562 = INPUT(29);

--SB1L662 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26 at UPCORE
SB1L662 = INPUT(28);

--SB1L762 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27 at UPCORE
SB1L762 = INPUT(27);

--SB1L862 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28 at UPCORE
SB1L862 = INPUT(26);

--SB1L962 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29 at UPCORE
SB1L962 = INPUT(25);

--SB1L072 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30 at UPCORE
SB1L072 = INPUT(24);

--SB1L172 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31 at UPCORE
SB1L172 = INPUT(23);

--SB1L872 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0 at UPCORE
SB1L872 = INPUT(GC1_C7_1);

--SB1L972 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1 at UPCORE
SB1L972 = INPUT(GC1_C13_0);

--SB1L082 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2 at UPCORE
SB1L082 = INPUT(GC0_C12_1);

--SB1L182 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3 at UPCORE
SB1L182 = INPUT(22);

--SB1L632 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0 at UPCORE
SB1L632 = INPUT(GC1_C3_0, GC1_C3_1, GC1_C4_0, GC1_C4_1, GC1_C5_0, GC1_C5_1, GC1_C6_1, GC1_C7_0);

--SB1L732 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1 at UPCORE
SB1L732 = INPUT(GC1_C8_1, GC1_C9_0, GC1_C9_1, GC1_C10_0, GC1_C10_1, GC1_C11_0, GC1_C11_1, GC1_C12_1);

--SB1L832 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2 at UPCORE
SB1L832 = INPUT(GC1_C14_0, GC1_C14_1, GC1_C15_0, GC0_C15_0, GC0_C14_1, GC0_C14_0, GC0_C13_1, GC0_C13_0);

--SB1L932 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3 at UPCORE
SB1L932 = INPUT(30, 29, 28, 27, 26, 25, 24, 23);

--SB1L55 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0 at UPCORE
SB1L55 = INPUT(GC2_C9_1);

--SB1L65 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1 at UPCORE
SB1L65 = INPUT(GC2_C9_0);

--SB1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2 at UPCORE
SB1L75 = INPUT(GC2_C8_1);

--SB1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3 at UPCORE
SB1L85 = INPUT(GC2_C8_0);

--SB1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4 at UPCORE
SB1L95 = INPUT(GC2_C7_1);

--SB1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5 at UPCORE
SB1L06 = INPUT(GC2_C7_0);

--SB1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6 at UPCORE
SB1L16 = INPUT(GC2_C6_1);

--SB1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7 at UPCORE
SB1L26 = INPUT(GC2_C6_0);

--SB1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8 at UPCORE
SB1L36 = INPUT(GC2_C5_1);

--SB1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9 at UPCORE
SB1L46 = INPUT(GC2_C5_0);

--SB1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10 at UPCORE
SB1L56 = INPUT(GC2_C4_1);

--SB1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11 at UPCORE
SB1L66 = INPUT(GC2_C4_0);

--SB1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12 at UPCORE
SB1L76 = INPUT(GC2_C3_1);

--SB1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13 at UPCORE
SB1L86 = INPUT(GC2_C3_0);

--SB1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14 at UPCORE
SB1L96 = INPUT(GC2_C2_1);

--SB1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15 at UPCORE
SB1L07 = INPUT(GC2_C2_0);

--SB1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0 at UPCORE
SB1L92 = INPUT(GC3_C4_1);

--SB1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1 at UPCORE
SB1L03 = INPUT(GC3_C5_0);

--SB1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0 at UPCORE
SB1L33 = INPUT(GC3_C6_1);

--SB1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1 at UPCORE
SB1L43 = INPUT(GC3_C7_0);

--SB1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2 at UPCORE
SB1L53 = INPUT(GC3_C7_1);

--SB1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3 at UPCORE
SB1L63 = INPUT(GC3_C8_0);

--SB1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0 at UPCORE
SB1L4 = INPUT(GC3_C10_0);

--SB1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1 at UPCORE
SB1L5 = INPUT(GC3_C10_1);

--SB1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2 at UPCORE
SB1L6 = INPUT(GC3_C11_0);

--SB1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3 at UPCORE
SB1L7 = INPUT(GC3_C11_1);

--SB1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4 at UPCORE
SB1L8 = INPUT(GC3_C12_0);

--SB1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5 at UPCORE
SB1L9 = INPUT(GC3_C12_1);

--SB1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6 at UPCORE
SB1L01 = INPUT(GC3_C13_0);

--SB1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7 at UPCORE
SB1L11 = INPUT(GC3_C13_1);

--SB1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8 at UPCORE
SB1L21 = INPUT(GC3_C14_0);

--SB1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9 at UPCORE
SB1L31 = INPUT(GC3_C14_1);

--SB1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10 at UPCORE
SB1L41 = INPUT(GC3_C15_0);

--SB1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11 at UPCORE
SB1L51 = INPUT(GC2_C15_0);

--SB1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12 at UPCORE
SB1L61 = INPUT(GC2_C14_1);

--SB1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13 at UPCORE
SB1L71 = INPUT(GC2_C14_0);

--SB1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14 at UPCORE
SB1L81 = INPUT(GC2_C13_1);

--SB1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15 at UPCORE
SB1L91 = INPUT(GC2_C13_0);

--SB1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16 at UPCORE
SB1L02 = INPUT(GC2_C12_1);

--SB1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17 at UPCORE
SB1L12 = INPUT(GC2_C12_0);

--SB1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18 at UPCORE
SB1L22 = INPUT(GC2_C11_1);

--SB1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19 at UPCORE
SB1L32 = INPUT(GC2_C11_0);

--SB1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20 at UPCORE
SB1L42 = INPUT(GC2_C10_1);

--SB1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21 at UPCORE
SB1L52 = INPUT(GC2_C10_0);

--SB1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22 at UPCORE
SB1L62 = INPUT(34);

--SB1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23 at UPCORE
SB1L72 = INPUT(33);

--SB1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24 at UPCORE
SB1L82 = INPUT(32);


--E1L65Q is com_dac_tx:com_DAC_TX_inst|COM_TX_SLEEP~reg0 at LC3_1_T1
--operation mode is normal

E1L65Q_lut_out = VCC;
E1L65Q = DFFE(E1L65Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--E1L55Q is com_dac_tx:com_DAC_TX_inst|COM_DB[13]~reg0 at LC5_5_Q4
--operation mode is normal

E1L55Q_lut_out = AB1_command_1_local[0] & E1L27 # !AB1_command_1_local[0] & (E1L97 # E1L901Q);
E1L55Q = DFFE(E1L55Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--E1L45Q is com_dac_tx:com_DAC_TX_inst|COM_DB[12]~reg0 at LC10_6_Q4
--operation mode is normal

E1L45Q_lut_out = AB1_command_1_local[0] & E1L16 # !AB1_command_1_local[0] & !E1L87 & AB1_command_1_local[1];
E1L45Q = DFFE(E1L45Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--E1L35Q is com_dac_tx:com_DAC_TX_inst|COM_DB[11]~reg0 at LC5_6_Q4
--operation mode is normal

E1L35Q_lut_out = AB1_command_1_local[0] & E1L26 # !AB1_command_1_local[0] & !E1L87 & AB1_command_1_local[1];
E1L35Q = DFFE(E1L35Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--E1L25Q is com_dac_tx:com_DAC_TX_inst|COM_DB[10]~reg0 at LC8_6_Q4
--operation mode is normal

E1L25Q_lut_out = AB1_command_1_local[0] & E1L36 # !AB1_command_1_local[0] & !E1L87 & AB1_command_1_local[1];
E1L25Q = DFFE(E1L25Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--E1L15Q is com_dac_tx:com_DAC_TX_inst|COM_DB[9]~reg0 at LC5_9_Q4
--operation mode is normal

E1L15Q_lut_out = AB1_command_1_local[0] & E1L46 # !AB1_command_1_local[0] & !E1L87 & AB1_command_1_local[1];
E1L15Q = DFFE(E1L15Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--E1L05Q is com_dac_tx:com_DAC_TX_inst|COM_DB[8]~reg0 at LC1_9_Q4
--operation mode is normal

E1L05Q_lut_out = AB1_command_1_local[0] & E1L56 # !AB1_command_1_local[0] & !E1L87 & AB1_command_1_local[1];
E1L05Q = DFFE(E1L05Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--E1L94Q is com_dac_tx:com_DAC_TX_inst|COM_DB[7]~reg0 at LC7_9_Q4
--operation mode is normal

E1L94Q_lut_out = AB1_command_1_local[0] & E1L66 # !AB1_command_1_local[0] & !E1L87 & AB1_command_1_local[1];
E1L94Q = DFFE(E1L94Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--E1L84Q is com_dac_tx:com_DAC_TX_inst|COM_DB[6]~reg0 at LC7_5_Q4
--operation mode is normal

E1L84Q_lut_out = AB1_command_1_local[0] & E1L76 # !AB1_command_1_local[0] & !E1L901Q & AB1_command_1_local[1];
E1L84Q = DFFE(E1L84Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--X1L66Q is rs486:inst_rs486|HDV_RxENA~reg0 at LC3_7_C1
--operation mode is normal

X1L66Q_lut_out = AB1_command_1_local[9];
X1L66Q = DFFE(X1L66Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , !AB1_command_1_local[11]);


--X1L76Q is rs486:inst_rs486|HDV_TxENA~reg0 at LC5_7_C1
--operation mode is normal

X1L76Q_lut_out = AB1_command_1_local[11] & !X1L68Q # !AB1_command_1_local[11] & AB1_command_1_local[10];
X1L76Q = DFFE(X1L76Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--X1L56Q is rs486:inst_rs486|HDV_IN~reg0 at LC10_6_H4
--operation mode is normal

X1L56Q_lut_out = AB1_command_1_local[11] & (X1L86 # X1L96) # !AB1_command_1_local[11] & AB1_command_1_local[8];
X1L56Q = DFFE(X1L56Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--FB1L2 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig~COMB at LC6_4_H1
--operation mode is normal

FB1L2 = FB1_launch_mode[0] # FB1_launch_mode[1] & FB1_discFF;


--DB1L171Q is atwd:atwd0|atwd_control:inst_atwd_control|OutputEnable~reg0 at LC3_7_V1
--operation mode is normal

DB1L171Q_lut_out = DB1L162Q # DB1_reduce_or_168 & DB1L171Q;
DB1L171Q = DFFE(DB1L171Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L531Q is atwd:atwd0|atwd_control:inst_atwd_control|CounterClock~reg0 at LC5_10_Z1
--operation mode is normal

DB1L531Q_lut_out = DB1_counterclk_high # !DB1_counterclk_low & !DB1_cclk;
DB1L531Q = DFFE(DB1L531Q_lut_out, GLOBAL(MB2_outclock1), !GLOBAL(W1L4Q), , );


--EB1L371Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ShiftClock~reg0 at LC1_14_H1
--operation mode is normal

EB1L371Q_lut_out = EB1L671Q # EB1L371Q & (EB1L771Q # !EB1L051);
EB1L371Q = DFFE(EB1L371Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L271Q is atwd:atwd0|atwd_control:inst_atwd_control|RampSet~reg0 at LC7_14_V1
--operation mode is normal

DB1L271Q_lut_out = DB1L271Q & (!DB1L891 # !DB1L791) # !DB1L512;
DB1L271Q = DFFE(DB1L271Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_channel[1] is atwd:atwd0|atwd_control:inst_atwd_control|channel[1] at LC8_6_V1
--operation mode is normal

DB1_channel[1]_lut_out = DB1L812 # DB1_channel[1] & (DB1L362Q # !DB1L102);
DB1_channel[1] = DFFE(DB1_channel[1]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_channel[0] is atwd:atwd0|atwd_control:inst_atwd_control|channel[0] at LC7_6_V1
--operation mode is normal

DB1_channel[0]_lut_out = DB1_channel[0] & (DB1L362Q # !DB1L102) # !DB1_channel[0] & DB1L852Q;
DB1_channel[0] = DFFE(DB1_channel[0]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L371Q is atwd:atwd0|atwd_control:inst_atwd_control|ReadWrite~reg0 at LC6_8_V1
--operation mode is normal

DB1L371Q_lut_out = DB1L462Q # DB1L371Q & (DB1L262Q # DB1L312);
DB1L371Q = DFFE(DB1L371Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L721Q is atwd:atwd0|atwd_control:inst_atwd_control|AnalogReset~reg0 at LC3_14_V1
--operation mode is normal

DB1L721Q_lut_out = DB1L712 # DB1L721Q & (DB1L612 # !DB1L691);
DB1L721Q = DFFE(DB1L721Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L631Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalReset~reg0 at LC5_4_V1
--operation mode is normal

DB1L631Q_lut_out = DB1L631Q & (DB1L212 # !DB1L002) # !DB1L702;
DB1L631Q = DFFE(DB1L631Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L731Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalSet~reg0 at LC8_15_V1
--operation mode is normal

DB1L731Q_lut_out = DB1L731Q & (DB1L552Q # !DB1L891) # !DB1L002;
DB1L731Q = DFFE(DB1L731Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--FB2L2 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig~COMB at LC9_2_H1
--operation mode is normal

FB2L2 = FB2_launch_mode[0] # FB2_launch_mode[1] & FB2_discFF;


--DB2L171Q is atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable~reg0 at LC6_12_T1
--operation mode is normal

DB2L171Q_lut_out = DB2L952Q # DB2L171Q & DB2_reduce_or_168;
DB2L171Q = DFFE(DB2L171Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L531Q is atwd:atwd1|atwd_control:inst_atwd_control|CounterClock~reg0 at LC5_7_T1
--operation mode is normal

DB2L531Q_lut_out = DB2_counterclk_high # !DB2_counterclk_low & !DB2_cclk;
DB2L531Q = DFFE(DB2L531Q_lut_out, GLOBAL(MB2_outclock1), !GLOBAL(W1L4Q), , );


--EB2L371Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ShiftClock~reg0 at LC3_10_W1
--operation mode is normal

EB2L371Q_lut_out = EB2L671Q # EB2L371Q & (EB2L771Q # !EB2L051);
EB2L371Q = DFFE(EB2L371Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L271Q is atwd:atwd1|atwd_control:inst_atwd_control|RampSet~reg0 at LC5_12_T1
--operation mode is normal

DB2L271Q_lut_out = DB2L271Q & (!DB2L791 # !DB2L891) # !DB2L512;
DB2L271Q = DFFE(DB2L271Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_channel[1] is atwd:atwd1|atwd_control:inst_atwd_control|channel[1] at LC6_4_T1
--operation mode is normal

DB2_channel[1]_lut_out = DB2L812 # DB2_channel[1] & (DB2L162Q # !DB2L102);
DB2_channel[1] = DFFE(DB2_channel[1]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_channel[0] is atwd:atwd1|atwd_control:inst_atwd_control|channel[0] at LC7_4_T1
--operation mode is normal

DB2_channel[0]_lut_out = DB2_channel[0] & (DB2L162Q # !DB2L102) # !DB2_channel[0] & DB2L752Q;
DB2_channel[0] = DFFE(DB2_channel[0]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L371Q is atwd:atwd1|atwd_control:inst_atwd_control|ReadWrite~reg0 at LC8_10_T1
--operation mode is normal

DB2L371Q_lut_out = DB2L262Q # DB2L371Q & (DB2L312 # DB2L062Q);
DB2L371Q = DFFE(DB2L371Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L721Q is atwd:atwd1|atwd_control:inst_atwd_control|AnalogReset~reg0 at LC3_9_T1
--operation mode is normal

DB2L721Q_lut_out = DB2L712 # DB2L721Q & (DB2L612 # !DB2L691);
DB2L721Q = DFFE(DB2L721Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L631Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalReset~reg0 at LC3_11_T1
--operation mode is normal

DB2L631Q_lut_out = DB2L631Q & (DB2L212 # !DB2L002) # !DB2L702;
DB2L631Q = DFFE(DB2L631Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L731Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalSet~reg0 at LC7_11_T1
--operation mode is normal

DB2L731Q_lut_out = DB2L731Q & (DB2L452Q # !DB2L891) # !DB2L002;
DB2L731Q = DFFE(DB2L731Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--Q1L07Q is hit_counter:inst_hit_counter|MultiSPE_nl~reg0 at LC9_4_Z1
--operation mode is normal

Q1L07Q_lut_out = !Q1_MultiSPE1;
Q1L07Q = DFFE(Q1L07Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--Q1L09Q is hit_counter:inst_hit_counter|OneSPE_nl~reg0 at LC3_1_Y4
--operation mode is normal

Q1L09Q_lut_out = !Q1_OneSPE1;
Q1L09Q = DFFE(Q1L09Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--V1L43Q is r2r:inst_r2r|R2BUS[6]~reg0 at LC5_6_P3
--operation mode is normal

V1L43Q_lut_out = !V1_cnt[6];
V1L43Q = DFFE(V1L43Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--V1L33Q is r2r:inst_r2r|R2BUS[5]~reg0 at LC10_7_P3
--operation mode is normal

V1L33Q_lut_out = V1_cnt[5];
V1L33Q = DFFE(V1L33Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--V1L23Q is r2r:inst_r2r|R2BUS[4]~reg0 at LC5_4_P3
--operation mode is normal

V1L23Q_lut_out = V1_cnt[4];
V1L23Q = DFFE(V1L23Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--V1L13Q is r2r:inst_r2r|R2BUS[3]~reg0 at LC6_4_P3
--operation mode is normal

V1L13Q_lut_out = V1_cnt[3];
V1L13Q = DFFE(V1L13Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--V1L03Q is r2r:inst_r2r|R2BUS[2]~reg0 at LC6_7_P3
--operation mode is normal

V1L03Q_lut_out = V1_cnt[2];
V1L03Q = DFFE(V1L03Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--V1L92Q is r2r:inst_r2r|R2BUS[1]~reg0 at LC8_7_P3
--operation mode is normal

V1L92Q_lut_out = V1_cnt[1];
V1L92Q = DFFE(V1L92Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--V1L82Q is r2r:inst_r2r|R2BUS[0]~reg0 at LC5_7_P3
--operation mode is normal

V1L82Q_lut_out = V1_cnt[0];
V1L82Q = DFFE(V1L82Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--Y1L8Q is single_led:inst_single_led|SingleLED_TRIGGER~reg0 at LC7_4_B1
--operation mode is normal

Y1L8Q_lut_out = Y1_LEDdelay[3];
Y1L8Q = DFFE(Y1L8Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24] at LC7_10_A1
--operation mode is normal

AB1_command_2_local[24]_lut_out = SB1_MASTERHWDATA[24];
AB1_command_2_local[24] = DFFE(AB1_command_2_local[24]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26] at LC6_9_D1
--operation mode is normal

AB1_command_2_local[26]_lut_out = SB1_MASTERHWDATA[26];
AB1_command_2_local[26] = DFFE(AB1_command_2_local[26]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--B1L3Q is ahb_slave:ahb_slave_inst|masterhready~reg0 at LC6_4_J1
--operation mode is normal

B1L3Q_lut_out = !B1L65Q & !B1L83 & !B1L93 & !B1L73;
B1L3Q = DFFE(B1L3Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--RB1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|dp_feedback_sum~0 at LC3_14_A3
--operation mode is normal

RB1L1 = TB1_portadataout[0] & TB2_portadataout[0];


--G1L1Q is ahb_master:inst_ahb_master|slavehwdata[0]~reg0 at LC9_8_U2
--operation mode is normal

G1L1Q_lut_out = S1L311Q;
G1L1Q = DFFE(G1L1Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L2Q is ahb_master:inst_ahb_master|slavehwdata[1]~reg0 at LC4_8_U2
--operation mode is normal

G1L2Q_lut_out = S1L411Q;
G1L2Q = DFFE(G1L2Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L3Q is ahb_master:inst_ahb_master|slavehwdata[2]~reg0 at LC3_2_U2
--operation mode is normal

G1L3Q_lut_out = S1L511Q;
G1L3Q = DFFE(G1L3Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L4Q is ahb_master:inst_ahb_master|slavehwdata[3]~reg0 at LC4_6_U2
--operation mode is normal

G1L4Q_lut_out = S1L611Q;
G1L4Q = DFFE(G1L4Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L5Q is ahb_master:inst_ahb_master|slavehwdata[4]~reg0 at LC9_5_U2
--operation mode is normal

G1L5Q_lut_out = S1L711Q;
G1L5Q = DFFE(G1L5Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L6Q is ahb_master:inst_ahb_master|slavehwdata[5]~reg0 at LC2_6_U2
--operation mode is normal

G1L6Q_lut_out = S1L811Q;
G1L6Q = DFFE(G1L6Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L7Q is ahb_master:inst_ahb_master|slavehwdata[6]~reg0 at LC7_2_U2
--operation mode is normal

G1L7Q_lut_out = S1L911Q;
G1L7Q = DFFE(G1L7Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L8Q is ahb_master:inst_ahb_master|slavehwdata[7]~reg0 at LC4_15_U2
--operation mode is normal

G1L8Q_lut_out = S1L021Q;
G1L8Q = DFFE(G1L8Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L9Q is ahb_master:inst_ahb_master|slavehwdata[8]~reg0 at LC5_5_U2
--operation mode is normal

G1L9Q_lut_out = S1L121Q;
G1L9Q = DFFE(G1L9Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L01Q is ahb_master:inst_ahb_master|slavehwdata[9]~reg0 at LC7_5_U2
--operation mode is normal

G1L01Q_lut_out = S1L221Q;
G1L01Q = DFFE(G1L01Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L11Q is ahb_master:inst_ahb_master|slavehwdata[10]~reg0 at LC6_2_U2
--operation mode is normal

G1L11Q_lut_out = S1L321Q;
G1L11Q = DFFE(G1L11Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L21Q is ahb_master:inst_ahb_master|slavehwdata[11]~reg0 at LC3_10_U2
--operation mode is normal

G1L21Q_lut_out = S1L421Q;
G1L21Q = DFFE(G1L21Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L31Q is ahb_master:inst_ahb_master|slavehwdata[12]~reg0 at LC6_1_U2
--operation mode is normal

G1L31Q_lut_out = S1L521Q;
G1L31Q = DFFE(G1L31Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L41Q is ahb_master:inst_ahb_master|slavehwdata[13]~reg0 at LC1_15_U2
--operation mode is normal

G1L41Q_lut_out = S1L621Q;
G1L41Q = DFFE(G1L41Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L51Q is ahb_master:inst_ahb_master|slavehwdata[14]~reg0 at LC3_4_Q2
--operation mode is normal

G1L51Q_lut_out = S1L721Q;
G1L51Q = DFFE(G1L51Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L61Q is ahb_master:inst_ahb_master|slavehwdata[15]~reg0 at LC3_4_V2
--operation mode is normal

G1L61Q_lut_out = S1L821Q;
G1L61Q = DFFE(G1L61Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L71Q is ahb_master:inst_ahb_master|slavehwdata[16]~reg0 at LC9_2_U2
--operation mode is normal

G1L71Q_lut_out = S1L921Q;
G1L71Q = DFFE(G1L71Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L81Q is ahb_master:inst_ahb_master|slavehwdata[17]~reg0 at LC10_15_U2
--operation mode is normal

G1L81Q_lut_out = S1L031Q;
G1L81Q = DFFE(G1L81Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L91Q is ahb_master:inst_ahb_master|slavehwdata[18]~reg0 at LC5_1_U2
--operation mode is normal

G1L91Q_lut_out = S1L131Q;
G1L91Q = DFFE(G1L91Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L02Q is ahb_master:inst_ahb_master|slavehwdata[19]~reg0 at LC9_15_U2
--operation mode is normal

G1L02Q_lut_out = S1L231Q;
G1L02Q = DFFE(G1L02Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L12Q is ahb_master:inst_ahb_master|slavehwdata[20]~reg0 at LC5_8_A2
--operation mode is normal

G1L12Q_lut_out = S1L331Q;
G1L12Q = DFFE(G1L12Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L22Q is ahb_master:inst_ahb_master|slavehwdata[21]~reg0 at LC7_16_U2
--operation mode is normal

G1L22Q_lut_out = S1L431Q;
G1L22Q = DFFE(G1L22Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L32Q is ahb_master:inst_ahb_master|slavehwdata[22]~reg0 at LC5_6_U2
--operation mode is normal

G1L32Q_lut_out = S1L531Q;
G1L32Q = DFFE(G1L32Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L42Q is ahb_master:inst_ahb_master|slavehwdata[23]~reg0 at LC5_15_U2
--operation mode is normal

G1L42Q_lut_out = S1L631Q;
G1L42Q = DFFE(G1L42Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L52Q is ahb_master:inst_ahb_master|slavehwdata[24]~reg0 at LC8_6_U2
--operation mode is normal

G1L52Q_lut_out = S1L731Q;
G1L52Q = DFFE(G1L52Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L62Q is ahb_master:inst_ahb_master|slavehwdata[25]~reg0 at LC4_10_U2
--operation mode is normal

G1L62Q_lut_out = S1L831Q;
G1L62Q = DFFE(G1L62Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L72Q is ahb_master:inst_ahb_master|slavehwdata[26]~reg0 at LC9_6_U2
--operation mode is normal

G1L72Q_lut_out = S1L931Q;
G1L72Q = DFFE(G1L72Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L82Q is ahb_master:inst_ahb_master|slavehwdata[27]~reg0 at LC7_1_U2
--operation mode is normal

G1L82Q_lut_out = S1L041Q;
G1L82Q = DFFE(G1L82Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L92Q is ahb_master:inst_ahb_master|slavehwdata[28]~reg0 at LC8_16_U2
--operation mode is normal

G1L92Q_lut_out = S1L141Q;
G1L92Q = DFFE(G1L92Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L03Q is ahb_master:inst_ahb_master|slavehwdata[29]~reg0 at LC8_8_U2
--operation mode is normal

G1L03Q_lut_out = S1L241Q;
G1L03Q = DFFE(G1L03Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L13Q is ahb_master:inst_ahb_master|slavehwdata[30]~reg0 at LC10_8_U2
--operation mode is normal

G1L13Q_lut_out = S1L341Q;
G1L13Q = DFFE(G1L13Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--G1L23Q is ahb_master:inst_ahb_master|slavehwdata[31]~reg0 at LC5_8_U2
--operation mode is normal

G1L23Q_lut_out = S1L441Q;
G1L23Q = DFFE(G1L23Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L544Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0 at LC10_1_H1
--operation mode is normal

AB1L544Q_lut_out = A1L242 # A1L562 # AB1L512 & AB1L444;
AB1L544Q = DFFE(AB1L544Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L644Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0 at LC5_3_J1
--operation mode is normal

AB1L644Q_lut_out = A1L342 # A1L762 # AB1L512 & AB1L244;
AB1L644Q = DFFE(AB1L644Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L744Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0 at LC4_1_F1
--operation mode is normal

AB1L744Q_lut_out = A1L442 # A1L172 # AB1L044 & AB1L512;
AB1L744Q = DFFE(AB1L744Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L844Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0 at LC3_13_M1
--operation mode is normal

AB1L844Q_lut_out = A1L542 # A1L372 # AB1L512 & AB1L834;
AB1L844Q = DFFE(AB1L844Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L944Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0 at LC3_2_M1
--operation mode is normal

AB1L944Q_lut_out = A1L472 # A1L642 # AB1L512 & AB1L634;
AB1L944Q = DFFE(AB1L944Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L054Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0 at LC5_14_B1
--operation mode is normal

AB1L054Q_lut_out = A1L742 # A1L672 # AB1L512 & AB1L434;
AB1L054Q = DFFE(AB1L054Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L154Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0 at LC4_12_J1
--operation mode is normal

AB1L154Q_lut_out = A1L772 # A1L842 # AB1L512 & AB1L234;
AB1L154Q = DFFE(AB1L154Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L254Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0 at LC7_15_B1
--operation mode is normal

AB1L254Q_lut_out = A1L972 # A1L942 # AB1L512 & AB1L034;
AB1L254Q = DFFE(AB1L254Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L354Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0 at LC4_8_B1
--operation mode is normal

AB1L354Q_lut_out = A1L182 # A1L052 # AB1L512 & AB1L824;
AB1L354Q = DFFE(AB1L354Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L454Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0 at LC5_16_F1
--operation mode is normal

AB1L454Q_lut_out = A1L152 # A1L482 # AB1L512 & AB1L624;
AB1L454Q = DFFE(AB1L454Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L554Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0 at LC4_15_C1
--operation mode is normal

AB1L554Q_lut_out = A1L252 # A1L682 # AB1L512 & AB1L424;
AB1L554Q = DFFE(AB1L554Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L654Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0 at LC10_7_D1
--operation mode is normal

AB1L654Q_lut_out = A1L352 # A1L982 # AB1L512 & AB1L224;
AB1L654Q = DFFE(AB1L654Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L754Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0 at LC5_10_C1
--operation mode is normal

AB1L754Q_lut_out = A1L452 # A1L192 # AB1L024 & AB1L512;
AB1L754Q = DFFE(AB1L754Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L854Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0 at LC4_5_D1
--operation mode is normal

AB1L854Q_lut_out = A1L492 # A1L552 # AB1L512 & AB1L814;
AB1L854Q = DFFE(AB1L854Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L954Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0 at LC6_12_D1
--operation mode is normal

AB1L954Q_lut_out = A1L652 # A1L692 # AB1L512 & AB1L614;
AB1L954Q = DFFE(AB1L954Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L064Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0 at LC10_16_F1
--operation mode is normal

AB1L064Q_lut_out = A1L752 # A1L224 # AB1L512 & AB1L414;
AB1L064Q = DFFE(AB1L064Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L164Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0 at LC5_12_G1
--operation mode is normal

AB1L164Q_lut_out = AB1L012 & (AB1L122 # !B1L8Q & AB1L382);
AB1L164Q = DFFE(AB1L164Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L264Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0 at LC8_7_I1
--operation mode is normal

AB1L264Q_lut_out = AB1L012 & !B1L8Q & AB1L972;
AB1L264Q = DFFE(AB1L264Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L364Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0 at LC4_6_I1
--operation mode is normal

AB1L364Q_lut_out = !B1L8Q & AB1L012 & AB1L572;
AB1L364Q = DFFE(AB1L364Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L464Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0 at LC7_3_G1
--operation mode is normal

AB1L464Q_lut_out = AB1L012 & !B1L8Q & AB1L172;
AB1L464Q = DFFE(AB1L464Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L564Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0 at LC8_5_G1
--operation mode is normal

AB1L564Q_lut_out = AB1L012 & !B1L8Q & AB1L762;
AB1L564Q = DFFE(AB1L564Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L664Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0 at LC5_3_G1
--operation mode is normal

AB1L664Q_lut_out = AB1L012 & AB1L362 & !B1L8Q;
AB1L664Q = DFFE(AB1L664Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L764Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0 at LC4_7_G1
--operation mode is normal

AB1L764Q_lut_out = !B1L8Q & AB1L012 & AB1L952;
AB1L764Q = DFFE(AB1L764Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L864Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0 at LC9_3_G1
--operation mode is normal

AB1L864Q_lut_out = AB1L012 & !B1L8Q & AB1L552;
AB1L864Q = DFFE(AB1L864Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L964Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0 at LC5_1_A1
--operation mode is normal

AB1L964Q_lut_out = AB1L012 & (AB1L312 # !B1L8Q & AB1L152);
AB1L964Q = DFFE(AB1L964Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L074Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0 at LC6_8_G1
--operation mode is normal

AB1L074Q_lut_out = !B1L8Q & AB1L012 & AB1L742;
AB1L074Q = DFFE(AB1L074Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L174Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0 at LC7_7_A1
--operation mode is normal

AB1L174Q_lut_out = AB1L012 & !B1L8Q & AB1L342;
AB1L174Q = DFFE(AB1L174Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L274Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0 at LC6_7_A1
--operation mode is normal

AB1L274Q_lut_out = AB1L012 & !B1L8Q & AB1L932;
AB1L274Q = DFFE(AB1L274Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L374Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0 at LC7_1_A1
--operation mode is normal

AB1L374Q_lut_out = AB1L012 & (AB1L412 # !B1L8Q & AB1L532);
AB1L374Q = DFFE(AB1L374Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L474Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0 at LC2_8_A1
--operation mode is normal

AB1L474Q_lut_out = AB1L012 & !B1L8Q & AB1L132;
AB1L474Q = DFFE(AB1L474Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L574Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0 at LC5_7_I1
--operation mode is normal

AB1L574Q_lut_out = AB1L012 & !B1L8Q & AB1L722;
AB1L574Q = DFFE(AB1L574Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L674Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0 at LC2_2_A1
--operation mode is normal

AB1L674Q_lut_out = !B1L8Q & AB1L012 & AB1L322;
AB1L674Q = DFFE(AB1L674Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--W1L4Q is roc:inst_ROC|RST~reg0 at LC6_10_N2
--operation mode is normal

W1L4Q_lut_out = !W1L3Q;
W1L4Q = DFFE(W1L4Q_lut_out, GLOBAL(MB1_outclock0), , , );


--E1_up is com_dac_tx:com_DAC_TX_inst|up at LC1_7_Q4
--operation mode is normal

E1_up_lut_out = !E1_up;
E1_up = DFFE(E1_up_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , E1L411);


--E1_cnt[7] is com_dac_tx:com_DAC_TX_inst|cnt[7] at LC8_5_Q4
--operation mode is normal

E1_cnt[7]_lut_out = !E1L51 & AB1_command_1_local[0];
E1_cnt[7] = DFFE(E1_cnt[7]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , E1L06);


--E1_cnt[4] is com_dac_tx:com_DAC_TX_inst|cnt[4] at LC10_7_Q4
--operation mode is normal

E1_cnt[4]_lut_out = E1L9 & AB1_command_1_local[0];
E1_cnt[4] = DFFE(E1_cnt[4]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , E1L06);


--E1_cnt[5] is com_dac_tx:com_DAC_TX_inst|cnt[5] at LC9_7_Q4
--operation mode is normal

E1_cnt[5]_lut_out = E1L11 & AB1_command_1_local[0];
E1_cnt[5] = DFFE(E1_cnt[5]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , E1L06);


--E1_cnt[6] is com_dac_tx:com_DAC_TX_inst|cnt[6] at LC3_7_Q4
--operation mode is normal

E1_cnt[6]_lut_out = E1L31 & AB1_command_1_local[0];
E1_cnt[6] = DFFE(E1_cnt[6]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , E1L06);


--E1L58 is com_dac_tx:com_DAC_TX_inst|reduce_nor_14~23 at LC1_8_Q4
--operation mode is normal

E1L58 = E1_cnt[7] # !E1_cnt[5] # !E1_cnt[4] # !E1_cnt[6];


--E1_cnt[0] is com_dac_tx:com_DAC_TX_inst|cnt[0] at LC1_5_Q4
--operation mode is normal

E1_cnt[0]_lut_out = E1L1 & AB1_command_1_local[0];
E1_cnt[0] = DFFE(E1_cnt[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , E1L06);


--E1_cnt[1] is com_dac_tx:com_DAC_TX_inst|cnt[1] at LC2_9_Q4
--operation mode is normal

E1_cnt[1]_lut_out = AB1_command_1_local[0] & E1L3;
E1_cnt[1] = DFFE(E1_cnt[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , E1L06);


--E1_cnt[2] is com_dac_tx:com_DAC_TX_inst|cnt[2] at LC8_9_Q4
--operation mode is normal

E1_cnt[2]_lut_out = AB1_command_1_local[0] & E1L5;
E1_cnt[2] = DFFE(E1_cnt[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , E1L06);


--E1_cnt[3] is com_dac_tx:com_DAC_TX_inst|cnt[3] at LC3_9_Q4
--operation mode is normal

E1_cnt[3]_lut_out = AB1_command_1_local[0] & E1L7;
E1_cnt[3] = DFFE(E1_cnt[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , E1L06);


--E1L68 is com_dac_tx:com_DAC_TX_inst|reduce_nor_14~28 at LC2_8_Q4
--operation mode is normal

E1L68 = !E1_cnt[1] # !E1_cnt[0] # !E1_cnt[2] # !E1_cnt[3];


--E1L85 is com_dac_tx:com_DAC_TX_inst|i~218 at LC5_7_Q4
--operation mode is normal

E1L85 = E1_up & (E1L68 # E1L58);


--E1L78 is com_dac_tx:com_DAC_TX_inst|reduce_nor_25~23 at LC6_7_Q4
--operation mode is normal

E1L78 = E1_cnt[5] # E1_cnt[6] # E1_cnt[4] # !E1_cnt[7];


--E1L88 is com_dac_tx:com_DAC_TX_inst|reduce_nor_25~28 at LC9_9_Q4
--operation mode is normal

E1L88 = E1_cnt[2] # E1_cnt[0] # E1_cnt[1] # E1_cnt[3];


--E1L95 is com_dac_tx:com_DAC_TX_inst|i~219 at LC4_6_Q4
--operation mode is normal

E1L95 = !E1_up & (E1L78 # E1L88);


--E1L27 is com_dac_tx:com_DAC_TX_inst|i~586 at LC3_5_Q4
--operation mode is normal

E1L27 = E1L85 & E1L51 # !E1L85 & (E1L95 & E1L51 # !E1L95 & !E1_cnt[7]);


--E1L901Q is com_dac_tx:com_DAC_TX_inst|state~9 at LC5_2_Q4
--operation mode is normal

E1L901Q_lut_out = (E1L75 # E1L331 & (E1L69 # E1L79)) & CASCADE(E1L111);
E1L901Q = DFFE(E1L901Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--E1L011Q is com_dac_tx:com_DAC_TX_inst|state~10 at LC6_2_Q4
--operation mode is normal

E1L011Q_lut_out = E1L211 # !E1_reduce_nor_65 & !E1L801Q & E1L331;
E1L011Q = DFFE(E1L011Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--E1_normal is com_dac_tx:com_DAC_TX_inst|normal at LC3_6_Q4
--operation mode is normal

E1_normal_lut_out = !E1_normal;
E1_normal = DFFE(E1_normal_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , E1L38);


--E1L801Q is com_dac_tx:com_DAC_TX_inst|state~8 at LC6_1_Q4
--operation mode is normal

E1L801Q_lut_out = !E1L011Q & E1L801Q & !E1L901Q # !E1L37;
E1L801Q = DFFE(E1L801Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1] at LC7_12_E1
--operation mode is normal

AB1_command_1_local[1]_lut_out = SB1_MASTERHWDATA[1];
AB1_command_1_local[1] = DFFE(AB1_command_1_local[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--E1L97 is com_dac_tx:com_DAC_TX_inst|i~4080 at LC7_6_Q4
--operation mode is normal

E1L97 = E1_normal & !E1L801Q # !E1_normal & E1L011Q # !AB1_command_1_local[1];


--AB1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0] at LC8_12_E1
--operation mode is normal

AB1_command_1_local[0]_lut_out = SB1_MASTERHWDATA[0];
AB1_command_1_local[0] = DFFE(AB1_command_1_local[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--E1L16 is com_dac_tx:com_DAC_TX_inst|i~449 at LC7_7_Q4
--operation mode is normal

E1L16 = E1L85 & E1L31 # !E1L85 & (E1L95 & E1L31 # !E1L95 & E1_cnt[6]);


--E1L331 is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[10]~115 at LC2_3_Q4
--operation mode is normal

E1L331 = AB1_command_1_local[1] & !AB1_command_1_local[0];


--E1L87 is com_dac_tx:com_DAC_TX_inst|i~4063 at LC1_6_Q4
--operation mode is normal

E1L87 = E1L011Q & E1L801Q & E1_normal # !E1L011Q & (E1L801Q # !E1_normal);


--E1L26 is com_dac_tx:com_DAC_TX_inst|i~459 at LC2_7_Q4
--operation mode is normal

E1L26 = E1L95 & E1L11 # !E1L95 & (E1L85 & E1L11 # !E1L85 & E1_cnt[5]);


--E1L36 is com_dac_tx:com_DAC_TX_inst|i~469 at LC8_7_Q4
--operation mode is normal

E1L36 = E1L85 & E1L9 # !E1L85 & (E1L95 & E1L9 # !E1L95 & E1_cnt[4]);


--E1L46 is com_dac_tx:com_DAC_TX_inst|i~479 at LC4_9_Q4
--operation mode is normal

E1L46 = E1L85 & E1L7 # !E1L85 & (E1L95 & E1L7 # !E1L95 & E1_cnt[3]);


--E1L56 is com_dac_tx:com_DAC_TX_inst|i~489 at LC10_9_Q4
--operation mode is normal

E1L56 = E1L95 & E1L5 # !E1L95 & (E1L85 & E1L5 # !E1L85 & E1_cnt[2]);


--E1L66 is com_dac_tx:com_DAC_TX_inst|i~499 at LC6_9_Q4
--operation mode is normal

E1L66 = E1L95 & E1L3 # !E1L95 & (E1L85 & E1L3 # !E1L85 & E1_cnt[1]);


--E1L76 is com_dac_tx:com_DAC_TX_inst|i~509 at LC10_5_Q4
--operation mode is normal

E1L76 = E1L85 & E1L1 # !E1L85 & (E1L95 & E1L1 # !E1L95 & E1_cnt[0]);


--AB1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9] at LC5_4_C1
--operation mode is normal

AB1_command_1_local[9]_lut_out = SB1_MASTERHWDATA[9];
AB1_command_1_local[9] = DFFE(AB1_command_1_local[9]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11] at LC5_11_J1
--operation mode is normal

AB1_command_1_local[11]_lut_out = SB1_MASTERHWDATA[11];
AB1_command_1_local[11] = DFFE(AB1_command_1_local[11]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10] at LC10_13_C1
--operation mode is normal

AB1_command_1_local[10]_lut_out = SB1_MASTERHWDATA[10];
AB1_command_1_local[10] = DFFE(AB1_command_1_local[10]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--X1L68Q is rs486:inst_rs486|state~10 at LC3_10_H4
--operation mode is normal

X1L68Q_lut_out = AB1_command_1_local[11] & (X1_reduce_nor_3 & X1L58Q # !X1_reduce_nor_3 & X1L68Q) # !AB1_command_1_local[11] & X1L68Q;
X1L68Q = DFFE(X1L68Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8] at LC6_2_B1
--operation mode is normal

AB1_command_1_local[8]_lut_out = SB1_MASTERHWDATA[8];
AB1_command_1_local[8] = DFFE(AB1_command_1_local[8]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--X1_pulse is rs486:inst_rs486|pulse at LC6_6_H4
--operation mode is normal

X1_pulse_lut_out = !X1_pulse;
X1_pulse = DFFE(X1_pulse_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , X1L17);


--X1L48Q is rs486:inst_rs486|state~8 at LC2_6_H4
--operation mode is normal

X1L48Q_lut_out = !X1L17 & (X1L48Q # X1_reduce_nor_3 & AB1_command_1_local[11]);
X1L48Q = DFFE(X1L48Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--X1L96 is rs486:inst_rs486|i~188 at LC9_6_H4
--operation mode is normal

X1L96 = X1_pulse & (X1L56Q & X1L68Q # !X1L48Q) # !X1_pulse & X1L56Q & X1L68Q;


--X1L58Q is rs486:inst_rs486|state~9 at LC5_6_H4
--operation mode is normal

X1L58Q_lut_out = X1_reduce_nor_3 & (AB1_command_1_local[11] & !X1L48Q # !AB1_command_1_local[11] & X1L58Q) # !X1_reduce_nor_3 & X1L58Q;
X1L58Q = DFFE(X1L58Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--X1L86 is rs486:inst_rs486|i~102 at LC3_5_H4
--operation mode is normal

X1L86 = X1L58Q & !X1_pulse;


--FB1_launch_mode[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[0] at LC10_4_H1
--operation mode is normal

FB1_launch_mode[0]_lut_out = !DB1L902Q & (FB1L21 # FB1L71);
FB1_launch_mode[0] = DFFE(FB1_launch_mode[0]_lut_out, !GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--FB1_launch_mode[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1] at LC7_4_H1
--operation mode is normal

FB1_launch_mode[1]_lut_out = !DB1L902Q & (FB1L21 # FB1L71 # !FB1L11);
FB1_launch_mode[1] = DFFE(FB1_launch_mode[1]_lut_out, !GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--FB1_discFF is atwd:atwd0|atwd_trigger:inst_atwd_trigger|discFF at LC3_12_H1
--operation mode is normal

FB1_discFF_lut_out = VCC;
FB1_discFF = DFFE(FB1_discFF_lut_out, GLOBAL(OneSPE), !H1L1, , );


--DB1L162Q is atwd:atwd0|atwd_control:inst_atwd_control|state~15 at LC5_8_V1
--operation mode is normal

DB1L162Q_lut_out = DB1L012 # !DB1L591 & !DB1L491 & DB1L552Q;
DB1L162Q = DFFE(DB1L162Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L752Q is atwd:atwd0|atwd_control:inst_atwd_control|state~11 at LC6_6_V1
--operation mode is normal

DB1L752Q_lut_out = DB1L852Q # FB1_TriggerComplete_in_sync & DB1L562Q;
DB1L752Q = DFFE(DB1L752Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L552Q is atwd:atwd0|atwd_control:inst_atwd_control|state~9 at LC7_7_V1
--operation mode is normal

DB1L552Q_lut_out = DB1L462Q & (DB1L552Q & DB1_reduce_nor_45 # !DB1_reduce_nor_29) # !DB1L462Q & DB1L552Q & DB1_reduce_nor_45;
DB1L552Q = DFFE(DB1L552Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L362Q is atwd:atwd0|atwd_control:inst_atwd_control|state~17 at LC5_6_V1
--operation mode is normal

DB1L362Q_lut_out = DB1L262Q & (DB1L112 # DB1L362Q & FB1_TriggerComplete_in_sync) # !DB1L262Q & DB1L362Q & FB1_TriggerComplete_in_sync;
DB1L362Q = DFFE(DB1L362Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L852Q is atwd:atwd0|atwd_control:inst_atwd_control|state~12 at LC4_6_V1
--operation mode is normal

DB1L852Q_lut_out = DB1L262Q & (!DB1_channel[1] # !DB1_channel[0]);
DB1L852Q = DFFE(DB1L852Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L652Q is atwd:atwd0|atwd_control:inst_atwd_control|state~10 at LC9_5_V1
--operation mode is normal

DB1L652Q_lut_out = DB1L062Q # DB1L952Q # DB1L652Q & !FB1_ATWDTrigger_sig;
DB1L652Q = DFFE(DB1L652Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L791 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~1 at LC9_6_V1
--operation mode is normal

DB1L791 = !DB1L362Q & !DB1L652Q & !DB1L852Q;


--DB1L562Q is atwd:atwd0|atwd_control:inst_atwd_control|state~19 at LC3_5_V1
--operation mode is normal

DB1L562Q_lut_out = DB1L562Q & (DB1L652Q & FB1_ATWDTrigger_sig # !FB1_TriggerComplete_in_sync) # !DB1L562Q & DB1L652Q & FB1_ATWDTrigger_sig;
DB1L562Q = DFFE(DB1L562Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L462Q is atwd:atwd0|atwd_control:inst_atwd_control|state~18 at LC10_8_V1
--operation mode is normal

DB1L462Q_lut_out = DB1L752Q # DB1L462Q & (DB1L381 # DB1L481);
DB1L462Q = DFFE(DB1L462Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L952Q is atwd:atwd0|atwd_control:inst_atwd_control|state~13 at LC10_5_V1
--operation mode is normal

DB1L952Q_lut_out = DB1L362Q & !FB1_TriggerComplete_in_sync;
DB1L952Q = DFFE(DB1L952Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L062Q is atwd:atwd0|atwd_control:inst_atwd_control|state~14 at LC4_6_T1
--operation mode is normal

DB1L062Q_lut_out = !DB1L452Q;
DB1L062Q = DFFE(DB1L062Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L691 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~0 at LC7_5_V1
--operation mode is normal

DB1L691 = !DB1L062Q & !DB1L952Q & !DB1L562Q & !DB1L462Q;


--DB1_reduce_or_168 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_168 at LC3_6_V1
--operation mode is normal

DB1_reduce_or_168 = DB1L552Q # DB1L752Q # !DB1L791 # !DB1L691;


--DB1_counterclk_high is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_high at LC9_14_V1
--operation mode is normal

DB1_counterclk_high_lut_out = DB1L162Q # DB1_counterclk_high & (!DB1L691 # !DB1L302);
DB1_counterclk_high = DFFE(DB1_counterclk_high_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_counterclk_low is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_low at LC5_14_V1
--operation mode is normal

DB1_counterclk_low_lut_out = DB1L912 # DB1_counterclk_low & (!DB1L302 # !DB1L691);
DB1_counterclk_low = DFFE(DB1_counterclk_low_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_cclk is atwd:atwd0|atwd_control:inst_atwd_control|cclk at LC3_10_Z1
--operation mode is normal

DB1_cclk_lut_out = DB1_counterclk_high # !DB1_counterclk_low & !DB1_cclk;
DB1_cclk = DFFE(DB1_cclk_lut_out, GLOBAL(MB2_outclock1), , , !W1L4Q);


--EB1L671Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~10 at LC10_9_H1
--operation mode is normal

EB1L671Q_lut_out = EB1L571Q & JB1_sload_path[1];
EB1L671Q = DFFE(EB1L671Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB1L771Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~11 at LC6_9_H1
--operation mode is normal

EB1L771Q_lut_out = EB1L671Q # EB1L771Q & JB1_sload_path[1];
EB1L771Q = DFFE(EB1L771Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB1L081Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~14 at LC7_9_H1
--operation mode is normal

EB1L081Q_lut_out = EB1L971Q;
EB1L081Q = DFFE(EB1L081Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB1L971Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~13 at LC3_9_H1
--operation mode is normal

EB1L971Q_lut_out = EB1L871Q;
EB1L971Q = DFFE(EB1L971Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB1L051 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~2 at LC8_9_H1
--operation mode is normal

EB1L051 = !EB1L081Q & !EB1L971Q;


--DB1L891 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_147~2 at LC3_15_V1
--operation mode is normal

DB1L891 = DB1L691 & !DB1L752Q;


--DB1L452Q is atwd:atwd0|atwd_control:inst_atwd_control|state~8 at LC8_6_T1
--operation mode is normal

DB1L452Q_lut_out = VCC;
DB1L452Q = DFFE(DB1L452Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L262Q is atwd:atwd0|atwd_control:inst_atwd_control|state~16 at LC10_7_V1
--operation mode is normal

DB1L262Q_lut_out = DB1L162Q & EB1L831Q;
DB1L262Q = DFFE(DB1L262Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1L512 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~25 at LC4_15_V1
--operation mode is normal

DB1L512 = !DB1L162Q & !DB1L262Q & DB1L452Q;


--DB1L812 is atwd:atwd0|atwd_control:inst_atwd_control|Select_157_rtl_49~1 at LC9_7_V1
--operation mode is normal

DB1L812 = DB1L852Q & (DB1_channel[0] $ DB1_channel[1]);


--DB1L002 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~0 at LC7_15_V1
--operation mode is normal

DB1L002 = !DB1L162Q & !DB1L262Q;


--DB1L102 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_156~2 at LC2_6_V1
--operation mode is normal

DB1L102 = DB1L691 & !DB1L552Q & !DB1L752Q & DB1L002;


--DB1L712 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~52 at LC5_15_V1
--operation mode is normal

DB1L712 = DB1L162Q # DB1L852Q # DB1L262Q # !DB1L452Q;


--DB1L612 is atwd:atwd0|atwd_control:inst_atwd_control|Select_154_rtl_52~40 at LC6_15_V1
--operation mode is normal

DB1L612 = DB1L362Q # DB1L652Q # DB1L552Q;


--DB1L212 is atwd:atwd0|atwd_control:inst_atwd_control|Select_145_rtl_53~41 at LC3_4_V1
--operation mode is normal

DB1L212 = DB1L752Q # DB1L462Q # DB1L952Q # DB1L562Q;


--DB1L702 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180~0 at LC5_5_V1
--operation mode is normal

DB1L702 = !DB1L362Q & DB1L452Q & !DB1L852Q & !DB1L652Q;


--FB2_launch_mode[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[0] at LC2_3_H1
--operation mode is normal

FB2_launch_mode[0]_lut_out = FB2_set_sig & !DB2L902Q;
FB2_launch_mode[0] = DFFE(FB2_launch_mode[0]_lut_out, !GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--FB2_launch_mode[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[1] at LC9_3_H1
--operation mode is normal

FB2_launch_mode[1]_lut_out = !DB2L902Q & (FB2_set_sig # FB2_enable_disc_sig & !DB2L821Q);
FB2_launch_mode[1] = DFFE(FB2_launch_mode[1]_lut_out, !GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--FB2_discFF is atwd:atwd1|atwd_trigger:inst_atwd_trigger|discFF at LC6_11_H1
--operation mode is normal

FB2_discFF_lut_out = VCC;
FB2_discFF = DFFE(FB2_discFF_lut_out, GLOBAL(OneSPE), !H1L8, , );


--DB2L952Q is atwd:atwd1|atwd_control:inst_atwd_control|state~15 at LC8_16_T1
--operation mode is normal

DB2L952Q_lut_out = DB2L012 # !DB2L491 & DB2L452Q & !DB2L591;
DB2L952Q = DFFE(DB2L952Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2L652Q is atwd:atwd1|atwd_control:inst_atwd_control|state~11 at LC5_11_T1
--operation mode is normal

DB2L652Q_lut_out = DB2L752Q # DB2L362Q & FB2_TriggerComplete_in_sync;
DB2L652Q = DFFE(DB2L652Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2L452Q is atwd:atwd1|atwd_control:inst_atwd_control|state~9 at LC5_16_T1
--operation mode is normal

DB2L452Q_lut_out = DB2L452Q & (DB2_reduce_nor_45 # DB2L262Q & !DB2_reduce_nor_29) # !DB2L452Q & DB2L262Q & !DB2_reduce_nor_29;
DB2L452Q = DFFE(DB2L452Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2L162Q is atwd:atwd1|atwd_control:inst_atwd_control|state~17 at LC6_6_T1
--operation mode is normal

DB2L162Q_lut_out = DB2L162Q & (FB2_TriggerComplete_in_sync # DB2L062Q & DB2L112) # !DB2L162Q & DB2L062Q & DB2L112;
DB2L162Q = DFFE(DB2L162Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2L752Q is atwd:atwd1|atwd_control:inst_atwd_control|state~12 at LC8_5_T1
--operation mode is normal

DB2L752Q_lut_out = DB2L062Q & (!DB2_channel[0] # !DB2_channel[1]);
DB2L752Q = DFFE(DB2L752Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2L552Q is atwd:atwd1|atwd_control:inst_atwd_control|state~10 at LC6_5_T1
--operation mode is normal

DB2L552Q_lut_out = DB1L062Q # DB2L852Q # DB2L552Q & !FB2_ATWDTrigger_sig;
DB2L552Q = DFFE(DB2L552Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2L791 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~1 at LC10_5_T1
--operation mode is normal

DB2L791 = !DB2L552Q & !DB2L162Q & !DB2L752Q;


--DB2L362Q is atwd:atwd1|atwd_control:inst_atwd_control|state~19 at LC6_10_T1
--operation mode is normal

DB2L362Q_lut_out = DB2L362Q & (FB2_ATWDTrigger_sig & DB2L552Q # !FB2_TriggerComplete_in_sync) # !DB2L362Q & FB2_ATWDTrigger_sig & DB2L552Q;
DB2L362Q = DFFE(DB2L362Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2L262Q is atwd:atwd1|atwd_control:inst_atwd_control|state~18 at LC7_16_T1
--operation mode is normal

DB2L262Q_lut_out = DB2L652Q # DB2L262Q & (DB2L481 # DB2L381);
DB2L262Q = DFFE(DB2L262Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2L852Q is atwd:atwd1|atwd_control:inst_atwd_control|state~13 at LC4_10_T1
--operation mode is normal

DB2L852Q_lut_out = DB2L162Q & !FB2_TriggerComplete_in_sync;
DB2L852Q = DFFE(DB2L852Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2L691 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~0 at LC10_10_T1
--operation mode is normal

DB2L691 = !DB2L362Q & !DB2L262Q & !DB2L852Q & !DB1L062Q;


--DB2_reduce_or_168 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_168 at LC3_12_T1
--operation mode is normal

DB2_reduce_or_168 = DB2L652Q # DB2L452Q # !DB2L791 # !DB2L691;


--DB2_counterclk_high is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_high at LC3_6_T1
--operation mode is normal

DB2_counterclk_high_lut_out = DB2L952Q # DB2_counterclk_high & (!DB2L302 # !DB2L691);
DB2_counterclk_high = DFFE(DB2_counterclk_high_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_counterclk_low is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_low at LC2_6_T1
--operation mode is normal

DB2_counterclk_low_lut_out = DB2L912 # DB2_counterclk_low & (!DB2L691 # !DB2L302);
DB2_counterclk_low = DFFE(DB2_counterclk_low_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_cclk is atwd:atwd1|atwd_control:inst_atwd_control|cclk at LC3_7_T1
--operation mode is normal

DB2_cclk_lut_out = DB2_counterclk_high # !DB2_counterclk_low & !DB2_cclk;
DB2_cclk = DFFE(DB2_cclk_lut_out, GLOBAL(MB2_outclock1), , , !W1L4Q);


--EB2L671Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~10 at LC7_12_W1
--operation mode is normal

EB2L671Q_lut_out = JB2_sload_path[1] & EB2L571Q;
EB2L671Q = DFFE(EB2L671Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB2L771Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~11 at LC9_11_W1
--operation mode is normal

EB2L771Q_lut_out = EB2L671Q # EB2L771Q & JB2_sload_path[1];
EB2L771Q = DFFE(EB2L771Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB2L081Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~14 at LC4_12_W1
--operation mode is normal

EB2L081Q_lut_out = EB2L971Q;
EB2L081Q = DFFE(EB2L081Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB2L971Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~13 at LC6_12_W1
--operation mode is normal

EB2L971Q_lut_out = EB2L871Q;
EB2L971Q = DFFE(EB2L971Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB2L051 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~2 at LC5_11_W1
--operation mode is normal

EB2L051 = !EB2L081Q & !EB2L971Q;


--DB2L891 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_147~2 at LC9_12_T1
--operation mode is normal

DB2L891 = DB2L691 & !DB2L652Q;


--DB2L062Q is atwd:atwd1|atwd_control:inst_atwd_control|state~16 at LC5_6_T1
--operation mode is normal

DB2L062Q_lut_out = DB2L952Q & EB2L831Q;
DB2L062Q = DFFE(DB2L062Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2L512 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~25 at LC6_11_T1
--operation mode is normal

DB2L512 = DB1L452Q & !DB2L952Q & !DB2L062Q;


--DB2L812 is atwd:atwd1|atwd_control:inst_atwd_control|Select_157_rtl_58~1 at LC4_4_T1
--operation mode is normal

DB2L812 = DB2L752Q & (DB2_channel[1] $ DB2_channel[0]);


--DB2L002 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~0 at LC6_16_T1
--operation mode is normal

DB2L002 = !DB2L952Q & !DB2L062Q;


--DB2L102 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_156~2 at LC9_5_T1
--operation mode is normal

DB2L102 = DB2L691 & !DB2L452Q & !DB2L652Q & DB2L002;


--DB2L712 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~52 at LC9_6_T1
--operation mode is normal

DB2L712 = DB2L062Q # DB2L952Q # DB2L752Q # !DB1L452Q;


--DB2L612 is atwd:atwd1|atwd_control:inst_atwd_control|Select_154_rtl_61~40 at LC7_10_T1
--operation mode is normal

DB2L612 = DB2L552Q # DB2L162Q # DB2L452Q;


--DB2L212 is atwd:atwd1|atwd_control:inst_atwd_control|Select_145_rtl_62~41 at LC5_10_T1
--operation mode is normal

DB2L212 = DB2L852Q # DB2L652Q # DB2L362Q # DB2L262Q;


--DB2L702 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180~0 at LC7_5_T1
--operation mode is normal

DB2L702 = !DB2L552Q & !DB2L162Q & !DB2L752Q & DB1L452Q;


--Q1_MultiSPE1 is hit_counter:inst_hit_counter|MultiSPE1 at LC5_5_Z1
--operation mode is normal

Q1_MultiSPE1_lut_out = Q1_MultiSPE0;
Q1_MultiSPE1 = DFFE(Q1_MultiSPE1_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--Q1_OneSPE1 is hit_counter:inst_hit_counter|OneSPE1 at LC5_2_Y4
--operation mode is normal

Q1_OneSPE1_lut_out = Q1_OneSPE0;
Q1_OneSPE1 = DFFE(Q1_OneSPE1_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--N1L3Q is fe_testpulse:inst_fe_testpulse|FE_TEST_PULSE~reg0 at LC5_15_Y4
--operation mode is normal

N1L3Q_lut_out = N1_tick_old0 # N1L4 # N1_tick_old # N1_tick_old1;
N1L3Q = DFFE(N1L3Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--N1L5Q is fe_testpulse:inst_fe_testpulse|i~7 at LC3_15_Y4
--operation mode is normal

N1L5Q_lut_out = !N1_tick_old & !N1L6 & !N1_tick_old2 & !N1_tick_old3;
N1L5Q = DFFE(N1L5Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1L32Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[3]~reg0 at LC6_11_N2
--operation mode is normal

M1L32Q_lut_out = M1_cntp[3];
M1L32Q = DFFE(M1L32Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--M1L42Q is fe_r2r:inst_fe_r2r|i~46 at LC3_6_N2
--operation mode is normal

M1L42Q_lut_out = !AB1_command_0_local[30];
M1L42Q = DFFE(M1L42Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1L22Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[2]~reg0 at LC7_13_N2
--operation mode is normal

M1L22Q_lut_out = M1_cntp[2];
M1L22Q = DFFE(M1L22Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--M1L12Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[1]~reg0 at LC5_14_N2
--operation mode is normal

M1L12Q_lut_out = M1_cntp[1];
M1L12Q = DFFE(M1L12Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--M1L02Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[0]~reg0 at LC5_9_N2
--operation mode is normal

M1L02Q_lut_out = M1_cntp[0];
M1L02Q = DFFE(M1L02Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--M1L91Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[3]~reg0 at LC3_9_N2
--operation mode is normal

M1L91Q_lut_out = M1_cntn[3];
M1L91Q = DFFE(M1L91Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--M1L81Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[2]~reg0 at LC6_13_N2
--operation mode is normal

M1L81Q_lut_out = M1_cntn[2];
M1L81Q = DFFE(M1L81Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--M1L71Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[1]~reg0 at LC5_13_N2
--operation mode is normal

M1L71Q_lut_out = M1_cntn[1];
M1L71Q = DFFE(M1L71Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--M1L61Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[0]~reg0 at LC3_13_N2
--operation mode is normal

M1L61Q_lut_out = M1_cntn[0];
M1L61Q = DFFE(M1L61Q_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--V1_cnt[6] is r2r:inst_r2r|cnt[6] at LC7_6_P3
--operation mode is normal

V1_cnt[6]_lut_out = AB1_command_0_local[28] & (V1L22 & !V1L31 # !V1L22 & V1_cnt[6]);
V1_cnt[6] = DFFE(V1_cnt[6]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--V1_cnt[5] is r2r:inst_r2r|cnt[5] at LC1_6_P3
--operation mode is normal

V1_cnt[5]_lut_out = AB1_command_0_local[28] & (V1L22 & V1L11 # !V1L22 & V1_cnt[5]);
V1_cnt[5] = DFFE(V1_cnt[5]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--V1_cnt[4] is r2r:inst_r2r|cnt[4] at LC10_5_P3
--operation mode is normal

V1_cnt[4]_lut_out = AB1_command_0_local[28] & (V1L22 & V1L9 # !V1L22 & V1_cnt[4]);
V1_cnt[4] = DFFE(V1_cnt[4]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--V1_cnt[3] is r2r:inst_r2r|cnt[3] at LC8_5_P3
--operation mode is normal

V1_cnt[3]_lut_out = AB1_command_0_local[28] & (V1L22 & V1L7 # !V1L22 & V1_cnt[3]);
V1_cnt[3] = DFFE(V1_cnt[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--V1_cnt[2] is r2r:inst_r2r|cnt[2] at LC2_6_P3
--operation mode is normal

V1_cnt[2]_lut_out = AB1_command_0_local[28] & (V1L22 & V1L5 # !V1L22 & V1_cnt[2]);
V1_cnt[2] = DFFE(V1_cnt[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--V1_cnt[1] is r2r:inst_r2r|cnt[1] at LC3_6_P3
--operation mode is normal

V1_cnt[1]_lut_out = AB1_command_0_local[28] & (V1L22 & V1L3 # !V1L22 & V1_cnt[1]);
V1_cnt[1] = DFFE(V1_cnt[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--V1_cnt[0] is r2r:inst_r2r|cnt[0] at LC7_7_P3
--operation mode is normal

V1_cnt[0]_lut_out = AB1_command_0_local[28] & (V1L22 & V1L1 # !V1L22 & V1_cnt[0]);
V1_cnt[0] = DFFE(V1_cnt[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--Y1_LEDdelay[3] is single_led:inst_single_led|LEDdelay[3] at LC3_4_B1
--operation mode is normal

Y1_LEDdelay[3]_lut_out = Y1_LEDdelay[2];
Y1_LEDdelay[3] = DFFE(Y1_LEDdelay[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--K1L671Q is coinc:inst_coinc|COINCIDENCE_OUT_DOWN~reg0 at LC5_5_I1
--operation mode is normal

K1L671Q_lut_out = K1L871 & (K1_last_down_pol $ K1L922Q) # !K1L871 & K1L681;
K1L671Q = DFFE(K1L671Q_lut_out, GLOBAL(MB1_outclock0), , , );


--K1L971Q is coinc:inst_coinc|i~197 at LC5_4_I1
--operation mode is normal

K1L971Q_lut_out = K1L871 & !K1L181 & !K1L581 # !K1L871 & K1L481;
K1L971Q = DFFE(K1L971Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12] at LC7_12_A1
--operation mode is normal

AB1_command_2_local[12]_lut_out = SB1_MASTERHWDATA[12];
AB1_command_2_local[12] = DFFE(AB1_command_2_local[12]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13] at LC3_1_J1
--operation mode is normal

AB1_command_2_local[13]_lut_out = SB1_MASTERHWDATA[13];
AB1_command_2_local[13] = DFFE(AB1_command_2_local[13]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--K1L771Q is coinc:inst_coinc|COINCIDENCE_OUT_UP~reg0 at LC6_5_I1
--operation mode is normal

K1L771Q_lut_out = K1L871 & (K1L922Q $ K1_last_up_pol) # !K1L871 & K1L781;
K1L771Q = DFFE(K1L771Q_lut_out, GLOBAL(MB1_outclock0), , , );


--K1L081Q is coinc:inst_coinc|i~198 at LC7_4_I1
--operation mode is normal

K1L081Q_lut_out = K1L871 & K1L181 & K1L822Q # !K1L871 & K1L281;
K1L081Q = DFFE(K1L081Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14] at LC8_12_A1
--operation mode is normal

AB1_command_2_local[14]_lut_out = SB1_MASTERHWDATA[14];
AB1_command_2_local[14] = DFFE(AB1_command_2_local[14]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15] at LC10_8_J1
--operation mode is normal

AB1_command_2_local[15]_lut_out = SB1_MASTERHWDATA[15];
AB1_command_2_local[15] = DFFE(AB1_command_2_local[15]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--B1L42Q is ahb_slave:ahb_slave_inst|reg_write~reg0 at LC3_3_J1
--operation mode is normal

B1L42Q_lut_out = B1L94 # B1L42Q & (B1L65Q # !B1L05);
B1L42Q = DFFE(B1L42Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L32Q is ahb_slave:ahb_slave_inst|reg_enable~reg0 at LC10_3_J1
--operation mode is normal

B1L32Q_lut_out = B1L44 # B1_reduce_nor_4 & (B1L34 # B1L24);
B1L32Q = DFFE(B1L32Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L02Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0 at LC2_3_J1
--operation mode is normal

B1L02Q_lut_out = B1L05 & B1L74 & SB1_MASTERHADDR[15] # !B1L05 & (B1L02Q # B1L74 & SB1_MASTERHADDR[15]);
B1L02Q = DFFE(B1L02Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L91Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0 at LC7_10_J1
--operation mode is normal

B1L91Q_lut_out = B1L91Q & (SB1_MASTERHADDR[14] & B1L74 # !B1L05) # !B1L91Q & SB1_MASTERHADDR[14] & B1L74;
B1L91Q = DFFE(B1L91Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L5 is slaveregister:slaveregister_inst|com_ctrl_local[0]~76 at LC6_1_J1
--operation mode is normal

AB1L5 = !B1L02Q & B1L32Q & B1L42Q & !B1L91Q;


--B1L22Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0 at LC3_9_J1
--operation mode is normal

B1L22Q_lut_out = B1L05 & SB1_MASTERHADDR[19] & B1L74 # !B1L05 & (B1L22Q # SB1_MASTERHADDR[19] & B1L74);
B1L22Q = DFFE(B1L22Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L71Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0 at LC3_15_J1
--operation mode is normal

B1L71Q_lut_out = SB1_MASTERHADDR[12] & (B1L74 # !B1L05 & B1L71Q) # !SB1_MASTERHADDR[12] & !B1L05 & B1L71Q;
B1L71Q = DFFE(B1L71Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L12Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0 at LC10_9_J1
--operation mode is normal

B1L12Q_lut_out = B1L05 & SB1_MASTERHADDR[18] & B1L74 # !B1L05 & (B1L12Q # SB1_MASTERHADDR[18] & B1L74);
B1L12Q = DFFE(B1L12Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L81Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0 at LC7_11_J1
--operation mode is normal

B1L81Q_lut_out = B1L05 & SB1_MASTERHADDR[13] & B1L74 # !B1L05 & (B1L81Q # SB1_MASTERHADDR[13] & B1L74);
B1L81Q = DFFE(B1L81Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L6 is slaveregister:slaveregister_inst|com_ctrl_local[0]~92 at LC6_1_D1
--operation mode is normal

AB1L6 = B1L71Q & B1L22Q & !B1L81Q & !B1L12Q;


--B1L8Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0 at LC7_13_J1
--operation mode is normal

B1L8Q_lut_out = B1L05 & SB1_MASTERHADDR[2] & B1L74 # !B1L05 & (B1L8Q # SB1_MASTERHADDR[2] & B1L74);
B1L8Q = DFFE(B1L8Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L21Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0 at LC7_9_J1
--operation mode is normal

B1L21Q_lut_out = B1L05 & SB1_MASTERHADDR[6] & B1L74 # !B1L05 & (B1L21Q # SB1_MASTERHADDR[6] & B1L74);
B1L21Q = DFFE(B1L21Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L4 is slaveregister:slaveregister_inst|com_ctrl_local[0]~73 at LC9_9_D1
--operation mode is normal

AB1L4 = AB1L5 & !B1L8Q & !B1L21Q & AB1L6;


--B1L01Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0 at LC3_11_J1
--operation mode is normal

B1L01Q_lut_out = B1L05 & SB1_MASTERHADDR[4] & B1L74 # !B1L05 & (B1L01Q # SB1_MASTERHADDR[4] & B1L74);
B1L01Q = DFFE(B1L01Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L9Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0 at LC9_9_J1
--operation mode is normal

B1L9Q_lut_out = B1L05 & SB1_MASTERHADDR[3] & B1L74 # !B1L05 & (B1L9Q # SB1_MASTERHADDR[3] & B1L74);
B1L9Q = DFFE(B1L9Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L11Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0 at LC9_8_J1
--operation mode is normal

B1L11Q_lut_out = SB1_MASTERHADDR[5] & (B1L74 # !B1L05 & B1L11Q) # !SB1_MASTERHADDR[5] & !B1L05 & B1L11Q;
B1L11Q = DFFE(B1L11Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L231 is slaveregister:slaveregister_inst|command_2_local[24]~32 at LC8_9_D1
--operation mode is normal

AB1L231 = !B1L11Q & B1L01Q & AB1L4 & B1L9Q;


--AB1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28] at LC6_12_A1
--operation mode is normal

AB1_command_2_local[28]_lut_out = SB1_MASTERHWDATA[28];
AB1_command_2_local[28] = DFFE(AB1_command_2_local[28]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31] at LC3_12_A1
--operation mode is normal

AB1_command_2_local[31]_lut_out = SB1_MASTERHWDATA[31];
AB1_command_2_local[31] = DFFE(AB1_command_2_local[31]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29] at LC5_10_A1
--operation mode is normal

AB1_command_2_local[29]_lut_out = SB1_MASTERHWDATA[29];
AB1_command_2_local[29] = DFFE(AB1_command_2_local[29]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30] at LC7_2_I1
--operation mode is normal

AB1_command_2_local[30]_lut_out = SB1_MASTERHWDATA[30];
AB1_command_2_local[30] = DFFE(AB1_command_2_local[30]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--B1L65Q is ahb_slave:ahb_slave_inst|slave_state~12 at LC5_7_J1
--operation mode is normal

B1L65Q_lut_out = !SB1_MASTERHWRITE & (B1L23 # B1_reduce_nor_10 & B1L53);
B1L65Q = DFFE(B1L65Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L1 is ahb_slave:ahb_slave_inst|i~1044 at LC4_3_J1
--operation mode is normal

B1L1 = !SB1_MASTERHBURST[1] & !SB1_MASTERHSIZE[0] & !SB1_MASTERHBURST[2] & SB1_MASTERHSIZE[1];


--B1L63 is ahb_slave:ahb_slave_inst|Select_545~64 at LC7_5_J1
--operation mode is normal

B1L63 = SB1_MASTERHTRANS[1] & (SB1_MASTERHTRANS[0] & !B1L3Q # !SB1_MASTERHTRANS[0] & SB1_MASTERHWRITE) # !SB1_MASTERHTRANS[1] & !B1L3Q;


--B1_reduce_nor_4 is ahb_slave:ahb_slave_inst|reduce_nor_4 at LC8_6_J1
--operation mode is normal

B1_reduce_nor_4 = SB1_MASTERHTRANS[0] # SB1_MASTERHTRANS[1];


--B1L25Q is ahb_slave:ahb_slave_inst|slave_state~8 at LC8_7_J1
--operation mode is normal

B1L25Q_lut_out = !B1L82 & (B1_reduce_nor_10 # !B1L62 & !B1L52);
B1L25Q = DFFE(B1L25Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L83 is ahb_slave:ahb_slave_inst|Select_545~224 at LC10_5_J1
--operation mode is normal

B1L83 = !B1L25Q & (B1L1 & B1L63 # !B1_reduce_nor_4);


--B1L35Q is ahb_slave:ahb_slave_inst|slave_state~9 at LC10_6_J1
--operation mode is normal

B1L35Q_lut_out = (B1L92 # B1L43 & SB1_MASTERHWRITE & B1L1) & CASCADE(B1L7);
B1L35Q = DFFE(B1L35Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L73 is ahb_slave:ahb_slave_inst|Select_545~75 at LC1_4_J1
--operation mode is normal

B1L73 = B1L35Q & (SB1_MASTERHWRITE # !B1L2);


--B1L55Q is ahb_slave:ahb_slave_inst|slave_state~11 at LC6_5_J1
--operation mode is normal

B1L55Q_lut_out = !B1L1 & !B1L25Q & (SB1_MASTERHTRANS[0] # SB1_MASTERHTRANS[1]);
B1L55Q = DFFE(B1L55Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L45Q is ahb_slave:ahb_slave_inst|slave_state~10 at LC8_8_J1
--operation mode is normal

B1L45Q_lut_out = B1L65Q # B1L03 # SB1_MASTERHWRITE & B1L23;
B1L45Q = DFFE(B1L45Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--B1L93 is ahb_slave:ahb_slave_inst|Select_545~339 at LC2_4_J1
--operation mode is normal

B1L93 = B1L55Q # B1L45Q & (SB1_MASTERHWRITE # !SB1_MASTERHTRANS[1]);


--S1L311Q is master_data_source:inst_master_data_source|wdata[0]~reg0 at LC3_8_U2
--operation mode is normal

S1L311Q_lut_out = !S1L211 & !S1L111 & S1L79;
S1L311Q = DFFE(S1L311Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L411Q is master_data_source:inst_master_data_source|wdata[1]~reg0 at LC7_8_U2
--operation mode is normal

S1L411Q_lut_out = !S1L211 & !S1L111 & S1L89;
S1L411Q = DFFE(S1L411Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L511Q is master_data_source:inst_master_data_source|wdata[2]~reg0 at LC4_3_U2
--operation mode is normal

S1L511Q_lut_out = !S1L211 & !S1L111 & S1L99;
S1L511Q = DFFE(S1L511Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L611Q is master_data_source:inst_master_data_source|wdata[3]~reg0 at LC10_4_U2
--operation mode is normal

S1L611Q_lut_out = !S1L111 & !S1L211 & S1L001;
S1L611Q = DFFE(S1L611Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L711Q is master_data_source:inst_master_data_source|wdata[4]~reg0 at LC1_6_U2
--operation mode is normal

S1L711Q_lut_out = !S1L211 & S1L101 & !S1L111;
S1L711Q = DFFE(S1L711Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L811Q is master_data_source:inst_master_data_source|wdata[5]~reg0 at LC4_7_U2
--operation mode is normal

S1L811Q_lut_out = !S1L211 & !S1L111 & S1L201;
S1L811Q = DFFE(S1L811Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L911Q is master_data_source:inst_master_data_source|wdata[6]~reg0 at LC10_6_U2
--operation mode is normal

S1L911Q_lut_out = !S1L111 & !S1L211 & S1L301;
S1L911Q = DFFE(S1L911Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L021Q is master_data_source:inst_master_data_source|wdata[7]~reg0 at LC3_15_U2
--operation mode is normal

S1L021Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L51 # !SB1_SLAVEHREADYO & S1_data[7]);
S1L021Q = DFFE(S1L021Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L121Q is master_data_source:inst_master_data_source|wdata[8]~reg0 at LC2_4_U2
--operation mode is normal

S1L121Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L71 # !SB1_SLAVEHREADYO & S1_data[8]);
S1L121Q = DFFE(S1L121Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L221Q is master_data_source:inst_master_data_source|wdata[9]~reg0 at LC3_6_U2
--operation mode is normal

S1L221Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L91 # !SB1_SLAVEHREADYO & S1_data[9]);
S1L221Q = DFFE(S1L221Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L321Q is master_data_source:inst_master_data_source|wdata[10]~reg0 at LC9_3_U2
--operation mode is normal

S1L321Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L12 # !SB1_SLAVEHREADYO & S1_data[10]);
S1L321Q = DFFE(S1L321Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L421Q is master_data_source:inst_master_data_source|wdata[11]~reg0 at LC4_11_U2
--operation mode is normal

S1L421Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L32 # !SB1_SLAVEHREADYO & S1_data[11]);
S1L421Q = DFFE(S1L421Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L521Q is master_data_source:inst_master_data_source|wdata[12]~reg0 at LC2_8_U2
--operation mode is normal

S1L521Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L52 # !SB1_SLAVEHREADYO & S1_data[12]);
S1L521Q = DFFE(S1L521Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L621Q is master_data_source:inst_master_data_source|wdata[13]~reg0 at LC7_15_U2
--operation mode is normal

S1L621Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L72 # !SB1_SLAVEHREADYO & S1_data[13]);
S1L621Q = DFFE(S1L621Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L721Q is master_data_source:inst_master_data_source|wdata[14]~reg0 at LC5_3_U2
--operation mode is normal

S1L721Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L92 # !SB1_SLAVEHREADYO & S1_data[14]);
S1L721Q = DFFE(S1L721Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L821Q is master_data_source:inst_master_data_source|wdata[15]~reg0 at LC5_4_U2
--operation mode is normal

S1L821Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L13 # !SB1_SLAVEHREADYO & S1_data[15]);
S1L821Q = DFFE(S1L821Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L921Q is master_data_source:inst_master_data_source|wdata[16]~reg0 at LC1_8_U2
--operation mode is normal

S1L921Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L33 # !SB1_SLAVEHREADYO & S1_data[16]);
S1L921Q = DFFE(S1L921Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L031Q is master_data_source:inst_master_data_source|wdata[17]~reg0 at LC6_15_U2
--operation mode is normal

S1L031Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L53 # !SB1_SLAVEHREADYO & S1_data[17]);
S1L031Q = DFFE(S1L031Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L131Q is master_data_source:inst_master_data_source|wdata[18]~reg0 at LC3_1_U2
--operation mode is normal

S1L131Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L73 # !SB1_SLAVEHREADYO & S1_data[18]);
S1L131Q = DFFE(S1L131Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L231Q is master_data_source:inst_master_data_source|wdata[19]~reg0 at LC9_13_U2
--operation mode is normal

S1L231Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L93 # !SB1_SLAVEHREADYO & S1_data[19]);
S1L231Q = DFFE(S1L231Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L331Q is master_data_source:inst_master_data_source|wdata[20]~reg0 at LC4_9_U2
--operation mode is normal

S1L331Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L14 # !SB1_SLAVEHREADYO & S1_data[20]);
S1L331Q = DFFE(S1L331Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L431Q is master_data_source:inst_master_data_source|wdata[21]~reg0 at LC1_11_U2
--operation mode is normal

S1L431Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L34 # !SB1_SLAVEHREADYO & S1_data[21]);
S1L431Q = DFFE(S1L431Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L531Q is master_data_source:inst_master_data_source|wdata[22]~reg0 at LC2_7_U2
--operation mode is normal

S1L531Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L54 # !SB1_SLAVEHREADYO & S1_data[22]);
S1L531Q = DFFE(S1L531Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L631Q is master_data_source:inst_master_data_source|wdata[23]~reg0 at LC3_11_U2
--operation mode is normal

S1L631Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L74 # !SB1_SLAVEHREADYO & S1_data[23]);
S1L631Q = DFFE(S1L631Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L731Q is master_data_source:inst_master_data_source|wdata[24]~reg0 at LC10_7_U2
--operation mode is normal

S1L731Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L94 # !SB1_SLAVEHREADYO & S1_data[24]);
S1L731Q = DFFE(S1L731Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L831Q is master_data_source:inst_master_data_source|wdata[25]~reg0 at LC6_11_U2
--operation mode is normal

S1L831Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L15 # !SB1_SLAVEHREADYO & S1_data[25]);
S1L831Q = DFFE(S1L831Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L931Q is master_data_source:inst_master_data_source|wdata[26]~reg0 at LC9_7_U2
--operation mode is normal

S1L931Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L35 # !SB1_SLAVEHREADYO & S1_data[26]);
S1L931Q = DFFE(S1L931Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L041Q is master_data_source:inst_master_data_source|wdata[27]~reg0 at LC7_9_U2
--operation mode is normal

S1L041Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L55 # !SB1_SLAVEHREADYO & S1_data[27]);
S1L041Q = DFFE(S1L041Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L141Q is master_data_source:inst_master_data_source|wdata[28]~reg0 at LC2_13_U2
--operation mode is normal

S1L141Q_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L75 # !SB1_SLAVEHREADYO & S1_data[28]);
S1L141Q = DFFE(S1L141Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L241Q is master_data_source:inst_master_data_source|wdata[29]~reg0 at LC5_9_U2
--operation mode is normal

S1L241Q_lut_out = S1L95 & !S1L211 & !S1L111 & SB1_SLAVEHREADYO;
S1L241Q = DFFE(S1L241Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L341Q is master_data_source:inst_master_data_source|wdata[30]~reg0 at LC6_8_U2
--operation mode is normal

S1L341Q_lut_out = !S1L111 & S1L16 & !S1L211 & SB1_SLAVEHREADYO;
S1L341Q = DFFE(S1L341Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--S1L441Q is master_data_source:inst_master_data_source|wdata[31]~reg0 at LC8_9_U2
--operation mode is normal

S1L441Q_lut_out = S1L36 & !S1L211 & !S1L111 & SB1_SLAVEHREADYO;
S1L441Q = DFFE(S1L441Q_lut_out, !GLOBAL(MB1_outclock0), , , !W1L4Q);


--A1L614 is rtl~15192 at LC2_16_F1
--operation mode is normal

A1L614 = B1L91Q & !B1L81Q & (B1L22Q # B1L12Q);

--A1L324 is rtl~15485 at LC2_16_F1
--operation mode is normal

A1L324 = B1L91Q & !B1L81Q & (B1L22Q # B1L12Q);


--LB2_q[0] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC1_1_G1
LB2_q[0]_data_in = C2L1;
LB2_q[0]_write_enable = A1L522;
LB2_q[0]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[0]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[0]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[0] = MEMORY_SEGMENT(LB2_q[0]_data_in, LB2_q[0]_write_enable, LB2_q[0]_clock_0, LB2_q[0]_clock_1, , , , , VCC, LB2_q[0]_write_address, LB2_q[0]_read_address);


--LB1_q[0] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC4_1_A1
LB1_q[0]_data_in = C1L1;
LB1_q[0]_write_enable = A1L422;
LB1_q[0]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[0]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[0]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[0] = MEMORY_SEGMENT(LB1_q[0]_data_in, LB1_q[0]_write_enable, LB1_q[0]_clock_0, LB1_q[0]_clock_1, , , , , VCC, LB1_q[0]_write_address, LB1_q[0]_read_address);


--A1L562 is rtl~1182 at LC9_16_G1
--operation mode is normal

A1L562 = A1L614 & (B1L71Q & LB2_q[0] # !B1L71Q & LB1_q[0]);


--QB1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC14_1_I1
QB1_q[0]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[0] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[0]_write_address, QB1_q[0]_read_address);


--A1L242 is rtl~266 at LC9_1_H1
--operation mode is normal

A1L242 = QB1_q[0] & !B1L12Q & !B1L22Q;


--AB1L512 is slaveregister:slaveregister_inst|i~1059 at LC10_12_J1
--operation mode is normal

AB1L512 = !B1L91Q & (B1L22Q # B1L12Q);


--LB3_q[0] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC4_1_E2
LB3_q[0]_data_in = L1L31;
LB3_q[0]_write_enable = A1L222;
LB3_q[0]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[0]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[0]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[0] = MEMORY_SEGMENT(LB3_q[0]_data_in, LB3_q[0]_write_enable, LB3_q[0]_clock_0, LB3_q[0]_clock_1, , , , , VCC, LB3_q[0]_write_address, LB3_q[0]_read_address);


--AB1_command_4_local[0] is slaveregister:slaveregister_inst|command_4_local[0] at LC6_6_H1
--operation mode is normal

AB1_command_4_local[0]_lut_out = SB1_MASTERHWDATA[0];
AB1_command_4_local[0] = DFFE(AB1_command_4_local[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--A1L714 is rtl~15194 at LC5_9_B1
--operation mode is normal

A1L714 = !B1L01Q & !B1L9Q & B1L21Q & !B1L8Q;


--AB1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0] at LC3_16_L1
--operation mode is normal

AB1_com_ctrl_local[0]_lut_out = SB1_MASTERHWDATA[0];
AB1_com_ctrl_local[0] = DFFE(AB1_com_ctrl_local[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L193 is rtl~2322 at LC4_16_L1
--operation mode is normal

A1L193 = B1L01Q & !B1L9Q & !B1L8Q & AB1_com_ctrl_local[0];


--R1L17Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[0]~reg0 at LC9_8_L1
--operation mode is normal

R1L17Q_lut_out = JB9_sload_path[0];
R1L17Q = DFFE(R1L17Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L883 is rtl~2317 at LC6_16_L1
--operation mode is normal

A1L883 = !B1L9Q & B1L8Q & R1L17Q;


--AB1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0] at LC8_16_L1
--operation mode is normal

AB1_command_3_local[0]_lut_out = SB1_MASTERHWDATA[0];
AB1_command_3_local[0] = DFFE(AB1_command_3_local[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--R1L29Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~reg0 at LC8_2_L1
--operation mode is normal

R1L29Q_lut_out = JB01_sload_path[0];
R1L29Q = DFFE(R1L29Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L983 is rtl~2318 at LC3_15_L1
--operation mode is normal

A1L983 = !B1L8Q & (B1L9Q & AB1_command_3_local[0] # !B1L9Q & R1L29Q);


--A1L093 is rtl~2321 at LC7_15_L1
--operation mode is normal

A1L093 = A1L193 # !B1L01Q & (A1L983 # A1L883);


--A1L133 is rtl~1873 at LC6_16_H1
--operation mode is normal

A1L133 = AB1_command_4_local[0] & (A1L714 # !B1L21Q & A1L093) # !AB1_command_4_local[0] & !B1L21Q & A1L093;


--Q1L17Q is hit_counter:inst_hit_counter|multiSPEcnt[0]~reg0 at LC6_15_K1
--operation mode is normal

Q1L17Q_lut_out = JB7_sload_path[0];
Q1L17Q = DFFE(Q1L17Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--J1L05Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[0]~reg0 at LC10_12_K1
--operation mode is normal

J1L05Q_lut_out = JB31_sload_path[0];
J1L05Q = DFFE(J1L05Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L19Q is hit_counter:inst_hit_counter|oneSPEcnt[0]~reg0 at LC10_4_K1
--operation mode is normal

Q1L19Q_lut_out = JB8_sload_path[0];
Q1L19Q = DFFE(Q1L19Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L904 is slaveregister:slaveregister_inst|Mux_358_rtl_434_rtl_621~0 at LC7_12_K1
--operation mode is normal

AB1L904 = B1L21Q & (B1L8Q # J1L05Q) # !B1L21Q & Q1L19Q & !B1L8Q;


--J1L28Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[32]~reg0 at LC8_12_K1
--operation mode is normal

J1L28Q_lut_out = JB31_sload_path[32];
J1L28Q = DFFE(J1L28Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L014 is slaveregister:slaveregister_inst|Mux_358_rtl_434_rtl_621~1 at LC4_12_K1
--operation mode is normal

AB1L014 = AB1L904 & (J1L28Q # !B1L8Q) # !AB1L904 & B1L8Q & Q1L17Q;


--J1L33Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[32]~reg0 at LC8_2_H1
--operation mode is normal

J1L33Q_lut_out = JB31_sload_path[32];
J1L33Q = DFFE(J1L33Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--J1L1Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[0]~reg0 at LC4_2_H1
--operation mode is normal

J1L1Q_lut_out = JB31_sload_path[0];
J1L1Q = DFFE(J1L1Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L114 is slaveregister:slaveregister_inst|Mux_358_rtl_434_rtl_622~4 at LC1_2_H1
--operation mode is normal

AB1L114 = AB1_command_1_local[0] & (J1L1Q # !B1L21Q) # !AB1_command_1_local[0] & B1L21Q & J1L1Q;


--AB1L214 is slaveregister:slaveregister_inst|Mux_358_rtl_434_rtl_622~9 at LC2_2_H1
--operation mode is normal

AB1L214 = B1L8Q & B1L21Q & J1L33Q # !B1L8Q & AB1L114;


--FB1L5Q is atwd:atwd0|atwd_trigger:inst_atwd_trigger|done~reg0 at LC7_3_H1
--operation mode is normal

FB1L5Q_lut_out = !DB1L821Q & (FB1L31 # !H1L1 & !FB1_enable_disc_sig);
FB1L5Q = DFFE(FB1L5Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--AB1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0] at LC1_4_V1
--operation mode is normal

AB1_command_0_local[0]_lut_out = SB1_MASTERHWDATA[0];
AB1_command_0_local[0] = DFFE(AB1_command_0_local[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L704 is slaveregister:slaveregister_inst|Mux_358_rtl_434_rtl_620~0 at LC5_2_H1
--operation mode is normal

AB1L704 = B1L21Q & (B1L8Q # JB31_sload_path[0]) # !B1L21Q & AB1_command_0_local[0] & !B1L8Q;


--AB1L804 is slaveregister:slaveregister_inst|Mux_358_rtl_434_rtl_620~1 at LC10_2_H1
--operation mode is normal

AB1L804 = AB1L704 & (JB31_sload_path[32] # !B1L8Q) # !AB1L704 & B1L8Q & FB1L5Q;


--AB1L504 is slaveregister:slaveregister_inst|Mux_358_rtl_434_rtl_619~0 at LC4_1_H1
--operation mode is normal

AB1L504 = B1L9Q & (AB1L214 # B1L01Q) # !B1L9Q & !B1L01Q & AB1L804;


--AB1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0] at LC1_6_E1
--operation mode is normal

AB1_command_2_local[0]_lut_out = SB1_MASTERHWDATA[0];
AB1_command_2_local[0] = DFFE(AB1_command_2_local[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L852 is rtl~711 at LC8_1_H1
--operation mode is normal

A1L852 = !B1L8Q & AB1_command_2_local[0] & !B1L21Q;


--AB1L604 is slaveregister:slaveregister_inst|Mux_358_rtl_434_rtl_619~1 at LC6_1_H1
--operation mode is normal

AB1L604 = AB1L504 & (A1L852 # !B1L01Q) # !AB1L504 & B1L01Q & AB1L014;


--A1L233 is rtl~1878 at LC1_1_H1
--operation mode is normal

A1L233 = A1L133 & (B1L11Q # AB1L604) # !A1L133 & !B1L11Q & AB1L604;


--AB1L344 is slaveregister:slaveregister_inst|Mux_658_rtl_483_rtl_780~0 at LC3_1_H1
--operation mode is normal

AB1L344 = B1L71Q & (B1L81Q # A1L233) # !B1L71Q & QB1_q[0] & !B1L81Q;


--LB4_q[0] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC4_1_F1
LB4_q[0]_data_in = P1L1;
LB4_q[0]_write_enable = A1L322;
LB4_q[0]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[0]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[0]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[0]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[0] = MEMORY_SEGMENT(LB4_q[0]_data_in, LB4_q[0]_write_enable, LB4_q[0]_clock_0, LB4_q[0]_clock_1, , , , , VCC, LB4_q[0]_write_address, LB4_q[0]_read_address);


--AB1L444 is slaveregister:slaveregister_inst|Mux_658_rtl_483_rtl_780~1 at LC2_1_H1
--operation mode is normal

AB1L444 = AB1L344 & (LB4_q[0] # !B1L81Q) # !AB1L344 & B1L81Q & LB3_q[0];


--LB2_q[1] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC1_1_J1
LB2_q[1]_data_in = C2L2;
LB2_q[1]_write_enable = A1L522;
LB2_q[1]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[1]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[1]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[1] = MEMORY_SEGMENT(LB2_q[1]_data_in, LB2_q[1]_write_enable, LB2_q[1]_clock_0, LB2_q[1]_clock_1, , , , , VCC, LB2_q[1]_write_address, LB2_q[1]_read_address);


--LB1_q[1] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC1_1_K1
LB1_q[1]_data_in = C1L2;
LB1_q[1]_write_enable = A1L422;
LB1_q[1]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[1]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[1]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[1] = MEMORY_SEGMENT(LB1_q[1]_data_in, LB1_q[1]_write_enable, LB1_q[1]_clock_0, LB1_q[1]_clock_1, , , , , VCC, LB1_q[1]_write_address, LB1_q[1]_read_address);


--A1L762 is rtl~1208 at LC6_16_J1
--operation mode is normal

A1L762 = A1L614 & (B1L71Q & LB2_q[1] # !B1L71Q & LB1_q[1]);


--QB1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC6_1_I1
QB1_q[1]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[1] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[1]_write_address, QB1_q[1]_read_address);


--A1L342 is rtl~278 at LC6_9_J1
--operation mode is normal

A1L342 = !B1L12Q & !B1L22Q & QB1_q[1];


--AB1_command_4_local[1] is slaveregister:slaveregister_inst|command_4_local[1] at LC7_6_H1
--operation mode is normal

AB1_command_4_local[1]_lut_out = SB1_MASTERHWDATA[1];
AB1_command_4_local[1] = DFFE(AB1_command_4_local[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1] at LC10_16_L1
--operation mode is normal

AB1_com_ctrl_local[1]_lut_out = SB1_MASTERHWDATA[1];
AB1_com_ctrl_local[1] = DFFE(AB1_com_ctrl_local[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L662 is rtl~1187 at LC5_16_L1
--operation mode is normal

A1L662 = B1L01Q & !B1L9Q & !B1L8Q & AB1_com_ctrl_local[1];


--AB1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1] at LC7_16_L1
--operation mode is normal

AB1_command_3_local[1]_lut_out = SB1_MASTERHWDATA[1];
AB1_command_3_local[1] = DFFE(AB1_command_3_local[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L263 is rtl~2139 at LC9_16_L1
--operation mode is normal

A1L263 = B1L9Q & !B1L8Q & AB1_command_3_local[1];


--R1L27Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[1]~reg0 at LC3_5_L1
--operation mode is normal

R1L27Q_lut_out = JB9_sload_path[1];
R1L27Q = DFFE(R1L27Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--R1L39Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~reg0 at LC2_5_L1
--operation mode is normal

R1L39Q_lut_out = JB01_sload_path[1];
R1L39Q = DFFE(R1L39Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L363 is rtl~2140 at LC10_5_L1
--operation mode is normal

A1L363 = !B1L9Q & (B1L8Q & R1L27Q # !B1L8Q & R1L39Q);


--A1L463 is rtl~2143 at LC5_15_L1
--operation mode is normal

A1L463 = A1L662 # !B1L01Q & (A1L363 # A1L263);


--A1L333 is rtl~1890 at LC2_15_L1
--operation mode is normal

A1L333 = A1L714 & (AB1_command_4_local[1] # !B1L21Q & A1L463) # !A1L714 & !B1L21Q & A1L463;


--J1L38Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[33]~reg0 at LC3_8_F1
--operation mode is normal

J1L38Q_lut_out = JB31_sload_path[33];
J1L38Q = DFFE(J1L38Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L27Q is hit_counter:inst_hit_counter|multiSPEcnt[1]~reg0 at LC6_8_F1
--operation mode is normal

Q1L27Q_lut_out = JB7_sload_path[1];
Q1L27Q = DFFE(Q1L27Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L004 is slaveregister:slaveregister_inst|Mux_357_rtl_437_rtl_631~4 at LC1_8_F1
--operation mode is normal

AB1L004 = Q1L27Q & (J1L38Q # !B1L21Q) # !Q1L27Q & B1L21Q & J1L38Q;


--AB1L104 is slaveregister:slaveregister_inst|Mux_357_rtl_437_rtl_631~9 at LC3_4_F1
--operation mode is normal

AB1L104 = B1L01Q & AB1L004 # !B1L01Q & JB31_sload_path[33] & B1L21Q;


--AB1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1] at LC6_3_I1
--operation mode is normal

AB1_command_2_local[1]_lut_out = SB1_MASTERHWDATA[1];
AB1_command_2_local[1] = DFFE(AB1_command_2_local[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1L304 is slaveregister:slaveregister_inst|Mux_357_rtl_437_rtl_632~4 at LC9_3_I1
--operation mode is normal

AB1L304 = AB1_command_1_local[1] & (AB1_command_2_local[1] # !B1L01Q) # !AB1_command_1_local[1] & B1L01Q & AB1_command_2_local[1];


--J1L2Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[1]~reg0 at LC4_3_I1
--operation mode is normal

J1L2Q_lut_out = JB31_sload_path[1];
J1L2Q = DFFE(J1L2Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L404 is slaveregister:slaveregister_inst|Mux_357_rtl_437_rtl_632~9 at LC5_3_I1
--operation mode is normal

AB1L404 = B1L21Q & !B1L01Q & J1L2Q # !B1L21Q & AB1L304;


--Q1L29Q is hit_counter:inst_hit_counter|oneSPEcnt[1]~reg0 at LC3_2_K1
--operation mode is normal

Q1L29Q_lut_out = JB8_sload_path[1];
Q1L29Q = DFFE(Q1L29Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1] at LC9_13_H1
--operation mode is normal

AB1_command_0_local[1]_lut_out = SB1_MASTERHWDATA[1];
AB1_command_0_local[1] = DFFE(AB1_command_0_local[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L893 is slaveregister:slaveregister_inst|Mux_357_rtl_437_rtl_630~0 at LC10_4_F1
--operation mode is normal

AB1L893 = B1L21Q & (B1L01Q # JB31_sload_path[1]) # !B1L21Q & AB1_command_0_local[1] & !B1L01Q;


--J1L15Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[1]~reg0 at LC2_4_F1
--operation mode is normal

J1L15Q_lut_out = JB31_sload_path[1];
J1L15Q = DFFE(J1L15Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L993 is slaveregister:slaveregister_inst|Mux_357_rtl_437_rtl_630~1 at LC8_4_F1
--operation mode is normal

AB1L993 = AB1L893 & (J1L15Q # !B1L01Q) # !AB1L893 & B1L01Q & Q1L29Q;


--AB1L693 is slaveregister:slaveregister_inst|Mux_357_rtl_437_rtl_629~0 at LC5_4_F1
--operation mode is normal

AB1L693 = B1L9Q & (AB1L404 # B1L8Q) # !B1L9Q & !B1L8Q & AB1L993;


--J1L43Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[33]~reg0 at LC6_4_F1
--operation mode is normal

J1L43Q_lut_out = JB31_sload_path[33];
J1L43Q = DFFE(J1L43Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L952 is rtl~1106 at LC1_4_F1
--operation mode is normal

A1L952 = B1L21Q & !B1L01Q & J1L43Q;


--AB1L793 is slaveregister:slaveregister_inst|Mux_357_rtl_437_rtl_629~1 at LC4_4_F1
--operation mode is normal

AB1L793 = AB1L693 & (A1L952 # !B1L8Q) # !AB1L693 & B1L8Q & AB1L104;


--A1L433 is rtl~1895 at LC7_4_F1
--operation mode is normal

A1L433 = A1L333 & (B1L11Q # AB1L793) # !A1L333 & !B1L11Q & AB1L793;


--LB3_q[1] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC3_1_E2
LB3_q[1]_data_in = L1L41;
LB3_q[1]_write_enable = A1L222;
LB3_q[1]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[1]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[1]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[1] = MEMORY_SEGMENT(LB3_q[1]_data_in, LB3_q[1]_write_enable, LB3_q[1]_clock_0, LB3_q[1]_clock_1, , , , , VCC, LB3_q[1]_write_address, LB3_q[1]_read_address);


--AB1L144 is slaveregister:slaveregister_inst|Mux_657_rtl_486_rtl_783~0 at LC6_10_F1
--operation mode is normal

AB1L144 = B1L81Q & (B1L71Q # LB3_q[1]) # !B1L81Q & QB1_q[1] & !B1L71Q;


--LB4_q[1] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC2_1_F1
LB4_q[1]_data_in = P1L2;
LB4_q[1]_write_enable = A1L322;
LB4_q[1]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[1]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[1]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[1]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[1] = MEMORY_SEGMENT(LB4_q[1]_data_in, LB4_q[1]_write_enable, LB4_q[1]_clock_0, LB4_q[1]_clock_1, , , , , VCC, LB4_q[1]_write_address, LB4_q[1]_read_address);


--AB1L244 is slaveregister:slaveregister_inst|Mux_657_rtl_486_rtl_783~1 at LC9_4_F1
--operation mode is normal

AB1L244 = AB1L144 & (LB4_q[1] # !B1L71Q) # !AB1L144 & B1L71Q & A1L433;


--LB2_q[2] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC3_1_M1
LB2_q[2]_data_in = C2L3;
LB2_q[2]_write_enable = A1L522;
LB2_q[2]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[2]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[2]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[2] = MEMORY_SEGMENT(LB2_q[2]_data_in, LB2_q[2]_write_enable, LB2_q[2]_clock_0, LB2_q[2]_clock_1, , , , , VCC, LB2_q[2]_write_address, LB2_q[2]_read_address);


--LB1_q[2] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC1_1_H1
LB1_q[2]_data_in = C1L3;
LB1_q[2]_write_enable = A1L422;
LB1_q[2]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[2]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[2]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[2] = MEMORY_SEGMENT(LB1_q[2]_data_in, LB1_q[2]_write_enable, LB1_q[2]_clock_0, LB1_q[2]_clock_1, , , , , VCC, LB1_q[2]_write_address, LB1_q[2]_read_address);


--A1L172 is rtl~1241 at LC3_16_H1
--operation mode is normal

A1L172 = A1L614 & (B1L71Q & LB2_q[2] # !B1L71Q & LB1_q[2]);


--QB1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC8_1_I1
QB1_q[2]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[2] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[2]_write_address, QB1_q[2]_read_address);


--A1L442 is rtl~296 at LC5_1_F1
--operation mode is normal

A1L442 = QB1_q[2] & !B1L12Q & !B1L22Q;


--LB3_q[2] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC4_1_L2
LB3_q[2]_data_in = L1L51;
LB3_q[2]_write_enable = A1L222;
LB3_q[2]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[2]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[2]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[2] = MEMORY_SEGMENT(LB3_q[2]_data_in, LB3_q[2]_write_enable, LB3_q[2]_clock_0, LB3_q[2]_clock_1, , , , , VCC, LB3_q[2]_write_address, LB3_q[2]_read_address);


--A1L814 is rtl~15196 at LC4_3_F1
--operation mode is normal

A1L814 = !B1L21Q & !B1L8Q;


--AB1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2] at LC6_2_E1
--operation mode is normal

AB1_command_2_local[2]_lut_out = SB1_MASTERHWDATA[2];
AB1_command_2_local[2] = DFFE(AB1_command_2_local[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L072 is rtl~1224 at LC3_2_F1
--operation mode is normal

A1L072 = B1L01Q & !B1L11Q & AB1_command_2_local[2];


--AB1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2] at LC5_3_E1
--operation mode is normal

AB1_command_3_local[2]_lut_out = SB1_MASTERHWDATA[2];
AB1_command_3_local[2] = DFFE(AB1_command_3_local[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--AB1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2] at LC3_12_E1
--operation mode is normal

AB1_command_1_local[2]_lut_out = SB1_MASTERHWDATA[2];
AB1_command_1_local[2] = DFFE(AB1_command_1_local[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--A1L533 is rtl~1903 at LC3_13_E1
--operation mode is normal

A1L533 = !B1L01Q & (B1L11Q & AB1_command_3_local[2] # !B1L11Q & AB1_command_1_local[2]);


--A1L563 is rtl~2149 at LC4_2_F1
--operation mode is normal

A1L563 = A1L124 # A1L814 & (A1L072 # A1L533);


--AB1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2] at LC10_1_G1
--operation mode is normal

AB1_com_ctrl_local[2]_lut_out = SB1_MASTERHWDATA[2];
AB1_com_ctrl_local[2] = DFFE(AB1_com_ctrl_local[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--R1L37Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[2]~reg0 at LC6_11_O2
--operation mode is normal

R1L37Q_lut_out = JB9_sload_path[2];
R1L37Q = DFFE(R1L37Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--R1L49Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[2]~reg0 at LC9_11_O2
--operation mode is normal

R1L49Q_lut_out = JB01_sload_path[2];
R1L49Q = DFFE(R1L49Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L862 is rtl~1212 at LC5_11_O2
--operation mode is normal

A1L862 = R1L37Q & (B1L8Q # R1L49Q) # !R1L37Q & !B1L8Q & R1L49Q;


--A1L962 is rtl~1217 at LC10_2_G1
--operation mode is normal

A1L962 = B1L01Q & AB1_com_ctrl_local[2] # !B1L01Q & A1L862;


--J1L25Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[2]~reg0 at LC1_2_F1
--operation mode is normal

J1L25Q_lut_out = JB31_sload_path[2];
J1L25Q = DFFE(J1L25Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L493 is slaveregister:slaveregister_inst|Mux_356_rtl_440_rtl_641~0 at LC9_2_F1
--operation mode is normal

AB1L493 = B1L01Q & (B1L8Q # J1L25Q) # !B1L01Q & JB31_sload_path[2] & !B1L8Q;


--J1L48Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[34]~reg0 at LC5_2_F1
--operation mode is normal

J1L48Q_lut_out = JB31_sload_path[34];
J1L48Q = DFFE(J1L48Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L593 is slaveregister:slaveregister_inst|Mux_356_rtl_440_rtl_641~1 at LC1_1_F1
--operation mode is normal

AB1L593 = AB1L493 & (J1L48Q # !B1L8Q) # !AB1L493 & B1L8Q & JB31_sload_path[34];


--Q1L37Q is hit_counter:inst_hit_counter|multiSPEcnt[2]~reg0 at LC4_8_F1
--operation mode is normal

Q1L37Q_lut_out = JB7_sload_path[2];
Q1L37Q = DFFE(Q1L37Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--Q1L39Q is hit_counter:inst_hit_counter|oneSPEcnt[2]~reg0 at LC9_10_G1
--operation mode is normal

Q1L39Q_lut_out = JB8_sload_path[2];
Q1L39Q = DFFE(Q1L39Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2] at LC10_13_G1
--operation mode is normal

AB1_command_0_local[2]_lut_out = SB1_MASTERHWDATA[2];
AB1_command_0_local[2] = DFFE(AB1_command_0_local[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L293 is slaveregister:slaveregister_inst|Mux_356_rtl_440_rtl_640~4 at LC9_9_G1
--operation mode is normal

AB1L293 = AB1_command_0_local[2] & (Q1L39Q # !B1L01Q) # !AB1_command_0_local[2] & B1L01Q & Q1L39Q;


--AB1L393 is slaveregister:slaveregister_inst|Mux_356_rtl_440_rtl_640~9 at LC5_8_F1
--operation mode is normal

AB1L393 = B1L8Q & Q1L37Q & B1L01Q # !B1L8Q & AB1L293;


--AB1L093 is slaveregister:slaveregister_inst|Mux_356_rtl_440_rtl_639~0 at LC10_1_F1
--operation mode is normal

AB1L093 = B1L21Q & (B1L11Q # AB1L593) # !B1L21Q & AB1L393 & !B1L11Q;


--AB1_command_4_local[2] is slaveregister:slaveregister_inst|command_4_local[2] at LC1_5_H1
--operation mode is normal

AB1_command_4_local[2]_lut_out = SB1_MASTERHWDATA[2];
AB1_command_4_local[2] = DFFE(AB1_command_4_local[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--A1L024 is rtl~15270 at LC5_8_H1
--operation mode is normal

A1L024 = !B1L8Q & !B1L01Q & AB1_command_4_local[2];


--AB1L193 is slaveregister:slaveregister_inst|Mux_356_rtl_440_rtl_639~1 at LC7_1_F1
--operation mode is normal

AB1L193 = AB1L093 & (A1L024 # !B1L11Q) # !AB1L093 & A1L962 & B1L11Q;


--A1L663 is rtl~2154 at LC6_1_F1
--operation mode is normal

A1L663 = A1L563 & (B1L9Q # AB1L193) # !A1L563 & !B1L9Q & AB1L193;


--AB1L934 is slaveregister:slaveregister_inst|Mux_656_rtl_489_rtl_786~0 at LC2_1_F1
--operation mode is normal

AB1L934 = B1L71Q & (B1L81Q # A1L663) # !B1L71Q & QB1_q[2] & !B1L81Q;


--LB4_q[2] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC4_1_L1
LB4_q[2]_data_in = P1L3;
LB4_q[2]_write_enable = A1L322;
LB4_q[2]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[2]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[2]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[2]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[2] = MEMORY_SEGMENT(LB4_q[2]_data_in, LB4_q[2]_write_enable, LB4_q[2]_clock_0, LB4_q[2]_clock_1, , , , , VCC, LB4_q[2]_write_address, LB4_q[2]_read_address);


--AB1L044 is slaveregister:slaveregister_inst|Mux_656_rtl_489_rtl_786~1 at LC9_1_F1
--operation mode is normal

AB1L044 = AB1L934 & (LB4_q[2] # !B1L81Q) # !AB1L934 & LB3_q[2] & B1L81Q;


--LB2_q[3] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC1_1_M1
LB2_q[3]_data_in = C2L4;
LB2_q[3]_write_enable = A1L522;
LB2_q[3]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[3]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[3]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[3] = MEMORY_SEGMENT(LB2_q[3]_data_in, LB2_q[3]_write_enable, LB2_q[3]_clock_0, LB2_q[3]_clock_1, , , , , VCC, LB2_q[3]_write_address, LB2_q[3]_read_address);


--LB1_q[3] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC4_1_H1
LB1_q[3]_data_in = C1L4;
LB1_q[3]_write_enable = A1L422;
LB1_q[3]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[3]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[3]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[3] = MEMORY_SEGMENT(LB1_q[3]_data_in, LB1_q[3]_write_enable, LB1_q[3]_clock_0, LB1_q[3]_clock_1, , , , , VCC, LB1_q[3]_write_address, LB1_q[3]_read_address);


--A1L372 is rtl~1267 at LC3_14_M1
--operation mode is normal

A1L372 = A1L614 & (B1L71Q & LB2_q[3] # !B1L71Q & LB1_q[3]);


--QB1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC3_1_I1
QB1_q[3]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[3] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[3]_write_address, QB1_q[3]_read_address);


--A1L542 is rtl~308 at LC5_14_M1
--operation mode is normal

A1L542 = !B1L12Q & !B1L22Q & QB1_q[3];


--AB1_command_4_local[3] is slaveregister:slaveregister_inst|command_4_local[3] at LC6_5_H1
--operation mode is normal

AB1_command_4_local[3]_lut_out = SB1_MASTERHWDATA[3];
AB1_command_4_local[3] = DFFE(AB1_command_4_local[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3] at LC8_6_L1
--operation mode is normal

AB1_com_ctrl_local[3]_lut_out = SB1_MASTERHWDATA[3];
AB1_com_ctrl_local[3] = DFFE(AB1_com_ctrl_local[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L272 is rtl~1246 at LC2_6_L1
--operation mode is normal

A1L272 = AB1_com_ctrl_local[3] & !B1L8Q & B1L01Q & !B1L9Q;


--AB1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3] at LC7_5_L1
--operation mode is normal

AB1_command_3_local[3]_lut_out = SB1_MASTERHWDATA[3];
AB1_command_3_local[3] = DFFE(AB1_command_3_local[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L763 is rtl~2157 at LC4_6_L1
--operation mode is normal

A1L763 = B1L9Q & AB1_command_3_local[3] & !B1L8Q;


--R1L47Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[3]~reg0 at LC1_8_L1
--operation mode is normal

R1L47Q_lut_out = JB9_sload_path[3];
R1L47Q = DFFE(R1L47Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--R1L59Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[3]~reg0 at LC4_8_L1
--operation mode is normal

R1L59Q_lut_out = JB01_sload_path[3];
R1L59Q = DFFE(R1L59Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L863 is rtl~2158 at LC4_7_L1
--operation mode is normal

A1L863 = !B1L9Q & (B1L8Q & R1L47Q # !B1L8Q & R1L59Q);


--A1L963 is rtl~2161 at LC5_6_L1
--operation mode is normal

A1L963 = A1L272 # !B1L01Q & (A1L863 # A1L763);


--A1L633 is rtl~1927 at LC3_6_L1
--operation mode is normal

A1L633 = AB1_command_4_local[3] & (A1L714 # !B1L21Q & A1L963) # !AB1_command_4_local[3] & !B1L21Q & A1L963;


--J1L58Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[35]~reg0 at LC10_9_G1
--operation mode is normal

J1L58Q_lut_out = JB31_sload_path[35];
J1L58Q = DFFE(J1L58Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L47Q is hit_counter:inst_hit_counter|multiSPEcnt[3]~reg0 at LC3_15_K1
--operation mode is normal

Q1L47Q_lut_out = JB7_sload_path[3];
Q1L47Q = DFFE(Q1L47Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L683 is slaveregister:slaveregister_inst|Mux_355_rtl_443_rtl_651~4 at LC8_8_G1
--operation mode is normal

AB1L683 = Q1L47Q & (J1L58Q # !B1L21Q) # !Q1L47Q & B1L21Q & J1L58Q;


--AB1L783 is slaveregister:slaveregister_inst|Mux_355_rtl_443_rtl_651~9 at LC4_10_F1
--operation mode is normal

AB1L783 = B1L01Q & AB1L683 # !B1L01Q & JB31_sload_path[35] & B1L21Q;


--AB1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3] at LC3_9_E1
--operation mode is normal

AB1_command_2_local[3]_lut_out = SB1_MASTERHWDATA[3];
AB1_command_2_local[3] = DFFE(AB1_command_2_local[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3] at LC9_8_E1
--operation mode is normal

AB1_command_1_local[3]_lut_out = SB1_MASTERHWDATA[3];
AB1_command_1_local[3] = DFFE(AB1_command_1_local[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1L883 is slaveregister:slaveregister_inst|Mux_355_rtl_443_rtl_652~4 at LC8_9_E1
--operation mode is normal

AB1L883 = B1L01Q & AB1_command_2_local[3] # !B1L01Q & AB1_command_1_local[3];


--J1L4Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[3]~reg0 at LC3_11_E1
--operation mode is normal

J1L4Q_lut_out = JB31_sload_path[3];
J1L4Q = DFFE(J1L4Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L983 is slaveregister:slaveregister_inst|Mux_355_rtl_443_rtl_652~9 at LC9_11_E1
--operation mode is normal

AB1L983 = B1L21Q & !B1L01Q & J1L4Q # !B1L21Q & AB1L883;


--Q1L49Q is hit_counter:inst_hit_counter|oneSPEcnt[3]~reg0 at LC7_4_K1
--operation mode is normal

Q1L49Q_lut_out = JB8_sload_path[3];
Q1L49Q = DFFE(Q1L49Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3] at LC1_10_E1
--operation mode is normal

AB1_command_0_local[3]_lut_out = SB1_MASTERHWDATA[3];
AB1_command_0_local[3] = DFFE(AB1_command_0_local[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L483 is slaveregister:slaveregister_inst|Mux_355_rtl_443_rtl_650~0 at LC7_10_F1
--operation mode is normal

AB1L483 = B1L21Q & (B1L01Q # JB31_sload_path[3]) # !B1L21Q & AB1_command_0_local[3] & !B1L01Q;


--J1L35Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[3]~reg0 at LC5_10_F1
--operation mode is normal

J1L35Q_lut_out = JB31_sload_path[3];
J1L35Q = DFFE(J1L35Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L583 is slaveregister:slaveregister_inst|Mux_355_rtl_443_rtl_650~1 at LC10_10_F1
--operation mode is normal

AB1L583 = AB1L483 & (J1L35Q # !B1L01Q) # !AB1L483 & Q1L49Q & B1L01Q;


--AB1L283 is slaveregister:slaveregister_inst|Mux_355_rtl_443_rtl_649~0 at LC1_10_F1
--operation mode is normal

AB1L283 = B1L9Q & (B1L8Q # AB1L983) # !B1L9Q & !B1L8Q & AB1L583;


--J1L63Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[35]~reg0 at LC10_15_F1
--operation mode is normal

J1L63Q_lut_out = JB31_sload_path[35];
J1L63Q = DFFE(J1L63Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L062 is rtl~1107 at LC9_10_F1
--operation mode is normal

A1L062 = B1L21Q & !B1L01Q & J1L63Q;


--AB1L383 is slaveregister:slaveregister_inst|Mux_355_rtl_443_rtl_649~1 at LC3_10_F1
--operation mode is normal

AB1L383 = AB1L283 & (A1L062 # !B1L8Q) # !AB1L283 & B1L8Q & AB1L783;


--A1L733 is rtl~1932 at LC8_10_F1
--operation mode is normal

A1L733 = A1L633 & (B1L11Q # AB1L383) # !A1L633 & !B1L11Q & AB1L383;


--LB3_q[3] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC3_1_L2
LB3_q[3]_data_in = L1L61;
LB3_q[3]_write_enable = A1L222;
LB3_q[3]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[3]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[3]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[3] = MEMORY_SEGMENT(LB3_q[3]_data_in, LB3_q[3]_write_enable, LB3_q[3]_clock_0, LB3_q[3]_clock_1, , , , , VCC, LB3_q[3]_write_address, LB3_q[3]_read_address);


--AB1L734 is slaveregister:slaveregister_inst|Mux_655_rtl_492_rtl_789~0 at LC9_15_F1
--operation mode is normal

AB1L734 = B1L81Q & (B1L71Q # LB3_q[3]) # !B1L81Q & QB1_q[3] & !B1L71Q;


--LB4_q[3] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC3_1_L1
LB4_q[3]_data_in = P1L4;
LB4_q[3]_write_enable = A1L322;
LB4_q[3]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[3]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[3]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[3]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[3] = MEMORY_SEGMENT(LB4_q[3]_data_in, LB4_q[3]_write_enable, LB4_q[3]_clock_0, LB4_q[3]_clock_1, , , , , VCC, LB4_q[3]_write_address, LB4_q[3]_read_address);


--AB1L834 is slaveregister:slaveregister_inst|Mux_655_rtl_492_rtl_789~1 at LC2_10_F1
--operation mode is normal

AB1L834 = AB1L734 & (LB4_q[3] # !B1L71Q) # !AB1L734 & B1L71Q & A1L733;


--LB2_q[4] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC2_1_G1
LB2_q[4]_data_in = C2L5;
LB2_q[4]_write_enable = A1L522;
LB2_q[4]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[4]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[4]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[4] = MEMORY_SEGMENT(LB2_q[4]_data_in, LB2_q[4]_write_enable, LB2_q[4]_clock_0, LB2_q[4]_clock_1, , , , , VCC, LB2_q[4]_write_address, LB2_q[4]_read_address);


--LB1_q[4] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC3_1_A1
LB1_q[4]_data_in = C1L5;
LB1_q[4]_write_enable = A1L422;
LB1_q[4]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[4]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[4]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[4] = MEMORY_SEGMENT(LB1_q[4]_data_in, LB1_q[4]_write_enable, LB1_q[4]_clock_0, LB1_q[4]_clock_1, , , , , VCC, LB1_q[4]_write_address, LB1_q[4]_read_address);


--A1L472 is rtl~1293 at LC6_16_G1
--operation mode is normal

A1L472 = A1L614 & (B1L71Q & LB2_q[4] # !B1L71Q & LB1_q[4]);


--QB1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC5_1_I1
QB1_q[4]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[4] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[4]_write_address, QB1_q[4]_read_address);


--A1L642 is rtl~320 at LC9_3_M1
--operation mode is normal

A1L642 = QB1_q[4] & !B1L22Q & !B1L12Q;


--LB3_q[4] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC2_1_L2
LB3_q[4]_data_in = L1L71;
LB3_q[4]_write_enable = A1L222;
LB3_q[4]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[4]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[4]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[4] = MEMORY_SEGMENT(LB3_q[4]_data_in, LB3_q[4]_write_enable, LB3_q[4]_clock_0, LB3_q[4]_clock_1, , , , , VCC, LB3_q[4]_write_address, LB3_q[4]_read_address);


--AB1_command_4_local[4] is slaveregister:slaveregister_inst|command_4_local[4] at LC1_14_L1
--operation mode is normal

AB1_command_4_local[4]_lut_out = SB1_MASTERHWDATA[4];
AB1_command_4_local[4] = DFFE(AB1_command_4_local[4]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4] at LC3_7_L1
--operation mode is normal

AB1_com_ctrl_local[4]_lut_out = SB1_MASTERHWDATA[4];
AB1_com_ctrl_local[4] = DFFE(AB1_com_ctrl_local[4]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L593 is rtl~3265 at LC9_7_L1
--operation mode is normal

A1L593 = !B1L8Q & !B1L9Q & B1L01Q & AB1_com_ctrl_local[4];


--R1L57Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[4]~reg0 at LC7_8_L1
--operation mode is normal

R1L57Q_lut_out = JB9_sload_path[4];
R1L57Q = DFFE(R1L57Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L293 is rtl~3260 at LC5_7_L1
--operation mode is normal

A1L293 = !B1L9Q & B1L8Q & R1L57Q;


--AB1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4] at LC7_13_L1
--operation mode is normal

AB1_command_3_local[4]_lut_out = SB1_MASTERHWDATA[4];
AB1_command_3_local[4] = DFFE(AB1_command_3_local[4]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--R1L69Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[4]~reg0 at LC2_8_L1
--operation mode is normal

R1L69Q_lut_out = JB01_sload_path[4];
R1L69Q = DFFE(R1L69Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L393 is rtl~3261 at LC7_7_L1
--operation mode is normal

A1L393 = !B1L8Q & (B1L9Q & AB1_command_3_local[4] # !B1L9Q & R1L69Q);


--A1L493 is rtl~3264 at LC10_7_L1
--operation mode is normal

A1L493 = A1L593 # !B1L01Q & (A1L393 # A1L293);


--A1L833 is rtl~1944 at LC7_6_L1
--operation mode is normal

A1L833 = AB1_command_4_local[4] & (A1L714 # !B1L21Q & A1L493) # !AB1_command_4_local[4] & !B1L21Q & A1L493;


--J1L68Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[36]~reg0 at LC8_8_F1
--operation mode is normal

J1L68Q_lut_out = JB31_sload_path[36];
J1L68Q = DFFE(J1L68Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L57Q is hit_counter:inst_hit_counter|multiSPEcnt[4]~reg0 at LC10_8_F1
--operation mode is normal

Q1L57Q_lut_out = JB7_sload_path[4];
Q1L57Q = DFFE(Q1L57Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L873 is slaveregister:slaveregister_inst|Mux_354_rtl_446_rtl_661~4 at LC2_8_F1
--operation mode is normal

AB1L873 = Q1L57Q & (J1L68Q # !B1L21Q) # !Q1L57Q & B1L21Q & J1L68Q;


--AB1L973 is slaveregister:slaveregister_inst|Mux_354_rtl_446_rtl_661~9 at LC7_8_F1
--operation mode is normal

AB1L973 = B1L01Q & AB1L873 # !B1L01Q & B1L21Q & JB31_sload_path[36];


--AB1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4] at LC5_8_M1
--operation mode is normal

AB1_command_2_local[4]_lut_out = SB1_MASTERHWDATA[4];
AB1_command_2_local[4] = DFFE(AB1_command_2_local[4]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4] at LC4_8_E1
--operation mode is normal

AB1_command_1_local[4]_lut_out = SB1_MASTERHWDATA[4];
AB1_command_1_local[4] = DFFE(AB1_command_1_local[4]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1L083 is slaveregister:slaveregister_inst|Mux_354_rtl_446_rtl_662~4 at LC3_7_M1
--operation mode is normal

AB1L083 = AB1_command_1_local[4] & (AB1_command_2_local[4] # !B1L01Q) # !AB1_command_1_local[4] & B1L01Q & AB1_command_2_local[4];


--J1L5Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[4]~reg0 at LC8_4_M1
--operation mode is normal

J1L5Q_lut_out = JB31_sload_path[4];
J1L5Q = DFFE(J1L5Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L183 is slaveregister:slaveregister_inst|Mux_354_rtl_446_rtl_662~9 at LC9_4_M1
--operation mode is normal

AB1L183 = B1L21Q & !B1L01Q & J1L5Q # !B1L21Q & AB1L083;


--Q1L59Q is hit_counter:inst_hit_counter|oneSPEcnt[4]~reg0 at LC5_2_K1
--operation mode is normal

Q1L59Q_lut_out = JB8_sload_path[4];
Q1L59Q = DFFE(Q1L59Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4] at LC4_4_M1
--operation mode is normal

AB1_command_0_local[4]_lut_out = SB1_MASTERHWDATA[4];
AB1_command_0_local[4] = DFFE(AB1_command_0_local[4]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L673 is slaveregister:slaveregister_inst|Mux_354_rtl_446_rtl_660~0 at LC1_4_M1
--operation mode is normal

AB1L673 = B1L21Q & (B1L01Q # JB31_sload_path[4]) # !B1L21Q & !B1L01Q & AB1_command_0_local[4];


--J1L45Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[4]~reg0 at LC7_3_M1
--operation mode is normal

J1L45Q_lut_out = JB31_sload_path[4];
J1L45Q = DFFE(J1L45Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L773 is slaveregister:slaveregister_inst|Mux_354_rtl_446_rtl_660~1 at LC10_3_M1
--operation mode is normal

AB1L773 = AB1L673 & (J1L45Q # !B1L01Q) # !AB1L673 & Q1L59Q & B1L01Q;


--AB1L473 is slaveregister:slaveregister_inst|Mux_354_rtl_446_rtl_659~0 at LC4_3_M1
--operation mode is normal

AB1L473 = B1L9Q & (B1L8Q # AB1L183) # !B1L9Q & !B1L8Q & AB1L773;


--J1L73Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[36]~reg0 at LC8_15_F1
--operation mode is normal

J1L73Q_lut_out = JB31_sload_path[36];
J1L73Q = DFFE(J1L73Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L162 is rtl~1108 at LC5_15_F1
--operation mode is normal

A1L162 = !B1L01Q & B1L21Q & J1L73Q;


--AB1L573 is slaveregister:slaveregister_inst|Mux_354_rtl_446_rtl_659~1 at LC5_3_M1
--operation mode is normal

AB1L573 = AB1L473 & (A1L162 # !B1L8Q) # !AB1L473 & B1L8Q & AB1L973;


--A1L933 is rtl~1949 at LC8_3_M1
--operation mode is normal

A1L933 = A1L833 & (B1L11Q # AB1L573) # !A1L833 & !B1L11Q & AB1L573;


--AB1L534 is slaveregister:slaveregister_inst|Mux_654_rtl_495_rtl_792~0 at LC3_3_M1
--operation mode is normal

AB1L534 = B1L71Q & (B1L81Q # A1L933) # !B1L71Q & QB1_q[4] & !B1L81Q;


--LB4_q[4] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC1_1_L1
LB4_q[4]_data_in = P1L5;
LB4_q[4]_write_enable = A1L322;
LB4_q[4]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[4]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[4]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[4]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[4] = MEMORY_SEGMENT(LB4_q[4]_data_in, LB4_q[4]_write_enable, LB4_q[4]_clock_0, LB4_q[4]_clock_1, , , , , VCC, LB4_q[4]_write_address, LB4_q[4]_read_address);


--AB1L634 is slaveregister:slaveregister_inst|Mux_654_rtl_495_rtl_792~1 at LC6_3_M1
--operation mode is normal

AB1L634 = AB1L534 & (LB4_q[4] # !B1L81Q) # !AB1L534 & LB3_q[4] & B1L81Q;


--LB2_q[5] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC4_1_G1
LB2_q[5]_data_in = C2L6;
LB2_q[5]_write_enable = A1L522;
LB2_q[5]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[5]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[5]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[5] = MEMORY_SEGMENT(LB2_q[5]_data_in, LB2_q[5]_write_enable, LB2_q[5]_clock_0, LB2_q[5]_clock_1, , , , , VCC, LB2_q[5]_write_address, LB2_q[5]_read_address);


--LB1_q[5] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC2_1_A1
LB1_q[5]_data_in = C1L6;
LB1_q[5]_write_enable = A1L422;
LB1_q[5]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[5]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[5]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[5] = MEMORY_SEGMENT(LB1_q[5]_data_in, LB1_q[5]_write_enable, LB1_q[5]_clock_0, LB1_q[5]_clock_1, , , , , VCC, LB1_q[5]_write_address, LB1_q[5]_read_address);


--A1L672 is rtl~1319 at LC7_15_A1
--operation mode is normal

A1L672 = A1L614 & (B1L71Q & LB2_q[5] # !B1L71Q & LB1_q[5]);


--QB1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC12_1_I1
QB1_q[5]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[5] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[5]_write_address, QB1_q[5]_read_address);


--A1L742 is rtl~332 at LC1_15_B1
--operation mode is normal

A1L742 = !B1L22Q & !B1L12Q & QB1_q[5];


--AB1_command_4_local[5] is slaveregister:slaveregister_inst|command_4_local[5] at LC3_6_B1
--operation mode is normal

AB1_command_4_local[5]_lut_out = SB1_MASTERHWDATA[5];
AB1_command_4_local[5] = DFFE(AB1_command_4_local[5]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5] at LC8_8_B1
--operation mode is normal

AB1_com_ctrl_local[5]_lut_out = SB1_MASTERHWDATA[5];
AB1_com_ctrl_local[5] = DFFE(AB1_com_ctrl_local[5]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L572 is rtl~1298 at LC6_8_B1
--operation mode is normal

A1L572 = !B1L8Q & AB1_com_ctrl_local[5] & !B1L9Q & B1L01Q;


--AB1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5] at LC7_6_B1
--operation mode is normal

AB1_command_3_local[5]_lut_out = SB1_MASTERHWDATA[5];
AB1_command_3_local[5] = DFFE(AB1_command_3_local[5]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L073 is rtl~2168 at LC6_6_B1
--operation mode is normal

A1L073 = AB1_command_3_local[5] & B1L9Q & !B1L8Q;


--R1L77Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~reg0 at LC4_5_L1
--operation mode is normal

R1L77Q_lut_out = JB9_sload_path[5];
R1L77Q = DFFE(R1L77Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--R1L79Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[5]~reg0 at LC1_5_L1
--operation mode is normal

R1L79Q_lut_out = JB01_sload_path[5];
R1L79Q = DFFE(R1L79Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L173 is rtl~2169 at LC5_4_L1
--operation mode is normal

A1L173 = !B1L9Q & (B1L8Q & R1L77Q # !B1L8Q & R1L79Q);


--A1L273 is rtl~2172 at LC3_7_B1
--operation mode is normal

A1L273 = A1L572 # !B1L01Q & (A1L173 # A1L073);


--A1L043 is rtl~1961 at LC9_7_B1
--operation mode is normal

A1L043 = A1L714 & (AB1_command_4_local[5] # !B1L21Q & A1L273) # !A1L714 & !B1L21Q & A1L273;


--J1L78Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[37]~reg0 at LC2_14_B1
--operation mode is normal

J1L78Q_lut_out = JB31_sload_path[37];
J1L78Q = DFFE(J1L78Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L67Q is hit_counter:inst_hit_counter|multiSPEcnt[5]~reg0 at LC6_13_B1
--operation mode is normal

Q1L67Q_lut_out = JB7_sload_path[5];
Q1L67Q = DFFE(Q1L67Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L073 is slaveregister:slaveregister_inst|Mux_353_rtl_449_rtl_671~4 at LC8_13_B1
--operation mode is normal

AB1L073 = B1L21Q & J1L78Q # !B1L21Q & Q1L67Q;


--AB1L173 is slaveregister:slaveregister_inst|Mux_353_rtl_449_rtl_671~9 at LC9_14_B1
--operation mode is normal

AB1L173 = B1L01Q & AB1L073 # !B1L01Q & B1L21Q & JB31_sload_path[37];


--AB1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5] at LC3_6_E1
--operation mode is normal

AB1_command_2_local[5]_lut_out = SB1_MASTERHWDATA[5];
AB1_command_2_local[5] = DFFE(AB1_command_2_local[5]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5] at LC4_7_E1
--operation mode is normal

AB1_command_1_local[5]_lut_out = SB1_MASTERHWDATA[5];
AB1_command_1_local[5] = DFFE(AB1_command_1_local[5]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1L273 is slaveregister:slaveregister_inst|Mux_353_rtl_449_rtl_672~4 at LC6_6_E1
--operation mode is normal

AB1L273 = AB1_command_1_local[5] & (AB1_command_2_local[5] # !B1L01Q) # !AB1_command_1_local[5] & B1L01Q & AB1_command_2_local[5];


--J1L6Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[5]~reg0 at LC2_6_E1
--operation mode is normal

J1L6Q_lut_out = JB31_sload_path[5];
J1L6Q = DFFE(J1L6Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L373 is slaveregister:slaveregister_inst|Mux_353_rtl_449_rtl_672~9 at LC10_6_E1
--operation mode is normal

AB1L373 = B1L21Q & !B1L01Q & J1L6Q # !B1L21Q & AB1L273;


--Q1L69Q is hit_counter:inst_hit_counter|oneSPEcnt[5]~reg0 at LC5_4_K1
--operation mode is normal

Q1L69Q_lut_out = JB8_sload_path[5];
Q1L69Q = DFFE(Q1L69Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5] at LC9_15_B1
--operation mode is normal

AB1_command_0_local[5]_lut_out = SB1_MASTERHWDATA[5];
AB1_command_0_local[5] = DFFE(AB1_command_0_local[5]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L863 is slaveregister:slaveregister_inst|Mux_353_rtl_449_rtl_670~0 at LC8_14_B1
--operation mode is normal

AB1L863 = B1L21Q & (B1L01Q # JB31_sload_path[5]) # !B1L21Q & !B1L01Q & AB1_command_0_local[5];


--J1L55Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[5]~reg0 at LC7_14_B1
--operation mode is normal

J1L55Q_lut_out = JB31_sload_path[5];
J1L55Q = DFFE(J1L55Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L963 is slaveregister:slaveregister_inst|Mux_353_rtl_449_rtl_670~1 at LC6_14_B1
--operation mode is normal

AB1L963 = AB1L863 & (J1L55Q # !B1L01Q) # !AB1L863 & Q1L69Q & B1L01Q;


--AB1L663 is slaveregister:slaveregister_inst|Mux_353_rtl_449_rtl_669~0 at LC4_14_B1
--operation mode is normal

AB1L663 = B1L9Q & (AB1L373 # B1L8Q) # !B1L9Q & !B1L8Q & AB1L963;


--J1L83Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[37]~reg0 at LC10_10_B1
--operation mode is normal

J1L83Q_lut_out = JB31_sload_path[37];
J1L83Q = DFFE(J1L83Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L262 is rtl~1109 at LC6_10_B1
--operation mode is normal

A1L262 = !B1L01Q & B1L21Q & J1L83Q;


--AB1L763 is slaveregister:slaveregister_inst|Mux_353_rtl_449_rtl_669~1 at LC10_14_B1
--operation mode is normal

AB1L763 = AB1L663 & (A1L262 # !B1L8Q) # !AB1L663 & B1L8Q & AB1L173;


--A1L143 is rtl~1966 at LC1_14_B1
--operation mode is normal

A1L143 = A1L043 & (B1L11Q # AB1L763) # !A1L043 & !B1L11Q & AB1L763;


--LB3_q[5] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC4_1_B2
LB3_q[5]_data_in = L1L81;
LB3_q[5]_write_enable = A1L222;
LB3_q[5]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[5]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[5]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[5] = MEMORY_SEGMENT(LB3_q[5]_data_in, LB3_q[5]_write_enable, LB3_q[5]_clock_0, LB3_q[5]_clock_1, , , , , VCC, LB3_q[5]_write_address, LB3_q[5]_read_address);


--AB1L334 is slaveregister:slaveregister_inst|Mux_653_rtl_498_rtl_795~0 at LC4_15_B1
--operation mode is normal

AB1L334 = B1L81Q & (B1L71Q # LB3_q[5]) # !B1L81Q & !B1L71Q & QB1_q[5];


--LB4_q[5] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC4_1_B1
LB4_q[5]_data_in = P1L6;
LB4_q[5]_write_enable = A1L322;
LB4_q[5]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[5]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[5]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[5]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[5] = MEMORY_SEGMENT(LB4_q[5]_data_in, LB4_q[5]_write_enable, LB4_q[5]_clock_0, LB4_q[5]_clock_1, , , , , VCC, LB4_q[5]_write_address, LB4_q[5]_read_address);


--AB1L434 is slaveregister:slaveregister_inst|Mux_653_rtl_498_rtl_795~1 at LC3_14_B1
--operation mode is normal

AB1L434 = AB1L334 & (LB4_q[5] # !B1L71Q) # !AB1L334 & B1L71Q & A1L143;


--LB2_q[6] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC1_1_C1
LB2_q[6]_data_in = C2L7;
LB2_q[6]_write_enable = A1L522;
LB2_q[6]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[6]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[6]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[6] = MEMORY_SEGMENT(LB2_q[6]_data_in, LB2_q[6]_write_enable, LB2_q[6]_clock_0, LB2_q[6]_clock_1, , , , , VCC, LB2_q[6]_write_address, LB2_q[6]_read_address);


--LB1_q[6] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC3_1_E1
LB1_q[6]_data_in = C1L7;
LB1_q[6]_write_enable = A1L422;
LB1_q[6]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[6]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[6]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[6] = MEMORY_SEGMENT(LB1_q[6]_data_in, LB1_q[6]_write_enable, LB1_q[6]_clock_0, LB1_q[6]_clock_1, , , , , VCC, LB1_q[6]_write_address, LB1_q[6]_read_address);


--A1L772 is rtl~1345 at LC10_16_C1
--operation mode is normal

A1L772 = A1L614 & (B1L71Q & LB2_q[6] # !B1L71Q & LB1_q[6]);


--QB1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC15_1_I1
QB1_q[6]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[6] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[6]_write_address, QB1_q[6]_read_address);


--A1L842 is rtl~344 at LC6_12_J1
--operation mode is normal

A1L842 = !B1L22Q & !B1L12Q & QB1_q[6];


--LB3_q[6] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC2_1_B2
LB3_q[6]_data_in = L1L91;
LB3_q[6]_write_enable = A1L222;
LB3_q[6]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[6]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[6]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[6] = MEMORY_SEGMENT(LB3_q[6]_data_in, LB3_q[6]_write_enable, LB3_q[6]_clock_0, LB3_q[6]_clock_1, , , , , VCC, LB3_q[6]_write_address, LB3_q[6]_read_address);


--AB1_command_4_local[6] is slaveregister:slaveregister_inst|command_4_local[6] at LC10_12_B1
--operation mode is normal

AB1_command_4_local[6]_lut_out = SB1_MASTERHWDATA[6];
AB1_command_4_local[6] = DFFE(AB1_command_4_local[6]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6] at LC4_15_L1
--operation mode is normal

AB1_com_ctrl_local[6]_lut_out = SB1_MASTERHWDATA[6];
AB1_com_ctrl_local[6] = DFFE(AB1_com_ctrl_local[6]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L993 is rtl~3712 at LC10_15_L1
--operation mode is normal

A1L993 = !B1L9Q & !B1L8Q & AB1_com_ctrl_local[6] & B1L01Q;


--R1L87Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[6]~reg0 at LC5_8_L1
--operation mode is normal

R1L87Q_lut_out = JB9_sload_path[6];
R1L87Q = DFFE(R1L87Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L693 is rtl~3707 at LC1_15_L1
--operation mode is normal

A1L693 = R1L87Q & B1L8Q & !B1L9Q;


--AB1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6] at LC2_16_L1
--operation mode is normal

AB1_command_3_local[6]_lut_out = SB1_MASTERHWDATA[6];
AB1_command_3_local[6] = DFFE(AB1_command_3_local[6]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--R1L89Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[6]~reg0 at LC7_2_L1
--operation mode is normal

R1L89Q_lut_out = JB01_sload_path[6];
R1L89Q = DFFE(R1L89Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L793 is rtl~3708 at LC8_15_L1
--operation mode is normal

A1L793 = !B1L8Q & (B1L9Q & AB1_command_3_local[6] # !B1L9Q & R1L89Q);


--A1L893 is rtl~3711 at LC9_15_L1
--operation mode is normal

A1L893 = A1L993 # !B1L01Q & (A1L693 # A1L793);


--A1L243 is rtl~1978 at LC7_13_B1
--operation mode is normal

A1L243 = A1L714 & (AB1_command_4_local[6] # !B1L21Q & A1L893) # !A1L714 & !B1L21Q & A1L893;


--J1L88Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[38]~reg0 at LC6_11_G1
--operation mode is normal

J1L88Q_lut_out = JB31_sload_path[38];
J1L88Q = DFFE(J1L88Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L77Q is hit_counter:inst_hit_counter|multiSPEcnt[6]~reg0 at LC3_10_G1
--operation mode is normal

Q1L77Q_lut_out = JB7_sload_path[6];
Q1L77Q = DFFE(Q1L77Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L263 is slaveregister:slaveregister_inst|Mux_352_rtl_452_rtl_681~4 at LC7_10_G1
--operation mode is normal

AB1L263 = Q1L77Q & (J1L88Q # !B1L21Q) # !Q1L77Q & B1L21Q & J1L88Q;


--AB1L363 is slaveregister:slaveregister_inst|Mux_352_rtl_452_rtl_681~9 at LC8_10_G1
--operation mode is normal

AB1L363 = B1L01Q & AB1L263 # !B1L01Q & B1L21Q & JB31_sload_path[38];


--AB1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6] at LC6_12_I1
--operation mode is normal

AB1_command_2_local[6]_lut_out = SB1_MASTERHWDATA[6];
AB1_command_2_local[6] = DFFE(AB1_command_2_local[6]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6] at LC2_10_I1
--operation mode is normal

AB1_command_1_local[6]_lut_out = SB1_MASTERHWDATA[6];
AB1_command_1_local[6] = DFFE(AB1_command_1_local[6]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1L463 is slaveregister:slaveregister_inst|Mux_352_rtl_452_rtl_682~4 at LC9_9_I1
--operation mode is normal

AB1L463 = AB1_command_2_local[6] & (B1L01Q # AB1_command_1_local[6]) # !AB1_command_2_local[6] & !B1L01Q & AB1_command_1_local[6];


--J1L7Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[6]~reg0 at LC3_13_J1
--operation mode is normal

J1L7Q_lut_out = JB31_sload_path[6];
J1L7Q = DFFE(J1L7Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L563 is slaveregister:slaveregister_inst|Mux_352_rtl_452_rtl_682~9 at LC10_13_J1
--operation mode is normal

AB1L563 = B1L21Q & !B1L01Q & J1L7Q # !B1L21Q & AB1L463;


--Q1L79Q is hit_counter:inst_hit_counter|oneSPEcnt[6]~reg0 at LC6_4_K1
--operation mode is normal

Q1L79Q_lut_out = JB8_sload_path[6];
Q1L79Q = DFFE(Q1L79Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6] at LC8_4_J1
--operation mode is normal

AB1_command_0_local[6]_lut_out = SB1_MASTERHWDATA[6];
AB1_command_0_local[6] = DFFE(AB1_command_0_local[6]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L063 is slaveregister:slaveregister_inst|Mux_352_rtl_452_rtl_680~0 at LC4_13_J1
--operation mode is normal

AB1L063 = B1L21Q & (B1L01Q # JB31_sload_path[6]) # !B1L21Q & !B1L01Q & AB1_command_0_local[6];


--J1L65Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[6]~reg0 at LC5_10_J1
--operation mode is normal

J1L65Q_lut_out = JB31_sload_path[6];
J1L65Q = DFFE(J1L65Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L163 is slaveregister:slaveregister_inst|Mux_352_rtl_452_rtl_680~1 at LC2_12_J1
--operation mode is normal

AB1L163 = AB1L063 & (J1L65Q # !B1L01Q) # !AB1L063 & B1L01Q & Q1L79Q;


--AB1L853 is slaveregister:slaveregister_inst|Mux_352_rtl_452_rtl_679~0 at LC1_12_J1
--operation mode is normal

AB1L853 = B1L9Q & (B1L8Q # AB1L563) # !B1L9Q & !B1L8Q & AB1L163;


--J1L93Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[38]~reg0 at LC2_10_B1
--operation mode is normal

J1L93Q_lut_out = JB31_sload_path[38];
J1L93Q = DFFE(J1L93Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L362 is rtl~1110 at LC9_10_B1
--operation mode is normal

A1L362 = !B1L01Q & B1L21Q & J1L93Q;


--AB1L953 is slaveregister:slaveregister_inst|Mux_352_rtl_452_rtl_679~1 at LC5_12_J1
--operation mode is normal

AB1L953 = AB1L853 & (A1L362 # !B1L8Q) # !AB1L853 & B1L8Q & AB1L363;


--A1L343 is rtl~1983 at LC9_12_J1
--operation mode is normal

A1L343 = A1L243 & (B1L11Q # AB1L953) # !A1L243 & !B1L11Q & AB1L953;


--AB1L134 is slaveregister:slaveregister_inst|Mux_652_rtl_501_rtl_798~0 at LC3_12_J1
--operation mode is normal

AB1L134 = B1L71Q & (B1L81Q # A1L343) # !B1L71Q & !B1L81Q & QB1_q[6];


--LB4_q[6] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC3_1_B1
LB4_q[6]_data_in = P1L7;
LB4_q[6]_write_enable = A1L322;
LB4_q[6]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[6]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[6]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[6]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[6] = MEMORY_SEGMENT(LB4_q[6]_data_in, LB4_q[6]_write_enable, LB4_q[6]_clock_0, LB4_q[6]_clock_1, , , , , VCC, LB4_q[6]_write_address, LB4_q[6]_read_address);


--AB1L234 is slaveregister:slaveregister_inst|Mux_652_rtl_501_rtl_798~1 at LC8_12_J1
--operation mode is normal

AB1L234 = AB1L134 & (LB4_q[6] # !B1L81Q) # !AB1L134 & LB3_q[6] & B1L81Q;


--LB2_q[7] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC2_1_C1
LB2_q[7]_data_in = C2L8;
LB2_q[7]_write_enable = A1L522;
LB2_q[7]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[7]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[7]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[7] = MEMORY_SEGMENT(LB2_q[7]_data_in, LB2_q[7]_write_enable, LB2_q[7]_clock_0, LB2_q[7]_clock_1, , , , , VCC, LB2_q[7]_write_address, LB2_q[7]_read_address);


--LB1_q[7] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC2_1_E1
LB1_q[7]_data_in = C1L8;
LB1_q[7]_write_enable = A1L422;
LB1_q[7]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[7]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[7]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[7] = MEMORY_SEGMENT(LB1_q[7]_data_in, LB1_q[7]_write_enable, LB1_q[7]_clock_0, LB1_q[7]_clock_1, , , , , VCC, LB1_q[7]_write_address, LB1_q[7]_read_address);


--A1L972 is rtl~1371 at LC6_16_C1
--operation mode is normal

A1L972 = A1L614 & (B1L71Q & LB2_q[7] # !B1L71Q & LB1_q[7]);


--QB1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC9_1_I1
QB1_q[7]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[7] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[7]_write_address, QB1_q[7]_read_address);


--A1L942 is rtl~356 at LC6_15_B1
--operation mode is normal

A1L942 = !B1L22Q & !B1L12Q & QB1_q[7];


--AB1_command_4_local[7] is slaveregister:slaveregister_inst|command_4_local[7] at LC6_11_B1
--operation mode is normal

AB1_command_4_local[7]_lut_out = SB1_MASTERHWDATA[7];
AB1_command_4_local[7] = DFFE(AB1_command_4_local[7]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7] at LC9_8_B1
--operation mode is normal

AB1_com_ctrl_local[7]_lut_out = SB1_MASTERHWDATA[7];
AB1_com_ctrl_local[7] = DFFE(AB1_com_ctrl_local[7]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L872 is rtl~1350 at LC5_11_B1
--operation mode is normal

A1L872 = !B1L9Q & AB1_com_ctrl_local[7] & B1L01Q & !B1L8Q;


--AB1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7] at LC5_5_B1
--operation mode is normal

AB1_command_3_local[7]_lut_out = SB1_MASTERHWDATA[7];
AB1_command_3_local[7] = DFFE(AB1_command_3_local[7]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L373 is rtl~2179 at LC10_11_B1
--operation mode is normal

A1L373 = AB1_command_3_local[7] & B1L9Q & !B1L8Q;


--R1L97Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]~reg0 at LC1_10_B1
--operation mode is normal

R1L97Q_lut_out = JB9_sload_path[7];
R1L97Q = DFFE(R1L97Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--R1L99Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[7]~reg0 at LC10_2_L1
--operation mode is normal

R1L99Q_lut_out = JB01_sload_path[7];
R1L99Q = DFFE(R1L99Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L473 is rtl~2180 at LC7_11_B1
--operation mode is normal

A1L473 = !B1L9Q & (B1L8Q & R1L97Q # !B1L8Q & R1L99Q);


--A1L573 is rtl~2183 at LC4_11_B1
--operation mode is normal

A1L573 = A1L872 # !B1L01Q & (A1L473 # A1L373);


--A1L443 is rtl~1995 at LC4_10_B1
--operation mode is normal

A1L443 = B1L21Q & AB1_command_4_local[7] & A1L714 # !B1L21Q & (A1L573 # AB1_command_4_local[7] & A1L714);


--J1L98Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[39]~reg0 at LC4_14_F1
--operation mode is normal

J1L98Q_lut_out = JB31_sload_path[39];
J1L98Q = DFFE(J1L98Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L87Q is hit_counter:inst_hit_counter|multiSPEcnt[7]~reg0 at LC6_14_F1
--operation mode is normal

Q1L87Q_lut_out = JB7_sload_path[7];
Q1L87Q = DFFE(Q1L87Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L453 is slaveregister:slaveregister_inst|Mux_351_rtl_455_rtl_691~4 at LC9_14_F1
--operation mode is normal

AB1L453 = Q1L87Q & (J1L98Q # !B1L21Q) # !Q1L87Q & B1L21Q & J1L98Q;


--AB1L553 is slaveregister:slaveregister_inst|Mux_351_rtl_455_rtl_691~9 at LC5_14_F1
--operation mode is normal

AB1L553 = B1L01Q & AB1L453 # !B1L01Q & JB31_sload_path[39] & B1L21Q;


--AB1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7] at LC8_11_E1
--operation mode is normal

AB1_command_2_local[7]_lut_out = SB1_MASTERHWDATA[7];
AB1_command_2_local[7] = DFFE(AB1_command_2_local[7]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7] at LC6_8_E1
--operation mode is normal

AB1_command_1_local[7]_lut_out = SB1_MASTERHWDATA[7];
AB1_command_1_local[7] = DFFE(AB1_command_1_local[7]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1L653 is slaveregister:slaveregister_inst|Mux_351_rtl_455_rtl_692~4 at LC7_11_E1
--operation mode is normal

AB1L653 = AB1_command_1_local[7] & (AB1_command_2_local[7] # !B1L01Q) # !AB1_command_1_local[7] & B1L01Q & AB1_command_2_local[7];


--J1L8Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[7]~reg0 at LC5_11_E1
--operation mode is normal

J1L8Q_lut_out = JB31_sload_path[7];
J1L8Q = DFFE(J1L8Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L753 is slaveregister:slaveregister_inst|Mux_351_rtl_455_rtl_692~9 at LC6_11_E1
--operation mode is normal

AB1L753 = B1L21Q & !B1L01Q & J1L8Q # !B1L21Q & AB1L653;


--Q1L89Q is hit_counter:inst_hit_counter|oneSPEcnt[7]~reg0 at LC3_4_K1
--operation mode is normal

Q1L89Q_lut_out = JB8_sload_path[7];
Q1L89Q = DFFE(Q1L89Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7] at LC8_15_B1
--operation mode is normal

AB1_command_0_local[7]_lut_out = SB1_MASTERHWDATA[7];
AB1_command_0_local[7] = DFFE(AB1_command_0_local[7]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L253 is slaveregister:slaveregister_inst|Mux_351_rtl_455_rtl_690~0 at LC9_16_B1
--operation mode is normal

AB1L253 = B1L21Q & (B1L01Q # JB31_sload_path[7]) # !B1L21Q & !B1L01Q & AB1_command_0_local[7];


--J1L75Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[7]~reg0 at LC6_16_B1
--operation mode is normal

J1L75Q_lut_out = JB31_sload_path[7];
J1L75Q = DFFE(J1L75Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L353 is slaveregister:slaveregister_inst|Mux_351_rtl_455_rtl_690~1 at LC4_16_B1
--operation mode is normal

AB1L353 = AB1L253 & (J1L75Q # !B1L01Q) # !AB1L253 & B1L01Q & Q1L89Q;


--AB1L053 is slaveregister:slaveregister_inst|Mux_351_rtl_455_rtl_689~0 at LC10_16_B1
--operation mode is normal

AB1L053 = B1L9Q & (B1L8Q # AB1L753) # !B1L9Q & !B1L8Q & AB1L353;


--J1L04Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[39]~reg0 at LC6_9_B1
--operation mode is normal

J1L04Q_lut_out = JB31_sload_path[39];
J1L04Q = DFFE(J1L04Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L462 is rtl~1111 at LC3_16_B1
--operation mode is normal

A1L462 = !B1L01Q & B1L21Q & J1L04Q;


--AB1L153 is slaveregister:slaveregister_inst|Mux_351_rtl_455_rtl_689~1 at LC8_16_B1
--operation mode is normal

AB1L153 = AB1L053 & (A1L462 # !B1L8Q) # !AB1L053 & B1L8Q & AB1L553;


--A1L543 is rtl~2000 at LC5_16_B1
--operation mode is normal

A1L543 = A1L443 & (B1L11Q # AB1L153) # !A1L443 & !B1L11Q & AB1L153;


--LB3_q[7] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC1_1_B2
LB3_q[7]_data_in = L1L02;
LB3_q[7]_write_enable = A1L222;
LB3_q[7]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[7]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[7]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[7] = MEMORY_SEGMENT(LB3_q[7]_data_in, LB3_q[7]_write_enable, LB3_q[7]_clock_0, LB3_q[7]_clock_1, , , , , VCC, LB3_q[7]_write_address, LB3_q[7]_read_address);


--AB1L924 is slaveregister:slaveregister_inst|Mux_651_rtl_504_rtl_801~0 at LC3_15_B1
--operation mode is normal

AB1L924 = B1L81Q & (LB3_q[7] # B1L71Q) # !B1L81Q & QB1_q[7] & !B1L71Q;


--LB4_q[7] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC1_1_B1
LB4_q[7]_data_in = P1L8;
LB4_q[7]_write_enable = A1L322;
LB4_q[7]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[7]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[7]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[7]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[7] = MEMORY_SEGMENT(LB4_q[7]_data_in, LB4_q[7]_write_enable, LB4_q[7]_clock_0, LB4_q[7]_clock_1, , , , , VCC, LB4_q[7]_write_address, LB4_q[7]_read_address);


--AB1L034 is slaveregister:slaveregister_inst|Mux_651_rtl_504_rtl_801~1 at LC7_16_B1
--operation mode is normal

AB1L034 = AB1L924 & (LB4_q[7] # !B1L71Q) # !AB1L924 & B1L71Q & A1L543;


--LB2_q[8] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC3_1_C1
LB2_q[8]_data_in = C2L9;
LB2_q[8]_write_enable = A1L522;
LB2_q[8]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[8]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[8]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[8] = MEMORY_SEGMENT(LB2_q[8]_data_in, LB2_q[8]_write_enable, LB2_q[8]_clock_0, LB2_q[8]_clock_1, , , , , VCC, LB2_q[8]_write_address, LB2_q[8]_read_address);


--LB1_q[8] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC4_1_E1
LB1_q[8]_data_in = C1L9;
LB1_q[8]_write_enable = A1L422;
LB1_q[8]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[8]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[8]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[8] = MEMORY_SEGMENT(LB1_q[8]_data_in, LB1_q[8]_write_enable, LB1_q[8]_clock_0, LB1_q[8]_clock_1, , , , , VCC, LB1_q[8]_write_address, LB1_q[8]_read_address);


--A1L182 is rtl~1404 at LC9_16_C1
--operation mode is normal

A1L182 = A1L614 & (B1L71Q & LB2_q[8] # !B1L71Q & LB1_q[8]);


--QB1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC13_1_I1
QB1_q[8]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[8] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[8]_write_address, QB1_q[8]_read_address);


--A1L052 is rtl~371 at LC10_8_B1
--operation mode is normal

A1L052 = !B1L22Q & !B1L12Q & QB1_q[8];


--LB3_q[8] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC3_1_B2
LB3_q[8]_data_in = L1L12;
LB3_q[8]_write_enable = A1L222;
LB3_q[8]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[8]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[8]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[8] = MEMORY_SEGMENT(LB3_q[8]_data_in, LB3_q[8]_write_enable, LB3_q[8]_clock_0, LB3_q[8]_clock_1, , , , , VCC, LB3_q[8]_write_address, LB3_q[8]_read_address);


--AB1_command_4_local[8] is slaveregister:slaveregister_inst|command_4_local[8] at LC9_6_B1
--operation mode is normal

AB1_command_4_local[8]_lut_out = SB1_MASTERHWDATA[8];
AB1_command_4_local[8] = DFFE(AB1_command_4_local[8]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8] at LC10_13_L1
--operation mode is normal

AB1_com_ctrl_local[8]_lut_out = SB1_MASTERHWDATA[8];
AB1_com_ctrl_local[8] = DFFE(AB1_com_ctrl_local[8]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L304 is rtl~4173 at LC5_13_L1
--operation mode is normal

A1L304 = !B1L9Q & !B1L8Q & B1L01Q & AB1_com_ctrl_local[8];


--R1L08Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[8]~reg0 at LC6_10_L1
--operation mode is normal

R1L08Q_lut_out = JB9_sload_path[8];
R1L08Q = DFFE(R1L08Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L004 is rtl~4168 at LC4_12_L1
--operation mode is normal

A1L004 = R1L08Q & !B1L9Q & B1L8Q;


--AB1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8] at LC2_13_L1
--operation mode is normal

AB1_command_3_local[8]_lut_out = SB1_MASTERHWDATA[8];
AB1_command_3_local[8] = DFFE(AB1_command_3_local[8]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--R1L001Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[8]~reg0 at LC3_2_L1
--operation mode is normal

R1L001Q_lut_out = JB01_sload_path[8];
R1L001Q = DFFE(R1L001Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L104 is rtl~4169 at LC9_12_L1
--operation mode is normal

A1L104 = !B1L8Q & (B1L9Q & AB1_command_3_local[8] # !B1L9Q & R1L001Q);


--A1L204 is rtl~4172 at LC2_12_L1
--operation mode is normal

A1L204 = A1L304 # !B1L01Q & (A1L104 # A1L004);


--A1L643 is rtl~2012 at LC7_8_B1
--operation mode is normal

A1L643 = AB1_command_4_local[8] & (A1L714 # !B1L21Q & A1L204) # !AB1_command_4_local[8] & !B1L21Q & A1L204;


--Q1L97Q is hit_counter:inst_hit_counter|multiSPEcnt[8]~reg0 at LC10_13_B1
--operation mode is normal

Q1L97Q_lut_out = JB7_sload_path[8];
Q1L97Q = DFFE(Q1L97Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--J1L85Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[8]~reg0 at LC3_13_B1
--operation mode is normal

J1L85Q_lut_out = JB31_sload_path[8];
J1L85Q = DFFE(J1L85Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L99Q is hit_counter:inst_hit_counter|oneSPEcnt[8]~reg0 at LC5_13_B1
--operation mode is normal

Q1L99Q_lut_out = JB8_sload_path[8];
Q1L99Q = DFFE(Q1L99Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L643 is slaveregister:slaveregister_inst|Mux_350_rtl_458_rtl_701~0 at LC4_13_B1
--operation mode is normal

AB1L643 = B1L21Q & (B1L8Q # J1L85Q) # !B1L21Q & !B1L8Q & Q1L99Q;


--J1L09Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[40]~reg0 at LC9_13_B1
--operation mode is normal

J1L09Q_lut_out = JB31_sload_path[40];
J1L09Q = DFFE(J1L09Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L743 is slaveregister:slaveregister_inst|Mux_350_rtl_458_rtl_701~1 at LC9_12_B1
--operation mode is normal

AB1L743 = AB1L643 & (J1L09Q # !B1L8Q) # !AB1L643 & Q1L97Q & B1L8Q;


--J1L14Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[40]~reg0 at LC3_9_B1
--operation mode is normal

J1L14Q_lut_out = JB31_sload_path[40];
J1L14Q = DFFE(J1L14Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--J1L9Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[8]~reg0 at LC8_10_B1
--operation mode is normal

J1L9Q_lut_out = JB31_sload_path[8];
J1L9Q = DFFE(J1L9Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L843 is slaveregister:slaveregister_inst|Mux_350_rtl_458_rtl_702~4 at LC7_10_B1
--operation mode is normal

AB1L843 = B1L21Q & J1L9Q # !B1L21Q & AB1_command_1_local[8];


--AB1L943 is slaveregister:slaveregister_inst|Mux_350_rtl_458_rtl_702~9 at LC1_9_B1
--operation mode is normal

AB1L943 = B1L8Q & B1L21Q & J1L14Q # !B1L8Q & AB1L843;


--FB2L5Q is atwd:atwd1|atwd_trigger:inst_atwd_trigger|done~reg0 at LC6_3_H1
--operation mode is normal

FB2L5Q_lut_out = !DB2L821Q & (FB2L31 # !H1L8 & !FB2_enable_disc_sig);
FB2L5Q = DFFE(FB2L5Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--AB1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8] at LC9_4_T1
--operation mode is normal

AB1_command_0_local[8]_lut_out = SB1_MASTERHWDATA[8];
AB1_command_0_local[8] = DFFE(AB1_command_0_local[8]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L443 is slaveregister:slaveregister_inst|Mux_350_rtl_458_rtl_700~0 at LC4_4_H1
--operation mode is normal

AB1L443 = B1L21Q & (B1L8Q # JB31_sload_path[8]) # !B1L21Q & AB1_command_0_local[8] & !B1L8Q;


--AB1L543 is slaveregister:slaveregister_inst|Mux_350_rtl_458_rtl_700~1 at LC4_3_H1
--operation mode is normal

AB1L543 = AB1L443 & (JB31_sload_path[40] # !B1L8Q) # !AB1L443 & B1L8Q & FB2L5Q;


--AB1L243 is slaveregister:slaveregister_inst|Mux_350_rtl_458_rtl_699~0 at LC8_9_B1
--operation mode is normal

AB1L243 = B1L9Q & (AB1L943 # B1L01Q) # !B1L9Q & !B1L01Q & AB1L543;


--AB1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8] at LC5_2_I1
--operation mode is normal

AB1_command_2_local[8]_lut_out = SB1_MASTERHWDATA[8];
AB1_command_2_local[8] = DFFE(AB1_command_2_local[8]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L082 is rtl~1381 at LC10_6_I1
--operation mode is normal

A1L082 = !B1L21Q & (B1L8Q & COINC_DOWN_A # !B1L8Q & AB1_command_2_local[8]);


--AB1L343 is slaveregister:slaveregister_inst|Mux_350_rtl_458_rtl_699~1 at LC10_9_B1
--operation mode is normal

AB1L343 = AB1L243 & (A1L082 # !B1L01Q) # !AB1L243 & AB1L743 & B1L01Q;


--A1L743 is rtl~2017 at LC2_9_B1
--operation mode is normal

A1L743 = B1L11Q & A1L643 # !B1L11Q & AB1L343;


--AB1L724 is slaveregister:slaveregister_inst|Mux_650_rtl_507_rtl_804~0 at LC9_9_B1
--operation mode is normal

AB1L724 = B1L71Q & (B1L81Q # A1L743) # !B1L71Q & !B1L81Q & QB1_q[8];


--LB4_q[8] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC2_1_B1
LB4_q[8]_data_in = P1L9;
LB4_q[8]_write_enable = A1L322;
LB4_q[8]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[8]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[8]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[8]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[8] = MEMORY_SEGMENT(LB4_q[8]_data_in, LB4_q[8]_write_enable, LB4_q[8]_clock_0, LB4_q[8]_clock_1, , , , , VCC, LB4_q[8]_write_address, LB4_q[8]_read_address);


--AB1L824 is slaveregister:slaveregister_inst|Mux_650_rtl_507_rtl_804~1 at LC4_9_B1
--operation mode is normal

AB1L824 = AB1L724 & (LB4_q[8] # !B1L81Q) # !AB1L724 & LB3_q[8] & B1L81Q;


--LB2_q[9] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC4_1_C1
LB2_q[9]_data_in = C2L01;
LB2_q[9]_write_enable = A1L522;
LB2_q[9]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[9]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[9]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[9] = MEMORY_SEGMENT(LB2_q[9]_data_in, LB2_q[9]_write_enable, LB2_q[9]_clock_0, LB2_q[9]_clock_1, , , , , VCC, LB2_q[9]_write_address, LB2_q[9]_read_address);


--LB1_q[9] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC1_1_E1
LB1_q[9]_data_in = C1L01;
LB1_q[9]_write_enable = A1L422;
LB1_q[9]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[9]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[9]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[9] = MEMORY_SEGMENT(LB1_q[9]_data_in, LB1_q[9]_write_enable, LB1_q[9]_clock_0, LB1_q[9]_clock_1, , , , , VCC, LB1_q[9]_write_address, LB1_q[9]_read_address);


--A1L482 is rtl~1437 at LC6_15_F1
--operation mode is normal

A1L482 = A1L614 & (B1L71Q & LB2_q[9] # !B1L71Q & LB1_q[9]);


--QB1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC4_1_I1
QB1_q[9]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[9] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[9]_write_address, QB1_q[9]_read_address);


--A1L152 is rtl~386 at LC6_16_F1
--operation mode is normal

A1L152 = !B1L12Q & !B1L22Q & QB1_q[9];


--AB1_command_4_local[9] is slaveregister:slaveregister_inst|command_4_local[9] at LC10_14_L1
--operation mode is normal

AB1_command_4_local[9]_lut_out = SB1_MASTERHWDATA[9];
AB1_command_4_local[9] = DFFE(AB1_command_4_local[9]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9] at LC6_14_L1
--operation mode is normal

AB1_com_ctrl_local[9]_lut_out = !SB1_MASTERHWDATA[9];
AB1_com_ctrl_local[9] = DFFE(AB1_com_ctrl_local[9]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L382 is rtl~1416 at LC1_10_L1
--operation mode is normal

A1L382 = !B1L8Q & B1L01Q & !B1L9Q & !AB1_com_ctrl_local[9];


--AB1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9] at LC10_10_L1
--operation mode is normal

AB1_command_3_local[9]_lut_out = SB1_MASTERHWDATA[9];
AB1_command_3_local[9] = DFFE(AB1_command_3_local[9]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L673 is rtl~2190 at LC2_10_L1
--operation mode is normal

A1L673 = !B1L8Q & B1L9Q & AB1_command_3_local[9];


--R1L18Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[9]~reg0 at LC9_10_L1
--operation mode is normal

R1L18Q_lut_out = JB9_sload_path[9];
R1L18Q = DFFE(R1L18Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--R1L101Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[9]~reg0 at LC5_10_L1
--operation mode is normal

R1L101Q_lut_out = JB01_sload_path[9];
R1L101Q = DFFE(R1L101Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L773 is rtl~2191 at LC3_10_L1
--operation mode is normal

A1L773 = !B1L9Q & (B1L8Q & R1L18Q # !B1L8Q & R1L101Q);


--A1L873 is rtl~2194 at LC4_10_L1
--operation mode is normal

A1L873 = A1L382 # !B1L01Q & (A1L773 # A1L673);


--A1L843 is rtl~2029 at LC9_14_L1
--operation mode is normal

A1L843 = A1L714 & (AB1_command_4_local[9] # !B1L21Q & A1L873) # !A1L714 & !B1L21Q & A1L873;


--J1L19Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[41]~reg0 at LC9_12_F1
--operation mode is normal

J1L19Q_lut_out = JB31_sload_path[41];
J1L19Q = DFFE(J1L19Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L08Q is hit_counter:inst_hit_counter|multiSPEcnt[9]~reg0 at LC10_12_F1
--operation mode is normal

Q1L08Q_lut_out = JB7_sload_path[9];
Q1L08Q = DFFE(Q1L08Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L833 is slaveregister:slaveregister_inst|Mux_349_rtl_461_rtl_711~4 at LC5_12_F1
--operation mode is normal

AB1L833 = B1L21Q & J1L19Q # !B1L21Q & Q1L08Q;


--AB1L933 is slaveregister:slaveregister_inst|Mux_349_rtl_461_rtl_711~9 at LC3_12_F1
--operation mode is normal

AB1L933 = B1L01Q & AB1L833 # !B1L01Q & B1L21Q & JB31_sload_path[41];


--AB1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9] at LC7_5_C1
--operation mode is normal

AB1_command_2_local[9]_lut_out = SB1_MASTERHWDATA[9];
AB1_command_2_local[9] = DFFE(AB1_command_2_local[9]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1L043 is slaveregister:slaveregister_inst|Mux_349_rtl_461_rtl_712~4 at LC6_4_C1
--operation mode is normal

AB1L043 = AB1_command_2_local[9] & (B1L01Q # AB1_command_1_local[9]) # !AB1_command_2_local[9] & !B1L01Q & AB1_command_1_local[9];


--J1L01Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[9]~reg0 at LC3_4_C1
--operation mode is normal

J1L01Q_lut_out = JB31_sload_path[9];
J1L01Q = DFFE(J1L01Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L143 is slaveregister:slaveregister_inst|Mux_349_rtl_461_rtl_712~9 at LC9_4_C1
--operation mode is normal

AB1L143 = B1L21Q & !B1L01Q & J1L01Q # !B1L21Q & AB1L043;


--Q1L001Q is hit_counter:inst_hit_counter|oneSPEcnt[9]~reg0 at LC9_8_F1
--operation mode is normal

Q1L001Q_lut_out = JB8_sload_path[9];
Q1L001Q = DFFE(Q1L001Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9] at LC3_8_M1
--operation mode is normal

AB1_command_0_local[9]_lut_out = SB1_MASTERHWDATA[9];
AB1_command_0_local[9] = DFFE(AB1_command_0_local[9]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L633 is slaveregister:slaveregister_inst|Mux_349_rtl_461_rtl_710~0 at LC3_3_F1
--operation mode is normal

AB1L633 = B1L21Q & (B1L01Q # JB31_sload_path[9]) # !B1L21Q & AB1_command_0_local[9] & !B1L01Q;


--J1L95Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[9]~reg0 at LC2_3_F1
--operation mode is normal

J1L95Q_lut_out = JB31_sload_path[9];
J1L95Q = DFFE(J1L95Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L733 is slaveregister:slaveregister_inst|Mux_349_rtl_461_rtl_710~1 at LC5_3_F1
--operation mode is normal

AB1L733 = AB1L633 & (J1L95Q # !B1L01Q) # !AB1L633 & B1L01Q & Q1L001Q;


--AB1L433 is slaveregister:slaveregister_inst|Mux_349_rtl_461_rtl_709~0 at LC10_3_F1
--operation mode is normal

AB1L433 = B1L9Q & (B1L8Q # AB1L143) # !B1L9Q & AB1L733 & !B1L8Q;


--J1L24Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[41]~reg0 at LC6_3_F1
--operation mode is normal

J1L24Q_lut_out = JB31_sload_path[41];
J1L24Q = DFFE(J1L24Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L282 is rtl~1414 at LC9_3_F1
--operation mode is normal

A1L282 = B1L01Q & COINC_DOWN_ABAR & !B1L21Q # !B1L01Q & B1L21Q & J1L24Q;


--AB1L533 is slaveregister:slaveregister_inst|Mux_349_rtl_461_rtl_709~1 at LC8_3_F1
--operation mode is normal

AB1L533 = AB1L433 & (A1L282 # !B1L8Q) # !AB1L433 & B1L8Q & AB1L933;


--A1L943 is rtl~2034 at LC7_3_F1
--operation mode is normal

A1L943 = A1L843 & (B1L11Q # AB1L533) # !A1L843 & !B1L11Q & AB1L533;


--LB3_q[9] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC4_1_C2
LB3_q[9]_data_in = L1L22;
LB3_q[9]_write_enable = A1L222;
LB3_q[9]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[9]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[9]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[9] = MEMORY_SEGMENT(LB3_q[9]_data_in, LB3_q[9]_write_enable, LB3_q[9]_clock_0, LB3_q[9]_clock_1, , , , , VCC, LB3_q[9]_write_address, LB3_q[9]_read_address);


--AB1L524 is slaveregister:slaveregister_inst|Mux_649_rtl_510_rtl_807~0 at LC9_16_F1
--operation mode is normal

AB1L524 = B1L81Q & (B1L71Q # LB3_q[9]) # !B1L81Q & QB1_q[9] & !B1L71Q;


--LB4_q[9] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC1_1_F1
LB4_q[9]_data_in = P1L01;
LB4_q[9]_write_enable = A1L322;
LB4_q[9]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[9]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[9]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[9]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[9] = MEMORY_SEGMENT(LB4_q[9]_data_in, LB4_q[9]_write_enable, LB4_q[9]_clock_0, LB4_q[9]_clock_1, , , , , VCC, LB4_q[9]_write_address, LB4_q[9]_read_address);


--AB1L624 is slaveregister:slaveregister_inst|Mux_649_rtl_510_rtl_807~1 at LC7_16_F1
--operation mode is normal

AB1L624 = AB1L524 & (LB4_q[9] # !B1L71Q) # !AB1L524 & B1L71Q & A1L943;


--LB2_q[10] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC2_1_M1
LB2_q[10]_data_in = C2L11;
LB2_q[10]_write_enable = A1L522;
LB2_q[10]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[10]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[10]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[10] = MEMORY_SEGMENT(LB2_q[10]_data_in, LB2_q[10]_write_enable, LB2_q[10]_clock_0, LB2_q[10]_clock_1, , , , , VCC, LB2_q[10]_write_address, LB2_q[10]_read_address);


--LB1_q[10] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC2_1_H1
LB1_q[10]_data_in = C1L11;
LB1_q[10]_write_enable = A1L422;
LB1_q[10]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[10]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[10]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[10] = MEMORY_SEGMENT(LB1_q[10]_data_in, LB1_q[10]_write_enable, LB1_q[10]_clock_0, LB1_q[10]_clock_1, , , , , VCC, LB1_q[10]_write_address, LB1_q[10]_read_address);


--A1L682 is rtl~1470 at LC3_16_C1
--operation mode is normal

A1L682 = A1L614 & (B1L71Q & LB2_q[10] # !B1L71Q & LB1_q[10]);


--QB1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC11_1_I1
QB1_q[10]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[10] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[10]_write_address, QB1_q[10]_read_address);


--A1L252 is rtl~401 at LC7_15_C1
--operation mode is normal

A1L252 = QB1_q[10] & !B1L12Q & !B1L22Q;


--LB3_q[10] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC1_1_C2
LB3_q[10]_data_in = L1L32;
LB3_q[10]_write_enable = A1L222;
LB3_q[10]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[10]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[10]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[10] = MEMORY_SEGMENT(LB3_q[10]_data_in, LB3_q[10]_write_enable, LB3_q[10]_clock_0, LB3_q[10]_clock_1, , , , , VCC, LB3_q[10]_write_address, LB3_q[10]_read_address);


--AB1_command_4_local[10] is slaveregister:slaveregister_inst|command_4_local[10] at LC2_14_L1
--operation mode is normal

AB1_command_4_local[10]_lut_out = SB1_MASTERHWDATA[10];
AB1_command_4_local[10] = DFFE(AB1_command_4_local[10]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10] at LC7_14_L1
--operation mode is normal

AB1_com_ctrl_local[10]_lut_out = !SB1_MASTERHWDATA[10];
AB1_com_ctrl_local[10] = DFFE(AB1_com_ctrl_local[10]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L704 is rtl~4648 at LC8_14_L1
--operation mode is normal

A1L704 = !AB1_com_ctrl_local[10] & !B1L9Q & !B1L8Q & B1L01Q;


--R1L28Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[10]~reg0 at LC5_5_L1
--operation mode is normal

R1L28Q_lut_out = JB9_sload_path[10];
R1L28Q = DFFE(R1L28Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L404 is rtl~4643 at LC4_14_L1
--operation mode is normal

A1L404 = R1L28Q & !B1L9Q & B1L8Q;


--AB1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10] at LC7_10_L1
--operation mode is normal

AB1_command_3_local[10]_lut_out = SB1_MASTERHWDATA[10];
AB1_command_3_local[10] = DFFE(AB1_command_3_local[10]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--R1L201Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[10]~reg0 at LC4_2_L1
--operation mode is normal

R1L201Q_lut_out = JB01_sload_path[10];
R1L201Q = DFFE(R1L201Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L504 is rtl~4644 at LC6_15_L1
--operation mode is normal

A1L504 = !B1L8Q & (B1L9Q & AB1_command_3_local[10] # !B1L9Q & R1L201Q);


--A1L604 is rtl~4647 at LC3_14_L1
--operation mode is normal

A1L604 = A1L704 # !B1L01Q & (A1L404 # A1L504);


--A1L053 is rtl~2046 at LC5_14_L1
--operation mode is normal

A1L053 = B1L21Q & AB1_command_4_local[10] & A1L714 # !B1L21Q & (A1L604 # AB1_command_4_local[10] & A1L714);


--J1L29Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[42]~reg0 at LC10_14_F1
--operation mode is normal

J1L29Q_lut_out = JB31_sload_path[42];
J1L29Q = DFFE(J1L29Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L18Q is hit_counter:inst_hit_counter|multiSPEcnt[10]~reg0 at LC3_14_F1
--operation mode is normal

Q1L18Q_lut_out = JB7_sload_path[10];
Q1L18Q = DFFE(Q1L18Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L033 is slaveregister:slaveregister_inst|Mux_348_rtl_464_rtl_721~4 at LC8_14_F1
--operation mode is normal

AB1L033 = Q1L18Q & (J1L29Q # !B1L21Q) # !Q1L18Q & B1L21Q & J1L29Q;


--AB1L133 is slaveregister:slaveregister_inst|Mux_348_rtl_464_rtl_721~9 at LC7_14_F1
--operation mode is normal

AB1L133 = B1L01Q & AB1L033 # !B1L01Q & B1L21Q & JB31_sload_path[42];


--AB1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10] at LC10_14_C1
--operation mode is normal

AB1_command_2_local[10]_lut_out = SB1_MASTERHWDATA[10];
AB1_command_2_local[10] = DFFE(AB1_command_2_local[10]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1L233 is slaveregister:slaveregister_inst|Mux_348_rtl_464_rtl_722~4 at LC3_13_C1
--operation mode is normal

AB1L233 = AB1_command_2_local[10] & (AB1_command_1_local[10] # B1L01Q) # !AB1_command_2_local[10] & AB1_command_1_local[10] & !B1L01Q;


--J1L11Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[10]~reg0 at LC6_13_C1
--operation mode is normal

J1L11Q_lut_out = JB31_sload_path[10];
J1L11Q = DFFE(J1L11Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L333 is slaveregister:slaveregister_inst|Mux_348_rtl_464_rtl_722~9 at LC8_13_C1
--operation mode is normal

AB1L333 = B1L21Q & !B1L01Q & J1L11Q # !B1L21Q & AB1L233;


--Q1L201Q is hit_counter:inst_hit_counter|oneSPEcnt[10]~reg0 at LC6_6_K1
--operation mode is normal

Q1L201Q_lut_out = JB8_sload_path[10];
Q1L201Q = DFFE(Q1L201Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10] at LC8_16_C1
--operation mode is normal

AB1_command_0_local[10]_lut_out = SB1_MASTERHWDATA[10];
AB1_command_0_local[10] = DFFE(AB1_command_0_local[10]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L823 is slaveregister:slaveregister_inst|Mux_348_rtl_464_rtl_720~0 at LC4_16_C1
--operation mode is normal

AB1L823 = B1L21Q & (B1L01Q # JB31_sload_path[10]) # !B1L21Q & !B1L01Q & AB1_command_0_local[10];


--J1L06Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[10]~reg0 at LC7_16_C1
--operation mode is normal

J1L06Q_lut_out = JB31_sload_path[10];
J1L06Q = DFFE(J1L06Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L923 is slaveregister:slaveregister_inst|Mux_348_rtl_464_rtl_720~1 at LC8_15_C1
--operation mode is normal

AB1L923 = AB1L823 & (J1L06Q # !B1L01Q) # !AB1L823 & Q1L201Q & B1L01Q;


--AB1L623 is slaveregister:slaveregister_inst|Mux_348_rtl_464_rtl_719~0 at LC5_15_C1
--operation mode is normal

AB1L623 = B1L9Q & (B1L8Q # AB1L333) # !B1L9Q & !B1L8Q & AB1L923;


--J1L34Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[42]~reg0 at LC10_13_F1
--operation mode is normal

J1L34Q_lut_out = JB31_sload_path[42];
J1L34Q = DFFE(J1L34Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L582 is rtl~1447 at LC9_13_F1
--operation mode is normal

A1L582 = B1L01Q & COINC_DOWN_B & !B1L21Q # !B1L01Q & B1L21Q & J1L34Q;


--AB1L723 is slaveregister:slaveregister_inst|Mux_348_rtl_464_rtl_719~1 at LC10_15_C1
--operation mode is normal

AB1L723 = AB1L623 & (A1L582 # !B1L8Q) # !AB1L623 & B1L8Q & AB1L133;


--A1L153 is rtl~2051 at LC6_15_C1
--operation mode is normal

A1L153 = A1L053 & (B1L11Q # AB1L723) # !A1L053 & !B1L11Q & AB1L723;


--AB1L324 is slaveregister:slaveregister_inst|Mux_648_rtl_513_rtl_810~0 at LC9_15_C1
--operation mode is normal

AB1L324 = B1L71Q & (B1L81Q # A1L153) # !B1L71Q & QB1_q[10] & !B1L81Q;


--LB4_q[10] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC3_1_D1
LB4_q[10]_data_in = P1L11;
LB4_q[10]_write_enable = A1L322;
LB4_q[10]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[10]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[10]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[10]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[10] = MEMORY_SEGMENT(LB4_q[10]_data_in, LB4_q[10]_write_enable, LB4_q[10]_clock_0, LB4_q[10]_clock_1, , , , , VCC, LB4_q[10]_write_address, LB4_q[10]_read_address);


--AB1L424 is slaveregister:slaveregister_inst|Mux_648_rtl_513_rtl_810~1 at LC2_15_C1
--operation mode is normal

AB1L424 = AB1L324 & (LB4_q[10] # !B1L81Q) # !AB1L324 & LB3_q[10] & B1L81Q;


--LB2_q[11] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC2_1_J1
LB2_q[11]_data_in = C2L21;
LB2_q[11]_write_enable = A1L522;
LB2_q[11]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[11]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[11]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[11] = MEMORY_SEGMENT(LB2_q[11]_data_in, LB2_q[11]_write_enable, LB2_q[11]_clock_0, LB2_q[11]_clock_1, , , , , VCC, LB2_q[11]_write_address, LB2_q[11]_read_address);


--LB1_q[11] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC3_1_K1
LB1_q[11]_data_in = C1L21;
LB1_q[11]_write_enable = A1L422;
LB1_q[11]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[11]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[11]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[11] = MEMORY_SEGMENT(LB1_q[11]_data_in, LB1_q[11]_write_enable, LB1_q[11]_clock_0, LB1_q[11]_clock_1, , , , , VCC, LB1_q[11]_write_address, LB1_q[11]_read_address);


--A1L982 is rtl~1503 at LC10_16_J1
--operation mode is normal

A1L982 = A1L614 & (B1L71Q & LB2_q[11] # !B1L71Q & LB1_q[11]);


--QB1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC16_1_I1
QB1_q[11]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[11] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[11]_write_address, QB1_q[11]_read_address);


--A1L352 is rtl~416 at LC9_1_D1
--operation mode is normal

A1L352 = !B1L22Q & !B1L12Q & QB1_q[11];


--AB1_command_4_local[11] is slaveregister:slaveregister_inst|command_4_local[11] at LC10_11_D1
--operation mode is normal

AB1_command_4_local[11]_lut_out = SB1_MASTERHWDATA[11];
AB1_command_4_local[11] = DFFE(AB1_command_4_local[11]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11] at LC2_4_D1
--operation mode is normal

AB1_com_ctrl_local[11]_lut_out = SB1_MASTERHWDATA[11];
AB1_com_ctrl_local[11] = DFFE(AB1_com_ctrl_local[11]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L882 is rtl~1482 at LC6_11_D1
--operation mode is normal

A1L882 = !B1L9Q & AB1_com_ctrl_local[11] & B1L01Q & !B1L8Q;


--AB1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11] at LC7_14_A1
--operation mode is normal

AB1_command_3_local[11]_lut_out = SB1_MASTERHWDATA[11];
AB1_command_3_local[11] = DFFE(AB1_command_3_local[11]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L973 is rtl~2201 at LC8_11_D1
--operation mode is normal

A1L973 = AB1_command_3_local[11] & B1L9Q & !B1L8Q;


--R1L38Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[11]~reg0 at LC5_2_L1
--operation mode is normal

R1L38Q_lut_out = JB9_sload_path[11];
R1L38Q = DFFE(R1L38Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--R1L301Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[11]~reg0 at LC6_2_L1
--operation mode is normal

R1L301Q_lut_out = JB01_sload_path[11];
R1L301Q = DFFE(R1L301Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L083 is rtl~2202 at LC7_3_L1
--operation mode is normal

A1L083 = !B1L9Q & (B1L8Q & R1L38Q # !B1L8Q & R1L301Q);


--A1L183 is rtl~2205 at LC3_11_D1
--operation mode is normal

A1L183 = A1L882 # !B1L01Q & (A1L083 # A1L973);


--A1L253 is rtl~2063 at LC2_11_D1
--operation mode is normal

A1L253 = A1L714 & (AB1_command_4_local[11] # !B1L21Q & A1L183) # !A1L714 & !B1L21Q & A1L183;


--J1L39Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[43]~reg0 at LC6_7_D1
--operation mode is normal

J1L39Q_lut_out = JB31_sload_path[43];
J1L39Q = DFFE(J1L39Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L28Q is hit_counter:inst_hit_counter|multiSPEcnt[11]~reg0 at LC10_6_D1
--operation mode is normal

Q1L28Q_lut_out = JB7_sload_path[11];
Q1L28Q = DFFE(Q1L28Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L223 is slaveregister:slaveregister_inst|Mux_347_rtl_467_rtl_731~4 at LC5_6_D1
--operation mode is normal

AB1L223 = Q1L28Q & (J1L39Q # !B1L21Q) # !Q1L28Q & B1L21Q & J1L39Q;


--AB1L323 is slaveregister:slaveregister_inst|Mux_347_rtl_467_rtl_731~9 at LC1_7_D1
--operation mode is normal

AB1L323 = B1L01Q & AB1L223 # !B1L01Q & B1L21Q & JB31_sload_path[43];


--AB1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11] at LC9_5_C1
--operation mode is normal

AB1_command_2_local[11]_lut_out = SB1_MASTERHWDATA[11];
AB1_command_2_local[11] = DFFE(AB1_command_2_local[11]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--AB1L423 is slaveregister:slaveregister_inst|Mux_347_rtl_467_rtl_732~4 at LC6_12_C1
--operation mode is normal

AB1L423 = AB1_command_1_local[11] & (AB1_command_2_local[11] # !B1L01Q) # !AB1_command_1_local[11] & B1L01Q & AB1_command_2_local[11];


--J1L21Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[11]~reg0 at LC7_13_C1
--operation mode is normal

J1L21Q_lut_out = JB31_sload_path[11];
J1L21Q = DFFE(J1L21Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L523 is slaveregister:slaveregister_inst|Mux_347_rtl_467_rtl_732~9 at LC10_12_C1
--operation mode is normal

AB1L523 = B1L21Q & !B1L01Q & J1L21Q # !B1L21Q & AB1L423;


--Q1L301Q is hit_counter:inst_hit_counter|oneSPEcnt[11]~reg0 at LC7_6_K1
--operation mode is normal

Q1L301Q_lut_out = JB8_sload_path[11];
Q1L301Q = DFFE(Q1L301Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11] at LC5_12_H1
--operation mode is normal

AB1_command_0_local[11]_lut_out = SB1_MASTERHWDATA[11];
AB1_command_0_local[11] = DFFE(AB1_command_0_local[11]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L023 is slaveregister:slaveregister_inst|Mux_347_rtl_467_rtl_730~0 at LC7_7_D1
--operation mode is normal

AB1L023 = B1L21Q & (B1L01Q # JB31_sload_path[11]) # !B1L21Q & AB1_command_0_local[11] & !B1L01Q;


--J1L16Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[11]~reg0 at LC5_7_D1
--operation mode is normal

J1L16Q_lut_out = JB31_sload_path[11];
J1L16Q = DFFE(J1L16Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L123 is slaveregister:slaveregister_inst|Mux_347_rtl_467_rtl_730~1 at LC8_7_D1
--operation mode is normal

AB1L123 = AB1L023 & (J1L16Q # !B1L01Q) # !AB1L023 & B1L01Q & Q1L301Q;


--AB1L813 is slaveregister:slaveregister_inst|Mux_347_rtl_467_rtl_729~0 at LC2_7_D1
--operation mode is normal

AB1L813 = B1L9Q & (AB1L523 # B1L8Q) # !B1L9Q & !B1L8Q & AB1L123;


--J1L44Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[43]~reg0 at LC1_8_D1
--operation mode is normal

J1L44Q_lut_out = JB31_sload_path[43];
J1L44Q = DFFE(J1L44Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L782 is rtl~1480 at LC6_8_D1
--operation mode is normal

A1L782 = B1L21Q & !B1L01Q & J1L44Q # !B1L21Q & COINC_DOWN_BBAR & B1L01Q;


--AB1L913 is slaveregister:slaveregister_inst|Mux_347_rtl_467_rtl_729~1 at LC4_7_D1
--operation mode is normal

AB1L913 = AB1L813 & (A1L782 # !B1L8Q) # !AB1L813 & B1L8Q & AB1L323;


--A1L353 is rtl~2068 at LC9_7_D1
--operation mode is normal

A1L353 = B1L11Q & A1L253 # !B1L11Q & AB1L913;


--LB3_q[11] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC2_1_C2
LB3_q[11]_data_in = L1L42;
LB3_q[11]_write_enable = A1L222;
LB3_q[11]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[11]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[11]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[11] = MEMORY_SEGMENT(LB3_q[11]_data_in, LB3_q[11]_write_enable, LB3_q[11]_clock_0, LB3_q[11]_clock_1, , , , , VCC, LB3_q[11]_write_address, LB3_q[11]_read_address);


--AB1L124 is slaveregister:slaveregister_inst|Mux_647_rtl_516_rtl_813~0 at LC4_1_D1
--operation mode is normal

AB1L124 = B1L81Q & (B1L71Q # LB3_q[11]) # !B1L81Q & !B1L71Q & QB1_q[11];


--LB4_q[11] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC2_1_D1
LB4_q[11]_data_in = P1L21;
LB4_q[11]_write_enable = A1L322;
LB4_q[11]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[11]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[11]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[11]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[11] = MEMORY_SEGMENT(LB4_q[11]_data_in, LB4_q[11]_write_enable, LB4_q[11]_clock_0, LB4_q[11]_clock_1, , , , , VCC, LB4_q[11]_write_address, LB4_q[11]_read_address);


--AB1L224 is slaveregister:slaveregister_inst|Mux_647_rtl_516_rtl_813~1 at LC3_7_D1
--operation mode is normal

AB1L224 = AB1L124 & (LB4_q[11] # !B1L71Q) # !AB1L124 & B1L71Q & A1L353;


--LB2_q[12] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC4_1_M1
LB2_q[12]_data_in = C2L31;
LB2_q[12]_write_enable = A1L522;
LB2_q[12]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[12]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[12]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[12] = MEMORY_SEGMENT(LB2_q[12]_data_in, LB2_q[12]_write_enable, LB2_q[12]_clock_0, LB2_q[12]_clock_1, , , , , VCC, LB2_q[12]_write_address, LB2_q[12]_read_address);


--LB1_q[12] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC3_1_H1
LB1_q[12]_data_in = C1L31;
LB1_q[12]_write_enable = A1L422;
LB1_q[12]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[12]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[12]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[12] = MEMORY_SEGMENT(LB1_q[12]_data_in, LB1_q[12]_write_enable, LB1_q[12]_clock_0, LB1_q[12]_clock_1, , , , , VCC, LB1_q[12]_write_address, LB1_q[12]_read_address);


--A1L192 is rtl~1536 at LC5_11_C1
--operation mode is normal

A1L192 = A1L614 & (B1L71Q & LB2_q[12] # !B1L71Q & LB1_q[12]);


--QB1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC10_1_I1
QB1_q[12]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[12] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[12]_write_address, QB1_q[12]_read_address);


--A1L452 is rtl~431 at LC7_10_C1
--operation mode is normal

A1L452 = !B1L22Q & !B1L12Q & QB1_q[12];


--LB3_q[12] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC3_1_C2
LB3_q[12]_data_in = L1L52;
LB3_q[12]_write_enable = A1L222;
LB3_q[12]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[12]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[12]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[12] = MEMORY_SEGMENT(LB3_q[12]_data_in, LB3_q[12]_write_enable, LB3_q[12]_clock_0, LB3_q[12]_clock_1, , , , , VCC, LB3_q[12]_write_address, LB3_q[12]_read_address);


--AB1_command_4_local[12] is slaveregister:slaveregister_inst|command_4_local[12] at LC9_12_A1
--operation mode is normal

AB1_command_4_local[12]_lut_out = SB1_MASTERHWDATA[12];
AB1_command_4_local[12] = DFFE(AB1_command_4_local[12]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12] at LC9_13_L1
--operation mode is normal

AB1_com_ctrl_local[12]_lut_out = !SB1_MASTERHWDATA[12];
AB1_com_ctrl_local[12] = DFFE(AB1_com_ctrl_local[12]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L114 is rtl~5123 at LC1_12_L1
--operation mode is normal

A1L114 = B1L01Q & !B1L9Q & !B1L8Q & !AB1_com_ctrl_local[12];


--R1L48Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[12]~reg0 at LC10_12_L1
--operation mode is normal

R1L48Q_lut_out = JB9_sload_path[12];
R1L48Q = DFFE(R1L48Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L804 is rtl~5118 at LC8_12_L1
--operation mode is normal

A1L804 = R1L48Q & B1L8Q & !B1L9Q;


--AB1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12] at LC4_13_L1
--operation mode is normal

AB1_command_3_local[12]_lut_out = SB1_MASTERHWDATA[12];
AB1_command_3_local[12] = DFFE(AB1_command_3_local[12]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--R1L401Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[12]~reg0 at LC7_12_L1
--operation mode is normal

R1L401Q_lut_out = JB01_sload_path[12];
R1L401Q = DFFE(R1L401Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L904 is rtl~5119 at LC5_12_L1
--operation mode is normal

A1L904 = !B1L8Q & (B1L9Q & AB1_command_3_local[12] # !B1L9Q & R1L401Q);


--A1L014 is rtl~5122 at LC3_12_L1
--operation mode is normal

A1L014 = A1L114 # !B1L01Q & (A1L904 # A1L804);


--A1L453 is rtl~2080 at LC1_13_L1
--operation mode is normal

A1L453 = AB1_command_4_local[12] & (A1L714 # !B1L21Q & A1L014) # !AB1_command_4_local[12] & !B1L21Q & A1L014;


--J1L49Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[44]~reg0 at LC8_12_F1
--operation mode is normal

J1L49Q_lut_out = JB31_sload_path[44];
J1L49Q = DFFE(J1L49Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L38Q is hit_counter:inst_hit_counter|multiSPEcnt[12]~reg0 at LC2_12_F1
--operation mode is normal

Q1L38Q_lut_out = JB7_sload_path[12];
Q1L38Q = DFFE(Q1L38Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L413 is slaveregister:slaveregister_inst|Mux_346_rtl_470_rtl_741~4 at LC7_12_F1
--operation mode is normal

AB1L413 = B1L21Q & J1L49Q # !B1L21Q & Q1L38Q;


--AB1L513 is slaveregister:slaveregister_inst|Mux_346_rtl_470_rtl_741~9 at LC1_12_F1
--operation mode is normal

AB1L513 = B1L01Q & AB1L413 # !B1L01Q & B1L21Q & JB31_sload_path[44];


--AB1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12] at LC5_13_C1
--operation mode is normal

AB1_command_1_local[12]_lut_out = !SB1_MASTERHWDATA[12];
AB1_command_1_local[12] = DFFE(AB1_command_1_local[12]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1L613 is slaveregister:slaveregister_inst|Mux_346_rtl_470_rtl_742~4 at LC4_13_C1
--operation mode is normal

AB1L613 = B1L01Q & AB1_command_2_local[12] # !B1L01Q & !AB1_command_1_local[12];


--J1L31Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[12]~reg0 at LC9_13_C1
--operation mode is normal

J1L31Q_lut_out = JB31_sload_path[12];
J1L31Q = DFFE(J1L31Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L713 is slaveregister:slaveregister_inst|Mux_346_rtl_470_rtl_742~9 at LC2_12_C1
--operation mode is normal

AB1L713 = B1L21Q & !B1L01Q & J1L31Q # !B1L21Q & AB1L613;


--Q1L401Q is hit_counter:inst_hit_counter|oneSPEcnt[12]~reg0 at LC3_6_K1
--operation mode is normal

Q1L401Q_lut_out = JB8_sload_path[12];
Q1L401Q = DFFE(Q1L401Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12] at LC3_8_C1
--operation mode is normal

AB1_command_0_local[12]_lut_out = SB1_MASTERHWDATA[12];
AB1_command_0_local[12] = DFFE(AB1_command_0_local[12]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L213 is slaveregister:slaveregister_inst|Mux_346_rtl_470_rtl_740~0 at LC4_12_C1
--operation mode is normal

AB1L213 = B1L21Q & (B1L01Q # JB31_sload_path[12]) # !B1L21Q & AB1_command_0_local[12] & !B1L01Q;


--J1L26Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[12]~reg0 at LC8_12_C1
--operation mode is normal

J1L26Q_lut_out = JB31_sload_path[12];
J1L26Q = DFFE(J1L26Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L313 is slaveregister:slaveregister_inst|Mux_346_rtl_470_rtl_740~1 at LC6_11_C1
--operation mode is normal

AB1L313 = AB1L213 & (J1L26Q # !B1L01Q) # !AB1L213 & B1L01Q & Q1L401Q;


--AB1L013 is slaveregister:slaveregister_inst|Mux_346_rtl_470_rtl_739~0 at LC10_11_C1
--operation mode is normal

AB1L013 = B1L9Q & (B1L8Q # AB1L713) # !B1L9Q & AB1L313 & !B1L8Q;


--J1L54Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[44]~reg0 at LC3_15_F1
--operation mode is normal

J1L54Q_lut_out = JB31_sload_path[44];
J1L54Q = DFFE(J1L54Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L092 is rtl~1513 at LC7_15_F1
--operation mode is normal

A1L092 = B1L01Q & COINC_UP_A & !B1L21Q # !B1L01Q & B1L21Q & J1L54Q;


--AB1L113 is slaveregister:slaveregister_inst|Mux_346_rtl_470_rtl_739~1 at LC7_11_C1
--operation mode is normal

AB1L113 = AB1L013 & (A1L092 # !B1L8Q) # !AB1L013 & B1L8Q & AB1L513;


--A1L553 is rtl~2085 at LC3_11_C1
--operation mode is normal

A1L553 = A1L453 & (B1L11Q # AB1L113) # !A1L453 & !B1L11Q & AB1L113;


--AB1L914 is slaveregister:slaveregister_inst|Mux_646_rtl_519_rtl_816~0 at LC1_11_C1
--operation mode is normal

AB1L914 = B1L71Q & (B1L81Q # A1L553) # !B1L71Q & QB1_q[12] & !B1L81Q;


--LB4_q[12] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC4_1_D1
LB4_q[12]_data_in = P1L31;
LB4_q[12]_write_enable = A1L322;
LB4_q[12]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[12]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[12]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[12]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[12] = MEMORY_SEGMENT(LB4_q[12]_data_in, LB4_q[12]_write_enable, LB4_q[12]_clock_0, LB4_q[12]_clock_1, , , , , VCC, LB4_q[12]_write_address, LB4_q[12]_read_address);


--AB1L024 is slaveregister:slaveregister_inst|Mux_646_rtl_519_rtl_816~1 at LC8_11_C1
--operation mode is normal

AB1L024 = AB1L914 & (LB4_q[12] # !B1L81Q) # !AB1L914 & LB3_q[12] & B1L81Q;


--LB2_q[13] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC3_1_J1
LB2_q[13]_data_in = C2L41;
LB2_q[13]_write_enable = A1L522;
LB2_q[13]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[13]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[13]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[13] = MEMORY_SEGMENT(LB2_q[13]_data_in, LB2_q[13]_write_enable, LB2_q[13]_clock_0, LB2_q[13]_clock_1, , , , , VCC, LB2_q[13]_write_address, LB2_q[13]_read_address);


--LB1_q[13] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC4_1_K1
LB1_q[13]_data_in = C1L41;
LB1_q[13]_write_enable = A1L422;
LB1_q[13]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[13]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[13]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[13] = MEMORY_SEGMENT(LB1_q[13]_data_in, LB1_q[13]_write_enable, LB1_q[13]_clock_0, LB1_q[13]_clock_1, , , , , VCC, LB1_q[13]_write_address, LB1_q[13]_read_address);


--A1L492 is rtl~1569 at LC7_16_J1
--operation mode is normal

A1L492 = A1L614 & (B1L71Q & LB2_q[13] # !B1L71Q & LB1_q[13]);


--QB1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC7_1_I1
QB1_q[13]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[13] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[13]_write_address, QB1_q[13]_read_address);


--A1L552 is rtl~446 at LC1_4_D1
--operation mode is normal

A1L552 = !B1L12Q & !B1L22Q & QB1_q[13];


--AB1_command_4_local[13] is slaveregister:slaveregister_inst|command_4_local[13] at LC8_6_B1
--operation mode is normal

AB1_command_4_local[13]_lut_out = SB1_MASTERHWDATA[13];
AB1_command_4_local[13] = DFFE(AB1_command_4_local[13]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13] at LC3_8_B1
--operation mode is normal

AB1_com_ctrl_local[13]_lut_out = SB1_MASTERHWDATA[13];
AB1_com_ctrl_local[13] = DFFE(AB1_com_ctrl_local[13]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L392 is rtl~1548 at LC5_8_B1
--operation mode is normal

A1L392 = !B1L8Q & B1L01Q & !B1L9Q & AB1_com_ctrl_local[13];


--AB1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13] at LC5_6_B1
--operation mode is normal

AB1_command_3_local[13]_lut_out = SB1_MASTERHWDATA[13];
AB1_command_3_local[13] = DFFE(AB1_command_3_local[13]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L283 is rtl~2212 at LC8_7_B1
--operation mode is normal

A1L283 = !B1L8Q & AB1_command_3_local[13] & B1L9Q;


--R1L58Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[13]~reg0 at LC9_5_L1
--operation mode is normal

R1L58Q_lut_out = JB9_sload_path[13];
R1L58Q = DFFE(R1L58Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--R1L501Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[13]~reg0 at LC2_2_L1
--operation mode is normal

R1L501Q_lut_out = JB01_sload_path[13];
R1L501Q = DFFE(R1L501Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L383 is rtl~2213 at LC10_6_L1
--operation mode is normal

A1L383 = !B1L9Q & (B1L8Q & R1L58Q # !B1L8Q & R1L501Q);


--A1L483 is rtl~2216 at LC6_7_B1
--operation mode is normal

A1L483 = A1L392 # !B1L01Q & (A1L283 # A1L383);


--A1L653 is rtl~2097 at LC3_5_B1
--operation mode is normal

A1L653 = A1L483 & (A1L714 & AB1_command_4_local[13] # !B1L21Q) # !A1L483 & A1L714 & AB1_command_4_local[13];


--J1L59Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[45]~reg0 at LC10_5_D1
--operation mode is normal

J1L59Q_lut_out = JB31_sload_path[45];
J1L59Q = DFFE(J1L59Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L48Q is hit_counter:inst_hit_counter|multiSPEcnt[13]~reg0 at LC4_6_D1
--operation mode is normal

Q1L48Q_lut_out = JB7_sload_path[13];
Q1L48Q = DFFE(Q1L48Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L603 is slaveregister:slaveregister_inst|Mux_345_rtl_473_rtl_751~4 at LC6_5_D1
--operation mode is normal

AB1L603 = Q1L48Q & (J1L59Q # !B1L21Q) # !Q1L48Q & B1L21Q & J1L59Q;


--AB1L703 is slaveregister:slaveregister_inst|Mux_345_rtl_473_rtl_751~9 at LC8_5_D1
--operation mode is normal

AB1L703 = B1L01Q & AB1L603 # !B1L01Q & B1L21Q & JB31_sload_path[45];


--AB1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13] at LC7_2_J1
--operation mode is normal

AB1_command_1_local[13]_lut_out = !SB1_MASTERHWDATA[13];
AB1_command_1_local[13] = DFFE(AB1_command_1_local[13]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1L803 is slaveregister:slaveregister_inst|Mux_345_rtl_473_rtl_752~4 at LC5_1_J1
--operation mode is normal

AB1L803 = AB1_command_2_local[13] & (B1L01Q # !AB1_command_1_local[13]) # !AB1_command_2_local[13] & !B1L01Q & !AB1_command_1_local[13];


--J1L41Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[13]~reg0 at LC3_2_J1
--operation mode is normal

J1L41Q_lut_out = JB31_sload_path[13];
J1L41Q = DFFE(J1L41Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L903 is slaveregister:slaveregister_inst|Mux_345_rtl_473_rtl_752~9 at LC6_2_J1
--operation mode is normal

AB1L903 = B1L21Q & !B1L01Q & J1L41Q # !B1L21Q & AB1L803;


--Q1L501Q is hit_counter:inst_hit_counter|oneSPEcnt[13]~reg0 at LC5_6_K1
--operation mode is normal

Q1L501Q_lut_out = JB8_sload_path[13];
Q1L501Q = DFFE(Q1L501Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13] at LC5_13_G1
--operation mode is normal

AB1_command_0_local[13]_lut_out = SB1_MASTERHWDATA[13];
AB1_command_0_local[13] = DFFE(AB1_command_0_local[13]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L403 is slaveregister:slaveregister_inst|Mux_345_rtl_473_rtl_750~0 at LC6_6_D1
--operation mode is normal

AB1L403 = B1L21Q & (B1L01Q # JB31_sload_path[13]) # !B1L21Q & !B1L01Q & AB1_command_0_local[13];


--J1L36Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[13]~reg0 at LC9_5_D1
--operation mode is normal

J1L36Q_lut_out = JB31_sload_path[13];
J1L36Q = DFFE(J1L36Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L503 is slaveregister:slaveregister_inst|Mux_345_rtl_473_rtl_750~1 at LC2_5_D1
--operation mode is normal

AB1L503 = AB1L403 & (J1L36Q # !B1L01Q) # !AB1L403 & B1L01Q & Q1L501Q;


--AB1L203 is slaveregister:slaveregister_inst|Mux_345_rtl_473_rtl_749~0 at LC1_5_D1
--operation mode is normal

AB1L203 = B1L9Q & (B1L8Q # AB1L903) # !B1L9Q & !B1L8Q & AB1L503;


--J1L64Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[45]~reg0 at LC5_8_D1
--operation mode is normal

J1L64Q_lut_out = JB31_sload_path[45];
J1L64Q = DFFE(J1L64Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L292 is rtl~1546 at LC2_8_D1
--operation mode is normal

A1L292 = B1L21Q & !B1L01Q & J1L64Q # !B1L21Q & COINC_UP_ABAR & B1L01Q;


--AB1L303 is slaveregister:slaveregister_inst|Mux_345_rtl_473_rtl_749~1 at LC5_5_D1
--operation mode is normal

AB1L303 = AB1L203 & (A1L292 # !B1L8Q) # !AB1L203 & AB1L703 & B1L8Q;


--A1L753 is rtl~2102 at LC3_5_D1
--operation mode is normal

A1L753 = A1L653 & (B1L11Q # AB1L303) # !A1L653 & !B1L11Q & AB1L303;


--LB3_q[13] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC2_1_E2
LB3_q[13]_data_in = L1L62;
LB3_q[13]_write_enable = A1L222;
LB3_q[13]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[13]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[13]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[13] = MEMORY_SEGMENT(LB3_q[13]_data_in, LB3_q[13]_write_enable, LB3_q[13]_clock_0, LB3_q[13]_clock_1, , , , , VCC, LB3_q[13]_write_address, LB3_q[13]_read_address);


--AB1L714 is slaveregister:slaveregister_inst|Mux_645_rtl_522_rtl_819~0 at LC10_13_D1
--operation mode is normal

AB1L714 = B1L81Q & (B1L71Q # LB3_q[13]) # !B1L81Q & !B1L71Q & QB1_q[13];


--LB4_q[13] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC1_1_D1
LB4_q[13]_data_in = P1L41;
LB4_q[13]_write_enable = A1L322;
LB4_q[13]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[13]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[13]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[13]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[13] = MEMORY_SEGMENT(LB4_q[13]_data_in, LB4_q[13]_write_enable, LB4_q[13]_clock_0, LB4_q[13]_clock_1, , , , , VCC, LB4_q[13]_write_address, LB4_q[13]_read_address);


--AB1L814 is slaveregister:slaveregister_inst|Mux_645_rtl_522_rtl_819~1 at LC7_5_D1
--operation mode is normal

AB1L814 = AB1L714 & (LB4_q[13] # !B1L71Q) # !AB1L714 & B1L71Q & A1L753;


--LB2_q[14] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC3_1_G1
LB2_q[14]_data_in = C2L51;
LB2_q[14]_write_enable = A1L522;
LB2_q[14]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[14]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[14]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[14] = MEMORY_SEGMENT(LB2_q[14]_data_in, LB2_q[14]_write_enable, LB2_q[14]_clock_0, LB2_q[14]_clock_1, , , , , VCC, LB2_q[14]_write_address, LB2_q[14]_read_address);


--LB1_q[14] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC1_1_A1
LB1_q[14]_data_in = C1L51;
LB1_q[14]_write_enable = A1L422;
LB1_q[14]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[14]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[14]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[14] = MEMORY_SEGMENT(LB1_q[14]_data_in, LB1_q[14]_write_enable, LB1_q[14]_clock_0, LB1_q[14]_clock_1, , , , , VCC, LB1_q[14]_write_address, LB1_q[14]_read_address);


--A1L692 is rtl~1602 at LC3_16_A1
--operation mode is normal

A1L692 = A1L614 & (B1L71Q & LB2_q[14] # !B1L71Q & LB1_q[14]);


--QB1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC1_1_I1
QB1_q[14]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[14] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[14]_write_address, QB1_q[14]_read_address);


--A1L652 is rtl~461 at LC3_12_D1
--operation mode is normal

A1L652 = QB1_q[14] & !B1L12Q & !B1L22Q;


--LB3_q[14] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC1_1_L2
LB3_q[14]_data_in = L1L72;
LB3_q[14]_write_enable = A1L222;
LB3_q[14]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[14]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[14]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[14] = MEMORY_SEGMENT(LB3_q[14]_data_in, LB3_q[14]_write_enable, LB3_q[14]_clock_0, LB3_q[14]_clock_1, , , , , VCC, LB3_q[14]_write_address, LB3_q[14]_read_address);


--AB1_command_4_local[14] is slaveregister:slaveregister_inst|command_4_local[14] at LC9_2_L1
--operation mode is normal

AB1_command_4_local[14]_lut_out = SB1_MASTERHWDATA[14];
AB1_command_4_local[14] = DFFE(AB1_command_4_local[14]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14] at LC3_4_L1
--operation mode is normal

AB1_com_ctrl_local[14]_lut_out = SB1_MASTERHWDATA[14];
AB1_com_ctrl_local[14] = DFFE(AB1_com_ctrl_local[14]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L514 is rtl~5598 at LC10_4_L1
--operation mode is normal

A1L514 = B1L01Q & !B1L8Q & !B1L9Q & AB1_com_ctrl_local[14];


--R1L68Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[14]~reg0 at LC6_5_L1
--operation mode is normal

R1L68Q_lut_out = JB9_sload_path[14];
R1L68Q = DFFE(R1L68Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L214 is rtl~5593 at LC7_4_L1
--operation mode is normal

A1L214 = !B1L9Q & B1L8Q & R1L68Q;


--AB1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14] at LC10_8_L1
--operation mode is normal

AB1_command_3_local[14]_lut_out = SB1_MASTERHWDATA[14];
AB1_command_3_local[14] = DFFE(AB1_command_3_local[14]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--R1L601Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[14]~reg0 at LC8_5_L1
--operation mode is normal

R1L601Q_lut_out = JB01_sload_path[14];
R1L601Q = DFFE(R1L601Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L314 is rtl~5594 at LC1_4_L1
--operation mode is normal

A1L314 = !B1L8Q & (B1L9Q & AB1_command_3_local[14] # !B1L9Q & R1L601Q);


--A1L414 is rtl~5597 at LC8_4_L1
--operation mode is normal

A1L414 = A1L514 # !B1L01Q & (A1L314 # A1L214);


--A1L853 is rtl~2114 at LC9_3_L1
--operation mode is normal

A1L853 = A1L714 & (AB1_command_4_local[14] # !B1L21Q & A1L414) # !A1L714 & !B1L21Q & A1L414;


--J1L69Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[46]~reg0 at LC2_6_D1
--operation mode is normal

J1L69Q_lut_out = JB31_sload_path[46];
J1L69Q = DFFE(J1L69Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L58Q is hit_counter:inst_hit_counter|multiSPEcnt[14]~reg0 at LC8_6_D1
--operation mode is normal

Q1L58Q_lut_out = JB7_sload_path[14];
Q1L58Q = DFFE(Q1L58Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L892 is slaveregister:slaveregister_inst|Mux_344_rtl_476_rtl_761~4 at LC3_6_D1
--operation mode is normal

AB1L892 = B1L21Q & J1L69Q # !B1L21Q & Q1L58Q;


--AB1L992 is slaveregister:slaveregister_inst|Mux_344_rtl_476_rtl_761~9 at LC9_6_D1
--operation mode is normal

AB1L992 = B1L01Q & AB1L892 # !B1L01Q & B1L21Q & JB31_sload_path[46];


--AB1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14] at LC3_2_C1
--operation mode is normal

AB1_command_1_local[14]_lut_out = !SB1_MASTERHWDATA[14];
AB1_command_1_local[14] = DFFE(AB1_command_1_local[14]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1L003 is slaveregister:slaveregister_inst|Mux_344_rtl_476_rtl_762~4 at LC7_14_C1
--operation mode is normal

AB1L003 = AB1_command_2_local[14] & (B1L01Q # !AB1_command_1_local[14]) # !AB1_command_2_local[14] & !B1L01Q & !AB1_command_1_local[14];


--J1L51Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[14]~reg0 at LC9_13_D1
--operation mode is normal

J1L51Q_lut_out = JB31_sload_path[14];
J1L51Q = DFFE(J1L51Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L103 is slaveregister:slaveregister_inst|Mux_344_rtl_476_rtl_762~9 at LC4_13_D1
--operation mode is normal

AB1L103 = B1L21Q & !B1L01Q & J1L51Q # !B1L21Q & AB1L003;


--Q1L601Q is hit_counter:inst_hit_counter|oneSPEcnt[14]~reg0 at LC9_6_K1
--operation mode is normal

Q1L601Q_lut_out = JB8_sload_path[14];
Q1L601Q = DFFE(Q1L601Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14] at LC3_13_D1
--operation mode is normal

AB1_command_0_local[14]_lut_out = SB1_MASTERHWDATA[14];
AB1_command_0_local[14] = DFFE(AB1_command_0_local[14]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L692 is slaveregister:slaveregister_inst|Mux_344_rtl_476_rtl_760~0 at LC6_13_D1
--operation mode is normal

AB1L692 = B1L21Q & (B1L01Q # JB31_sload_path[14]) # !B1L21Q & !B1L01Q & AB1_command_0_local[14];


--J1L46Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[14]~reg0 at LC4_11_D1
--operation mode is normal

J1L46Q_lut_out = JB31_sload_path[14];
J1L46Q = DFFE(J1L46Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L792 is slaveregister:slaveregister_inst|Mux_344_rtl_476_rtl_760~1 at LC10_12_D1
--operation mode is normal

AB1L792 = AB1L692 & (J1L46Q # !B1L01Q) # !AB1L692 & Q1L601Q & B1L01Q;


--AB1L492 is slaveregister:slaveregister_inst|Mux_344_rtl_476_rtl_759~0 at LC2_12_D1
--operation mode is normal

AB1L492 = B1L9Q & (AB1L103 # B1L8Q) # !B1L9Q & !B1L8Q & AB1L792;


--J1L74Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[46]~reg0 at LC3_10_B1
--operation mode is normal

J1L74Q_lut_out = JB31_sload_path[46];
J1L74Q = DFFE(J1L74Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L592 is rtl~1579 at LC5_10_B1
--operation mode is normal

A1L592 = B1L01Q & COINC_UP_B & !B1L21Q # !B1L01Q & B1L21Q & J1L74Q;


--AB1L592 is slaveregister:slaveregister_inst|Mux_344_rtl_476_rtl_759~1 at LC1_12_D1
--operation mode is normal

AB1L592 = AB1L492 & (A1L592 # !B1L8Q) # !AB1L492 & B1L8Q & AB1L992;


--A1L953 is rtl~2119 at LC5_12_D1
--operation mode is normal

A1L953 = B1L11Q & A1L853 # !B1L11Q & AB1L592;


--AB1L514 is slaveregister:slaveregister_inst|Mux_644_rtl_525_rtl_822~0 at LC8_12_D1
--operation mode is normal

AB1L514 = B1L71Q & (B1L81Q # A1L953) # !B1L71Q & !B1L81Q & QB1_q[14];


--LB4_q[14] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC2_1_L1
LB4_q[14]_data_in = P1L51;
LB4_q[14]_write_enable = A1L322;
LB4_q[14]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[14]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[14]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[14]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[14] = MEMORY_SEGMENT(LB4_q[14]_data_in, LB4_q[14]_write_enable, LB4_q[14]_clock_0, LB4_q[14]_clock_1, , , , , VCC, LB4_q[14]_write_address, LB4_q[14]_read_address);


--AB1L614 is slaveregister:slaveregister_inst|Mux_644_rtl_525_rtl_822~1 at LC7_12_D1
--operation mode is normal

AB1L614 = AB1L514 & (LB4_q[14] # !B1L81Q) # !AB1L514 & B1L81Q & LB3_q[14];


--QB1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC2_1_I1
QB1_q[15]_write_address = WR_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q);
QB1_q[15] = MEMORY_SEGMENT(, , , , , , , , , QB1_q[15]_write_address, QB1_q[15]_read_address);


--A1L752 is rtl~476 at LC1_15_F1
--operation mode is normal

A1L752 = QB1_q[15] & !B1L22Q & !B1L12Q;


--AB1_command_4_local[15] is slaveregister:slaveregister_inst|command_4_local[15] at LC3_1_E1
--operation mode is normal

AB1_command_4_local[15]_lut_out = SB1_MASTERHWDATA[15];
AB1_command_4_local[15] = DFFE(AB1_command_4_local[15]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15] at LC1_3_E1
--operation mode is normal

AB1_com_ctrl_local[15]_lut_out = SB1_MASTERHWDATA[15];
AB1_com_ctrl_local[15] = DFFE(AB1_com_ctrl_local[15]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L892 is rtl~1614 at LC3_2_E1
--operation mode is normal

A1L892 = !B1L9Q & !B1L8Q & B1L01Q & AB1_com_ctrl_local[15];


--AB1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15] at LC9_3_E1
--operation mode is normal

AB1_command_3_local[15]_lut_out = SB1_MASTERHWDATA[15];
AB1_command_3_local[15] = DFFE(AB1_command_3_local[15]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L583 is rtl~2223 at LC7_2_E1
--operation mode is normal

A1L583 = !B1L8Q & B1L9Q & AB1_command_3_local[15];


--R1L78Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[15]~reg0 at LC3_8_L1
--operation mode is normal

R1L78Q_lut_out = JB9_sload_path[15];
R1L78Q = DFFE(R1L78Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--R1L701Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[15]~reg0 at LC8_8_L1
--operation mode is normal

R1L701Q_lut_out = JB01_sload_path[15];
R1L701Q = DFFE(R1L701Q_lut_out, GLOBAL(MB1_outclock0), , , R1L67);


--A1L683 is rtl~2224 at LC6_8_L1
--operation mode is normal

A1L683 = !B1L9Q & (B1L8Q & R1L78Q # !B1L8Q & R1L701Q);


--A1L783 is rtl~2227 at LC5_2_E1
--operation mode is normal

A1L783 = A1L892 # !B1L01Q & (A1L583 # A1L683);


--A1L063 is rtl~2131 at LC6_1_E1
--operation mode is normal

A1L063 = AB1_command_4_local[15] & (A1L714 # !B1L21Q & A1L783) # !AB1_command_4_local[15] & !B1L21Q & A1L783;


--J1L79Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[47]~reg0 at LC10_6_F1
--operation mode is normal

J1L79Q_lut_out = JB31_sload_path[47];
J1L79Q = DFFE(J1L79Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--Q1L68Q is hit_counter:inst_hit_counter|multiSPEcnt[15]~reg0 at LC5_15_K1
--operation mode is normal

Q1L68Q_lut_out = JB7_sload_path[15];
Q1L68Q = DFFE(Q1L68Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1L092 is slaveregister:slaveregister_inst|Mux_343_rtl_479_rtl_771~4 at LC4_6_F1
--operation mode is normal

AB1L092 = Q1L68Q & (J1L79Q # !B1L21Q) # !Q1L68Q & B1L21Q & J1L79Q;


--AB1L192 is slaveregister:slaveregister_inst|Mux_343_rtl_479_rtl_771~9 at LC6_6_F1
--operation mode is normal

AB1L192 = B1L01Q & AB1L092 # !B1L01Q & B1L21Q & JB31_sload_path[47];


--AB1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15] at LC8_2_J1
--operation mode is normal

AB1_command_1_local[15]_lut_out = !SB1_MASTERHWDATA[15];
AB1_command_1_local[15] = DFFE(AB1_command_1_local[15]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1L292 is slaveregister:slaveregister_inst|Mux_343_rtl_479_rtl_772~4 at LC3_8_J1
--operation mode is normal

AB1L292 = AB1_command_2_local[15] & (B1L01Q # !AB1_command_1_local[15]) # !AB1_command_2_local[15] & !B1L01Q & !AB1_command_1_local[15];


--J1L61Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[15]~reg0 at LC7_6_F1
--operation mode is normal

J1L61Q_lut_out = JB31_sload_path[15];
J1L61Q = DFFE(J1L61Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L392 is slaveregister:slaveregister_inst|Mux_343_rtl_479_rtl_772~9 at LC5_6_F1
--operation mode is normal

AB1L392 = B1L21Q & !B1L01Q & J1L61Q # !B1L21Q & AB1L292;


--Q1L701Q is hit_counter:inst_hit_counter|oneSPEcnt[15]~reg0 at LC9_4_K1
--operation mode is normal

Q1L701Q_lut_out = JB8_sload_path[15];
Q1L701Q = DFFE(Q1L701Q_lut_out, GLOBAL(MB1_outclock0), , , Q1L101);


--AB1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15] at LC9_4_E1
--operation mode is normal

AB1_command_0_local[15]_lut_out = SB1_MASTERHWDATA[15];
AB1_command_0_local[15] = DFFE(AB1_command_0_local[15]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L882 is slaveregister:slaveregister_inst|Mux_343_rtl_479_rtl_770~0 at LC3_6_F1
--operation mode is normal

AB1L882 = B1L21Q & (B1L01Q # JB31_sload_path[15]) # !B1L21Q & AB1_command_0_local[15] & !B1L01Q;


--J1L56Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[15]~reg0 at LC2_6_F1
--operation mode is normal

J1L56Q_lut_out = JB31_sload_path[15];
J1L56Q = DFFE(J1L56Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1L982 is slaveregister:slaveregister_inst|Mux_343_rtl_479_rtl_770~1 at LC1_6_F1
--operation mode is normal

AB1L982 = AB1L882 & (J1L56Q # !B1L01Q) # !AB1L882 & B1L01Q & Q1L701Q;


--AB1L682 is slaveregister:slaveregister_inst|Mux_343_rtl_479_rtl_769~0 at LC9_6_F1
--operation mode is normal

AB1L682 = B1L9Q & (AB1L392 # B1L8Q) # !B1L9Q & !B1L8Q & AB1L982;


--J1L84Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[47]~reg0 at LC8_8_D1
--operation mode is normal

J1L84Q_lut_out = JB31_sload_path[47];
J1L84Q = DFFE(J1L84Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L792 is rtl~1612 at LC9_8_D1
--operation mode is normal

A1L792 = B1L21Q & !B1L01Q & J1L84Q # !B1L21Q & COINC_UP_BBAR & B1L01Q;


--AB1L782 is slaveregister:slaveregister_inst|Mux_343_rtl_479_rtl_769~1 at LC8_6_F1
--operation mode is normal

AB1L782 = AB1L682 & (A1L792 # !B1L8Q) # !AB1L682 & AB1L192 & B1L8Q;


--A1L163 is rtl~2136 at LC4_16_F1
--operation mode is normal

A1L163 = B1L11Q & A1L063 # !B1L11Q & AB1L782;


--LB3_q[15] is com_adc_rc:inst_com_ADC_RC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC1_1_E2
LB3_q[15]_data_in = L1L82;
LB3_q[15]_write_enable = A1L222;
LB3_q[15]_clock_0 = GLOBAL(MB1_outclock0);
LB3_q[15]_clock_1 = GLOBAL(MB1_outclock0);
LB3_q[15]_write_address = WR_ADDR(L1L06, L1L16, L1L26, L1L36, L1L46, L1L56, L1L66, L1L76, L1L86);
LB3_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB3_q[15] = MEMORY_SEGMENT(LB3_q[15]_data_in, LB3_q[15]_write_enable, LB3_q[15]_clock_0, LB3_q[15]_clock_1, , , , , VCC, LB3_q[15]_write_address, LB3_q[15]_read_address);


--AB1L314 is slaveregister:slaveregister_inst|Mux_643_rtl_528_rtl_825~0 at LC7_13_E1
--operation mode is normal

AB1L314 = B1L81Q & (B1L71Q # LB3_q[15]) # !B1L81Q & QB1_q[15] & !B1L71Q;


--LB4_q[15] is flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC3_1_F1
LB4_q[15]_data_in = P1L61;
LB4_q[15]_write_enable = A1L322;
LB4_q[15]_clock_0 = GLOBAL(MB1_outclock1);
LB4_q[15]_clock_1 = GLOBAL(MB1_outclock1);
LB4_q[15]_write_address = WR_ADDR(P1L23, P1L33, P1L43, P1L53, P1L63, P1L73, P1L83, P1L93, P1L04);
LB4_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB4_q[15] = MEMORY_SEGMENT(LB4_q[15]_data_in, LB4_q[15]_write_enable, LB4_q[15]_clock_0, LB4_q[15]_clock_1, , , , , VCC, LB4_q[15]_write_address, LB4_q[15]_read_address);


--AB1L414 is slaveregister:slaveregister_inst|Mux_643_rtl_528_rtl_825~1 at LC8_16_F1
--operation mode is normal

AB1L414 = AB1L314 & (LB4_q[15] # !B1L71Q) # !AB1L314 & B1L71Q & A1L163;


--AB1L812 is slaveregister:slaveregister_inst|i~1065 at LC3_1_D1
--operation mode is normal

AB1L812 = B1L71Q & !B1L81Q;


--AB1L012 is slaveregister:slaveregister_inst|i~461 at LC10_1_D1
--operation mode is normal

AB1L012 = !B1L91Q & AB1L812 & (B1L12Q # B1L22Q);


--AB1_command_4_local[16] is slaveregister:slaveregister_inst|command_4_local[16] at LC7_13_G1
--operation mode is normal

AB1_command_4_local[16]_lut_out = SB1_MASTERHWDATA[16];
AB1_command_4_local[16] = DFFE(AB1_command_4_local[16]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16] at LC5_11_G1
--operation mode is normal

AB1_command_3_local[16]_lut_out = SB1_MASTERHWDATA[16];
AB1_command_3_local[16] = DFFE(AB1_command_3_local[16]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L992 is rtl~1645 at LC10_12_G1
--operation mode is normal

A1L992 = B1L9Q & !B1L21Q & AB1_command_3_local[16] # !B1L9Q & B1L21Q & AB1_command_4_local[16];


--J1L66Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[16]~reg0 at LC7_11_G1
--operation mode is normal

J1L66Q_lut_out = JB31_sload_path[16];
J1L66Q = DFFE(J1L66Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16] at LC6_15_G1
--operation mode is normal

AB1_command_2_local[16]_lut_out = SB1_MASTERHWDATA[16];
AB1_command_2_local[16] = DFFE(AB1_command_2_local[16]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L003 is rtl~1652 at LC1_12_G1
--operation mode is normal

A1L003 = B1L9Q & !B1L21Q & AB1_command_2_local[16] # !B1L9Q & B1L21Q & J1L66Q;


--AB1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16] at LC10_10_I1
--operation mode is normal

AB1_command_1_local[16]_lut_out = SB1_MASTERHWDATA[16];
AB1_command_1_local[16] = DFFE(AB1_command_1_local[16]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16] at LC2_2_D1
--operation mode is normal

AB1_command_0_local[16]_lut_out = SB1_MASTERHWDATA[16];
AB1_command_0_local[16] = DFFE(AB1_command_0_local[16]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L482 is slaveregister:slaveregister_inst|Mux_342_rtl_386_rtl_540~0 at LC9_12_G1
--operation mode is normal

AB1L482 = B1L21Q & (B1L9Q # JB31_sload_path[16]) # !B1L21Q & !B1L9Q & AB1_command_0_local[16];


--J1L71Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[16]~reg0 at LC6_12_G1
--operation mode is normal

J1L71Q_lut_out = JB31_sload_path[16];
J1L71Q = DFFE(J1L71Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L582 is slaveregister:slaveregister_inst|Mux_342_rtl_386_rtl_540~1 at LC2_12_G1
--operation mode is normal

AB1L582 = AB1L482 & (J1L71Q # !B1L9Q) # !AB1L482 & AB1_command_1_local[16] & B1L9Q;


--AB1L282 is slaveregister:slaveregister_inst|Mux_342_rtl_386_rtl_539~0 at LC4_12_G1
--operation mode is normal

AB1L282 = B1L01Q & (B1L11Q # A1L003) # !B1L01Q & !B1L11Q & AB1L582;


--AB1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16] at LC10_2_D1
--operation mode is normal

AB1_com_ctrl_local[16]_lut_out = SB1_MASTERHWDATA[16];
AB1_com_ctrl_local[16] = DFFE(AB1_com_ctrl_local[16]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L622 is rtl~109 at LC8_2_D1
--operation mode is normal

A1L622 = AB1_com_ctrl_local[16] & !B1L9Q & !B1L21Q;


--AB1L382 is slaveregister:slaveregister_inst|Mux_342_rtl_386_rtl_539~1 at LC3_12_G1
--operation mode is normal

AB1L382 = AB1L282 & (A1L622 # !B1L11Q) # !AB1L282 & A1L992 & B1L11Q;


--AB1_command_4_local[17] is slaveregister:slaveregister_inst|command_4_local[17] at LC8_9_I1
--operation mode is normal

AB1_command_4_local[17]_lut_out = SB1_MASTERHWDATA[17];
AB1_command_4_local[17] = DFFE(AB1_command_4_local[17]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17] at LC1_9_I1
--operation mode is normal

AB1_command_3_local[17]_lut_out = SB1_MASTERHWDATA[17];
AB1_command_3_local[17] = DFFE(AB1_command_3_local[17]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L103 is rtl~1659 at LC7_8_I1
--operation mode is normal

A1L103 = B1L9Q & !B1L21Q & AB1_command_3_local[17] # !B1L9Q & AB1_command_4_local[17] & B1L21Q;


--J1L76Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[17]~reg0 at LC4_8_I1
--operation mode is normal

J1L76Q_lut_out = JB31_sload_path[17];
J1L76Q = DFFE(J1L76Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17] at LC5_12_I1
--operation mode is normal

AB1_command_2_local[17]_lut_out = SB1_MASTERHWDATA[17];
AB1_command_2_local[17] = DFFE(AB1_command_2_local[17]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L203 is rtl~1666 at LC1_7_I1
--operation mode is normal

A1L203 = B1L21Q & !B1L9Q & J1L76Q # !B1L21Q & AB1_command_2_local[17] & B1L9Q;


--AB1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17] at LC7_10_I1
--operation mode is normal

AB1_command_1_local[17]_lut_out = SB1_MASTERHWDATA[17];
AB1_command_1_local[17] = DFFE(AB1_command_1_local[17]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17] at LC4_2_D1
--operation mode is normal

AB1_command_0_local[17]_lut_out = SB1_MASTERHWDATA[17];
AB1_command_0_local[17] = DFFE(AB1_command_0_local[17]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L082 is slaveregister:slaveregister_inst|Mux_341_rtl_389_rtl_545~0 at LC2_7_I1
--operation mode is normal

AB1L082 = B1L21Q & (B1L9Q # JB31_sload_path[17]) # !B1L21Q & AB1_command_0_local[17] & !B1L9Q;


--J1L81Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[17]~reg0 at LC3_7_I1
--operation mode is normal

J1L81Q_lut_out = JB31_sload_path[17];
J1L81Q = DFFE(J1L81Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L182 is slaveregister:slaveregister_inst|Mux_341_rtl_389_rtl_545~1 at LC10_7_I1
--operation mode is normal

AB1L182 = AB1L082 & (J1L81Q # !B1L9Q) # !AB1L082 & AB1_command_1_local[17] & B1L9Q;


--AB1L872 is slaveregister:slaveregister_inst|Mux_341_rtl_389_rtl_544~0 at LC6_7_I1
--operation mode is normal

AB1L872 = B1L01Q & (B1L11Q # A1L203) # !B1L01Q & !B1L11Q & AB1L182;


--AB1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17] at LC2_15_I1
--operation mode is normal

AB1_com_ctrl_local[17]_lut_out = SB1_MASTERHWDATA[17];
AB1_com_ctrl_local[17] = DFFE(AB1_com_ctrl_local[17]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L722 is rtl~110 at LC3_16_I1
--operation mode is normal

A1L722 = !B1L21Q & AB1_com_ctrl_local[17] & !B1L9Q;


--AB1L972 is slaveregister:slaveregister_inst|Mux_341_rtl_389_rtl_544~1 at LC9_7_I1
--operation mode is normal

AB1L972 = AB1L872 & (A1L722 # !B1L11Q) # !AB1L872 & A1L103 & B1L11Q;


--AB1_command_4_local[18] is slaveregister:slaveregister_inst|command_4_local[18] at LC7_13_A1
--operation mode is normal

AB1_command_4_local[18]_lut_out = SB1_MASTERHWDATA[18];
AB1_command_4_local[18] = DFFE(AB1_command_4_local[18]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18] at LC4_9_A1
--operation mode is normal

AB1_command_3_local[18]_lut_out = SB1_MASTERHWDATA[18];
AB1_command_3_local[18] = DFFE(AB1_command_3_local[18]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L303 is rtl~1673 at LC10_8_A1
--operation mode is normal

A1L303 = B1L9Q & AB1_command_3_local[18] & !B1L21Q # !B1L9Q & AB1_command_4_local[18] & B1L21Q;


--J1L86Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[18]~reg0 at LC4_10_I1
--operation mode is normal

J1L86Q_lut_out = JB31_sload_path[18];
J1L86Q = DFFE(J1L86Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18] at LC3_2_I1
--operation mode is normal

AB1_command_2_local[18]_lut_out = SB1_MASTERHWDATA[18];
AB1_command_2_local[18] = DFFE(AB1_command_2_local[18]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L403 is rtl~1680 at LC4_7_I1
--operation mode is normal

A1L403 = B1L21Q & !B1L9Q & J1L86Q # !B1L21Q & AB1_command_2_local[18] & B1L9Q;


--AB1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18] at LC9_10_I1
--operation mode is normal

AB1_command_1_local[18]_lut_out = SB1_MASTERHWDATA[18];
AB1_command_1_local[18] = DFFE(AB1_command_1_local[18]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18] at LC6_1_I1
--operation mode is normal

AB1_command_0_local[18]_lut_out = SB1_MASTERHWDATA[18];
AB1_command_0_local[18] = DFFE(AB1_command_0_local[18]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L672 is slaveregister:slaveregister_inst|Mux_340_rtl_392_rtl_550~0 at LC6_6_I1
--operation mode is normal

AB1L672 = B1L21Q & (B1L9Q # JB31_sload_path[18]) # !B1L21Q & AB1_command_0_local[18] & !B1L9Q;


--J1L91Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[18]~reg0 at LC9_6_I1
--operation mode is normal

J1L91Q_lut_out = JB31_sload_path[18];
J1L91Q = DFFE(J1L91Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L772 is slaveregister:slaveregister_inst|Mux_340_rtl_392_rtl_550~1 at LC7_6_I1
--operation mode is normal

AB1L772 = AB1L672 & (J1L91Q # !B1L9Q) # !AB1L672 & B1L9Q & AB1_command_1_local[18];


--AB1L472 is slaveregister:slaveregister_inst|Mux_340_rtl_392_rtl_549~0 at LC8_6_I1
--operation mode is normal

AB1L472 = B1L01Q & (B1L11Q # A1L403) # !B1L01Q & !B1L11Q & AB1L772;


--AB1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18] at LC5_14_I1
--operation mode is normal

AB1_com_ctrl_local[18]_lut_out = SB1_MASTERHWDATA[18];
AB1_com_ctrl_local[18] = DFFE(AB1_com_ctrl_local[18]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L822 is rtl~111 at LC5_6_I1
--operation mode is normal

A1L822 = AB1_com_ctrl_local[18] & !B1L21Q & !B1L9Q;


--AB1L572 is slaveregister:slaveregister_inst|Mux_340_rtl_392_rtl_549~1 at LC3_6_I1
--operation mode is normal

AB1L572 = AB1L472 & (A1L822 # !B1L11Q) # !AB1L472 & A1L303 & B1L11Q;


--AB1_command_4_local[19] is slaveregister:slaveregister_inst|command_4_local[19] at LC8_13_G1
--operation mode is normal

AB1_command_4_local[19]_lut_out = SB1_MASTERHWDATA[19];
AB1_command_4_local[19] = DFFE(AB1_command_4_local[19]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19] at LC5_1_G1
--operation mode is normal

AB1_command_3_local[19]_lut_out = SB1_MASTERHWDATA[19];
AB1_command_3_local[19] = DFFE(AB1_command_3_local[19]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L503 is rtl~1687 at LC5_7_G1
--operation mode is normal

A1L503 = B1L21Q & AB1_command_4_local[19] & !B1L9Q # !B1L21Q & AB1_command_3_local[19] & B1L9Q;


--J1L96Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[19]~reg0 at LC1_4_G1
--operation mode is normal

J1L96Q_lut_out = JB31_sload_path[19];
J1L96Q = DFFE(J1L96Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19] at LC6_3_G1
--operation mode is normal

AB1_command_2_local[19]_lut_out = SB1_MASTERHWDATA[19];
AB1_command_2_local[19] = DFFE(AB1_command_2_local[19]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L603 is rtl~1694 at LC9_4_G1
--operation mode is normal

A1L603 = B1L9Q & !B1L21Q & AB1_command_2_local[19] # !B1L9Q & B1L21Q & J1L96Q;


--AB1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19] at LC4_15_G1
--operation mode is normal

AB1_command_1_local[19]_lut_out = SB1_MASTERHWDATA[19];
AB1_command_1_local[19] = DFFE(AB1_command_1_local[19]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19] at LC2_13_G1
--operation mode is normal

AB1_command_0_local[19]_lut_out = SB1_MASTERHWDATA[19];
AB1_command_0_local[19] = DFFE(AB1_command_0_local[19]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L272 is slaveregister:slaveregister_inst|Mux_339_rtl_395_rtl_555~0 at LC10_5_G1
--operation mode is normal

AB1L272 = B1L21Q & (B1L9Q # JB31_sload_path[19]) # !B1L21Q & AB1_command_0_local[19] & !B1L9Q;


--J1L02Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[19]~reg0 at LC6_4_G1
--operation mode is normal

J1L02Q_lut_out = JB31_sload_path[19];
J1L02Q = DFFE(J1L02Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L372 is slaveregister:slaveregister_inst|Mux_339_rtl_395_rtl_555~1 at LC3_4_G1
--operation mode is normal

AB1L372 = AB1L272 & (J1L02Q # !B1L9Q) # !AB1L272 & AB1_command_1_local[19] & B1L9Q;


--AB1L072 is slaveregister:slaveregister_inst|Mux_339_rtl_395_rtl_554~0 at LC7_4_G1
--operation mode is normal

AB1L072 = B1L01Q & (A1L603 # B1L11Q) # !B1L01Q & !B1L11Q & AB1L372;


--AB1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19] at LC6_1_G1
--operation mode is normal

AB1_com_ctrl_local[19]_lut_out = SB1_MASTERHWDATA[19];
AB1_com_ctrl_local[19] = DFFE(AB1_com_ctrl_local[19]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L922 is rtl~112 at LC2_2_G1
--operation mode is normal

A1L922 = !B1L9Q & AB1_com_ctrl_local[19] & !B1L21Q;


--AB1L172 is slaveregister:slaveregister_inst|Mux_339_rtl_395_rtl_554~1 at LC3_3_G1
--operation mode is normal

AB1L172 = AB1L072 & (A1L922 # !B1L11Q) # !AB1L072 & A1L503 & B1L11Q;


--AB1_command_4_local[20] is slaveregister:slaveregister_inst|command_4_local[20] at LC9_13_G1
--operation mode is normal

AB1_command_4_local[20]_lut_out = SB1_MASTERHWDATA[20];
AB1_command_4_local[20] = DFFE(AB1_command_4_local[20]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20] at LC8_1_G1
--operation mode is normal

AB1_command_3_local[20]_lut_out = SB1_MASTERHWDATA[20];
AB1_command_3_local[20] = DFFE(AB1_command_3_local[20]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L703 is rtl~1701 at LC5_4_G1
--operation mode is normal

A1L703 = B1L21Q & AB1_command_4_local[20] & !B1L9Q # !B1L21Q & B1L9Q & AB1_command_3_local[20];


--J1L07Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[20]~reg0 at LC7_6_G1
--operation mode is normal

J1L07Q_lut_out = JB31_sload_path[20];
J1L07Q = DFFE(J1L07Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20] at LC8_15_G1
--operation mode is normal

AB1_command_2_local[20]_lut_out = SB1_MASTERHWDATA[20];
AB1_command_2_local[20] = DFFE(AB1_command_2_local[20]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L803 is rtl~1708 at LC4_5_G1
--operation mode is normal

A1L803 = B1L9Q & AB1_command_2_local[20] & !B1L21Q # !B1L9Q & B1L21Q & J1L07Q;


--AB1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20] at LC1_15_G1
--operation mode is normal

AB1_command_1_local[20]_lut_out = SB1_MASTERHWDATA[20];
AB1_command_1_local[20] = DFFE(AB1_command_1_local[20]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20] at LC4_13_G1
--operation mode is normal

AB1_command_0_local[20]_lut_out = SB1_MASTERHWDATA[20];
AB1_command_0_local[20] = DFFE(AB1_command_0_local[20]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L862 is slaveregister:slaveregister_inst|Mux_338_rtl_398_rtl_560~0 at LC4_6_G1
--operation mode is normal

AB1L862 = B1L21Q & (B1L9Q # JB31_sload_path[20]) # !B1L21Q & AB1_command_0_local[20] & !B1L9Q;


--J1L12Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[20]~reg0 at LC6_6_G1
--operation mode is normal

J1L12Q_lut_out = JB31_sload_path[20];
J1L12Q = DFFE(J1L12Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L962 is slaveregister:slaveregister_inst|Mux_338_rtl_398_rtl_560~1 at LC5_6_G1
--operation mode is normal

AB1L962 = AB1L862 & (J1L12Q # !B1L9Q) # !AB1L862 & AB1_command_1_local[20] & B1L9Q;


--AB1L662 is slaveregister:slaveregister_inst|Mux_338_rtl_398_rtl_559~0 at LC3_5_G1
--operation mode is normal

AB1L662 = B1L01Q & (B1L11Q # A1L803) # !B1L01Q & !B1L11Q & AB1L962;


--AB1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20] at LC9_1_G1
--operation mode is normal

AB1_com_ctrl_local[20]_lut_out = SB1_MASTERHWDATA[20];
AB1_com_ctrl_local[20] = DFFE(AB1_com_ctrl_local[20]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L032 is rtl~113 at LC1_5_G1
--operation mode is normal

A1L032 = !B1L9Q & !B1L21Q & AB1_com_ctrl_local[20];


--AB1L762 is slaveregister:slaveregister_inst|Mux_338_rtl_398_rtl_559~1 at LC9_5_G1
--operation mode is normal

AB1L762 = AB1L662 & (A1L032 # !B1L11Q) # !AB1L662 & B1L11Q & A1L703;


--AB1_command_4_local[21] is slaveregister:slaveregister_inst|command_4_local[21] at LC6_13_G1
--operation mode is normal

AB1_command_4_local[21]_lut_out = SB1_MASTERHWDATA[21];
AB1_command_4_local[21] = DFFE(AB1_command_4_local[21]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21] at LC2_1_G1
--operation mode is normal

AB1_command_3_local[21]_lut_out = SB1_MASTERHWDATA[21];
AB1_command_3_local[21] = DFFE(AB1_command_3_local[21]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L903 is rtl~1715 at LC8_2_G1
--operation mode is normal

A1L903 = B1L9Q & !B1L21Q & AB1_command_3_local[21] # !B1L9Q & B1L21Q & AB1_command_4_local[21];


--J1L17Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[21]~reg0 at LC4_2_G1
--operation mode is normal

J1L17Q_lut_out = JB31_sload_path[21];
J1L17Q = DFFE(J1L17Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21] at LC2_3_G1
--operation mode is normal

AB1_command_2_local[21]_lut_out = SB1_MASTERHWDATA[21];
AB1_command_2_local[21] = DFFE(AB1_command_2_local[21]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L013 is rtl~1722 at LC9_2_G1
--operation mode is normal

A1L013 = B1L21Q & !B1L9Q & J1L17Q # !B1L21Q & AB1_command_2_local[21] & B1L9Q;


--AB1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21] at LC10_15_G1
--operation mode is normal

AB1_command_1_local[21]_lut_out = SB1_MASTERHWDATA[21];
AB1_command_1_local[21] = DFFE(AB1_command_1_local[21]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21] at LC3_13_G1
--operation mode is normal

AB1_command_0_local[21]_lut_out = SB1_MASTERHWDATA[21];
AB1_command_0_local[21] = DFFE(AB1_command_0_local[21]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L462 is slaveregister:slaveregister_inst|Mux_337_rtl_401_rtl_565~0 at LC8_3_G1
--operation mode is normal

AB1L462 = B1L21Q & (B1L9Q # JB31_sload_path[21]) # !B1L21Q & AB1_command_0_local[21] & !B1L9Q;


--J1L22Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[21]~reg0 at LC1_2_G1
--operation mode is normal

J1L22Q_lut_out = JB31_sload_path[21];
J1L22Q = DFFE(J1L22Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L562 is slaveregister:slaveregister_inst|Mux_337_rtl_401_rtl_565~1 at LC7_2_G1
--operation mode is normal

AB1L562 = AB1L462 & (J1L22Q # !B1L9Q) # !AB1L462 & AB1_command_1_local[21] & B1L9Q;


--AB1L262 is slaveregister:slaveregister_inst|Mux_337_rtl_401_rtl_564~0 at LC6_2_G1
--operation mode is normal

AB1L262 = B1L01Q & (A1L013 # B1L11Q) # !B1L01Q & !B1L11Q & AB1L562;


--AB1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21] at LC7_1_G1
--operation mode is normal

AB1_com_ctrl_local[21]_lut_out = !SB1_MASTERHWDATA[21];
AB1_com_ctrl_local[21] = DFFE(AB1_com_ctrl_local[21]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L132 is rtl~114 at LC3_2_G1
--operation mode is normal

A1L132 = !B1L9Q & !AB1_com_ctrl_local[21] & !B1L21Q;


--AB1L362 is slaveregister:slaveregister_inst|Mux_337_rtl_401_rtl_564~1 at LC5_2_G1
--operation mode is normal

AB1L362 = AB1L262 & (A1L132 # !B1L11Q) # !AB1L262 & A1L903 & B1L11Q;


--AB1_command_4_local[22] is slaveregister:slaveregister_inst|command_4_local[22] at LC7_14_G1
--operation mode is normal

AB1_command_4_local[22]_lut_out = SB1_MASTERHWDATA[22];
AB1_command_4_local[22] = DFFE(AB1_command_4_local[22]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22] at LC3_1_G1
--operation mode is normal

AB1_command_3_local[22]_lut_out = SB1_MASTERHWDATA[22];
AB1_command_3_local[22] = DFFE(AB1_command_3_local[22]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L113 is rtl~1729 at LC7_7_G1
--operation mode is normal

A1L113 = B1L21Q & AB1_command_4_local[22] & !B1L9Q # !B1L21Q & AB1_command_3_local[22] & B1L9Q;


--J1L27Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[22]~reg0 at LC3_8_G1
--operation mode is normal

J1L27Q_lut_out = JB31_sload_path[22];
J1L27Q = DFFE(J1L27Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22] at LC9_15_G1
--operation mode is normal

AB1_command_2_local[22]_lut_out = SB1_MASTERHWDATA[22];
AB1_command_2_local[22] = DFFE(AB1_command_2_local[22]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L213 is rtl~1736 at LC7_8_G1
--operation mode is normal

A1L213 = B1L9Q & AB1_command_2_local[22] & !B1L21Q # !B1L9Q & B1L21Q & J1L27Q;


--AB1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22] at LC3_15_G1
--operation mode is normal

AB1_command_1_local[22]_lut_out = SB1_MASTERHWDATA[22];
AB1_command_1_local[22] = DFFE(AB1_command_1_local[22]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22] at LC5_14_G1
--operation mode is normal

AB1_command_0_local[22]_lut_out = SB1_MASTERHWDATA[22];
AB1_command_0_local[22] = DFFE(AB1_command_0_local[22]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L062 is slaveregister:slaveregister_inst|Mux_336_rtl_404_rtl_570~0 at LC5_8_G1
--operation mode is normal

AB1L062 = B1L21Q & (B1L9Q # JB31_sload_path[22]) # !B1L21Q & !B1L9Q & AB1_command_0_local[22];


--J1L32Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[22]~reg0 at LC9_7_G1
--operation mode is normal

J1L32Q_lut_out = JB31_sload_path[22];
J1L32Q = DFFE(J1L32Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L162 is slaveregister:slaveregister_inst|Mux_336_rtl_404_rtl_570~1 at LC6_7_G1
--operation mode is normal

AB1L162 = AB1L062 & (J1L32Q # !B1L9Q) # !AB1L062 & B1L9Q & AB1_command_1_local[22];


--AB1L852 is slaveregister:slaveregister_inst|Mux_336_rtl_404_rtl_569~0 at LC10_7_G1
--operation mode is normal

AB1L852 = B1L01Q & (B1L11Q # A1L213) # !B1L01Q & !B1L11Q & AB1L162;


--AB1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22] at LC4_1_G1
--operation mode is normal

AB1_com_ctrl_local[22]_lut_out = SB1_MASTERHWDATA[22];
AB1_com_ctrl_local[22] = DFFE(AB1_com_ctrl_local[22]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L232 is rtl~115 at LC8_7_G1
--operation mode is normal

A1L232 = !B1L9Q & !B1L21Q & AB1_com_ctrl_local[22];


--AB1L952 is slaveregister:slaveregister_inst|Mux_336_rtl_404_rtl_569~1 at LC3_7_G1
--operation mode is normal

AB1L952 = AB1L852 & (A1L232 # !B1L11Q) # !AB1L852 & A1L113 & B1L11Q;


--AB1_command_4_local[23] is slaveregister:slaveregister_inst|command_4_local[23] at LC6_14_G1
--operation mode is normal

AB1_command_4_local[23]_lut_out = SB1_MASTERHWDATA[23];
AB1_command_4_local[23] = DFFE(AB1_command_4_local[23]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23] at LC2_11_G1
--operation mode is normal

AB1_command_3_local[23]_lut_out = SB1_MASTERHWDATA[23];
AB1_command_3_local[23] = DFFE(AB1_command_3_local[23]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L313 is rtl~1743 at LC10_11_G1
--operation mode is normal

A1L313 = B1L21Q & AB1_command_4_local[23] & !B1L9Q # !B1L21Q & AB1_command_3_local[23] & B1L9Q;


--J1L37Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[23]~reg0 at LC2_6_G1
--operation mode is normal

J1L37Q_lut_out = JB31_sload_path[23];
J1L37Q = DFFE(J1L37Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23] at LC5_16_G1
--operation mode is normal

AB1_command_2_local[23]_lut_out = SB1_MASTERHWDATA[23];
AB1_command_2_local[23] = DFFE(AB1_command_2_local[23]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L413 is rtl~1750 at LC10_6_G1
--operation mode is normal

A1L413 = B1L21Q & !B1L9Q & J1L37Q # !B1L21Q & AB1_command_2_local[23] & B1L9Q;


--AB1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23] at LC10_16_G1
--operation mode is normal

AB1_command_1_local[23]_lut_out = SB1_MASTERHWDATA[23];
AB1_command_1_local[23] = DFFE(AB1_command_1_local[23]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23] at LC6_5_G1
--operation mode is normal

AB1_command_0_local[23]_lut_out = SB1_MASTERHWDATA[23];
AB1_command_0_local[23] = DFFE(AB1_command_0_local[23]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L652 is slaveregister:slaveregister_inst|Mux_335_rtl_407_rtl_575~0 at LC3_6_G1
--operation mode is normal

AB1L652 = B1L21Q & (B1L9Q # JB31_sload_path[23]) # !B1L21Q & !B1L9Q & AB1_command_0_local[23];


--J1L42Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[23]~reg0 at LC9_6_G1
--operation mode is normal

J1L42Q_lut_out = JB31_sload_path[23];
J1L42Q = DFFE(J1L42Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L752 is slaveregister:slaveregister_inst|Mux_335_rtl_407_rtl_575~1 at LC8_6_G1
--operation mode is normal

AB1L752 = AB1L652 & (J1L42Q # !B1L9Q) # !AB1L652 & AB1_command_1_local[23] & B1L9Q;


--AB1L452 is slaveregister:slaveregister_inst|Mux_335_rtl_407_rtl_574~0 at LC2_5_G1
--operation mode is normal

AB1L452 = B1L01Q & (B1L11Q # A1L413) # !B1L01Q & !B1L11Q & AB1L752;


--AB1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23] at LC9_14_A1
--operation mode is normal

AB1_com_ctrl_local[23]_lut_out = SB1_MASTERHWDATA[23];
AB1_com_ctrl_local[23] = DFFE(AB1_com_ctrl_local[23]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L332 is rtl~116 at LC9_13_A1
--operation mode is normal

A1L332 = !B1L9Q & !B1L21Q & AB1_com_ctrl_local[23];


--AB1L552 is slaveregister:slaveregister_inst|Mux_335_rtl_407_rtl_574~1 at LC8_4_G1
--operation mode is normal

AB1L552 = AB1L452 & (A1L332 # !B1L11Q) # !AB1L452 & A1L313 & B1L11Q;


--AB1L331 is slaveregister:slaveregister_inst|command_2_local[24]~101 at LC3_2_A1
--operation mode is normal

AB1L331 = B1L9Q & B1L01Q & !B1L11Q;


--AB1L312 is slaveregister:slaveregister_inst|i~618 at LC5_2_A1
--operation mode is normal

AB1L312 = FL_ATTN & B1L8Q & !B1L21Q & AB1L331;


--AB1_command_4_local[24] is slaveregister:slaveregister_inst|command_4_local[24] at LC5_12_A1
--operation mode is normal

AB1_command_4_local[24]_lut_out = SB1_MASTERHWDATA[24];
AB1_command_4_local[24] = DFFE(AB1_command_4_local[24]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24] at LC3_11_A1
--operation mode is normal

AB1_command_3_local[24]_lut_out = SB1_MASTERHWDATA[24];
AB1_command_3_local[24] = DFFE(AB1_command_3_local[24]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L513 is rtl~1757 at LC7_11_A1
--operation mode is normal

A1L513 = B1L9Q & AB1_command_3_local[24] & !B1L21Q # !B1L9Q & B1L21Q & AB1_command_4_local[24];


--J1L47Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[24]~reg0 at LC10_3_A1
--operation mode is normal

J1L47Q_lut_out = JB31_sload_path[24];
J1L47Q = DFFE(J1L47Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--A1L613 is rtl~1764 at LC9_2_A1
--operation mode is normal

A1L613 = B1L9Q & AB1_command_2_local[24] & !B1L21Q # !B1L9Q & B1L21Q & J1L47Q;


--AB1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24] at LC9_1_A1
--operation mode is normal

AB1_command_1_local[24]_lut_out = SB1_MASTERHWDATA[24];
AB1_command_1_local[24] = DFFE(AB1_command_1_local[24]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24] at LC3_15_A1
--operation mode is normal

AB1_command_0_local[24]_lut_out = SB1_MASTERHWDATA[24];
AB1_command_0_local[24] = DFFE(AB1_command_0_local[24]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L252 is slaveregister:slaveregister_inst|Mux_334_rtl_410_rtl_580~0 at LC8_2_A1
--operation mode is normal

AB1L252 = B1L21Q & (B1L9Q # JB31_sload_path[24]) # !B1L21Q & !B1L9Q & AB1_command_0_local[24];


--J1L52Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[24]~reg0 at LC6_2_A1
--operation mode is normal

J1L52Q_lut_out = JB31_sload_path[24];
J1L52Q = DFFE(J1L52Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L352 is slaveregister:slaveregister_inst|Mux_334_rtl_410_rtl_580~1 at LC2_1_A1
--operation mode is normal

AB1L352 = AB1L252 & (J1L52Q # !B1L9Q) # !AB1L252 & B1L9Q & AB1_command_1_local[24];


--AB1L052 is slaveregister:slaveregister_inst|Mux_334_rtl_410_rtl_579~0 at LC1_1_A1
--operation mode is normal

AB1L052 = B1L01Q & (A1L613 # B1L11Q) # !B1L01Q & !B1L11Q & AB1L352;


--AB1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24] at LC6_10_A1
--operation mode is normal

AB1_com_ctrl_local[24]_lut_out = !SB1_MASTERHWDATA[24];
AB1_com_ctrl_local[24] = DFFE(AB1_com_ctrl_local[24]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L432 is rtl~117 at LC4_2_A1
--operation mode is normal

A1L432 = !B1L21Q & !B1L9Q & !AB1_com_ctrl_local[24];


--AB1L152 is slaveregister:slaveregister_inst|Mux_334_rtl_410_rtl_579~1 at LC3_1_A1
--operation mode is normal

AB1L152 = AB1L052 & (A1L432 # !B1L11Q) # !AB1L052 & A1L513 & B1L11Q;


--AB1_command_4_local[25] is slaveregister:slaveregister_inst|command_4_local[25] at LC4_14_G1
--operation mode is normal

AB1_command_4_local[25]_lut_out = SB1_MASTERHWDATA[25];
AB1_command_4_local[25] = DFFE(AB1_command_4_local[25]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25] at LC9_11_G1
--operation mode is normal

AB1_command_3_local[25]_lut_out = SB1_MASTERHWDATA[25];
AB1_command_3_local[25] = DFFE(AB1_command_3_local[25]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L713 is rtl~1771 at LC6_10_G1
--operation mode is normal

A1L713 = B1L9Q & !B1L21Q & AB1_command_3_local[25] # !B1L9Q & AB1_command_4_local[25] & B1L21Q;


--J1L57Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[25]~reg0 at LC3_9_G1
--operation mode is normal

J1L57Q_lut_out = JB31_sload_path[25];
J1L57Q = DFFE(J1L57Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25] at LC7_16_G1
--operation mode is normal

AB1_command_2_local[25]_lut_out = SB1_MASTERHWDATA[25];
AB1_command_2_local[25] = DFFE(AB1_command_2_local[25]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L813 is rtl~1778 at LC8_9_G1
--operation mode is normal

A1L813 = B1L21Q & !B1L9Q & J1L57Q # !B1L21Q & AB1_command_2_local[25] & B1L9Q;


--AB1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25] at LC5_15_G1
--operation mode is normal

AB1_command_1_local[25]_lut_out = SB1_MASTERHWDATA[25];
AB1_command_1_local[25] = DFFE(AB1_command_1_local[25]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25] at LC9_14_G1
--operation mode is normal

AB1_command_0_local[25]_lut_out = SB1_MASTERHWDATA[25];
AB1_command_0_local[25] = DFFE(AB1_command_0_local[25]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L842 is slaveregister:slaveregister_inst|Mux_333_rtl_413_rtl_585~0 at LC5_10_G1
--operation mode is normal

AB1L842 = B1L21Q & (B1L9Q # JB31_sload_path[25]) # !B1L21Q & !B1L9Q & AB1_command_0_local[25];


--J1L62Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[25]~reg0 at LC7_9_G1
--operation mode is normal

J1L62Q_lut_out = JB31_sload_path[25];
J1L62Q = DFFE(J1L62Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L942 is slaveregister:slaveregister_inst|Mux_333_rtl_413_rtl_585~1 at LC2_9_G1
--operation mode is normal

AB1L942 = AB1L842 & (J1L62Q # !B1L9Q) # !AB1L842 & B1L9Q & AB1_command_1_local[25];


--AB1L642 is slaveregister:slaveregister_inst|Mux_333_rtl_413_rtl_584~0 at LC1_9_G1
--operation mode is normal

AB1L642 = B1L01Q & (B1L11Q # A1L813) # !B1L01Q & AB1L942 & !B1L11Q;


--AB1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25] at LC3_2_D1
--operation mode is normal

AB1_com_ctrl_local[25]_lut_out = SB1_MASTERHWDATA[25];
AB1_com_ctrl_local[25] = DFFE(AB1_com_ctrl_local[25]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L532 is rtl~118 at LC5_2_D1
--operation mode is normal

A1L532 = !B1L21Q & !B1L9Q & AB1_com_ctrl_local[25];


--AB1L742 is slaveregister:slaveregister_inst|Mux_333_rtl_413_rtl_584~1 at LC4_9_G1
--operation mode is normal

AB1L742 = AB1L642 & (A1L532 # !B1L11Q) # !AB1L642 & A1L713 & B1L11Q;


--AB1_command_4_local[26] is slaveregister:slaveregister_inst|command_4_local[26] at LC7_6_A1
--operation mode is normal

AB1_command_4_local[26]_lut_out = SB1_MASTERHWDATA[26];
AB1_command_4_local[26] = DFFE(AB1_command_4_local[26]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26] at LC9_11_A1
--operation mode is normal

AB1_command_3_local[26]_lut_out = SB1_MASTERHWDATA[26];
AB1_command_3_local[26] = DFFE(AB1_command_3_local[26]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L913 is rtl~1785 at LC4_7_A1
--operation mode is normal

A1L913 = B1L21Q & AB1_command_4_local[26] & !B1L9Q # !B1L21Q & AB1_command_3_local[26] & B1L9Q;


--J1L67Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[26]~reg0 at LC3_9_D1
--operation mode is normal

J1L67Q_lut_out = JB31_sload_path[26];
J1L67Q = DFFE(J1L67Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--A1L023 is rtl~1792 at LC4_9_D1
--operation mode is normal

A1L023 = B1L9Q & AB1_command_2_local[26] & !B1L21Q # !B1L9Q & B1L21Q & J1L67Q;


--AB1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26] at LC5_2_B1
--operation mode is normal

AB1_command_1_local[26]_lut_out = SB1_MASTERHWDATA[26];
AB1_command_1_local[26] = DFFE(AB1_command_1_local[26]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26] at LC3_2_B1
--operation mode is normal

AB1_command_0_local[26]_lut_out = SB1_MASTERHWDATA[26];
AB1_command_0_local[26] = DFFE(AB1_command_0_local[26]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L442 is slaveregister:slaveregister_inst|Mux_332_rtl_416_rtl_590~0 at LC7_2_B1
--operation mode is normal

AB1L442 = B1L9Q & (AB1_command_1_local[26] # B1L21Q) # !B1L9Q & AB1_command_0_local[26] & !B1L21Q;


--J1L72Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[26]~reg0 at LC10_8_D1
--operation mode is normal

J1L72Q_lut_out = JB31_sload_path[26];
J1L72Q = DFFE(J1L72Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L542 is slaveregister:slaveregister_inst|Mux_332_rtl_416_rtl_590~1 at LC3_8_D1
--operation mode is normal

AB1L542 = AB1L442 & (J1L72Q # !B1L21Q) # !AB1L442 & B1L21Q & JB31_sload_path[26];


--AB1L242 is slaveregister:slaveregister_inst|Mux_332_rtl_416_rtl_589~0 at LC7_8_D1
--operation mode is normal

AB1L242 = B1L01Q & (B1L11Q # A1L023) # !B1L01Q & !B1L11Q & AB1L542;


--AB1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26] at LC6_6_A1
--operation mode is normal

AB1_com_ctrl_local[26]_lut_out = SB1_MASTERHWDATA[26];
AB1_com_ctrl_local[26] = DFFE(AB1_com_ctrl_local[26]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L632 is rtl~119 at LC8_6_A1
--operation mode is normal

A1L632 = AB1_com_ctrl_local[26] & !B1L21Q & !B1L9Q;


--AB1L342 is slaveregister:slaveregister_inst|Mux_332_rtl_416_rtl_589~1 at LC4_8_D1
--operation mode is normal

AB1L342 = AB1L242 & (A1L632 # !B1L11Q) # !AB1L242 & A1L913 & B1L11Q;


--AB1_command_4_local[27] is slaveregister:slaveregister_inst|command_4_local[27] at LC4_12_A1
--operation mode is normal

AB1_command_4_local[27]_lut_out = SB1_MASTERHWDATA[27];
AB1_command_4_local[27] = DFFE(AB1_command_4_local[27]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27] at LC6_11_A1
--operation mode is normal

AB1_command_3_local[27]_lut_out = SB1_MASTERHWDATA[27];
AB1_command_3_local[27] = DFFE(AB1_command_3_local[27]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L123 is rtl~1799 at LC5_11_A1
--operation mode is normal

A1L123 = B1L9Q & AB1_command_3_local[27] & !B1L21Q # !B1L9Q & B1L21Q & AB1_command_4_local[27];


--J1L77Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[27]~reg0 at LC3_8_A1
--operation mode is normal

J1L77Q_lut_out = JB31_sload_path[27];
J1L77Q = DFFE(J1L77Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--AB1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27] at LC3_10_A1
--operation mode is normal

AB1_command_2_local[27]_lut_out = SB1_MASTERHWDATA[27];
AB1_command_2_local[27] = DFFE(AB1_command_2_local[27]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L231);


--A1L223 is rtl~1806 at LC7_8_A1
--operation mode is normal

A1L223 = B1L21Q & !B1L9Q & J1L77Q # !B1L21Q & AB1_command_2_local[27] & B1L9Q;


--AB1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27] at LC8_1_A1
--operation mode is normal

AB1_command_1_local[27]_lut_out = SB1_MASTERHWDATA[27];
AB1_command_1_local[27] = DFFE(AB1_command_1_local[27]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27] at LC9_15_A1
--operation mode is normal

AB1_command_0_local[27]_lut_out = SB1_MASTERHWDATA[27];
AB1_command_0_local[27] = DFFE(AB1_command_0_local[27]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L042 is slaveregister:slaveregister_inst|Mux_331_rtl_419_rtl_595~0 at LC4_8_A1
--operation mode is normal

AB1L042 = B1L21Q & (B1L9Q # JB31_sload_path[27]) # !B1L21Q & AB1_command_0_local[27] & !B1L9Q;


--J1L82Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[27]~reg0 at LC1_7_A1
--operation mode is normal

J1L82Q_lut_out = JB31_sload_path[27];
J1L82Q = DFFE(J1L82Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L142 is slaveregister:slaveregister_inst|Mux_331_rtl_419_rtl_595~1 at LC10_7_A1
--operation mode is normal

AB1L142 = AB1L042 & (J1L82Q # !B1L9Q) # !AB1L042 & AB1_command_1_local[27] & B1L9Q;


--AB1L832 is slaveregister:slaveregister_inst|Mux_331_rtl_419_rtl_594~0 at LC8_7_A1
--operation mode is normal

AB1L832 = B1L01Q & (B1L11Q # A1L223) # !B1L01Q & !B1L11Q & AB1L142;


--AB1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27] at LC5_6_A1
--operation mode is normal

AB1_com_ctrl_local[27]_lut_out = SB1_MASTERHWDATA[27];
AB1_com_ctrl_local[27] = DFFE(AB1_com_ctrl_local[27]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L732 is rtl~120 at LC2_7_A1
--operation mode is normal

A1L732 = AB1_com_ctrl_local[27] & !B1L21Q & !B1L9Q;


--AB1L932 is slaveregister:slaveregister_inst|Mux_331_rtl_419_rtl_594~1 at LC5_7_A1
--operation mode is normal

AB1L932 = AB1L832 & (A1L732 # !B1L11Q) # !AB1L832 & B1L11Q & A1L123;


--AB1L412 is slaveregister:slaveregister_inst|i~625 at LC1_2_A1
--operation mode is normal

AB1L412 = FL_TDO & B1L8Q & !B1L21Q & AB1L331;


--AB1_command_4_local[28] is slaveregister:slaveregister_inst|command_4_local[28] at LC3_13_A1
--operation mode is normal

AB1_command_4_local[28]_lut_out = SB1_MASTERHWDATA[28];
AB1_command_4_local[28] = DFFE(AB1_command_4_local[28]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28] at LC3_14_A1
--operation mode is normal

AB1_command_3_local[28]_lut_out = SB1_MASTERHWDATA[28];
AB1_command_3_local[28] = DFFE(AB1_command_3_local[28]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L323 is rtl~1813 at LC5_13_A1
--operation mode is normal

A1L323 = B1L21Q & !B1L9Q & AB1_command_4_local[28] # !B1L21Q & B1L9Q & AB1_command_3_local[28];


--J1L87Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[28]~reg0 at LC7_5_A1
--operation mode is normal

J1L87Q_lut_out = JB31_sload_path[28];
J1L87Q = DFFE(J1L87Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--A1L423 is rtl~1820 at LC5_5_A1
--operation mode is normal

A1L423 = B1L9Q & AB1_command_2_local[28] & !B1L21Q # !B1L9Q & B1L21Q & J1L87Q;


--AB1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28] at LC6_15_A1
--operation mode is normal

AB1_command_1_local[28]_lut_out = SB1_MASTERHWDATA[28];
AB1_command_1_local[28] = DFFE(AB1_command_1_local[28]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28] at LC5_15_A1
--operation mode is normal

AB1_command_0_local[28]_lut_out = SB1_MASTERHWDATA[28];
AB1_command_0_local[28] = DFFE(AB1_command_0_local[28]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L632 is slaveregister:slaveregister_inst|Mux_330_rtl_422_rtl_600~0 at LC10_14_A1
--operation mode is normal

AB1L632 = B1L9Q & (B1L21Q # AB1_command_1_local[28]) # !B1L9Q & AB1_command_0_local[28] & !B1L21Q;


--J1L92Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[28]~reg0 at LC4_5_A1
--operation mode is normal

J1L92Q_lut_out = JB31_sload_path[28];
J1L92Q = DFFE(J1L92Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L732 is slaveregister:slaveregister_inst|Mux_330_rtl_422_rtl_600~1 at LC3_5_A1
--operation mode is normal

AB1L732 = AB1L632 & (J1L92Q # !B1L21Q) # !AB1L632 & JB31_sload_path[28] & B1L21Q;


--AB1L432 is slaveregister:slaveregister_inst|Mux_330_rtl_422_rtl_599~0 at LC8_5_A1
--operation mode is normal

AB1L432 = B1L01Q & (A1L423 # B1L11Q) # !B1L01Q & !B1L11Q & AB1L732;


--AB1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28] at LC3_6_A1
--operation mode is normal

AB1_com_ctrl_local[28]_lut_out = SB1_MASTERHWDATA[28];
AB1_com_ctrl_local[28] = DFFE(AB1_com_ctrl_local[28]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L832 is rtl~121 at LC9_6_A1
--operation mode is normal

A1L832 = AB1_com_ctrl_local[28] & !B1L9Q & !B1L21Q;


--AB1L532 is slaveregister:slaveregister_inst|Mux_330_rtl_422_rtl_599~1 at LC10_5_A1
--operation mode is normal

AB1L532 = AB1L432 & (A1L832 # !B1L11Q) # !AB1L432 & B1L11Q & A1L323;


--AB1_command_4_local[29] is slaveregister:slaveregister_inst|command_4_local[29] at LC10_12_A1
--operation mode is normal

AB1_command_4_local[29]_lut_out = SB1_MASTERHWDATA[29];
AB1_command_4_local[29] = DFFE(AB1_command_4_local[29]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29] at LC6_9_A1
--operation mode is normal

AB1_command_3_local[29]_lut_out = SB1_MASTERHWDATA[29];
AB1_command_3_local[29] = DFFE(AB1_command_3_local[29]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L523 is rtl~1827 at LC7_9_A1
--operation mode is normal

A1L523 = B1L21Q & AB1_command_4_local[29] & !B1L9Q # !B1L21Q & B1L9Q & AB1_command_3_local[29];


--J1L97Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[29]~reg0 at LC9_5_A1
--operation mode is normal

J1L97Q_lut_out = JB31_sload_path[29];
J1L97Q = DFFE(J1L97Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--A1L623 is rtl~1834 at LC2_9_A1
--operation mode is normal

A1L623 = B1L21Q & !B1L9Q & J1L97Q # !B1L21Q & AB1_command_2_local[29] & B1L9Q;


--AB1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29] at LC5_4_A1
--operation mode is normal

AB1_command_1_local[29]_lut_out = SB1_MASTERHWDATA[29];
AB1_command_1_local[29] = DFFE(AB1_command_1_local[29]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29] at LC3_4_A1
--operation mode is normal

AB1_command_0_local[29]_lut_out = SB1_MASTERHWDATA[29];
AB1_command_0_local[29] = DFFE(AB1_command_0_local[29]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L232 is slaveregister:slaveregister_inst|Mux_329_rtl_425_rtl_605~0 at LC8_9_A1
--operation mode is normal

AB1L232 = B1L21Q & (B1L9Q # JB31_sload_path[29]) # !B1L21Q & AB1_command_0_local[29] & !B1L9Q;


--J1L03Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[29]~reg0 at LC3_9_A1
--operation mode is normal

J1L03Q_lut_out = JB31_sload_path[29];
J1L03Q = DFFE(J1L03Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L332 is slaveregister:slaveregister_inst|Mux_329_rtl_425_rtl_605~1 at LC5_9_A1
--operation mode is normal

AB1L332 = AB1L232 & (J1L03Q # !B1L9Q) # !AB1L232 & AB1_command_1_local[29] & B1L9Q;


--AB1L032 is slaveregister:slaveregister_inst|Mux_329_rtl_425_rtl_604~0 at LC6_8_A1
--operation mode is normal

AB1L032 = B1L01Q & (B1L11Q # A1L623) # !B1L01Q & !B1L11Q & AB1L332;


--AB1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29] at LC9_10_A1
--operation mode is normal

AB1_com_ctrl_local[29]_lut_out = SB1_MASTERHWDATA[29];
AB1_com_ctrl_local[29] = DFFE(AB1_com_ctrl_local[29]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L932 is rtl~122 at LC10_9_A1
--operation mode is normal

A1L932 = !B1L21Q & !B1L9Q & AB1_com_ctrl_local[29];


--AB1L132 is slaveregister:slaveregister_inst|Mux_329_rtl_425_rtl_604~1 at LC8_8_A1
--operation mode is normal

AB1L132 = AB1L032 & (A1L932 # !B1L11Q) # !AB1L032 & A1L523 & B1L11Q;


--AB1_command_4_local[30] is slaveregister:slaveregister_inst|command_4_local[30] at LC6_2_I1
--operation mode is normal

AB1_command_4_local[30]_lut_out = SB1_MASTERHWDATA[30];
AB1_command_4_local[30] = DFFE(AB1_command_4_local[30]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30] at LC3_9_I1
--operation mode is normal

AB1_command_3_local[30]_lut_out = SB1_MASTERHWDATA[30];
AB1_command_3_local[30] = DFFE(AB1_command_3_local[30]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L723 is rtl~1841 at LC7_9_I1
--operation mode is normal

A1L723 = B1L21Q & AB1_command_4_local[30] & !B1L9Q # !B1L21Q & B1L9Q & AB1_command_3_local[30];


--J1L08Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[30]~reg0 at LC6_8_I1
--operation mode is normal

J1L08Q_lut_out = JB31_sload_path[30];
J1L08Q = DFFE(J1L08Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--A1L823 is rtl~1848 at LC9_8_I1
--operation mode is normal

A1L823 = B1L21Q & !B1L9Q & J1L08Q # !B1L21Q & B1L9Q & AB1_command_2_local[30];


--AB1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30] at LC3_1_I1
--operation mode is normal

AB1_command_1_local[30]_lut_out = SB1_MASTERHWDATA[30];
AB1_command_1_local[30] = DFFE(AB1_command_1_local[30]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30] at LC5_1_I1
--operation mode is normal

AB1_command_0_local[30]_lut_out = SB1_MASTERHWDATA[30];
AB1_command_0_local[30] = DFFE(AB1_command_0_local[30]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L822 is slaveregister:slaveregister_inst|Mux_328_rtl_428_rtl_610~0 at LC7_1_I1
--operation mode is normal

AB1L822 = B1L9Q & (AB1_command_1_local[30] # B1L21Q) # !B1L9Q & !B1L21Q & AB1_command_0_local[30];


--J1L13Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[30]~reg0 at LC2_8_I1
--operation mode is normal

J1L13Q_lut_out = JB31_sload_path[30];
J1L13Q = DFFE(J1L13Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L922 is slaveregister:slaveregister_inst|Mux_328_rtl_428_rtl_610~1 at LC10_8_I1
--operation mode is normal

AB1L922 = AB1L822 & (J1L13Q # !B1L21Q) # !AB1L822 & JB31_sload_path[30] & B1L21Q;


--AB1L622 is slaveregister:slaveregister_inst|Mux_328_rtl_428_rtl_609~0 at LC3_8_I1
--operation mode is normal

AB1L622 = B1L01Q & (B1L11Q # A1L823) # !B1L01Q & !B1L11Q & AB1L922;


--AB1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30] at LC3_14_I1
--operation mode is normal

AB1_com_ctrl_local[30]_lut_out = SB1_MASTERHWDATA[30];
AB1_com_ctrl_local[30] = DFFE(AB1_com_ctrl_local[30]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L042 is rtl~123 at LC5_8_I1
--operation mode is normal

A1L042 = !B1L9Q & !B1L21Q & AB1_com_ctrl_local[30];


--AB1L722 is slaveregister:slaveregister_inst|Mux_328_rtl_428_rtl_609~1 at LC8_8_I1
--operation mode is normal

AB1L722 = AB1L622 & (A1L042 # !B1L11Q) # !AB1L622 & B1L11Q & A1L723;


--AB1_command_4_local[31] is slaveregister:slaveregister_inst|command_4_local[31] at LC10_6_A1
--operation mode is normal

AB1_command_4_local[31]_lut_out = SB1_MASTERHWDATA[31];
AB1_command_4_local[31] = DFFE(AB1_command_4_local[31]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L081);


--AB1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31] at LC5_14_A1
--operation mode is normal

AB1_command_3_local[31]_lut_out = SB1_MASTERHWDATA[31];
AB1_command_3_local[31] = DFFE(AB1_command_3_local[31]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L341);


--A1L923 is rtl~1855 at LC6_3_A1
--operation mode is normal

A1L923 = B1L9Q & AB1_command_3_local[31] & !B1L21Q # !B1L9Q & AB1_command_4_local[31] & B1L21Q;


--J1L18Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[31]~reg0 at LC8_3_A1
--operation mode is normal

J1L18Q_lut_out = JB31_sload_path[31];
J1L18Q = DFFE(J1L18Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L001);


--A1L033 is rtl~1862 at LC5_3_A1
--operation mode is normal

A1L033 = B1L21Q & !B1L9Q & J1L18Q # !B1L21Q & AB1_command_2_local[31] & B1L9Q;


--AB1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31] at LC10_4_A1
--operation mode is normal

AB1_command_1_local[31]_lut_out = SB1_MASTERHWDATA[31];
AB1_command_1_local[31] = DFFE(AB1_command_1_local[31]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L58);


--AB1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31] at LC9_4_A1
--operation mode is normal

AB1_command_0_local[31]_lut_out = SB1_MASTERHWDATA[31];
AB1_command_0_local[31] = DFFE(AB1_command_0_local[31]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L07);


--AB1L422 is slaveregister:slaveregister_inst|Mux_327_rtl_431_rtl_615~0 at LC1_4_A1
--operation mode is normal

AB1L422 = B1L21Q & (B1L9Q # JB31_sload_path[31]) # !B1L21Q & AB1_command_0_local[31] & !B1L9Q;


--J1L23Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[31]~reg0 at LC4_3_A1
--operation mode is normal

J1L23Q_lut_out = JB31_sload_path[31];
J1L23Q = DFFE(J1L23Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--AB1L522 is slaveregister:slaveregister_inst|Mux_327_rtl_431_rtl_615~1 at LC3_3_A1
--operation mode is normal

AB1L522 = AB1L422 & (J1L23Q # !B1L9Q) # !AB1L422 & B1L9Q & AB1_command_1_local[31];


--AB1L222 is slaveregister:slaveregister_inst|Mux_327_rtl_431_rtl_614~0 at LC2_3_A1
--operation mode is normal

AB1L222 = B1L01Q & (B1L11Q # A1L033) # !B1L01Q & !B1L11Q & AB1L522;


--AB1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31] at LC4_13_A1
--operation mode is normal

AB1_com_ctrl_local[31]_lut_out = SB1_MASTERHWDATA[31];
AB1_com_ctrl_local[31] = DFFE(AB1_com_ctrl_local[31]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , AB1L3);


--A1L142 is rtl~124 at LC6_4_A1
--operation mode is normal

A1L142 = !B1L9Q & AB1_com_ctrl_local[31] & !B1L21Q;


--AB1L322 is slaveregister:slaveregister_inst|Mux_327_rtl_431_rtl_614~1 at LC7_3_A1
--operation mode is normal

AB1L322 = AB1L222 & (A1L142 # !B1L11Q) # !AB1L222 & A1L923 & B1L11Q;


--B1L4Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0 at LC6_6_J1
--operation mode is normal

B1L4Q_lut_out = B1L55Q # B1L43 & (B1L04 # !B1L1);
B1L4Q = DFFE(B1L4Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--W1L3Q is roc:inst_ROC|RST_state~6 at LC3_10_N2
--operation mode is normal

W1L3Q_lut_out = W1L2Q # W1L3Q;
W1L3Q = DFFE(W1L3Q_lut_out, GLOBAL(MB1_outclock0), , , );


--E1L411 is com_dac_tx:com_DAC_TX_inst|up~0 at LC2_6_Q4
--operation mode is normal

E1L411 = AB1_command_1_local[0] & !E1L85 & !E1L95;


--E1L06 is com_dac_tx:com_DAC_TX_inst|i~271 at LC9_6_Q4
--operation mode is normal

E1L06 = AB1_command_1_local[0] & (E1L95 # E1L85) # !AB1_command_1_local[0] & !AB1_command_1_local[1];


--E1_wait_cnt[0] is com_dac_tx:com_DAC_TX_inst|wait_cnt[0] at LC4_3_Q4
--operation mode is normal

E1_wait_cnt[0]_lut_out = AB1_command_1_local[1] & (E1L18 # E1L69 & E1_wait_cnt[0]);
E1_wait_cnt[0] = DFFE(E1_wait_cnt[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , !AB1_command_1_local[0]);


--E1_wait_cnt[1] is com_dac_tx:com_DAC_TX_inst|wait_cnt[1] at LC9_3_Q4
--operation mode is normal

E1_wait_cnt[1]_lut_out = !E1L08 & AB1_command_1_local[1] & (!E1L67 # !E1L901Q);
E1_wait_cnt[1] = DFFE(E1_wait_cnt[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , !AB1_command_1_local[0]);


--E1_wait_cnt[2] is com_dac_tx:com_DAC_TX_inst|wait_cnt[2] at LC10_3_Q4
--operation mode is normal

E1_wait_cnt[2]_lut_out = !E1L17 & E1L77 & (!E1L57 # !E1L901Q);
E1_wait_cnt[2] = DFFE(E1_wait_cnt[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , !AB1_command_1_local[0]);


--E1_wait_cnt[3] is com_dac_tx:com_DAC_TX_inst|wait_cnt[3] at LC6_4_Q4
--operation mode is normal

E1_wait_cnt[3]_lut_out = !E1L07 & E1L77 & (!E1L47 # !E1L901Q);
E1_wait_cnt[3] = DFFE(E1_wait_cnt[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , !AB1_command_1_local[0]);


--E1_reduce_nor_65 is com_dac_tx:com_DAC_TX_inst|reduce_nor_65 at LC7_3_Q4
--operation mode is normal

E1_reduce_nor_65 = E1_wait_cnt[0] # !E1_wait_cnt[2] # !E1_wait_cnt[3] # !E1_wait_cnt[1];

--E1L19 is com_dac_tx:com_DAC_TX_inst|reduce_nor_65~43 at LC7_3_Q4
--operation mode is normal

E1L19 = E1_wait_cnt[0] # !E1_wait_cnt[2] # !E1_wait_cnt[3] # !E1_wait_cnt[1];


--E1L211 is com_dac_tx:com_DAC_TX_inst|state~133 at LC1_3_Q4
--operation mode is normal

E1L211 = E1L011Q & (AB1_command_1_local[0] # E1_reduce_nor_65 & AB1_command_1_local[1]);


--E1_wait_cnt_l[7] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[7] at LC7_16_Q4
--operation mode is normal

E1_wait_cnt_l[7]_lut_out = E1L101 # E1L59 & E1L901Q & E1L23;
E1_wait_cnt_l[7] = DFFE(E1_wait_cnt_l[7]_lut_out, GLOBAL(MB1_outclock0), , , E1L231);


--E1_wait_cnt_l[8] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[8] at LC8_16_Q4
--operation mode is normal

E1_wait_cnt_l[8]_lut_out = E1L001 # E1L59 & E1L901Q & E1L43;
E1_wait_cnt_l[8] = DFFE(E1_wait_cnt_l[8]_lut_out, GLOBAL(MB1_outclock0), , , E1L231);


--E1_wait_cnt_l[9] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[9] at LC9_16_Q4
--operation mode is normal

E1_wait_cnt_l[9]_lut_out = E1L99 # E1L59 & E1L901Q & E1L63;
E1_wait_cnt_l[9] = DFFE(E1_wait_cnt_l[9]_lut_out, GLOBAL(MB1_outclock0), , , E1L231);


--E1_wait_cnt_l[10] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[10] at LC10_16_Q4
--operation mode is normal

E1_wait_cnt_l[10]_lut_out = E1L89 # E1L59 & E1L901Q & E1L83;
E1_wait_cnt_l[10] = DFFE(E1_wait_cnt_l[10]_lut_out, GLOBAL(MB1_outclock0), , , E1L231);


--E1L29 is com_dac_tx:com_DAC_TX_inst|reduce_nor_87~47 at LC9_15_Q4
--operation mode is normal

E1L29 = E1_wait_cnt_l[8] # E1_wait_cnt_l[9] # E1_wait_cnt_l[10] # E1_wait_cnt_l[7];


--E1_wait_cnt_l[3] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[3] at LC5_13_Q4
--operation mode is normal

E1_wait_cnt_l[3]_lut_out = E1L501 # E1L69 & E1L42;
E1_wait_cnt_l[3] = DFFE(E1_wait_cnt_l[3]_lut_out, GLOBAL(MB1_outclock0), , , E1L231);


--E1_wait_cnt_l[4] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[4] at LC2_13_Q4
--operation mode is normal

E1_wait_cnt_l[4]_lut_out = E1L401 # E1L69 & E1L62;
E1_wait_cnt_l[4] = DFFE(E1_wait_cnt_l[4]_lut_out, GLOBAL(MB1_outclock0), , , E1L231);


--E1_wait_cnt_l[5] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[5] at LC7_14_Q4
--operation mode is normal

E1_wait_cnt_l[5]_lut_out = E1L301 # E1L82 & E1L69;
E1_wait_cnt_l[5] = DFFE(E1_wait_cnt_l[5]_lut_out, GLOBAL(MB1_outclock0), , , E1L231);


--E1_wait_cnt_l[6] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[6] at LC5_14_Q4
--operation mode is normal

E1_wait_cnt_l[6]_lut_out = E1L201 # E1L03 & E1L69;
E1_wait_cnt_l[6] = DFFE(E1_wait_cnt_l[6]_lut_out, GLOBAL(MB1_outclock0), , , E1L231);


--E1L39 is com_dac_tx:com_DAC_TX_inst|reduce_nor_87~52 at LC3_13_Q4
--operation mode is normal

E1L39 = E1_wait_cnt_l[3] # E1_wait_cnt_l[5] # E1_wait_cnt_l[4] # E1_wait_cnt_l[6];


--E1_wait_cnt_l[0] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[0] at LC4_13_Q4
--operation mode is normal

E1_wait_cnt_l[0]_lut_out = E1L96 & (E1_wait_cnt_l[0] # E1L69 & E1L81) # !E1L96 & E1L69 & E1L81;
E1_wait_cnt_l[0] = DFFE(E1_wait_cnt_l[0]_lut_out, GLOBAL(MB1_outclock0), , , E1L231);


--E1_wait_cnt_l[1] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[1] at LC3_12_Q4
--operation mode is normal

E1_wait_cnt_l[1]_lut_out = E1L701 # E1L69 & E1L02;
E1_wait_cnt_l[1] = DFFE(E1_wait_cnt_l[1]_lut_out, GLOBAL(MB1_outclock0), , , E1L231);


--E1_wait_cnt_l[2] is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[2] at LC6_12_Q4
--operation mode is normal

E1_wait_cnt_l[2]_lut_out = E1L601 # E1L69 & E1L22;
E1_wait_cnt_l[2] = DFFE(E1_wait_cnt_l[2]_lut_out, GLOBAL(MB1_outclock0), , , E1L231);


--E1L49 is com_dac_tx:com_DAC_TX_inst|reduce_nor_87~61 at LC5_12_Q4
--operation mode is normal

E1L49 = E1_wait_cnt_l[1] # E1_wait_cnt_l[2] # E1_wait_cnt_l[0];


--E1L59 is com_dac_tx:com_DAC_TX_inst|reduce_nor_87~77 at LC2_5_Q4
--operation mode is normal

E1L59 = E1L29 # E1L39 # E1L49;


--E1L38 is com_dac_tx:com_DAC_TX_inst|normal~0 at LC6_6_Q4
--operation mode is normal

E1L38 = !AB1_command_1_local[0] & E1L901Q & !E1L59 & AB1_command_1_local[1];


--E1L09 is com_dac_tx:com_DAC_TX_inst|reduce_nor_65~39 at LC7_2_Q4
--operation mode is normal

E1L09 = E1_wait_cnt[1] & E1_wait_cnt[2] & !E1_wait_cnt[0];


--E1L86 is com_dac_tx:com_DAC_TX_inst|i~545 at LC4_5_Q4
--operation mode is normal

E1L86 = !E1L801Q & (AB1_command_1_local[0] # !E1_wait_cnt[3] # !E1L09);


--E1L48 is com_dac_tx:com_DAC_TX_inst|normal~10 at LC6_5_Q4
--operation mode is normal

E1L48 = !E1L39 & !E1L29 & E1L901Q & !E1L49;


--E1L37 is com_dac_tx:com_DAC_TX_inst|i~601 at LC3_4_Q4
--operation mode is normal

E1L37 = E1L86 # !AB1_command_1_local[0] & (E1L48 # !AB1_command_1_local[1]);


--AB1L58 is slaveregister:slaveregister_inst|command_1_local[11]~32 at LC9_8_G1
--operation mode is normal

AB1L58 = !B1L11Q & !B1L01Q & AB1L4 & B1L9Q;


--X1L37 is rs486:inst_rs486|reduce_nor_3~95 at LC3_4_H4
--operation mode is normal

X1L37 = X1_count[1] # X1_count[3] # X1_count[0] # !X1_count[2];


--X1L47 is rs486:inst_rs486|reduce_nor_3~100 at LC8_6_H4
--operation mode is normal

X1L47 = X1_count[5] # X1_count[7] # X1_count[4] # X1_count[6];


--X1L57 is rs486:inst_rs486|reduce_nor_3~109 at LC6_8_H4
--operation mode is normal

X1L57 = X1_count[10] # X1_count[9] # X1_count[8] # X1_count[11];


--X1L67 is rs486:inst_rs486|reduce_nor_3~122 at LC3_8_H4
--operation mode is normal

X1L67 = X1_count[14] # X1_count[13] # X1_count[12] # X1_count[15];


--X1L18 is rs486:inst_rs486|reduce_nor_3~263 at LC5_8_H4
--operation mode is normal

X1L18 = X1L47 # X1L57 # X1L37 # X1L67;


--X1L77 is rs486:inst_rs486|reduce_nor_3~139 at LC4_10_H4
--operation mode is normal

X1L77 = X1_count[19] # X1_count[17] # X1_count[16] # X1_count[18];


--X1L87 is rs486:inst_rs486|reduce_nor_3~160 at LC2_10_H4
--operation mode is normal

X1L87 = X1_count[21] # X1_count[22] # X1_count[20] # X1_count[23];


--X1L97 is rs486:inst_rs486|reduce_nor_3~185 at LC6_10_H4
--operation mode is normal

X1L97 = X1_count[25] # X1_count[27] # X1_count[24] # X1_count[26];


--X1L08 is rs486:inst_rs486|reduce_nor_3~214 at LC10_11_H4
--operation mode is normal

X1L08 = X1_count[29] # X1_count[31] # X1_count[30] # X1_count[28];


--X1L28 is rs486:inst_rs486|reduce_nor_3~268 at LC8_10_H4
--operation mode is normal

X1L28 = X1L77 # X1L08 # X1L87 # X1L97;


--X1_reduce_nor_3 is rs486:inst_rs486|reduce_nor_3 at LC9_10_H4
--operation mode is normal

X1_reduce_nor_3 = !X1L18 & !X1L28;


--X1L17 is rs486:inst_rs486|pulse~11 at LC7_10_H4
--operation mode is normal

X1L17 = !X1L18 & X1L68Q & AB1_command_1_local[11] & !X1L28;


--FB1_enable_LED_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_sig at LC8_4_H1
--operation mode is normal

FB1_enable_LED_sig_lut_out = FB1_enable_LED_old & !FB1_ATWDTrigger_sig & FB1_enable_LED_sig # !FB1_enable_LED_old & (AB1_command_0_local[3] # !FB1_ATWDTrigger_sig & FB1_enable_LED_sig);
FB1_enable_LED_sig = DFFE(FB1_enable_LED_sig_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1_SRG[10] is led2atwddelay:LED2ATWDdelay_inst|SRG[10] at LC8_7_H1
--operation mode is normal

Z1_SRG[10]_lut_out = Z1_SRG[9];
Z1_SRG[10] = DFFE(Z1_SRG[10]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1_SRG[9] is led2atwddelay:LED2ATWDdelay_inst|SRG[9] at LC7_7_H1
--operation mode is normal

Z1_SRG[9]_lut_out = Z1_SRG[8];
Z1_SRG[9] = DFFE(Z1_SRG[9]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1_SRG[8] is led2atwddelay:LED2ATWDdelay_inst|SRG[8] at LC9_7_H1
--operation mode is normal

Z1_SRG[8]_lut_out = Z1_SRG[7];
Z1_SRG[8] = DFFE(Z1_SRG[8]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1L11 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_532~0 at LC4_6_H1
--operation mode is normal

Z1L11 = AB1_command_4_local[0] & (AB1_command_4_local[1] # Z1_SRG[9]) # !AB1_command_4_local[0] & Z1_SRG[8] & !AB1_command_4_local[1];


--Z1_SRG[11] is led2atwddelay:LED2ATWDdelay_inst|SRG[11] at LC10_7_H1
--operation mode is normal

Z1_SRG[11]_lut_out = Z1_SRG[10];
Z1_SRG[11] = DFFE(Z1_SRG[11]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1L21 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_532~1 at LC1_6_H1
--operation mode is normal

Z1L21 = Z1L11 & (Z1_SRG[11] # !AB1_command_4_local[1]) # !Z1L11 & Z1_SRG[10] & AB1_command_4_local[1];


--Z1_SRG[5] is led2atwddelay:LED2ATWDdelay_inst|SRG[5] at LC2_7_H1
--operation mode is normal

Z1_SRG[5]_lut_out = Z1_SRG[4];
Z1_SRG[5] = DFFE(Z1_SRG[5]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1_SRG[6] is led2atwddelay:LED2ATWDdelay_inst|SRG[6] at LC3_7_H1
--operation mode is normal

Z1_SRG[6]_lut_out = Z1_SRG[5];
Z1_SRG[6] = DFFE(Z1_SRG[6]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1_SRG[4] is led2atwddelay:LED2ATWDdelay_inst|SRG[4] at LC6_7_H1
--operation mode is normal

Z1_SRG[4]_lut_out = Z1_SRG[3];
Z1_SRG[4] = DFFE(Z1_SRG[4]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1L9 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_531~0 at LC8_6_H1
--operation mode is normal

Z1L9 = AB1_command_4_local[1] & (AB1_command_4_local[0] # Z1_SRG[6]) # !AB1_command_4_local[1] & !AB1_command_4_local[0] & Z1_SRG[4];


--Z1_SRG[7] is led2atwddelay:LED2ATWDdelay_inst|SRG[7] at LC1_7_H1
--operation mode is normal

Z1_SRG[7]_lut_out = Z1_SRG[6];
Z1_SRG[7] = DFFE(Z1_SRG[7]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1L01 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_531~1 at LC2_6_H1
--operation mode is normal

Z1L01 = Z1L9 & (Z1_SRG[7] # !AB1_command_4_local[0]) # !Z1L9 & AB1_command_4_local[0] & Z1_SRG[5];


--Z1_SRG[2] is led2atwddelay:LED2ATWDdelay_inst|SRG[2] at LC10_5_H1
--operation mode is normal

Z1_SRG[2]_lut_out = Z1_SRG[1];
Z1_SRG[2] = DFFE(Z1_SRG[2]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1_SRG[1] is led2atwddelay:LED2ATWDdelay_inst|SRG[1] at LC5_6_H1
--operation mode is normal

Z1_SRG[1]_lut_out = Z1_SRG[0];
Z1_SRG[1] = DFFE(Z1_SRG[1]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1_SRG[0] is led2atwddelay:LED2ATWDdelay_inst|SRG[0] at LC9_6_H1
--operation mode is normal

Z1_SRG[0]_lut_out = Z1L3 & Z1L4 & Y1_LEDdelay[0];
Z1_SRG[0] = DFFE(Z1_SRG[0]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1L7 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_530~0 at LC3_5_H1
--operation mode is normal

Z1L7 = AB1_command_4_local[0] & (Z1_SRG[1] # AB1_command_4_local[1]) # !AB1_command_4_local[0] & !AB1_command_4_local[1] & Z1_SRG[0];


--Z1_SRG[3] is led2atwddelay:LED2ATWDdelay_inst|SRG[3] at LC10_6_H1
--operation mode is normal

Z1_SRG[3]_lut_out = Z1_SRG[2];
Z1_SRG[3] = DFFE(Z1_SRG[3]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1L8 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_530~1 at LC7_5_H1
--operation mode is normal

Z1L8 = Z1L7 & (Z1_SRG[3] # !AB1_command_4_local[1]) # !Z1L7 & Z1_SRG[2] & AB1_command_4_local[1];


--Z1L5 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_529~0 at LC2_5_H1
--operation mode is normal

Z1L5 = AB1_command_4_local[2] & (AB1_command_4_local[3] # Z1L01) # !AB1_command_4_local[2] & !AB1_command_4_local[3] & Z1L8;


--Z1_SRG[13] is led2atwddelay:LED2ATWDdelay_inst|SRG[13] at LC8_5_H1
--operation mode is normal

Z1_SRG[13]_lut_out = Z1_SRG[12];
Z1_SRG[13] = DFFE(Z1_SRG[13]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1_SRG[14] is led2atwddelay:LED2ATWDdelay_inst|SRG[14] at LC5_5_H1
--operation mode is normal

Z1_SRG[14]_lut_out = Z1_SRG[13];
Z1_SRG[14] = DFFE(Z1_SRG[14]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1_SRG[12] is led2atwddelay:LED2ATWDdelay_inst|SRG[12] at LC3_6_H1
--operation mode is normal

Z1_SRG[12]_lut_out = Z1_SRG[11];
Z1_SRG[12] = DFFE(Z1_SRG[12]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1L31 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_533~0 at LC4_5_H1
--operation mode is normal

Z1L31 = AB1_command_4_local[1] & (Z1_SRG[14] # AB1_command_4_local[0]) # !AB1_command_4_local[1] & Z1_SRG[12] & !AB1_command_4_local[0];


--Z1_SRG[15] is led2atwddelay:LED2ATWDdelay_inst|SRG[15] at LC9_5_H1
--operation mode is normal

Z1_SRG[15]_lut_out = Z1_SRG[14];
Z1_SRG[15] = DFFE(Z1_SRG[15]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Z1L41 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_533~1 at LC3_4_H1
--operation mode is normal

Z1L41 = Z1L31 & (Z1_SRG[15] # !AB1_command_4_local[0]) # !Z1L31 & AB1_command_4_local[0] & Z1_SRG[13];


--Z1L6 is led2atwddelay:LED2ATWDdelay_inst|Mux_21_rtl_529~1 at LC9_4_H1
--operation mode is normal

Z1L6 = Z1L5 & (Z1L41 # !AB1_command_4_local[3]) # !Z1L5 & Z1L21 & AB1_command_4_local[3];


--DB1L821Q is atwd:atwd0|atwd_control:inst_atwd_control|busy~reg0 at LC2_5_V1
--operation mode is normal

DB1L821Q_lut_out = DB1L562Q # DB1L821Q & DB1_reduce_or_165 # !DB1L452Q;
DB1L821Q = DFFE(DB1L821Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--FB1L71 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|set_sig~8 at LC1_4_H1
--operation mode is normal

FB1L71 = FB1_ATWDTrigger_sig # FB1_enable_LED_sig & !DB1L821Q & Z1L6;


--FB1_enable_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_old at LC6_4_V1
--operation mode is normal

FB1_enable_old_lut_out = AB1_command_0_local[0];
FB1_enable_old = DFFE(FB1_enable_old_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--FB1L21 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~253 at LC8_4_V1
--operation mode is normal

FB1L21 = !DB1L821Q & !FB1_enable_old & AB1_command_0_local[0];


--DB1L902Q is atwd:atwd0|atwd_control:inst_atwd_control|reset_trig~reg0 at LC4_5_V1
--operation mode is normal

DB1L902Q_lut_out = DB1L362Q # DB1L902Q & (DB1L852Q # !DB1L102);
DB1L902Q = DFFE(DB1L902Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--FB1_enable_disc_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_sig at LC5_4_H1
--operation mode is normal

FB1_enable_disc_sig_lut_out = FB1_enable_disc_old & !FB1_ATWDTrigger_sig & FB1_enable_disc_sig # !FB1_enable_disc_old & (!FB1_ATWDTrigger_sig & FB1_enable_disc_sig # !H1L1);
FB1_enable_disc_sig = DFFE(FB1_enable_disc_sig_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--FB1L11 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~43 at LC2_4_H1
--operation mode is normal

FB1L11 = DB1L821Q # !FB1_enable_disc_sig;


--H1_atwd0_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd0_pong_enable at LC9_14_H1
--operation mode is normal

H1_atwd0_pong_enable_lut_out = H1L5Q # H1L6Q & H1_atwd0_pong_enable;
H1_atwd0_pong_enable = DFFE(H1_atwd0_pong_enable_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--H1L1 is atwd_ping_pong:inst_atwd_ping_pong|atwd0_enable_disc_sig~2 at LC7_13_H1
--operation mode is normal

H1L1 = AB1_command_0_local[15] & !H1_atwd0_pong_enable # !AB1_command_0_local[15] & !AB1_command_0_local[1];


--EB1L831Q is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_done~reg0 at LC5_11_H1
--operation mode is normal

EB1L831Q_lut_out = EB1L871Q # EB1L831Q & (EB1L571Q # !EB1L451);
EB1L831Q = DFFE(EB1L831Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L012 is atwd:atwd0|atwd_control:inst_atwd_control|Select_129_rtl_33_rtl_354~1 at LC3_8_V1
--operation mode is normal

DB1L012 = !EB1L831Q & DB1L162Q;


--DB1_digitize_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[28] at LC9_12_V2
--operation mode is normal

DB1_digitize_cnt[28]_lut_out = DB1_digitize_cnt[28] & (DB1L802 # DB1L552Q & DB1L021) # !DB1_digitize_cnt[28] & DB1L552Q & DB1L021;
DB1_digitize_cnt[28] = DFFE(DB1_digitize_cnt[28]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[29] at LC7_12_V2
--operation mode is normal

DB1_digitize_cnt[29]_lut_out = DB1L802 & (DB1_digitize_cnt[29] # DB1L552Q & DB1L221) # !DB1L802 & DB1L552Q & DB1L221;
DB1_digitize_cnt[29] = DFFE(DB1_digitize_cnt[29]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[30] at LC10_13_V2
--operation mode is normal

DB1_digitize_cnt[30]_lut_out = DB1_digitize_cnt[30] & (DB1L802 # DB1L552Q & DB1L421) # !DB1_digitize_cnt[30] & DB1L552Q & DB1L421;
DB1_digitize_cnt[30] = DFFE(DB1_digitize_cnt[30]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[31] at LC10_12_V2
--operation mode is normal

DB1_digitize_cnt[31]_lut_out = DB1L552Q & (DB1L621 # DB1L802 & DB1_digitize_cnt[31]) # !DB1L552Q & DB1L802 & DB1_digitize_cnt[31];
DB1_digitize_cnt[31] = DFFE(DB1_digitize_cnt[31]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L681 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~95 at LC8_12_V2
--operation mode is normal

DB1L681 = DB1_digitize_cnt[28] # DB1_digitize_cnt[29] # DB1_digitize_cnt[31] # DB1_digitize_cnt[30];


--DB1_digitize_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[24] at LC4_11_V2
--operation mode is normal

DB1_digitize_cnt[24]_lut_out = DB1_digitize_cnt[24] & (DB1L802 # DB1L552Q & DB1L211) # !DB1_digitize_cnt[24] & DB1L552Q & DB1L211;
DB1_digitize_cnt[24] = DFFE(DB1_digitize_cnt[24]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[25] at LC10_11_V2
--operation mode is normal

DB1_digitize_cnt[25]_lut_out = DB1_digitize_cnt[25] & (DB1L802 # DB1L552Q & DB1L411) # !DB1_digitize_cnt[25] & DB1L552Q & DB1L411;
DB1_digitize_cnt[25] = DFFE(DB1_digitize_cnt[25]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[26] at LC1_11_V2
--operation mode is normal

DB1_digitize_cnt[26]_lut_out = DB1L552Q & (DB1L611 # DB1_digitize_cnt[26] & DB1L802) # !DB1L552Q & DB1_digitize_cnt[26] & DB1L802;
DB1_digitize_cnt[26] = DFFE(DB1_digitize_cnt[26]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[27] at LC6_11_V2
--operation mode is normal

DB1_digitize_cnt[27]_lut_out = DB1_digitize_cnt[27] & (DB1L802 # DB1L811 & DB1L552Q) # !DB1_digitize_cnt[27] & DB1L811 & DB1L552Q;
DB1_digitize_cnt[27] = DFFE(DB1_digitize_cnt[27]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L781 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~100 at LC9_11_V2
--operation mode is normal

DB1L781 = DB1_digitize_cnt[27] # DB1_digitize_cnt[26] # DB1_digitize_cnt[25] # DB1_digitize_cnt[24];


--DB1_digitize_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[20] at LC3_9_V2
--operation mode is normal

DB1_digitize_cnt[20]_lut_out = DB1L552Q & (DB1L401 # DB1_digitize_cnt[20] & DB1L802) # !DB1L552Q & DB1_digitize_cnt[20] & DB1L802;
DB1_digitize_cnt[20] = DFFE(DB1_digitize_cnt[20]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[21] at LC7_9_V2
--operation mode is normal

DB1_digitize_cnt[21]_lut_out = DB1L802 & (DB1_digitize_cnt[21] # DB1L601 & DB1L552Q) # !DB1L802 & DB1L601 & DB1L552Q;
DB1_digitize_cnt[21] = DFFE(DB1_digitize_cnt[21]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[22] at LC10_9_V2
--operation mode is normal

DB1_digitize_cnt[22]_lut_out = DB1L552Q & (DB1L801 # DB1_digitize_cnt[22] & DB1L802) # !DB1L552Q & DB1_digitize_cnt[22] & DB1L802;
DB1_digitize_cnt[22] = DFFE(DB1_digitize_cnt[22]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[23] at LC5_9_V2
--operation mode is normal

DB1_digitize_cnt[23]_lut_out = DB1L802 & (DB1_digitize_cnt[23] # DB1L011 & DB1L552Q) # !DB1L802 & DB1L011 & DB1L552Q;
DB1_digitize_cnt[23] = DFFE(DB1_digitize_cnt[23]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L881 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~109 at LC2_9_V2
--operation mode is normal

DB1L881 = DB1_digitize_cnt[21] # DB1_digitize_cnt[22] # DB1_digitize_cnt[23] # DB1_digitize_cnt[20];


--DB1_digitize_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[16] at LC8_11_V2
--operation mode is normal

DB1_digitize_cnt[16]_lut_out = DB1_digitize_cnt[16] & (DB1L802 # DB1L552Q & DB1L69) # !DB1_digitize_cnt[16] & DB1L552Q & DB1L69;
DB1_digitize_cnt[16] = DFFE(DB1_digitize_cnt[16]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[17] at LC7_11_V2
--operation mode is normal

DB1_digitize_cnt[17]_lut_out = DB1_digitize_cnt[17] & (DB1L802 # DB1L552Q & DB1L89) # !DB1_digitize_cnt[17] & DB1L552Q & DB1L89;
DB1_digitize_cnt[17] = DFFE(DB1_digitize_cnt[17]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[18] at LC5_11_V2
--operation mode is normal

DB1_digitize_cnt[18]_lut_out = DB1_digitize_cnt[18] & (DB1L802 # DB1L552Q & DB1L001) # !DB1_digitize_cnt[18] & DB1L552Q & DB1L001;
DB1_digitize_cnt[18] = DFFE(DB1_digitize_cnt[18]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[19] at LC3_13_V2
--operation mode is normal

DB1_digitize_cnt[19]_lut_out = DB1L201 & (DB1L552Q # DB1_digitize_cnt[19] & DB1L802) # !DB1L201 & DB1_digitize_cnt[19] & DB1L802;
DB1_digitize_cnt[19] = DFFE(DB1_digitize_cnt[19]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L981 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~122 at LC3_11_V2
--operation mode is normal

DB1L981 = DB1_digitize_cnt[17] # DB1_digitize_cnt[18] # DB1_digitize_cnt[16] # DB1_digitize_cnt[19];


--DB1L491 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~263 at LC2_11_V2
--operation mode is normal

DB1L491 = DB1L781 # DB1L681 # DB1L881 # DB1L981;


--DB1_digitize_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[12] at LC3_7_V2
--operation mode is normal

DB1_digitize_cnt[12]_lut_out = DB1L802 & (DB1_digitize_cnt[12] # DB1L88 & DB1L552Q) # !DB1L802 & DB1L88 & DB1L552Q;
DB1_digitize_cnt[12] = DFFE(DB1_digitize_cnt[12]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[13] at LC1_7_V2
--operation mode is normal

DB1_digitize_cnt[13]_lut_out = DB1L802 & (DB1_digitize_cnt[13] # DB1L09 & DB1L552Q) # !DB1L802 & DB1L09 & DB1L552Q;
DB1_digitize_cnt[13] = DFFE(DB1_digitize_cnt[13]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[14] at LC6_7_V2
--operation mode is normal

DB1_digitize_cnt[14]_lut_out = DB1L802 & (DB1_digitize_cnt[14] # DB1L29 & DB1L552Q) # !DB1L802 & DB1L29 & DB1L552Q;
DB1_digitize_cnt[14] = DFFE(DB1_digitize_cnt[14]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[15] at LC9_7_V2
--operation mode is normal

DB1_digitize_cnt[15]_lut_out = DB1_digitize_cnt[15] & (DB1L802 # DB1L49 & DB1L552Q) # !DB1_digitize_cnt[15] & DB1L49 & DB1L552Q;
DB1_digitize_cnt[15] = DFFE(DB1_digitize_cnt[15]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L091 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~139 at LC4_7_V2
--operation mode is normal

DB1L091 = DB1_digitize_cnt[15] # DB1_digitize_cnt[12] # DB1_digitize_cnt[13] # DB1_digitize_cnt[14];


--DB1_digitize_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[8] at LC4_9_V2
--operation mode is normal

DB1_digitize_cnt[8]_lut_out = DB1_digitize_cnt[8] & (DB1L802 # DB1L552Q & DB1L08) # !DB1_digitize_cnt[8] & DB1L552Q & DB1L08;
DB1_digitize_cnt[8] = DFFE(DB1_digitize_cnt[8]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[10] at LC10_7_V2
--operation mode is normal

DB1_digitize_cnt[10]_lut_out = DB1L802 & (DB1_digitize_cnt[10] # DB1L48 & DB1L552Q) # !DB1L802 & DB1L48 & DB1L552Q;
DB1_digitize_cnt[10] = DFFE(DB1_digitize_cnt[10]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[11] at LC5_14_V2
--operation mode is normal

DB1_digitize_cnt[11]_lut_out = DB1L802 & (DB1_digitize_cnt[11] # DB1L552Q & DB1L68) # !DB1L802 & DB1L552Q & DB1L68;
DB1_digitize_cnt[11] = DFFE(DB1_digitize_cnt[11]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[9] at LC5_7_V2
--operation mode is normal

DB1_digitize_cnt[9]_lut_out = DB1L802 & (DB1_digitize_cnt[9] # DB1L28 & DB1L552Q) # !DB1L802 & DB1L28 & DB1L552Q;
DB1_digitize_cnt[9] = DFFE(DB1_digitize_cnt[9]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L191 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~160 at LC3_14_V2
--operation mode is normal

DB1L191 = DB1_digitize_cnt[11] # DB1_digitize_cnt[10] # DB1_digitize_cnt[8] # !DB1_digitize_cnt[9];


--DB1_digitize_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[4] at LC7_5_V2
--operation mode is normal

DB1_digitize_cnt[4]_lut_out = DB1L802 & (DB1_digitize_cnt[4] # DB1L27 & DB1L552Q) # !DB1L802 & DB1L27 & DB1L552Q;
DB1_digitize_cnt[4] = DFFE(DB1_digitize_cnt[4]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[5] at LC6_5_V2
--operation mode is normal

DB1_digitize_cnt[5]_lut_out = DB1L802 & (DB1_digitize_cnt[5] # DB1L47 & DB1L552Q) # !DB1L802 & DB1L47 & DB1L552Q;
DB1_digitize_cnt[5] = DFFE(DB1_digitize_cnt[5]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[6] at LC9_9_V2
--operation mode is normal

DB1_digitize_cnt[6]_lut_out = DB1_digitize_cnt[6] & (DB1L802 # DB1L552Q & DB1L67) # !DB1_digitize_cnt[6] & DB1L552Q & DB1L67;
DB1_digitize_cnt[6] = DFFE(DB1_digitize_cnt[6]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[7] at LC6_9_V2
--operation mode is normal

DB1_digitize_cnt[7]_lut_out = DB1_digitize_cnt[7] & (DB1L802 # DB1L552Q & DB1L87) # !DB1_digitize_cnt[7] & DB1L552Q & DB1L87;
DB1_digitize_cnt[7] = DFFE(DB1_digitize_cnt[7]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L291 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~185 at LC8_9_V2
--operation mode is normal

DB1L291 = DB1_digitize_cnt[7] # DB1_digitize_cnt[4] # DB1_digitize_cnt[6] # DB1_digitize_cnt[5];


--DB1_digitize_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[0] at LC3_6_V2
--operation mode is normal

DB1_digitize_cnt[0]_lut_out = DB1L802 & (DB1_digitize_cnt[0] # DB1L46 & DB1L552Q) # !DB1L802 & DB1L46 & DB1L552Q;
DB1_digitize_cnt[0] = DFFE(DB1_digitize_cnt[0]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[1] at LC2_6_V2
--operation mode is normal

DB1_digitize_cnt[1]_lut_out = DB1L802 & (DB1_digitize_cnt[1] # DB1L66 & DB1L552Q) # !DB1L802 & DB1L66 & DB1L552Q;
DB1_digitize_cnt[1] = DFFE(DB1_digitize_cnt[1]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[2] at LC1_6_V2
--operation mode is normal

DB1_digitize_cnt[2]_lut_out = DB1L802 & (DB1_digitize_cnt[2] # DB1L86 & DB1L552Q) # !DB1L802 & DB1L86 & DB1L552Q;
DB1_digitize_cnt[2] = DFFE(DB1_digitize_cnt[2]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_digitize_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[3] at LC2_7_V2
--operation mode is normal

DB1_digitize_cnt[3]_lut_out = DB1_digitize_cnt[3] & (DB1L802 # DB1L552Q & DB1L07) # !DB1_digitize_cnt[3] & DB1L552Q & DB1L07;
DB1_digitize_cnt[3] = DFFE(DB1_digitize_cnt[3]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L391 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~214 at LC4_6_V2
--operation mode is normal

DB1L391 = DB1_digitize_cnt[1] # DB1_digitize_cnt[0] # DB1_digitize_cnt[2] # DB1_digitize_cnt[3];


--DB1L591 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45~268 at LC6_14_V2
--operation mode is normal

DB1L591 = DB1L391 # DB1L091 # DB1L291 # DB1L191;


--FB1_TriggerComplete_in_sync is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync at LC5_9_R1
--operation mode is normal

FB1_TriggerComplete_in_sync_lut_out = FB1_TriggerComplete_in_0;
FB1_TriggerComplete_in_sync = DFFE(FB1_TriggerComplete_in_sync_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1_reduce_nor_45 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_45 at LC7_8_V1
--operation mode is normal

DB1_reduce_nor_45 = DB1L491 # DB1L591;


--DB1_settle_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[28] at LC9_8_R1
--operation mode is normal

DB1_settle_cnt[28]_lut_out = DB1_settle_cnt[28] & (DB1_reduce_or_180 # DB1L462Q & DB1L75) # !DB1_settle_cnt[28] & DB1L462Q & DB1L75;
DB1_settle_cnt[28] = DFFE(DB1_settle_cnt[28]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[29] at LC7_7_R1
--operation mode is normal

DB1_settle_cnt[29]_lut_out = DB1L462Q & (DB1L95 # DB1_reduce_or_180 & DB1_settle_cnt[29]) # !DB1L462Q & DB1_reduce_or_180 & DB1_settle_cnt[29];
DB1_settle_cnt[29] = DFFE(DB1_settle_cnt[29]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[30] at LC8_7_R1
--operation mode is normal

DB1_settle_cnt[30]_lut_out = DB1L462Q & (DB1L16 # DB1_settle_cnt[30] & DB1_reduce_or_180) # !DB1L462Q & DB1_settle_cnt[30] & DB1_reduce_or_180;
DB1_settle_cnt[30] = DFFE(DB1_settle_cnt[30]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[31] at LC10_7_R1
--operation mode is normal

DB1_settle_cnt[31]_lut_out = DB1L462Q & (DB1L36 # DB1_settle_cnt[31] & DB1_reduce_or_180) # !DB1L462Q & DB1_settle_cnt[31] & DB1_reduce_or_180;
DB1_settle_cnt[31] = DFFE(DB1_settle_cnt[31]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L571 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~95 at LC9_7_R1
--operation mode is normal

DB1L571 = DB1_settle_cnt[30] # DB1_settle_cnt[29] # DB1_settle_cnt[31] # DB1_settle_cnt[28];


--DB1_settle_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[24] at LC5_4_R1
--operation mode is normal

DB1_settle_cnt[24]_lut_out = DB1_reduce_or_180 & (DB1_settle_cnt[24] # DB1L462Q & DB1L94) # !DB1_reduce_or_180 & DB1L462Q & DB1L94;
DB1_settle_cnt[24] = DFFE(DB1_settle_cnt[24]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[25] at LC4_4_R1
--operation mode is normal

DB1_settle_cnt[25]_lut_out = DB1_reduce_or_180 & (DB1_settle_cnt[25] # DB1L462Q & DB1L15) # !DB1_reduce_or_180 & DB1L462Q & DB1L15;
DB1_settle_cnt[25] = DFFE(DB1_settle_cnt[25]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[26] at LC1_6_R1
--operation mode is normal

DB1_settle_cnt[26]_lut_out = DB1_reduce_or_180 & (DB1_settle_cnt[26] # DB1L462Q & DB1L35) # !DB1_reduce_or_180 & DB1L462Q & DB1L35;
DB1_settle_cnt[26] = DFFE(DB1_settle_cnt[26]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[27] at LC2_6_R1
--operation mode is normal

DB1_settle_cnt[27]_lut_out = DB1_reduce_or_180 & (DB1_settle_cnt[27] # DB1L462Q & DB1L55) # !DB1_reduce_or_180 & DB1L462Q & DB1L55;
DB1_settle_cnt[27] = DFFE(DB1_settle_cnt[27]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L671 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~100 at LC10_4_R1
--operation mode is normal

DB1L671 = DB1_settle_cnt[25] # DB1_settle_cnt[26] # DB1_settle_cnt[27] # DB1_settle_cnt[24];


--DB1_settle_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[20] at LC10_8_R1
--operation mode is normal

DB1_settle_cnt[20]_lut_out = DB1L14 & (DB1L462Q # DB1_settle_cnt[20] & DB1_reduce_or_180) # !DB1L14 & DB1_settle_cnt[20] & DB1_reduce_or_180;
DB1_settle_cnt[20] = DFFE(DB1_settle_cnt[20]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[21] at LC9_4_R1
--operation mode is normal

DB1_settle_cnt[21]_lut_out = DB1_reduce_or_180 & (DB1_settle_cnt[21] # DB1L462Q & DB1L34) # !DB1_reduce_or_180 & DB1L462Q & DB1L34;
DB1_settle_cnt[21] = DFFE(DB1_settle_cnt[21]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[22] at LC7_8_R1
--operation mode is normal

DB1_settle_cnt[22]_lut_out = DB1L54 & (DB1L462Q # DB1_settle_cnt[22] & DB1_reduce_or_180) # !DB1L54 & DB1_settle_cnt[22] & DB1_reduce_or_180;
DB1_settle_cnt[22] = DFFE(DB1_settle_cnt[22]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[23] at LC4_6_R1
--operation mode is normal

DB1_settle_cnt[23]_lut_out = DB1_settle_cnt[23] & (DB1_reduce_or_180 # DB1L462Q & DB1L74) # !DB1_settle_cnt[23] & DB1L462Q & DB1L74;
DB1_settle_cnt[23] = DFFE(DB1_settle_cnt[23]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L771 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~109 at LC3_6_R1
--operation mode is normal

DB1L771 = DB1_settle_cnt[20] # DB1_settle_cnt[21] # DB1_settle_cnt[22] # DB1_settle_cnt[23];


--DB1_settle_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[16] at LC6_6_R1
--operation mode is normal

DB1_settle_cnt[16]_lut_out = DB1_settle_cnt[16] & (DB1_reduce_or_180 # DB1L462Q & DB1L33) # !DB1_settle_cnt[16] & DB1L462Q & DB1L33;
DB1_settle_cnt[16] = DFFE(DB1_settle_cnt[16]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[17] at LC9_6_R1
--operation mode is normal

DB1_settle_cnt[17]_lut_out = DB1_settle_cnt[17] & (DB1_reduce_or_180 # DB1L462Q & DB1L53) # !DB1_settle_cnt[17] & DB1L462Q & DB1L53;
DB1_settle_cnt[17] = DFFE(DB1_settle_cnt[17]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[18] at LC10_6_R1
--operation mode is normal

DB1_settle_cnt[18]_lut_out = DB1_settle_cnt[18] & (DB1_reduce_or_180 # DB1L462Q & DB1L73) # !DB1_settle_cnt[18] & DB1L462Q & DB1L73;
DB1_settle_cnt[18] = DFFE(DB1_settle_cnt[18]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[19] at LC7_6_R1
--operation mode is normal

DB1_settle_cnt[19]_lut_out = DB1_settle_cnt[19] & (DB1_reduce_or_180 # DB1L462Q & DB1L93) # !DB1_settle_cnt[19] & DB1L462Q & DB1L93;
DB1_settle_cnt[19] = DFFE(DB1_settle_cnt[19]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L871 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~122 at LC5_6_R1
--operation mode is normal

DB1L871 = DB1_settle_cnt[18] # DB1_settle_cnt[16] # DB1_settle_cnt[17] # DB1_settle_cnt[19];


--DB1L381 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~263 at LC8_6_R1
--operation mode is normal

DB1L381 = DB1L871 # DB1L571 # DB1L671 # DB1L771;


--DB1_settle_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[12] at LC1_4_R1
--operation mode is normal

DB1_settle_cnt[12]_lut_out = DB1_settle_cnt[12] & (DB1_reduce_or_180 # DB1L462Q & DB1L52) # !DB1_settle_cnt[12] & DB1L462Q & DB1L52;
DB1_settle_cnt[12] = DFFE(DB1_settle_cnt[12]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[13] at LC2_4_R1
--operation mode is normal

DB1_settle_cnt[13]_lut_out = DB1_settle_cnt[13] & (DB1_reduce_or_180 # DB1L462Q & DB1L72) # !DB1_settle_cnt[13] & DB1L462Q & DB1L72;
DB1_settle_cnt[13] = DFFE(DB1_settle_cnt[13]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[14] at LC3_4_R1
--operation mode is normal

DB1_settle_cnt[14]_lut_out = DB1_settle_cnt[14] & (DB1_reduce_or_180 # DB1L462Q & DB1L92) # !DB1_settle_cnt[14] & DB1L462Q & DB1L92;
DB1_settle_cnt[14] = DFFE(DB1_settle_cnt[14]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[15] at LC8_4_R1
--operation mode is normal

DB1_settle_cnt[15]_lut_out = DB1_settle_cnt[15] & (DB1_reduce_or_180 # DB1L462Q & DB1L13) # !DB1_settle_cnt[15] & DB1L462Q & DB1L13;
DB1_settle_cnt[15] = DFFE(DB1_settle_cnt[15]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L971 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~139 at LC7_4_R1
--operation mode is normal

DB1L971 = DB1_settle_cnt[13] # DB1_settle_cnt[15] # DB1_settle_cnt[12] # DB1_settle_cnt[14];


--DB1_settle_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[8] at LC6_4_R1
--operation mode is normal

DB1_settle_cnt[8]_lut_out = DB1_settle_cnt[8] & (DB1_reduce_or_180 # DB1L462Q & DB1L71) # !DB1_settle_cnt[8] & DB1L462Q & DB1L71;
DB1_settle_cnt[8] = DFFE(DB1_settle_cnt[8]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[9] at LC5_2_R1
--operation mode is normal

DB1_settle_cnt[9]_lut_out = DB1L462Q & (DB1L91 # DB1_settle_cnt[9] & DB1_reduce_or_180) # !DB1L462Q & DB1_settle_cnt[9] & DB1_reduce_or_180;
DB1_settle_cnt[9] = DFFE(DB1_settle_cnt[9]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[10] at LC6_9_R1
--operation mode is normal

DB1_settle_cnt[10]_lut_out = DB1L462Q & (DB1L12 # DB1_settle_cnt[10] & DB1_reduce_or_180) # !DB1L462Q & DB1_settle_cnt[10] & DB1_reduce_or_180;
DB1_settle_cnt[10] = DFFE(DB1_settle_cnt[10]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[11] at LC9_2_R1
--operation mode is normal

DB1_settle_cnt[11]_lut_out = DB1L462Q & (DB1L32 # DB1_settle_cnt[11] & DB1_reduce_or_180) # !DB1L462Q & DB1_settle_cnt[11] & DB1_reduce_or_180;
DB1_settle_cnt[11] = DFFE(DB1_settle_cnt[11]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L081 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~160 at LC3_2_R1
--operation mode is normal

DB1L081 = DB1_settle_cnt[8] # DB1_settle_cnt[11] # DB1_settle_cnt[10] # DB1_settle_cnt[9];


--DB1_settle_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[4] at LC6_2_R1
--operation mode is normal

DB1_settle_cnt[4]_lut_out = DB1_settle_cnt[4] & (DB1_reduce_or_180 # DB1L462Q & DB1L9) # !DB1_settle_cnt[4] & DB1L462Q & DB1L9;
DB1_settle_cnt[4] = DFFE(DB1_settle_cnt[4]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[5] at LC6_8_R1
--operation mode is normal

DB1_settle_cnt[5]_lut_out = DB1L11 & (DB1L462Q # DB1_settle_cnt[5] & DB1_reduce_or_180) # !DB1L11 & DB1_settle_cnt[5] & DB1_reduce_or_180;
DB1_settle_cnt[5] = DFFE(DB1_settle_cnt[5]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[6] at LC7_2_R1
--operation mode is normal

DB1_settle_cnt[6]_lut_out = DB1L462Q & (DB1L31 # DB1_settle_cnt[6] & DB1_reduce_or_180) # !DB1L462Q & DB1_settle_cnt[6] & DB1_reduce_or_180;
DB1_settle_cnt[6] = DFFE(DB1_settle_cnt[6]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[7] at LC8_2_R1
--operation mode is normal

DB1_settle_cnt[7]_lut_out = DB1L462Q & (DB1L51 # DB1_settle_cnt[7] & DB1_reduce_or_180) # !DB1L462Q & DB1_settle_cnt[7] & DB1_reduce_or_180;
DB1_settle_cnt[7] = DFFE(DB1_settle_cnt[7]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L181 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~185 at LC4_2_R1
--operation mode is normal

DB1L181 = DB1_settle_cnt[5] # DB1_settle_cnt[4] # DB1_settle_cnt[6] # !DB1_settle_cnt[7];


--DB1_settle_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[0] at LC2_2_R1
--operation mode is normal

DB1_settle_cnt[0]_lut_out = DB1_settle_cnt[0] & (DB1_reduce_or_180 # DB1L462Q & DB1L1) # !DB1_settle_cnt[0] & DB1L462Q & DB1L1;
DB1_settle_cnt[0] = DFFE(DB1_settle_cnt[0]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[1] at LC3_1_R1
--operation mode is normal

DB1_settle_cnt[1]_lut_out = DB1L3 & (DB1L462Q # DB1_settle_cnt[1] & DB1_reduce_or_180) # !DB1L3 & DB1_settle_cnt[1] & DB1_reduce_or_180;
DB1_settle_cnt[1] = DFFE(DB1_settle_cnt[1]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[2] at LC4_1_R1
--operation mode is normal

DB1_settle_cnt[2]_lut_out = DB1L462Q & (DB1L5 # DB1_settle_cnt[2] & DB1_reduce_or_180) # !DB1L462Q & DB1_settle_cnt[2] & DB1_reduce_or_180;
DB1_settle_cnt[2] = DFFE(DB1_settle_cnt[2]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1_settle_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[3] at LC2_1_R1
--operation mode is normal

DB1_settle_cnt[3]_lut_out = DB1_settle_cnt[3] & (DB1_reduce_or_180 # DB1L7 & DB1L462Q) # !DB1_settle_cnt[3] & DB1L7 & DB1L462Q;
DB1_settle_cnt[3] = DFFE(DB1_settle_cnt[3]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB1L281 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~214 at LC1_1_R1
--operation mode is normal

DB1L281 = DB1_settle_cnt[3] # DB1_settle_cnt[0] # DB1_settle_cnt[2] # DB1_settle_cnt[1];


--DB1L481 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29~268 at LC10_2_R1
--operation mode is normal

DB1L481 = DB1L181 # DB1L971 # DB1L281 # DB1L081;


--DB1_reduce_nor_29 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_nor_29 at LC9_8_V1
--operation mode is normal

DB1_reduce_nor_29 = DB1L381 # DB1L481;


--DB1L112 is atwd:atwd0|atwd_control:inst_atwd_control|Select_133_rtl_35_rtl_356~4 at LC6_7_V1
--operation mode is normal

DB1L112 = DB1_channel[0] & DB1_channel[1];


--DB1L302 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165~0 at LC10_6_V1
--operation mode is normal

DB1L302 = !DB1L852Q & !DB1L362Q;


--DB1L912 is atwd:atwd0|atwd_control:inst_atwd_control|Select_176_rtl_65~63 at LC10_15_V1
--operation mode is normal

DB1L912 = DB1L262Q # DB1L652Q # DB1L752Q # !DB1L452Q;


--EB1L571Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~9 at LC9_10_H1
--operation mode is normal

EB1L571Q_lut_out = EB1L471Q & !JB1_sload_path[1] & EB1L351 # !EB1L471Q & (DB1L352Q # !JB1_sload_path[1] & EB1L351);
EB1L571Q = DFFE(EB1L571Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB1L871Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~12 at LC5_10_H1
--operation mode is normal

EB1L871Q_lut_out = !JB1_sload_path[1] & !EB1L841 & EB1L771Q & !EB1L741;
EB1L871Q = DFFE(EB1L871Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--FB2_enable_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_old at LC1_4_T1
--operation mode is normal

FB2_enable_old_lut_out = AB1_command_0_local[8];
FB2_enable_old = DFFE(FB2_enable_old_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L821Q is atwd:atwd1|atwd_control:inst_atwd_control|busy~reg0 at LC10_4_T1
--operation mode is normal

DB2L821Q_lut_out = DB2L362Q # DB2L821Q & DB2_reduce_or_165 # !DB1L452Q;
DB2L821Q = DFFE(DB2L821Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--FB2L21 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~253 at LC5_4_T1
--operation mode is normal

FB2L21 = !DB2L821Q & AB1_command_0_local[8] & !FB2_enable_old;


--FB2_enable_LED_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_sig at LC5_3_H1
--operation mode is normal

FB2_enable_LED_sig_lut_out = FB2_enable_LED_old & FB2_enable_LED_sig & !FB2_ATWDTrigger_sig # !FB2_enable_LED_old & (AB1_command_0_local[11] # FB2_enable_LED_sig & !FB2_ATWDTrigger_sig);
FB2_enable_LED_sig = DFFE(FB2_enable_LED_sig_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--FB2L11 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~246 at LC1_3_H1
--operation mode is normal

FB2L11 = FB2_enable_LED_sig & !DB2L821Q;


--FB2_set_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|set_sig at LC10_3_H1
--operation mode is normal

FB2_set_sig = FB2_ATWDTrigger_sig # FB2L21 # FB2L11 & Z1L6;


--DB2L902Q is atwd:atwd1|atwd_control:inst_atwd_control|reset_trig~reg0 at LC8_4_T1
--operation mode is normal

DB2L902Q_lut_out = DB2L162Q # DB2L902Q & (DB2L752Q # !DB2L102);
DB2L902Q = DFFE(DB2L902Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--FB2_enable_disc_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_sig at LC3_3_H1
--operation mode is normal

FB2_enable_disc_sig_lut_out = FB2_enable_disc_sig & (!FB2_enable_disc_old & !H1L8 # !FB2_ATWDTrigger_sig) # !FB2_enable_disc_sig & !FB2_enable_disc_old & !H1L8;
FB2_enable_disc_sig = DFFE(FB2_enable_disc_sig_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--H1_atwd1_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd1_pong_enable at LC5_2_C1
--operation mode is normal

H1_atwd1_pong_enable_lut_out = H1L11Q # H1_atwd1_pong_enable & H1L21Q;
H1_atwd1_pong_enable = DFFE(H1_atwd1_pong_enable_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--H1L8 is atwd_ping_pong:inst_atwd_ping_pong|atwd1_enable_disc_sig~2 at LC1_9_C1
--operation mode is normal

H1L8 = AB1_command_0_local[9] & !H1_atwd1_pong_enable & AB1_command_0_local[15] # !AB1_command_0_local[9] & (!AB1_command_0_local[15] # !H1_atwd1_pong_enable);


--EB2L831Q is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_done~reg0 at LC10_11_W1
--operation mode is normal

EB2L831Q_lut_out = EB2L871Q # EB2L831Q & (EB2L571Q # !EB2L451);
EB2L831Q = DFFE(EB2L831Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L012 is atwd:atwd1|atwd_control:inst_atwd_control|Select_129_rtl_14_rtl_337~1 at LC3_15_T1
--operation mode is normal

DB2L012 = DB2L952Q & !EB2L831Q;


--DB2_digitize_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[28] at LC8_7_T3
--operation mode is normal

DB2_digitize_cnt[28]_lut_out = DB2_digitize_cnt[28] & (DB2L802 # DB2L452Q & DB2L021) # !DB2_digitize_cnt[28] & DB2L452Q & DB2L021;
DB2_digitize_cnt[28] = DFFE(DB2_digitize_cnt[28]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[29] at LC7_8_T3
--operation mode is normal

DB2_digitize_cnt[29]_lut_out = DB2_digitize_cnt[29] & (DB2L802 # DB2L452Q & DB2L221) # !DB2_digitize_cnt[29] & DB2L452Q & DB2L221;
DB2_digitize_cnt[29] = DFFE(DB2_digitize_cnt[29]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[30] at LC10_7_T3
--operation mode is normal

DB2_digitize_cnt[30]_lut_out = DB2L452Q & (DB2L421 # DB2_digitize_cnt[30] & DB2L802) # !DB2L452Q & DB2_digitize_cnt[30] & DB2L802;
DB2_digitize_cnt[30] = DFFE(DB2_digitize_cnt[30]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[31] at LC7_7_T3
--operation mode is normal

DB2_digitize_cnt[31]_lut_out = DB2_digitize_cnt[31] & (DB2L802 # DB2L452Q & DB2L621) # !DB2_digitize_cnt[31] & DB2L452Q & DB2L621;
DB2_digitize_cnt[31] = DFFE(DB2_digitize_cnt[31]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L681 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~95 at LC9_7_T3
--operation mode is normal

DB2L681 = DB2_digitize_cnt[28] # DB2_digitize_cnt[30] # DB2_digitize_cnt[31] # DB2_digitize_cnt[29];


--DB2_digitize_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[24] at LC9_4_T3
--operation mode is normal

DB2_digitize_cnt[24]_lut_out = DB2L452Q & (DB2L211 # DB2_digitize_cnt[24] & DB2L802) # !DB2L452Q & DB2_digitize_cnt[24] & DB2L802;
DB2_digitize_cnt[24] = DFFE(DB2_digitize_cnt[24]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[25] at LC10_6_T3
--operation mode is normal

DB2_digitize_cnt[25]_lut_out = DB2L411 & (DB2L452Q # DB2_digitize_cnt[25] & DB2L802) # !DB2L411 & DB2_digitize_cnt[25] & DB2L802;
DB2_digitize_cnt[25] = DFFE(DB2_digitize_cnt[25]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[26] at LC9_6_T3
--operation mode is normal

DB2_digitize_cnt[26]_lut_out = DB2_digitize_cnt[26] & (DB2L802 # DB2L452Q & DB2L611) # !DB2_digitize_cnt[26] & DB2L452Q & DB2L611;
DB2_digitize_cnt[26] = DFFE(DB2_digitize_cnt[26]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[27] at LC1_6_T3
--operation mode is normal

DB2_digitize_cnt[27]_lut_out = DB2_digitize_cnt[27] & (DB2L802 # DB2L811 & DB2L452Q) # !DB2_digitize_cnt[27] & DB2L811 & DB2L452Q;
DB2_digitize_cnt[27] = DFFE(DB2_digitize_cnt[27]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L781 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~100 at LC7_6_T3
--operation mode is normal

DB2L781 = DB2_digitize_cnt[26] # DB2_digitize_cnt[25] # DB2_digitize_cnt[27] # DB2_digitize_cnt[24];


--DB2_digitize_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[20] at LC8_6_T3
--operation mode is normal

DB2_digitize_cnt[20]_lut_out = DB2L452Q & (DB2L401 # DB2L802 & DB2_digitize_cnt[20]) # !DB2L452Q & DB2L802 & DB2_digitize_cnt[20];
DB2_digitize_cnt[20] = DFFE(DB2_digitize_cnt[20]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[21] at LC4_6_T3
--operation mode is normal

DB2_digitize_cnt[21]_lut_out = DB2_digitize_cnt[21] & (DB2L802 # DB2L452Q & DB2L601) # !DB2_digitize_cnt[21] & DB2L452Q & DB2L601;
DB2_digitize_cnt[21] = DFFE(DB2_digitize_cnt[21]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[22] at LC6_8_T3
--operation mode is normal

DB2_digitize_cnt[22]_lut_out = DB2L801 & (DB2L452Q # DB2_digitize_cnt[22] & DB2L802) # !DB2L801 & DB2_digitize_cnt[22] & DB2L802;
DB2_digitize_cnt[22] = DFFE(DB2_digitize_cnt[22]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[23] at LC5_6_T3
--operation mode is normal

DB2_digitize_cnt[23]_lut_out = DB2L011 & (DB2L452Q # DB2L802 & DB2_digitize_cnt[23]) # !DB2L011 & DB2L802 & DB2_digitize_cnt[23];
DB2_digitize_cnt[23] = DFFE(DB2_digitize_cnt[23]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L881 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~109 at LC3_6_T3
--operation mode is normal

DB2L881 = DB2_digitize_cnt[21] # DB2_digitize_cnt[23] # DB2_digitize_cnt[22] # DB2_digitize_cnt[20];


--DB2_digitize_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[16] at LC8_4_T3
--operation mode is normal

DB2_digitize_cnt[16]_lut_out = DB2_digitize_cnt[16] & (DB2L802 # DB2L452Q & DB2L69) # !DB2_digitize_cnt[16] & DB2L452Q & DB2L69;
DB2_digitize_cnt[16] = DFFE(DB2_digitize_cnt[16]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[17] at LC5_8_T3
--operation mode is normal

DB2_digitize_cnt[17]_lut_out = DB2L89 & (DB2L452Q # DB2_digitize_cnt[17] & DB2L802) # !DB2L89 & DB2_digitize_cnt[17] & DB2L802;
DB2_digitize_cnt[17] = DFFE(DB2_digitize_cnt[17]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[18] at LC10_4_T3
--operation mode is normal

DB2_digitize_cnt[18]_lut_out = DB2L452Q & (DB2L001 # DB2_digitize_cnt[18] & DB2L802) # !DB2L452Q & DB2_digitize_cnt[18] & DB2L802;
DB2_digitize_cnt[18] = DFFE(DB2_digitize_cnt[18]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[19] at LC5_4_T3
--operation mode is normal

DB2_digitize_cnt[19]_lut_out = DB2L452Q & (DB2L201 # DB2_digitize_cnt[19] & DB2L802) # !DB2L452Q & DB2_digitize_cnt[19] & DB2L802;
DB2_digitize_cnt[19] = DFFE(DB2_digitize_cnt[19]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L981 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~122 at LC1_4_T3
--operation mode is normal

DB2L981 = DB2_digitize_cnt[16] # DB2_digitize_cnt[18] # DB2_digitize_cnt[17] # DB2_digitize_cnt[19];


--DB2L491 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~263 at LC2_6_T3
--operation mode is normal

DB2L491 = DB2L781 # DB2L681 # DB2L881 # DB2L981;


--DB2_digitize_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[12] at LC2_4_T3
--operation mode is normal

DB2_digitize_cnt[12]_lut_out = DB2L802 & (DB2_digitize_cnt[12] # DB2L88 & DB2L452Q) # !DB2L802 & DB2L88 & DB2L452Q;
DB2_digitize_cnt[12] = DFFE(DB2_digitize_cnt[12]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[13] at LC3_8_T3
--operation mode is normal

DB2_digitize_cnt[13]_lut_out = DB2L09 & (DB2L452Q # DB2_digitize_cnt[13] & DB2L802) # !DB2L09 & DB2_digitize_cnt[13] & DB2L802;
DB2_digitize_cnt[13] = DFFE(DB2_digitize_cnt[13]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[14] at LC4_4_T3
--operation mode is normal

DB2_digitize_cnt[14]_lut_out = DB2_digitize_cnt[14] & (DB2L802 # DB2L452Q & DB2L29) # !DB2_digitize_cnt[14] & DB2L452Q & DB2L29;
DB2_digitize_cnt[14] = DFFE(DB2_digitize_cnt[14]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[15] at LC7_4_T3
--operation mode is normal

DB2_digitize_cnt[15]_lut_out = DB2L452Q & (DB2L49 # DB2_digitize_cnt[15] & DB2L802) # !DB2L452Q & DB2_digitize_cnt[15] & DB2L802;
DB2_digitize_cnt[15] = DFFE(DB2_digitize_cnt[15]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L091 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~139 at LC3_4_T3
--operation mode is normal

DB2L091 = DB2_digitize_cnt[14] # DB2_digitize_cnt[15] # DB2_digitize_cnt[13] # DB2_digitize_cnt[12];


--DB2_digitize_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[8] at LC9_2_T3
--operation mode is normal

DB2_digitize_cnt[8]_lut_out = DB2L452Q & (DB2L08 # DB2L802 & DB2_digitize_cnt[8]) # !DB2L452Q & DB2L802 & DB2_digitize_cnt[8];
DB2_digitize_cnt[8] = DFFE(DB2_digitize_cnt[8]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[10] at LC6_4_T3
--operation mode is normal

DB2_digitize_cnt[10]_lut_out = DB2_digitize_cnt[10] & (DB2L802 # DB2L452Q & DB2L48) # !DB2_digitize_cnt[10] & DB2L452Q & DB2L48;
DB2_digitize_cnt[10] = DFFE(DB2_digitize_cnt[10]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[11] at LC3_9_T3
--operation mode is normal

DB2_digitize_cnt[11]_lut_out = DB2_digitize_cnt[11] & (DB2L802 # DB2L452Q & DB2L68) # !DB2_digitize_cnt[11] & DB2L452Q & DB2L68;
DB2_digitize_cnt[11] = DFFE(DB2_digitize_cnt[11]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[9] at LC8_2_T3
--operation mode is normal

DB2_digitize_cnt[9]_lut_out = DB2L452Q & (DB2L28 # DB2_digitize_cnt[9] & DB2L802) # !DB2L452Q & DB2_digitize_cnt[9] & DB2L802;
DB2_digitize_cnt[9] = DFFE(DB2_digitize_cnt[9]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L191 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~160 at LC1_2_T3
--operation mode is normal

DB2L191 = DB2_digitize_cnt[10] # DB2_digitize_cnt[11] # DB2_digitize_cnt[8] # !DB2_digitize_cnt[9];


--DB2_digitize_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[4] at LC2_2_T3
--operation mode is normal

DB2_digitize_cnt[4]_lut_out = DB2_digitize_cnt[4] & (DB2L802 # DB2L452Q & DB2L27) # !DB2_digitize_cnt[4] & DB2L452Q & DB2L27;
DB2_digitize_cnt[4] = DFFE(DB2_digitize_cnt[4]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[5] at LC4_2_T3
--operation mode is normal

DB2_digitize_cnt[5]_lut_out = DB2_digitize_cnt[5] & (DB2L802 # DB2L452Q & DB2L47) # !DB2_digitize_cnt[5] & DB2L452Q & DB2L47;
DB2_digitize_cnt[5] = DFFE(DB2_digitize_cnt[5]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[6] at LC6_2_T3
--operation mode is normal

DB2_digitize_cnt[6]_lut_out = DB2L67 & (DB2L452Q # DB2_digitize_cnt[6] & DB2L802) # !DB2L67 & DB2_digitize_cnt[6] & DB2L802;
DB2_digitize_cnt[6] = DFFE(DB2_digitize_cnt[6]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[7] at LC10_2_T3
--operation mode is normal

DB2_digitize_cnt[7]_lut_out = DB2L452Q & (DB2L87 # DB2_digitize_cnt[7] & DB2L802) # !DB2L452Q & DB2_digitize_cnt[7] & DB2L802;
DB2_digitize_cnt[7] = DFFE(DB2_digitize_cnt[7]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L291 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~185 at LC7_2_T3
--operation mode is normal

DB2L291 = DB2_digitize_cnt[5] # DB2_digitize_cnt[7] # DB2_digitize_cnt[4] # DB2_digitize_cnt[6];


--DB2_digitize_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[0] at LC3_1_T3
--operation mode is normal

DB2_digitize_cnt[0]_lut_out = DB2_digitize_cnt[0] & (DB2L802 # DB2L46 & DB2L452Q) # !DB2_digitize_cnt[0] & DB2L46 & DB2L452Q;
DB2_digitize_cnt[0] = DFFE(DB2_digitize_cnt[0]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[1] at LC4_1_T3
--operation mode is normal

DB2_digitize_cnt[1]_lut_out = DB2_digitize_cnt[1] & (DB2L802 # DB2L66 & DB2L452Q) # !DB2_digitize_cnt[1] & DB2L66 & DB2L452Q;
DB2_digitize_cnt[1] = DFFE(DB2_digitize_cnt[1]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[2] at LC3_2_T3
--operation mode is normal

DB2_digitize_cnt[2]_lut_out = DB2_digitize_cnt[2] & (DB2L802 # DB2L452Q & DB2L86) # !DB2_digitize_cnt[2] & DB2L452Q & DB2L86;
DB2_digitize_cnt[2] = DFFE(DB2_digitize_cnt[2]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_digitize_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[3] at LC2_1_T3
--operation mode is normal

DB2_digitize_cnt[3]_lut_out = DB2_digitize_cnt[3] & (DB2L802 # DB2L07 & DB2L452Q) # !DB2_digitize_cnt[3] & DB2L07 & DB2L452Q;
DB2_digitize_cnt[3] = DFFE(DB2_digitize_cnt[3]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L391 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~214 at LC1_1_T3
--operation mode is normal

DB2L391 = DB2_digitize_cnt[1] # DB2_digitize_cnt[3] # DB2_digitize_cnt[0] # DB2_digitize_cnt[2];


--DB2L591 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45~268 at LC5_2_T3
--operation mode is normal

DB2L591 = DB2L091 # DB2L291 # DB2L391 # DB2L191;


--FB2_TriggerComplete_in_sync is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync at LC3_8_J2
--operation mode is normal

FB2_TriggerComplete_in_sync_lut_out = FB2_TriggerComplete_in_0;
FB2_TriggerComplete_in_sync = DFFE(FB2_TriggerComplete_in_sync_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2_reduce_nor_45 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_45 at LC9_16_T1
--operation mode is normal

DB2_reduce_nor_45 = DB2L491 # DB2L591;


--DB2_settle_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[28] at LC10_16_J2
--operation mode is normal

DB2_settle_cnt[28]_lut_out = DB2_reduce_or_180 & (DB2_settle_cnt[28] # DB2L262Q & DB2L75) # !DB2_reduce_or_180 & DB2L262Q & DB2L75;
DB2_settle_cnt[28] = DFFE(DB2_settle_cnt[28]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[29] at LC9_16_J2
--operation mode is normal

DB2_settle_cnt[29]_lut_out = DB2_reduce_or_180 & (DB2_settle_cnt[29] # DB2L262Q & DB2L95) # !DB2_reduce_or_180 & DB2L262Q & DB2L95;
DB2_settle_cnt[29] = DFFE(DB2_settle_cnt[29]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[30] at LC8_16_J2
--operation mode is normal

DB2_settle_cnt[30]_lut_out = DB2_reduce_or_180 & (DB2_settle_cnt[30] # DB2L262Q & DB2L16) # !DB2_reduce_or_180 & DB2L262Q & DB2L16;
DB2_settle_cnt[30] = DFFE(DB2_settle_cnt[30]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[31] at LC7_16_J2
--operation mode is normal

DB2_settle_cnt[31]_lut_out = DB2_reduce_or_180 & (DB2_settle_cnt[31] # DB2L262Q & DB2L36) # !DB2_reduce_or_180 & DB2L262Q & DB2L36;
DB2_settle_cnt[31] = DFFE(DB2_settle_cnt[31]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L571 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~95 at LC6_15_J2
--operation mode is normal

DB2L571 = DB2_settle_cnt[31] # DB2_settle_cnt[29] # DB2_settle_cnt[30] # DB2_settle_cnt[28];


--DB2_settle_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[24] at LC6_13_J2
--operation mode is normal

DB2_settle_cnt[24]_lut_out = DB2L262Q & (DB2L94 # DB2_settle_cnt[24] & DB2_reduce_or_180) # !DB2L262Q & DB2_settle_cnt[24] & DB2_reduce_or_180;
DB2_settle_cnt[24] = DFFE(DB2_settle_cnt[24]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[25] at LC4_13_J2
--operation mode is normal

DB2_settle_cnt[25]_lut_out = DB2_settle_cnt[25] & (DB2_reduce_or_180 # DB2L262Q & DB2L15) # !DB2_settle_cnt[25] & DB2L262Q & DB2L15;
DB2_settle_cnt[25] = DFFE(DB2_settle_cnt[25]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[26] at LC1_13_J2
--operation mode is normal

DB2_settle_cnt[26]_lut_out = DB2L35 & (DB2L262Q # DB2_reduce_or_180 & DB2_settle_cnt[26]) # !DB2L35 & DB2_reduce_or_180 & DB2_settle_cnt[26];
DB2_settle_cnt[26] = DFFE(DB2_settle_cnt[26]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[27] at LC2_13_J2
--operation mode is normal

DB2_settle_cnt[27]_lut_out = DB2_reduce_or_180 & (DB2_settle_cnt[27] # DB2L262Q & DB2L55) # !DB2_reduce_or_180 & DB2L262Q & DB2L55;
DB2_settle_cnt[27] = DFFE(DB2_settle_cnt[27]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L671 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~100 at LC9_13_J2
--operation mode is normal

DB2L671 = DB2_settle_cnt[25] # DB2_settle_cnt[24] # DB2_settle_cnt[26] # DB2_settle_cnt[27];


--DB2_settle_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[20] at LC4_15_J2
--operation mode is normal

DB2_settle_cnt[20]_lut_out = DB2L262Q & (DB2L14 # DB2_settle_cnt[20] & DB2_reduce_or_180) # !DB2L262Q & DB2_settle_cnt[20] & DB2_reduce_or_180;
DB2_settle_cnt[20] = DFFE(DB2_settle_cnt[20]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[21] at LC10_15_J2
--operation mode is normal

DB2_settle_cnt[21]_lut_out = DB2_settle_cnt[21] & (DB2_reduce_or_180 # DB2L262Q & DB2L34) # !DB2_settle_cnt[21] & DB2L262Q & DB2L34;
DB2_settle_cnt[21] = DFFE(DB2_settle_cnt[21]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[22] at LC5_15_J2
--operation mode is normal

DB2_settle_cnt[22]_lut_out = DB2L262Q & (DB2L54 # DB2_settle_cnt[22] & DB2_reduce_or_180) # !DB2L262Q & DB2_settle_cnt[22] & DB2_reduce_or_180;
DB2_settle_cnt[22] = DFFE(DB2_settle_cnt[22]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[23] at LC7_9_J2
--operation mode is normal

DB2_settle_cnt[23]_lut_out = DB2L262Q & (DB2L74 # DB2_reduce_or_180 & DB2_settle_cnt[23]) # !DB2L262Q & DB2_reduce_or_180 & DB2_settle_cnt[23];
DB2_settle_cnt[23] = DFFE(DB2_settle_cnt[23]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L771 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~109 at LC8_15_J2
--operation mode is normal

DB2L771 = DB2_settle_cnt[21] # DB2_settle_cnt[20] # DB2_settle_cnt[23] # DB2_settle_cnt[22];


--DB2_settle_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[16] at LC1_15_J2
--operation mode is normal

DB2_settle_cnt[16]_lut_out = DB2L262Q & (DB2L33 # DB2_settle_cnt[16] & DB2_reduce_or_180) # !DB2L262Q & DB2_settle_cnt[16] & DB2_reduce_or_180;
DB2_settle_cnt[16] = DFFE(DB2_settle_cnt[16]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[17] at LC3_15_J2
--operation mode is normal

DB2_settle_cnt[17]_lut_out = DB2L262Q & (DB2L53 # DB2_settle_cnt[17] & DB2_reduce_or_180) # !DB2L262Q & DB2_settle_cnt[17] & DB2_reduce_or_180;
DB2_settle_cnt[17] = DFFE(DB2_settle_cnt[17]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[18] at LC9_15_J2
--operation mode is normal

DB2_settle_cnt[18]_lut_out = DB2_settle_cnt[18] & (DB2_reduce_or_180 # DB2L262Q & DB2L73) # !DB2_settle_cnt[18] & DB2L262Q & DB2L73;
DB2_settle_cnt[18] = DFFE(DB2_settle_cnt[18]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[19] at LC6_9_J2
--operation mode is normal

DB2_settle_cnt[19]_lut_out = DB2_settle_cnt[19] & (DB2_reduce_or_180 # DB2L262Q & DB2L93) # !DB2_settle_cnt[19] & DB2L262Q & DB2L93;
DB2_settle_cnt[19] = DFFE(DB2_settle_cnt[19]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L871 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~122 at LC2_15_J2
--operation mode is normal

DB2L871 = DB2_settle_cnt[18] # DB2_settle_cnt[17] # DB2_settle_cnt[19] # DB2_settle_cnt[16];


--DB2L381 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~263 at LC7_15_J2
--operation mode is normal

DB2L381 = DB2L771 # DB2L871 # DB2L671 # DB2L571;


--DB2_settle_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[12] at LC8_13_J2
--operation mode is normal

DB2_settle_cnt[12]_lut_out = DB2L52 & (DB2L262Q # DB2_settle_cnt[12] & DB2_reduce_or_180) # !DB2L52 & DB2_settle_cnt[12] & DB2_reduce_or_180;
DB2_settle_cnt[12] = DFFE(DB2_settle_cnt[12]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[13] at LC5_13_J2
--operation mode is normal

DB2_settle_cnt[13]_lut_out = DB2_settle_cnt[13] & (DB2_reduce_or_180 # DB2L262Q & DB2L72) # !DB2_settle_cnt[13] & DB2L262Q & DB2L72;
DB2_settle_cnt[13] = DFFE(DB2_settle_cnt[13]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[14] at LC10_13_J2
--operation mode is normal

DB2_settle_cnt[14]_lut_out = DB2L92 & (DB2L262Q # DB2_settle_cnt[14] & DB2_reduce_or_180) # !DB2L92 & DB2_settle_cnt[14] & DB2_reduce_or_180;
DB2_settle_cnt[14] = DFFE(DB2_settle_cnt[14]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[15] at LC3_13_J2
--operation mode is normal

DB2_settle_cnt[15]_lut_out = DB2_settle_cnt[15] & (DB2_reduce_or_180 # DB2L262Q & DB2L13) # !DB2_settle_cnt[15] & DB2L262Q & DB2L13;
DB2_settle_cnt[15] = DFFE(DB2_settle_cnt[15]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L971 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~139 at LC7_13_J2
--operation mode is normal

DB2L971 = DB2_settle_cnt[13] # DB2_settle_cnt[12] # DB2_settle_cnt[15] # DB2_settle_cnt[14];


--DB2_settle_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[8] at LC6_11_J2
--operation mode is normal

DB2_settle_cnt[8]_lut_out = DB2_reduce_or_180 & (DB2_settle_cnt[8] # DB2L71 & DB2L262Q) # !DB2_reduce_or_180 & DB2L71 & DB2L262Q;
DB2_settle_cnt[8] = DFFE(DB2_settle_cnt[8]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[9] at LC3_11_J2
--operation mode is normal

DB2_settle_cnt[9]_lut_out = DB2_reduce_or_180 & (DB2_settle_cnt[9] # DB2L262Q & DB2L91) # !DB2_reduce_or_180 & DB2L262Q & DB2L91;
DB2_settle_cnt[9] = DFFE(DB2_settle_cnt[9]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[10] at LC5_9_J2
--operation mode is normal

DB2_settle_cnt[10]_lut_out = DB2_reduce_or_180 & (DB2_settle_cnt[10] # DB2L262Q & DB2L12) # !DB2_reduce_or_180 & DB2L262Q & DB2L12;
DB2_settle_cnt[10] = DFFE(DB2_settle_cnt[10]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[11] at LC7_11_J2
--operation mode is normal

DB2_settle_cnt[11]_lut_out = DB2_reduce_or_180 & (DB2_settle_cnt[11] # DB2L262Q & DB2L32) # !DB2_reduce_or_180 & DB2L262Q & DB2L32;
DB2_settle_cnt[11] = DFFE(DB2_settle_cnt[11]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L081 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~160 at LC1_10_J2
--operation mode is normal

DB2L081 = DB2_settle_cnt[10] # DB2_settle_cnt[11] # DB2_settle_cnt[8] # DB2_settle_cnt[9];


--DB2_settle_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[4] at LC10_11_J2
--operation mode is normal

DB2_settle_cnt[4]_lut_out = DB2_reduce_or_180 & (DB2_settle_cnt[4] # DB2L9 & DB2L262Q) # !DB2_reduce_or_180 & DB2L9 & DB2L262Q;
DB2_settle_cnt[4] = DFFE(DB2_settle_cnt[4]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[5] at LC5_11_J2
--operation mode is normal

DB2_settle_cnt[5]_lut_out = DB2L11 & (DB2L262Q # DB2_settle_cnt[5] & DB2_reduce_or_180) # !DB2L11 & DB2_settle_cnt[5] & DB2_reduce_or_180;
DB2_settle_cnt[5] = DFFE(DB2_settle_cnt[5]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[6] at LC4_11_J2
--operation mode is normal

DB2_settle_cnt[6]_lut_out = DB2_settle_cnt[6] & (DB2_reduce_or_180 # DB2L262Q & DB2L31) # !DB2_settle_cnt[6] & DB2L262Q & DB2L31;
DB2_settle_cnt[6] = DFFE(DB2_settle_cnt[6]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[7] at LC1_11_J2
--operation mode is normal

DB2_settle_cnt[7]_lut_out = DB2_reduce_or_180 & (DB2_settle_cnt[7] # DB2L262Q & DB2L51) # !DB2_reduce_or_180 & DB2L262Q & DB2L51;
DB2_settle_cnt[7] = DFFE(DB2_settle_cnt[7]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L181 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~185 at LC9_11_J2
--operation mode is normal

DB2L181 = DB2_settle_cnt[6] # DB2_settle_cnt[5] # DB2_settle_cnt[4] # !DB2_settle_cnt[7];


--DB2_settle_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[0] at LC2_11_J2
--operation mode is normal

DB2_settle_cnt[0]_lut_out = DB2_settle_cnt[0] & (DB2_reduce_or_180 # DB2L262Q & DB2L1) # !DB2_settle_cnt[0] & DB2L262Q & DB2L1;
DB2_settle_cnt[0] = DFFE(DB2_settle_cnt[0]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[1] at LC8_11_J2
--operation mode is normal

DB2_settle_cnt[1]_lut_out = DB2_settle_cnt[1] & (DB2_reduce_or_180 # DB2L262Q & DB2L3) # !DB2_settle_cnt[1] & DB2L262Q & DB2L3;
DB2_settle_cnt[1] = DFFE(DB2_settle_cnt[1]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[2] at LC3_10_J2
--operation mode is normal

DB2_settle_cnt[2]_lut_out = DB2_settle_cnt[2] & (DB2_reduce_or_180 # DB2L262Q & DB2L5) # !DB2_settle_cnt[2] & DB2L262Q & DB2L5;
DB2_settle_cnt[2] = DFFE(DB2_settle_cnt[2]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2_settle_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[3] at LC4_10_J2
--operation mode is normal

DB2_settle_cnt[3]_lut_out = DB2L7 & (DB2L262Q # DB2_settle_cnt[3] & DB2_reduce_or_180) # !DB2L7 & DB2_settle_cnt[3] & DB2_reduce_or_180;
DB2_settle_cnt[3] = DFFE(DB2_settle_cnt[3]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L281 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~214 at LC2_10_J2
--operation mode is normal

DB2L281 = DB2_settle_cnt[2] # DB2_settle_cnt[1] # DB2_settle_cnt[3] # DB2_settle_cnt[0];


--DB2L481 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29~268 at LC3_9_J2
--operation mode is normal

DB2L481 = DB2L181 # DB2L281 # DB2L971 # DB2L081;


--DB2_reduce_nor_29 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_nor_29 at LC3_16_T1
--operation mode is normal

DB2_reduce_nor_29 = DB2L481 # DB2L381;


--DB2L112 is atwd:atwd1|atwd_control:inst_atwd_control|Select_133_rtl_16_rtl_339~4 at LC4_5_T1
--operation mode is normal

DB2L112 = DB2_channel[1] & DB2_channel[0];


--DB2L302 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165~0 at LC3_5_T1
--operation mode is normal

DB2L302 = !DB2L752Q & !DB2L162Q;


--DB2L912 is atwd:atwd1|atwd_control:inst_atwd_control|Select_176_rtl_67~63 at LC5_5_T1
--operation mode is normal

DB2L912 = DB2L652Q # DB2L062Q # DB2L552Q # !DB1L452Q;


--EB2L571Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~9 at LC1_12_W1
--operation mode is normal

EB2L571Q_lut_out = EB2L351 & (DB2L352Q & !EB2L471Q # !JB2_sload_path[1]) # !EB2L351 & DB2L352Q & !EB2L471Q;
EB2L571Q = DFFE(EB2L571Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB2L871Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~12 at LC2_12_W1
--operation mode is normal

EB2L871Q_lut_out = !JB2_sload_path[1] & EB2L771Q & !EB2L841 & !EB2L741;
EB2L871Q = DFFE(EB2L871Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--Q1_MultiSPE0 is hit_counter:inst_hit_counter|MultiSPE0 at LC6_5_Z1
--operation mode is normal

Q1_MultiSPE0_lut_out = MultiSPE;
Q1_MultiSPE0 = DFFE(Q1_MultiSPE0_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--Q1_OneSPE0 is hit_counter:inst_hit_counter|OneSPE0 at LC3_2_Y4
--operation mode is normal

Q1_OneSPE0_lut_out = OneSPE;
Q1_OneSPE0 = DFFE(Q1_OneSPE0_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--N1_tick_old0 is fe_testpulse:inst_fe_testpulse|tick_old0 at LC3_16_Y4
--operation mode is normal

N1_tick_old0_lut_out = N1_tick_old;
N1_tick_old0 = DFFE(N1_tick_old0_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--N1_tick_old1 is fe_testpulse:inst_fe_testpulse|tick_old1 at LC7_16_Y4
--operation mode is normal

N1_tick_old1_lut_out = N1_tick_old0;
N1_tick_old1 = DFFE(N1_tick_old1_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--N1_cnt_oo is fe_testpulse:inst_fe_testpulse|cnt_oo at LC4_16_Y4
--operation mode is normal

N1_cnt_oo_lut_out = N1_cnt_o;
N1_cnt_oo = DFFE(N1_cnt_oo_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--N1_cnt_o is fe_testpulse:inst_fe_testpulse|cnt_o at LC4_12_I1
--operation mode is normal

N1_cnt_o_lut_out = N1L7 & (N1L51 # !AB1_command_1_local[19]) # !N1L7 & N1L31 & AB1_command_1_local[19];
N1_cnt_o = DFFE(N1_cnt_o_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--N1L4 is fe_testpulse:inst_fe_testpulse|i~0 at LC6_16_Y4
--operation mode is normal

N1L4 = N1_cnt_o $ N1_cnt_oo;


--N1_tick_old is fe_testpulse:inst_fe_testpulse|tick_old at LC5_16_Y4
--operation mode is normal

N1_tick_old_lut_out = N1_cnt_o $ N1_cnt_oo;
N1_tick_old = DFFE(N1_tick_old_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--N1_tick_old3 is fe_testpulse:inst_fe_testpulse|tick_old3 at LC9_16_Y4
--operation mode is normal

N1_tick_old3_lut_out = N1_tick_old2;
N1_tick_old3 = DFFE(N1_tick_old3_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--N1_tick_old2 is fe_testpulse:inst_fe_testpulse|tick_old2 at LC10_16_Y4
--operation mode is normal

N1_tick_old2_lut_out = N1_tick_old1;
N1_tick_old2 = DFFE(N1_tick_old2_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--N1L6 is fe_testpulse:inst_fe_testpulse|i~48 at LC8_16_Y4
--operation mode is normal

N1L6 = N1_tick_old1 # N1_tick_old0 # N1_cnt_oo $ N1_cnt_o;


--M1_cntp[3] is fe_r2r:inst_fe_r2r|cntp[3] at LC6_2_N2
--operation mode is normal

M1_cntp[3]_lut_out = AB1_command_0_local[30] & (M1L63 # !M1L95Q & M1L04);
M1_cntp[3] = DFFE(M1_cntp[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1_cntp[2] is fe_r2r:inst_fe_r2r|cntp[2] at LC8_14_N2
--operation mode is normal

M1_cntp[2]_lut_out = AB1_command_0_local[30] & (M1L54 # !M1L95Q & M1L03);
M1_cntp[2] = DFFE(M1_cntp[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1_cntp[1] is fe_r2r:inst_fe_r2r|cntp[1] at LC5_3_N2
--operation mode is normal

M1_cntp[1]_lut_out = AB1_command_0_local[30] & (M1L64 # !M1L95Q & M1L13);
M1_cntp[1] = DFFE(M1_cntp[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1_cntp[0] is fe_r2r:inst_fe_r2r|cntp[0] at LC9_14_N2
--operation mode is normal

M1_cntp[0]_lut_out = AB1_command_0_local[30] & (M1L74 # !M1L95Q & M1L23);
M1_cntp[0] = DFFE(M1_cntp[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1_cntn[3] is fe_r2r:inst_fe_r2r|cntn[3] at LC7_4_N2
--operation mode is normal

M1_cntn[3]_lut_out = AB1_command_0_local[30] & (M1L73 # M1L16Q & M1L14);
M1_cntn[3] = DFFE(M1_cntn[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1_cntn[2] is fe_r2r:inst_fe_r2r|cntn[2] at LC10_5_N2
--operation mode is normal

M1_cntn[2]_lut_out = AB1_command_0_local[30] & (M1L94 # M1L16Q & M1L33);
M1_cntn[2] = DFFE(M1_cntn[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1_cntn[1] is fe_r2r:inst_fe_r2r|cntn[1] at LC7_1_N2
--operation mode is normal

M1_cntn[1]_lut_out = AB1_command_0_local[30] & (M1L05 # M1L16Q & M1L43);
M1_cntn[1] = DFFE(M1_cntn[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1_cntn[0] is fe_r2r:inst_fe_r2r|cntn[0] at LC5_5_N2
--operation mode is normal

M1_cntn[0]_lut_out = AB1_command_0_local[30] & (M1L15 # M1L53 & M1L16Q);
M1_cntn[0] = DFFE(M1_cntn[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--V1L32 is r2r:inst_r2r|i~211 at LC9_6_P3
--operation mode is normal

V1L32 = !V1_cnt[1] # !V1_cnt[4] # !V1_cnt[2] # !V1_cnt[3];


--V1L42 is r2r:inst_r2r|i~225 at LC10_6_P3
--operation mode is normal

V1L42 = V1_cnt[3] # V1_cnt[2] # V1_cnt[4] # V1_cnt[1];


--V1L72 is r2r:inst_r2r|i~241 at LC8_6_P3
--operation mode is normal

V1L72 = V1L32 & (V1L42 & !V1_cnt[0] # !V1_cnt[6]) # !V1L32 & V1L42 & !V1_cnt[0];


--V1_up is r2r:inst_r2r|up at LC3_4_P3
--operation mode is normal

V1_up_lut_out = !V1_up;
V1_up = DFFE(V1_up_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , V1L63);


--V1L62 is r2r:inst_r2r|i~240 at LC4_7_P3
--operation mode is normal

V1L62 = V1_cnt[6] & (V1_up # V1_cnt[0] & !V1_cnt[5]) # !V1_cnt[6] & V1_cnt[0] & !V1_cnt[5];


--V1L22 is r2r:inst_r2r|i~109 at LC6_6_P3
--operation mode is normal

V1L22 = V1L62 # V1L72 # !V1_up & V1_cnt[5];


--Y1_LEDdelay[2] is single_led:inst_single_led|LEDdelay[2] at LC8_4_B1
--operation mode is normal

Y1_LEDdelay[2]_lut_out = Y1_LEDdelay[1];
Y1_LEDdelay[2] = DFFE(Y1_LEDdelay[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--K1_coinc_down_high_delay[2] is coinc:inst_coinc|coinc_down_high_delay[2] at LC10_15_I1
--operation mode is normal

K1_coinc_down_high_delay[2]_lut_out = K1_coinc_down_high_delay[1];
K1_coinc_down_high_delay[2] = DFFE(K1_coinc_down_high_delay[2]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--K1L681 is coinc:inst_coinc|i~1121 at LC6_15_I1
--operation mode is normal

K1L681 = AB1_command_2_local[8] & !K1_coinc_down_high_delay[2];


--K1L871 is coinc:inst_coinc|i~5 at LC7_3_I1
--operation mode is normal

K1L871 = AB1_command_2_local[0] # AB1_command_2_local[1];


--K1L922Q is coinc:inst_coinc|state~9 at LC10_4_I1
--operation mode is normal

K1L922Q_lut_out = K1L132 # K1L871 & !K1L822Q & !K1_reduce_nor_22;
K1L922Q = DFFE(K1L922Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--K1_last_down_pol is coinc:inst_coinc|last_down_pol at LC9_13_I1
--operation mode is normal

K1_last_down_pol_lut_out = !K1_last_down_pol;
K1_last_down_pol = DFFE(K1_last_down_pol_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L091);


--K1_coinc_down_low_delay[2] is coinc:inst_coinc|coinc_down_low_delay[2] at LC7_15_I1
--operation mode is normal

K1_coinc_down_low_delay[2]_lut_out = K1_coinc_down_low_delay[1];
K1_coinc_down_low_delay[2] = DFFE(K1_coinc_down_low_delay[2]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--K1L481 is coinc:inst_coinc|i~645 at LC8_15_I1
--operation mode is normal

K1L481 = AB1_command_2_local[9] & (AB1_command_2_local[8] & !K1_coinc_down_high_delay[2] # !K1_coinc_down_low_delay[2]) # !AB1_command_2_local[9] & AB1_command_2_local[8] & !K1_coinc_down_high_delay[2];


--K1L032Q is coinc:inst_coinc|state~10 at LC9_4_I1
--operation mode is normal

K1L032Q_lut_out = K1_reduce_nor_96 & K1L032Q # !K1_reduce_nor_96 & (K1L871 & K1L922Q # !K1L871 & K1L032Q);
K1L032Q = DFFE(K1L032Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--K1L581 is coinc:inst_coinc|i~1120 at LC8_3_I1
--operation mode is normal

K1L581 = !K1L922Q & !K1L032Q;


--K1_last_down is coinc:inst_coinc|last_down at LC6_14_I1
--operation mode is normal

K1_last_down_lut_out = K1L181 $ (!K1L412 & K1L032Q & !K1L512);
K1_last_down = DFFE(K1_last_down_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1L181 is coinc:inst_coinc|i~331 at LC3_3_I1
--operation mode is normal

K1L181 = AB1_command_2_local[0] & K1_last_down # !AB1_command_2_local[1];


--K1_coinc_up_high_delay[2] is coinc:inst_coinc|coinc_up_high_delay[2] at LC3_9_C1
--operation mode is normal

K1_coinc_up_high_delay[2]_lut_out = K1_coinc_up_high_delay[1];
K1_coinc_up_high_delay[2] = DFFE(K1_coinc_up_high_delay[2]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--K1L781 is coinc:inst_coinc|i~1122 at LC10_9_C1
--operation mode is normal

K1L781 = AB1_command_2_local[10] & !K1_coinc_up_high_delay[2];


--K1_last_up_pol is coinc:inst_coinc|last_up_pol at LC7_5_I1
--operation mode is normal

K1_last_up_pol_lut_out = !K1_last_up_pol;
K1_last_up_pol = DFFE(K1_last_up_pol_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L291);


--K1L822Q is coinc:inst_coinc|state~8 at LC2_4_I1
--operation mode is normal

K1L822Q_lut_out = K1L381 & K1L822Q & (K1L581 # !K1L871) # !K1L381 & (K1L871 # K1L822Q);
K1L822Q = DFFE(K1L822Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--K1_coinc_up_low_delay[2] is coinc:inst_coinc|coinc_up_low_delay[2] at LC6_8_C1
--operation mode is normal

K1_coinc_up_low_delay[2]_lut_out = K1_coinc_up_low_delay[1];
K1_coinc_up_low_delay[2] = DFFE(K1_coinc_up_low_delay[2]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--K1L281 is coinc:inst_coinc|i~610 at LC7_9_C1
--operation mode is normal

K1L281 = AB1_command_2_local[11] & (AB1_command_2_local[10] & !K1_coinc_up_high_delay[2] # !K1_coinc_up_low_delay[2]) # !AB1_command_2_local[11] & AB1_command_2_local[10] & !K1_coinc_up_high_delay[2];


--B1_reduce_nor_10 is ahb_slave:ahb_slave_inst|reduce_nor_10 at LC9_6_J1
--operation mode is normal

B1_reduce_nor_10 = !SB1_MASTERHTRANS[0] & SB1_MASTERHTRANS[1];

--B1L7 is ahb_slave:ahb_slave_inst|reduce_nor_10~17 at LC9_6_J1
--operation mode is normal

B1L7 = !SB1_MASTERHTRANS[0] & SB1_MASTERHTRANS[1];


--B1L64 is ahb_slave:ahb_slave_inst|Select_575~16 at LC8_5_J1
--operation mode is normal

B1L64 = B1L1 & B1_reduce_nor_10 & !B1L25Q & B1_reduce_nor_4;


--B1L14 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~3 at LC9_5_J1
--operation mode is normal

B1L14 = B1L45Q & SB1_MASTERHTRANS[1];


--B1L13 is ahb_slave:ahb_slave_inst|Select_539_rtl_42_rtl_369~151 at LC6_3_J1
--operation mode is normal

B1L13 = !SB1_MASTERHBURST[1] & !SB1_MASTERHBURST[2] & SB1_MASTERHBURST[0];

--B1L33 is ahb_slave:ahb_slave_inst|Select_539_rtl_42_rtl_369~174 at LC6_3_J1
--operation mode is normal

B1L33 = !SB1_MASTERHBURST[1] & !SB1_MASTERHBURST[2] & SB1_MASTERHBURST[0];


--B1L54 is ahb_slave:ahb_slave_inst|Select_575~14 at LC8_3_J1
--operation mode is normal

B1L54 = B1L13 & B1L35Q & SB1_MASTERHTRANS[1];


--B1L94 is ahb_slave:ahb_slave_inst|Select_583~40 at LC5_4_J1
--operation mode is normal

B1L94 = SB1_MASTERHWRITE & (B1L14 # B1L54 # B1L64);


--B1L15 is ahb_slave:ahb_slave_inst|Select_583~385 at LC3_5_J1
--operation mode is normal

B1L15 = !B1L55Q & (SB1_MASTERHTRANS[1] # !B1L45Q);


--B1L84 is ahb_slave:ahb_slave_inst|Select_583~19 at LC5_5_J1
--operation mode is normal

B1L84 = !B1L25Q & (!B1_reduce_nor_4 # !B1_reduce_nor_10 # !B1L1);


--B1L05 is ahb_slave:ahb_slave_inst|Select_583~377 at LC9_4_J1
--operation mode is normal

B1L05 = !B1L84 & B1L15 & (B1L2 # !B1L35Q);


--B1L44 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~161 at LC10_2_J1
--operation mode is normal

B1L44 = B1L65Q # SB1_MASTERHTRANS[1] & B1L45Q;


--B1L24 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~30 at LC7_1_J1
--operation mode is normal

B1L24 = !B1L25Q & B1L1 & (B1L32Q # B1_reduce_nor_10);


--B1L34 is ahb_slave:ahb_slave_inst|Select_549_rtl_70~31 at LC5_2_J1
--operation mode is normal

B1L34 = B1L35Q & (B1L13 # SB1_MASTERHTRANS[0] & !SB1_MASTERHTRANS[1]);


--B1L74 is ahb_slave:ahb_slave_inst|Select_576~12 at LC10_4_J1
--operation mode is normal

B1L74 = B1L65Q # B1L14 # B1L54 # B1L64;


--B1L23 is ahb_slave:ahb_slave_inst|Select_539_rtl_42_rtl_369~153 at LC3_7_J1
--operation mode is normal

B1L23 = SB1_MASTERHTRANS[1] & (B1L45Q # B1L35Q & B1L13);


--B1L53 is ahb_slave:ahb_slave_inst|Select_543_rtl_44~96 at LC5_8_J1
--operation mode is normal

B1L53 = !B1L25Q & B1L1 & (SB1_MASTERHTRANS[0] # SB1_MASTERHTRANS[1]);


--B1L72 is ahb_slave:ahb_slave_inst|Select_536_rtl_40~234 at LC7_7_J1
--operation mode is normal

B1L72 = !B1L35Q & !B1L45Q;


--B1L82 is ahb_slave:ahb_slave_inst|Select_536_rtl_40~248 at LC1_6_J1
--operation mode is normal

B1L82 = B1L55Q # !B1_reduce_nor_4 & (!B1L72 # !B1L25Q);


--B1L62 is ahb_slave:ahb_slave_inst|Select_536_rtl_40~233 at LC10_7_J1
--operation mode is normal

B1L62 = !B1L25Q & B1L1;


--B1L52 is ahb_slave:ahb_slave_inst|Select_536_rtl_40~20 at LC6_8_J1
--operation mode is normal

B1L52 = B1L35Q & !B1L13 & (SB1_MASTERHTRANS[1] # !SB1_MASTERHTRANS[0]);


--B1L03 is ahb_slave:ahb_slave_inst|Select_539_rtl_42_rtl_369~121 at LC8_9_J1
--operation mode is normal

B1L03 = SB1_MASTERHTRANS[0] & !SB1_MASTERHTRANS[1] & (B1L35Q # B1L45Q);


--S1_data[0] is master_data_source:inst_master_data_source|data[0] at LC1_9_U2
--operation mode is normal

S1_data[0]_lut_out = !S1L211 & !S1L111 & S1L79;
S1_data[0] = DFFE(S1_data[0]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L79 is master_data_source:inst_master_data_source|i~420 at LC2_9_U2
--operation mode is normal

S1L79 = S1L1 & (SB1_SLAVEHREADYO # S1_data[0]) # !S1L1 & !SB1_SLAVEHREADYO & S1_data[0];


--S1_data[28] is master_data_source:inst_master_data_source|data[28] at LC7_13_U2
--operation mode is normal

S1_data[28]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L75 # !SB1_SLAVEHREADYO & S1_data[28]);
S1_data[28] = DFFE(S1_data[28]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[29] is master_data_source:inst_master_data_source|data[29] at LC2_10_U2
--operation mode is normal

S1_data[29]_lut_out = !S1L211 & !S1L111 & S1L95 & SB1_SLAVEHREADYO;
S1_data[29] = DFFE(S1_data[29]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[30] is master_data_source:inst_master_data_source|data[30] at LC10_5_U2
--operation mode is normal

S1_data[30]_lut_out = S1L16 & !S1L211 & !S1L111 & SB1_SLAVEHREADYO;
S1_data[30] = DFFE(S1_data[30]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[31] is master_data_source:inst_master_data_source|data[31] at LC6_3_U2
--operation mode is normal

S1_data[31]_lut_out = SB1_SLAVEHREADYO & !S1L211 & S1L36 & !S1L111;
S1_data[31] = DFFE(S1_data[31]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L501 is master_data_source:inst_master_data_source|LessThan_12~199 at LC9_4_U2
--operation mode is normal

S1L501 = S1_data[29] # S1_data[28] # S1_data[31] # S1_data[30];


--S1_data[24] is master_data_source:inst_master_data_source|data[24] at LC5_2_U2
--operation mode is normal

S1_data[24]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L94 # !SB1_SLAVEHREADYO & S1_data[24]);
S1_data[24] = DFFE(S1_data[24]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[25] is master_data_source:inst_master_data_source|data[25] at LC8_11_U2
--operation mode is normal

S1_data[25]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L15 # !SB1_SLAVEHREADYO & S1_data[25]);
S1_data[25] = DFFE(S1_data[25]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[26] is master_data_source:inst_master_data_source|data[26] at LC4_13_U2
--operation mode is normal

S1_data[26]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L35 # !SB1_SLAVEHREADYO & S1_data[26]);
S1_data[26] = DFFE(S1_data[26]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[27] is master_data_source:inst_master_data_source|data[27] at LC1_10_U2
--operation mode is normal

S1_data[27]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L55 # !SB1_SLAVEHREADYO & S1_data[27]);
S1_data[27] = DFFE(S1_data[27]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L601 is master_data_source:inst_master_data_source|LessThan_12~204 at LC10_16_U2
--operation mode is normal

S1L601 = S1_data[27] # S1_data[25] # S1_data[24] # S1_data[26];


--S1_data[20] is master_data_source:inst_master_data_source|data[20] at LC6_13_U2
--operation mode is normal

S1_data[20]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L14 # !SB1_SLAVEHREADYO & S1_data[20]);
S1_data[20] = DFFE(S1_data[20]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[21] is master_data_source:inst_master_data_source|data[21] at LC2_11_U2
--operation mode is normal

S1_data[21]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L34 # !SB1_SLAVEHREADYO & S1_data[21]);
S1_data[21] = DFFE(S1_data[21]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[22] is master_data_source:inst_master_data_source|data[22] at LC6_9_U2
--operation mode is normal

S1_data[22]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L54 # !SB1_SLAVEHREADYO & S1_data[22]);
S1_data[22] = DFFE(S1_data[22]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[23] is master_data_source:inst_master_data_source|data[23] at LC10_11_U2
--operation mode is normal

S1_data[23]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L74 # !SB1_SLAVEHREADYO & S1_data[23]);
S1_data[23] = DFFE(S1_data[23]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L701 is master_data_source:inst_master_data_source|LessThan_12~213 at LC2_15_U2
--operation mode is normal

S1L701 = S1_data[22] # S1_data[23] # S1_data[20] # S1_data[21];


--S1_data[16] is master_data_source:inst_master_data_source|data[16] at LC9_9_U2
--operation mode is normal

S1_data[16]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L33 # !SB1_SLAVEHREADYO & S1_data[16]);
S1_data[16] = DFFE(S1_data[16]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[17] is master_data_source:inst_master_data_source|data[17] at LC10_13_U2
--operation mode is normal

S1_data[17]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L53 # !SB1_SLAVEHREADYO & S1_data[17]);
S1_data[17] = DFFE(S1_data[17]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[18] is master_data_source:inst_master_data_source|data[18] at LC5_13_U2
--operation mode is normal

S1_data[18]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L73 # !SB1_SLAVEHREADYO & S1_data[18]);
S1_data[18] = DFFE(S1_data[18]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[19] is master_data_source:inst_master_data_source|data[19] at LC3_13_U2
--operation mode is normal

S1_data[19]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L93 # !SB1_SLAVEHREADYO & S1_data[19]);
S1_data[19] = DFFE(S1_data[19]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L801 is master_data_source:inst_master_data_source|LessThan_12~226 at LC8_13_U2
--operation mode is normal

S1L801 = S1_data[17] # S1_data[16] # S1_data[19] # S1_data[18];


--S1L111 is master_data_source:inst_master_data_source|LessThan_12~301 at LC8_15_U2
--operation mode is normal

S1L111 = S1L801 # S1L701 # S1L501 # S1L601;


--S1_data[14] is master_data_source:inst_master_data_source|data[14] at LC7_3_U2
--operation mode is normal

S1_data[14]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L92 # !SB1_SLAVEHREADYO & S1_data[14]);
S1_data[14] = DFFE(S1_data[14]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[15] is master_data_source:inst_master_data_source|data[15] at LC7_4_U2
--operation mode is normal

S1_data[15]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L13 # !SB1_SLAVEHREADYO & S1_data[15]);
S1_data[15] = DFFE(S1_data[15]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L011 is master_data_source:inst_master_data_source|LessThan_12~296 at LC1_3_U2
--operation mode is normal

S1L011 = S1_data[14] # S1_data[15];


--S1_data[9] is master_data_source:inst_master_data_source|data[9] at LC7_7_U2
--operation mode is normal

S1_data[9]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L91 # !SB1_SLAVEHREADYO & S1_data[9]);
S1_data[9] = DFFE(S1_data[9]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[8] is master_data_source:inst_master_data_source|data[8] at LC3_5_U2
--operation mode is normal

S1_data[8]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L71 # !SB1_SLAVEHREADYO & S1_data[8]);
S1_data[8] = DFFE(S1_data[8]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[10] is master_data_source:inst_master_data_source|data[10] at LC10_2_U2
--operation mode is normal

S1_data[10]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L12 # !SB1_SLAVEHREADYO & S1_data[10]);
S1_data[10] = DFFE(S1_data[10]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[11] is master_data_source:inst_master_data_source|data[11] at LC5_11_U2
--operation mode is normal

S1_data[11]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L32 # !SB1_SLAVEHREADYO & S1_data[11]);
S1_data[11] = DFFE(S1_data[11]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L901 is master_data_source:inst_master_data_source|LessThan_12~264 at LC3_4_U2
--operation mode is normal

S1L901 = S1_data[10] # S1_data[9] # S1_data[8] # S1_data[11];


--S1_data[12] is master_data_source:inst_master_data_source|data[12] at LC7_11_U2
--operation mode is normal

S1_data[12]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L52 # !SB1_SLAVEHREADYO & S1_data[12]);
S1_data[12] = DFFE(S1_data[12]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1_data[13] is master_data_source:inst_master_data_source|data[13] at LC9_11_U2
--operation mode is normal

S1_data[13]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L72 # !SB1_SLAVEHREADYO & S1_data[13]);
S1_data[13] = DFFE(S1_data[13]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L211 is master_data_source:inst_master_data_source|LessThan_12~306 at LC4_4_U2
--operation mode is normal

S1L211 = S1_data[12] # S1_data[13] # S1L011 # S1L901;


--S1_data[1] is master_data_source:inst_master_data_source|data[1] at LC3_9_U2
--operation mode is normal

S1_data[1]_lut_out = !S1L211 & !S1L111 & S1L89;
S1_data[1] = DFFE(S1_data[1]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L89 is master_data_source:inst_master_data_source|i~427 at LC10_9_U2
--operation mode is normal

S1L89 = S1L3 & (SB1_SLAVEHREADYO # S1_data[1]) # !S1L3 & !SB1_SLAVEHREADYO & S1_data[1];


--S1_data[2] is master_data_source:inst_master_data_source|data[2] at LC8_3_U2
--operation mode is normal

S1_data[2]_lut_out = !S1L211 & !S1L111 & S1L99;
S1_data[2] = DFFE(S1_data[2]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L99 is master_data_source:inst_master_data_source|i~434 at LC3_3_U2
--operation mode is normal

S1L99 = S1L5 & (S1_data[2] # SB1_SLAVEHREADYO) # !S1L5 & S1_data[2] & !SB1_SLAVEHREADYO;


--S1_data[3] is master_data_source:inst_master_data_source|data[3] at LC8_4_U2
--operation mode is normal

S1_data[3]_lut_out = !S1L111 & !S1L211 & S1L001;
S1_data[3] = DFFE(S1_data[3]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L001 is master_data_source:inst_master_data_source|i~441 at LC6_4_U2
--operation mode is normal

S1L001 = S1_data[3] & (S1L7 # !SB1_SLAVEHREADYO) # !S1_data[3] & S1L7 & SB1_SLAVEHREADYO;


--S1_data[4] is master_data_source:inst_master_data_source|data[4] at LC6_5_U2
--operation mode is normal

S1_data[4]_lut_out = !S1L211 & !S1L111 & S1L101;
S1_data[4] = DFFE(S1_data[4]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L101 is master_data_source:inst_master_data_source|i~448 at LC7_6_U2
--operation mode is normal

S1L101 = S1L9 & (S1_data[4] # SB1_SLAVEHREADYO) # !S1L9 & S1_data[4] & !SB1_SLAVEHREADYO;


--S1_data[5] is master_data_source:inst_master_data_source|data[5] at LC8_7_U2
--operation mode is normal

S1_data[5]_lut_out = !S1L211 & !S1L111 & S1L201;
S1_data[5] = DFFE(S1_data[5]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L201 is master_data_source:inst_master_data_source|i~455 at LC3_7_U2
--operation mode is normal

S1L201 = S1L11 & (S1_data[5] # SB1_SLAVEHREADYO) # !S1L11 & S1_data[5] & !SB1_SLAVEHREADYO;


--S1_data[6] is master_data_source:inst_master_data_source|data[6] at LC6_7_U2
--operation mode is normal

S1_data[6]_lut_out = !S1L211 & !S1L111 & S1L301;
S1_data[6] = DFFE(S1_data[6]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L301 is master_data_source:inst_master_data_source|i~462 at LC5_7_U2
--operation mode is normal

S1L301 = S1L31 & (S1_data[6] # SB1_SLAVEHREADYO) # !S1L31 & S1_data[6] & !SB1_SLAVEHREADYO;


--S1_data[7] is master_data_source:inst_master_data_source|data[7] at LC2_3_U2
--operation mode is normal

S1_data[7]_lut_out = !S1L401 & (SB1_SLAVEHREADYO & S1L51 # !SB1_SLAVEHREADYO & S1_data[7]);
S1_data[7] = DFFE(S1_data[7]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--S1L401 is master_data_source:inst_master_data_source|LessThan_12~127 at LC10_3_U2
--operation mode is normal

S1L401 = S1L211 # S1L111;


--AB1L912 is slaveregister:slaveregister_inst|i~1079 at LC9_3_J1
--operation mode is normal

AB1L912 = B1L32Q & !B1L02Q & B1L42Q;


--AB1L212 is slaveregister:slaveregister_inst|i~564 at LC7_6_E1
--operation mode is normal

AB1L212 = B1L91Q & !B1L81Q & B1L71Q & AB1L912;


--EB2L49Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0 at LC3_14_J1
--operation mode is normal

EB2L49Q_lut_out = ATWD1_D[0];
EB2L49Q = DFFE(EB2L49Q_lut_out, GLOBAL(MB1_outclock1), , , EB2L39);


--EB2L79Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0 at LC2_6_J1
--operation mode is normal

EB2L79Q_lut_out = ATWD1_D[3];
EB2L79Q = DFFE(EB2L79Q_lut_out, GLOBAL(MB1_outclock1), , , EB2L39);


--EB2L69Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0 at LC6_14_J1
--operation mode is normal

EB2L69Q_lut_out = ATWD1_D[2];
EB2L69Q = DFFE(EB2L69Q_lut_out, GLOBAL(MB1_outclock1), , , EB2L39);


--EB2L59Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0 at LC6_15_J1
--operation mode is normal

EB2L59Q_lut_out = ATWD1_D[1];
EB2L59Q = DFFE(EB2L59Q_lut_out, GLOBAL(MB1_outclock1), , , EB2L39);


--EB2L99Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0 at LC5_14_J1
--operation mode is normal

EB2L99Q_lut_out = ATWD1_D[5];
EB2L99Q = DFFE(EB2L99Q_lut_out, GLOBAL(MB1_outclock1), , , EB2L39);


--EB2L89Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0 at LC7_6_J1
--operation mode is normal

EB2L89Q_lut_out = ATWD1_D[4];
EB2L89Q = DFFE(EB2L89Q_lut_out, GLOBAL(MB1_outclock1), , , EB2L39);


--EB2L201Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0 at LC7_14_J1
--operation mode is normal

EB2L201Q_lut_out = ATWD1_D[8];
EB2L201Q = DFFE(EB2L201Q_lut_out, GLOBAL(MB1_outclock1), , , EB2L39);


--EB2L301Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0 at LC8_14_J1
--operation mode is normal

EB2L301Q_lut_out = ATWD1_D[9];
EB2L301Q = DFFE(EB2L301Q_lut_out, GLOBAL(MB1_outclock1), , , EB2L39);


--EB2L101Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0 at LC4_14_J1
--operation mode is normal

EB2L101Q_lut_out = ATWD1_D[7];
EB2L101Q = DFFE(EB2L101Q_lut_out, GLOBAL(MB1_outclock1), , , EB2L39);


--EB2L001Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0 at LC10_14_J1
--operation mode is normal

EB2L001Q_lut_out = ATWD1_D[6];
EB2L001Q = DFFE(EB2L001Q_lut_out, GLOBAL(MB1_outclock1), , , EB2L39);


--HB2_bin_sig[6] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[6] at LC6_13_J1
--operation mode is normal

HB2_bin_sig[6] = EB2L301Q $ EB2L201Q $ EB2L001Q $ EB2L101Q;


--HB2_bin_sig[4] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[4] at LC3_4_M1
--operation mode is normal

HB2_bin_sig[4] = EB2L99Q $ HB2_bin_sig[6] $ EB2L89Q;


--HB2_bin_sig[1] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[1] at LC6_4_M1
--operation mode is normal

HB2_bin_sig[1] = EB2L79Q $ EB2L69Q $ EB2L59Q $ HB2_bin_sig[4];


--C2L1 is atwd:atwd1|data_sig[0]~8 at LC3_12_M1
--operation mode is normal

C2L1 = AB1L212 & SB1_MASTERHWDATA[0] # !AB1L212 & (EB2L49Q $ HB2_bin_sig[1]);


--EB2L401Q is atwd:atwd1|atwd_readout:inst_atwd_readout|data_valid~reg0 at LC5_10_W1
--operation mode is normal

EB2L401Q_lut_out = EB2L771Q # EB2L401Q & (EB2L671Q # !EB2L051);
EB2L401Q = DFFE(EB2L401Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--A1L914 is rtl~15198 at LC4_10_J1
--operation mode is normal

A1L914 = !B1L81Q & B1L91Q;


--A1L522 is rtl~12 at LC7_8_C1
--operation mode is normal

A1L522 = EB2L401Q # AB1L912 & A1L914 & B1L71Q;


--EB2_addr_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[0] at LC8_11_W1
--operation mode is normal

EB2_addr_cnt[0]_lut_out = EB2L271 # EB2L66 & EB2L671Q;
EB2_addr_cnt[0] = DFFE(EB2_addr_cnt[0]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--AB1L712 is slaveregister:slaveregister_inst|i~1063 at LC4_9_J1
--operation mode is normal

AB1L712 = !B1L02Q & B1L42Q & B1L32Q & A1L914;


--C2L71 is atwd:atwd1|wraddress_sig[0]~2 at LC5_15_J1
--operation mode is normal

C2L71 = AB1L712 & (B1L71Q & B1L8Q # !B1L71Q & EB2_addr_cnt[0]) # !AB1L712 & EB2_addr_cnt[0];


--EB2_addr_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[1] at LC6_13_W1
--operation mode is normal

EB2_addr_cnt[1]_lut_out = EB2L071 # EB2L671Q & EB2L86;
EB2_addr_cnt[1] = DFFE(EB2_addr_cnt[1]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C2L81 is atwd:atwd1|wraddress_sig[1]~5 at LC9_16_J1
--operation mode is normal

C2L81 = B1L71Q & (AB1L712 & B1L9Q # !AB1L712 & EB2_addr_cnt[1]) # !B1L71Q & EB2_addr_cnt[1];


--EB2_addr_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[2] at LC10_13_W1
--operation mode is normal

EB2_addr_cnt[2]_lut_out = EB2L861 # EB2L671Q & EB2L07;
EB2_addr_cnt[2] = DFFE(EB2_addr_cnt[2]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C2L91 is atwd:atwd1|wraddress_sig[2]~8 at LC7_8_J1
--operation mode is normal

C2L91 = AB1L712 & (B1L71Q & B1L01Q # !B1L71Q & EB2_addr_cnt[2]) # !AB1L712 & EB2_addr_cnt[2];


--EB2_addr_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[3] at LC6_15_W1
--operation mode is normal

EB2_addr_cnt[3]_lut_out = EB2L661 # EB2L671Q & EB2L27;
EB2_addr_cnt[3] = DFFE(EB2_addr_cnt[3]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C2L02 is atwd:atwd1|wraddress_sig[3]~11 at LC5_16_J1
--operation mode is normal

C2L02 = B1L71Q & (AB1L712 & B1L11Q # !AB1L712 & EB2_addr_cnt[3]) # !B1L71Q & EB2_addr_cnt[3];


--EB2_addr_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[4] at LC8_15_W1
--operation mode is normal

EB2_addr_cnt[4]_lut_out = EB2L461 # EB2L671Q & EB2L47;
EB2_addr_cnt[4] = DFFE(EB2_addr_cnt[4]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C2L12 is atwd:atwd1|wraddress_sig[4]~14 at LC3_16_G1
--operation mode is normal

C2L12 = B1L71Q & (AB1L712 & B1L21Q # !AB1L712 & EB2_addr_cnt[4]) # !B1L71Q & EB2_addr_cnt[4];


--B1L31Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0 at LC8_16_J1
--operation mode is normal

B1L31Q_lut_out = SB1_MASTERHADDR[7] & (B1L74 # B1L31Q & !B1L05) # !SB1_MASTERHADDR[7] & B1L31Q & !B1L05;
B1L31Q = DFFE(B1L31Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--EB2_addr_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[5] at LC10_15_W1
--operation mode is normal

EB2_addr_cnt[5]_lut_out = EB2L261 # EB2L671Q & EB2L67;
EB2_addr_cnt[5] = DFFE(EB2_addr_cnt[5]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C2L22 is atwd:atwd1|wraddress_sig[5]~17 at LC3_16_M1
--operation mode is normal

C2L22 = AB1L712 & (B1L71Q & B1L31Q # !B1L71Q & EB2_addr_cnt[5]) # !AB1L712 & EB2_addr_cnt[5];


--B1L41Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0 at LC10_10_J1
--operation mode is normal

B1L41Q_lut_out = SB1_MASTERHADDR[8] & (B1L74 # !B1L05 & B1L41Q) # !SB1_MASTERHADDR[8] & !B1L05 & B1L41Q;
B1L41Q = DFFE(B1L41Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--EB2_addr_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[6] at LC7_15_W1
--operation mode is normal

EB2_addr_cnt[6]_lut_out = EB2L061 # EB2L671Q & EB2L87;
EB2_addr_cnt[6] = DFFE(EB2_addr_cnt[6]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C2L32 is atwd:atwd1|wraddress_sig[6]~20 at LC9_10_J1
--operation mode is normal

C2L32 = AB1L712 & (B1L71Q & B1L41Q # !B1L71Q & EB2_addr_cnt[6]) # !AB1L712 & EB2_addr_cnt[6];


--B1L51Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0 at LC5_9_J1
--operation mode is normal

B1L51Q_lut_out = B1L51Q & (B1L74 & SB1_MASTERHADDR[9] # !B1L05) # !B1L51Q & B1L74 & SB1_MASTERHADDR[9];
B1L51Q = DFFE(B1L51Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--EB2_addr_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[7] at LC5_15_W1
--operation mode is normal

EB2_addr_cnt[7]_lut_out = EB2L851 # EB2L671Q & EB2L08;
EB2_addr_cnt[7] = DFFE(EB2_addr_cnt[7]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C2L42 is atwd:atwd1|wraddress_sig[7]~23 at LC9_14_J1
--operation mode is normal

C2L42 = B1L71Q & (AB1L712 & B1L51Q # !AB1L712 & EB2_addr_cnt[7]) # !B1L71Q & EB2_addr_cnt[7];


--B1L61Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0 at LC6_11_J1
--operation mode is normal

B1L61Q_lut_out = SB1_MASTERHADDR[10] & (B1L74 # B1L61Q & !B1L05) # !SB1_MASTERHADDR[10] & B1L61Q & !B1L05;
B1L61Q = DFFE(B1L61Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--EB2_addr_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[8] at LC9_15_W1
--operation mode is normal

EB2_addr_cnt[8]_lut_out = EB2L651 # EB2L671Q & EB2L28;
EB2_addr_cnt[8] = DFFE(EB2_addr_cnt[8]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C2L52 is atwd:atwd1|wraddress_sig[8]~26 at LC5_16_M1
--operation mode is normal

C2L52 = AB1L712 & (B1L71Q & B1L61Q # !B1L71Q & EB2_addr_cnt[8]) # !AB1L712 & EB2_addr_cnt[8];


--AB1L112 is slaveregister:slaveregister_inst|i~561 at LC8_6_E1
--operation mode is normal

AB1L112 = B1L91Q & !B1L81Q & !B1L71Q & AB1L912;


--EB1L49Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0 at LC4_5_E1
--operation mode is normal

EB1L49Q_lut_out = ATWD0_D[0];
EB1L49Q = DFFE(EB1L49Q_lut_out, GLOBAL(MB1_outclock1), , , EB1L39);


--EB1L79Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0 at LC10_5_E1
--operation mode is normal

EB1L79Q_lut_out = ATWD0_D[3];
EB1L79Q = DFFE(EB1L79Q_lut_out, GLOBAL(MB1_outclock1), , , EB1L39);


--EB1L69Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0 at LC7_5_E1
--operation mode is normal

EB1L69Q_lut_out = ATWD0_D[2];
EB1L69Q = DFFE(EB1L69Q_lut_out, GLOBAL(MB1_outclock1), , , EB1L39);


--EB1L59Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0 at LC8_5_E1
--operation mode is normal

EB1L59Q_lut_out = ATWD0_D[1];
EB1L59Q = DFFE(EB1L59Q_lut_out, GLOBAL(MB1_outclock1), , , EB1L39);


--EB1L99Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0 at LC6_4_E1
--operation mode is normal

EB1L99Q_lut_out = ATWD0_D[5];
EB1L99Q = DFFE(EB1L99Q_lut_out, GLOBAL(MB1_outclock1), , , EB1L39);


--EB1L89Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0 at LC5_5_E1
--operation mode is normal

EB1L89Q_lut_out = ATWD0_D[4];
EB1L89Q = DFFE(EB1L89Q_lut_out, GLOBAL(MB1_outclock1), , , EB1L39);


--EB1L201Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0 at LC7_4_E1
--operation mode is normal

EB1L201Q_lut_out = ATWD0_D[8];
EB1L201Q = DFFE(EB1L201Q_lut_out, GLOBAL(MB1_outclock1), , , EB1L39);


--EB1L301Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0 at LC9_5_E1
--operation mode is normal

EB1L301Q_lut_out = ATWD0_D[9];
EB1L301Q = DFFE(EB1L301Q_lut_out, GLOBAL(MB1_outclock1), , , EB1L39);


--EB1L101Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0 at LC2_5_E1
--operation mode is normal

EB1L101Q_lut_out = ATWD0_D[7];
EB1L101Q = DFFE(EB1L101Q_lut_out, GLOBAL(MB1_outclock1), , , EB1L39);


--EB1L001Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0 at LC3_4_E1
--operation mode is normal

EB1L001Q_lut_out = ATWD0_D[6];
EB1L001Q = DFFE(EB1L001Q_lut_out, GLOBAL(MB1_outclock1), , , EB1L39);


--HB1_bin_sig[6] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[6] at LC5_4_E1
--operation mode is normal

HB1_bin_sig[6] = EB1L001Q $ EB1L101Q $ EB1L201Q $ EB1L301Q;


--HB1_bin_sig[4] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[4] at LC6_9_E1
--operation mode is normal

HB1_bin_sig[4] = EB1L99Q $ EB1L89Q $ HB1_bin_sig[6];


--HB1_bin_sig[1] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[1] at LC10_8_E1
--operation mode is normal

HB1_bin_sig[1] = EB1L69Q $ EB1L79Q $ EB1L59Q $ HB1_bin_sig[4];


--C1L1 is atwd:atwd0|data_sig[0]~8 at LC4_6_E1
--operation mode is normal

C1L1 = AB1L112 & SB1_MASTERHWDATA[0] # !AB1L112 & (EB1L49Q $ HB1_bin_sig[1]);


--EB1L401Q is atwd:atwd0|atwd_readout:inst_atwd_readout|data_valid~reg0 at LC8_14_H1
--operation mode is normal

EB1L401Q_lut_out = EB1L771Q # EB1L401Q & (EB1L671Q # !EB1L051);
EB1L401Q = DFFE(EB1L401Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--A1L422 is rtl~11 at LC10_13_H1
--operation mode is normal

A1L422 = EB1L401Q # AB1L912 & !B1L71Q & A1L914;


--EB1_addr_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[0] at LC8_14_E1
--operation mode is normal

EB1_addr_cnt[0]_lut_out = EB1L271 # EB1L66 & EB1L671Q;
EB1_addr_cnt[0] = DFFE(EB1_addr_cnt[0]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C1L71 is atwd:atwd0|wraddress_sig[0]~2 at LC9_14_E1
--operation mode is normal

C1L71 = B1L71Q & EB1_addr_cnt[0] # !B1L71Q & (AB1L712 & B1L8Q # !AB1L712 & EB1_addr_cnt[0]);


--EB1_addr_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[1] at LC5_7_E1
--operation mode is normal

EB1_addr_cnt[1]_lut_out = EB1L071 # EB1L86 & EB1L671Q;
EB1_addr_cnt[1] = DFFE(EB1_addr_cnt[1]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C1L81 is atwd:atwd0|wraddress_sig[1]~5 at LC8_16_E1
--operation mode is normal

C1L81 = AB1L712 & (B1L71Q & EB1_addr_cnt[1] # !B1L71Q & B1L9Q) # !AB1L712 & EB1_addr_cnt[1];


--EB1_addr_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[2] at LC7_10_H1
--operation mode is normal

EB1_addr_cnt[2]_lut_out = EB1L861 # EB1L07 & EB1L671Q;
EB1_addr_cnt[2] = DFFE(EB1_addr_cnt[2]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C1L91 is atwd:atwd0|wraddress_sig[2]~8 at LC5_16_H1
--operation mode is normal

C1L91 = AB1L712 & (B1L71Q & EB1_addr_cnt[2] # !B1L71Q & B1L01Q) # !AB1L712 & EB1_addr_cnt[2];


--EB1_addr_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[3] at LC7_7_E1
--operation mode is normal

EB1_addr_cnt[3]_lut_out = EB1L661 # EB1L27 & EB1L671Q;
EB1_addr_cnt[3] = DFFE(EB1_addr_cnt[3]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C1L02 is atwd:atwd0|wraddress_sig[3]~11 at LC6_13_E1
--operation mode is normal

C1L02 = AB1L712 & (B1L71Q & EB1_addr_cnt[3] # !B1L71Q & B1L11Q) # !AB1L712 & EB1_addr_cnt[3];


--EB1_addr_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[4] at LC7_14_E1
--operation mode is normal

EB1_addr_cnt[4]_lut_out = EB1L461 # EB1L671Q & EB1L47;
EB1_addr_cnt[4] = DFFE(EB1_addr_cnt[4]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C1L12 is atwd:atwd0|wraddress_sig[4]~14 at LC9_13_E1
--operation mode is normal

C1L12 = AB1L712 & (B1L71Q & EB1_addr_cnt[4] # !B1L71Q & B1L21Q) # !AB1L712 & EB1_addr_cnt[4];


--EB1_addr_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[5] at LC10_14_H1
--operation mode is normal

EB1_addr_cnt[5]_lut_out = EB1L261 # EB1L67 & EB1L671Q;
EB1_addr_cnt[5] = DFFE(EB1_addr_cnt[5]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C1L22 is atwd:atwd0|wraddress_sig[5]~17 at LC9_16_H1
--operation mode is normal

C1L22 = B1L71Q & EB1_addr_cnt[5] # !B1L71Q & (AB1L712 & B1L31Q # !AB1L712 & EB1_addr_cnt[5]);


--EB1_addr_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[6] at LC6_16_E1
--operation mode is normal

EB1_addr_cnt[6]_lut_out = EB1L061 # EB1L671Q & EB1L87;
EB1_addr_cnt[6] = DFFE(EB1_addr_cnt[6]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C1L32 is atwd:atwd0|wraddress_sig[6]~20 at LC7_16_E1
--operation mode is normal

C1L32 = AB1L712 & (B1L71Q & EB1_addr_cnt[6] # !B1L71Q & B1L41Q) # !AB1L712 & EB1_addr_cnt[6];


--EB1_addr_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[7] at LC2_16_E1
--operation mode is normal

EB1_addr_cnt[7]_lut_out = EB1L851 # EB1L671Q & EB1L08;
EB1_addr_cnt[7] = DFFE(EB1_addr_cnt[7]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C1L42 is atwd:atwd0|wraddress_sig[7]~23 at LC1_16_E1
--operation mode is normal

C1L42 = AB1L712 & (B1L71Q & EB1_addr_cnt[7] # !B1L71Q & B1L51Q) # !AB1L712 & EB1_addr_cnt[7];


--EB1_addr_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[8] at LC1_15_E1
--operation mode is normal

EB1_addr_cnt[8]_lut_out = EB1L651 # EB1L671Q & EB1L28;
EB1_addr_cnt[8] = DFFE(EB1_addr_cnt[8]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--C1L52 is atwd:atwd0|wraddress_sig[8]~26 at LC4_16_E1
--operation mode is normal

C1L52 = B1L71Q & EB1_addr_cnt[8] # !B1L71Q & (AB1L712 & B1L61Q # !AB1L712 & EB1_addr_cnt[8]);


--L1_COM_AD_D_int[0] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[0] at LC5_13_E1
--operation mode is normal

L1_COM_AD_D_int[0]_lut_out = COM_AD_D[0];
L1_COM_AD_D_int[0] = DFFE(L1_COM_AD_D_int[0]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--AB1L612 is slaveregister:slaveregister_inst|i~1062 at LC9_2_J1
--operation mode is normal

AB1L612 = !B1L91Q & AB1L912 & B1L81Q;


--L1L31 is com_adc_rc:inst_com_ADC_RC|data_sig[0]~7 at LC10_12_E1
--operation mode is normal

L1L31 = AB1L612 & (B1L71Q & L1_COM_AD_D_int[0] # !B1L71Q & SB1_MASTERHWDATA[0]) # !AB1L612 & L1_COM_AD_D_int[0];


--L1_wren is com_adc_rc:inst_com_ADC_RC|wren at LC3_8_E1
--operation mode is normal

L1_wren_lut_out = AB1_command_1_local[4] & !L1_MEM_write_addr[9];
L1_wren = DFFE(L1_wren_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--A1L222 is rtl~9 at LC5_8_E1
--operation mode is normal

A1L222 = L1_wren # AB1L5 & !B1L71Q & B1L81Q;


--L1_wraddress[0] is com_adc_rc:inst_com_ADC_RC|wraddress[0] at LC2_14_D1
--operation mode is normal

L1_wraddress[0]_lut_out = L1_MEM_write_addr[0];
L1_wraddress[0] = DFFE(L1_wraddress[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , L1L92);


--L1L06 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[0]~2 at LC7_6_D1
--operation mode is normal

L1L06 = B1L71Q & L1_wraddress[0] # !B1L71Q & (AB1L612 & B1L8Q # !AB1L612 & L1_wraddress[0]);


--L1_wraddress[1] is com_adc_rc:inst_com_ADC_RC|wraddress[1] at LC5_15_D1
--operation mode is normal

L1_wraddress[1]_lut_out = L1_MEM_write_addr[1];
L1_wraddress[1] = DFFE(L1_wraddress[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , L1L92);


--L1L16 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[1]~5 at LC5_14_D1
--operation mode is normal

L1L16 = AB1L612 & (B1L71Q & L1_wraddress[1] # !B1L71Q & B1L9Q) # !AB1L612 & L1_wraddress[1];


--L1_wraddress[2] is com_adc_rc:inst_com_ADC_RC|wraddress[2] at LC8_15_D1
--operation mode is normal

L1_wraddress[2]_lut_out = L1_MEM_write_addr[2];
L1_wraddress[2] = DFFE(L1_wraddress[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , L1L92);


--L1L26 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[2]~8 at LC5_11_D1
--operation mode is normal

L1L26 = B1L71Q & L1_wraddress[2] # !B1L71Q & (AB1L612 & B1L01Q # !AB1L612 & L1_wraddress[2]);


--L1_wraddress[3] is com_adc_rc:inst_com_ADC_RC|wraddress[3] at LC2_1_D1
--operation mode is normal

L1_wraddress[3]_lut_out = L1_MEM_write_addr[3];
L1_wraddress[3] = DFFE(L1_wraddress[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , L1L92);


--L1L36 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[3]~11 at LC5_1_D1
--operation mode is normal

L1L36 = AB1L612 & (B1L71Q & L1_wraddress[3] # !B1L71Q & B1L11Q) # !AB1L612 & L1_wraddress[3];


--L1_wraddress[4] is com_adc_rc:inst_com_ADC_RC|wraddress[4] at LC8_1_D1
--operation mode is normal

L1_wraddress[4]_lut_out = L1_MEM_write_addr[4];
L1_wraddress[4] = DFFE(L1_wraddress[4]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , L1L92);


--L1L46 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[4]~14 at LC6_2_D1
--operation mode is normal

L1L46 = AB1L612 & (B1L71Q & L1_wraddress[4] # !B1L71Q & B1L21Q) # !AB1L612 & L1_wraddress[4];


--L1_wraddress[5] is com_adc_rc:inst_com_ADC_RC|wraddress[5] at LC7_1_D1
--operation mode is normal

L1_wraddress[5]_lut_out = L1_MEM_write_addr[5];
L1_wraddress[5] = DFFE(L1_wraddress[5]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , L1L92);


--L1L56 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[5]~17 at LC1_2_D1
--operation mode is normal

L1L56 = AB1L612 & (B1L71Q & L1_wraddress[5] # !B1L71Q & B1L31Q) # !AB1L612 & L1_wraddress[5];


--L1_wraddress[6] is com_adc_rc:inst_com_ADC_RC|wraddress[6] at LC6_15_D1
--operation mode is normal

L1_wraddress[6]_lut_out = L1_MEM_write_addr[6];
L1_wraddress[6] = DFFE(L1_wraddress[6]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , L1L92);


--L1L66 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[6]~20 at LC10_14_D1
--operation mode is normal

L1L66 = B1L71Q & L1_wraddress[6] # !B1L71Q & (AB1L612 & B1L41Q # !AB1L612 & L1_wraddress[6]);


--L1_wraddress[7] is com_adc_rc:inst_com_ADC_RC|wraddress[7] at LC4_15_D1
--operation mode is normal

L1_wraddress[7]_lut_out = L1_MEM_write_addr[7];
L1_wraddress[7] = DFFE(L1_wraddress[7]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , L1L92);


--L1L76 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[7]~23 at LC9_14_D1
--operation mode is normal

L1L76 = B1L71Q & L1_wraddress[7] # !B1L71Q & (AB1L612 & B1L51Q # !AB1L612 & L1_wraddress[7]);


--L1_wraddress[8] is com_adc_rc:inst_com_ADC_RC|wraddress[8] at LC10_15_D1
--operation mode is normal

L1_wraddress[8]_lut_out = L1_MEM_write_addr[8];
L1_wraddress[8] = DFFE(L1_wraddress[8]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , L1L92);


--L1L86 is com_adc_rc:inst_com_ADC_RC|wraddress_sig[8]~26 at LC4_14_D1
--operation mode is normal

L1L86 = B1L71Q & L1_wraddress[8] # !B1L71Q & (AB1L612 & B1L61Q # !AB1L612 & L1_wraddress[8]);


--AB1L181 is slaveregister:slaveregister_inst|command_4_local[3]~82 at LC2_9_D1
--operation mode is normal

AB1L181 = B1L21Q & !B1L01Q & B1L11Q & !B1L9Q;


--AB1L081 is slaveregister:slaveregister_inst|command_4_local[3]~32 at LC5_9_D1
--operation mode is normal

AB1L081 = AB1L5 & !B1L8Q & AB1L181 & AB1L6;


--AB1L3 is slaveregister:slaveregister_inst|com_ctrl_local[0]~32 at LC7_9_D1
--operation mode is normal

AB1L3 = B1L11Q & B1L01Q & AB1L4 & !B1L9Q;


--R1L901 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~102 at LC3_10_O2
--operation mode is normal

R1L901 = R1_cnt100ms[1] # R1_cnt100ms[2] # R1_cnt100ms[3] # R1_cnt100ms[0];


--R1L011 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~107 at LC4_10_O2
--operation mode is normal

R1L011 = R1_cnt100ms[5] # R1_cnt100ms[6] # R1_cnt100ms[4] # !R1_cnt100ms[7];


--R1L111 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~116 at LC4_11_O2
--operation mode is normal

R1L111 = R1_cnt100ms[9] # R1_cnt100ms[11] # R1_cnt100ms[8] # !R1_cnt100ms[10];


--R1L211 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~129 at LC1_11_O2
--operation mode is normal

R1L211 = R1_cnt100ms[14] # R1_cnt100ms[13] # R1_cnt100ms[12] # !R1_cnt100ms[15];


--R1L711 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~270 at LC2_10_O2
--operation mode is normal

R1L711 = R1L901 # R1L211 # R1L011 # R1L111;


--R1L311 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~146 at LC10_13_O2
--operation mode is normal

R1L311 = R1_cnt100ms[16] # !R1_cnt100ms[19] # !R1_cnt100ms[17] # !R1_cnt100ms[18];


--R1L411 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~167 at LC5_13_O2
--operation mode is normal

R1L411 = R1_cnt100ms[22] # R1_cnt100ms[21] # R1_cnt100ms[23] # !R1_cnt100ms[20];


--R1L511 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~192 at LC3_15_O2
--operation mode is normal

R1L511 = R1_cnt100ms[25] # R1_cnt100ms[27] # R1_cnt100ms[24] # R1_cnt100ms[26];


--R1L611 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~221 at LC5_15_O2
--operation mode is normal

R1L611 = R1_cnt100ms[30] # R1_cnt100ms[29] # R1_cnt100ms[31] # R1_cnt100ms[28];


--R1L811 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3~275 at LC6_13_O2
--operation mode is normal

R1L811 = R1L411 # R1L511 # R1L611 # R1L311;


--R1L67 is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~19 at LC7_11_O2
--operation mode is normal

R1L67 = !W1L4Q & !R1L711 & !R1L811;


--AB1L341 is slaveregister:slaveregister_inst|command_3_local[0]~32 at LC9_11_B1
--operation mode is normal

AB1L341 = B1L9Q & B1L11Q & !B1L01Q & AB1L4;


--Q1L901 is hit_counter:inst_hit_counter|reduce_nor_3~102 at LC3_7_K1
--operation mode is normal

Q1L901 = Q1_cnt100ms[1] # Q1_cnt100ms[2] # Q1_cnt100ms[3] # Q1_cnt100ms[0];


--Q1L011 is hit_counter:inst_hit_counter|reduce_nor_3~107 at LC3_8_K1
--operation mode is normal

Q1L011 = Q1_cnt100ms[5] # Q1_cnt100ms[4] # Q1_cnt100ms[6] # !Q1_cnt100ms[7];


--Q1L111 is hit_counter:inst_hit_counter|reduce_nor_3~116 at LC9_8_K1
--operation mode is normal

Q1L111 = Q1_cnt100ms[11] # Q1_cnt100ms[8] # Q1_cnt100ms[9] # !Q1_cnt100ms[10];


--Q1L211 is hit_counter:inst_hit_counter|reduce_nor_3~129 at LC7_8_K1
--operation mode is normal

Q1L211 = Q1_cnt100ms[14] # Q1_cnt100ms[12] # Q1_cnt100ms[13] # !Q1_cnt100ms[15];


--Q1L711 is hit_counter:inst_hit_counter|reduce_nor_3~270 at LC5_8_K1
--operation mode is normal

Q1L711 = Q1L111 # Q1L211 # Q1L901 # Q1L011;


--Q1L311 is hit_counter:inst_hit_counter|reduce_nor_3~146 at LC9_12_K1
--operation mode is normal

Q1L311 = Q1_cnt100ms[16] # !Q1_cnt100ms[17] # !Q1_cnt100ms[19] # !Q1_cnt100ms[18];


--Q1L411 is hit_counter:inst_hit_counter|reduce_nor_3~167 at LC2_12_K1
--operation mode is normal

Q1L411 = Q1_cnt100ms[22] # Q1_cnt100ms[21] # Q1_cnt100ms[23] # !Q1_cnt100ms[20];


--Q1L511 is hit_counter:inst_hit_counter|reduce_nor_3~192 at LC5_12_K1
--operation mode is normal

Q1L511 = Q1_cnt100ms[25] # Q1_cnt100ms[27] # Q1_cnt100ms[24] # Q1_cnt100ms[26];


--Q1L611 is hit_counter:inst_hit_counter|reduce_nor_3~221 at LC9_13_K1
--operation mode is normal

Q1L611 = Q1_cnt100ms[28] # Q1_cnt100ms[30] # Q1_cnt100ms[31] # Q1_cnt100ms[29];


--Q1L811 is hit_counter:inst_hit_counter|reduce_nor_3~275 at LC1_12_K1
--operation mode is normal

Q1L811 = Q1L311 # Q1L511 # Q1L411 # Q1L611;


--Q1L101 is hit_counter:inst_hit_counter|oneSPEcnt[10]~11 at LC4_7_K1
--operation mode is normal

Q1L101 = !Q1L811 & !W1L4Q & !Q1L711;


--J1_atwd1_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd1_trigger_last at LC9_2_E1
--operation mode is normal

J1_atwd1_trigger_last_lut_out = FB2_ATWDTrigger_sig;
J1_atwd1_trigger_last = DFFE(J1_atwd1_trigger_last_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--J1L001 is atwd_timestamp:inst_atwd_timestamp|i~1 at LC9_9_E1
--operation mode is normal

J1L001 = FB2_ATWDTrigger_sig & !J1_atwd1_trigger_last;


--J1_atwd0_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd0_trigger_last at LC4_15_F1
--operation mode is normal

J1_atwd0_trigger_last_lut_out = FB1_ATWDTrigger_sig;
J1_atwd0_trigger_last = DFFE(J1_atwd0_trigger_last_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--J1L99 is atwd_timestamp:inst_atwd_timestamp|i~0 at LC2_15_F1
--operation mode is normal

J1L99 = FB1_ATWDTrigger_sig & !J1_atwd0_trigger_last;


--FB1L31 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~265 at LC6_12_H1
--operation mode is normal

FB1L31 = AB1_command_0_local[0] # !FB1_enable_LED_sig & AB1_command_0_local[3];


--AB1L07 is slaveregister:slaveregister_inst|command_0_local[30]~32 at LC10_9_D1
--operation mode is normal

AB1L07 = !B1L11Q & !B1L01Q & AB1L4 & !B1L9Q;


--P1L1 is flash_adc:inst_flash_ADC|data_sig[0]~7 at LC5_12_E1
--operation mode is normal

P1L1 = AB1L612 & (B1L71Q & SB1_MASTERHWDATA[0] # !B1L71Q & FLASH_AD_D[0]) # !AB1L612 & FLASH_AD_D[0];


--P1_wren is flash_adc:inst_flash_ADC|wren at LC2_15_D1
--operation mode is normal

P1_wren_lut_out = !P1L91 & (P1L32 # !P1L02 & P1_wren);
P1_wren = DFFE(P1_wren_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--A1L322 is rtl~10 at LC4_16_D1
--operation mode is normal

A1L322 = P1_wren # B1L71Q & B1L81Q & AB1L5;


--P1_wraddress[0] is flash_adc:inst_flash_ADC|wraddress[0] at LC10_4_D1
--operation mode is normal

P1_wraddress[0]_lut_out = JB6_sload_path[0];
P1_wraddress[0] = DFFE(P1_wraddress[0]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , P1L32);


--P1L23 is flash_adc:inst_flash_ADC|wraddress_sig[0]~2 at LC6_16_D1
--operation mode is normal

P1L23 = B1L71Q & (AB1L612 & B1L8Q # !AB1L612 & P1_wraddress[0]) # !B1L71Q & P1_wraddress[0];


--P1_wraddress[1] is flash_adc:inst_flash_ADC|wraddress[1] at LC8_4_D1
--operation mode is normal

P1_wraddress[1]_lut_out = JB6_sload_path[1];
P1_wraddress[1] = DFFE(P1_wraddress[1]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , P1L32);


--P1L33 is flash_adc:inst_flash_ADC|wraddress_sig[1]~5 at LC7_16_D1
--operation mode is normal

P1L33 = AB1L612 & (B1L71Q & B1L9Q # !B1L71Q & P1_wraddress[1]) # !AB1L612 & P1_wraddress[1];


--P1_wraddress[2] is flash_adc:inst_flash_ADC|wraddress[2] at LC3_16_D1
--operation mode is normal

P1_wraddress[2]_lut_out = JB6_sload_path[2];
P1_wraddress[2] = DFFE(P1_wraddress[2]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , P1L32);


--P1L43 is flash_adc:inst_flash_ADC|wraddress_sig[2]~8 at LC9_16_D1
--operation mode is normal

P1L43 = B1L71Q & (AB1L612 & B1L01Q # !AB1L612 & P1_wraddress[2]) # !B1L71Q & P1_wraddress[2];


--P1_wraddress[3] is flash_adc:inst_flash_ADC|wraddress[3] at LC9_4_D1
--operation mode is normal

P1_wraddress[3]_lut_out = JB6_sload_path[3];
P1_wraddress[3] = DFFE(P1_wraddress[3]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , P1L32);


--P1L53 is flash_adc:inst_flash_ADC|wraddress_sig[3]~11 at LC7_13_D1
--operation mode is normal

P1L53 = AB1L612 & (B1L71Q & B1L11Q # !B1L71Q & P1_wraddress[3]) # !AB1L612 & P1_wraddress[3];


--P1_wraddress[4] is flash_adc:inst_flash_ADC|wraddress[4] at LC3_4_D1
--operation mode is normal

P1_wraddress[4]_lut_out = JB6_sload_path[4];
P1_wraddress[4] = DFFE(P1_wraddress[4]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , P1L32);


--P1L63 is flash_adc:inst_flash_ADC|wraddress_sig[4]~14 at LC10_16_D1
--operation mode is normal

P1L63 = B1L71Q & (AB1L612 & B1L21Q # !AB1L612 & P1_wraddress[4]) # !B1L71Q & P1_wraddress[4];


--P1_wraddress[5] is flash_adc:inst_flash_ADC|wraddress[5] at LC5_4_D1
--operation mode is normal

P1_wraddress[5]_lut_out = JB6_sload_path[5];
P1_wraddress[5] = DFFE(P1_wraddress[5]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , P1L32);


--P1L73 is flash_adc:inst_flash_ADC|wraddress_sig[5]~17 at LC8_16_D1
--operation mode is normal

P1L73 = B1L71Q & (AB1L612 & B1L31Q # !AB1L612 & P1_wraddress[5]) # !B1L71Q & P1_wraddress[5];


--P1_wraddress[6] is flash_adc:inst_flash_ADC|wraddress[6] at LC6_4_D1
--operation mode is normal

P1_wraddress[6]_lut_out = JB6_sload_path[6];
P1_wraddress[6] = DFFE(P1_wraddress[6]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , P1L32);


--P1L83 is flash_adc:inst_flash_ADC|wraddress_sig[6]~20 at LC8_14_D1
--operation mode is normal

P1L83 = B1L71Q & (AB1L612 & B1L41Q # !AB1L612 & P1_wraddress[6]) # !B1L71Q & P1_wraddress[6];


--P1_wraddress[7] is flash_adc:inst_flash_ADC|wraddress[7] at LC7_4_D1
--operation mode is normal

P1_wraddress[7]_lut_out = JB6_sload_path[7];
P1_wraddress[7] = DFFE(P1_wraddress[7]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , P1L32);


--P1L93 is flash_adc:inst_flash_ADC|wraddress_sig[7]~23 at LC7_15_D1
--operation mode is normal

P1L93 = B1L71Q & (AB1L612 & B1L51Q # !AB1L612 & P1_wraddress[7]) # !B1L71Q & P1_wraddress[7];


--P1_wraddress[8] is flash_adc:inst_flash_ADC|wraddress[8] at LC4_4_D1
--operation mode is normal

P1_wraddress[8]_lut_out = JB6_sload_path[8];
P1_wraddress[8] = DFFE(P1_wraddress[8]_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , P1L32);


--P1L04 is flash_adc:inst_flash_ADC|wraddress_sig[8]~26 at LC6_14_D1
--operation mode is normal

P1L04 = B1L71Q & (AB1L612 & B1L61Q # !AB1L612 & P1_wraddress[8]) # !B1L71Q & P1_wraddress[8];


--C2L2 is atwd:atwd1|data_sig[1]~11 at LC5_4_M1
--operation mode is normal

C2L2 = B1L71Q & (AB1L712 & SB1_MASTERHWDATA[1] # !AB1L712 & HB2_bin_sig[1]) # !B1L71Q & HB2_bin_sig[1];


--C1L2 is atwd:atwd0|data_sig[1]~11 at LC2_8_E1
--operation mode is normal

C1L2 = AB1L712 & (B1L71Q & HB1_bin_sig[1] # !B1L71Q & SB1_MASTERHWDATA[1]) # !AB1L712 & HB1_bin_sig[1];


--L1_COM_AD_D_int[1] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[1] at LC6_12_E1
--operation mode is normal

L1_COM_AD_D_int[1]_lut_out = COM_AD_D[1];
L1_COM_AD_D_int[1] = DFFE(L1_COM_AD_D_int[1]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--L1L41 is com_adc_rc:inst_com_ADC_RC|data_sig[1]~10 at LC2_12_E1
--operation mode is normal

L1L41 = AB1L612 & (B1L71Q & L1_COM_AD_D_int[1] # !B1L71Q & SB1_MASTERHWDATA[1]) # !AB1L612 & L1_COM_AD_D_int[1];


--P1L2 is flash_adc:inst_flash_ADC|data_sig[1]~10 at LC4_12_F1
--operation mode is normal

P1L2 = AB1L612 & (B1L71Q & SB1_MASTERHWDATA[1] # !B1L71Q & FLASH_AD_D[1]) # !AB1L612 & FLASH_AD_D[1];


--HB2_bin_sig[3] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[3] at LC9_5_M1
--operation mode is normal

HB2_bin_sig[3] = EB2L99Q $ EB2L89Q $ HB2_bin_sig[6] $ EB2L79Q;


--C2L3 is atwd:atwd1|data_sig[2]~14 at LC5_5_M1
--operation mode is normal

C2L3 = AB1L212 & SB1_MASTERHWDATA[2] # !AB1L212 & (EB2L69Q $ HB2_bin_sig[3]);


--HB1_bin_sig[3] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[3] at LC7_9_E1
--operation mode is normal

HB1_bin_sig[3] = EB1L99Q $ HB1_bin_sig[6] $ EB1L79Q $ EB1L89Q;


--C1L3 is atwd:atwd0|data_sig[2]~14 at LC8_8_E1
--operation mode is normal

C1L3 = AB1L112 & SB1_MASTERHWDATA[2] # !AB1L112 & (EB1L69Q $ HB1_bin_sig[3]);


--L1_COM_AD_D_int[2] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[2] at LC2_16_D1
--operation mode is normal

L1_COM_AD_D_int[2]_lut_out = COM_AD_D[2];
L1_COM_AD_D_int[2] = DFFE(L1_COM_AD_D_int[2]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--L1L51 is com_adc_rc:inst_com_ADC_RC|data_sig[2]~13 at LC5_16_D1
--operation mode is normal

L1L51 = B1L71Q & L1_COM_AD_D_int[2] # !B1L71Q & (AB1L612 & SB1_MASTERHWDATA[2] # !AB1L612 & L1_COM_AD_D_int[2]);


--P1L3 is flash_adc:inst_flash_ADC|data_sig[2]~13 at LC9_4_L1
--operation mode is normal

P1L3 = AB1L612 & (B1L71Q & SB1_MASTERHWDATA[2] # !B1L71Q & FLASH_AD_D[2]) # !AB1L612 & FLASH_AD_D[2];


--C2L4 is atwd:atwd1|data_sig[3]~17 at LC2_4_M1
--operation mode is normal

C2L4 = AB1L712 & (B1L71Q & SB1_MASTERHWDATA[3] # !B1L71Q & HB2_bin_sig[3]) # !AB1L712 & HB2_bin_sig[3];


--C1L4 is atwd:atwd0|data_sig[3]~17 at LC7_8_E1
--operation mode is normal

C1L4 = B1L71Q & HB1_bin_sig[3] # !B1L71Q & (AB1L712 & SB1_MASTERHWDATA[3] # !AB1L712 & HB1_bin_sig[3]);


--L1_COM_AD_D_int[3] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[3] at LC6_6_L1
--operation mode is normal

L1_COM_AD_D_int[3]_lut_out = COM_AD_D[3];
L1_COM_AD_D_int[3] = DFFE(L1_COM_AD_D_int[3]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--L1L61 is com_adc_rc:inst_com_ADC_RC|data_sig[3]~16 at LC1_6_L1
--operation mode is normal

L1L61 = AB1L612 & (B1L71Q & L1_COM_AD_D_int[3] # !B1L71Q & SB1_MASTERHWDATA[3]) # !AB1L612 & L1_COM_AD_D_int[3];


--P1L4 is flash_adc:inst_flash_ADC|data_sig[3]~16 at LC9_6_L1
--operation mode is normal

P1L4 = AB1L612 & (B1L71Q & SB1_MASTERHWDATA[3] # !B1L71Q & FLASH_AD_D[3]) # !AB1L612 & FLASH_AD_D[3];


--C2L5 is atwd:atwd1|data_sig[4]~20 at LC7_4_M1
--operation mode is normal

C2L5 = AB1L712 & (B1L71Q & SB1_MASTERHWDATA[4] # !B1L71Q & HB2_bin_sig[4]) # !AB1L712 & HB2_bin_sig[4];


--C1L5 is atwd:atwd0|data_sig[4]~20 at LC10_9_E1
--operation mode is normal

C1L5 = B1L71Q & HB1_bin_sig[4] # !B1L71Q & (AB1L712 & SB1_MASTERHWDATA[4] # !AB1L712 & HB1_bin_sig[4]);


--L1_COM_AD_D_int[4] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[4] at LC6_7_L1
--operation mode is normal

L1_COM_AD_D_int[4]_lut_out = COM_AD_D[4];
L1_COM_AD_D_int[4] = DFFE(L1_COM_AD_D_int[4]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--L1L71 is com_adc_rc:inst_com_ADC_RC|data_sig[4]~19 at LC8_7_L1
--operation mode is normal

L1L71 = B1L71Q & L1_COM_AD_D_int[4] # !B1L71Q & (AB1L612 & SB1_MASTERHWDATA[4] # !AB1L612 & L1_COM_AD_D_int[4]);


--P1L5 is flash_adc:inst_flash_ADC|data_sig[4]~19 at LC6_4_L1
--operation mode is normal

P1L5 = AB1L612 & (B1L71Q & SB1_MASTERHWDATA[4] # !B1L71Q & FLASH_AD_D[4]) # !AB1L612 & FLASH_AD_D[4];


--C2L6 is atwd:atwd1|data_sig[5]~23 at LC9_6_E1
--operation mode is normal

C2L6 = AB1L212 & SB1_MASTERHWDATA[5] # !AB1L212 & (HB2_bin_sig[6] $ EB2L99Q);


--C1L6 is atwd:atwd0|data_sig[5]~23 at LC5_6_E1
--operation mode is normal

C1L6 = AB1L112 & SB1_MASTERHWDATA[5] # !AB1L112 & (HB1_bin_sig[6] $ EB1L99Q);


--L1_COM_AD_D_int[5] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[5] at LC10_7_B1
--operation mode is normal

L1_COM_AD_D_int[5]_lut_out = COM_AD_D[5];
L1_COM_AD_D_int[5] = DFFE(L1_COM_AD_D_int[5]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--L1L81 is com_adc_rc:inst_com_ADC_RC|data_sig[5]~22 at LC5_7_B1
--operation mode is normal

L1L81 = AB1L612 & (B1L71Q & L1_COM_AD_D_int[5] # !B1L71Q & SB1_MASTERHWDATA[5]) # !AB1L612 & L1_COM_AD_D_int[5];


--P1L6 is flash_adc:inst_flash_ADC|data_sig[5]~22 at LC10_6_B1
--operation mode is normal

P1L6 = AB1L612 & (B1L71Q & SB1_MASTERHWDATA[5] # !B1L71Q & FLASH_AD_D[5]) # !AB1L612 & FLASH_AD_D[5];


--C2L7 is atwd:atwd1|data_sig[6]~26 at LC10_6_C1
--operation mode is normal

C2L7 = AB1L712 & (B1L71Q & SB1_MASTERHWDATA[6] # !B1L71Q & HB2_bin_sig[6]) # !AB1L712 & HB2_bin_sig[6];


--C1L7 is atwd:atwd0|data_sig[6]~26 at LC8_10_E1
--operation mode is normal

C1L7 = AB1L712 & (B1L71Q & HB1_bin_sig[6] # !B1L71Q & SB1_MASTERHWDATA[6]) # !AB1L712 & HB1_bin_sig[6];


--L1_COM_AD_D_int[6] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[6] at LC3_12_B1
--operation mode is normal

L1_COM_AD_D_int[6]_lut_out = COM_AD_D[6];
L1_COM_AD_D_int[6] = DFFE(L1_COM_AD_D_int[6]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--L1L91 is com_adc_rc:inst_com_ADC_RC|data_sig[6]~25 at LC7_12_B1
--operation mode is normal

L1L91 = AB1L612 & (B1L71Q & L1_COM_AD_D_int[6] # !B1L71Q & SB1_MASTERHWDATA[6]) # !AB1L612 & L1_COM_AD_D_int[6];


--P1L7 is flash_adc:inst_flash_ADC|data_sig[6]~25 at LC5_12_B1
--operation mode is normal

P1L7 = AB1L612 & (B1L71Q & SB1_MASTERHWDATA[6] # !B1L71Q & FLASH_AD_D[6]) # !AB1L612 & FLASH_AD_D[6];


--HB2_bin_sig[7] is atwd:atwd1|gray2bin:inst_gray2bin|bin_sig[7] at LC9_13_J1
--operation mode is normal

HB2_bin_sig[7] = EB2L201Q $ EB2L301Q $ EB2L101Q;


--C2L8 is atwd:atwd1|data_sig[7]~29 at LC7_12_C1
--operation mode is normal

C2L8 = AB1L712 & (B1L71Q & SB1_MASTERHWDATA[7] # !B1L71Q & HB2_bin_sig[7]) # !AB1L712 & HB2_bin_sig[7];


--HB1_bin_sig[7] is atwd:atwd0|gray2bin:inst_gray2bin|bin_sig[7] at LC10_11_E1
--operation mode is normal

HB1_bin_sig[7] = EB1L201Q $ EB1L101Q $ EB1L301Q;


--C1L8 is atwd:atwd0|data_sig[7]~29 at LC6_10_E1
--operation mode is normal

C1L8 = AB1L712 & (B1L71Q & HB1_bin_sig[7] # !B1L71Q & SB1_MASTERHWDATA[7]) # !AB1L712 & HB1_bin_sig[7];


--L1_COM_AD_D_int[7] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[7] at LC3_11_B1
--operation mode is normal

L1_COM_AD_D_int[7]_lut_out = COM_AD_D[7];
L1_COM_AD_D_int[7] = DFFE(L1_COM_AD_D_int[7]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--L1L02 is com_adc_rc:inst_com_ADC_RC|data_sig[7]~28 at LC8_11_B1
--operation mode is normal

L1L02 = AB1L612 & (B1L71Q & L1_COM_AD_D_int[7] # !B1L71Q & SB1_MASTERHWDATA[7]) # !AB1L612 & L1_COM_AD_D_int[7];


--P1L8 is flash_adc:inst_flash_ADC|data_sig[7]~28 at LC2_8_B1
--operation mode is normal

P1L8 = AB1L612 & (B1L71Q & SB1_MASTERHWDATA[7] # !B1L71Q & FLASH_AD_D[7]) # !AB1L612 & FLASH_AD_D[7];


--C2L9 is atwd:atwd1|data_sig[8]~32 at LC7_6_C1
--operation mode is normal

C2L9 = AB1L212 & SB1_MASTERHWDATA[8] # !AB1L212 & (EB2L201Q $ EB2L301Q);


--C1L9 is atwd:atwd0|data_sig[8]~32 at LC6_5_E1
--operation mode is normal

C1L9 = AB1L112 & SB1_MASTERHWDATA[8] # !AB1L112 & (EB1L301Q $ EB1L201Q);


--L1_COM_AD_D_int[8] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[8] at LC3_14_D1
--operation mode is normal

L1_COM_AD_D_int[8]_lut_out = COM_AD_D[8];
L1_COM_AD_D_int[8] = DFFE(L1_COM_AD_D_int[8]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--L1L12 is com_adc_rc:inst_com_ADC_RC|data_sig[8]~31 at LC7_14_D1
--operation mode is normal

L1L12 = B1L71Q & L1_COM_AD_D_int[8] # !B1L71Q & (AB1L612 & SB1_MASTERHWDATA[8] # !AB1L612 & L1_COM_AD_D_int[8]);


--FB2L31 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~265 at LC6_2_H1
--operation mode is normal

FB2L31 = AB1_command_0_local[8] # !FB2_enable_LED_sig & AB1_command_0_local[11];


--P1L9 is flash_adc:inst_flash_ADC|data_sig[8]~31 at LC7_7_B1
--operation mode is normal

P1L9 = AB1L612 & (B1L71Q & SB1_MASTERHWDATA[8] # !B1L71Q & FLASH_AD_D[8]) # !AB1L612 & FLASH_AD_D[8];


--C2L01 is atwd:atwd1|data_sig[9]~35 at LC6_6_C1
--operation mode is normal

C2L01 = AB1L712 & (B1L71Q & SB1_MASTERHWDATA[9] # !B1L71Q & EB2L301Q) # !AB1L712 & EB2L301Q;


--C1L01 is atwd:atwd0|data_sig[9]~35 at LC5_10_E1
--operation mode is normal

C1L01 = AB1L712 & (B1L71Q & EB1L301Q # !B1L71Q & SB1_MASTERHWDATA[9]) # !AB1L712 & EB1L301Q;


--L1_COM_AD_D_int[9] is com_adc_rc:inst_com_ADC_RC|COM_AD_D_int[9] at LC3_6_C1
--operation mode is normal

L1_COM_AD_D_int[9]_lut_out = COM_AD_D[9];
L1_COM_AD_D_int[9] = DFFE(L1_COM_AD_D_int[9]_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--L1L22 is com_adc_rc:inst_com_ADC_RC|data_sig[9]~34 at LC8_6_C1
--operation mode is normal

L1L22 = B1L71Q & L1_COM_AD_D_int[9] # !B1L71Q & (AB1L612 & SB1_MASTERHWDATA[9] # !AB1L612 & L1_COM_AD_D_int[9]);


--P1L01 is flash_adc:inst_flash_ADC|data_sig[9]~34 at LC5_5_C1
--operation mode is normal

P1L01 = AB1L612 & (B1L71Q & SB1_MASTERHWDATA[9] # !B1L71Q & FLASH_AD_D[9]) # !AB1L612 & FLASH_AD_D[9];


--C2L11 is atwd:atwd1|data_sig[10]~0 at LC3_9_M1
--operation mode is normal

C2L11 = AB1L912 & A1L914 & B1L71Q & SB1_MASTERHWDATA[10];


--C1L11 is atwd:atwd0|data_sig[10]~0 at LC7_16_H1
--operation mode is normal

C1L11 = A1L914 & !B1L71Q & AB1L912 & SB1_MASTERHWDATA[10];


--L1_COM_AD_OTR_int is com_adc_rc:inst_com_ADC_RC|COM_AD_OTR_int at LC3_14_C1
--operation mode is normal

L1_COM_AD_OTR_int_lut_out = COM_AD_OTR;
L1_COM_AD_OTR_int = DFFE(L1_COM_AD_OTR_int_lut_out, !GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--L1L32 is com_adc_rc:inst_com_ADC_RC|data_sig[10]~37 at LC6_14_C1
--operation mode is normal

L1L32 = AB1L612 & (B1L71Q & L1_COM_AD_OTR_int # !B1L71Q & SB1_MASTERHWDATA[10]) # !AB1L612 & L1_COM_AD_OTR_int;


--P1L11 is flash_adc:inst_flash_ADC|data_sig[10]~37 at LC8_13_D1
--operation mode is normal

P1L11 = AB1L612 & (B1L71Q & SB1_MASTERHWDATA[10] # !B1L71Q & FLASH_NCO) # !AB1L612 & FLASH_NCO;


--C2L21 is atwd:atwd1|data_sig[11]~1 at LC3_16_J1
--operation mode is normal

C2L21 = B1L71Q & A1L914 & AB1L912 & SB1_MASTERHWDATA[11];


--C1L21 is atwd:atwd0|data_sig[11]~1 at LC7_16_K1
--operation mode is normal

C1L21 = A1L914 & AB1L912 & !B1L71Q & SB1_MASTERHWDATA[11];


--L1L42 is com_adc_rc:inst_com_ADC_RC|data_sig[11]~0 at LC5_14_C1
--operation mode is normal

L1L42 = B1L81Q & AB1L5 & !B1L71Q & SB1_MASTERHWDATA[11];


--P1L21 is flash_adc:inst_flash_ADC|data_sig[11]~0 at LC9_11_D1
--operation mode is normal

P1L21 = B1L81Q & AB1L5 & SB1_MASTERHWDATA[11] & B1L71Q;


--C2L31 is atwd:atwd1|data_sig[12]~2 at LC5_9_M1
--operation mode is normal

C2L31 = AB1L912 & A1L914 & B1L71Q & SB1_MASTERHWDATA[12];


--C1L31 is atwd:atwd0|data_sig[12]~2 at LC5_8_A1
--operation mode is normal

C1L31 = AB1L912 & A1L914 & !B1L71Q & SB1_MASTERHWDATA[12];


--L1L52 is com_adc_rc:inst_com_ADC_RC|data_sig[12]~1 at LC8_14_C1
--operation mode is normal

L1L52 = B1L81Q & AB1L5 & !B1L71Q & SB1_MASTERHWDATA[12];


--P1L31 is flash_adc:inst_flash_ADC|data_sig[12]~1 at LC9_14_C1
--operation mode is normal

P1L31 = B1L81Q & AB1L5 & B1L71Q & SB1_MASTERHWDATA[12];


--C2L41 is atwd:atwd1|data_sig[13]~3 at LC3_10_J1
--operation mode is normal

C2L41 = AB1L912 & B1L71Q & A1L914 & SB1_MASTERHWDATA[13];


--C1L41 is atwd:atwd0|data_sig[13]~3 at LC8_5_K1
--operation mode is normal

C1L41 = AB1L912 & A1L914 & !B1L71Q & SB1_MASTERHWDATA[13];


--L1L62 is com_adc_rc:inst_com_ADC_RC|data_sig[13]~2 at LC5_1_E1
--operation mode is normal

L1L62 = AB1L5 & B1L81Q & !B1L71Q & SB1_MASTERHWDATA[13];


--P1L41 is flash_adc:inst_flash_ADC|data_sig[13]~2 at LC7_11_D1
--operation mode is normal

P1L41 = B1L81Q & AB1L5 & B1L71Q & SB1_MASTERHWDATA[13];


--C2L51 is atwd:atwd1|data_sig[14]~4 at LC10_8_G1
--operation mode is normal

C2L51 = AB1L912 & B1L71Q & A1L914 & SB1_MASTERHWDATA[14];


--C1L51 is atwd:atwd0|data_sig[14]~4 at LC6_5_A1
--operation mode is normal

C1L51 = AB1L912 & A1L914 & !B1L71Q & SB1_MASTERHWDATA[14];


--L1L72 is com_adc_rc:inst_com_ADC_RC|data_sig[14]~3 at LC4_4_L1
--operation mode is normal

L1L72 = AB1L5 & SB1_MASTERHWDATA[14] & !B1L71Q & B1L81Q;


--P1L51 is flash_adc:inst_flash_ADC|data_sig[14]~3 at LC2_4_L1
--operation mode is normal

P1L51 = AB1L5 & B1L81Q & B1L71Q & SB1_MASTERHWDATA[14];


--L1L82 is com_adc_rc:inst_com_ADC_RC|data_sig[15]~4 at LC7_3_E1
--operation mode is normal

L1L82 = AB1L5 & SB1_MASTERHWDATA[15] & !B1L71Q & B1L81Q;


--P1L61 is flash_adc:inst_flash_ADC|data_sig[15]~4 at LC6_3_E1
--operation mode is normal

P1L61 = AB1L5 & B1L81Q & B1L71Q & SB1_MASTERHWDATA[15];


--B1L43 is ahb_slave:ahb_slave_inst|Select_541_rtl_43_rtl_289~38 at LC3_6_J1
--operation mode is normal

B1L43 = !B1L25Q & (SB1_MASTERHTRANS[0] # SB1_MASTERHTRANS[1]);


--B1L04 is ahb_slave:ahb_slave_inst|Select_548_rtl_71_rtl_290~7 at LC4_6_J1
--operation mode is normal

B1L04 = B1L4Q & (SB1_MASTERHTRANS[0] # !SB1_MASTERHTRANS[1]);


--W1L2Q is roc:inst_ROC|RST_state~5 at LC5_11_N2
--operation mode is normal

W1L2Q_lut_out = !W1L1Q;
W1L2Q = DFFE(W1L2Q_lut_out, GLOBAL(MB1_outclock0), , , );


--E1L111 is com_dac_tx:com_DAC_TX_inst|state~28 at LC4_2_Q4
--operation mode is normal

E1L111 = E1L901Q # E1L011Q # !E1L801Q;


--E1L75 is com_dac_tx:com_DAC_TX_inst|i~212 at LC3_1_Q4
--operation mode is normal

E1L75 = E1L901Q & AB1_command_1_local[0];


--E1L69 is com_dac_tx:com_DAC_TX_inst|Select_126_rtl_367~49 at LC5_4_Q4
--operation mode is normal

E1L69 = E1L901Q & (E1L49 # E1L29 # E1L39);


--E1L79 is com_dac_tx:com_DAC_TX_inst|Select_133~5 at LC5_1_Q4
--operation mode is normal

E1L79 = E1L09 & E1L011Q & E1_wait_cnt[3];


--E1L61 is com_dac_tx:com_DAC_TX_inst|add_49_rtl_287~5 at LC9_2_Q4
--operation mode is normal

E1L61 = E1_wait_cnt[1] $ !E1_wait_cnt[0];


--E1L08 is com_dac_tx:com_DAC_TX_inst|i~4120 at LC10_2_Q4
--operation mode is normal

E1L08 = E1L61 & !E1L801Q & !E1_reduce_nor_65 # !E1L61 & (E1L011Q & E1_reduce_nor_65 # !E1L801Q);


--E1L67 is com_dac_tx:com_DAC_TX_inst|i~624 at LC7_4_Q4
--operation mode is normal

E1L67 = !E1L29 & !E1L39 & !E1L49 # !E1_wait_cnt[1];


--E1L71 is com_dac_tx:com_DAC_TX_inst|add_49_rtl_287~10 at LC2_2_Q4
--operation mode is normal

E1L71 = E1_wait_cnt[2] $ (E1_wait_cnt[1] & !E1_wait_cnt[0]);


--E1L17 is com_dac_tx:com_DAC_TX_inst|i~564 at LC8_2_Q4
--operation mode is normal

E1L17 = !E1L71 & (E1_reduce_nor_65 & E1L011Q # !E1L801Q);


--E1L57 is com_dac_tx:com_DAC_TX_inst|i~615 at LC9_4_Q4
--operation mode is normal

E1L57 = !E1L49 & !E1L39 & !E1L29 # !E1_wait_cnt[2];


--E1L77 is com_dac_tx:com_DAC_TX_inst|i~4062 at LC5_3_Q4
--operation mode is normal

E1L77 = AB1_command_1_local[1] & (E1L801Q # E1_reduce_nor_65);


--E1L07 is com_dac_tx:com_DAC_TX_inst|i~554 at LC6_3_Q4
--operation mode is normal

E1L07 = E1L801Q & E1L011Q & !E1L09 & !E1_wait_cnt[3] # !E1L801Q & (E1L09 $ !E1_wait_cnt[3]);


--E1L47 is com_dac_tx:com_DAC_TX_inst|i~606 at LC9_5_Q4
--operation mode is normal

E1L47 = !E1L39 & !E1L29 & !E1L49 # !E1_wait_cnt[3];


--E1L101 is com_dac_tx:com_DAC_TX_inst|Select_136~104 at LC3_16_Q4
--operation mode is normal

E1L101 = E1_wait_cnt_l[7] & (E1L011Q # !E1L801Q) # !E1_wait_cnt_l[7] & !E1_reduce_nor_65 & E1L011Q;


--E1L231 is com_dac_tx:com_DAC_TX_inst|wait_cnt_l[10]~0 at LC1_13_Q4
--operation mode is normal

E1L231 = AB1_command_1_local[1] & !AB1_command_1_local[0] & !W1L4Q;


--E1L001 is com_dac_tx:com_DAC_TX_inst|Select_135~104 at LC6_16_Q4
--operation mode is normal

E1L001 = E1_wait_cnt_l[8] & (E1L011Q # !E1L801Q) # !E1_wait_cnt_l[8] & !E1_reduce_nor_65 & E1L011Q;


--E1L99 is com_dac_tx:com_DAC_TX_inst|Select_134~104 at LC5_16_Q4
--operation mode is normal

E1L99 = E1_wait_cnt_l[9] & (E1L011Q # !E1L801Q) # !E1_wait_cnt_l[9] & !E1_reduce_nor_65 & E1L011Q;


--E1L89 is com_dac_tx:com_DAC_TX_inst|Select_133~105 at LC4_16_Q4
--operation mode is normal

E1L89 = E1_wait_cnt_l[10] & (E1L011Q # !E1L801Q) # !E1_wait_cnt_l[10] & !E1_reduce_nor_65 & E1L011Q;


--E1L501 is com_dac_tx:com_DAC_TX_inst|Select_140~104 at LC4_14_Q4
--operation mode is normal

E1L501 = E1_wait_cnt_l[3] & (E1L011Q # !E1L801Q) # !E1_wait_cnt_l[3] & !E1_reduce_nor_65 & E1L011Q;


--E1L401 is com_dac_tx:com_DAC_TX_inst|Select_139~104 at LC8_14_Q4
--operation mode is normal

E1L401 = E1_wait_cnt_l[4] & (E1L011Q # !E1L801Q) # !E1_wait_cnt_l[4] & !E1_reduce_nor_65 & E1L011Q;


--E1L301 is com_dac_tx:com_DAC_TX_inst|Select_138~104 at LC3_14_Q4
--operation mode is normal

E1L301 = E1_wait_cnt_l[5] & (E1L011Q # !E1L801Q) # !E1_wait_cnt_l[5] & !E1_reduce_nor_65 & E1L011Q;


--E1L201 is com_dac_tx:com_DAC_TX_inst|Select_137~104 at LC10_14_Q4
--operation mode is normal

E1L201 = E1_wait_cnt_l[6] & (E1L011Q # !E1L801Q) # !E1_wait_cnt_l[6] & !E1_reduce_nor_65 & E1L011Q;


--E1L96 is com_dac_tx:com_DAC_TX_inst|i~548 at LC3_3_Q4
--operation mode is normal

E1L96 = E1L011Q & (!E1_wait_cnt[3] # !E1L09) # !E1L801Q;


--E1L701 is com_dac_tx:com_DAC_TX_inst|Select_142~104 at LC4_11_Q4
--operation mode is normal

E1L701 = E1L011Q & (E1_wait_cnt_l[1] # !E1_reduce_nor_65) # !E1L011Q & !E1L801Q & E1_wait_cnt_l[1];


--E1L601 is com_dac_tx:com_DAC_TX_inst|Select_141~104 at LC5_11_Q4
--operation mode is normal

E1L601 = E1L011Q & (E1_wait_cnt_l[2] # !E1_reduce_nor_65) # !E1L011Q & !E1L801Q & E1_wait_cnt_l[2];


--X1L38 is rs486:inst_rs486|Select_164_rtl_313_rtl_320~0 at LC7_6_H4
--operation mode is normal

X1L38 = X1L48Q & !X1L68Q;


--FB1_enable_LED_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_old at LC10_11_H1
--operation mode is normal

FB1_enable_LED_old_lut_out = AB1_command_0_local[3];
FB1_enable_LED_old = DFFE(FB1_enable_LED_old_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--Y1_LEDdelay[0] is single_led:inst_single_led|LEDdelay[0] at LC9_4_B1
--operation mode is normal

Y1_LEDdelay[0]_lut_out = Y1_tick # Y1_cnt_old[15] $ JB11_sload_path[15];
Y1_LEDdelay[0] = DFFE(Y1_LEDdelay[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--DB1L402 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165~12 at LC4_4_V1
--operation mode is normal

DB1L402 = DB1L752Q # DB1L462Q;


--DB1L991 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_150~7 at LC8_5_V1
--operation mode is normal

DB1L991 = !DB1L162Q & !DB1L952Q & !DB1L062Q & !DB1L262Q;


--DB1_reduce_or_165 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_165 at LC10_4_V1
--operation mode is normal

DB1_reduce_or_165 = DB1L402 # DB1L552Q # !DB1L991 # !DB1L302;


--FB1_enable_disc_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_old at LC6_13_H1
--operation mode is normal

FB1_enable_disc_old_lut_out = AB1_command_0_local[15] & H1_atwd0_pong_enable # !AB1_command_0_local[15] & AB1_command_0_local[1];
FB1_enable_disc_old = DFFE(FB1_enable_disc_old_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--H1L5Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~9 at LC6_3_C1
--operation mode is normal

H1L5Q_lut_out = AB1_command_0_local[15] & (H1L41 # H1L51 # !H1L4Q);
H1L5Q = DFFE(H1L5Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--H1L6Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~10 at LC9_6_C1
--operation mode is normal

H1L6Q_lut_out = AB1_command_0_local[15] & (H1L61 # H1L5Q & FB1_TriggerComplete_in_sync);
H1L6Q = DFFE(H1L6Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB1L451 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_70_rtl_267~20 at LC3_8_H1
--operation mode is normal

EB1L451 = !EB1L671Q & !EB1L081Q & !EB1L971Q & !EB1L771Q;


--DB1L802 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_244~11 at LC6_14_V1
--operation mode is normal

DB1L802 = !DB1L691 # !DB1L791 # !DB1L002 # !DB1L452Q;


--FB1_TriggerComplete_in_0 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0 at LC3_9_R1
--operation mode is normal

FB1_TriggerComplete_in_0_lut_out = !TriggerComplete_0;
FB1_TriggerComplete_in_0 = DFFE(FB1_TriggerComplete_in_0_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB1_reduce_or_180 is atwd:atwd0|atwd_control:inst_atwd_control|reduce_or_180 at LC6_5_V1
--operation mode is normal

DB1_reduce_or_180 = DB1L562Q # DB1L552Q # !DB1L702 # !DB1L991;


--DB1L352Q is atwd:atwd0|atwd_control:inst_atwd_control|start_readout~reg0 at LC5_7_V1
--operation mode is normal

DB1L352Q_lut_out = DB1L162Q # DB1_reduce_or_168 & DB1L352Q;
DB1L352Q = DFFE(DB1L352Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[28] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[28] at LC8_11_H2
--operation mode is normal

EB1_readout_cnt[28]_lut_out = EB1L671Q & (EB1L95 # EB1_reduce_or_143 & EB1_readout_cnt[28]) # !EB1L671Q & EB1_reduce_or_143 & EB1_readout_cnt[28];
EB1_readout_cnt[28] = DFFE(EB1_readout_cnt[28]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[29] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[29] at LC1_10_H2
--operation mode is normal

EB1_readout_cnt[29]_lut_out = EB1_readout_cnt[29] & (EB1_reduce_or_143 # EB1L671Q & EB1L16) # !EB1_readout_cnt[29] & EB1L671Q & EB1L16;
EB1_readout_cnt[29] = DFFE(EB1_readout_cnt[29]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[30] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[30] at LC9_11_H2
--operation mode is normal

EB1_readout_cnt[30]_lut_out = EB1_readout_cnt[30] & (EB1_reduce_or_143 # EB1L671Q & EB1L36) # !EB1_readout_cnt[30] & EB1L671Q & EB1L36;
EB1_readout_cnt[30] = DFFE(EB1_readout_cnt[30]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[31] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[31] at LC7_11_H2
--operation mode is normal

EB1_readout_cnt[31]_lut_out = EB1_readout_cnt[31] & (EB1_reduce_or_143 # EB1L671Q & EB1L56) # !EB1_readout_cnt[31] & EB1L671Q & EB1L56;
EB1_readout_cnt[31] = DFFE(EB1_readout_cnt[31]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1L931 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~95 at LC10_10_H2
--operation mode is normal

EB1L931 = EB1_readout_cnt[30] # EB1_readout_cnt[31] # EB1_readout_cnt[29] # EB1_readout_cnt[28];


--EB1_readout_cnt[24] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[24] at LC7_10_H2
--operation mode is normal

EB1_readout_cnt[24]_lut_out = EB1L15 & (EB1L671Q # EB1_reduce_or_143 & EB1_readout_cnt[24]) # !EB1L15 & EB1_reduce_or_143 & EB1_readout_cnt[24];
EB1_readout_cnt[24] = DFFE(EB1_readout_cnt[24]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[25] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[25] at LC10_8_H2
--operation mode is normal

EB1_readout_cnt[25]_lut_out = EB1L671Q & (EB1L35 # EB1_readout_cnt[25] & EB1_reduce_or_143) # !EB1L671Q & EB1_readout_cnt[25] & EB1_reduce_or_143;
EB1_readout_cnt[25] = DFFE(EB1_readout_cnt[25]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[26] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[26] at LC10_11_H2
--operation mode is normal

EB1_readout_cnt[26]_lut_out = EB1L671Q & (EB1L55 # EB1_reduce_or_143 & EB1_readout_cnt[26]) # !EB1L671Q & EB1_reduce_or_143 & EB1_readout_cnt[26];
EB1_readout_cnt[26] = DFFE(EB1_readout_cnt[26]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[27] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[27] at LC3_10_H2
--operation mode is normal

EB1_readout_cnt[27]_lut_out = EB1L671Q & (EB1L75 # EB1_readout_cnt[27] & EB1_reduce_or_143) # !EB1L671Q & EB1_readout_cnt[27] & EB1_reduce_or_143;
EB1_readout_cnt[27] = DFFE(EB1_readout_cnt[27]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1L041 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~100 at LC5_10_H2
--operation mode is normal

EB1L041 = EB1_readout_cnt[24] # EB1_readout_cnt[27] # EB1_readout_cnt[25] # EB1_readout_cnt[26];


--EB1_readout_cnt[20] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[20] at LC3_12_H2
--operation mode is normal

EB1_readout_cnt[20]_lut_out = EB1_readout_cnt[20] & (EB1_reduce_or_143 # EB1L671Q & EB1L34) # !EB1_readout_cnt[20] & EB1L671Q & EB1L34;
EB1_readout_cnt[20] = DFFE(EB1_readout_cnt[20]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[21] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[21] at LC2_10_H2
--operation mode is normal

EB1_readout_cnt[21]_lut_out = EB1_readout_cnt[21] & (EB1_reduce_or_143 # EB1L671Q & EB1L54) # !EB1_readout_cnt[21] & EB1L671Q & EB1L54;
EB1_readout_cnt[21] = DFFE(EB1_readout_cnt[21]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[22] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[22] at LC4_10_H2
--operation mode is normal

EB1_readout_cnt[22]_lut_out = EB1_readout_cnt[22] & (EB1_reduce_or_143 # EB1L74 & EB1L671Q) # !EB1_readout_cnt[22] & EB1L74 & EB1L671Q;
EB1_readout_cnt[22] = DFFE(EB1_readout_cnt[22]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[23] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[23] at LC9_10_H2
--operation mode is normal

EB1_readout_cnt[23]_lut_out = EB1_reduce_or_143 & (EB1_readout_cnt[23] # EB1L94 & EB1L671Q) # !EB1_reduce_or_143 & EB1L94 & EB1L671Q;
EB1_readout_cnt[23] = DFFE(EB1_readout_cnt[23]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1L141 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~109 at LC6_10_H2
--operation mode is normal

EB1L141 = EB1_readout_cnt[21] # EB1_readout_cnt[20] # EB1_readout_cnt[22] # EB1_readout_cnt[23];


--EB1_readout_cnt[16] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[16] at LC1_8_H2
--operation mode is normal

EB1_readout_cnt[16]_lut_out = EB1_readout_cnt[16] & (EB1_reduce_or_143 # EB1L671Q & EB1L53) # !EB1_readout_cnt[16] & EB1L671Q & EB1L53;
EB1_readout_cnt[16] = DFFE(EB1_readout_cnt[16]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[17] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[17] at LC7_8_H2
--operation mode is normal

EB1_readout_cnt[17]_lut_out = EB1L671Q & (EB1L73 # EB1_readout_cnt[17] & EB1_reduce_or_143) # !EB1L671Q & EB1_readout_cnt[17] & EB1_reduce_or_143;
EB1_readout_cnt[17] = DFFE(EB1_readout_cnt[17]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[18] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[18] at LC8_8_H2
--operation mode is normal

EB1_readout_cnt[18]_lut_out = EB1L671Q & (EB1L93 # EB1_readout_cnt[18] & EB1_reduce_or_143) # !EB1L671Q & EB1_readout_cnt[18] & EB1_reduce_or_143;
EB1_readout_cnt[18] = DFFE(EB1_readout_cnt[18]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[19] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[19] at LC5_8_H2
--operation mode is normal

EB1_readout_cnt[19]_lut_out = EB1_readout_cnt[19] & (EB1_reduce_or_143 # EB1L671Q & EB1L14) # !EB1_readout_cnt[19] & EB1L671Q & EB1L14;
EB1_readout_cnt[19] = DFFE(EB1_readout_cnt[19]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1L241 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~122 at LC2_8_H2
--operation mode is normal

EB1L241 = EB1_readout_cnt[16] # EB1_readout_cnt[18] # EB1_readout_cnt[19] # EB1_readout_cnt[17];


--EB1L741 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~263 at LC8_10_H2
--operation mode is normal

EB1L741 = EB1L141 # EB1L041 # EB1L931 # EB1L241;


--EB1_readout_cnt[12] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[12] at LC10_6_H2
--operation mode is normal

EB1_readout_cnt[12]_lut_out = EB1_readout_cnt[12] & (EB1_reduce_or_143 # EB1L72 & EB1L671Q) # !EB1_readout_cnt[12] & EB1L72 & EB1L671Q;
EB1_readout_cnt[12] = DFFE(EB1_readout_cnt[12]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[13] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[13] at LC4_8_H2
--operation mode is normal

EB1_readout_cnt[13]_lut_out = EB1_readout_cnt[13] & (EB1_reduce_or_143 # EB1L671Q & EB1L92) # !EB1_readout_cnt[13] & EB1L671Q & EB1L92;
EB1_readout_cnt[13] = DFFE(EB1_readout_cnt[13]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[14] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[14] at LC6_8_H2
--operation mode is normal

EB1_readout_cnt[14]_lut_out = EB1_reduce_or_143 & (EB1_readout_cnt[14] # EB1L671Q & EB1L13) # !EB1_reduce_or_143 & EB1L671Q & EB1L13;
EB1_readout_cnt[14] = DFFE(EB1_readout_cnt[14]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[15] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[15] at LC3_6_H2
--operation mode is normal

EB1_readout_cnt[15]_lut_out = EB1_reduce_or_143 & (EB1_readout_cnt[15] # EB1L671Q & EB1L33) # !EB1_reduce_or_143 & EB1L671Q & EB1L33;
EB1_readout_cnt[15] = DFFE(EB1_readout_cnt[15]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1L341 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~139 at LC9_6_H2
--operation mode is normal

EB1L341 = EB1_readout_cnt[13] # EB1_readout_cnt[15] # EB1_readout_cnt[12] # EB1_readout_cnt[14];


--EB1_readout_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[8] at LC3_4_H2
--operation mode is normal

EB1_readout_cnt[8]_lut_out = EB1_readout_cnt[8] & (EB1_reduce_or_143 # EB1L671Q & EB1L91) # !EB1_readout_cnt[8] & EB1L671Q & EB1L91;
EB1_readout_cnt[8] = DFFE(EB1_readout_cnt[8]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[9] at LC9_8_H2
--operation mode is normal

EB1_readout_cnt[9]_lut_out = EB1L671Q & (EB1L12 # EB1_readout_cnt[9] & EB1_reduce_or_143) # !EB1L671Q & EB1_readout_cnt[9] & EB1_reduce_or_143;
EB1_readout_cnt[9] = DFFE(EB1_readout_cnt[9]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[10] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[10] at LC2_6_H2
--operation mode is normal

EB1_readout_cnt[10]_lut_out = EB1_reduce_or_143 & (EB1_readout_cnt[10] # EB1L671Q & EB1L32) # !EB1_reduce_or_143 & EB1L671Q & EB1L32;
EB1_readout_cnt[10] = DFFE(EB1_readout_cnt[10]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[11] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[11] at LC4_6_H2
--operation mode is normal

EB1_readout_cnt[11]_lut_out = EB1L671Q & (EB1L52 # EB1_reduce_or_143 & EB1_readout_cnt[11]) # !EB1L671Q & EB1_reduce_or_143 & EB1_readout_cnt[11];
EB1_readout_cnt[11] = DFFE(EB1_readout_cnt[11]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1L441 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~160 at LC7_6_H2
--operation mode is normal

EB1L441 = EB1_readout_cnt[8] # EB1_readout_cnt[9] # EB1_readout_cnt[11] # EB1_readout_cnt[10];


--EB1_readout_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[4] at LC3_5_H2
--operation mode is normal

EB1_readout_cnt[4]_lut_out = EB1L11 & (EB1L671Q # EB1_readout_cnt[4] & EB1_reduce_or_143) # !EB1L11 & EB1_readout_cnt[4] & EB1_reduce_or_143;
EB1_readout_cnt[4] = DFFE(EB1_readout_cnt[4]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[5] at LC6_6_H2
--operation mode is normal

EB1_readout_cnt[5]_lut_out = EB1_readout_cnt[5] & (EB1_reduce_or_143 # EB1L671Q & EB1L31) # !EB1_readout_cnt[5] & EB1L671Q & EB1L31;
EB1_readout_cnt[5] = DFFE(EB1_readout_cnt[5]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[6] at LC8_6_H2
--operation mode is normal

EB1_readout_cnt[6]_lut_out = EB1_reduce_or_143 & (EB1_readout_cnt[6] # EB1L671Q & EB1L51) # !EB1_reduce_or_143 & EB1L671Q & EB1L51;
EB1_readout_cnt[6] = DFFE(EB1_readout_cnt[6]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[7] at LC5_4_H2
--operation mode is normal

EB1_readout_cnt[7]_lut_out = EB1_readout_cnt[7] & (EB1_reduce_or_143 # EB1L671Q & EB1L71) # !EB1_readout_cnt[7] & EB1L671Q & EB1L71;
EB1_readout_cnt[7] = DFFE(EB1_readout_cnt[7]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1L541 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~185 at LC5_6_H2
--operation mode is normal

EB1L541 = EB1_readout_cnt[5] # EB1_readout_cnt[4] # EB1_readout_cnt[6] # !EB1_readout_cnt[7];


--EB1_readout_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[0] at LC5_13_H1
--operation mode is normal

EB1_readout_cnt[0]_lut_out = EB1L2 # EB1_readout_cnt[0] & (EB1L871Q # EB1L151);
EB1_readout_cnt[0] = DFFE(EB1_readout_cnt[0]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[1] at LC7_14_H1
--operation mode is normal

EB1_readout_cnt[1]_lut_out = EB1L1 # EB1_readout_cnt[1] & (EB1L151 # EB1L871Q);
EB1_readout_cnt[1] = DFFE(EB1_readout_cnt[1]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[2] at LC1_6_H2
--operation mode is normal

EB1_readout_cnt[2]_lut_out = EB1_readout_cnt[2] & (EB1_reduce_or_143 # EB1L671Q & EB1L7) # !EB1_readout_cnt[2] & EB1L671Q & EB1L7;
EB1_readout_cnt[2] = DFFE(EB1_readout_cnt[2]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1_readout_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[3] at LC2_5_H2
--operation mode is normal

EB1_readout_cnt[3]_lut_out = EB1_readout_cnt[3] & (EB1_reduce_or_143 # EB1L671Q & EB1L9) # !EB1_readout_cnt[3] & EB1L671Q & EB1L9;
EB1_readout_cnt[3] = DFFE(EB1_readout_cnt[3]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB1L641 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~214 at LC4_5_H2
--operation mode is normal

EB1L641 = EB1_readout_cnt[0] # EB1_readout_cnt[1] # EB1_readout_cnt[3] # EB1_readout_cnt[2];


--EB1L841 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_nor_32~268 at LC1_5_H2
--operation mode is normal

EB1L841 = EB1L641 # EB1L341 # EB1L441 # EB1L541;


--EB1L351 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_58_rtl_20~4 at LC3_10_H1
--operation mode is normal

EB1L351 = EB1L571Q # EB1L771Q & (EB1L841 # EB1L741);


--EB1L471Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~8 at LC10_10_H1
--operation mode is normal

EB1L471Q_lut_out = !EB1L081Q & (EB1L471Q # DB1L352Q);
EB1L471Q = DFFE(EB1L471Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB1_rst_divide is atwd:atwd0|atwd_readout:inst_atwd_readout|rst_divide at LC3_14_H1
--operation mode is normal

EB1_rst_divide_lut_out = EB1_rst_divide & (EB1L871Q # !EB1L451) # !EB1L471Q;
EB1_rst_divide = DFFE(EB1_rst_divide_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--DB2L402 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165~12 at LC7_6_T1
--operation mode is normal

DB2L402 = DB2L652Q # DB2L262Q;


--DB2L991 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_150~7 at LC10_6_T1
--operation mode is normal

DB2L991 = !DB1L062Q & !DB2L952Q & !DB2L062Q & !DB2L852Q;


--DB2_reduce_or_165 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_165 at LC2_5_T1
--operation mode is normal

DB2_reduce_or_165 = DB2L452Q # DB2L402 # !DB2L991 # !DB2L302;


--FB2_enable_LED_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_old at LC3_2_H1
--operation mode is normal

FB2_enable_LED_old_lut_out = AB1_command_0_local[11];
FB2_enable_LED_old = DFFE(FB2_enable_LED_old_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--FB2_enable_disc_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_old at LC5_9_C1
--operation mode is normal

FB2_enable_disc_old_lut_out = AB1_command_0_local[9] & (H1_atwd1_pong_enable # !AB1_command_0_local[15]) # !AB1_command_0_local[9] & AB1_command_0_local[15] & H1_atwd1_pong_enable;
FB2_enable_disc_old = DFFE(FB2_enable_disc_old_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--H1L11Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~9 at LC7_3_C1
--operation mode is normal

H1L11Q_lut_out = AB1_command_0_local[15] & (H1L81 # H1L31Q & !H1L51);
H1L11Q = DFFE(H1L11Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--H1L21Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~10 at LC2_3_C1
--operation mode is normal

H1L21Q_lut_out = AB1_command_0_local[15] & (H1L91 # H1L11Q & FB2_TriggerComplete_in_sync);
H1L21Q = DFFE(H1L21Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB2L451 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_70_rtl_169~20 at LC6_11_W1
--operation mode is normal

EB2L451 = !EB2L771Q & !EB2L971Q & !EB2L671Q & !EB2L081Q;


--DB2L802 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_244~11 at LC10_16_T1
--operation mode is normal

DB2L802 = !DB2L791 # !DB1L452Q # !DB2L002 # !DB2L691;


--FB2_TriggerComplete_in_0 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0 at LC3_6_J2
--operation mode is normal

FB2_TriggerComplete_in_0_lut_out = !TriggerComplete_1;
FB2_TriggerComplete_in_0 = DFFE(FB2_TriggerComplete_in_0_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--DB2_reduce_or_180 is atwd:atwd1|atwd_control:inst_atwd_control|reduce_or_180 at LC1_5_T1
--operation mode is normal

DB2_reduce_or_180 = DB2L452Q # DB2L362Q # !DB2L991 # !DB2L702;


--DB2L352Q is atwd:atwd1|atwd_control:inst_atwd_control|start_readout~reg0 at LC7_12_T1
--operation mode is normal

DB2L352Q_lut_out = DB2L952Q # DB2L352Q & DB2_reduce_or_168;
DB2L352Q = DFFE(DB2L352Q_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[28] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[28] at LC3_15_W2
--operation mode is normal

EB2_readout_cnt[28]_lut_out = EB2L671Q & (EB2L95 # EB2_readout_cnt[28] & EB2_reduce_or_143) # !EB2L671Q & EB2_readout_cnt[28] & EB2_reduce_or_143;
EB2_readout_cnt[28] = DFFE(EB2_readout_cnt[28]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[29] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[29] at LC9_14_W2
--operation mode is normal

EB2_readout_cnt[29]_lut_out = EB2L671Q & (EB2L16 # EB2_readout_cnt[29] & EB2_reduce_or_143) # !EB2L671Q & EB2_readout_cnt[29] & EB2_reduce_or_143;
EB2_readout_cnt[29] = DFFE(EB2_readout_cnt[29]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[30] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[30] at LC8_14_W2
--operation mode is normal

EB2_readout_cnt[30]_lut_out = EB2L671Q & (EB2L36 # EB2_readout_cnt[30] & EB2_reduce_or_143) # !EB2L671Q & EB2_readout_cnt[30] & EB2_reduce_or_143;
EB2_readout_cnt[30] = DFFE(EB2_readout_cnt[30]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[31] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[31] at LC7_14_W2
--operation mode is normal

EB2_readout_cnt[31]_lut_out = EB2L671Q & (EB2L56 # EB2_readout_cnt[31] & EB2_reduce_or_143) # !EB2L671Q & EB2_readout_cnt[31] & EB2_reduce_or_143;
EB2_readout_cnt[31] = DFFE(EB2_readout_cnt[31]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2L931 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~95 at LC5_15_W2
--operation mode is normal

EB2L931 = EB2_readout_cnt[30] # EB2_readout_cnt[28] # EB2_readout_cnt[29] # EB2_readout_cnt[31];


--EB2_readout_cnt[24] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[24] at LC2_11_W2
--operation mode is normal

EB2_readout_cnt[24]_lut_out = EB2_readout_cnt[24] & (EB2_reduce_or_143 # EB2L671Q & EB2L15) # !EB2_readout_cnt[24] & EB2L671Q & EB2L15;
EB2_readout_cnt[24] = DFFE(EB2_readout_cnt[24]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[25] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[25] at LC8_11_W2
--operation mode is normal

EB2_readout_cnt[25]_lut_out = EB2_reduce_or_143 & (EB2_readout_cnt[25] # EB2L671Q & EB2L35) # !EB2_reduce_or_143 & EB2L671Q & EB2L35;
EB2_readout_cnt[25] = DFFE(EB2_readout_cnt[25]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[26] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[26] at LC1_13_W2
--operation mode is normal

EB2_readout_cnt[26]_lut_out = EB2_reduce_or_143 & (EB2_readout_cnt[26] # EB2L671Q & EB2L55) # !EB2_reduce_or_143 & EB2L671Q & EB2L55;
EB2_readout_cnt[26] = DFFE(EB2_readout_cnt[26]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[27] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[27] at LC10_14_W2
--operation mode is normal

EB2_readout_cnt[27]_lut_out = EB2_reduce_or_143 & (EB2_readout_cnt[27] # EB2L671Q & EB2L75) # !EB2_reduce_or_143 & EB2L671Q & EB2L75;
EB2_readout_cnt[27] = DFFE(EB2_readout_cnt[27]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2L041 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~100 at LC7_11_W2
--operation mode is normal

EB2L041 = EB2_readout_cnt[24] # EB2_readout_cnt[25] # EB2_readout_cnt[26] # EB2_readout_cnt[27];


--EB2_readout_cnt[20] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[20] at LC10_13_W2
--operation mode is normal

EB2_readout_cnt[20]_lut_out = EB2_readout_cnt[20] & (EB2_reduce_or_143 # EB2L671Q & EB2L34) # !EB2_readout_cnt[20] & EB2L671Q & EB2L34;
EB2_readout_cnt[20] = DFFE(EB2_readout_cnt[20]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[21] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[21] at LC7_13_W2
--operation mode is normal

EB2_readout_cnt[21]_lut_out = EB2L671Q & (EB2L54 # EB2_readout_cnt[21] & EB2_reduce_or_143) # !EB2L671Q & EB2_readout_cnt[21] & EB2_reduce_or_143;
EB2_readout_cnt[21] = DFFE(EB2_readout_cnt[21]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[22] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[22] at LC8_13_W2
--operation mode is normal

EB2_readout_cnt[22]_lut_out = EB2L671Q & (EB2L74 # EB2_readout_cnt[22] & EB2_reduce_or_143) # !EB2L671Q & EB2_readout_cnt[22] & EB2_reduce_or_143;
EB2_readout_cnt[22] = DFFE(EB2_readout_cnt[22]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[23] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[23] at LC4_13_W2
--operation mode is normal

EB2_readout_cnt[23]_lut_out = EB2_readout_cnt[23] & (EB2_reduce_or_143 # EB2L671Q & EB2L94) # !EB2_readout_cnt[23] & EB2L671Q & EB2L94;
EB2_readout_cnt[23] = DFFE(EB2_readout_cnt[23]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2L141 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~109 at LC6_13_W2
--operation mode is normal

EB2L141 = EB2_readout_cnt[20] # EB2_readout_cnt[21] # EB2_readout_cnt[23] # EB2_readout_cnt[22];


--EB2_readout_cnt[16] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[16] at LC3_13_W2
--operation mode is normal

EB2_readout_cnt[16]_lut_out = EB2L671Q & (EB2L53 # EB2_readout_cnt[16] & EB2_reduce_or_143) # !EB2L671Q & EB2_readout_cnt[16] & EB2_reduce_or_143;
EB2_readout_cnt[16] = DFFE(EB2_readout_cnt[16]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[17] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[17] at LC9_13_W2
--operation mode is normal

EB2_readout_cnt[17]_lut_out = EB2_readout_cnt[17] & (EB2_reduce_or_143 # EB2L73 & EB2L671Q) # !EB2_readout_cnt[17] & EB2L73 & EB2L671Q;
EB2_readout_cnt[17] = DFFE(EB2_readout_cnt[17]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[18] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[18] at LC2_13_W2
--operation mode is normal

EB2_readout_cnt[18]_lut_out = EB2_reduce_or_143 & (EB2_readout_cnt[18] # EB2L671Q & EB2L93) # !EB2_reduce_or_143 & EB2L671Q & EB2L93;
EB2_readout_cnt[18] = DFFE(EB2_readout_cnt[18]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[19] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[19] at LC10_11_W2
--operation mode is normal

EB2_readout_cnt[19]_lut_out = EB2_readout_cnt[19] & (EB2_reduce_or_143 # EB2L671Q & EB2L14) # !EB2_readout_cnt[19] & EB2L671Q & EB2L14;
EB2_readout_cnt[19] = DFFE(EB2_readout_cnt[19]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2L241 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~122 at LC5_13_W2
--operation mode is normal

EB2L241 = EB2_readout_cnt[17] # EB2_readout_cnt[16] # EB2_readout_cnt[19] # EB2_readout_cnt[18];


--EB2L741 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~263 at LC3_16_W2
--operation mode is normal

EB2L741 = EB2L141 # EB2L241 # EB2L931 # EB2L041;


--EB2_readout_cnt[12] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[12] at LC3_11_W2
--operation mode is normal

EB2_readout_cnt[12]_lut_out = EB2L671Q & (EB2L72 # EB2_readout_cnt[12] & EB2_reduce_or_143) # !EB2L671Q & EB2_readout_cnt[12] & EB2_reduce_or_143;
EB2_readout_cnt[12] = DFFE(EB2_readout_cnt[12]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[13] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[13] at LC5_11_W2
--operation mode is normal

EB2_readout_cnt[13]_lut_out = EB2_readout_cnt[13] & (EB2_reduce_or_143 # EB2L671Q & EB2L92) # !EB2_readout_cnt[13] & EB2L671Q & EB2L92;
EB2_readout_cnt[13] = DFFE(EB2_readout_cnt[13]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[14] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[14] at LC1_11_W2
--operation mode is normal

EB2_readout_cnt[14]_lut_out = EB2L671Q & (EB2L13 # EB2_readout_cnt[14] & EB2_reduce_or_143) # !EB2L671Q & EB2_readout_cnt[14] & EB2_reduce_or_143;
EB2_readout_cnt[14] = DFFE(EB2_readout_cnt[14]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[15] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[15] at LC4_11_W2
--operation mode is normal

EB2_readout_cnt[15]_lut_out = EB2_readout_cnt[15] & (EB2_reduce_or_143 # EB2L671Q & EB2L33) # !EB2_readout_cnt[15] & EB2L671Q & EB2L33;
EB2_readout_cnt[15] = DFFE(EB2_readout_cnt[15]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2L341 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~139 at LC6_11_W2
--operation mode is normal

EB2L341 = EB2_readout_cnt[13] # EB2_readout_cnt[14] # EB2_readout_cnt[15] # EB2_readout_cnt[12];


--EB2_readout_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[8] at LC6_9_W2
--operation mode is normal

EB2_readout_cnt[8]_lut_out = EB2_readout_cnt[8] & (EB2_reduce_or_143 # EB2L671Q & EB2L91) # !EB2_readout_cnt[8] & EB2L671Q & EB2L91;
EB2_readout_cnt[8] = DFFE(EB2_readout_cnt[8]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[9] at LC3_7_W2
--operation mode is normal

EB2_readout_cnt[9]_lut_out = EB2_readout_cnt[9] & (EB2_reduce_or_143 # EB2L671Q & EB2L12) # !EB2_readout_cnt[9] & EB2L671Q & EB2L12;
EB2_readout_cnt[9] = DFFE(EB2_readout_cnt[9]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[10] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[10] at LC8_9_W2
--operation mode is normal

EB2_readout_cnt[10]_lut_out = EB2_reduce_or_143 & (EB2_readout_cnt[10] # EB2L671Q & EB2L32) # !EB2_reduce_or_143 & EB2L671Q & EB2L32;
EB2_readout_cnt[10] = DFFE(EB2_readout_cnt[10]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[11] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[11] at LC4_9_W2
--operation mode is normal

EB2_readout_cnt[11]_lut_out = EB2_reduce_or_143 & (EB2_readout_cnt[11] # EB2L671Q & EB2L52) # !EB2_reduce_or_143 & EB2L671Q & EB2L52;
EB2_readout_cnt[11] = DFFE(EB2_readout_cnt[11]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2L441 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~160 at LC2_9_W2
--operation mode is normal

EB2L441 = EB2_readout_cnt[8] # EB2_readout_cnt[10] # EB2_readout_cnt[9] # EB2_readout_cnt[11];


--EB2_readout_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[4] at LC9_9_W2
--operation mode is normal

EB2_readout_cnt[4]_lut_out = EB2_reduce_or_143 & (EB2_readout_cnt[4] # EB2L671Q & EB2L11) # !EB2_reduce_or_143 & EB2L671Q & EB2L11;
EB2_readout_cnt[4] = DFFE(EB2_readout_cnt[4]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[5] at LC5_9_W2
--operation mode is normal

EB2_readout_cnt[5]_lut_out = EB2_readout_cnt[5] & (EB2_reduce_or_143 # EB2L671Q & EB2L31) # !EB2_readout_cnt[5] & EB2L671Q & EB2L31;
EB2_readout_cnt[5] = DFFE(EB2_readout_cnt[5]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[6] at LC7_9_W2
--operation mode is normal

EB2_readout_cnt[6]_lut_out = EB2_reduce_or_143 & (EB2_readout_cnt[6] # EB2L671Q & EB2L51) # !EB2_reduce_or_143 & EB2L671Q & EB2L51;
EB2_readout_cnt[6] = DFFE(EB2_readout_cnt[6]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[7] at LC1_9_W2
--operation mode is normal

EB2_readout_cnt[7]_lut_out = EB2_reduce_or_143 & (EB2_readout_cnt[7] # EB2L671Q & EB2L71) # !EB2_reduce_or_143 & EB2L671Q & EB2L71;
EB2_readout_cnt[7] = DFFE(EB2_readout_cnt[7]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2L541 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~185 at LC10_9_W2
--operation mode is normal

EB2L541 = EB2_readout_cnt[5] # EB2_readout_cnt[6] # EB2_readout_cnt[4] # !EB2_readout_cnt[7];


--EB2_readout_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[0] at LC3_8_W2
--operation mode is normal

EB2_readout_cnt[0]_lut_out = EB2L2 # EB2_readout_cnt[0] & (EB2L871Q # EB2L151);
EB2_readout_cnt[0] = DFFE(EB2_readout_cnt[0]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[1] at LC4_13_W1
--operation mode is normal

EB2_readout_cnt[1]_lut_out = EB2L1 # EB2_readout_cnt[1] & (EB2L871Q # EB2L151);
EB2_readout_cnt[1] = DFFE(EB2_readout_cnt[1]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[2] at LC2_8_W2
--operation mode is normal

EB2_readout_cnt[2]_lut_out = EB2_readout_cnt[2] & (EB2_reduce_or_143 # EB2L671Q & EB2L7) # !EB2_readout_cnt[2] & EB2L671Q & EB2L7;
EB2_readout_cnt[2] = DFFE(EB2_readout_cnt[2]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2_readout_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[3] at LC4_8_W2
--operation mode is normal

EB2_readout_cnt[3]_lut_out = EB2L9 & (EB2L671Q # EB2_readout_cnt[3] & EB2_reduce_or_143) # !EB2L9 & EB2_readout_cnt[3] & EB2_reduce_or_143;
EB2_readout_cnt[3] = DFFE(EB2_readout_cnt[3]_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--EB2L641 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~214 at LC1_8_W2
--operation mode is normal

EB2L641 = EB2_readout_cnt[0] # EB2_readout_cnt[1] # EB2_readout_cnt[2] # EB2_readout_cnt[3];


--EB2L841 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_nor_32~268 at LC6_7_W2
--operation mode is normal

EB2L841 = EB2L541 # EB2L341 # EB2L441 # EB2L641;


--EB2L351 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_58_rtl_1~4 at LC9_12_W1
--operation mode is normal

EB2L351 = EB2L571Q # EB2L771Q & (EB2L841 # EB2L741);


--EB2L471Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~8 at LC10_12_W1
--operation mode is normal

EB2L471Q_lut_out = !EB2L081Q & (EB2L471Q # DB2L352Q);
EB2L471Q = DFFE(EB2L471Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--EB2_rst_divide is atwd:atwd1|atwd_readout:inst_atwd_readout|rst_divide at LC3_8_W1
--operation mode is normal

EB2_rst_divide_lut_out = EB2_rst_divide & (EB2L871Q # !EB2L451) # !EB2L471Q;
EB2_rst_divide = DFFE(EB2_rst_divide_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--N1L21 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_537~0 at LC3_10_I1
--operation mode is normal

N1L21 = AB1_command_1_local[16] & (JB5_sload_path[1] # AB1_command_1_local[17]) # !AB1_command_1_local[16] & !AB1_command_1_local[17] & JB5_sload_path[0];


--N1L31 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_537~1 at LC6_10_I1
--operation mode is normal

N1L31 = N1L21 & (JB5_sload_path[3] # !AB1_command_1_local[17]) # !N1L21 & JB5_sload_path[2] & AB1_command_1_local[17];


--N1L01 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_536~0 at LC7_12_I1
--operation mode is normal

N1L01 = AB1_command_1_local[17] & (JB5_sload_path[14] # AB1_command_1_local[16]) # !AB1_command_1_local[17] & JB5_sload_path[12] & !AB1_command_1_local[16];


--N1L11 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_536~1 at LC10_12_I1
--operation mode is normal

N1L11 = N1L01 & (JB5_sload_path[15] # !AB1_command_1_local[16]) # !N1L01 & AB1_command_1_local[16] & JB5_sload_path[13];


--N1L8 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_535~0 at LC8_12_I1
--operation mode is normal

N1L8 = AB1_command_1_local[16] & (JB5_sload_path[9] # AB1_command_1_local[17]) # !AB1_command_1_local[16] & JB5_sload_path[8] & !AB1_command_1_local[17];


--N1L9 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_535~1 at LC9_12_I1
--operation mode is normal

N1L9 = N1L8 & (JB5_sload_path[11] # !AB1_command_1_local[17]) # !N1L8 & AB1_command_1_local[17] & JB5_sload_path[10];


--N1L7 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_534~0 at LC3_12_I1
--operation mode is normal

N1L7 = AB1_command_1_local[18] & (AB1_command_1_local[19] # N1L11) # !AB1_command_1_local[18] & N1L9 & !AB1_command_1_local[19];


--N1L41 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_538~0 at LC5_10_I1
--operation mode is normal

N1L41 = AB1_command_1_local[17] & (AB1_command_1_local[16] # JB5_sload_path[6]) # !AB1_command_1_local[17] & !AB1_command_1_local[16] & JB5_sload_path[4];


--N1L51 is fe_testpulse:inst_fe_testpulse|Mux_5_rtl_538~1 at LC8_10_I1
--operation mode is normal

N1L51 = N1L41 & (JB5_sload_path[7] # !AB1_command_1_local[16]) # !N1L41 & AB1_command_1_local[16] & JB5_sload_path[5];


--M1L26Q is fe_r2r:inst_fe_r2r|state~11 at LC6_1_N2
--operation mode is normal

M1L26Q_lut_out = AB1_command_0_local[30] & (M1L83 # !M1_reduce_nor_33 & M1L16Q);
M1L26Q = DFFE(M1L26Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1L16Q is fe_r2r:inst_fe_r2r|state~10 at LC8_2_N2
--operation mode is normal

M1L16Q_lut_out = AB1_command_0_local[30] & (M1L92 # M1L16Q & M1_reduce_nor_33);
M1L16Q = DFFE(M1L16Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1L95Q is fe_r2r:inst_fe_r2r|state~8 at LC5_10_N2
--operation mode is normal

M1L95Q_lut_out = AB1_command_0_local[30] & !M1L85 & (M1_reduce_nor_43 # !M1L26Q);
M1L95Q = DFFE(M1L95Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1L44 is fe_r2r:inst_fe_r2r|i~2860 at LC9_2_N2
--operation mode is normal

M1L44 = M1L26Q # M1L16Q # !M1L95Q;


--M1L06Q is fe_r2r:inst_fe_r2r|state~9 at LC4_2_N2
--operation mode is normal

M1L06Q_lut_out = AB1_command_0_local[30] & (M1L93 # !M1L95Q & !M1_reduce_nor_7);
M1L06Q = DFFE(M1L06Q_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--M1L45 is fe_r2r:inst_fe_r2r|reduce_nor_17~0 at LC7_3_N2
--operation mode is normal

M1L45 = !M1_cntp[1] & !M1_cntp[0] & !M1_cntp[2];


--M1L63 is fe_r2r:inst_fe_r2r|i~951 at LC5_2_N2
--operation mode is normal

M1L63 = M1_cntp[3] & (M1L44 # M1L06Q & !M1L45);


--M1L04 is fe_r2r:inst_fe_r2r|i~2833 at LC8_3_N2
--operation mode is normal

M1L04 = M1_cntp[1] & M1_cntp[0] & M1_cntp[2];


--M1L52 is fe_r2r:inst_fe_r2r|i~169 at LC3_14_N2
--operation mode is normal

M1L52 = M1_cntp[2] & (M1L16Q # M1L26Q);


--M1_reduce_nor_17 is fe_r2r:inst_fe_r2r|reduce_nor_17 at LC7_14_N2
--operation mode is normal

M1_reduce_nor_17 = M1_cntp[3] # M1_cntp[2] # M1_cntp[0] # M1_cntp[1];


--M1L2 is fe_r2r:inst_fe_r2r|add_19_rtl_280~10 at LC4_14_N2
--operation mode is normal

M1L2 = M1_cntp[2] $ (M1_cntp[1] # M1_cntp[0]);


--M1L54 is fe_r2r:inst_fe_r2r|i~2871 at LC6_14_N2
--operation mode is normal

M1L54 = M1L52 # !M1L2 & M1_reduce_nor_17 & M1L06Q;


--M1L03 is fe_r2r:inst_fe_r2r|i~261 at LC4_15_N2
--operation mode is normal

M1L03 = M1_cntp[2] & (M1_cntp[3] # !M1_cntp[1] # !M1_cntp[0]) # !M1_cntp[2] & M1_cntp[0] & M1_cntp[1];


--M1L62 is fe_r2r:inst_fe_r2r|i~178 at LC5_4_N2
--operation mode is normal

M1L62 = M1_cntp[1] & (M1L16Q # M1L26Q);


--M1L1 is fe_r2r:inst_fe_r2r|add_19_rtl_280~5 at LC9_3_N2
--operation mode is normal

M1L1 = M1_cntp[1] $ M1_cntp[0];


--M1L64 is fe_r2r:inst_fe_r2r|i~2881 at LC4_3_N2
--operation mode is normal

M1L64 = M1L62 # !M1L1 & M1_reduce_nor_17 & M1L06Q;


--M1L13 is fe_r2r:inst_fe_r2r|i~270 at LC3_3_N2
--operation mode is normal

M1L13 = M1_cntp[0] & (M1_cntp[3] & M1_cntp[2] # !M1_cntp[1]) # !M1_cntp[0] & M1_cntp[1];


--M1L24 is fe_r2r:inst_fe_r2r|i~2835 at LC2_14_N2
--operation mode is normal

M1L24 = !M1L16Q & !M1L26Q;


--M1L74 is fe_r2r:inst_fe_r2r|i~2891 at LC10_14_N2
--operation mode is normal

M1L74 = M1_cntp[0] & !M1L24 # !M1_cntp[0] & M1L06Q & M1_reduce_nor_17;


--M1L23 is fe_r2r:inst_fe_r2r|i~279 at LC5_15_N2
--operation mode is normal

M1L23 = M1_cntp[2] & M1_cntp[1] & M1_cntp[3] # !M1_cntp[0];


--M1L84 is fe_r2r:inst_fe_r2r|i~2900 at LC6_3_N2
--operation mode is normal

M1L84 = M1L06Q # M1L16Q # !M1L95Q;


--M1L75 is fe_r2r:inst_fe_r2r|reduce_nor_43~0 at LC6_4_N2
--operation mode is normal

M1L75 = !M1_cntn[0] & !M1_cntn[1] & !M1_cntn[2];


--M1L73 is fe_r2r:inst_fe_r2r|i~1491 at LC9_4_N2
--operation mode is normal

M1L73 = M1_cntn[3] & (M1L84 # M1L26Q & !M1L75);


--M1L14 is fe_r2r:inst_fe_r2r|i~2834 at LC3_4_N2
--operation mode is normal

M1L14 = M1_cntn[0] & M1_cntn[1] & M1_cntn[2];


--M1L72 is fe_r2r:inst_fe_r2r|i~206 at LC1_5_N2
--operation mode is normal

M1L72 = M1_cntn[2] & (M1L06Q # !M1L95Q);


--M1_reduce_nor_43 is fe_r2r:inst_fe_r2r|reduce_nor_43 at LC9_5_N2
--operation mode is normal

M1_reduce_nor_43 = M1_cntn[2] # M1_cntn[0] # M1_cntn[3] # M1_cntn[1];


--M1L4 is fe_r2r:inst_fe_r2r|add_45_rtl_281~10 at LC2_5_N2
--operation mode is normal

M1L4 = M1_cntn[2] $ (M1_cntn[0] # M1_cntn[1]);


--M1L94 is fe_r2r:inst_fe_r2r|i~2911 at LC4_5_N2
--operation mode is normal

M1L94 = M1L72 # M1L26Q & M1_reduce_nor_43 & !M1L4;


--M1L33 is fe_r2r:inst_fe_r2r|i~297 at LC6_5_N2
--operation mode is normal

M1L33 = M1_cntn[2] & (M1_cntn[3] # !M1_cntn[1] # !M1_cntn[0]) # !M1_cntn[2] & M1_cntn[0] & M1_cntn[1];


--M1L82 is fe_r2r:inst_fe_r2r|i~215 at LC7_2_N2
--operation mode is normal

M1L82 = M1_cntn[1] & (M1L06Q # !M1L95Q);


--M1L3 is fe_r2r:inst_fe_r2r|add_45_rtl_281~5 at LC9_1_N2
--operation mode is normal

M1L3 = M1_cntn[1] $ M1_cntn[0];


--M1L05 is fe_r2r:inst_fe_r2r|i~2921 at LC8_1_N2
--operation mode is normal

M1L05 = M1L82 # !M1L3 & M1L26Q & M1_reduce_nor_43;


--M1L43 is fe_r2r:inst_fe_r2r|i~306 at LC1_1_N2
--operation mode is normal

M1L43 = M1_cntn[0] & (M1_cntn[2] & M1_cntn[3] # !M1_cntn[1]) # !M1_cntn[0] & M1_cntn[1];


--M1L34 is fe_r2r:inst_fe_r2r|i~2836 at LC7_5_N2
--operation mode is normal

M1L34 = M1L95Q & !M1L06Q;


--M1L15 is fe_r2r:inst_fe_r2r|i~2931 at LC3_5_N2
--operation mode is normal

M1L15 = M1_cntn[0] & !M1L34 # !M1_cntn[0] & M1L26Q & M1_reduce_nor_43;


--M1L53 is fe_r2r:inst_fe_r2r|i~315 at LC8_5_N2
--operation mode is normal

M1L53 = M1_cntn[2] & M1_cntn[3] & M1_cntn[1] # !M1_cntn[0];


--V1L52 is r2r:inst_r2r|i~235 at LC9_7_P3
--operation mode is normal

V1L52 = V1_cnt[5] & (V1_cnt[6] # !V1_up) # !V1_cnt[5] & (V1_cnt[0] # V1_cnt[6] & V1_up);


--V1L63 is r2r:inst_r2r|up~0 at LC4_6_P3
--operation mode is normal

V1L63 = !V1L52 & AB1_command_0_local[28] & !V1L72;


--Y1_LEDdelay[1] is single_led:inst_single_led|LEDdelay[1] at LC6_4_B1
--operation mode is normal

Y1_LEDdelay[1]_lut_out = Y1_LEDdelay[0];
Y1_LEDdelay[1] = DFFE(Y1_LEDdelay[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--K1_coinc_down_high_delay[1] is coinc:inst_coinc|coinc_down_high_delay[1] at LC9_15_I1
--operation mode is normal

K1_coinc_down_high_delay[1]_lut_out = K1_coinc_down_high_delay[0];
K1_coinc_down_high_delay[1] = DFFE(K1_coinc_down_high_delay[1]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--K1_wait_cnt[28] is coinc:inst_coinc|wait_cnt[28] at LC9_16_I3
--operation mode is normal

K1_wait_cnt[28]_lut_out = K1L712 & (K1L021 # K1_wait_cnt[28] & K1L612) # !K1L712 & K1_wait_cnt[28] & K1L612;
K1_wait_cnt[28] = DFFE(K1_wait_cnt[28]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[29] is coinc:inst_coinc|wait_cnt[29] at LC10_16_I3
--operation mode is normal

K1_wait_cnt[29]_lut_out = K1L712 & (K1L221 # K1_wait_cnt[29] & K1L612) # !K1L712 & K1_wait_cnt[29] & K1L612;
K1_wait_cnt[29] = DFFE(K1_wait_cnt[29]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[30] is coinc:inst_coinc|wait_cnt[30] at LC6_15_I3
--operation mode is normal

K1_wait_cnt[30]_lut_out = K1L712 & (K1L421 # K1_wait_cnt[30] & K1L612) # !K1L712 & K1_wait_cnt[30] & K1L612;
K1_wait_cnt[30] = DFFE(K1_wait_cnt[30]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[31] is coinc:inst_coinc|wait_cnt[31] at LC7_16_I3
--operation mode is normal

K1_wait_cnt[31]_lut_out = K1L712 & (K1L621 # K1L612 & K1_wait_cnt[31]) # !K1L712 & K1L612 & K1_wait_cnt[31];
K1_wait_cnt[31] = DFFE(K1_wait_cnt[31]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1L602 is coinc:inst_coinc|reduce_nor_96~107 at LC8_16_I3
--operation mode is normal

K1L602 = K1_wait_cnt[31] # K1_wait_cnt[29] # K1_wait_cnt[30] # K1_wait_cnt[28];


--K1_wait_cnt[24] is coinc:inst_coinc|wait_cnt[24] at LC9_15_I3
--operation mode is normal

K1_wait_cnt[24]_lut_out = K1_wait_cnt[24] & (K1L612 # K1L712 & K1L211) # !K1_wait_cnt[24] & K1L712 & K1L211;
K1_wait_cnt[24] = DFFE(K1_wait_cnt[24]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[25] is coinc:inst_coinc|wait_cnt[25] at LC7_15_I3
--operation mode is normal

K1_wait_cnt[25]_lut_out = K1_wait_cnt[25] & (K1L612 # K1L712 & K1L411) # !K1_wait_cnt[25] & K1L712 & K1L411;
K1_wait_cnt[25] = DFFE(K1_wait_cnt[25]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[26] is coinc:inst_coinc|wait_cnt[26] at LC10_15_I3
--operation mode is normal

K1_wait_cnt[26]_lut_out = K1L712 & (K1L611 # K1_wait_cnt[26] & K1L612) # !K1L712 & K1_wait_cnt[26] & K1L612;
K1_wait_cnt[26] = DFFE(K1_wait_cnt[26]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[27] is coinc:inst_coinc|wait_cnt[27] at LC5_15_I3
--operation mode is normal

K1_wait_cnt[27]_lut_out = K1L712 & (K1L811 # K1_wait_cnt[27] & K1L612) # !K1L712 & K1_wait_cnt[27] & K1L612;
K1_wait_cnt[27] = DFFE(K1_wait_cnt[27]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1L702 is coinc:inst_coinc|reduce_nor_96~112 at LC3_15_I3
--operation mode is normal

K1L702 = K1_wait_cnt[25] # K1_wait_cnt[26] # K1_wait_cnt[27] # K1_wait_cnt[24];


--K1_wait_cnt[20] is coinc:inst_coinc|wait_cnt[20] at LC7_13_I3
--operation mode is normal

K1_wait_cnt[20]_lut_out = K1L712 & (K1L401 # K1_wait_cnt[20] & K1L612) # !K1L712 & K1_wait_cnt[20] & K1L612;
K1_wait_cnt[20] = DFFE(K1_wait_cnt[20]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[21] is coinc:inst_coinc|wait_cnt[21] at LC8_13_I3
--operation mode is normal

K1_wait_cnt[21]_lut_out = K1L712 & (K1L601 # K1_wait_cnt[21] & K1L612) # !K1L712 & K1_wait_cnt[21] & K1L612;
K1_wait_cnt[21] = DFFE(K1_wait_cnt[21]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[22] is coinc:inst_coinc|wait_cnt[22] at LC9_13_I3
--operation mode is normal

K1_wait_cnt[22]_lut_out = K1L712 & (K1L801 # K1_wait_cnt[22] & K1L612) # !K1L712 & K1_wait_cnt[22] & K1L612;
K1_wait_cnt[22] = DFFE(K1_wait_cnt[22]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[23] is coinc:inst_coinc|wait_cnt[23] at LC2_13_I3
--operation mode is normal

K1_wait_cnt[23]_lut_out = K1L712 & (K1L011 # K1_wait_cnt[23] & K1L612) # !K1L712 & K1_wait_cnt[23] & K1L612;
K1_wait_cnt[23] = DFFE(K1_wait_cnt[23]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1L802 is coinc:inst_coinc|reduce_nor_96~121 at LC4_13_I3
--operation mode is normal

K1L802 = K1_wait_cnt[21] # K1_wait_cnt[22] # K1_wait_cnt[20] # K1_wait_cnt[23];


--K1_wait_cnt[16] is coinc:inst_coinc|wait_cnt[16] at LC3_13_I3
--operation mode is normal

K1_wait_cnt[16]_lut_out = K1L712 & (K1L69 # K1_wait_cnt[16] & K1L612) # !K1L712 & K1_wait_cnt[16] & K1L612;
K1_wait_cnt[16] = DFFE(K1_wait_cnt[16]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[17] is coinc:inst_coinc|wait_cnt[17] at LC5_13_I3
--operation mode is normal

K1_wait_cnt[17]_lut_out = K1L712 & (K1L89 # K1_wait_cnt[17] & K1L612) # !K1L712 & K1_wait_cnt[17] & K1L612;
K1_wait_cnt[17] = DFFE(K1_wait_cnt[17]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[18] is coinc:inst_coinc|wait_cnt[18] at LC10_13_I3
--operation mode is normal

K1_wait_cnt[18]_lut_out = K1L712 & (K1L001 # K1_wait_cnt[18] & K1L612) # !K1L712 & K1_wait_cnt[18] & K1L612;
K1_wait_cnt[18] = DFFE(K1_wait_cnt[18]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[19] is coinc:inst_coinc|wait_cnt[19] at LC1_13_I3
--operation mode is normal

K1_wait_cnt[19]_lut_out = K1L712 & (K1L201 # K1_wait_cnt[19] & K1L612) # !K1L712 & K1_wait_cnt[19] & K1L612;
K1_wait_cnt[19] = DFFE(K1_wait_cnt[19]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1L902 is coinc:inst_coinc|reduce_nor_96~134 at LC6_13_I3
--operation mode is normal

K1L902 = K1_wait_cnt[16] # K1_wait_cnt[18] # K1_wait_cnt[17] # K1_wait_cnt[19];


--K1L412 is coinc:inst_coinc|reduce_nor_96~275 at LC8_15_I3
--operation mode is normal

K1L412 = K1L902 # K1L602 # K1L802 # K1L702;


--K1_wait_cnt[12] is coinc:inst_coinc|wait_cnt[12] at LC5_5_I3
--operation mode is normal

K1_wait_cnt[12]_lut_out = K1L712 & (K1L88 # K1_wait_cnt[12] & K1L612) # !K1L712 & K1_wait_cnt[12] & K1L612;
K1_wait_cnt[12] = DFFE(K1_wait_cnt[12]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[13] is coinc:inst_coinc|wait_cnt[13] at LC5_4_I3
--operation mode is normal

K1_wait_cnt[13]_lut_out = K1L612 & (K1_wait_cnt[13] # K1L09 & K1L712) # !K1L612 & K1L09 & K1L712;
K1_wait_cnt[13] = DFFE(K1_wait_cnt[13]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[14] is coinc:inst_coinc|wait_cnt[14] at LC7_11_I3
--operation mode is normal

K1_wait_cnt[14]_lut_out = K1_wait_cnt[14] & (K1L612 # K1L712 & K1L29) # !K1_wait_cnt[14] & K1L712 & K1L29;
K1_wait_cnt[14] = DFFE(K1_wait_cnt[14]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[15] is coinc:inst_coinc|wait_cnt[15] at LC1_11_I3
--operation mode is normal

K1_wait_cnt[15]_lut_out = K1L49 & (K1L712 # K1_wait_cnt[15] & K1L612) # !K1L49 & K1_wait_cnt[15] & K1L612;
K1_wait_cnt[15] = DFFE(K1_wait_cnt[15]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1L012 is coinc:inst_coinc|reduce_nor_96~151 at LC2_11_I3
--operation mode is normal

K1L012 = K1_wait_cnt[12] # K1_wait_cnt[15] # K1_wait_cnt[14] # K1_wait_cnt[13];


--K1_wait_cnt[8] is coinc:inst_coinc|wait_cnt[8] at LC1_10_I3
--operation mode is normal

K1_wait_cnt[8]_lut_out = K1L08 & (K1L712 # K1L612 & K1_wait_cnt[8]) # !K1L08 & K1L612 & K1_wait_cnt[8];
K1_wait_cnt[8] = DFFE(K1_wait_cnt[8]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[9] is coinc:inst_coinc|wait_cnt[9] at LC3_11_I3
--operation mode is normal

K1_wait_cnt[9]_lut_out = K1L712 & (K1L28 # K1_wait_cnt[9] & K1L612) # !K1L712 & K1_wait_cnt[9] & K1L612;
K1_wait_cnt[9] = DFFE(K1_wait_cnt[9]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[10] is coinc:inst_coinc|wait_cnt[10] at LC8_11_I3
--operation mode is normal

K1_wait_cnt[10]_lut_out = K1_wait_cnt[10] & (K1L612 # K1L48 & K1L712) # !K1_wait_cnt[10] & K1L48 & K1L712;
K1_wait_cnt[10] = DFFE(K1_wait_cnt[10]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[11] is coinc:inst_coinc|wait_cnt[11] at LC9_11_I3
--operation mode is normal

K1_wait_cnt[11]_lut_out = K1_wait_cnt[11] & (K1L612 # K1L712 & K1L68) # !K1_wait_cnt[11] & K1L712 & K1L68;
K1_wait_cnt[11] = DFFE(K1_wait_cnt[11]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1L112 is coinc:inst_coinc|reduce_nor_96~172 at LC6_11_I3
--operation mode is normal

K1L112 = K1_wait_cnt[11] # K1_wait_cnt[8] # K1_wait_cnt[10] # K1_wait_cnt[9];


--K1_wait_cnt[4] is coinc:inst_coinc|wait_cnt[4] at LC6_9_I3
--operation mode is normal

K1_wait_cnt[4]_lut_out = K1L712 & (K1L27 # K1_wait_cnt[4] & K1L612) # !K1L712 & K1_wait_cnt[4] & K1L612;
K1_wait_cnt[4] = DFFE(K1_wait_cnt[4]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[5] is coinc:inst_coinc|wait_cnt[5] at LC5_9_I3
--operation mode is normal

K1_wait_cnt[5]_lut_out = K1L712 & (K1L47 # K1_wait_cnt[5] & K1L612) # !K1L712 & K1_wait_cnt[5] & K1L612;
K1_wait_cnt[5] = DFFE(K1_wait_cnt[5]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[6] is coinc:inst_coinc|wait_cnt[6] at LC7_9_I3
--operation mode is normal

K1_wait_cnt[6]_lut_out = K1L612 & (K1_wait_cnt[6] # K1L67 & K1L712) # !K1L612 & K1L67 & K1L712;
K1_wait_cnt[6] = DFFE(K1_wait_cnt[6]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[7] is coinc:inst_coinc|wait_cnt[7] at LC4_11_I3
--operation mode is normal

K1_wait_cnt[7]_lut_out = K1_wait_cnt[7] & (K1L612 # K1L712 & K1L87) # !K1_wait_cnt[7] & K1L712 & K1L87;
K1_wait_cnt[7] = DFFE(K1_wait_cnt[7]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1L212 is coinc:inst_coinc|reduce_nor_96~197 at LC3_10_I3
--operation mode is normal

K1L212 = K1_wait_cnt[5] # K1_wait_cnt[6] # K1_wait_cnt[4] # K1_wait_cnt[7];


--K1_wait_cnt[0] is coinc:inst_coinc|wait_cnt[0] at LC10_11_I3
--operation mode is normal

K1_wait_cnt[0]_lut_out = K1_wait_cnt[0] & (K1L612 # K1L46 & K1L712) # !K1_wait_cnt[0] & K1L46 & K1L712;
K1_wait_cnt[0] = DFFE(K1_wait_cnt[0]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[1] is coinc:inst_coinc|wait_cnt[1] at LC4_4_I1
--operation mode is normal

K1_wait_cnt[1]_lut_out = K1L022 # K1_wait_cnt[1] & K1_reduce_nor_22 & !K1L822Q;
K1_wait_cnt[1] = DFFE(K1_wait_cnt[1]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[3] is coinc:inst_coinc|wait_cnt[3] at LC4_9_I3
--operation mode is normal

K1_wait_cnt[3]_lut_out = K1L712 & (K1L07 # K1_wait_cnt[3] & K1L612) # !K1L712 & K1_wait_cnt[3] & K1L612;
K1_wait_cnt[3] = DFFE(K1_wait_cnt[3]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1_wait_cnt[2] is coinc:inst_coinc|wait_cnt[2] at LC3_4_I3
--operation mode is normal

K1_wait_cnt[2]_lut_out = K1L812 # K1L912 # K1L612 & K1_wait_cnt[2];
K1_wait_cnt[2] = DFFE(K1_wait_cnt[2]_lut_out, GLOBAL(MB1_outclock0), , , K1L562);


--K1L312 is coinc:inst_coinc|reduce_nor_96~226 at LC2_10_I3
--operation mode is normal

K1L312 = K1_wait_cnt[1] # K1_wait_cnt[3] # K1_wait_cnt[0] # !K1_wait_cnt[2];


--K1L512 is coinc:inst_coinc|reduce_nor_96~280 at LC4_10_I3
--operation mode is normal

K1L512 = K1L212 # K1L012 # K1L312 # K1L112;


--K1L132 is coinc:inst_coinc|state~169 at LC3_5_I1
--operation mode is normal

K1L132 = K1L922Q & (K1L512 # K1L412 # !K1L871);


--K1_cnt[28] is coinc:inst_coinc|cnt[28] at LC7_8_Z2
--operation mode is normal

K1_cnt[28]_lut_out = K1_cnt[28] & (K1L122 # K1L75 & K1L612) # !K1_cnt[28] & K1L75 & K1L612;
K1_cnt[28] = DFFE(K1_cnt[28]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[29] is coinc:inst_coinc|cnt[29] at LC1_8_Z2
--operation mode is normal

K1_cnt[29]_lut_out = K1L95 & (K1L612 # K1_cnt[29] & K1L122) # !K1L95 & K1_cnt[29] & K1L122;
K1_cnt[29] = DFFE(K1_cnt[29]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[30] is coinc:inst_coinc|cnt[30] at LC9_8_Z2
--operation mode is normal

K1_cnt[30]_lut_out = K1L16 & (K1L612 # K1_cnt[30] & K1L122) # !K1L16 & K1_cnt[30] & K1L122;
K1_cnt[30] = DFFE(K1_cnt[30]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[31] is coinc:inst_coinc|cnt[31] at LC10_8_Z2
--operation mode is normal

K1_cnt[31]_lut_out = K1_cnt[31] & (K1L122 # K1L612 & K1L36) # !K1_cnt[31] & K1L612 & K1L36;
K1_cnt[31] = DFFE(K1_cnt[31]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1L591 is coinc:inst_coinc|reduce_nor_22~125 at LC10_7_Z2
--operation mode is normal

K1L591 = K1_cnt[29] # K1_cnt[28] # K1_cnt[30] # K1_cnt[31];


--K1_cnt[24] is coinc:inst_coinc|cnt[24] at LC6_4_Z2
--operation mode is normal

K1_cnt[24]_lut_out = K1_cnt[24] & (K1L122 # K1L612 & K1L94) # !K1_cnt[24] & K1L612 & K1L94;
K1_cnt[24] = DFFE(K1_cnt[24]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[25] is coinc:inst_coinc|cnt[25] at LC8_4_Z2
--operation mode is normal

K1_cnt[25]_lut_out = K1L612 & (K1L15 # K1_cnt[25] & K1L122) # !K1L612 & K1_cnt[25] & K1L122;
K1_cnt[25] = DFFE(K1_cnt[25]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[26] is coinc:inst_coinc|cnt[26] at LC7_4_Z2
--operation mode is normal

K1_cnt[26]_lut_out = K1L35 & (K1L612 # K1_cnt[26] & K1L122) # !K1L35 & K1_cnt[26] & K1L122;
K1_cnt[26] = DFFE(K1_cnt[26]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[27] is coinc:inst_coinc|cnt[27] at LC5_8_Z2
--operation mode is normal

K1_cnt[27]_lut_out = K1L612 & (K1L55 # K1_cnt[27] & K1L122) # !K1L612 & K1_cnt[27] & K1L122;
K1_cnt[27] = DFFE(K1_cnt[27]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1L691 is coinc:inst_coinc|reduce_nor_22~130 at LC10_4_Z2
--operation mode is normal

K1L691 = K1_cnt[24] # K1_cnt[25] # K1_cnt[27] # K1_cnt[26];


--K1_cnt[20] is coinc:inst_coinc|cnt[20] at LC7_6_Z2
--operation mode is normal

K1_cnt[20]_lut_out = K1_cnt[20] & (K1L122 # K1L612 & K1L14) # !K1_cnt[20] & K1L612 & K1L14;
K1_cnt[20] = DFFE(K1_cnt[20]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[21] is coinc:inst_coinc|cnt[21] at LC6_6_Z2
--operation mode is normal

K1_cnt[21]_lut_out = K1_cnt[21] & (K1L122 # K1L612 & K1L34) # !K1_cnt[21] & K1L612 & K1L34;
K1_cnt[21] = DFFE(K1_cnt[21]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[22] is coinc:inst_coinc|cnt[22] at LC10_6_Z2
--operation mode is normal

K1_cnt[22]_lut_out = K1_cnt[22] & (K1L122 # K1L612 & K1L54) # !K1_cnt[22] & K1L612 & K1L54;
K1_cnt[22] = DFFE(K1_cnt[22]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[23] is coinc:inst_coinc|cnt[23] at LC4_6_Z2
--operation mode is normal

K1_cnt[23]_lut_out = K1_cnt[23] & (K1L122 # K1L612 & K1L74) # !K1_cnt[23] & K1L612 & K1L74;
K1_cnt[23] = DFFE(K1_cnt[23]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1L791 is coinc:inst_coinc|reduce_nor_22~139 at LC1_6_Z2
--operation mode is normal

K1L791 = K1_cnt[22] # K1_cnt[21] # K1_cnt[23] # K1_cnt[20];


--K1_cnt[16] is coinc:inst_coinc|cnt[16] at LC5_6_Z2
--operation mode is normal

K1_cnt[16]_lut_out = K1_cnt[16] & (K1L122 # K1L612 & K1L33) # !K1_cnt[16] & K1L612 & K1L33;
K1_cnt[16] = DFFE(K1_cnt[16]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[17] is coinc:inst_coinc|cnt[17] at LC8_6_Z2
--operation mode is normal

K1_cnt[17]_lut_out = K1_cnt[17] & (K1L122 # K1L612 & K1L53) # !K1_cnt[17] & K1L612 & K1L53;
K1_cnt[17] = DFFE(K1_cnt[17]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[18] is coinc:inst_coinc|cnt[18] at LC2_6_Z2
--operation mode is normal

K1_cnt[18]_lut_out = K1_cnt[18] & (K1L122 # K1L612 & K1L73) # !K1_cnt[18] & K1L612 & K1L73;
K1_cnt[18] = DFFE(K1_cnt[18]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[19] is coinc:inst_coinc|cnt[19] at LC8_7_Z2
--operation mode is normal

K1_cnt[19]_lut_out = K1L93 & (K1L612 # K1_cnt[19] & K1L122) # !K1L93 & K1_cnt[19] & K1L122;
K1_cnt[19] = DFFE(K1_cnt[19]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1L891 is coinc:inst_coinc|reduce_nor_22~152 at LC9_7_Z2
--operation mode is normal

K1L891 = K1_cnt[17] # K1_cnt[18] # K1_cnt[16] # K1_cnt[19];


--K1L302 is coinc:inst_coinc|reduce_nor_22~293 at LC9_6_Z2
--operation mode is normal

K1L302 = K1L791 # K1L591 # K1L691 # K1L891;


--K1_cnt[12] is coinc:inst_coinc|cnt[12] at LC3_4_Z2
--operation mode is normal

K1_cnt[12]_lut_out = K1_cnt[12] & (K1L122 # K1L612 & K1L52) # !K1_cnt[12] & K1L612 & K1L52;
K1_cnt[12] = DFFE(K1_cnt[12]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[13] is coinc:inst_coinc|cnt[13] at LC1_4_Z2
--operation mode is normal

K1_cnt[13]_lut_out = K1_cnt[13] & (K1L122 # K1L612 & K1L72) # !K1_cnt[13] & K1L612 & K1L72;
K1_cnt[13] = DFFE(K1_cnt[13]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[14] is coinc:inst_coinc|cnt[14] at LC5_4_Z2
--operation mode is normal

K1_cnt[14]_lut_out = K1L122 & (K1_cnt[14] # K1L612 & K1L92) # !K1L122 & K1L612 & K1L92;
K1_cnt[14] = DFFE(K1_cnt[14]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[15] is coinc:inst_coinc|cnt[15] at LC4_4_Z2
--operation mode is normal

K1_cnt[15]_lut_out = K1_cnt[15] & (K1L122 # K1L612 & K1L13) # !K1_cnt[15] & K1L612 & K1L13;
K1_cnt[15] = DFFE(K1_cnt[15]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1L991 is coinc:inst_coinc|reduce_nor_22~169 at LC2_4_Z2
--operation mode is normal

K1L991 = K1_cnt[13] # K1_cnt[14] # K1_cnt[15] # K1_cnt[12];


--K1_cnt[11] is coinc:inst_coinc|cnt[11] at LC7_2_Z2
--operation mode is normal

K1_cnt[11]_lut_out = K1L612 & (K1L32 # K1_cnt[11] & K1L122) # !K1L612 & K1_cnt[11] & K1L122;
K1_cnt[11] = DFFE(K1_cnt[11]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[8] is coinc:inst_coinc|cnt[8] at LC2_2_Z2
--operation mode is normal

K1_cnt[8]_lut_out = K1L122 & (K1_cnt[8] # !K1L822Q & K1L422) # !K1L122 & !K1L822Q & K1L422;
K1_cnt[8] = DFFE(K1_cnt[8]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[9] is coinc:inst_coinc|cnt[9] at LC9_2_Z2
--operation mode is normal

K1_cnt[9]_lut_out = K1L322 & (K1_cnt[9] & K1L122 # !K1L822Q) # !K1L322 & K1_cnt[9] & K1L122;
K1_cnt[9] = DFFE(K1_cnt[9]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[10] is coinc:inst_coinc|cnt[10] at LC10_13_Z2
--operation mode is normal

K1_cnt[10]_lut_out = K1L822Q & K1_cnt[10] & K1L122 # !K1L822Q & (K1L222 # K1_cnt[10] & K1L122);
K1_cnt[10] = DFFE(K1_cnt[10]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1L002 is coinc:inst_coinc|reduce_nor_22~190 at LC8_2_Z2
--operation mode is normal

K1L002 = K1_cnt[11] # !K1_cnt[8] # !K1_cnt[10] # !K1_cnt[9];


--K1_cnt[5] is coinc:inst_coinc|cnt[5] at LC6_2_Z2
--operation mode is normal

K1_cnt[5]_lut_out = K1_cnt[5] & (K1L122 # K1L11 & K1L612) # !K1_cnt[5] & K1L11 & K1L612;
K1_cnt[5] = DFFE(K1_cnt[5]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[4] is coinc:inst_coinc|cnt[4] at LC8_13_Z2
--operation mode is normal

K1_cnt[4]_lut_out = K1L822Q & K1_cnt[4] & K1L122 # !K1L822Q & (K1L722 # K1_cnt[4] & K1L122);
K1_cnt[4] = DFFE(K1_cnt[4]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[6] is coinc:inst_coinc|cnt[6] at LC5_13_Z2
--operation mode is normal

K1_cnt[6]_lut_out = K1L822Q & K1_cnt[6] & K1L122 # !K1L822Q & (K1L622 # K1_cnt[6] & K1L122);
K1_cnt[6] = DFFE(K1_cnt[6]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[7] is coinc:inst_coinc|cnt[7] at LC9_13_Z2
--operation mode is normal

K1_cnt[7]_lut_out = K1L822Q & K1_cnt[7] & K1L122 # !K1L822Q & (K1L522 # K1_cnt[7] & K1L122);
K1_cnt[7] = DFFE(K1_cnt[7]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1L102 is coinc:inst_coinc|reduce_nor_22~215 at LC3_12_Z2
--operation mode is normal

K1L102 = K1_cnt[5] # !K1_cnt[6] # !K1_cnt[4] # !K1_cnt[7];


--K1_cnt[0] is coinc:inst_coinc|cnt[0] at LC3_1_Z2
--operation mode is normal

K1_cnt[0]_lut_out = K1L1 & (K1L612 # K1_cnt[0] & K1L122) # !K1L1 & K1_cnt[0] & K1L122;
K1_cnt[0] = DFFE(K1_cnt[0]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[1] is coinc:inst_coinc|cnt[1] at LC4_1_Z2
--operation mode is normal

K1_cnt[1]_lut_out = K1L122 & (K1_cnt[1] # K1L3 & K1L612) # !K1L122 & K1L3 & K1L612;
K1_cnt[1] = DFFE(K1_cnt[1]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[2] is coinc:inst_coinc|cnt[2] at LC2_1_Z2
--operation mode is normal

K1_cnt[2]_lut_out = K1L5 & (K1L612 # K1_cnt[2] & K1L122) # !K1L5 & K1_cnt[2] & K1L122;
K1_cnt[2] = DFFE(K1_cnt[2]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1_cnt[3] is coinc:inst_coinc|cnt[3] at LC6_8_Z2
--operation mode is normal

K1_cnt[3]_lut_out = K1L612 & (K1L7 # K1_cnt[3] & K1L122) # !K1L612 & K1_cnt[3] & K1L122;
K1_cnt[3] = DFFE(K1_cnt[3]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , K1L871);


--K1L202 is coinc:inst_coinc|reduce_nor_22~244 at LC1_1_Z2
--operation mode is normal

K1L202 = K1_cnt[1] # K1_cnt[2] # K1_cnt[3] # K1_cnt[0];


--K1L402 is coinc:inst_coinc|reduce_nor_22~298 at LC5_2_Z2
--operation mode is normal

K1L402 = K1L002 # K1L102 # K1L202 # K1L991;


--K1_reduce_nor_22 is coinc:inst_coinc|reduce_nor_22 at LC2_13_Z2
--operation mode is normal

K1_reduce_nor_22 = K1L302 # K1L402;


--K1L091 is coinc:inst_coinc|last_down_pol~0 at LC7_13_I1
--operation mode is normal

K1L091 = K1L032Q & !K1L412 & !K1L512 & !K1L181;


--K1_coinc_down_low_delay[1] is coinc:inst_coinc|coinc_down_low_delay[1] at LC5_15_I1
--operation mode is normal

K1_coinc_down_low_delay[1]_lut_out = K1_coinc_down_low_delay[0];
K1_coinc_down_low_delay[1] = DFFE(K1_coinc_down_low_delay[1]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--K1_reduce_nor_96 is coinc:inst_coinc|reduce_nor_96 at LC1_4_I1
--operation mode is normal

K1_reduce_nor_96 = K1L412 # K1L512;


--K1_coinc_up_high_delay[1] is coinc:inst_coinc|coinc_up_high_delay[1] at LC5_8_C1
--operation mode is normal

K1_coinc_up_high_delay[1]_lut_out = K1_coinc_up_high_delay[0];
K1_coinc_up_high_delay[1] = DFFE(K1_coinc_up_high_delay[1]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--K1L391 is coinc:inst_coinc|last_up_pol~28 at LC2_3_I1
--operation mode is normal

K1L391 = K1L032Q & (K1_last_down & AB1_command_2_local[0] # !AB1_command_2_local[1]);


--K1L291 is coinc:inst_coinc|last_up_pol~0 at LC6_4_I1
--operation mode is normal

K1L291 = !K1L412 & K1L871 & K1L391 & !K1L512;


--K1L381 is coinc:inst_coinc|i~635 at LC10_3_I1
--operation mode is normal

K1L381 = K1L032Q & (K1_reduce_nor_22 & !K1L822Q # !K1_reduce_nor_96) # !K1L032Q & K1_reduce_nor_22 & !K1L822Q;


--K1_coinc_up_low_delay[1] is coinc:inst_coinc|coinc_up_low_delay[1] at LC4_5_C1
--operation mode is normal

K1_coinc_up_low_delay[1]_lut_out = K1_coinc_up_low_delay[0];
K1_coinc_up_low_delay[1] = DFFE(K1_coinc_up_low_delay[1]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--B1L92 is ahb_slave:ahb_slave_inst|Select_538_rtl_41~98 at LC9_7_J1
--operation mode is normal

B1L92 = B1L35Q & (SB1_MASTERHBURST[2] # SB1_MASTERHBURST[1] # !SB1_MASTERHBURST[0]);


--EB2L39 is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19 at LC7_15_J1
--operation mode is normal

EB2L39 = EB2L671Q & !W1L4Q;


--EB2L171 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_160~12 at LC7_11_W1
--operation mode is normal

EB2L171 = !EB2L471Q & (EB2_addr_cnt[0] # !DB2L821Q);


--EB2L151 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143~10 at LC8_12_W1
--operation mode is normal

EB2L151 = EB2L971Q # EB2L081Q # EB2L571Q # EB2L771Q;


--EB2L271 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_160~106 at LC3_11_W1
--operation mode is normal

EB2L271 = EB2L171 # EB2_addr_cnt[0] & (EB2L151 # EB2L871Q);


--EB2L961 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_158~12 at LC8_13_W1
--operation mode is normal

EB2L961 = !EB2L471Q & (EB2_addr_cnt[1] # !DB2L821Q);


--EB2L071 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_158~106 at LC7_13_W1
--operation mode is normal

EB2L071 = EB2L961 # EB2_addr_cnt[1] & (EB2L871Q # EB2L151);


--EB2L761 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_156~12 at LC2_13_W1
--operation mode is normal

EB2L761 = !EB2L471Q & (EB2_addr_cnt[2] # !DB2L821Q);


--EB2L861 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_156~106 at LC5_13_W1
--operation mode is normal

EB2L861 = EB2L761 # EB2_addr_cnt[2] & (EB2L871Q # EB2L151);


--EB2L561 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_154~12 at LC9_16_W1
--operation mode is normal

EB2L561 = !EB2L471Q & (EB2_addr_cnt[3] # !DB2L821Q);


--EB2L661 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_154~106 at LC6_16_W1
--operation mode is normal

EB2L661 = EB2L561 # EB2_addr_cnt[3] & (EB2L871Q # EB2L151);


--EB2L361 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_152~12 at LC8_16_W1
--operation mode is normal

EB2L361 = !EB2L471Q & (EB2_addr_cnt[4] # !DB2L821Q);


--EB2L461 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_152~106 at LC10_16_W1
--operation mode is normal

EB2L461 = EB2L361 # EB2_addr_cnt[4] & (EB2L871Q # EB2L151);


--EB2L161 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_150~12 at LC2_16_W1
--operation mode is normal

EB2L161 = !EB2L471Q & (EB2_addr_cnt[5] # !DB2L821Q);


--EB2L261 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_150~106 at LC4_15_W1
--operation mode is normal

EB2L261 = EB2L161 # EB2_addr_cnt[5] & (EB2L871Q # EB2L151);


--EB2L951 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_148~12 at LC4_16_W1
--operation mode is normal

EB2L951 = !EB2L471Q & (EB2_addr_cnt[6] # !DB2L821Q);


--EB2L061 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_148~106 at LC5_16_W1
--operation mode is normal

EB2L061 = EB2L951 # EB2_addr_cnt[6] & (EB2L871Q # EB2L151);


--EB2L751 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_146~12 at LC5_8_W1
--operation mode is normal

EB2L751 = !EB2L471Q & (EB2_addr_cnt[7] # !DB2L821Q);


--EB2L851 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_146~106 at LC3_15_W1
--operation mode is normal

EB2L851 = EB2L751 # EB2_addr_cnt[7] & (EB2L151 # EB2L871Q);


--EB2L551 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_144~12 at LC3_16_W1
--operation mode is normal

EB2L551 = !EB2L471Q & (EB2_addr_cnt[8] # !DB2L821Q);


--EB2L651 is atwd:atwd1|atwd_readout:inst_atwd_readout|Select_144~106 at LC7_16_W1
--operation mode is normal

EB2L651 = EB2L551 # EB2_addr_cnt[8] & (EB2L871Q # EB2L151);


--EB1L39 is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19 at LC3_5_E1
--operation mode is normal

EB1L39 = EB1L671Q & !W1L4Q;


--EB1L171 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_160~12 at LC5_14_E1
--operation mode is normal

EB1L171 = !EB1L471Q & (EB1_addr_cnt[0] # !DB1L821Q);


--EB1L151 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143~10 at LC9_9_H1
--operation mode is normal

EB1L151 = EB1L081Q # EB1L971Q # EB1L771Q # EB1L571Q;


--EB1L271 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_160~106 at LC3_14_E1
--operation mode is normal

EB1L271 = EB1L171 # EB1_addr_cnt[0] & (EB1L151 # EB1L871Q);


--EB1L961 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_158~12 at LC6_7_E1
--operation mode is normal

EB1L961 = !EB1L471Q & (EB1_addr_cnt[1] # !DB1L821Q);


--EB1L071 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_158~106 at LC8_7_E1
--operation mode is normal

EB1L071 = EB1L961 # EB1_addr_cnt[1] & (EB1L151 # EB1L871Q);


--EB1L761 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_156~12 at LC6_10_H1
--operation mode is normal

EB1L761 = !EB1L471Q & (EB1_addr_cnt[2] # !DB1L821Q);


--EB1L861 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_156~106 at LC8_10_H1
--operation mode is normal

EB1L861 = EB1L761 # EB1_addr_cnt[2] & (EB1L151 # EB1L871Q);


--EB1L561 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_154~12 at LC2_7_E1
--operation mode is normal

EB1L561 = !EB1L471Q & (EB1_addr_cnt[3] # !DB1L821Q);


--EB1L661 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_154~106 at LC3_7_E1
--operation mode is normal

EB1L661 = EB1L561 # EB1_addr_cnt[3] & (EB1L151 # EB1L871Q);


--EB1L361 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_152~12 at LC9_7_E1
--operation mode is normal

EB1L361 = !EB1L471Q & (EB1_addr_cnt[4] # !DB1L821Q);


--EB1L461 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_152~106 at LC10_7_E1
--operation mode is normal

EB1L461 = EB1L361 # EB1_addr_cnt[4] & (EB1L151 # EB1L871Q);


--EB1L161 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_150~12 at LC8_15_H1
--operation mode is normal

EB1L161 = !EB1L471Q & (EB1_addr_cnt[5] # !DB1L821Q);


--EB1L261 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_150~106 at LC6_14_H1
--operation mode is normal

EB1L261 = EB1L161 # EB1_addr_cnt[5] & (EB1L151 # EB1L871Q);


--EB1L951 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_148~12 at LC10_16_E1
--operation mode is normal

EB1L951 = !EB1L471Q & (EB1_addr_cnt[6] # !DB1L821Q);


--EB1L061 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_148~106 at LC9_16_E1
--operation mode is normal

EB1L061 = EB1L951 # EB1_addr_cnt[6] & (EB1L151 # EB1L871Q);


--EB1L751 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_146~12 at LC3_16_E1
--operation mode is normal

EB1L751 = !EB1L471Q & (EB1_addr_cnt[7] # !DB1L821Q);


--EB1L851 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_146~106 at LC5_16_E1
--operation mode is normal

EB1L851 = EB1L751 # EB1_addr_cnt[7] & (EB1L151 # EB1L871Q);


--EB1L551 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_144~12 at LC10_14_E1
--operation mode is normal

EB1L551 = !EB1L471Q & (EB1_addr_cnt[8] # !DB1L821Q);


--EB1L651 is atwd:atwd0|atwd_readout:inst_atwd_readout|Select_144~106 at LC4_14_E1
--operation mode is normal

EB1L651 = EB1L551 # EB1_addr_cnt[8] & (EB1L151 # EB1L871Q);


--L1L92 is com_adc_rc:inst_com_ADC_RC|i~22 at LC3_15_D1
--operation mode is normal

L1L92 = AB1_command_1_local[4] & !L1_MEM_write_addr[9];


--R1_MultiSPE1 is hit_counter_ff:inst_hit_counter_ff|MultiSPE1 at LC5_5_I2
--operation mode is normal

R1_MultiSPE1_lut_out = !R1_MultiSPE0;
R1_MultiSPE1 = DFFE(R1_MultiSPE1_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--R1_MultiSPE2 is hit_counter_ff:inst_hit_counter_ff|MultiSPE2 at LC7_5_I2
--operation mode is normal

R1_MultiSPE2_lut_out = !R1_MultiSPE1;
R1_MultiSPE2 = DFFE(R1_MultiSPE2_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--R1L56 is hit_counter_ff:inst_hit_counter_ff|i~0 at LC6_5_I2
--operation mode is normal

R1L56 = !R1_MultiSPE1 & !R1_MultiSPE2;


--R1_reduce_nor_3 is hit_counter_ff:inst_hit_counter_ff|reduce_nor_3 at LC3_9_O2
--operation mode is normal

R1_reduce_nor_3 = !R1L811 & !R1L711;


--R1_OneSPE1 is hit_counter_ff:inst_hit_counter_ff|OneSPE1 at LC3_3_L2
--operation mode is normal

R1_OneSPE1_lut_out = !R1_OneSPE0;
R1_OneSPE1 = DFFE(R1_OneSPE1_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--R1_OneSPE2 is hit_counter_ff:inst_hit_counter_ff|OneSPE2 at LC6_3_L2
--operation mode is normal

R1_OneSPE2_lut_out = !R1_OneSPE1;
R1_OneSPE2 = DFFE(R1_OneSPE2_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--R1L66 is hit_counter_ff:inst_hit_counter_ff|i~17 at LC7_3_L2
--operation mode is normal

R1L66 = !R1_OneSPE2 & !R1_OneSPE1;


--Q1_MultiSPE2 is hit_counter:inst_hit_counter|MultiSPE2 at LC3_5_Z1
--operation mode is normal

Q1_MultiSPE2_lut_out = Q1_MultiSPE1;
Q1_MultiSPE2 = DFFE(Q1_MultiSPE2_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--Q1L56 is hit_counter:inst_hit_counter|i~0 at LC7_5_Z1
--operation mode is normal

Q1L56 = Q1_MultiSPE1 & !Q1_MultiSPE2;


--Q1_reduce_nor_3 is hit_counter:inst_hit_counter|reduce_nor_3 at LC6_8_K1
--operation mode is normal

Q1_reduce_nor_3 = !Q1L811 & !Q1L711;


--Q1_OneSPE2 is hit_counter:inst_hit_counter|OneSPE2 at LC6_2_Y4
--operation mode is normal

Q1_OneSPE2_lut_out = Q1_OneSPE1;
Q1_OneSPE2 = DFFE(Q1_OneSPE2_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--Q1L66 is hit_counter:inst_hit_counter|i~17 at LC7_2_Y4
--operation mode is normal

Q1L66 = Q1_OneSPE1 & !Q1_OneSPE2;


--P1L91 is flash_adc:inst_flash_ADC|i~0 at LC7_2_D1
--operation mode is normal

P1L91 = !AB1_command_0_local[16] & !AB1_command_0_local[17];


--P1_disc is flash_adc:inst_flash_ADC|disc at LC3_12_D2
--operation mode is normal

P1_disc_lut_out = VCC;
P1_disc = DFFE(P1_disc_lut_out, GLOBAL(OneSPE), AB1_command_0_local[17], , );


--P1L02 is flash_adc:inst_flash_ADC|i~2 at LC1_1_D1
--operation mode is normal

P1L02 = AB1_command_0_local[16] # AB1_command_0_local[17] & P1_disc;


--P1L32 is flash_adc:inst_flash_ADC|wraddress[0]~8 at LC9_2_D1
--operation mode is normal

P1L32 = !JB6_sload_path[9] & (AB1_command_0_local[16] # AB1_command_0_local[17] & P1_disc);


--AB1L204 is slaveregister:slaveregister_inst|Mux_357_rtl_437_rtl_631~74 at LC6_2_F1
--operation mode is normal

AB1L204 = !B1L01Q & B1L21Q;


--J1L53Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[34]~reg0 at LC10_2_F1
--operation mode is normal

J1L53Q_lut_out = JB31_sload_path[34];
J1L53Q = DFFE(J1L53Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--J1L3Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[2]~reg0 at LC8_2_F1
--operation mode is normal

J1L3Q_lut_out = JB31_sload_path[2];
J1L3Q = DFFE(J1L3Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , J1L99);


--A1L124 is rtl~15483 at LC7_2_F1
--operation mode is normal

A1L124 = (!B1L11Q & (B1L8Q & J1L53Q # !B1L8Q & J1L3Q)) & CASCADE(AB1L204);


--LB2_q[15] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC4_1_J1
LB2_q[15]_data_in = C2L61;
LB2_q[15]_write_enable = A1L522;
LB2_q[15]_clock_0 = GLOBAL(MB1_outclock1);
LB2_q[15]_clock_1 = GLOBAL(MB1_outclock1);
LB2_q[15]_write_address = WR_ADDR(C2L71, C2L81, C2L91, C2L02, C2L12, C2L22, C2L32, C2L42, C2L52);
LB2_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB2_q[15] = MEMORY_SEGMENT(LB2_q[15]_data_in, LB2_q[15]_write_enable, LB2_q[15]_clock_0, LB2_q[15]_clock_1, , , , , VCC, LB2_q[15]_write_address, LB2_q[15]_read_address);


--LB1_q[15] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC2_1_K1
LB1_q[15]_data_in = C1L61;
LB1_q[15]_write_enable = A1L422;
LB1_q[15]_clock_0 = GLOBAL(MB1_outclock1);
LB1_q[15]_clock_1 = GLOBAL(MB1_outclock1);
LB1_q[15]_write_address = WR_ADDR(C1L71, C1L81, C1L91, C1L02, C1L12, C1L22, C1L32, C1L42, C1L52);
LB1_q[15]_read_address = RD_ADDR(B1L8Q, B1L9Q, B1L01Q, B1L11Q, B1L21Q, B1L31Q, B1L41Q, B1L51Q, B1L61Q);
LB1_q[15] = MEMORY_SEGMENT(LB1_q[15]_data_in, LB1_q[15]_write_enable, LB1_q[15]_clock_0, LB1_q[15]_clock_1, , , , , VCC, LB1_q[15]_write_address, LB1_q[15]_read_address);


--A1L224 is rtl~15484 at LC3_16_F1
--operation mode is normal

A1L224 = (LB1_q[15] & (LB2_q[15] # !B1L71Q) # !LB1_q[15] & B1L71Q & LB2_q[15]) & CASCADE(A1L324);


--AB1L022 is slaveregister:slaveregister_inst|i~1090 at LC7_12_G1
--operation mode is normal

AB1L022 = !B1L9Q & !B1L01Q & !B1L11Q & B1L8Q;


--P1L81Q is flash_adc:inst_flash_ADC|done~reg0 at LC9_15_D1
--operation mode is normal

P1L81Q_lut_out = !P1L91 & (P1L02 & JB6_sload_path[9] # !P1L02 & P1L81Q);
P1L81Q = DFFE(P1L81Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--AB1L122 is slaveregister:slaveregister_inst|i~1107 at LC8_12_G1
--operation mode is normal

AB1L122 = (!B1L21Q & P1L81Q) & CASCADE(AB1L022);


--W1L1Q is roc:inst_ROC|RST_state~4 at LC3_11_N2
--operation mode is normal

W1L1Q_lut_out = VCC;
W1L1Q = DFFE(W1L1Q_lut_out, GLOBAL(MB1_outclock0), , , );


--Y1_tick is single_led:inst_single_led|tick at LC5_4_B1
--operation mode is normal

Y1_tick_lut_out = JB11_sload_path[15] $ Y1_cnt_old[15];
Y1_tick = DFFE(Y1_tick_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--Y1_cnt_old[15] is single_led:inst_single_led|cnt_old[15] at LC10_4_B1
--operation mode is normal

Y1_cnt_old[15]_lut_out = JB11_sload_path[15];
Y1_cnt_old[15] = DFFE(Y1_cnt_old[15]_lut_out, GLOBAL(MB1_outclock0), !GLOBAL(W1L4Q), , );


--H1L51 is atwd_ping_pong:inst_atwd_ping_pong|Select_49_rtl_359~39 at LC7_4_C1
--operation mode is normal

H1L51 = H1L5Q & !FB1_TriggerComplete_in_sync;


--H1L7Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~11 at LC4_3_C1
--operation mode is normal

H1L7Q_lut_out = AB1_command_0_local[15] & (H1L71 # H1L81 & H1L7Q);
H1L7Q = DFFE(H1L7Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--H1L41 is atwd_ping_pong:inst_atwd_ping_pong|Select_49_rtl_359~33 at LC5_3_C1
--operation mode is normal

H1L41 = H1L7Q & (FB2_TriggerComplete_in_sync # !H1L11Q);


--H1L4Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~8 at LC5_6_C1
--operation mode is normal

H1L4Q_lut_out = AB1_command_0_local[15];
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--H1_atwd0_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd0_read_done_dly at LC10_10_G1
--operation mode is normal

H1_atwd0_read_done_dly_lut_out = AB1_command_0_local[2];
H1_atwd0_read_done_dly = DFFE(H1_atwd0_read_done_dly_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--H1L61 is atwd_ping_pong:inst_atwd_ping_pong|Select_50_rtl_360~16 at LC5_9_G1
--operation mode is normal

H1L61 = H1L6Q & (H1_atwd0_read_done_dly # !AB1_command_0_local[2]);


--EB1_reduce_or_143 is atwd:atwd0|atwd_readout:inst_atwd_readout|reduce_or_143 at LC5_9_H1
--operation mode is normal

EB1_reduce_or_143 = EB1L871Q # EB1L771Q # EB1L571Q # !EB1L051;


--EB1L2 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28_rtl_888~126 at LC3_13_H1
--operation mode is normal

EB1L2 = EB1L671Q & EB1L3;


--EB1L1 is atwd:atwd0|atwd_readout:inst_atwd_readout|add_28_rtl_888~123 at LC5_15_H1
--operation mode is normal

EB1L1 = EB1L671Q & EB1L5;


--H1L81 is atwd_ping_pong:inst_atwd_ping_pong|Select_51_rtl_361~15 at LC8_3_C1
--operation mode is normal

H1L81 = H1L11Q & !FB2_TriggerComplete_in_sync;


--H1L31Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~11 at LC1_3_C1
--operation mode is normal

H1L31Q_lut_out = AB1_command_0_local[15] & (H1L02 # H1L31Q & H1L51);
H1L31Q = DFFE(H1L31Q_lut_out, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );


--H1_atwd1_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd1_read_done_dly at LC9_3_C1
--operation mode is normal

H1_atwd1_read_done_dly_lut_out = AB1_command_0_local[10];
H1_atwd1_read_done_dly = DFFE(H1_atwd1_read_done_dly_lut_out, GLOBAL(MB1_outclock1), , , !W1L4Q);


--H1L91 is atwd_ping_pong:inst_atwd_ping_pong|Select_99_rtl_363~16 at LC10_3_C1
--operation mode is normal

H1L91 = H1L21Q & (H1_atwd1_read_done_dly # !AB1_command_0_local[10]);


--EB2_reduce_or_143 is atwd:atwd1|atwd_readout:inst_atwd_readout|reduce_or_143 at LC4_11_W1
--operation mode is normal

EB2_reduce_or_143 = EB2L771Q # EB2L871Q # EB2L571Q # !EB2L051;


--EB2L2 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28_rtl_885~126 at LC4_7_W2
--operation mode is normal

EB2L2 = EB2L3 & EB2L671Q;


--EB2L1 is atwd:atwd1|atwd_readout:inst_atwd_readout|add_28_rtl_885~123 at LC9_13_W1
--operation mode is normal

EB2L1 = EB2L671Q & EB2L5;


--M1L5 is fe_r2r:inst_fe_r2r|add_45_rtl_281~60 at LC5_1_N2
--operation mode is normal

M1L5 = !M1_cntn[1] & !M1_cntn[0];


--M1L83 is fe_r2r:inst_fe_r2r|i~2831 at LC3_1_N2
--operation mode is normal

M1L83 = M1L26Q & (M1_cntn[2] # M1_cntn[3] # !M1L5);


--M1_reduce_nor_33 is fe_r2r:inst_fe_r2r|reduce_nor_33 at LC4_1_N2
--operation mode is normal

M1_reduce_nor_33 = !M1_cntn[3] # !M1_cntn[1] # !M1_cntn[0] # !M1_cntn[2];


--M1L92 is fe_r2r:inst_fe_r2r|i~233 at LC1_2_N2
--operation mode is normal

M1L92 = !M1_cntp[3] & M1L06Q & M1L45;


--M1L85 is fe_r2r:inst_fe_r2r|Select_63_rtl_321~2 at LC7_11_N2
--operation mode is normal

M1L85 = !M1L95Q & (!M1L04 # !M1_cntp[3]);


--M1L93 is fe_r2r:inst_fe_r2r|i~2832 at LC10_2_N2
--operation mode is normal

M1L93 = M1L06Q & (M1_cntp[3] # !M1L45);


--M1_reduce_nor_7 is fe_r2r:inst_fe_r2r|reduce_nor_7 at LC10_3_N2
--operation mode is normal

M1_reduce_nor_7 = !M1_cntp[2] # !M1_cntp[1] # !M1_cntp[3] # !M1_cntp[0];


--K1_coinc_down_high_delay[0] is coinc:inst_coinc|coinc_down_high_delay[0] at LC3_15_I1
--operation mode is normal

K1_coinc_down_high_delay[0]_lut_out = AB1_command_2_local[8];
K1_coinc_down_high_delay[0] = DFFE(K1_coinc_down_high_delay[0]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--K1L612 is coinc:inst_coinc|Select_366_rtl_365~17 at LC10_2_Z2
--operation mode is normal

K1L612 = !K1L822Q & (K1L302 # K1L402);


--K1L712 is coinc:inst_coinc|Select_371~15 at LC7_5_I3
--operation mode is normal

K1L712 = K1L032Q & (K1L412 # K1L512) # !K1L032Q & K1L922Q & (K1L412 # K1L512);


--K1L562 is coinc:inst_coinc|wait_cnt[31]~0 at LC8_4_I1
--operation mode is normal

K1L562 = !W1L4Q & (AB1_command_2_local[0] # AB1_command_2_local[1]);


--K1L022 is coinc:inst_coinc|Select_401~12 at LC3_4_I1
--operation mode is normal

K1L022 = !K1L581 & K1L66 & (K1L412 # K1L512);


--K1L912 is coinc:inst_coinc|Select_400~12 at LC6_5_I3
--operation mode is normal

K1L912 = K1L032Q & (K1L86 # !K1L412 & !K1L512);


--K1L812 is coinc:inst_coinc|Select_400~2 at LC3_5_I3
--operation mode is normal

K1L812 = K1L86 & K1L922Q & (K1L512 # K1L412);


--K1L122 is coinc:inst_coinc|Select_405~4 at LC5_4_I2
--operation mode is normal

K1L122 = K1L922Q # K1L032Q & (K1L412 # K1L512);


--K1L422 is coinc:inst_coinc|Select_427~4 at LC1_2_Z2
--operation mode is normal

K1L422 = K1L71 # !K1L402 & !K1L302;


--K1L322 is coinc:inst_coinc|Select_426~4 at LC4_2_Z2
--operation mode is normal

K1L322 = K1L91 # !K1L302 & !K1L402;


--K1L222 is coinc:inst_coinc|Select_425~4 at LC6_13_Z2
--operation mode is normal

K1L222 = K1L12 # !K1L402 & !K1L302;


--K1L722 is coinc:inst_coinc|Select_431~4 at LC7_13_Z2
--operation mode is normal

K1L722 = K1L9 # !K1L402 & !K1L302;


--K1L622 is coinc:inst_coinc|Select_429~4 at LC4_13_Z2
--operation mode is normal

K1L622 = K1L31 # !K1L402 & !K1L302;


--K1L522 is coinc:inst_coinc|Select_428~4 at LC3_13_Z2
--operation mode is normal

K1L522 = K1L51 # !K1L402 & !K1L302;


--K1_coinc_down_low_delay[0] is coinc:inst_coinc|coinc_down_low_delay[0] at LC4_15_I1
--operation mode is normal

K1_coinc_down_low_delay[0]_lut_out = AB1_command_2_local[9];
K1_coinc_down_low_delay[0] = DFFE(K1_coinc_down_low_delay[0]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--K1_coinc_up_high_delay[0] is coinc:inst_coinc|coinc_up_high_delay[0] at LC4_9_C1
--operation mode is normal

K1_coinc_up_high_delay[0]_lut_out = AB1_command_2_local[10];
K1_coinc_up_high_delay[0] = DFFE(K1_coinc_up_high_delay[0]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--K1_coinc_up_low_delay[0] is coinc:inst_coinc|coinc_up_low_delay[0] at LC3_5_C1
--operation mode is normal

K1_coinc_up_low_delay[0]_lut_out = AB1_command_2_local[11];
K1_coinc_up_low_delay[0] = DFFE(K1_coinc_up_low_delay[0]_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--R1_MultiSPE0 is hit_counter_ff:inst_hit_counter_ff|MultiSPE0 at LC3_5_I2
--operation mode is normal

R1_MultiSPE0_lut_out = R1_MultiSPE_latch;
R1_MultiSPE0 = DFFE(R1_MultiSPE0_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--R1_OneSPE0 is hit_counter_ff:inst_hit_counter_ff|OneSPE0 at LC5_3_L2
--operation mode is normal

R1_OneSPE0_lut_out = R1_OneSPE_latch;
R1_OneSPE0 = DFFE(R1_OneSPE0_lut_out, GLOBAL(MB1_outclock0), , , !W1L4Q);


--C2L61 is atwd:atwd1|data_sig[15]~5 at LC6_7_J1
--operation mode is normal

C2L61 = A1L914 & B1L71Q & AB1L912 & SB1_MASTERHWDATA[15];


--C1L61 is atwd:atwd0|data_sig[15]~5 at LC8_13_K1
--operation mode is normal

C1L61 = A1L914 & AB1L912 & !B1L71Q & SB1_MASTERHWDATA[15];


--E1L18 is com_dac_tx:com_DAC_TX_inst|i~4155 at LC8_3_Q4
--operation mode is normal

E1L18 = (!E1_wait_cnt[0] & (E1L011Q # !E1L801Q)) & CASCADE(E1L19);


--Z1L1 is led2atwddelay:LED2ATWDdelay_inst|i~58 at LC4_7_H1
--operation mode is normal

Z1L1 = !Z1_SRG[10] & !Z1_SRG[8] & !Z1_SRG[9] & !Z1_SRG[11];


--Z1L3 is led2atwddelay:LED2ATWDdelay_inst|i~130 at LC5_7_H1
--operation mode is normal

Z1L3 = (!Z1_SRG[5] & !Z1_SRG[4] & !Z1_SRG[6] & !Z1_SRG[7]) & CASCADE(Z1L1);


--Z1L2 is led2atwddelay:LED2ATWDdelay_inst|i~72 at LC6_8_H1
--operation mode is normal

Z1L2 = !Z1_SRG[0] & !Z1_SRG[3] & !Z1_SRG[1] & !Z1_SRG[2];


--Z1L4 is led2atwddelay:LED2ATWDdelay_inst|i~131 at LC7_8_H1
--operation mode is normal

Z1L4 = (!Z1_SRG[14] & !Z1_SRG[13] & !Z1_SRG[12] & !Z1_SRG[15]) & CASCADE(Z1L2);


--H1L71 is atwd_ping_pong:inst_atwd_ping_pong|Select_51_rtl_361~7 at LC6_9_G1
--operation mode is normal

H1L71 = AB1_command_0_local[2] & H1L6Q & !H1_atwd0_read_done_dly;


--H1L02 is atwd_ping_pong:inst_atwd_ping_pong|Select_100_rtl_364~24 at LC3_3_C1
--operation mode is normal

H1L02 = H1L21Q & AB1_command_0_local[10] & !H1_atwd1_read_done_dly # !H1L4Q;


--R1_MultiSPE_latch is hit_counter_ff:inst_hit_counter_ff|MultiSPE_latch at LC3_4_I2
--operation mode is normal

R1_MultiSPE_latch_lut_out = VCC;
R1_MultiSPE_latch = DFFE(R1_MultiSPE_latch_lut_out, GLOBAL(MultiSPE), R1_MultiSPE1, , );


--R1_OneSPE_latch is hit_counter_ff:inst_hit_counter_ff|OneSPE_latch at LC6_4_L2
--operation mode is normal

R1_OneSPE_latch_lut_out = VCC;
R1_OneSPE_latch = DFFE(R1_OneSPE_latch_lut_out, GLOBAL(OneSPE), R1_OneSPE1, , );


--DB1L312 is atwd:atwd0|atwd_control:inst_atwd_control|Select_151_rtl_51~20 at LC1_5_V1
--operation mode is normal

DB1L312 = DB1L162Q # DB1L062Q # DB1L412 # DB1L952Q;


--DB1L412 is atwd:atwd0|atwd_control:inst_atwd_control|Select_151_rtl_51~24 at LC9_4_V1
--operation mode is normal

DB1L412 = DB1L752Q # DB1L552Q # DB1L652Q # DB1L562Q;


--DB2L312 is atwd:atwd1|atwd_control:inst_atwd_control|Select_151_rtl_60~20 at LC3_10_T1
--operation mode is normal

DB2L312 = DB2L952Q # DB1L062Q # DB2L852Q # DB2L412;


--DB2L412 is atwd:atwd1|atwd_control:inst_atwd_control|Select_151_rtl_60~24 at LC9_10_T1
--operation mode is normal

DB2L412 = DB2L552Q # DB2L652Q # DB2L362Q # DB2L452Q;


--B1L2 is ahb_slave:ahb_slave_inst|i~1063 at LC7_3_J1
--operation mode is normal

B1L2 = (SB1_MASTERHTRANS[1]) & CASCADE(B1L33);


--JB21L3 is lpm_counter:PGM_rtl_372|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC2_8_R1
--operation mode is normal

JB21L3 = JB21L4 & JB21L3;


--~GND is ~GND at LC3_8_K2
--operation mode is normal

~GND = GND;


--~VCC is ~VCC at LC3_8_A2
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p at Pin_Y13
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p at Pin_M3
--operation mode is input

CLK4p = INPUT();


--HDV_Rx is HDV_Rx at Pin_H3
--operation mode is input

HDV_Rx = INPUT();


--COINC_UP_B is COINC_UP_B at Pin_AD10
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR at Pin_AF10
--operation mode is input

COINC_UP_BBAR = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR at Pin_AE10
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_A is COINC_UP_A at Pin_AB10
--operation mode is input

COINC_UP_A = INPUT();


--COINC_DOWN_B is COINC_DOWN_B at Pin_AC10
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR at Pin_AB9
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_DOWN_A is COINC_DOWN_A at Pin_AA10
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR at Pin_AE9
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--FL_ATTN is FL_ATTN at Pin_M24
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO at Pin_L20
--operation mode is input

FL_TDO = INPUT();


--CLK2p is CLK2p at Pin_W6
--operation mode is input

CLK2p = INPUT();


--OneSPE is OneSPE at Pin_AF15
--operation mode is input

OneSPE = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0] at Pin_AB11
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1] at Pin_AC11
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2] at Pin_AD11
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3] at Pin_AF11
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4] at Pin_AA12
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5] at Pin_AB12
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6] at Pin_AE11
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7] at Pin_AC12
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8] at Pin_AD12
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9] at Pin_AC13
--operation mode is input

FLASH_AD_D[9] = INPUT();


--FLASH_NCO is FLASH_NCO at Pin_AB14
--operation mode is input

FLASH_NCO = INPUT();


--CLK1p is CLK1p at Pin_R23
--operation mode is input

CLK1p = INPUT();


--MultiSPE is MultiSPE at Pin_AF12
--operation mode is input

MultiSPE = INPUT();


--ATWD1_D[0] is ATWD1_D[0] at Pin_AA17
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[3] is ATWD1_D[3] at Pin_AD18
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[2] is ATWD1_D[2] at Pin_AB18
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1] at Pin_AF18
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[5] is ATWD1_D[5] at Pin_AC19
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4] at Pin_AC20
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[8] is ATWD1_D[8] at Pin_AD21
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[9] is ATWD1_D[9] at Pin_AE20
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[7] is ATWD1_D[7] at Pin_AA18
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[6] is ATWD1_D[6] at Pin_AE22
--operation mode is input

ATWD1_D[6] = INPUT();


--ATWD0_D[0] is ATWD0_D[0] at Pin_Y15
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[3] is ATWD0_D[3] at Pin_AA15
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[2] is ATWD0_D[2] at Pin_AC15
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1] at Pin_V15
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[5] is ATWD0_D[5] at Pin_AB16
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4] at Pin_AE16
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[8] is ATWD0_D[8] at Pin_AF17
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[9] is ATWD0_D[9] at Pin_AD17
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[7] is ATWD0_D[7] at Pin_W16
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[6] is ATWD0_D[6] at Pin_AA16
--operation mode is input

ATWD0_D[6] = INPUT();


--COM_AD_D[0] is COM_AD_D[0] at Pin_L5
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[1] is COM_AD_D[1] at Pin_L4
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[2] is COM_AD_D[2] at Pin_L3
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[3] is COM_AD_D[3] at Pin_K5
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[4] is COM_AD_D[4] at Pin_K4
--operation mode is input

COM_AD_D[4] = INPUT();


--COM_AD_D[5] is COM_AD_D[5] at Pin_K3
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[6] is COM_AD_D[6] at Pin_J5
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[7] is COM_AD_D[7] at Pin_J4
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[8] is COM_AD_D[8] at Pin_J3
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[9] is COM_AD_D[9] at Pin_H5
--operation mode is input

COM_AD_D[9] = INPUT();


--COM_AD_OTR is COM_AD_OTR at Pin_H4
--operation mode is input

COM_AD_OTR = INPUT();


--TriggerComplete_0 is TriggerComplete_0 at Pin_AA14
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1 at Pin_AC17
--operation mode is input

TriggerComplete_1 = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p at Pin_M4
--operation mode is output

CLKLK_OUT2p = OUTPUT(MB1_outclock1);


--COM_TX_SLEEP is COM_TX_SLEEP at Pin_U2
--operation mode is output

COM_TX_SLEEP = OUTPUT(!E1L65Q);


--COM_DB[13] is COM_DB[13] at Pin_T2
--operation mode is output

COM_DB[13] = OUTPUT(E1L55Q);


--COM_DB[12] is COM_DB[12] at Pin_T1
--operation mode is output

COM_DB[12] = OUTPUT(E1L45Q);


--COM_DB[11] is COM_DB[11] at Pin_R2
--operation mode is output

COM_DB[11] = OUTPUT(E1L35Q);


--COM_DB[10] is COM_DB[10] at Pin_R1
--operation mode is output

COM_DB[10] = OUTPUT(E1L25Q);


--COM_DB[9] is COM_DB[9] at Pin_M2
--operation mode is output

COM_DB[9] = OUTPUT(E1L15Q);


--COM_DB[8] is COM_DB[8] at Pin_M1
--operation mode is output

COM_DB[8] = OUTPUT(E1L05Q);


--COM_DB[7] is COM_DB[7] at Pin_L2
--operation mode is output

COM_DB[7] = OUTPUT(E1L94Q);


--COM_DB[6] is COM_DB[6] at Pin_L1
--operation mode is output

COM_DB[6] = OUTPUT(E1L84Q);


--HDV_RxENA is HDV_RxENA at Pin_G4
--operation mode is output

HDV_RxENA = OUTPUT(X1L66Q);


--HDV_TxENA is HDV_TxENA at Pin_G3
--operation mode is output

HDV_TxENA = OUTPUT(X1L76Q);


--HDV_IN is HDV_IN at Pin_F4
--operation mode is output

HDV_IN = OUTPUT(X1L56Q);


--FLASH_AD_STBY is FLASH_AD_STBY at Pin_AB13
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--FB1_ATWDTrigger_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig at Pin_AB8
--operation mode is output
--register power-up is low

FB1_ATWDTrigger_sig = DFFE(FB1L2, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--ATWDTrigger_0 is ATWDTrigger_0 at Pin_AB8
--operation mode is output
--register power-up is low

ATWDTrigger_0 = OUTPUT(FB1_ATWDTrigger_sig);


--OutputEnable_0 is OutputEnable_0 at Pin_W14
--operation mode is output

OutputEnable_0 = OUTPUT(DB1L171Q);


--CounterClock_0 is CounterClock_0 at Pin_W15
--operation mode is output

CounterClock_0 = OUTPUT(DB1L531Q);


--ShiftClock_0 is ShiftClock_0 at Pin_AC14
--operation mode is output

ShiftClock_0 = OUTPUT(EB1L371Q);


--RampSet_0 is RampSet_0 at Pin_AD15
--operation mode is output

RampSet_0 = OUTPUT(DB1L271Q);


--ChannelSelect_0[1] is ChannelSelect_0[1] at Pin_AB15
--operation mode is output

ChannelSelect_0[1] = OUTPUT(DB1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0] at Pin_AF16
--operation mode is output

ChannelSelect_0[0] = OUTPUT(DB1_channel[0]);


--ReadWrite_0 is ReadWrite_0 at Pin_AD16
--operation mode is output

ReadWrite_0 = OUTPUT(DB1L371Q);


--AnalogReset_0 is AnalogReset_0 at Pin_AC16
--operation mode is output

AnalogReset_0 = OUTPUT(DB1L721Q);


--DigitalReset_0 is DigitalReset_0 at Pin_V16
--operation mode is output

DigitalReset_0 = OUTPUT(DB1L631Q);


--DigitalSet_0 is DigitalSet_0 at Pin_Y16
--operation mode is output

DigitalSet_0 = OUTPUT(DB1L731Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP at Pin_AC26
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--FB2_ATWDTrigger_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig at Pin_AD7
--operation mode is output
--register power-up is low

FB2_ATWDTrigger_sig = DFFE(FB2L2, GLOBAL(MB1_outclock1), !GLOBAL(W1L4Q), , );

--ATWDTrigger_1 is ATWDTrigger_1 at Pin_AD7
--operation mode is output
--register power-up is low

ATWDTrigger_1 = OUTPUT(FB2_ATWDTrigger_sig);


--OutputEnable_1 is OutputEnable_1 at Pin_W17
--operation mode is output

OutputEnable_1 = OUTPUT(DB2L171Q);


--CounterClock_1 is CounterClock_1 at Pin_AB17
--operation mode is output

CounterClock_1 = OUTPUT(DB2L531Q);


--ShiftClock_1 is ShiftClock_1 at Pin_Y17
--operation mode is output

ShiftClock_1 = OUTPUT(EB2L371Q);


--RampSet_1 is RampSet_1 at Pin_AE18
--operation mode is output

RampSet_1 = OUTPUT(DB2L271Q);


--ChannelSelect_1[1] is ChannelSelect_1[1] at Pin_Y18
--operation mode is output

ChannelSelect_1[1] = OUTPUT(DB2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0] at Pin_AD19
--operation mode is output

ChannelSelect_1[0] = OUTPUT(DB2_channel[0]);


--ReadWrite_1 is ReadWrite_1 at Pin_AD20
--operation mode is output

ReadWrite_1 = OUTPUT(DB2L371Q);


--AnalogReset_1 is AnalogReset_1 at Pin_AC18
--operation mode is output

AnalogReset_1 = OUTPUT(DB2L721Q);


--DigitalReset_1 is DigitalReset_1 at Pin_W18
--operation mode is output

DigitalReset_1 = OUTPUT(DB2L631Q);


--DigitalSet_1 is DigitalSet_1 at Pin_AE23
--operation mode is output

DigitalSet_1 = OUTPUT(DB2L731Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP at Pin_AC25
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl at Pin_AD8
--operation mode is output

MultiSPE_nl = OUTPUT(!Q1L07Q);


--OneSPE_nl is OneSPE_nl at Pin_AB19
--operation mode is output

OneSPE_nl = OUTPUT(!Q1L09Q);


--FE_TEST_PULSE is FE_TEST_PULSE at Pin_AC22
--operation mode is output

FE_TEST_PULSE_tri_out = TRI(N1L3Q, !N1L5Q);
FE_TEST_PULSE = OUTPUT(FE_TEST_PULSE_tri_out);


--FE_PULSER_P[3] is FE_PULSER_P[3] at Pin_T22
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(M1L32Q, !M1L42Q);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2] at Pin_U22
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(M1L22Q, !M1L42Q);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1] at Pin_V23
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(M1L12Q, !M1L42Q);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0] at Pin_W24
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(M1L02Q, !M1L42Q);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3] at Pin_T24
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(M1L91Q, !M1L42Q);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2] at Pin_U23
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(M1L81Q, !M1L42Q);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1] at Pin_V24
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(M1L71Q, !M1L42Q);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0] at Pin_W23
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(M1L61Q, !M1L42Q);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[6] is R2BUS[6] at Pin_Y21
--operation mode is output

R2BUS[6] = OUTPUT(V1L43Q);


--R2BUS[5] is R2BUS[5] at Pin_Y20
--operation mode is output

R2BUS[5] = OUTPUT(V1L33Q);


--R2BUS[4] is R2BUS[4] at Pin_AA21
--operation mode is output

R2BUS[4] = OUTPUT(V1L23Q);


--R2BUS[3] is R2BUS[3] at Pin_AA20
--operation mode is output

R2BUS[3] = OUTPUT(V1L13Q);


--R2BUS[2] is R2BUS[2] at Pin_AB20
--operation mode is output

R2BUS[2] = OUTPUT(V1L03Q);


--R2BUS[1] is R2BUS[1] at Pin_AB21
--operation mode is output

R2BUS[1] = OUTPUT(V1L92Q);


--R2BUS[0] is R2BUS[0] at Pin_AD22
--operation mode is output

R2BUS[0] = OUTPUT(V1L82Q);


--SingleLED_TRIGGER is SingleLED_TRIGGER at Pin_AA1
--operation mode is output

SingleLED_TRIGGER = OUTPUT(Y1L8Q);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN at Pin_AB2
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(K1L671Q, K1L971Q);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH at Pin_AC9
--operation mode is output

COINC_DOWN_ALATCH_open_drain_out = OPNDRN(AB1_command_2_local[12]);
COINC_DOWN_ALATCH = OUTPUT(COINC_DOWN_ALATCH_open_drain_out);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH at Pin_AD9
--operation mode is output

COINC_DOWN_BLATCH_open_drain_out = OPNDRN(AB1_command_2_local[13]);
COINC_DOWN_BLATCH = OUTPUT(COINC_DOWN_BLATCH_open_drain_out);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP at Pin_AB1
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(K1L771Q, K1L081Q);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH at Pin_AF9
--operation mode is output

COINC_UP_ALATCH_open_drain_out = OPNDRN(AB1_command_2_local[14]);
COINC_UP_ALATCH = OUTPUT(COINC_UP_ALATCH_open_drain_out);


--COINC_UP_BLATCH is COINC_UP_BLATCH at Pin_AA11
--operation mode is output

COINC_UP_BLATCH_open_drain_out = OPNDRN(AB1_command_2_local[15]);
COINC_UP_BLATCH = OUTPUT(COINC_UP_BLATCH_open_drain_out);


--FL_Trigger is FL_Trigger at Pin_M23
--operation mode is output

FL_Trigger = OUTPUT(AB1_command_2_local[24]);


--FL_Trigger_bar is FL_Trigger_bar at Pin_N23
--operation mode is output

FL_Trigger_bar = OUTPUT(!AB1_command_2_local[24]);


--FL_PRE_TRIG is FL_PRE_TRIG at Pin_N25
--operation mode is output

FL_PRE_TRIG = OUTPUT(AB1_command_2_local[26]);


--FL_TMS is FL_TMS at Pin_L19
--operation mode is output

FL_TMS_tri_out = TRI(AB1_command_2_local[28], AB1_command_2_local[31]);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK at Pin_M21
--operation mode is output

FL_TCK_tri_out = TRI(AB1_command_2_local[29], AB1_command_2_local[31]);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI at Pin_M19
--operation mode is output

FL_TDI_tri_out = TRI(AB1_command_2_local[30], AB1_command_2_local[31]);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--PDL_FPGA_D[7] is PDL_FPGA_D[7] at Pin_V20
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6] at Pin_V21
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(VCC);


--PDL_FPGA_D[5] is PDL_FPGA_D[5] at Pin_V22
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4] at Pin_U20
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3] at Pin_U21
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2] at Pin_T20
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1] at Pin_T21
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0] at Pin_R20
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15] at Pin_Y3
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14] at Pin_Y4
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13] at Pin_V7
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12] at Pin_M5
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11] at Pin_W20
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10] at Pin_AB4
--operation mode is output

PGM[10] = OUTPUT(JB21_sload_path[0]);


--PGM[9] is PGM[9] at Pin_R24
--operation mode is output

PGM[9] = OUTPUT(JB3_sload_path[1]);


--PGM[8] is PGM[8] at Pin_AB3
--operation mode is output

PGM[8] = OUTPUT(JB3_sload_path[0]);


--PGM[7] is PGM[7] at Pin_U24
--operation mode is output

PGM[7] = OUTPUT(COINC_UP_B);


--PGM[6] is PGM[6] at Pin_T7
--operation mode is output

PGM[6] = OUTPUT(COINC_UP_BBAR);


--PGM[5] is PGM[5] at Pin_V3
--operation mode is output

PGM[5] = OUTPUT(COINC_UP_ABAR);


--PGM[4] is PGM[4] at Pin_A18
--operation mode is output

PGM[4] = OUTPUT(COINC_UP_A);


--PGM[3] is PGM[3] at Pin_A20
--operation mode is output

PGM[3] = OUTPUT(COINC_DOWN_B);


--PGM[2] is PGM[2] at Pin_B22
--operation mode is output

PGM[2] = OUTPUT(COINC_DOWN_BBAR);


--PGM[1] is PGM[1] at Pin_B18
--operation mode is output

PGM[1] = OUTPUT(COINC_DOWN_A);


--PGM[0] is PGM[0] at Pin_B20
--operation mode is output

PGM[0] = OUTPUT(COINC_DOWN_ABAR);


--UARTRXD is UARTRXD at Pin_F21
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN at Pin_H19
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN at Pin_H22
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN at Pin_G22
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK at Pin_K16
--operation mode is input

EBIACK = INPUT();


--WB25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout at Pin_F12
--operation mode is bidir

WB25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0] at Pin_F12
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(SB1L872, SB1L672);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--WB35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout at Pin_H11
--operation mode is bidir

WB35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1] at Pin_H11
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(SB1L972, SB1L672);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--WB45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout at Pin_J10
--operation mode is bidir

WB45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2] at Pin_J10
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(SB1L082, SB1L672);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--WB55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout at Pin_K10
--operation mode is bidir

WB55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3] at Pin_K10
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(SB1L182, SB1L672);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--WB91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout at Pin_J13
--operation mode is bidir

WB91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0] at Pin_J13
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(SB1L042, SB1L632);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--WB02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout at Pin_H13
--operation mode is bidir

WB02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1] at Pin_H13
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(SB1L142, SB1L632);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--WB12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout at Pin_F13
--operation mode is bidir

WB12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2] at Pin_F13
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(SB1L242, SB1L632);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--WB22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout at Pin_G13
--operation mode is bidir

WB22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3] at Pin_G13
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(SB1L342, SB1L632);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--WB32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout at Pin_E13
--operation mode is bidir

WB32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4] at Pin_E13
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(SB1L442, SB1L632);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--WB42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout at Pin_D13
--operation mode is bidir

WB42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5] at Pin_D13
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(SB1L542, SB1L632);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--WB52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout at Pin_C13
--operation mode is bidir

WB52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6] at Pin_C13
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(SB1L642, SB1L632);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--WB62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout at Pin_B12
--operation mode is bidir

WB62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7] at Pin_B12
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(SB1L742, SB1L632);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--WB72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout at Pin_E12
--operation mode is bidir

WB72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8] at Pin_E12
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(SB1L842, SB1L732);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--WB82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout at Pin_G12
--operation mode is bidir

WB82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9] at Pin_G12
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(SB1L942, SB1L732);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--WB92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout at Pin_J12
--operation mode is bidir

WB92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10] at Pin_J12
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(SB1L052, SB1L732);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--WB03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout at Pin_A12
--operation mode is bidir

WB03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11] at Pin_A12
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(SB1L152, SB1L732);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--WB13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout at Pin_C12
--operation mode is bidir

WB13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12] at Pin_C12
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(SB1L252, SB1L732);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--WB23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout at Pin_B11
--operation mode is bidir

WB23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13] at Pin_B11
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(SB1L352, SB1L732);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--WB33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout at Pin_K13
--operation mode is bidir

WB33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14] at Pin_K13
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(SB1L452, SB1L732);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--WB43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout at Pin_A11
--operation mode is bidir

WB43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15] at Pin_A11
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(SB1L552, SB1L732);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--WB53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout at Pin_A9
--operation mode is bidir

WB53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16] at Pin_A9
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(SB1L652, SB1L832);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--WB63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout at Pin_H10
--operation mode is bidir

WB63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17] at Pin_H10
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(SB1L752, SB1L832);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--WB73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout at Pin_B9
--operation mode is bidir

WB73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18] at Pin_B9
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(SB1L852, SB1L832);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--WB83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout at Pin_C9
--operation mode is bidir

WB83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19] at Pin_C9
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(SB1L952, SB1L832);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--WB93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout at Pin_E9
--operation mode is bidir

WB93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20] at Pin_E9
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(SB1L062, SB1L832);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--WB04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout at Pin_K12
--operation mode is bidir

WB04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21] at Pin_K12
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(SB1L162, SB1L832);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--WB14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout at Pin_D9
--operation mode is bidir

WB14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22] at Pin_D9
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(SB1L262, SB1L832);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--WB24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout at Pin_G9
--operation mode is bidir

WB24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23] at Pin_G9
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(SB1L362, SB1L832);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--WB34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout at Pin_D8
--operation mode is bidir

WB34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24] at Pin_D8
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(SB1L462, SB1L932);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--WB44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout at Pin_H9
--operation mode is bidir

WB44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25] at Pin_H9
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(SB1L562, SB1L932);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--WB54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout at Pin_A7
--operation mode is bidir

WB54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26] at Pin_A7
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(SB1L662, SB1L932);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--WB64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout at Pin_B7
--operation mode is bidir

WB64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27] at Pin_B7
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(SB1L762, SB1L932);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--WB74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout at Pin_E8
--operation mode is bidir

WB74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28] at Pin_E8
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(SB1L862, SB1L932);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--WB84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout at Pin_G8
--operation mode is bidir

WB84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29] at Pin_G8
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(SB1L962, SB1L932);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--WB94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout at Pin_C7
--operation mode is bidir

WB94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30] at Pin_C7
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(SB1L072, SB1L932);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--WB05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout at Pin_D7
--operation mode is bidir

WB05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31] at Pin_D7
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(SB1L172, SB1L932);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--WB2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout at Pin_C17
--operation mode is bidir

WB2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0] at Pin_C17
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(SB1L55, SB1L35);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--WB3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout at Pin_G16
--operation mode is bidir

WB3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1] at Pin_G16
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(SB1L65, SB1L35);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--WB4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout at Pin_D17
--operation mode is bidir

WB4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2] at Pin_D17
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(SB1L75, SB1L35);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--WB5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout at Pin_E16
--operation mode is bidir

WB5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3] at Pin_E16
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(SB1L85, SB1L35);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--WB6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout at Pin_J15
--operation mode is bidir

WB6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4] at Pin_J15
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(SB1L95, SB1L35);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--WB7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout at Pin_F16
--operation mode is bidir

WB7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5] at Pin_F16
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(SB1L06, SB1L35);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--WB8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout at Pin_G15
--operation mode is bidir

WB8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6] at Pin_G15
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(SB1L16, SB1L35);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--WB9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout at Pin_F15
--operation mode is bidir

WB9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7] at Pin_F15
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(SB1L26, SB1L35);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--WB01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout at Pin_H15
--operation mode is bidir

WB01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8] at Pin_H15
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(SB1L36, SB1L35);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--WB11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout at Pin_E15
--operation mode is bidir

WB11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9] at Pin_E15
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(SB1L46, SB1L35);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--WB21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout at Pin_J14
--operation mode is bidir

WB21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10] at Pin_J14
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(SB1L56, SB1L35);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--WB31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout at Pin_E14
--operation mode is bidir

WB31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11] at Pin_E14
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(SB1L66, SB1L35);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--WB41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout at Pin_K14
--operation mode is bidir

WB41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12] at Pin_K14
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(SB1L76, SB1L35);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--WB51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout at Pin_G14
--operation mode is bidir

WB51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13] at Pin_G14
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(SB1L86, SB1L35);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--WB61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout at Pin_F14
--operation mode is bidir

WB61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14] at Pin_F14
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(SB1L96, SB1L35);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--WB71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout at Pin_H14
--operation mode is bidir

WB71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15] at Pin_H14
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(SB1L07, SB1L35);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--WB75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout at Pin_J21
--operation mode is bidir

WB75_combout = UARTRIN;

--UARTRIN is UARTRIN at Pin_J21
--operation mode is bidir

UARTRIN_tri_out = TRI(SB1L353, SB1L743);
UARTRIN = BIDIR(UARTRIN_tri_out);


--WB65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout at Pin_J22
--operation mode is bidir

WB65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN at Pin_J22
--operation mode is bidir

UARTDCDN_tri_out = TRI(SB1L543, SB1L743);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN at Pin_J20
--operation mode is output

UARTDTRN = OUTPUT(SB1L053);


--UARTRTSN is UARTRTSN at Pin_H21
--operation mode is output

UARTRTSN = OUTPUT(SB1L553);


--UARTTXD is UARTTXD at Pin_G21
--operation mode is output

UARTTXD = OUTPUT(SB1L853);


--EBIBE[0] is EBIBE[0] at Pin_D22
--operation mode is output

EBIBE[0] = OUTPUT(SB1L92);


--EBIBE[1] is EBIBE[1] at Pin_K18
--operation mode is output

EBIBE[1] = OUTPUT(SB1L03);


--EBICSN[0] is EBICSN[0] at Pin_K17
--operation mode is output

EBICSN[0] = OUTPUT(SB1L33);


--EBICSN[1] is EBICSN[1] at Pin_H20
--operation mode is output

EBICSN[1] = OUTPUT(SB1L43);


--EBICSN[2] is EBICSN[2] at Pin_J19
--operation mode is output

EBICSN[2] = OUTPUT(SB1L53);


--EBICSN[3] is EBICSN[3] at Pin_G20
--operation mode is output

EBICSN[3] = OUTPUT(SB1L63);


--EBIADDR[0] is EBIADDR[0] at Pin_F20
--operation mode is output

EBIADDR[0] = OUTPUT(SB1L4);


--EBIADDR[1] is EBIADDR[1] at Pin_C21
--operation mode is output

EBIADDR[1] = OUTPUT(SB1L5);


--EBIADDR[2] is EBIADDR[2] at Pin_E20
--operation mode is output

EBIADDR[2] = OUTPUT(SB1L6);


--EBIADDR[3] is EBIADDR[3] at Pin_H18
--operation mode is output

EBIADDR[3] = OUTPUT(SB1L7);


--EBIADDR[4] is EBIADDR[4] at Pin_G19
--operation mode is output

EBIADDR[4] = OUTPUT(SB1L8);


--EBIADDR[5] is EBIADDR[5] at Pin_J18
--operation mode is output

EBIADDR[5] = OUTPUT(SB1L9);


--EBIADDR[6] is EBIADDR[6] at Pin_J17
--operation mode is output

EBIADDR[6] = OUTPUT(SB1L01);


--EBIADDR[7] is EBIADDR[7] at Pin_G18
--operation mode is output

EBIADDR[7] = OUTPUT(SB1L11);


--EBIADDR[8] is EBIADDR[8] at Pin_D20
--operation mode is output

EBIADDR[8] = OUTPUT(SB1L21);


--EBIADDR[9] is EBIADDR[9] at Pin_F19
--operation mode is output

EBIADDR[9] = OUTPUT(SB1L31);


--EBIADDR[10] is EBIADDR[10] at Pin_H17
--operation mode is output

EBIADDR[10] = OUTPUT(SB1L41);


--EBIADDR[11] is EBIADDR[11] at Pin_E19
--operation mode is output

EBIADDR[11] = OUTPUT(SB1L51);


--EBIADDR[12] is EBIADDR[12] at Pin_C20
--operation mode is output

EBIADDR[12] = OUTPUT(SB1L61);


--EBIADDR[13] is EBIADDR[13] at Pin_D19
--operation mode is output

EBIADDR[13] = OUTPUT(SB1L71);


--EBIADDR[14] is EBIADDR[14] at Pin_F18
--operation mode is output

EBIADDR[14] = OUTPUT(SB1L81);


--EBIADDR[15] is EBIADDR[15] at Pin_C19
--operation mode is output

EBIADDR[15] = OUTPUT(SB1L91);


--EBIADDR[16] is EBIADDR[16] at Pin_G17
--operation mode is output

EBIADDR[16] = OUTPUT(SB1L02);


--EBIADDR[17] is EBIADDR[17] at Pin_K15
--operation mode is output

EBIADDR[17] = OUTPUT(SB1L12);


--EBIADDR[18] is EBIADDR[18] at Pin_D18
--operation mode is output

EBIADDR[18] = OUTPUT(SB1L22);


--EBIADDR[19] is EBIADDR[19] at Pin_E18
--operation mode is output

EBIADDR[19] = OUTPUT(SB1L32);


--EBIADDR[20] is EBIADDR[20] at Pin_H16
--operation mode is output

EBIADDR[20] = OUTPUT(SB1L42);


--EBIADDR[21] is EBIADDR[21] at Pin_F17
--operation mode is output

EBIADDR[21] = OUTPUT(SB1L52);


--EBIADDR[22] is EBIADDR[22] at Pin_C18
--operation mode is output

EBIADDR[22] = OUTPUT(SB1L62);


--EBIADDR[23] is EBIADDR[23] at Pin_J16
--operation mode is output

EBIADDR[23] = OUTPUT(SB1L72);


--EBIADDR[24] is EBIADDR[24] at Pin_E17
--operation mode is output

EBIADDR[24] = OUTPUT(SB1L82);


--EBICLK is EBICLK at Pin_D21
--operation mode is output

EBICLK = OUTPUT(SB1L13);


--EBIOEN is EBIOEN at Pin_C22
--operation mode is output

EBIOEN = OUTPUT(SB1L17);


--EBIWEN is EBIWEN at Pin_E21
--operation mode is output

EBIWEN = OUTPUT(SB1L37);


--SDRAMADDR[0] is SDRAMADDR[0] at Pin_K9
--operation mode is output

SDRAMADDR[0] = OUTPUT(SB1L571);


--SDRAMADDR[1] is SDRAMADDR[1] at Pin_C5
--operation mode is output

SDRAMADDR[1] = OUTPUT(SB1L671);


--SDRAMADDR[2] is SDRAMADDR[2] at Pin_E6
--operation mode is output

SDRAMADDR[2] = OUTPUT(SB1L771);


--SDRAMADDR[3] is SDRAMADDR[3] at Pin_G6
--operation mode is output

SDRAMADDR[3] = OUTPUT(SB1L871);


--SDRAMADDR[4] is SDRAMADDR[4] at Pin_K8
--operation mode is output

SDRAMADDR[4] = OUTPUT(SB1L971);


--SDRAMADDR[5] is SDRAMADDR[5] at Pin_A4
--operation mode is output

SDRAMADDR[5] = OUTPUT(SB1L081);


--SDRAMADDR[6] is SDRAMADDR[6] at Pin_B4
--operation mode is output

SDRAMADDR[6] = OUTPUT(SB1L181);


--SDRAMADDR[7] is SDRAMADDR[7] at Pin_F5
--operation mode is output

SDRAMADDR[7] = OUTPUT(SB1L281);


--SDRAMADDR[8] is SDRAMADDR[8] at Pin_D5
--operation mode is output

SDRAMADDR[8] = OUTPUT(SB1L381);


--SDRAMADDR[9] is SDRAMADDR[9] at Pin_G5
--operation mode is output

SDRAMADDR[9] = OUTPUT(SB1L481);


--SDRAMADDR[10] is SDRAMADDR[10] at Pin_K11
--operation mode is output

SDRAMADDR[10] = OUTPUT(SB1L581);


--SDRAMADDR[11] is SDRAMADDR[11] at Pin_E5
--operation mode is output

SDRAMADDR[11] = OUTPUT(SB1L681);


--SDRAMADDR[12] is SDRAMADDR[12] at Pin_H8
--operation mode is output

SDRAMADDR[12] = OUTPUT(SB1L781);


--SDRAMADDR[13] is SDRAMADDR[13] at Pin_J8
--operation mode is output

SDRAMADDR[13] = OUTPUT(SB1L881);


--SDRAMADDR[14] is SDRAMADDR[14] at Pin_F6
--operation mode is output

SDRAMADDR[14] = OUTPUT(SB1L981);


--SDRAMCSN[0] is SDRAMCSN[0] at Pin_E7
--operation mode is output

SDRAMCSN[0] = OUTPUT(SB1L891);


--SDRAMCSN[1] is SDRAMCSN[1] at Pin_D6
--operation mode is output

SDRAMCSN[1] = OUTPUT(SB1L991);


--SDRAMDQM[0] is SDRAMDQM[0] at Pin_H12
--operation mode is output

SDRAMDQM[0] = OUTPUT(SB1L232);


--SDRAMDQM[1] is SDRAMDQM[1] at Pin_G11
--operation mode is output

SDRAMDQM[1] = OUTPUT(SB1L332);


--SDRAMDQM[2] is SDRAMDQM[2] at Pin_F9
--operation mode is output

SDRAMDQM[2] = OUTPUT(SB1L432);


--SDRAMDQM[3] is SDRAMDQM[3] at Pin_C6
--operation mode is output

SDRAMDQM[3] = OUTPUT(SB1L532);


--SDRAMRASN is SDRAMRASN at Pin_J9
--operation mode is output

SDRAMRASN = OUTPUT(SB1L282);


--SDRAMCASN is SDRAMCASN at Pin_F8
--operation mode is output

SDRAMCASN = OUTPUT(SB1L091);


--SDRAMWEN is SDRAMWEN at Pin_A5
--operation mode is output

SDRAMWEN = OUTPUT(SB1L482);


--SDRAMCLKE is SDRAMCLKE at Pin_F7
--operation mode is output

SDRAMCLKE = OUTPUT(SB1L491);


--SDRAMCLKN is SDRAMCLKN at Pin_G7
--operation mode is output

SDRAMCLKN = OUTPUT(SB1L691);


--SDRAMCLK is SDRAMCLK at Pin_B5
--operation mode is output

SDRAMCLK = OUTPUT(SB1L291);


--XB1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout at Pin_B16
--operation mode is bidir

XB1_combout = nRESET;

--nRESET is nRESET at Pin_B16
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(SB1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF at Pin_H24
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR at Pin_J24
--operation mode is input

nPOR = INPUT();






