--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml lcd_top.twx lcd_top.ncd -o lcd_top.twr lcd_top.pcf -ucf
s3e_xc3s500e_fg320.ucf

Design file:              lcd_top.ncd
Physical constraint file: lcd_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1366 paths analyzed, 101 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.051ns.
--------------------------------------------------------------------------------

Paths for end point lcd_unit/tmr_unit/cont_reg_16 (SLICE_X52Y42.G1), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.051ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y32.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y38.F1      net (fanout=19)       1.598   est_reg_FSM_FFd3
    SLICE_X51Y38.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<14>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y38.G1      net (fanout=2)        1.001   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y38.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<18>
                                                       lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y42.G1      net (fanout=10)       1.078   lcd_unit/tmr_unit/N01
    SLICE_X52Y42.CLK     Tgck                  0.776   lcd_unit/tmr_unit/cont_reg<17>
                                                       lcd_unit/tmr_unit/cont_next<16>1
                                                       lcd_unit/tmr_unit/cont_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      7.051ns (3.374ns logic, 3.677ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd4 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.979ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd4 to lcd_unit/tmr_unit/cont_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y33.XQ      Tcko                  0.515   est_reg_FSM_FFd4
                                                       est_reg_FSM_FFd4
    SLICE_X51Y36.F4      net (fanout=19)       1.320   est_reg_FSM_FFd4
    SLICE_X51Y36.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y37.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y37.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y38.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y38.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<14>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y38.G1      net (fanout=2)        1.001   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y38.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<18>
                                                       lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y42.G1      net (fanout=10)       1.078   lcd_unit/tmr_unit/N01
    SLICE_X52Y42.CLK     Tgck                  0.776   lcd_unit/tmr_unit/cont_reg<17>
                                                       lcd_unit/tmr_unit/cont_next<16>1
                                                       lcd_unit/tmr_unit/cont_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      6.979ns (3.580ns logic, 3.399ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.948ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y32.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y39.F1      net (fanout=19)       1.598   est_reg_FSM_FFd3
    SLICE_X51Y39.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<14>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y38.G1      net (fanout=2)        1.001   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y38.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<18>
                                                       lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y42.G1      net (fanout=10)       1.078   lcd_unit/tmr_unit/N01
    SLICE_X52Y42.CLK     Tgck                  0.776   lcd_unit/tmr_unit/cont_reg<17>
                                                       lcd_unit/tmr_unit/cont_next<16>1
                                                       lcd_unit/tmr_unit/cont_reg_16
    -------------------------------------------------  ---------------------------
    Total                                      6.948ns (3.271ns logic, 3.677ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point lcd_unit/tmr_unit/cont_reg_3 (SLICE_X52Y34.F2), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.965ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (0.020 - 0.022)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y32.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y38.F1      net (fanout=19)       1.598   est_reg_FSM_FFd3
    SLICE_X51Y38.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<14>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.G1      net (fanout=2)        1.001   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<9>
                                                       lcd_unit/tmr_unit/cont_next<0>11_1
    SLICE_X52Y34.F2      net (fanout=10)       0.992   lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y34.CLK     Tfck                  0.776   lcd_unit/tmr_unit/cont_reg<3>
                                                       lcd_unit/tmr_unit/cont_next<3>1
                                                       lcd_unit/tmr_unit/cont_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.965ns (3.374ns logic, 3.591ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd4 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.893ns (Levels of Logic = 9)
  Clock Path Skew:      -0.002ns (0.020 - 0.022)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd4 to lcd_unit/tmr_unit/cont_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y33.XQ      Tcko                  0.515   est_reg_FSM_FFd4
                                                       est_reg_FSM_FFd4
    SLICE_X51Y36.F4      net (fanout=19)       1.320   est_reg_FSM_FFd4
    SLICE_X51Y36.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y37.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y37.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y38.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y38.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<14>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.G1      net (fanout=2)        1.001   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<9>
                                                       lcd_unit/tmr_unit/cont_next<0>11_1
    SLICE_X52Y34.F2      net (fanout=10)       0.992   lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y34.CLK     Tfck                  0.776   lcd_unit/tmr_unit/cont_reg<3>
                                                       lcd_unit/tmr_unit/cont_next<3>1
                                                       lcd_unit/tmr_unit/cont_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.893ns (3.580ns logic, 3.313ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.862ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.020 - 0.022)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y32.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y39.F1      net (fanout=19)       1.598   est_reg_FSM_FFd3
    SLICE_X51Y39.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<14>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.G1      net (fanout=2)        1.001   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<9>
                                                       lcd_unit/tmr_unit/cont_next<0>11_1
    SLICE_X52Y34.F2      net (fanout=10)       0.992   lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y34.CLK     Tfck                  0.776   lcd_unit/tmr_unit/cont_reg<3>
                                                       lcd_unit/tmr_unit/cont_next<3>1
                                                       lcd_unit/tmr_unit/cont_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      6.862ns (3.271ns logic, 3.591ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point lcd_unit/tmr_unit/cont_reg_6 (SLICE_X52Y36.G2), 50 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.926ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y32.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y38.F1      net (fanout=19)       1.598   est_reg_FSM_FFd3
    SLICE_X51Y38.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<14>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.G1      net (fanout=2)        1.001   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<9>
                                                       lcd_unit/tmr_unit/cont_next<0>11_1
    SLICE_X52Y36.G2      net (fanout=10)       0.953   lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y36.CLK     Tgck                  0.776   lcd_unit/tmr_unit/cont_reg<7>
                                                       lcd_unit/tmr_unit/cont_next<6>1
                                                       lcd_unit/tmr_unit/cont_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      6.926ns (3.374ns logic, 3.552ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd4 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.854ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd4 to lcd_unit/tmr_unit/cont_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y33.XQ      Tcko                  0.515   est_reg_FSM_FFd4
                                                       est_reg_FSM_FFd4
    SLICE_X51Y36.F4      net (fanout=19)       1.320   est_reg_FSM_FFd4
    SLICE_X51Y36.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<2>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y37.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<3>
    SLICE_X51Y37.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<4>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y38.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<5>
    SLICE_X51Y38.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<6>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<7>
    SLICE_X51Y39.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<14>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.G1      net (fanout=2)        1.001   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<9>
                                                       lcd_unit/tmr_unit/cont_next<0>11_1
    SLICE_X52Y36.G2      net (fanout=10)       0.953   lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y36.CLK     Tgck                  0.776   lcd_unit/tmr_unit/cont_reg<7>
                                                       lcd_unit/tmr_unit/cont_next<6>1
                                                       lcd_unit/tmr_unit/cont_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      6.854ns (3.580ns logic, 3.274ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               est_reg_FSM_FFd3 (FF)
  Destination:          lcd_unit/tmr_unit/cont_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.823ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: est_reg_FSM_FFd3 to lcd_unit/tmr_unit/cont_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y32.XQ      Tcko                  0.515   est_reg_FSM_FFd3
                                                       est_reg_FSM_FFd3
    SLICE_X51Y39.F1      net (fanout=19)       1.598   est_reg_FSM_FFd3
    SLICE_X51Y39.COUT    Topcyf                1.011   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_lut<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<8>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<9>
    SLICE_X51Y40.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<10>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<11>
    SLICE_X51Y41.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<12>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.CIN     net (fanout=1)        0.000   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<13>
    SLICE_X51Y42.COUT    Tbyp                  0.103   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<14>
                                                       lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.G1      net (fanout=2)        1.001   lcd_unit/tmr_unit/Mcompar_cont_next_cmp_lt0000_cy<15>
    SLICE_X54Y39.Y       Tilo                  0.660   lcd_unit/tmr_unit/cont_reg<9>
                                                       lcd_unit/tmr_unit/cont_next<0>11_1
    SLICE_X52Y36.G2      net (fanout=10)       0.953   lcd_unit/tmr_unit/cont_next<0>11
    SLICE_X52Y36.CLK     Tgck                  0.776   lcd_unit/tmr_unit/cont_reg<7>
                                                       lcd_unit/tmr_unit/cont_next<6>1
                                                       lcd_unit/tmr_unit/cont_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      6.823ns (3.271ns logic, 3.552ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point est_reg_FSM_FFd14 (SLICE_X65Y37.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.974ns (requirement - (clock path skew + uncertainty - data path))
  Source:               est_reg_FSM_FFd15 (FF)
  Destination:          est_reg_FSM_FFd14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.974ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: est_reg_FSM_FFd15 to est_reg_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y37.XQ      Tcko                  0.411   est_reg_FSM_FFd15
                                                       est_reg_FSM_FFd15
    SLICE_X65Y37.BY      net (fanout=1)        0.446   est_reg_FSM_FFd15
    SLICE_X65Y37.CLK     Tckdi       (-Th)    -0.117   est_reg_FSM_FFd15
                                                       est_reg_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.528ns logic, 0.446ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point est_reg_FSM_FFd13 (SLICE_X65Y36.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.153ns (requirement - (clock path skew + uncertainty - data path))
  Source:               est_reg_FSM_FFd14 (FF)
  Destination:          est_reg_FSM_FFd13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.153ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: est_reg_FSM_FFd14 to est_reg_FSM_FFd13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y37.YQ      Tcko                  0.409   est_reg_FSM_FFd15
                                                       est_reg_FSM_FFd14
    SLICE_X65Y36.F4      net (fanout=2)        0.296   est_reg_FSM_FFd14
    SLICE_X65Y36.CLK     Tckf        (-Th)    -0.448   est_reg_FSM_FFd13
                                                       est_reg_FSM_FFd13-In1
                                                       est_reg_FSM_FFd13
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.857ns logic, 0.296ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------

Paths for end point est_reg_FSM_FFd9 (SLICE_X65Y34.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.165ns (requirement - (clock path skew + uncertainty - data path))
  Source:               est_reg_FSM_FFd10 (FF)
  Destination:          est_reg_FSM_FFd9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.007 - 0.004)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: est_reg_FSM_FFd10 to est_reg_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y33.YQ      Tcko                  0.454   est_reg_FSM_FFd11
                                                       est_reg_FSM_FFd10
    SLICE_X65Y34.F4      net (fanout=2)        0.266   est_reg_FSM_FFd10
    SLICE_X65Y34.CLK     Tckf        (-Th)    -0.448   est_reg_FSM_FFd9
                                                       est_reg_FSM_FFd9-In1
                                                       est_reg_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.902ns logic, 0.266ns route)
                                                       (77.2% logic, 22.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: lcd_unit/tmr_unit/cont_reg<9>/CLK
  Logical resource: lcd_unit/tmr_unit/cont_reg_9/CK
  Location pin: SLICE_X54Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: lcd_unit/est_reg_FSM_FFd3/CLK
  Logical resource: lcd_unit/est_reg_FSM_FFd3/CK
  Location pin: SLICE_X64Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.203ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: lcd_unit/tmr_unit/cont_reg<18>/CLK
  Logical resource: lcd_unit/tmr_unit/cont_reg_18/CK
  Location pin: SLICE_X54Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.051|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1366 paths, 0 nets, and 251 connections

Design statistics:
   Minimum period:   7.051ns{1}   (Maximum frequency: 141.824MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Dec 13 13:52:28 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



