// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        z1_load_1,
        z1_load,
        mux_case_01_i_reload,
        mux_case_15_i_reload,
        mux_case_28_i_reload,
        mux_case_311_i_reload,
        mux_case_415_i_reload,
        mux_case_519_i_reload,
        mux_case_623_i_reload,
        mux_case_0926_i_reload,
        mux_case_11029_i_reload,
        mux_case_21132_i_reload,
        mux_case_31235_i_reload,
        mux_case_41338_i_reload,
        mux_case_51441_i_reload,
        mux_case_61544_i_reload,
        add_119_i_out,
        add_119_i_out_ap_vld,
        p_out,
        p_out_ap_vld,
        grp_fu_631_p_din0,
        grp_fu_631_p_din1,
        grp_fu_631_p_opcode,
        grp_fu_631_p_dout0,
        grp_fu_631_p_ce,
        grp_fu_642_p_din0,
        grp_fu_642_p_din1,
        grp_fu_642_p_dout0,
        grp_fu_642_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] z1_load_1;
input  [31:0] z1_load;
input  [31:0] mux_case_01_i_reload;
input  [31:0] mux_case_15_i_reload;
input  [31:0] mux_case_28_i_reload;
input  [31:0] mux_case_311_i_reload;
input  [31:0] mux_case_415_i_reload;
input  [31:0] mux_case_519_i_reload;
input  [31:0] mux_case_623_i_reload;
input  [31:0] mux_case_0926_i_reload;
input  [31:0] mux_case_11029_i_reload;
input  [31:0] mux_case_21132_i_reload;
input  [31:0] mux_case_31235_i_reload;
input  [31:0] mux_case_41338_i_reload;
input  [31:0] mux_case_51441_i_reload;
input  [31:0] mux_case_61544_i_reload;
output  [31:0] add_119_i_out;
output   add_119_i_out_ap_vld;
output  [31:0] p_out;
output   p_out_ap_vld;
output  [31:0] grp_fu_631_p_din0;
output  [31:0] grp_fu_631_p_din1;
output  [0:0] grp_fu_631_p_opcode;
input  [31:0] grp_fu_631_p_dout0;
output   grp_fu_631_p_ce;
output  [31:0] grp_fu_642_p_din0;
output  [31:0] grp_fu_642_p_din1;
input  [31:0] grp_fu_642_p_dout0;
output   grp_fu_642_p_ce;

reg ap_idle;
reg add_119_i_out_ap_vld;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln236_reg_385;
reg    ap_condition_exit_pp0_iter0_stage3;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] w_Wm_address0;
wire   [31:0] w_Wm_q0;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln236_fu_242_p2;
reg   [0:0] icmp_ln236_reg_385_pp0_iter1_reg;
wire   [31:0] tmp_15_i_fu_259_p17;
reg   [31:0] tmp_15_i_reg_394;
wire   [31:0] tmp_16_i_fu_295_p17;
reg   [31:0] tmp_16_i_reg_399;
reg   [31:0] w_Wm_load_reg_404;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] mul_i_reg_409;
reg   [31:0] mul_1_i_reg_419;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln236_fu_254_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] empty_fu_80;
reg   [31:0] ap_sig_allocacmp_p_load;
wire    ap_block_pp0_stage1;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
wire    ap_block_pp0_stage3_11001;
reg    ap_condition_exit_pp0_iter1_stage2;
reg    ap_idle_pp0_0to0;
wire    ap_block_pp0_stage2;
reg   [31:0] add_119_i_fu_84;
reg   [31:0] ap_sig_allocacmp_add_119_i_load;
reg   [2:0] k_5_fu_88;
wire   [2:0] add_ln236_fu_248_p2;
reg   [2:0] ap_sig_allocacmp_k;
wire    ap_block_pp0_stage2_01001;
reg    w_Wm_ce0_local;
reg   [31:0] grp_fu_215_p0;
reg   [31:0] grp_fu_215_p1;
reg   [31:0] grp_fu_219_p0;
reg   [31:0] grp_fu_219_p1;
wire   [31:0] tmp_15_i_fu_259_p15;
wire   [31:0] tmp_16_i_fu_295_p15;
wire    ap_block_pp0_stage1_00001;
wire    ap_block_pp0_stage2_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] tmp_15_i_fu_259_p1;
wire   [2:0] tmp_15_i_fu_259_p3;
wire   [2:0] tmp_15_i_fu_259_p5;
wire   [2:0] tmp_15_i_fu_259_p7;
wire  signed [2:0] tmp_15_i_fu_259_p9;
wire  signed [2:0] tmp_15_i_fu_259_p11;
wire  signed [2:0] tmp_15_i_fu_259_p13;
wire   [2:0] tmp_16_i_fu_295_p1;
wire   [2:0] tmp_16_i_fu_295_p3;
wire   [2:0] tmp_16_i_fu_295_p5;
wire   [2:0] tmp_16_i_fu_295_p7;
wire  signed [2:0] tmp_16_i_fu_295_p9;
wire  signed [2:0] tmp_16_i_fu_295_p11;
wire  signed [2:0] tmp_16_i_fu_295_p13;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 empty_fu_80 = 32'd0;
#0 add_119_i_fu_84 = 32'd0;
#0 k_5_fu_88 = 3'd0;
#0 ap_done_reg = 1'b0;
end

ukf_accel_step_ukf_ut_process_3_2_Pipeline_VITIS_LOOP_193_5_w_Wm2_ROM_AUTO_1R #(
    .DataWidth( 32 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
w_Wm_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_Wm_address0),
    .ce0(w_Wm_ce0_local),
    .q0(w_Wm_q0)
);

(* dissolve_hierarchy = "yes" *) ukf_accel_step_sparsemux_15_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_15_3_32_1_1_U313(
    .din0(mux_case_01_i_reload),
    .din1(mux_case_15_i_reload),
    .din2(mux_case_28_i_reload),
    .din3(mux_case_311_i_reload),
    .din4(mux_case_415_i_reload),
    .din5(mux_case_519_i_reload),
    .din6(mux_case_623_i_reload),
    .def(tmp_15_i_fu_259_p15),
    .sel(ap_sig_allocacmp_k),
    .dout(tmp_15_i_fu_259_p17)
);

(* dissolve_hierarchy = "yes" *) ukf_accel_step_sparsemux_15_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_15_3_32_1_1_U314(
    .din0(mux_case_0926_i_reload),
    .din1(mux_case_11029_i_reload),
    .din2(mux_case_21132_i_reload),
    .din3(mux_case_31235_i_reload),
    .din4(mux_case_41338_i_reload),
    .din5(mux_case_51441_i_reload),
    .din6(mux_case_61544_i_reload),
    .def(tmp_16_i_fu_295_p15),
    .sel(ap_sig_allocacmp_k),
    .dout(tmp_16_i_fu_295_p17)
);

ukf_accel_step_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage3),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage3)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        add_119_i_fu_84 <= z1_load_1;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_119_i_fu_84 <= grp_fu_631_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter1_stage2) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        empty_fu_80 <= z1_load;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        empty_fu_80 <= grp_fu_631_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln236_fu_242_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_5_fu_88 <= add_ln236_fu_248_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_5_fu_88 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln236_reg_385 <= icmp_ln236_fu_242_p2;
        icmp_ln236_reg_385_pp0_iter1_reg <= icmp_ln236_reg_385;
        tmp_15_i_reg_394 <= tmp_15_i_fu_259_p17;
        tmp_16_i_reg_399 <= tmp_16_i_fu_295_p17;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_1_i_reg_419 <= grp_fu_642_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_i_reg_409 <= grp_fu_642_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        w_Wm_load_reg_404 <= w_Wm_q0;
    end
end

always @ (*) begin
    if (((icmp_ln236_reg_385_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        add_119_i_out_ap_vld = 1'b1;
    end else begin
        add_119_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln236_reg_385 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln236_reg_385_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter1_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_sig_allocacmp_add_119_i_load = grp_fu_631_p_dout0;
    end else begin
        ap_sig_allocacmp_add_119_i_load = add_119_i_fu_84;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k = 3'd0;
    end else begin
        ap_sig_allocacmp_k = k_5_fu_88;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_sig_allocacmp_p_load = grp_fu_631_p_dout0;
    end else begin
        ap_sig_allocacmp_p_load = empty_fu_80;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_215_p0 = ap_sig_allocacmp_add_119_i_load;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_215_p0 = ap_sig_allocacmp_p_load;
        end else begin
            grp_fu_215_p0 = 'bx;
        end
    end else begin
        grp_fu_215_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_215_p1 = mul_1_i_reg_419;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_215_p1 = mul_i_reg_409;
        end else begin
            grp_fu_215_p1 = 'bx;
        end
    end else begin
        grp_fu_215_p1 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_219_p0 = w_Wm_load_reg_404;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_219_p0 = w_Wm_q0;
        end else begin
            grp_fu_219_p0 = 'bx;
        end
    end else begin
        grp_fu_219_p0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0_reg == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_219_p1 = tmp_16_i_reg_399;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_219_p1 = tmp_15_i_reg_394;
        end else begin
            grp_fu_219_p1 = 'bx;
        end
    end else begin
        grp_fu_219_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln236_reg_385_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_Wm_ce0_local = 1'b1;
    end else begin
        w_Wm_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage2) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_119_i_out = add_119_i_fu_84;

assign add_ln236_fu_248_p2 = (ap_sig_allocacmp_k + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage3;

assign ap_ready = ap_ready_sig;

assign grp_fu_631_p_ce = 1'b1;

assign grp_fu_631_p_din0 = grp_fu_215_p0;

assign grp_fu_631_p_din1 = grp_fu_215_p1;

assign grp_fu_631_p_opcode = 2'd0;

assign grp_fu_642_p_ce = 1'b1;

assign grp_fu_642_p_din0 = grp_fu_219_p0;

assign grp_fu_642_p_din1 = grp_fu_219_p1;

assign icmp_ln236_fu_242_p2 = ((ap_sig_allocacmp_k == 3'd7) ? 1'b1 : 1'b0);

assign p_out = empty_fu_80;

assign tmp_15_i_fu_259_p15 = 'bx;

assign tmp_16_i_fu_295_p15 = 'bx;

assign w_Wm_address0 = zext_ln236_fu_254_p1;

assign zext_ln236_fu_254_p1 = ap_sig_allocacmp_k;

endmodule //ukf_accel_step_ukf_ut_meas_3_2_Pipeline_VITIS_LOOP_236_5
