/dts-v1/;

/* node '/' defined in deps/zephyr/dts/common/skeleton.dtsi:9 */
/ {
	#address-cells = < 0x1 >;                                /* in deps/zephyr/dts/common/skeleton.dtsi:10 */
	#size-cells = < 0x1 >;                                   /* in deps/zephyr/dts/common/skeleton.dtsi:11 */
	model = "STMicroelectronics STM32H747I DISCOVERY board"; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:13 */
	compatible = "st,stm32h747i-disco";                      /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:14 */

	/* node '/chosen' defined in deps/zephyr/dts/common/skeleton.dtsi:12 */
	chosen {
		zephyr,entropy = &rng;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:27 */
		zephyr,flash-controller = &flash; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:28 */
		zephyr,sram = &sram1;             /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:20 */
		zephyr,flash = &flash1;           /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:21 */
	};

	/* node '/aliases' defined in deps/zephyr/dts/common/skeleton.dtsi:13 */
	aliases {
		led0 = &blue_led_4; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:41 */
		led1 = &red_led_3;  /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:42 */
		sw0 = &joy_center;  /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:43 */
	};

	/* node '/soc' defined in deps/zephyr/dts/arm/armv7-m.dtsi:6 */
	soc {
		#address-cells = < 0x1 >;     /* in deps/zephyr/dts/arm/armv7-m.dtsi:7 */
		#size-cells = < 0x1 >;        /* in deps/zephyr/dts/arm/armv7-m.dtsi:8 */
		interrupt-parent = < &nvic >; /* in deps/zephyr/dts/arm/armv7-m.dtsi:10 */
		ranges;                       /* in deps/zephyr/dts/arm/armv7-m.dtsi:11 */
		compatible = "st,stm32h747",
		             "st,stm32h7",
		             "simple-bus";    /* in deps/zephyr/dts/arm/st/h7/stm32h747.dtsi:12 */

		/* node '/soc/interrupt-controller@e000e100' defined in deps/zephyr/dts/arm/armv7-m.dtsi:13 */
		nvic: interrupt-controller@e000e100 {
			#address-cells = < 0x1 >;            /* in deps/zephyr/dts/arm/armv7-m.dtsi:14 */
			compatible = "arm,v7m-nvic";         /* in deps/zephyr/dts/arm/armv7-m.dtsi:15 */
			reg = < 0xe000e100 0xc00 >;          /* in deps/zephyr/dts/arm/armv7-m.dtsi:16 */
			interrupt-controller;                /* in deps/zephyr/dts/arm/armv7-m.dtsi:17 */
			#interrupt-cells = < 0x2 >;          /* in deps/zephyr/dts/arm/armv7-m.dtsi:18 */
			arm,num-irq-priority-bits = < 0x4 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1156 */
			phandle = < 0x1 >;                   /* in deps/zephyr/dts/arm/armv7-m.dtsi:10 */
		};

		/* node '/soc/timer@e000e010' defined in deps/zephyr/dts/arm/armv7-m.dtsi:21 */
		systick: timer@e000e010 {
			compatible = "arm,armv7m-systick"; /* in deps/zephyr/dts/arm/armv7-m.dtsi:22 */
			reg = < 0xe000e010 0x10 >;         /* in deps/zephyr/dts/arm/armv7-m.dtsi:23 */
		};

		/* node '/soc/flash-controller@52002000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:144 */
		flash: flash-controller@52002000 {
			compatible = "st,stm32-flash-controller",
			             "st,stm32h7-flash-controller"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:145 */
			reg = < 0x52002000 0x400 >;                 /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:146 */
			interrupts = < 0x4 0x0 >;                   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:147 */
			#address-cells = < 0x1 >;                   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:149 */
			#size-cells = < 0x1 >;                      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:150 */
			clocks = < &rcc 0xd4 0x100 >;               /* in deps/zephyr/dts/arm/st/h7/stm32h7_dualcore.dtsi:30 */

			/* node '/soc/flash-controller@52002000/flash@8100000' defined in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:22 */
			flash1: flash@8100000 {
				compatible = "st,stm32-nv-flash",
				             "soc-nv-flash";      /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:23 */
				write-block-size = < 0x20 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:24 */
				erase-block-size = < 0x20000 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:25 */
				max-erase-time = < 0xfa0 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:27 */
				reg = < 0x8100000 0x100000 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h747Xi_m4.dtsi:20 */
				bank2-flash-size = < 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h747Xi_m4.dtsi:21 */
			};
		};

		/* node '/soc/rcc@58024400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:153 */
		rcc: rcc@58024400 {
			compatible = "st,stm32h7-rcc";   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:154 */
			#clock-cells = < 0x2 >;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:155 */
			reg = < 0x58024400 0x400 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:156 */
			d1cpre = < 0x1 >;                /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:106 */
			hpre = < 0x2 >;                  /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:107 */
			d1ppre = < 0x2 >;                /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:108 */
			d2ppre1 = < 0x2 >;               /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:109 */
			d2ppre2 = < 0x2 >;               /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:110 */
			d3ppre = < 0x2 >;                /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:111 */
			clock-frequency = < 0xbebc200 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:48 */
			phandle = < 0x2 >;               /* in deps/zephyr/dts/arm/st/h7/stm32h7_dualcore.dtsi:30 */

			/* node '/soc/rcc@58024400/reset-controller' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:158 */
			rctl: reset-controller {
				compatible = "st,stm32-rcc-rctl"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:159 */
				#reset-cells = < 0x1 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:160 */
				phandle = < 0x3 >;                /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:292 */
			};
		};

		/* node '/soc/interrupt-controller@58000000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:164 */
		exti: interrupt-controller@58000000 {
			compatible = "st,stm32-exti";  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:165 */
			interrupt-controller;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:166 */
			#interrupt-cells = < 0x1 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:167 */
			#address-cells = < 0x1 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:168 */
			reg = < 0x58000000 0x400 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:169 */
			num-lines = < 0x10 >;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:170 */
			interrupts = < 0x6 0x0 >,
			             < 0x7 0x0 >,
			             < 0x8 0x0 >,
			             < 0x9 0x0 >,
			             < 0xa 0x0 >,
			             < 0x17 0x0 >,
			             < 0x28 0x0 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:171 */
			interrupt-names = "line0",
			                  "line1",
			                  "line2",
			                  "line3",
			                  "line4",
			                  "line5-9",
			                  "line10-15"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:173 */
			line-ranges = < 0x0 0x1 >,
			              < 0x1 0x1 >,
			              < 0x2 0x1 >,
			              < 0x3 0x1 >,
			              < 0x4 0x1 >,
			              < 0x5 0x5 >,
			              < 0xa 0x6 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:175 */
		};

		/* node '/soc/pin-controller@58020000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:179 */
		pinctrl: pin-controller@58020000 {
			compatible = "st,stm32-pinctrl"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:180 */
			#address-cells = < 0x1 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:181 */
			#size-cells = < 0x1 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:182 */
			reg = < 0x58020000 0x2400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:183 */

			/* node '/soc/pin-controller@58020000/gpio@58020000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:185 */
			gpioa: gpio@58020000 {
				compatible = "st,stm32-gpio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:186 */
				gpio-controller;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:187 */
				#gpio-cells = < 0x2 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:188 */
				reg = < 0x58020000 0x400 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:189 */
				clocks = < &rcc 0xe0 0x1 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:190 */
				phandle = < 0x14 >;           /* in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:13 */
			};

			/* node '/soc/pin-controller@58020000/gpio@58020400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:193 */
			gpiob: gpio@58020400 {
				compatible = "st,stm32-gpio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:194 */
				gpio-controller;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:195 */
				#gpio-cells = < 0x2 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:196 */
				reg = < 0x58020400 0x400 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:197 */
				clocks = < &rcc 0xe0 0x2 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:198 */
				phandle = < 0x1c >;           /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:91 */
			};

			/* node '/soc/pin-controller@58020000/gpio@58020800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:201 */
			gpioc: gpio@58020800 {
				compatible = "st,stm32-gpio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:202 */
				gpio-controller;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:203 */
				#gpio-cells = < 0x2 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:204 */
				reg = < 0x58020800 0x400 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:205 */
				clocks = < &rcc 0xe0 0x4 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:206 */
				phandle = < 0x16 >;           /* in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:13 */
			};

			/* node '/soc/pin-controller@58020000/gpio@58020C00' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:209 */
			gpiod: gpio@58020C00 {
				compatible = "st,stm32-gpio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:210 */
				gpio-controller;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:211 */
				#gpio-cells = < 0x2 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:212 */
				reg = < 0x58020c00 0x400 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:213 */
				clocks = < &rcc 0xe0 0x8 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:214 */
				phandle = < 0x19 >;           /* in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:13 */
			};

			/* node '/soc/pin-controller@58020000/gpio@58021000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:217 */
			gpioe: gpio@58021000 {
				compatible = "st,stm32-gpio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:218 */
				gpio-controller;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:219 */
				#gpio-cells = < 0x2 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:220 */
				reg = < 0x58021000 0x400 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:221 */
				clocks = < &rcc 0xe0 0x10 >;  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:222 */
				phandle = < 0x1b >;           /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:91 */
			};

			/* node '/soc/pin-controller@58020000/gpio@58021400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:225 */
			gpiof: gpio@58021400 {
				compatible = "st,stm32-gpio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:226 */
				gpio-controller;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:227 */
				#gpio-cells = < 0x2 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:228 */
				reg = < 0x58021400 0x400 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:229 */
				clocks = < &rcc 0xe0 0x20 >;  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:230 */
				phandle = < 0x15 >;           /* in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:13 */
			};

			/* node '/soc/pin-controller@58020000/gpio@58021800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:233 */
			gpiog: gpio@58021800 {
				compatible = "st,stm32-gpio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:234 */
				gpio-controller;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:235 */
				#gpio-cells = < 0x2 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:236 */
				reg = < 0x58021800 0x400 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:237 */
				clocks = < &rcc 0xe0 0x40 >;  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:238 */
				phandle = < 0x1d >;           /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:91 */
			};

			/* node '/soc/pin-controller@58020000/gpio@58021C00' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:241 */
			gpioh: gpio@58021C00 {
				compatible = "st,stm32-gpio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:242 */
				gpio-controller;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:243 */
				#gpio-cells = < 0x2 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:244 */
				reg = < 0x58021c00 0x400 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:245 */
				clocks = < &rcc 0xe0 0x80 >;  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:246 */
			};

			/* node '/soc/pin-controller@58020000/gpio@58022000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:249 */
			gpioi: gpio@58022000 {
				compatible = "st,stm32-gpio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:250 */
				gpio-controller;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:251 */
				#gpio-cells = < 0x2 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:252 */
				reg = < 0x58022000 0x400 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:253 */
				clocks = < &rcc 0xe0 0x100 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:254 */
				phandle = < 0x1a >;           /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:16 */
			};

			/* node '/soc/pin-controller@58020000/gpio@58022400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:257 */
			gpioj: gpio@58022400 {
				compatible = "st,stm32-gpio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:258 */
				gpio-controller;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:259 */
				#gpio-cells = < 0x2 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:260 */
				reg = < 0x58022400 0x400 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:261 */
				clocks = < &rcc 0xe0 0x200 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:262 */
				phandle = < 0x17 >;           /* in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:13 */
			};

			/* node '/soc/pin-controller@58020000/gpio@58022800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:265 */
			gpiok: gpio@58022800 {
				compatible = "st,stm32-gpio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:266 */
				gpio-controller;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:267 */
				#gpio-cells = < 0x2 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:268 */
				reg = < 0x58022800 0x400 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:269 */
				clocks = < &rcc 0xe0 0x400 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:270 */
				phandle = < 0x18 >;           /* in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:13 */
			};

			/* node '/soc/pin-controller@58020000/spi5_miso_pj11' defined in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:3818 */
			spi5_miso_pj11: spi5_miso_pj11 {
				pinmux = < 0x1365 >; /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:3819 */
				bias-pull-down;      /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:3820 */
				phandle = < 0xa >;   /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:127 */
			};

			/* node '/soc/pin-controller@58020000/spi5_mosi_pj10' defined in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:3920 */
			spi5_mosi_pj10: spi5_mosi_pj10 {
				pinmux = < 0x1345 >; /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:3921 */
				bias-pull-down;      /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:3922 */
				phandle = < 0xb >;   /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:127 */
			};

			/* node '/soc/pin-controller@58020000/spi5_nss_pk1' defined in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:4012 */
			spi5_nss_pk1: spi5_nss_pk1 {
				pinmux = < 0x1425 >; /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:4013 */
				bias-pull-up;        /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:4014 */
				phandle = < 0x8 >;   /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:127 */
			};

			/* node '/soc/pin-controller@58020000/spi5_sck_pk0' defined in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:4124 */
			spi5_sck_pk0: spi5_sck_pk0 {
				pinmux = < 0x1405 >;           /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:4125 */
				bias-pull-down;                /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:4126 */
				slew-rate = "very-high-speed"; /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:4127 */
				phandle = < 0x9 >;             /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:127 */
			};

			/* node '/soc/pin-controller@58020000/usart1_rx_pa10' defined in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:4909 */
			usart1_rx_pa10: usart1_rx_pa10 {
				pinmux = < 0x147 >; /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:4910 */
				phandle = < 0x5 >;  /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:115 */
			};

			/* node '/soc/pin-controller@58020000/uart8_rx_pj9' defined in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:5017 */
			uart8_rx_pj9: uart8_rx_pj9 {
				pinmux = < 0x1328 >; /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:5018 */
				phandle = < 0x7 >;   /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:121 */
			};

			/* node '/soc/pin-controller@58020000/usart1_tx_pa9' defined in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:5028 */
			usart1_tx_pa9: usart1_tx_pa9 {
				pinmux = < 0x127 >; /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:5029 */
				bias-pull-up;       /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:5030 */
				phandle = < 0x4 >;  /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:115 */
			};

			/* node '/soc/pin-controller@58020000/uart8_tx_pj8' defined in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:5158 */
			uart8_tx_pj8: uart8_tx_pj8 {
				pinmux = < 0x1308 >; /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:5159 */
				bias-pull-up;        /* in deps/modules/hal/stm32/dts/st/h7/stm32h747xihx-pinctrl.dtsi:5160 */
				phandle = < 0x6 >;   /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:121 */
			};
		};

		/* node '/soc/watchdog@58004800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:274 */
		iwdg: iwdg1: watchdog@58004800 {
			compatible = "st,stm32-watchdog"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:275 */
			reg = < 0x58004800 0x400 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:276 */
			status = "disabled";              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:277 */
		};

		/* node '/soc/watchdog@50003000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:280 */
		wwdg: wwdg1: watchdog@50003000 {
			compatible = "st,stm32-window-watchdog"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:281 */
			reg = < 0x50003000 0x1000 >;             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:282 */
			clocks = < &rcc 0xe4 0x40 >;             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:283 */
			interrupts = < 0x0 0x7 >;                /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:284 */
			status = "disabled";                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:285 */
		};

		/* node '/soc/serial@40011000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:288 */
		usart1: serial@40011000 {
			compatible = "st,stm32-usart",
			             "st,stm32-uart";                   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:289 */
			reg = < 0x40011000 0x400 >;                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:290 */
			clocks = < &rcc 0xf0 0x10 >;                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:291 */
			resets = < &rctl 0x1304 >;                      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:292 */
			interrupts = < 0x25 0x0 >;                      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:293 */
			status = "disabled";                            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:294 */
			pinctrl-0 = < &usart1_tx_pa9 &usart1_rx_pa10 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:115 */
			pinctrl-names = "default";                      /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:116 */
			current-speed = < 0x1c200 >;                    /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:117 */
		};

		/* node '/soc/serial@40004400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:296 */
		usart2: serial@40004400 {
			compatible = "st,stm32-usart",
			             "st,stm32-uart";   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:297 */
			reg = < 0x40004400 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:298 */
			clocks = < &rcc 0xe8 0x20000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:299 */
			resets = < &rctl 0x1211 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:300 */
			interrupts = < 0x26 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:301 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:302 */
		};

		/* node '/soc/serial@40004800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:304 */
		usart3: serial@40004800 {
			compatible = "st,stm32-usart",
			             "st,stm32-uart";   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:305 */
			reg = < 0x40004800 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:306 */
			clocks = < &rcc 0xe8 0x40000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:307 */
			resets = < &rctl 0x1212 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:308 */
			interrupts = < 0x27 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:309 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:310 */
		};

		/* node '/soc/serial@40004c00' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:312 */
		uart4: serial@40004c00 {
			compatible = "st,stm32-uart";   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:313 */
			reg = < 0x40004c00 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:314 */
			clocks = < &rcc 0xe8 0x80000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:315 */
			resets = < &rctl 0x1213 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:316 */
			interrupts = < 0x34 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:317 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:318 */
		};

		/* node '/soc/serial@40005000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:320 */
		uart5: serial@40005000 {
			compatible = "st,stm32-uart";    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:321 */
			reg = < 0x40005000 0x400 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:322 */
			clocks = < &rcc 0xe8 0x100000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:323 */
			resets = < &rctl 0x1214 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:324 */
			interrupts = < 0x35 0x0 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:325 */
			status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:326 */
		};

		/* node '/soc/serial@40011400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:328 */
		usart6: serial@40011400 {
			compatible = "st,stm32-usart",
			             "st,stm32-uart";  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:329 */
			reg = < 0x40011400 0x400 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:330 */
			clocks = < &rcc 0xf0 0x20 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:331 */
			resets = < &rctl 0x1305 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:332 */
			interrupts = < 0x47 0x0 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:333 */
			status = "disabled";           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:334 */
		};

		/* node '/soc/serial@40007800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:336 */
		uart7: serial@40007800 {
			compatible = "st,stm32-uart";      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:337 */
			reg = < 0x40007800 0x400 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:338 */
			clocks = < &rcc 0xe8 0x40000000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:339 */
			resets = < &rctl 0x121e >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:340 */
			interrupts = < 0x52 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:341 */
			status = "disabled";               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:342 */
		};

		/* node '/soc/serial@40007c00' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:344 */
		uart8: arduino_serial: serial@40007c00 {
			compatible = "st,stm32-uart";                /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:345 */
			reg = < 0x40007c00 0x400 >;                  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:346 */
			clocks = < &rcc 0xe8 0x80000000 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:347 */
			resets = < &rctl 0x121f >;                   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:348 */
			interrupts = < 0x53 0x0 >;                   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:349 */
			pinctrl-0 = < &uart8_tx_pj8 &uart8_rx_pj9 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:121 */
			pinctrl-names = "default";                   /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:122 */
			current-speed = < 0x1c200 >;                 /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:123 */
			status = "okay";                             /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:56 */
		};

		/* node '/soc/serial@58000c00' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:353 */
		lpuart1: serial@58000c00 {
			compatible = "st,stm32-lpuart",
			             "st,stm32-uart";   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:354 */
			reg = < 0x58000c00 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:355 */
			clocks = < &rcc 0xf4 0x8 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:356 */
			resets = < &rctl 0x1383 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:357 */
			interrupts = < 0x8e 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:358 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:359 */
		};

		/* node '/soc/rtc@58004000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:362 */
		rtc: rtc@58004000 {
			compatible = "st,stm32-rtc";    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:363 */
			reg = < 0x58004000 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:364 */
			interrupts = < 0x29 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:365 */
			clocks = < &rcc 0xf4 0x10000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:366 */
			prescaler = < 0x8000 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:367 */
			alarms-count = < 0x2 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:368 */
			alrm-exti-line = < 0x11 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:369 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:370 */

			/* node '/soc/rtc@58004000/backup_regs' defined in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:78 */
			bbram: backup_regs {
				compatible = "st,stm32-bbram"; /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:79 */
				st,backup-regs = < 0x20 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:80 */
				status = "disabled";           /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:81 */
			};
		};

		/* node '/soc/i2c@40005400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:373 */
		i2c1: i2c@40005400 {
			compatible = "st,stm32-i2c-v2";  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:374 */
			clock-frequency = < 0x186a0 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:375 */
			#address-cells = < 0x1 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:376 */
			#size-cells = < 0x0 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:377 */
			reg = < 0x40005400 0x400 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:378 */
			clocks = < &rcc 0xe8 0x200000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:379 */
			interrupts = < 0x1f 0x0 >,
			             < 0x20 0x0 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:380 */
			interrupt-names = "event",
			                  "error";       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:381 */
			status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:382 */
			phandle = < 0x10 >;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1126 */
		};

		/* node '/soc/i2c@40005800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:385 */
		i2c2: i2c@40005800 {
			compatible = "st,stm32-i2c-v2";  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:386 */
			clock-frequency = < 0x186a0 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:387 */
			#address-cells = < 0x1 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:388 */
			#size-cells = < 0x0 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:389 */
			reg = < 0x40005800 0x400 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:390 */
			clocks = < &rcc 0xe8 0x400000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:391 */
			interrupts = < 0x21 0x0 >,
			             < 0x22 0x0 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:392 */
			interrupt-names = "event",
			                  "error";       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:393 */
			status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:394 */
			phandle = < 0x11 >;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1134 */
		};

		/* node '/soc/i2c@40005c00' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:397 */
		i2c3: i2c@40005c00 {
			compatible = "st,stm32-i2c-v2";  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:398 */
			clock-frequency = < 0x186a0 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:399 */
			#address-cells = < 0x1 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:400 */
			#size-cells = < 0x0 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:401 */
			reg = < 0x40005c00 0x400 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:402 */
			clocks = < &rcc 0xe8 0x800000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:403 */
			interrupts = < 0x48 0x0 >,
			             < 0x49 0x0 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:404 */
			interrupt-names = "event",
			                  "error";       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:405 */
			status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:406 */
			phandle = < 0x12 >;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1142 */
		};

		/* node '/soc/i2c@58001c00' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:409 */
		i2c4: i2c@58001c00 {
			compatible = "st,stm32-i2c-v2"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:410 */
			clock-frequency = < 0x186a0 >;  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:411 */
			#address-cells = < 0x1 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:412 */
			#size-cells = < 0x0 >;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:413 */
			reg = < 0x58001c00 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:414 */
			clocks = < &rcc 0xf4 0x80 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:415 */
			interrupts = < 0x5f 0x0 >,
			             < 0x60 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:416 */
			interrupt-names = "event",
			                  "error";      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:417 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:418 */
			phandle = < 0x13 >;             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1150 */
		};

		/* node '/soc/spi@40013000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:421 */
		spi1: spi@40013000 {
			compatible = "st,stm32h7-spi",
			             "st,stm32-spi-fifo",
			             "st,stm32-spi";      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:422 */
			#address-cells = < 0x1 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:423 */
			#size-cells = < 0x0 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:424 */
			reg = < 0x40013000 0x400 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:425 */
			clocks = < &rcc 0xf0 0x1000 >,
			         < &rcc 0x9 0x1cc0050 >;  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:426 */
			interrupts = < 0x23 0x0 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:428 */
			status = "disabled";              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:429 */
		};

		/* node '/soc/spi@40003800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:432 */
		spi2: spi@40003800 {
			compatible = "st,stm32h7-spi",
			             "st,stm32-spi-fifo",
			             "st,stm32-spi";      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:433 */
			#address-cells = < 0x1 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:434 */
			#size-cells = < 0x0 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:435 */
			reg = < 0x40003800 0x400 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:436 */
			clocks = < &rcc 0xe8 0x4000 >,
			         < &rcc 0x9 0x1cc0050 >;  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:437 */
			interrupts = < 0x24 0x0 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:439 */
			status = "disabled";              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:440 */
		};

		/* node '/soc/spi@40003c00' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:443 */
		spi3: spi@40003c00 {
			compatible = "st,stm32h7-spi",
			             "st,stm32-spi-fifo",
			             "st,stm32-spi";      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:444 */
			#address-cells = < 0x1 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:445 */
			#size-cells = < 0x0 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:446 */
			reg = < 0x40003c00 0x400 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:447 */
			clocks = < &rcc 0xe8 0x8000 >,
			         < &rcc 0x9 0x1cc0050 >;  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:448 */
			interrupts = < 0x33 0x0 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:450 */
			status = "disabled";              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:451 */
		};

		/* node '/soc/spi@40013400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:454 */
		spi4: spi@40013400 {
			compatible = "st,stm32h7-spi",
			             "st,stm32-spi-fifo",
			             "st,stm32-spi";      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:455 */
			#address-cells = < 0x1 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:456 */
			#size-cells = < 0x0 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:457 */
			reg = < 0x40013400 0x400 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:458 */
			clocks = < &rcc 0xf0 0x2000 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:459 */
			interrupts = < 0x54 0x0 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:460 */
			status = "disabled";              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:461 */
		};

		/* node '/soc/spi@40015000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:464 */
		spi5: spi@40015000 {
			compatible = "st,stm32h7-spi",
			             "st,stm32-spi-fifo",
			             "st,stm32-spi";                                                 /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:465 */
			#address-cells = < 0x1 >;                                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:466 */
			#size-cells = < 0x0 >;                                                       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:467 */
			reg = < 0x40015000 0x400 >;                                                  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:468 */
			clocks = < &rcc 0xf0 0x100000 >;                                             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:469 */
			interrupts = < 0x55 0x0 >;                                                   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:470 */
			status = "disabled";                                                         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:471 */
			pinctrl-0 = < &spi5_nss_pk1 &spi5_sck_pk0 &spi5_miso_pj11 &spi5_mosi_pj10 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:127 */
			pinctrl-names = "default";                                                   /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:129 */
		};

		/* node '/soc/spi@58001400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:474 */
		spi6: spi@58001400 {
			compatible = "st,stm32h7-spi",
			             "st,stm32-spi-fifo",
			             "st,stm32-spi";      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:475 */
			#address-cells = < 0x1 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:476 */
			#size-cells = < 0x0 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:477 */
			reg = < 0x58001400 0x400 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:478 */
			clocks = < &rcc 0xf4 0x20 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:479 */
			interrupts = < 0x56 0x0 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:480 */
			status = "disabled";              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:481 */
		};

		/* node '/soc/i2s@40013000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:484 */
		i2s1: i2s@40013000 {
			compatible = "st,stm32h7-i2s",
			             "st,stm32-i2s";                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:485 */
			#address-cells = < 0x1 >;                                       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:486 */
			#size-cells = < 0x0 >;                                          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:487 */
			reg = < 0x40013000 0x400 >;                                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:488 */
			clocks = < &rcc 0xf0 0x1000 >,
			         < &rcc 0x9 0x1cc0050 >;                                /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:489 */
			dmas = < &dmamux1 0x0 0x26 0x20440 &dmamux1 0x1 0x25 0x20480 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:491 */
			dma-names = "tx",
			            "rx";                                               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:493 */
			interrupts = < 0x23 0x3 >;                                      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:494 */
			status = "disabled";                                            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:495 */
		};

		/* node '/soc/i2s@40003800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:498 */
		i2s2: i2s@40003800 {
			compatible = "st,stm32h7-i2s",
			             "st,stm32-i2s";                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:499 */
			#address-cells = < 0x1 >;                                       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:500 */
			#size-cells = < 0x0 >;                                          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:501 */
			reg = < 0x40003800 0x400 >;                                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:502 */
			clocks = < &rcc 0xe8 0x4000 >,
			         < &rcc 0x9 0x1cc0050 >;                                /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:503 */
			dmas = < &dmamux1 0x0 0x28 0x20440 &dmamux1 0x1 0x27 0x20480 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:505 */
			dma-names = "tx",
			            "rx";                                               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:507 */
			interrupts = < 0x24 0x0 >;                                      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:508 */
			status = "disabled";                                            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:509 */
		};

		/* node '/soc/i2s@40003c00' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:512 */
		i2s3: i2s@40003c00 {
			compatible = "st,stm32h7-i2s",
			             "st,stm32-i2s";                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:513 */
			#address-cells = < 0x1 >;                                       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:514 */
			#size-cells = < 0x0 >;                                          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:515 */
			reg = < 0x40003c00 0x400 >;                                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:516 */
			clocks = < &rcc 0xe8 0x8000 >,
			         < &rcc 0x9 0x1cc0050 >;                                /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:517 */
			dmas = < &dmamux1 0x0 0x3e 0x20440 &dmamux1 0x1 0x3d 0x20480 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:519 */
			dma-names = "tx",
			            "rx";                                               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:521 */
			interrupts = < 0x33 0x0 >;                                      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:522 */
			status = "disabled";                                            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:523 */
		};

		/* node '/soc/can@4000a000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:526 */
		fdcan1: can@4000a000 {
			compatible = "st,stm32h7-fdcan";                       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:527 */
			reg = < 0x4000a000 0x400 >,
			      < 0x4000ac00 0x350 >;                            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:528 */
			reg-names = "m_can",
			            "message_ram";                             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:529 */
			clocks = < &rcc 0xec 0x100 >;                          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:530 */
			interrupts = < 0x13 0x0 >,
			             < 0x15 0x0 >,
			             < 0x3f 0x0 >;                             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:531 */
			interrupt-names = "int0",
			                  "int1",
			                  "calib";                             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:532 */
			bosch,mram-cfg = < 0x0 0x1c 0x8 0x3 0x3 0x0 0x3 0x3 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:533 */
			status = "disabled";                                   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:534 */
		};

		/* node '/soc/can@4000a400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:537 */
		fdcan2: can@4000a400 {
			compatible = "st,stm32h7-fdcan";                         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:538 */
			reg = < 0x4000a400 0x400 >,
			      < 0x4000ac00 0x6a0 >;                              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:539 */
			reg-names = "m_can",
			            "message_ram";                               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:540 */
			clocks = < &rcc 0xec 0x100 >;                            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:541 */
			interrupts = < 0x14 0x0 >,
			             < 0x16 0x0 >,
			             < 0x3f 0x0 >;                               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:542 */
			interrupt-names = "int0",
			                  "int1",
			                  "calib";                               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:543 */
			bosch,mram-cfg = < 0x350 0x1c 0x8 0x3 0x3 0x0 0x3 0x3 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:544 */
			status = "disabled";                                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:545 */
		};

		/* node '/soc/timers@40010000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:548 */
		timers1: timers@40010000 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:549 */
			reg = < 0x40010000 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:550 */
			clocks = < &rcc 0xf0 0x1 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:551 */
			resets = < &rctl 0x1300 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:552 */
			interrupts = < 0x18 0x0 >,
			             < 0x19 0x0 >,
			             < 0x1a 0x0 >,
			             < 0x1b 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:553 */
			interrupt-names = "brk",
			                  "up",
			                  "trgcom",
			                  "cc";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:554 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:555 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:556 */

			/* node '/soc/timers@40010000/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:558 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:559 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:560 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:561 */
			};
		};

		/* node '/soc/timers@40000000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:565 */
		timers2: timers@40000000 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:566 */
			reg = < 0x40000000 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:567 */
			clocks = < &rcc 0xe8 0x1 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:568 */
			resets = < &rctl 0x1200 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:569 */
			interrupts = < 0x1c 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:570 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:571 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:572 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:573 */

			/* node '/soc/timers@40000000/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:575 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:576 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:577 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:578 */
			};

			/* node '/soc/timers@40000000/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:581 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:582 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:583 */
			};
		};

		/* node '/soc/timers@40000400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:587 */
		timers3: timers@40000400 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:588 */
			reg = < 0x40000400 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:589 */
			clocks = < &rcc 0xe8 0x2 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:590 */
			resets = < &rctl 0x1201 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:591 */
			interrupts = < 0x1d 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:592 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:593 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:594 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:595 */

			/* node '/soc/timers@40000400/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:597 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:598 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:599 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:600 */
			};

			/* node '/soc/timers@40000400/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:603 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:604 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:605 */
			};
		};

		/* node '/soc/timers@40000800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:609 */
		timers4: timers@40000800 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:610 */
			reg = < 0x40000800 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:611 */
			clocks = < &rcc 0xe8 0x4 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:612 */
			resets = < &rctl 0x1202 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:613 */
			interrupts = < 0x1e 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:614 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:615 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:616 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:617 */

			/* node '/soc/timers@40000800/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:619 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:620 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:621 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:622 */
			};

			/* node '/soc/timers@40000800/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:625 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:626 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:627 */
			};
		};

		/* node '/soc/timers@40000c00' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:631 */
		timers5: timers@40000c00 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:632 */
			reg = < 0x40000c00 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:633 */
			clocks = < &rcc 0xe8 0x8 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:634 */
			resets = < &rctl 0x1203 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:635 */
			interrupts = < 0x32 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:636 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:637 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:638 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:639 */

			/* node '/soc/timers@40000c00/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:641 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:642 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:643 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:644 */
			};

			/* node '/soc/timers@40000c00/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:647 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:648 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:649 */
			};
		};

		/* node '/soc/timers@40001000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:653 */
		timers6: timers@40001000 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:654 */
			reg = < 0x40001000 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:655 */
			clocks = < &rcc 0xe8 0x10 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:656 */
			resets = < &rctl 0x1204 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:657 */
			interrupts = < 0x36 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:658 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:659 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:660 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:661 */

			/* node '/soc/timers@40001000/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:663 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:664 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:665 */
			};
		};

		/* node '/soc/timers@40001400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:669 */
		timers7: timers@40001400 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:670 */
			reg = < 0x40001400 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:671 */
			clocks = < &rcc 0xe8 0x20 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:672 */
			resets = < &rctl 0x1205 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:673 */
			interrupts = < 0x37 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:674 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:675 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:676 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:677 */

			/* node '/soc/timers@40001400/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:679 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:680 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:681 */
			};
		};

		/* node '/soc/timers@40010400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:685 */
		timers8: timers@40010400 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:686 */
			reg = < 0x40010400 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:687 */
			clocks = < &rcc 0xf0 0x2 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:688 */
			resets = < &rctl 0x1301 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:689 */
			interrupts = < 0x2b 0x0 >,
			             < 0x2c 0x0 >,
			             < 0x2d 0x0 >,
			             < 0x2e 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:690 */
			interrupt-names = "brk",
			                  "up",
			                  "trgcom",
			                  "cc";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:691 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:692 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:693 */

			/* node '/soc/timers@40010400/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:695 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:696 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:697 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:698 */
			};
		};

		/* node '/soc/timers@40001800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:702 */
		timers12: timers@40001800 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:703 */
			reg = < 0x40001800 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:704 */
			clocks = < &rcc 0xe8 0x40 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:705 */
			resets = < &rctl 0x1206 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:706 */
			interrupts = < 0x2b 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:707 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:708 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:709 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:710 */

			/* node '/soc/timers@40001800/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:712 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:713 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:714 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:715 */
			};

			/* node '/soc/timers@40001800/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:718 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:719 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:720 */
			};
		};

		/* node '/soc/timers@40001c00' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:724 */
		timers13: timers@40001c00 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:725 */
			reg = < 0x40001c00 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:726 */
			clocks = < &rcc 0xe8 0x80 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:727 */
			resets = < &rctl 0x1207 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:728 */
			interrupts = < 0x2c 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:729 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:730 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:731 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:732 */

			/* node '/soc/timers@40001c00/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:734 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:735 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:736 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:737 */
			};

			/* node '/soc/timers@40001c00/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:740 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:741 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:742 */
			};
		};

		/* node '/soc/timers@40002000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:746 */
		timers14: timers@40002000 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:747 */
			reg = < 0x40002000 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:748 */
			clocks = < &rcc 0xe8 0x100 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:749 */
			resets = < &rctl 0x1208 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:750 */
			interrupts = < 0x2d 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:751 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:752 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:753 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:754 */

			/* node '/soc/timers@40002000/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:756 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:757 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:758 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:759 */
			};

			/* node '/soc/timers@40002000/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:762 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:763 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:764 */
			};
		};

		/* node '/soc/timers@40014000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:768 */
		timers15: timers@40014000 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:769 */
			reg = < 0x40014000 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:770 */
			clocks = < &rcc 0xf0 0x10000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:771 */
			resets = < &rctl 0x1310 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:772 */
			interrupts = < 0x74 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:773 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:774 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:775 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:776 */

			/* node '/soc/timers@40014000/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:778 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:779 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:780 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:781 */
			};

			/* node '/soc/timers@40014000/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:784 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:785 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:786 */
			};
		};

		/* node '/soc/timers@40014400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:790 */
		timers16: timers@40014400 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:791 */
			reg = < 0x40014400 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:792 */
			clocks = < &rcc 0xf0 0x20000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:793 */
			resets = < &rctl 0x1311 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:794 */
			interrupts = < 0x75 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:795 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:796 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:797 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:798 */

			/* node '/soc/timers@40014400/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:800 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:801 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:802 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:803 */
			};

			/* node '/soc/timers@40014400/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:806 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:807 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:808 */
			};
		};

		/* node '/soc/timers@40014800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:812 */
		timers17: timers@40014800 {
			compatible = "st,stm32-timers"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:813 */
			reg = < 0x40014800 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:814 */
			clocks = < &rcc 0xf0 0x40000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:815 */
			resets = < &rctl 0x1312 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:816 */
			interrupts = < 0x76 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:817 */
			interrupt-names = "global";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:818 */
			st,prescaler = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:819 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:820 */

			/* node '/soc/timers@40014800/pwm' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:822 */
			pwm {
				compatible = "st,stm32-pwm"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:823 */
				status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:824 */
				#pwm-cells = < 0x3 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:825 */
			};

			/* node '/soc/timers@40014800/counter' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:828 */
			counter {
				compatible = "st,stm32-counter"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:829 */
				status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:830 */
			};
		};

		/* node '/soc/timers@40002400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:834 */
		lptim1: timers@40002400 {
			compatible = "st,stm32-lptim"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:835 */
			clocks = < &rcc 0xe8 0x200 >;  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:836 */
			#address-cells = < 0x1 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:837 */
			#size-cells = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:838 */
			reg = < 0x40002400 0x400 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:839 */
			interrupts = < 0x5d 0x1 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:840 */
			interrupt-names = "wakeup";    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:841 */
			status = "disabled";           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:842 */
		};

		/* node '/soc/adc@40022000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:852 */
		adc1: adc@40022000 {
			compatible = "st,stm32-adc";                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:853 */
			reg = < 0x40022000 0x400 >;                                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:854 */
			clocks = < &rcc 0xd8 0x20 >;                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:855 */
			interrupts = < 0x12 0x0 >;                                      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:856 */
			status = "disabled";                                            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:857 */
			#io-channel-cells = < 0x1 >;                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:858 */
			resolutions = < 0x80e20c 0x75e20c 0x66e20c 0x53e20c 0x47e20c >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:859 */
			sampling-times = < 0x2 0x3 0x9 0x11 0x21 0x41 0x184 0x32b >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:864 */
			st,adc-sequencer = "FULLY_CONFIGURABLE";                        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:865 */
			st,adc-oversampler = "OVERSAMPLER_EXTENDED";                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:866 */
		};

		/* node '/soc/adc@40022100' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:869 */
		adc2: adc@40022100 {
			compatible = "st,stm32-adc";                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:870 */
			reg = < 0x40022100 0x400 >;                                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:871 */
			clocks = < &rcc 0xd8 0x20 >;                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:872 */
			interrupts = < 0x12 0x0 >;                                      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:873 */
			status = "disabled";                                            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:874 */
			#io-channel-cells = < 0x1 >;                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:875 */
			resolutions = < 0x80e20c 0x75e20c 0x66e20c 0x53e20c 0x47e20c >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:876 */
			sampling-times = < 0x2 0x3 0x9 0x11 0x21 0x41 0x184 0x32b >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:881 */
			st,adc-sequencer = "FULLY_CONFIGURABLE";                        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:882 */
			st,adc-oversampler = "OVERSAMPLER_EXTENDED";                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:883 */
		};

		/* node '/soc/adc@40022300' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:887 */
		adc1_2: adc@40022300 {
			compatible = "st,stm32-adc";                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:888 */
			reg = < 0x40022300 0x400 >;                                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:889 */
			clocks = < &rcc 0xd8 0x20 >;                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:890 */
			interrupts = < 0x12 0x0 >;                                      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:891 */
			status = "disabled";                                            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:892 */
			#io-channel-cells = < 0x1 >;                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:893 */
			resolutions = < 0x80e20c 0x75e20c 0x66e20c 0x53e20c 0x47e20c >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:894 */
			sampling-times = < 0x2 0x3 0x9 0x11 0x21 0x41 0x184 0x32b >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:899 */
			st,adc-sequencer = "FULLY_CONFIGURABLE";                        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:900 */
			st,adc-oversampler = "OVERSAMPLER_EXTENDED";                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:901 */
		};

		/* node '/soc/adc@58026000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:904 */
		adc3: adc@58026000 {
			compatible = "st,stm32-adc";                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:905 */
			reg = < 0x58026000 0x400 >;                                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:906 */
			clocks = < &rcc 0xe0 0x1000000 >;                               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:907 */
			interrupts = < 0x7f 0x0 >;                                      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:908 */
			status = "disabled";                                            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:909 */
			#io-channel-cells = < 0x1 >;                                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:910 */
			resolutions = < 0x80e20c 0x75e20c 0x66e20c 0x53e20c 0x47e20c >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:911 */
			sampling-times = < 0x2 0x3 0x9 0x11 0x21 0x41 0x184 0x32b >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:916 */
			st,adc-sequencer = "FULLY_CONFIGURABLE";                        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:917 */
			st,adc-oversampler = "OVERSAMPLER_EXTENDED";                    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:918 */
			phandle = < 0xf >;                                              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1104 */
		};

		/* node '/soc/dac@40007400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:921 */
		dac1: dac@40007400 {
			compatible = "st,stm32-dac";       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:922 */
			reg = < 0x40007400 0x400 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:923 */
			clocks = < &rcc 0xe8 0x20000000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:924 */
			status = "disabled";               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:925 */
			#io-channel-cells = < 0x1 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:926 */
		};

		/* node '/soc/dma@40020000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:929 */
		dma1: dma@40020000 {
			compatible = "st,stm32-dma-v1"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:930 */
			#dma-cells = < 0x4 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:931 */
			reg = < 0x40020000 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:932 */
			interrupts = < 0xb 0x0 >,
			             < 0xc 0x0 >,
			             < 0xd 0x0 >,
			             < 0xe 0x0 >,
			             < 0xf 0x0 >,
			             < 0x10 0x0 >,
			             < 0x11 0x0 >,
			             < 0x2f 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:933 */
			clocks = < &rcc 0xd8 0x1 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:935 */
			st,mem2mem;                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:936 */
			dma-offset = < 0x0 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:937 */
			dma-requests = < 0x8 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:938 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:939 */
			phandle = < 0xd >;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1089 */
		};

		/* node '/soc/dma@40020400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:942 */
		dma2: dma@40020400 {
			compatible = "st,stm32-dma-v1"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:943 */
			#dma-cells = < 0x4 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:944 */
			reg = < 0x40020400 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:945 */
			interrupts = < 0x38 0x0 >,
			             < 0x39 0x0 >,
			             < 0x3a 0x0 >,
			             < 0x3b 0x0 >,
			             < 0x3c 0x0 >,
			             < 0x44 0x0 >,
			             < 0x45 0x0 >,
			             < 0x46 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:946 */
			clocks = < &rcc 0xd8 0x2 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:948 */
			st,mem2mem;                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:949 */
			dma-offset = < 0x8 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:950 */
			dma-requests = < 0x8 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:951 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:952 */
		};

		/* node '/soc/bdma@58025400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:955 */
		bdma1: bdma@58025400 {
			compatible = "st,stm32-bdma";    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:956 */
			#dma-cells = < 0x4 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:957 */
			reg = < 0x58025400 0x400 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:958 */
			interrupts = < 0x81 0x0 >,
			             < 0x82 0x0 >,
			             < 0x83 0x0 >,
			             < 0x84 0x0 >,
			             < 0x85 0x0 >,
			             < 0x86 0x0 >,
			             < 0x87 0x0 >,
			             < 0x88 0x0 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:959 */
			clocks = < &rcc 0xe0 0x200000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:961 */
			st,mem2mem;                      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:962 */
			dma-offset = < 0x0 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:963 */
			dma-requests = < 0x8 >;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:964 */
			status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:965 */
		};

		/* node '/soc/dmamux@40020800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:968 */
		dmamux1: dmamux@40020800 {
			compatible = "st,stm32-dmamux"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:969 */
			#dma-cells = < 0x3 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:970 */
			reg = < 0x40020800 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:971 */
			interrupts = < 0x66 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:972 */
			clocks = < &rcc 0xd8 0x1 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:974 */
			dma-channels = < 0x10 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:975 */
			dma-generators = < 0x8 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:976 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:977 */
			dma-requests = < 0x6b >;        /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:32 */
			phandle = < 0xc >;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:491 */
		};

		/* node '/soc/dmamux@58025800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:984 */
		dmamux2: dmamux@58025800 {
			compatible = "st,stm32-dmamux";  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:985 */
			#dma-cells = < 0x3 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:986 */
			reg = < 0x58025800 0x400 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:987 */
			interrupts = < 0x80 0x0 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:988 */
			clocks = < &rcc 0xe0 0x200000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:990 */
			dma-channels = < 0x8 >;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:991 */
			dma-generators = < 0x8 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:992 */
			status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:993 */
			dma-requests = < 0x6b >;         /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:36 */
		};

		/* node '/soc/rng@48021800' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1000 */
		rng: rng@48021800 {
			compatible = "st,stm32-rng"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1001 */
			reg = < 0x48021800 0x400 >;  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1002 */
			clocks = < &rcc 0xdc 0x40 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1003 */
			interrupts = < 0x50 0x0 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1004 */
			status = "disabled";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1005 */
		};

		/* node '/soc/sdmmc@52007000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1008 */
		sdmmc1: sdmmc@52007000 {
			compatible = "st,stm32-sdmmc";  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1009 */
			reg = < 0x52007000 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1010 */
			clocks = < &rcc 0xd4 0x10000 >,
			         < &rcc 0x9 0x50004c >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1011 */
			resets = < &rctl 0xf90 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1013 */
			interrupts = < 0x31 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1014 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1015 */
		};

		/* node '/soc/sdmmc@48022400' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1018 */
		sdmmc2: sdmmc@48022400 {
			compatible = "st,stm32-sdmmc";  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1019 */
			reg = < 0x48022400 0x400 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1020 */
			clocks = < &rcc 0xdc 0x200 >,
			         < &rcc 0x9 0x50004c >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1021 */
			resets = < &rctl 0x1089 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1023 */
			interrupts = < 0x7c 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1024 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1025 */
		};

		/* node '/soc/ethernet@40028000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1028 */
		ethernet@40028000 {
			reg = < 0x40028000 0x8000 >;                 /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1029 */
			compatible = "st,stm32-ethernet-controller"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1030 */
			clock-names = "stm-eth";                     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1031 */
			clocks = < &rcc 0xd8 0x8000 >;               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1032 */

			/* node '/soc/ethernet@40028000/ethernet' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1034 */
			mac: ethernet {
				compatible = "st,stm32h7-ethernet",
				             "st,stm32-ethernet";   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1035 */
				interrupts = < 0x3d 0x0 >;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1036 */
				clock-names = "mac-clk-tx",
				              "mac-clk-rx";         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1037 */
				clocks = < &rcc 0xd8 0x10000 >,
				         < &rcc 0xd8 0x20000 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1038 */
				status = "disabled";                /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1040 */
			};

			/* node '/soc/ethernet@40028000/mdio' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1043 */
			mdio: mdio {
				compatible = "st,stm32-mdio"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1044 */
				#address-cells = < 0x1 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1045 */
				#size-cells = < 0x0 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1046 */
				status = "disabled";          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1047 */
			};
		};

		/* node '/soc/memory-controller@52004000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1051 */
		fmc: memory-controller@52004000 {
			compatible = "st,stm32h7-fmc"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1052 */
			reg = < 0x52004000 0x400 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1053 */
			clocks = < &rcc 0xd4 0x1000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1054 */
			status = "disabled";           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1055 */

			/* node '/soc/memory-controller@52004000/sdram' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1057 */
			sdram: sdram {
				compatible = "st,stm32-fmc-sdram"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1058 */
				#address-cells = < 0x1 >;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1059 */
				#size-cells = < 0x0 >;             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1060 */
				status = "disabled";               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1061 */
			};
		};

		/* node '/soc/memory@38800000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1065 */
		backup_sram: memory@38800000 {
			compatible = "zephyr,memory-region",
			             "st,stm32-backup-sram";  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1066 */
			reg = < 0x38800000 0x1000 >;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1067 */
			clocks = < &rcc 0xe0 0x10000000 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1068 */
			zephyr,memory-region = "BACKUP_SRAM"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1069 */
			status = "disabled";                  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1070 */
		};

		/* node '/soc/spi@52005000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1073 */
		quadspi: spi@52005000 {
			compatible = "st,stm32-qspi";    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1074 */
			#address-cells = < 0x1 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1075 */
			#size-cells = < 0x0 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1076 */
			reg = < 0x52005000 0x1000 >,
			      < 0x90000000 0x10000000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1077 */
			interrupts = < 0x5c 0x0 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1078 */
			clocks = < &rcc 0xd4 0x4000 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1079 */
			status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1080 */
		};

		/* node '/soc/dcmi@48020000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1083 */
		dcmi: dcmi@48020000 {
			compatible = "st,stm32-dcmi";          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1084 */
			reg = < 0x48020000 0x400 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1085 */
			interrupts = < 0x4e 0x0 >;             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1086 */
			interrupt-names = "dcmi";              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1087 */
			clocks = < &rcc 0xdc 0x1 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1088 */
			dmas = < &dma1 0x0 0x4b 0x24480 0x0 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1089 */
			status = "disabled";                   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1092 */
		};

		/* node '/soc/mailbox@58026400' defined in deps/zephyr/dts/arm/st/h7/stm32h7_dualcore.dtsi:19 */
		mailbox: mailbox@58026400 {
			compatible = "st,stm32-hsem-mailbox",
			             "st,mbox-stm32-hsem";    /* in deps/zephyr/dts/arm/st/h7/stm32h7_dualcore.dtsi:20 */
			reg = < 0x58026400 0x400 >;           /* in deps/zephyr/dts/arm/st/h7/stm32h7_dualcore.dtsi:21 */
			clocks = < &rcc 0xe0 0x2000000 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7_dualcore.dtsi:22 */
			#mbox-cells = < 0x1 >;                /* in deps/zephyr/dts/arm/st/h7/stm32h7_dualcore.dtsi:23 */
			interrupts = < 0x7e 0x0 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h747Xi_m4.dtsi:26 */
			status = "okay";                      /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:133 */
		};

		/* node '/soc/display-controller@50001000' defined in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:39 */
		ltdc: display-controller@50001000 {
			compatible = "st,stm32-ltdc"; /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:40 */
			reg = < 0x50001000 0x200 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:41 */
			interrupts = < 0x58 0x0 >,
			             < 0x59 0x0 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:42 */
			interrupt-names = "ltdc",
			                  "ltdc_er";  /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:43 */
			clocks = < &rcc 0xe4 0x8 >;   /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:44 */
			resets = < &rctl 0x1183 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:45 */
			status = "disabled";          /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:46 */
		};

		/* node '/soc/usb@40040000' defined in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:49 */
		usbotg_hs: usb@40040000 {
			compatible = "st,stm32-otghs";    /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:50 */
			reg = < 0x40040000 0x40000 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:51 */
			interrupts = < 0x4a 0x0 >,
			             < 0x4b 0x0 >,
			             < 0x4c 0x0 >,
			             < 0x4d 0x0 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:52 */
			interrupt-names = "ep1_out",
			                  "ep1_in",
			                  "wkup",
			                  "otghs";        /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:53 */
			num-bidir-endpoints = < 0x9 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:54 */
			ram-size = < 0x1000 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:55 */
			maximum-speed = "full-speed";     /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:56 */
			clocks = < &rcc 0xd8 0x2000000 >,
			         < &rcc 0x5 0x18d40054 >; /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:57 */
			phys = < &otghs_fs_phy >;         /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:59 */
			status = "disabled";              /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:60 */
		};

		/* node '/soc/usb@40080000' defined in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:63 */
		usbotg_fs: usb@40080000 {
			compatible = "st,stm32-otgfs";    /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:64 */
			reg = < 0x40080000 0x40000 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:65 */
			interrupts = < 0x62 0x0 >,
			             < 0x63 0x0 >,
			             < 0x64 0x0 >,
			             < 0x65 0x0 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:66 */
			interrupt-names = "ep1_out",
			                  "ep1_in",
			                  "wkup",
			                  "otgfs";        /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:67 */
			num-bidir-endpoints = < 0x9 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:68 */
			ram-size = < 0x1000 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:69 */
			maximum-speed = "full-speed";     /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:70 */
			clocks = < &rcc 0xd8 0x8000000 >,
			         < &rcc 0x5 0x18d40054 >; /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:71 */
			phys = < &otghs_fs_phy >;         /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:73 */
			status = "disabled";              /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:74 */
		};

		/* node '/soc/dsihost@50000000' defined in deps/zephyr/dts/arm/st/h7/stm32h747.dtsi:14 */
		mipi_dsi: dsihost@50000000 {
			compatible = "st,stm32-mipi-dsi"; /* in deps/zephyr/dts/arm/st/h7/stm32h747.dtsi:15 */
			#address-cells = < 0x1 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h747.dtsi:16 */
			#size-cells = < 0x0 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h747.dtsi:17 */
			reg = < 0x50000000 0x1000 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h747.dtsi:18 */
			clock-names = "dsiclk",
			              "refclk",
			              "pixelclk";         /* in deps/zephyr/dts/arm/st/h7/stm32h747.dtsi:19 */
			clocks = < &rcc 0xe4 0x10 >,
			         < &rcc 0x4 0xff >,
			         < &rcc 0x10 0xff >;      /* in deps/zephyr/dts/arm/st/h7/stm32h747.dtsi:20 */
			resets = < &rctl 0x1184 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h747.dtsi:23 */
			status = "disabled";              /* in deps/zephyr/dts/arm/st/h7/stm32h747.dtsi:24 */
		};
	};

	/* node '/cpus' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:31 */
	cpus {
		#address-cells = < 0x1 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:32 */
		#size-cells = < 0x0 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:33 */

		/* node '/cpus/cpu@1' defined in deps/zephyr/dts/arm/st/h7/stm32h7_dualcore.dtsi:11 */
		cpu1: cpu@1 {
			device_type = "cpu";           /* in deps/zephyr/dts/arm/st/h7/stm32h7_dualcore.dtsi:12 */
			compatible = "arm,cortex-m4f"; /* in deps/zephyr/dts/arm/st/h7/stm32h7_dualcore.dtsi:13 */
			reg = < 0x1 >;                 /* in deps/zephyr/dts/arm/st/h7/stm32h7_dualcore.dtsi:14 */
		};
	};

	/* node '/memory@90000000' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:49 */
	ext_memory: memory@90000000 {
		compatible = "zephyr,memory-region"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:50 */
		reg = < 0x90000000 0x10000000 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:51 */
		zephyr,memory-region = "EXTMEM";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:52 */
		zephyr,memory-attr = < 0x2000000 >;  /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:53 */
	};

	/* node '/clocks' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:56 */
	clocks {
		#address-cells = < 0x1 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:57 */
		#size-cells = < 0x0 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:58 */

		/* node '/clocks/clk-hse' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:60 */
		clk_hse: clk-hse {
			#clock-cells = < 0x0 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:61 */
			compatible = "st,stm32-hse-clock"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:62 */
			status = "disabled";               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:63 */
		};

		/* node '/clocks/clk-hsi' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:66 */
		clk_hsi: clk-hsi {
			#clock-cells = < 0x0 >;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:67 */
			compatible = "st,stm32h7-hsi-clock"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:68 */
			hsi-div = < 0x1 >;                   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:69 */
			clock-frequency = < 0x3d09000 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:70 */
			status = "disabled";                 /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:71 */
		};

		/* node '/clocks/clk-hsi48' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:74 */
		clk_hsi48: clk-hsi48 {
			#clock-cells = < 0x0 >;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:75 */
			compatible = "fixed-clock";      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:76 */
			clock-frequency = < 0x2dc6c00 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:77 */
			status = "disabled";             /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:78 */
		};

		/* node '/clocks/clk-csi' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:81 */
		clk_csi: clk-csi {
			#clock-cells = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:82 */
			compatible = "fixed-clock";     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:83 */
			clock-frequency = < 0x3d0900 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:84 */
			status = "disabled";            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:85 */
		};

		/* node '/clocks/clk-lse' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:88 */
		clk_lse: clk-lse {
			#clock-cells = < 0x0 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:89 */
			compatible = "st,stm32-lse-clock"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:90 */
			clock-frequency = < 0x8000 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:91 */
			driving-capability = < 0x0 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:92 */
			status = "disabled";               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:93 */
		};

		/* node '/clocks/clk-lsi' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:96 */
		clk_lsi: clk-lsi {
			#clock-cells = < 0x0 >;       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:97 */
			compatible = "fixed-clock";   /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:98 */
			clock-frequency = < 0x7d00 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:99 */
			status = "disabled";          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:100 */
		};

		/* node '/clocks/pll@0' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:103 */
		pll: pll@0 {
			#clock-cells = < 0x0 >;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:104 */
			compatible = "st,stm32h7-pll-clock"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:105 */
			reg = < 0x0 >;                       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:106 */
			status = "disabled";                 /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:107 */
		};

		/* node '/clocks/pll@1' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:110 */
		pll2: pll@1 {
			#clock-cells = < 0x0 >;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:111 */
			compatible = "st,stm32h7-pll-clock"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:112 */
			reg = < 0x1 >;                       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:113 */
			status = "disabled";                 /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:114 */
		};

		/* node '/clocks/pll@2' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:117 */
		pll3: pll@2 {
			#clock-cells = < 0x0 >;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:118 */
			compatible = "st,stm32h7-pll-clock"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:119 */
			reg = < 0x2 >;                       /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:120 */
			status = "disabled";                 /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:121 */
		};

		/* node '/clocks/perck' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:124 */
		perck: perck {
			#clock-cells = < 0x0 >;            /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:125 */
			compatible = "st,stm32-clock-mux"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:126 */
			status = "disabled";               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:127 */
		};
	};

	/* node '/mcos' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:131 */
	mcos {

		/* node '/mcos/mco1' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:132 */
		mco1: mco1 {
			compatible = "st,stm32-clock-mco"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:133 */
			status = "disabled";               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:134 */
		};

		/* node '/mcos/mco2' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:137 */
		mco2: mco2 {
			compatible = "st,stm32-clock-mco"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:138 */
			status = "disabled";               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:139 */
		};
	};

	/* node '/dietemp' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1096 */
	die_temp: dietemp {
		compatible = "st,stm32-temp-cal"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1097 */
		ts-cal1-addr = < 0x1ff1e820 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1098 */
		ts-cal2-addr = < 0x1ff1e840 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1099 */
		ts-cal1-temp = < 0x1e >;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1100 */
		ts-cal2-temp = < 0x6e >;          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1101 */
		ts-cal-vrefanalog = < 0xce4 >;    /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1102 */
		ts-cal-resolution = < 0x10 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1103 */
		io-channels = < &adc3 0x12 >;     /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1104 */
		status = "disabled";              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1105 */
	};

	/* node '/vbat' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1108 */
	vbat: vbat {
		compatible = "st,stm32-vbat"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1109 */
		ratio = < 0x4 >;              /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1110 */
		status = "disabled";          /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1111 */
		io-channels = < &adc3 0x11 >; /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:135 */
	};

	/* node '/vref' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1114 */
	vref: vref {
		compatible = "st,stm32-vref";      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1115 */
		vrefint-cal-addr = < 0x1ff1e860 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1116 */
		vrefint-cal-mv = < 0xce4 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1117 */
		vrefint-cal-resolution = < 0x10 >; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1118 */
		status = "disabled";               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1119 */
		io-channels = < &adc3 0x13 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:131 */
	};

	/* node '/smbus1' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1122 */
	smbus1: smbus1 {
		compatible = "st,stm32-smbus"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1123 */
		#address-cells = < 0x1 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1124 */
		#size-cells = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1125 */
		i2c = < &i2c1 >;               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1126 */
		status = "disabled";           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1127 */
	};

	/* node '/smbus2' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1130 */
	smbus2: smbus2 {
		compatible = "st,stm32-smbus"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1131 */
		#address-cells = < 0x1 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1132 */
		#size-cells = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1133 */
		i2c = < &i2c2 >;               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1134 */
		status = "disabled";           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1135 */
	};

	/* node '/smbus3' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1138 */
	smbus3: smbus3 {
		compatible = "st,stm32-smbus"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1139 */
		#address-cells = < 0x1 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1140 */
		#size-cells = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1141 */
		i2c = < &i2c3 >;               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1142 */
		status = "disabled";           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1143 */
	};

	/* node '/smbus4' defined in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1146 */
	smbus4: smbus4 {
		compatible = "st,stm32-smbus"; /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1147 */
		#address-cells = < 0x1 >;      /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1148 */
		#size-cells = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1149 */
		i2c = < &i2c4 >;               /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1150 */
		status = "disabled";           /* in deps/zephyr/dts/arm/st/h7/stm32h7.dtsi:1151 */
	};

	/* node '/memory@24000000' defined in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:92 */
	sram0: memory@24000000 {
		reg = < 0x24000000 0x80000 >; /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:93 */
		compatible = "mmio-sram";     /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:94 */
	};

	/* node '/memory@30000000' defined in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:98 */
	sram1: memory@30000000 {
		reg = < 0x30000000 0x20000 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:99 */
		compatible = "zephyr,memory-region",
		             "mmio-sram";            /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:100 */
		zephyr,memory-region = "SRAM1";      /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:101 */
	};

	/* node '/memory@30020000' defined in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:105 */
	sram2: memory@30020000 {
		compatible = "zephyr,memory-region",
		             "mmio-sram";            /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:106 */
		reg = < 0x30020000 0x20000 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:107 */
		zephyr,memory-region = "SRAM2";      /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:108 */
	};

	/* node '/memory@30040000' defined in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:112 */
	sram3: memory@30040000 {
		compatible = "zephyr,memory-region",
		             "mmio-sram";            /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:113 */
		reg = < 0x30040000 0x8000 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:114 */
		zephyr,memory-region = "SRAM3";      /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:115 */
	};

	/* node '/memory@38000000' defined in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:119 */
	sram4: memory@38000000 {
		reg = < 0x38000000 0x10000 >;        /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:120 */
		compatible = "zephyr,memory-region",
		             "mmio-sram";            /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:121 */
		zephyr,memory-region = "SRAM4";      /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:122 */
	};

	/* node '/otghs_fs_phy' defined in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:125 */
	otghs_fs_phy: otghs_fs_phy {
		compatible = "usb-nop-xceiv"; /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:126 */
		#phy-cells = < 0x0 >;         /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:127 */
		phandle = < 0xe >;            /* in deps/zephyr/dts/arm/st/h7/stm32h745.dtsi:59 */
	};

	/* node '/connector' defined in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:8 */
	arduino_header: connector {
		compatible = "arduino-header-r3";          /* in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:9 */
		#gpio-cells = < 0x2 >;                     /* in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:10 */
		gpio-map-mask = < 0xffffffff 0xffffffc0 >; /* in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:11 */
		gpio-map-pass-thru = < 0x0 0x3f >;         /* in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:12 */
		gpio-map = < 0x0 0x0 &gpioa 0x4 0x0 >,
		           < 0x1 0x0 &gpiof 0xa 0x0 >,
		           < 0x2 0x0 &gpioa 0x0 0x0 >,
		           < 0x3 0x0 &gpioa 0x1 0x0 >,
		           < 0x4 0x0 &gpioc 0x2 0x0 >,
		           < 0x5 0x0 &gpioc 0x3 0x0 >,
		           < 0x6 0x0 &gpioj 0x9 0x0 >,
		           < 0x7 0x0 &gpioj 0x8 0x0 >,
		           < 0x8 0x0 &gpioj 0x3 0x0 >,
		           < 0x9 0x0 &gpiof 0x8 0x0 >,
		           < 0xa 0x0 &gpioj 0x4 0x0 >,
		           < 0xb 0x0 &gpioa 0x6 0x0 >,
		           < 0xc 0x0 &gpioj 0x7 0x0 >,
		           < 0xd 0x0 &gpioj 0x0 0x0 >,
		           < 0xe 0x0 &gpioj 0x5 0x0 >,
		           < 0xf 0x0 &gpioj 0x6 0x0 >,
		           < 0x10 0x0 &gpiok 0x1 0x0 >,
		           < 0x11 0x0 &gpioj 0xa 0x0 >,
		           < 0x12 0x0 &gpioj 0xb 0x0 >,
		           < 0x13 0x0 &gpiok 0x0 0x0 >,
		           < 0x14 0x0 &gpiod 0xd 0x0 >,
		           < 0x15 0x0 &gpiod 0xc 0x0 >;    /* in deps/zephyr/boards/st/stm32h747i_disco/arduino_r3_connector.dtsi:13 */
	};

	/* node '/pmod-connector' defined in deps/zephyr/boards/st/stm32h747i_disco/pmod_connector.dtsi:8 */
	pmod0: pmod-connector {
		compatible = "digilent,pmod";              /* in deps/zephyr/boards/st/stm32h747i_disco/pmod_connector.dtsi:9 */
		#gpio-cells = < 0x2 >;                     /* in deps/zephyr/boards/st/stm32h747i_disco/pmod_connector.dtsi:10 */
		gpio-map-mask = < 0xffffffff 0xffffffc0 >; /* in deps/zephyr/boards/st/stm32h747i_disco/pmod_connector.dtsi:11 */
		gpio-map-pass-thru = < 0x0 0x3f >;         /* in deps/zephyr/boards/st/stm32h747i_disco/pmod_connector.dtsi:12 */
		gpio-map = < 0x0 0x0 &gpioa 0xb 0x0 >,
		           < 0x1 0x0 &gpioc 0x3 0x0 >,
		           < 0x2 0x0 &gpioc 0x2 0x0 >,
		           < 0x3 0x0 &gpioa 0xc 0x0 >,
		           < 0x4 0x0 &gpioc 0x6 0x0 >,
		           < 0x5 0x0 &gpioj 0xd 0x0 >;     /* in deps/zephyr/boards/st/stm32h747i_disco/pmod_connector.dtsi:13 */
	};

	/* node '/leds' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:12 */
	leds {
		compatible = "gpio-leds"; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:13 */

		/* node '/leds/led_1' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:15 */
		green_led_1: led_1 {
			gpios = < &gpioi 0xc 0x1 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:16 */
			label = "User LD1";         /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:17 */
			status = "disabled";        /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:18 */
		};

		/* node '/leds/led_2' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:21 */
		orange_led_2: led_2 {
			gpios = < &gpioi 0xd 0x1 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:22 */
			label = "User LD2";         /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:23 */
			status = "disabled";        /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:24 */
		};

		/* node '/leds/led_3' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:27 */
		red_led_3: led_3 {
			gpios = < &gpioi 0xe 0x1 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:28 */
			label = "User LD3";         /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:29 */
			status = "okay";            /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:26 */
		};

		/* node '/leds/led_4' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:33 */
		blue_led_4: led_4 {
			gpios = < &gpioi 0xf 0x1 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:34 */
			label = "User LD4";         /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:35 */
			status = "okay";            /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:30 */
		};
	};

	/* node '/gpio_keys' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:40 */
	gpio_keys {
		compatible = "gpio-keys"; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:41 */

		/* node '/gpio_keys/button' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:43 */
		wake_up: button {
			label = "Wakeup";           /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:44 */
			gpios = < &gpioc 0xd 0x0 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:45 */
			status = "disabled";        /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:46 */
			zephyr,code = < 0x8f >;     /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:47 */
		};

		/* node '/gpio_keys/joystick_center' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:50 */
		joy_center: joystick_center {
			label = "joystick center";   /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:51 */
			gpios = < &gpiok 0x2 0x11 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:52 */
			zephyr,code = < 0x1c >;      /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:54 */
			status = "okay";             /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco_stm32h747xx_m4.dts:36 */
		};

		/* node '/gpio_keys/joystick_down' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:57 */
		joy_down: joystick_down {
			label = "joystick down";     /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:58 */
			gpios = < &gpiok 0x3 0x11 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:59 */
			status = "disabled";         /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:60 */
			zephyr,code = < 0x6c >;      /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:61 */
		};

		/* node '/gpio_keys/joystick_up' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:64 */
		joy_up: joystick_up {
			label = "joystick up";       /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:65 */
			gpios = < &gpiok 0x6 0x11 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:66 */
			status = "disabled";         /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:67 */
			zephyr,code = < 0x67 >;      /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:68 */
		};

		/* node '/gpio_keys/joystick_left' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:71 */
		joy_left: joystick_left {
			label = "joystick left";     /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:72 */
			gpios = < &gpiok 0x4 0x11 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:73 */
			status = "disabled";         /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:74 */
			zephyr,code = < 0x69 >;      /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:75 */
		};

		/* node '/gpio_keys/joystick_right' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:78 */
		joy_right: joystick_right {
			label = "joystick right";    /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:79 */
			gpios = < &gpiok 0x5 0x11 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:80 */
			status = "disabled";         /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:81 */
			zephyr,code = < 0x6a >;      /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:82 */
		};
	};

	/* node '/connector_dsi_lcd' defined in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:86 */
	dsi_lcd_qsh_030: connector_dsi_lcd {
		compatible = "st,dsi-lcd-qsh-030";         /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:87 */
		#gpio-cells = < 0x2 >;                     /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:88 */
		gpio-map-mask = < 0xffffffff 0xffffffc0 >; /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:89 */
		gpio-map-pass-thru = < 0x0 0x3f >;         /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:90 */
		gpio-map = < 0x4 0x0 &gpiok 0x7 0x0 >,
		           < 0x23 0x0 &gpioe 0x5 0x0 >,
		           < 0x25 0x0 &gpioe 0x4 0x0 >,
		           < 0x27 0x0 &gpioe 0x6 0x0 >,
		           < 0x28 0x0 &gpiod 0xd 0x0 >,
		           < 0x2c 0x0 &gpiod 0xc 0x0 >,
		           < 0x2d 0x0 &gpioa 0x8 0x0 >,
		           < 0x2f 0x0 &gpiob 0x6 0x0 >,
		           < 0x31 0x0 &gpioj 0x2 0x0 >,
		           < 0x35 0x0 &gpioj 0xc 0x0 >,
		           < 0x39 0x0 &gpiog 0x3 0x0 >;    /* in deps/zephyr/boards/st/stm32h747i_disco/stm32h747i_disco.dtsi:91 */
	};
};
