#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010fe950 .scope module, "calcu16_tb" "calcu16_tb" 2 3;
 .timescale -9 -12;
v000000000116ecd0_0 .net "LED0", 0 0, L_000000000116e190;  1 drivers
v000000000116f590_0 .net "LED1", 0 0, L_000000000116ed70;  1 drivers
v000000000116f6d0_0 .net "LED2", 0 0, L_000000000116f4f0;  1 drivers
v000000000116f810_0 .net "LED3", 0 0, L_000000000116e910;  1 drivers
v000000000116f770_0 .net "LED4", 0 0, L_000000000116fb30;  1 drivers
v000000000116f1d0_0 .net "LED5", 0 0, L_000000000116fd10;  1 drivers
v000000000116f9f0_0 .net "LED6", 0 0, L_000000000116f090;  1 drivers
v000000000116e690_0 .net "LED7", 0 0, L_000000000116fe50;  1 drivers
v000000000116fa90_0 .var "clk", 0 0;
S_00000000011067c0 .scope module, "processor" "pro" 2 14, 3 1 0, S_00000000010fe950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "LED0";
    .port_info 2 /OUTPUT 1 "LED1";
    .port_info 3 /OUTPUT 1 "LED2";
    .port_info 4 /OUTPUT 1 "LED3";
    .port_info 5 /OUTPUT 1 "LED4";
    .port_info 6 /OUTPUT 1 "LED5";
    .port_info 7 /OUTPUT 1 "LED6";
    .port_info 8 /OUTPUT 1 "LED7";
v000000000116d860_0 .net "LED0", 0 0, L_000000000116e190;  alias, 1 drivers
v000000000116d900_0 .net "LED1", 0 0, L_000000000116ed70;  alias, 1 drivers
v000000000116d9a0_0 .net "LED2", 0 0, L_000000000116f4f0;  alias, 1 drivers
v000000000116dae0_0 .net "LED3", 0 0, L_000000000116e910;  alias, 1 drivers
v000000000116e870_0 .net "LED4", 0 0, L_000000000116fb30;  alias, 1 drivers
v000000000116f950_0 .net "LED5", 0 0, L_000000000116fd10;  alias, 1 drivers
v000000000116e5f0_0 .net "LED6", 0 0, L_000000000116f090;  alias, 1 drivers
v000000000116ea50_0 .net "LED7", 0 0, L_000000000116fe50;  alias, 1 drivers
v000000000116ee10_0 .net "clk", 0 0, v000000000116fa90_0;  1 drivers
v000000000116f8b0_0 .net "dclk", 0 0, v00000000010feae0_0;  1 drivers
S_0000000001106950 .scope module, "clkUUT" "clk_divider" 3 12, 4 1 0, S_00000000011067c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "div_clk";
P_00000000010fd1c0 .param/l "div_val" 1 4 5, +C4<00000000100110001001011010000000>;
v000000000092b680_0 .net "clk", 0 0, v000000000116fa90_0;  alias, 1 drivers
v0000000001106ae0_0 .var/i "counter", 31 0;
v00000000010feae0_0 .var "div_clk", 0 0;
E_00000000010fc2c0 .event posedge, v000000000092b680_0;
S_0000000001106fd0 .scope module, "proUUT" "core" 3 13, 5 2 0, S_00000000011067c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "LED0";
    .port_info 2 /OUTPUT 1 "LED1";
    .port_info 3 /OUTPUT 1 "LED2";
    .port_info 4 /OUTPUT 1 "LED3";
    .port_info 5 /OUTPUT 1 "LED4";
    .port_info 6 /OUTPUT 1 "LED5";
    .port_info 7 /OUTPUT 1 "LED6";
    .port_info 8 /OUTPUT 1 "LED7";
v000000000116d360_0 .net "LED0", 0 0, L_000000000116e190;  alias, 1 drivers
v000000000116df40_0 .net "LED1", 0 0, L_000000000116ed70;  alias, 1 drivers
v000000000116db80_0 .net "LED2", 0 0, L_000000000116f4f0;  alias, 1 drivers
v000000000116dc20_0 .net "LED3", 0 0, L_000000000116e910;  alias, 1 drivers
v000000000116d0e0_0 .net "LED4", 0 0, L_000000000116fb30;  alias, 1 drivers
v000000000116d540_0 .net "LED5", 0 0, L_000000000116fd10;  alias, 1 drivers
v000000000116d220_0 .net "LED6", 0 0, L_000000000116f090;  alias, 1 drivers
v000000000116dd60_0 .net "LED7", 0 0, L_000000000116fe50;  alias, 1 drivers
v000000000116d5e0_0 .array/port v000000000116d5e0, 0;
v000000000116de00_0 .net *"_s11", 7 0, v000000000116d5e0_0;  1 drivers
v000000000116d680_0 .net "clk", 0 0, v000000000116fa90_0;  alias, 1 drivers
v000000000116dea0_0 .var/i "i", 31 0;
v000000000116d2c0_0 .var "immediate", 0 7;
v000000000116d040_0 .var "ir", 0 15;
v000000000116d180 .array "memory", 256 0, 0 25;
v000000000116d400_0 .var "opcode", 0 4;
v000000000116d4a0_0 .var "pc", 0 7;
v000000000116d5e0 .array "regArray", 7 0, 0 7;
v000000000116da40_0 .var "regSel1", 0 2;
v000000000116d720_0 .var "regSel2", 0 2;
v000000000116d7c0_0 .var "regSel3", 0 2;
L_000000000116e190 .part v000000000116d5e0_0, 7, 1;
L_000000000116ed70 .part v000000000116d5e0_0, 6, 1;
L_000000000116f4f0 .part v000000000116d5e0_0, 5, 1;
L_000000000116e910 .part v000000000116d5e0_0, 4, 1;
L_000000000116fb30 .part v000000000116d5e0_0, 3, 1;
L_000000000116fd10 .part v000000000116d5e0_0, 2, 1;
L_000000000116f090 .part v000000000116d5e0_0, 1, 1;
L_000000000116fe50 .part v000000000116d5e0_0, 0, 1;
    .scope S_0000000001106950;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010feae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001106ae0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000000001106950;
T_1 ;
    %wait E_00000000010fc2c0;
    %load/vec4 v0000000001106ae0_0;
    %cmpi/e 10000000, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001106ae0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000001106ae0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000000001106ae0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001106950;
T_2 ;
    %wait E_00000000010fc2c0;
    %load/vec4 v0000000001106ae0_0;
    %cmpi/e 10000000, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000000010feae0_0;
    %inv;
    %store/vec4 v00000000010feae0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010feae0_0;
    %store/vec4 v00000000010feae0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001106fd0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000000000116d4a0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0000000001106fd0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000116dea0_0, 0, 32;
T_4.0 ;
    %load/vec4 v000000000116dea0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v000000000116dea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000116d5e0, 0, 4;
    %load/vec4 v000000000116dea0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000116dea0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 5 35 "$readmemb", "program.bin", v000000000116d180 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000001106fd0;
T_5 ;
    %wait E_00000000010fc2c0;
    %load/vec4 v000000000116d4a0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000116d180, 4;
    %pad/u 16;
    %store/vec4 v000000000116d040_0, 0, 16;
    %load/vec4 v000000000116d040_0;
    %parti/s 5, 11, 5;
    %store/vec4 v000000000116d400_0, 0, 5;
    %load/vec4 v000000000116d040_0;
    %parti/s 3, 8, 5;
    %store/vec4 v000000000116da40_0, 0, 3;
    %load/vec4 v000000000116d040_0;
    %parti/s 3, 4, 4;
    %store/vec4 v000000000116d720_0, 0, 3;
    %load/vec4 v000000000116d040_0;
    %parti/s 3, 0, 2;
    %store/vec4 v000000000116d7c0_0, 0, 3;
    %load/vec4 v000000000116d040_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000000000116d2c0_0, 0, 8;
    %load/vec4 v000000000116d4a0_0;
    %addi 1, 0, 8;
    %store/vec4 v000000000116d4a0_0, 0, 8;
    %load/vec4 v000000000116d400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %jmp T_5.15;
T_5.0 ;
    %load/vec4 v000000000116d720_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %load/vec4 v000000000116d7c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %add;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.1 ;
    %load/vec4 v000000000116d720_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %load/vec4 v000000000116d7c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %sub;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.2 ;
    %load/vec4 v000000000116d720_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %load/vec4 v000000000116d7c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %and;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.3 ;
    %load/vec4 v000000000116d720_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %load/vec4 v000000000116d7c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %or;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.4 ;
    %load/vec4 v000000000116d720_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %load/vec4 v000000000116d7c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %xor;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.5 ;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %inv;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.6 ;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %load/vec4 v000000000116d720_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v000000000116d5e0, 5;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.7 ;
    %load/vec4 v000000000116d720_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.8 ;
    %load/vec4 v000000000116d2c0_0;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.9 ;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %addi 1, 0, 8;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.10 ;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %subi 1, 0, 8;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.16, 8;
    %load/vec4 v000000000116d4a0_0;
    %jmp/1 T_5.17, 8;
T_5.16 ; End of true expr.
    %load/vec4 v000000000116d2c0_0;
    %jmp/0 T_5.17, 8;
 ; End of false expr.
    %blend;
T_5.17;
    %store/vec4 v000000000116d4a0_0, 0, 8;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v000000000116d2c0_0;
    %store/vec4 v000000000116d4a0_0, 0, 8;
    %jmp T_5.15;
T_5.13 ;
    %load/vec4 v000000000116d2c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000000000116d180, 4;
    %pad/u 8;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000000000116d5e0, 4, 0;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v000000000116da40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000000000116d5e0, 4;
    %pad/u 26;
    %load/vec4 v000000000116d2c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v000000000116d180, 4, 0;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000010fe950;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000116fa90_0, 0;
    %vpi_call 2 18 "$monitor", $time, "lights=%b %b %b %b %b %b %b %b", v000000000116ecd0_0, v000000000116f590_0, v000000000116f6d0_0, v000000000116f810_0, v000000000116f770_0, v000000000116f1d0_0, v000000000116f9f0_0, v000000000116e690_0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000000010fe950;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v000000000116fa90_0;
    %inv;
    %store/vec4 v000000000116fa90_0, 0, 1;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "core_tb.v";
    "pro.v";
    "clk_divider.v";
    "core.v";
