<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86InstrInfo.cpp source code [llvm/llvm/lib/Target/X86/X86InstrInfo.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="MachineOutlinerClass "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86InstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86InstrInfo.cpp.html'>X86InstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86InstrInfo.cpp - X86 Instruction Information --------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the X86 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="X86InstrInfo.h.html">"X86InstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86InstrBuilder.h.html">"X86InstrBuilder.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="X86InstrFoldTables.h.html">"X86InstrFoldTables.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86MachineFunctionInfo.h.html">"X86MachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="X86TargetMachine.h.html">"X86TargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Sequence.h.html">"llvm/ADT/Sequence.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveVariables.h.html">"llvm/CodeGen/LiveVariables.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineModuleInfo.h.html">"llvm/CodeGen/MachineModuleInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/StackMaps.h.html">"llvm/CodeGen/StackMaps.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/IR/DebugInfoMetadata.h.html">"llvm/IR/DebugInfoMetadata.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/IR/DerivedTypes.h.html">"llvm/IR/DerivedTypes.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Target/TargetOptions.h.html">"llvm/Target/TargetOptions.h"</a></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "x86-instr-info"</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html">"X86GenInstrInfo.inc"</a></u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="51">51</th><td>    <dfn class="tu decl def" id="NoFusing" title='NoFusing' data-type='cl::opt&lt;bool&gt;' data-ref="NoFusing" data-ref-filename="NoFusing">NoFusing</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"disable-spill-fusing"</q>,</td></tr>
<tr><th id="52">52</th><td>             <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable fusing of spill code into instructions"</q>),</td></tr>
<tr><th id="53">53</th><td>             <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="54">54</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="55">55</th><td><dfn class="tu decl def" id="PrintFailedFusing" title='PrintFailedFusing' data-type='cl::opt&lt;bool&gt;' data-ref="PrintFailedFusing" data-ref-filename="PrintFailedFusing">PrintFailedFusing</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"print-failed-fuse-candidates"</q>,</td></tr>
<tr><th id="56">56</th><td>                  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Print instructions that the allocator wants to"</q></td></tr>
<tr><th id="57">57</th><td>                           <q>" fuse, but the X86 backend currently can't"</q>),</td></tr>
<tr><th id="58">58</th><td>                  <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="59">59</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="60">60</th><td><dfn class="tu decl def" id="ReMatPICStubLoad" title='ReMatPICStubLoad' data-type='cl::opt&lt;bool&gt;' data-ref="ReMatPICStubLoad" data-ref-filename="ReMatPICStubLoad">ReMatPICStubLoad</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"remat-pic-stub-load"</q>,</td></tr>
<tr><th id="61">61</th><td>                 <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Re-materialize load from stub in PIC mode"</q>),</td></tr>
<tr><th id="62">62</th><td>                 <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>false</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="63">63</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="64">64</th><td><dfn class="tu decl def" id="PartialRegUpdateClearance" title='PartialRegUpdateClearance' data-type='cl::opt&lt;unsigned int&gt;' data-ref="PartialRegUpdateClearance" data-ref-filename="PartialRegUpdateClearance">PartialRegUpdateClearance</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"partial-reg-update-clearance"</q>,</td></tr>
<tr><th id="65">65</th><td>                          <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Clearance between two register writes "</q></td></tr>
<tr><th id="66">66</th><td>                                   <q>"for inserting XOR to avoid partial "</q></td></tr>
<tr><th id="67">67</th><td>                                   <q>"register update"</q>),</td></tr>
<tr><th id="68">68</th><td>                          <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>64</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="69">69</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt;</td></tr>
<tr><th id="70">70</th><td><dfn class="tu decl def" id="UndefRegClearance" title='UndefRegClearance' data-type='cl::opt&lt;unsigned int&gt;' data-ref="UndefRegClearance" data-ref-filename="UndefRegClearance">UndefRegClearance</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"undef-reg-clearance"</q>,</td></tr>
<tr><th id="71">71</th><td>                  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"How many idle instructions we would like before "</q></td></tr>
<tr><th id="72">72</th><td>                           <q>"certain undef register reads"</q>),</td></tr>
<tr><th id="73">73</th><td>                  <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>128</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="77">77</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZN4llvm12X86InstrInfo6anchorEv" title='llvm::X86InstrInfo::anchor' data-ref="_ZN4llvm12X86InstrInfo6anchorEv" data-ref-filename="_ZN4llvm12X86InstrInfo6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm12X86InstrInfoC1ERNS_12X86SubtargetE" title='llvm::X86InstrInfo::X86InstrInfo' data-ref="_ZN4llvm12X86InstrInfoC1ERNS_12X86SubtargetE" data-ref-filename="_ZN4llvm12X86InstrInfoC1ERNS_12X86SubtargetE">X86InstrInfo</dfn>(<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='llvm::X86Subtarget &amp;' data-ref="1STI" data-ref-filename="1STI">STI</dfn>)</td></tr>
<tr><th id="80">80</th><td>    : <a class="type" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86GenInstrInfo" title='llvm::X86GenInstrInfo' data-ref="llvm::X86GenInstrInfo" data-ref-filename="llvm..X86GenInstrInfo">X86GenInstrInfo</a><a class="ref fn" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#_ZN4llvm15X86GenInstrInfoC1Eiiii" title='llvm::X86GenInstrInfo::X86GenInstrInfo' data-ref="_ZN4llvm15X86GenInstrInfoC1Eiiii" data-ref-filename="_ZN4llvm15X86GenInstrInfoC1Eiiii">(</a>(<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" title='llvm::X86Subtarget::isTarget64BitLP64' data-ref="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" data-ref-filename="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev">isTarget64BitLP64</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADJCALLSTACKDOWN64" title='llvm::X86::ADJCALLSTACKDOWN64' data-ref="llvm::X86::ADJCALLSTACKDOWN64" data-ref-filename="llvm..X86..ADJCALLSTACKDOWN64">ADJCALLSTACKDOWN64</a></td></tr>
<tr><th id="81">81</th><td>                                               : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADJCALLSTACKDOWN32" title='llvm::X86::ADJCALLSTACKDOWN32' data-ref="llvm::X86::ADJCALLSTACKDOWN32" data-ref-filename="llvm..X86..ADJCALLSTACKDOWN32">ADJCALLSTACKDOWN32</a>),</td></tr>
<tr><th id="82">82</th><td>                      (<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" title='llvm::X86Subtarget::isTarget64BitLP64' data-ref="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev" data-ref-filename="_ZNK4llvm12X86Subtarget17isTarget64BitLP64Ev">isTarget64BitLP64</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADJCALLSTACKUP64" title='llvm::X86::ADJCALLSTACKUP64' data-ref="llvm::X86::ADJCALLSTACKUP64" data-ref-filename="llvm..X86..ADJCALLSTACKUP64">ADJCALLSTACKUP64</a></td></tr>
<tr><th id="83">83</th><td>                                               : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADJCALLSTACKUP32" title='llvm::X86::ADJCALLSTACKUP32' data-ref="llvm::X86::ADJCALLSTACKUP32" data-ref-filename="llvm..X86..ADJCALLSTACKUP32">ADJCALLSTACKUP32</a>),</td></tr>
<tr><th id="84">84</th><td>                      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CATCHRET" title='llvm::X86::CATCHRET' data-ref="llvm::X86::CATCHRET" data-ref-filename="llvm..X86..CATCHRET">CATCHRET</a>,</td></tr>
<tr><th id="85">85</th><td>                      (<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RETQ" title='llvm::X86::RETQ' data-ref="llvm::X86::RETQ" data-ref-filename="llvm..X86..RETQ">RETQ</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RETL" title='llvm::X86::RETL' data-ref="llvm::X86::RETL" data-ref-filename="llvm..X86..RETL">RETL</a>)),</td></tr>
<tr><th id="86">86</th><td>      <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>(<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>), <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a><a class="ref fn" href="X86RegisterInfo.h.html#_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE" title='llvm::X86RegisterInfo::X86RegisterInfo' data-ref="_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE" data-ref-filename="_ZN4llvm15X86RegisterInfoC1ERKNS_6TripleE">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getTargetTripleEv" title='llvm::X86Subtarget::getTargetTriple' data-ref="_ZNK4llvm12X86Subtarget15getTargetTripleEv" data-ref-filename="_ZNK4llvm12X86Subtarget15getTargetTripleEv">getTargetTriple</a>()) {</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><em>bool</em></td></tr>
<tr><th id="90">90</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" title='llvm::X86InstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm12X86InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" data-ref-filename="_ZNK4llvm12X86InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="2MI" data-ref-filename="2MI">MI</dfn>,</td></tr>
<tr><th id="91">91</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col3 decl" id="3SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="3SrcReg" data-ref-filename="3SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col4 decl" id="4DstReg" title='DstReg' data-type='llvm::Register &amp;' data-ref="4DstReg" data-ref-filename="4DstReg">DstReg</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                    <em>unsigned</em> &amp;<dfn class="local col5 decl" id="5SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="5SubIdx" data-ref-filename="5SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="93">93</th><td>  <b>switch</b> (<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="94">94</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="95">95</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX16rr8" title='llvm::X86::MOVSX16rr8' data-ref="llvm::X86::MOVSX16rr8" data-ref-filename="llvm..X86..MOVSX16rr8">MOVSX16rr8</a>:</td></tr>
<tr><th id="96">96</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX16rr8" title='llvm::X86::MOVZX16rr8' data-ref="llvm::X86::MOVZX16rr8" data-ref-filename="llvm..X86..MOVZX16rr8">MOVZX16rr8</a>:</td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rr8" title='llvm::X86::MOVSX32rr8' data-ref="llvm::X86::MOVSX32rr8" data-ref-filename="llvm..X86..MOVSX32rr8">MOVSX32rr8</a>:</td></tr>
<tr><th id="98">98</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rr8" title='llvm::X86::MOVZX32rr8' data-ref="llvm::X86::MOVZX32rr8" data-ref-filename="llvm..X86..MOVZX32rr8">MOVZX32rr8</a>:</td></tr>
<tr><th id="99">99</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr8" title='llvm::X86::MOVSX64rr8' data-ref="llvm::X86::MOVSX64rr8" data-ref-filename="llvm..X86..MOVSX64rr8">MOVSX64rr8</a>:</td></tr>
<tr><th id="100">100</th><td>    <b>if</b> (!<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>())</td></tr>
<tr><th id="101">101</th><td>      <i>// It's not always legal to reference the low 8-bit of the larger</i></td></tr>
<tr><th id="102">102</th><td><i>      // register in 32-bit mode.</i></td></tr>
<tr><th id="103">103</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="104">104</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="105">105</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rr16" title='llvm::X86::MOVSX32rr16' data-ref="llvm::X86::MOVSX32rr16" data-ref-filename="llvm..X86..MOVSX32rr16">MOVSX32rr16</a>:</td></tr>
<tr><th id="106">106</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rr16" title='llvm::X86::MOVZX32rr16' data-ref="llvm::X86::MOVZX32rr16" data-ref-filename="llvm..X86..MOVZX32rr16">MOVZX32rr16</a>:</td></tr>
<tr><th id="107">107</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr16" title='llvm::X86::MOVSX64rr16' data-ref="llvm::X86::MOVSX64rr16" data-ref-filename="llvm..X86..MOVSX64rr16">MOVSX64rr16</a>:</td></tr>
<tr><th id="108">108</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr32" title='llvm::X86::MOVSX64rr32' data-ref="llvm::X86::MOVSX64rr32" data-ref-filename="llvm..X86..MOVSX64rr32">MOVSX64rr32</a>: {</td></tr>
<tr><th id="109">109</th><td>    <b>if</b> (<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() || <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="110">110</th><td>      <i>// Be conservative.</i></td></tr>
<tr><th id="111">111</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="112">112</th><td>    <a class="local col3 ref" href="#3SrcReg" title='SrcReg' data-ref="3SrcReg" data-ref-filename="3SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="113">113</th><td>    <a class="local col4 ref" href="#4DstReg" title='DstReg' data-ref="4DstReg" data-ref-filename="4DstReg">DstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="114">114</th><td>    <b>switch</b> (<a class="local col2 ref" href="#2MI" title='MI' data-ref="2MI" data-ref-filename="2MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="115">115</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="116">116</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX16rr8" title='llvm::X86::MOVSX16rr8' data-ref="llvm::X86::MOVSX16rr8" data-ref-filename="llvm..X86..MOVSX16rr8">MOVSX16rr8</a>:</td></tr>
<tr><th id="117">117</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX16rr8" title='llvm::X86::MOVZX16rr8' data-ref="llvm::X86::MOVZX16rr8" data-ref-filename="llvm..X86..MOVZX16rr8">MOVZX16rr8</a>:</td></tr>
<tr><th id="118">118</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rr8" title='llvm::X86::MOVSX32rr8' data-ref="llvm::X86::MOVSX32rr8" data-ref-filename="llvm..X86..MOVSX32rr8">MOVSX32rr8</a>:</td></tr>
<tr><th id="119">119</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rr8" title='llvm::X86::MOVZX32rr8' data-ref="llvm::X86::MOVZX32rr8" data-ref-filename="llvm..X86..MOVZX32rr8">MOVZX32rr8</a>:</td></tr>
<tr><th id="120">120</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr8" title='llvm::X86::MOVSX64rr8' data-ref="llvm::X86::MOVSX64rr8" data-ref-filename="llvm..X86..MOVSX64rr8">MOVSX64rr8</a>:</td></tr>
<tr><th id="121">121</th><td>      <a class="local col5 ref" href="#5SubIdx" title='SubIdx' data-ref="5SubIdx" data-ref-filename="5SubIdx">SubIdx</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_8bit" title='llvm::X86::sub_8bit' data-ref="llvm::X86::sub_8bit" data-ref-filename="llvm..X86..sub_8bit">sub_8bit</a>;</td></tr>
<tr><th id="122">122</th><td>      <b>break</b>;</td></tr>
<tr><th id="123">123</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rr16" title='llvm::X86::MOVSX32rr16' data-ref="llvm::X86::MOVSX32rr16" data-ref-filename="llvm..X86..MOVSX32rr16">MOVSX32rr16</a>:</td></tr>
<tr><th id="124">124</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rr16" title='llvm::X86::MOVZX32rr16' data-ref="llvm::X86::MOVZX32rr16" data-ref-filename="llvm..X86..MOVZX32rr16">MOVZX32rr16</a>:</td></tr>
<tr><th id="125">125</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr16" title='llvm::X86::MOVSX64rr16' data-ref="llvm::X86::MOVSX64rr16" data-ref-filename="llvm..X86..MOVSX64rr16">MOVSX64rr16</a>:</td></tr>
<tr><th id="126">126</th><td>      <a class="local col5 ref" href="#5SubIdx" title='SubIdx' data-ref="5SubIdx" data-ref-filename="5SubIdx">SubIdx</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_16bit" title='llvm::X86::sub_16bit' data-ref="llvm::X86::sub_16bit" data-ref-filename="llvm..X86..sub_16bit">sub_16bit</a>;</td></tr>
<tr><th id="127">127</th><td>      <b>break</b>;</td></tr>
<tr><th id="128">128</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr32" title='llvm::X86::MOVSX64rr32' data-ref="llvm::X86::MOVSX64rr32" data-ref-filename="llvm..X86..MOVSX64rr32">MOVSX64rr32</a>:</td></tr>
<tr><th id="129">129</th><td>      <a class="local col5 ref" href="#5SubIdx" title='SubIdx' data-ref="5SubIdx" data-ref-filename="5SubIdx">SubIdx</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_32bit" title='llvm::X86::sub_32bit' data-ref="llvm::X86::sub_32bit" data-ref-filename="llvm..X86..sub_32bit">sub_32bit</a>;</td></tr>
<tr><th id="130">130</th><td>      <b>break</b>;</td></tr>
<tr><th id="131">131</th><td>    }</td></tr>
<tr><th id="132">132</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="133">133</th><td>  }</td></tr>
<tr><th id="134">134</th><td>  }</td></tr>
<tr><th id="135">135</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="136">136</th><td>}</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm12X86InstrInfo15isDataInvariantERNS_12MachineInstrE" title='llvm::X86InstrInfo::isDataInvariant' data-ref="_ZN4llvm12X86InstrInfo15isDataInvariantERNS_12MachineInstrE" data-ref-filename="_ZN4llvm12X86InstrInfo15isDataInvariantERNS_12MachineInstrE">isDataInvariant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="6MI" data-ref-filename="6MI">MI</dfn>) {</td></tr>
<tr><th id="139">139</th><td>  <b>switch</b> (<a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI" data-ref-filename="6MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="140">140</th><td>  <b>default</b>:</td></tr>
<tr><th id="141">141</th><td>    <i>// By default, assume that the instruction is not data invariant.</i></td></tr>
<tr><th id="142">142</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>    <i>// Some target-independent operations that trivially lower to data-invariant</i></td></tr>
<tr><th id="145">145</th><td><i>    // instructions.</i></td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>:</td></tr>
<tr><th id="147">147</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG" data-ref-filename="llvm..TargetOpcode..INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="148">148</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#67" title='llvm::TargetOpcode::SUBREG_TO_REG' data-ref="llvm::TargetOpcode::SUBREG_TO_REG" data-ref-filename="llvm..TargetOpcode..SUBREG_TO_REG">SUBREG_TO_REG</a>:</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td>  <i>// On x86 it is believed that imul is constant time w.r.t. the loaded data.</i></td></tr>
<tr><th id="152">152</th><td><i>  // However, they set flags and are perhaps the most surprisingly constant</i></td></tr>
<tr><th id="153">153</th><td><i>  // time operations so we call them out here separately.</i></td></tr>
<tr><th id="154">154</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL16rr" title='llvm::X86::IMUL16rr' data-ref="llvm::X86::IMUL16rr" data-ref-filename="llvm..X86..IMUL16rr">IMUL16rr</a>:</td></tr>
<tr><th id="155">155</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL16rri8" title='llvm::X86::IMUL16rri8' data-ref="llvm::X86::IMUL16rri8" data-ref-filename="llvm..X86..IMUL16rri8">IMUL16rri8</a>:</td></tr>
<tr><th id="156">156</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL16rri" title='llvm::X86::IMUL16rri' data-ref="llvm::X86::IMUL16rri" data-ref-filename="llvm..X86..IMUL16rri">IMUL16rri</a>:</td></tr>
<tr><th id="157">157</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL32rr" title='llvm::X86::IMUL32rr' data-ref="llvm::X86::IMUL32rr" data-ref-filename="llvm..X86..IMUL32rr">IMUL32rr</a>:</td></tr>
<tr><th id="158">158</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL32rri8" title='llvm::X86::IMUL32rri8' data-ref="llvm::X86::IMUL32rri8" data-ref-filename="llvm..X86..IMUL32rri8">IMUL32rri8</a>:</td></tr>
<tr><th id="159">159</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL32rri" title='llvm::X86::IMUL32rri' data-ref="llvm::X86::IMUL32rri" data-ref-filename="llvm..X86..IMUL32rri">IMUL32rri</a>:</td></tr>
<tr><th id="160">160</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL64rr" title='llvm::X86::IMUL64rr' data-ref="llvm::X86::IMUL64rr" data-ref-filename="llvm..X86..IMUL64rr">IMUL64rr</a>:</td></tr>
<tr><th id="161">161</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL64rri32" title='llvm::X86::IMUL64rri32' data-ref="llvm::X86::IMUL64rri32" data-ref-filename="llvm..X86..IMUL64rri32">IMUL64rri32</a>:</td></tr>
<tr><th id="162">162</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL64rri8" title='llvm::X86::IMUL64rri8' data-ref="llvm::X86::IMUL64rri8" data-ref-filename="llvm..X86..IMUL64rri8">IMUL64rri8</a>:</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <i>// Bit scanning and counting instructions that are somewhat surprisingly</i></td></tr>
<tr><th id="165">165</th><td><i>  // constant time as they scan across bits and do other fairly complex</i></td></tr>
<tr><th id="166">166</th><td><i>  // operations like popcnt, but are believed to be constant time on x86.</i></td></tr>
<tr><th id="167">167</th><td><i>  // However, these set flags.</i></td></tr>
<tr><th id="168">168</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSF16rr" title='llvm::X86::BSF16rr' data-ref="llvm::X86::BSF16rr" data-ref-filename="llvm..X86..BSF16rr">BSF16rr</a>:</td></tr>
<tr><th id="169">169</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSF32rr" title='llvm::X86::BSF32rr' data-ref="llvm::X86::BSF32rr" data-ref-filename="llvm..X86..BSF32rr">BSF32rr</a>:</td></tr>
<tr><th id="170">170</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSF64rr" title='llvm::X86::BSF64rr' data-ref="llvm::X86::BSF64rr" data-ref-filename="llvm..X86..BSF64rr">BSF64rr</a>:</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSR16rr" title='llvm::X86::BSR16rr' data-ref="llvm::X86::BSR16rr" data-ref-filename="llvm..X86..BSR16rr">BSR16rr</a>:</td></tr>
<tr><th id="172">172</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSR32rr" title='llvm::X86::BSR32rr' data-ref="llvm::X86::BSR32rr" data-ref-filename="llvm..X86..BSR32rr">BSR32rr</a>:</td></tr>
<tr><th id="173">173</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSR64rr" title='llvm::X86::BSR64rr' data-ref="llvm::X86::BSR64rr" data-ref-filename="llvm..X86..BSR64rr">BSR64rr</a>:</td></tr>
<tr><th id="174">174</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT16rr" title='llvm::X86::LZCNT16rr' data-ref="llvm::X86::LZCNT16rr" data-ref-filename="llvm..X86..LZCNT16rr">LZCNT16rr</a>:</td></tr>
<tr><th id="175">175</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT32rr" title='llvm::X86::LZCNT32rr' data-ref="llvm::X86::LZCNT32rr" data-ref-filename="llvm..X86..LZCNT32rr">LZCNT32rr</a>:</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT64rr" title='llvm::X86::LZCNT64rr' data-ref="llvm::X86::LZCNT64rr" data-ref-filename="llvm..X86..LZCNT64rr">LZCNT64rr</a>:</td></tr>
<tr><th id="177">177</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT16rr" title='llvm::X86::POPCNT16rr' data-ref="llvm::X86::POPCNT16rr" data-ref-filename="llvm..X86..POPCNT16rr">POPCNT16rr</a>:</td></tr>
<tr><th id="178">178</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT32rr" title='llvm::X86::POPCNT32rr' data-ref="llvm::X86::POPCNT32rr" data-ref-filename="llvm..X86..POPCNT32rr">POPCNT32rr</a>:</td></tr>
<tr><th id="179">179</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT64rr" title='llvm::X86::POPCNT64rr' data-ref="llvm::X86::POPCNT64rr" data-ref-filename="llvm..X86..POPCNT64rr">POPCNT64rr</a>:</td></tr>
<tr><th id="180">180</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT16rr" title='llvm::X86::TZCNT16rr' data-ref="llvm::X86::TZCNT16rr" data-ref-filename="llvm..X86..TZCNT16rr">TZCNT16rr</a>:</td></tr>
<tr><th id="181">181</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT32rr" title='llvm::X86::TZCNT32rr' data-ref="llvm::X86::TZCNT32rr" data-ref-filename="llvm..X86..TZCNT32rr">TZCNT32rr</a>:</td></tr>
<tr><th id="182">182</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT64rr" title='llvm::X86::TZCNT64rr' data-ref="llvm::X86::TZCNT64rr" data-ref-filename="llvm..X86..TZCNT64rr">TZCNT64rr</a>:</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i>// Bit manipulation instructions are effectively combinations of basic</i></td></tr>
<tr><th id="185">185</th><td><i>  // arithmetic ops, and should still execute in constant time. These also</i></td></tr>
<tr><th id="186">186</th><td><i>  // set flags.</i></td></tr>
<tr><th id="187">187</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCFILL32rr" title='llvm::X86::BLCFILL32rr' data-ref="llvm::X86::BLCFILL32rr" data-ref-filename="llvm..X86..BLCFILL32rr">BLCFILL32rr</a>:</td></tr>
<tr><th id="188">188</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCFILL64rr" title='llvm::X86::BLCFILL64rr' data-ref="llvm::X86::BLCFILL64rr" data-ref-filename="llvm..X86..BLCFILL64rr">BLCFILL64rr</a>:</td></tr>
<tr><th id="189">189</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCI32rr" title='llvm::X86::BLCI32rr' data-ref="llvm::X86::BLCI32rr" data-ref-filename="llvm..X86..BLCI32rr">BLCI32rr</a>:</td></tr>
<tr><th id="190">190</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCI64rr" title='llvm::X86::BLCI64rr' data-ref="llvm::X86::BLCI64rr" data-ref-filename="llvm..X86..BLCI64rr">BLCI64rr</a>:</td></tr>
<tr><th id="191">191</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCIC32rr" title='llvm::X86::BLCIC32rr' data-ref="llvm::X86::BLCIC32rr" data-ref-filename="llvm..X86..BLCIC32rr">BLCIC32rr</a>:</td></tr>
<tr><th id="192">192</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCIC64rr" title='llvm::X86::BLCIC64rr' data-ref="llvm::X86::BLCIC64rr" data-ref-filename="llvm..X86..BLCIC64rr">BLCIC64rr</a>:</td></tr>
<tr><th id="193">193</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCMSK32rr" title='llvm::X86::BLCMSK32rr' data-ref="llvm::X86::BLCMSK32rr" data-ref-filename="llvm..X86..BLCMSK32rr">BLCMSK32rr</a>:</td></tr>
<tr><th id="194">194</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCMSK64rr" title='llvm::X86::BLCMSK64rr' data-ref="llvm::X86::BLCMSK64rr" data-ref-filename="llvm..X86..BLCMSK64rr">BLCMSK64rr</a>:</td></tr>
<tr><th id="195">195</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCS32rr" title='llvm::X86::BLCS32rr' data-ref="llvm::X86::BLCS32rr" data-ref-filename="llvm..X86..BLCS32rr">BLCS32rr</a>:</td></tr>
<tr><th id="196">196</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCS64rr" title='llvm::X86::BLCS64rr' data-ref="llvm::X86::BLCS64rr" data-ref-filename="llvm..X86..BLCS64rr">BLCS64rr</a>:</td></tr>
<tr><th id="197">197</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSFILL32rr" title='llvm::X86::BLSFILL32rr' data-ref="llvm::X86::BLSFILL32rr" data-ref-filename="llvm..X86..BLSFILL32rr">BLSFILL32rr</a>:</td></tr>
<tr><th id="198">198</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSFILL64rr" title='llvm::X86::BLSFILL64rr' data-ref="llvm::X86::BLSFILL64rr" data-ref-filename="llvm..X86..BLSFILL64rr">BLSFILL64rr</a>:</td></tr>
<tr><th id="199">199</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSI32rr" title='llvm::X86::BLSI32rr' data-ref="llvm::X86::BLSI32rr" data-ref-filename="llvm..X86..BLSI32rr">BLSI32rr</a>:</td></tr>
<tr><th id="200">200</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSI64rr" title='llvm::X86::BLSI64rr' data-ref="llvm::X86::BLSI64rr" data-ref-filename="llvm..X86..BLSI64rr">BLSI64rr</a>:</td></tr>
<tr><th id="201">201</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSIC32rr" title='llvm::X86::BLSIC32rr' data-ref="llvm::X86::BLSIC32rr" data-ref-filename="llvm..X86..BLSIC32rr">BLSIC32rr</a>:</td></tr>
<tr><th id="202">202</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSIC64rr" title='llvm::X86::BLSIC64rr' data-ref="llvm::X86::BLSIC64rr" data-ref-filename="llvm..X86..BLSIC64rr">BLSIC64rr</a>:</td></tr>
<tr><th id="203">203</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSMSK32rr" title='llvm::X86::BLSMSK32rr' data-ref="llvm::X86::BLSMSK32rr" data-ref-filename="llvm..X86..BLSMSK32rr">BLSMSK32rr</a>:</td></tr>
<tr><th id="204">204</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSMSK64rr" title='llvm::X86::BLSMSK64rr' data-ref="llvm::X86::BLSMSK64rr" data-ref-filename="llvm..X86..BLSMSK64rr">BLSMSK64rr</a>:</td></tr>
<tr><th id="205">205</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSR32rr" title='llvm::X86::BLSR32rr' data-ref="llvm::X86::BLSR32rr" data-ref-filename="llvm..X86..BLSR32rr">BLSR32rr</a>:</td></tr>
<tr><th id="206">206</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSR64rr" title='llvm::X86::BLSR64rr' data-ref="llvm::X86::BLSR64rr" data-ref-filename="llvm..X86..BLSR64rr">BLSR64rr</a>:</td></tr>
<tr><th id="207">207</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZMSK32rr" title='llvm::X86::TZMSK32rr' data-ref="llvm::X86::TZMSK32rr" data-ref-filename="llvm..X86..TZMSK32rr">TZMSK32rr</a>:</td></tr>
<tr><th id="208">208</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZMSK64rr" title='llvm::X86::TZMSK64rr' data-ref="llvm::X86::TZMSK64rr" data-ref-filename="llvm..X86..TZMSK64rr">TZMSK64rr</a>:</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <i>// Bit extracting and clearing instructions should execute in constant time,</i></td></tr>
<tr><th id="211">211</th><td><i>  // and set flags.</i></td></tr>
<tr><th id="212">212</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTR32rr" title='llvm::X86::BEXTR32rr' data-ref="llvm::X86::BEXTR32rr" data-ref-filename="llvm..X86..BEXTR32rr">BEXTR32rr</a>:</td></tr>
<tr><th id="213">213</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTR64rr" title='llvm::X86::BEXTR64rr' data-ref="llvm::X86::BEXTR64rr" data-ref-filename="llvm..X86..BEXTR64rr">BEXTR64rr</a>:</td></tr>
<tr><th id="214">214</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTRI32ri" title='llvm::X86::BEXTRI32ri' data-ref="llvm::X86::BEXTRI32ri" data-ref-filename="llvm..X86..BEXTRI32ri">BEXTRI32ri</a>:</td></tr>
<tr><th id="215">215</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTRI64ri" title='llvm::X86::BEXTRI64ri' data-ref="llvm::X86::BEXTRI64ri" data-ref-filename="llvm..X86..BEXTRI64ri">BEXTRI64ri</a>:</td></tr>
<tr><th id="216">216</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BZHI32rr" title='llvm::X86::BZHI32rr' data-ref="llvm::X86::BZHI32rr" data-ref-filename="llvm..X86..BZHI32rr">BZHI32rr</a>:</td></tr>
<tr><th id="217">217</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BZHI64rr" title='llvm::X86::BZHI64rr' data-ref="llvm::X86::BZHI64rr" data-ref-filename="llvm..X86..BZHI64rr">BZHI64rr</a>:</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <i>// Shift and rotate.</i></td></tr>
<tr><th id="220">220</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL8r1" title='llvm::X86::ROL8r1' data-ref="llvm::X86::ROL8r1" data-ref-filename="llvm..X86..ROL8r1">ROL8r1</a>:</td></tr>
<tr><th id="221">221</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL16r1" title='llvm::X86::ROL16r1' data-ref="llvm::X86::ROL16r1" data-ref-filename="llvm..X86..ROL16r1">ROL16r1</a>:</td></tr>
<tr><th id="222">222</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL32r1" title='llvm::X86::ROL32r1' data-ref="llvm::X86::ROL32r1" data-ref-filename="llvm..X86..ROL32r1">ROL32r1</a>:</td></tr>
<tr><th id="223">223</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL64r1" title='llvm::X86::ROL64r1' data-ref="llvm::X86::ROL64r1" data-ref-filename="llvm..X86..ROL64r1">ROL64r1</a>:</td></tr>
<tr><th id="224">224</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL8rCL" title='llvm::X86::ROL8rCL' data-ref="llvm::X86::ROL8rCL" data-ref-filename="llvm..X86..ROL8rCL">ROL8rCL</a>:</td></tr>
<tr><th id="225">225</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL16rCL" title='llvm::X86::ROL16rCL' data-ref="llvm::X86::ROL16rCL" data-ref-filename="llvm..X86..ROL16rCL">ROL16rCL</a>:</td></tr>
<tr><th id="226">226</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL32rCL" title='llvm::X86::ROL32rCL' data-ref="llvm::X86::ROL32rCL" data-ref-filename="llvm..X86..ROL32rCL">ROL32rCL</a>:</td></tr>
<tr><th id="227">227</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL64rCL" title='llvm::X86::ROL64rCL' data-ref="llvm::X86::ROL64rCL" data-ref-filename="llvm..X86..ROL64rCL">ROL64rCL</a>:</td></tr>
<tr><th id="228">228</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL8ri" title='llvm::X86::ROL8ri' data-ref="llvm::X86::ROL8ri" data-ref-filename="llvm..X86..ROL8ri">ROL8ri</a>:</td></tr>
<tr><th id="229">229</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL16ri" title='llvm::X86::ROL16ri' data-ref="llvm::X86::ROL16ri" data-ref-filename="llvm..X86..ROL16ri">ROL16ri</a>:</td></tr>
<tr><th id="230">230</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL32ri" title='llvm::X86::ROL32ri' data-ref="llvm::X86::ROL32ri" data-ref-filename="llvm..X86..ROL32ri">ROL32ri</a>:</td></tr>
<tr><th id="231">231</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROL64ri" title='llvm::X86::ROL64ri' data-ref="llvm::X86::ROL64ri" data-ref-filename="llvm..X86..ROL64ri">ROL64ri</a>:</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR8r1" title='llvm::X86::ROR8r1' data-ref="llvm::X86::ROR8r1" data-ref-filename="llvm..X86..ROR8r1">ROR8r1</a>:</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR16r1" title='llvm::X86::ROR16r1' data-ref="llvm::X86::ROR16r1" data-ref-filename="llvm..X86..ROR16r1">ROR16r1</a>:</td></tr>
<tr><th id="234">234</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR32r1" title='llvm::X86::ROR32r1' data-ref="llvm::X86::ROR32r1" data-ref-filename="llvm..X86..ROR32r1">ROR32r1</a>:</td></tr>
<tr><th id="235">235</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR64r1" title='llvm::X86::ROR64r1' data-ref="llvm::X86::ROR64r1" data-ref-filename="llvm..X86..ROR64r1">ROR64r1</a>:</td></tr>
<tr><th id="236">236</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR8rCL" title='llvm::X86::ROR8rCL' data-ref="llvm::X86::ROR8rCL" data-ref-filename="llvm..X86..ROR8rCL">ROR8rCL</a>:</td></tr>
<tr><th id="237">237</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR16rCL" title='llvm::X86::ROR16rCL' data-ref="llvm::X86::ROR16rCL" data-ref-filename="llvm..X86..ROR16rCL">ROR16rCL</a>:</td></tr>
<tr><th id="238">238</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR32rCL" title='llvm::X86::ROR32rCL' data-ref="llvm::X86::ROR32rCL" data-ref-filename="llvm..X86..ROR32rCL">ROR32rCL</a>:</td></tr>
<tr><th id="239">239</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR64rCL" title='llvm::X86::ROR64rCL' data-ref="llvm::X86::ROR64rCL" data-ref-filename="llvm..X86..ROR64rCL">ROR64rCL</a>:</td></tr>
<tr><th id="240">240</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR8ri" title='llvm::X86::ROR8ri' data-ref="llvm::X86::ROR8ri" data-ref-filename="llvm..X86..ROR8ri">ROR8ri</a>:</td></tr>
<tr><th id="241">241</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR16ri" title='llvm::X86::ROR16ri' data-ref="llvm::X86::ROR16ri" data-ref-filename="llvm..X86..ROR16ri">ROR16ri</a>:</td></tr>
<tr><th id="242">242</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR32ri" title='llvm::X86::ROR32ri' data-ref="llvm::X86::ROR32ri" data-ref-filename="llvm..X86..ROR32ri">ROR32ri</a>:</td></tr>
<tr><th id="243">243</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROR64ri" title='llvm::X86::ROR64ri' data-ref="llvm::X86::ROR64ri" data-ref-filename="llvm..X86..ROR64ri">ROR64ri</a>:</td></tr>
<tr><th id="244">244</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR8r1" title='llvm::X86::SAR8r1' data-ref="llvm::X86::SAR8r1" data-ref-filename="llvm..X86..SAR8r1">SAR8r1</a>:</td></tr>
<tr><th id="245">245</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR16r1" title='llvm::X86::SAR16r1' data-ref="llvm::X86::SAR16r1" data-ref-filename="llvm..X86..SAR16r1">SAR16r1</a>:</td></tr>
<tr><th id="246">246</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR32r1" title='llvm::X86::SAR32r1' data-ref="llvm::X86::SAR32r1" data-ref-filename="llvm..X86..SAR32r1">SAR32r1</a>:</td></tr>
<tr><th id="247">247</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR64r1" title='llvm::X86::SAR64r1' data-ref="llvm::X86::SAR64r1" data-ref-filename="llvm..X86..SAR64r1">SAR64r1</a>:</td></tr>
<tr><th id="248">248</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR8rCL" title='llvm::X86::SAR8rCL' data-ref="llvm::X86::SAR8rCL" data-ref-filename="llvm..X86..SAR8rCL">SAR8rCL</a>:</td></tr>
<tr><th id="249">249</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR16rCL" title='llvm::X86::SAR16rCL' data-ref="llvm::X86::SAR16rCL" data-ref-filename="llvm..X86..SAR16rCL">SAR16rCL</a>:</td></tr>
<tr><th id="250">250</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR32rCL" title='llvm::X86::SAR32rCL' data-ref="llvm::X86::SAR32rCL" data-ref-filename="llvm..X86..SAR32rCL">SAR32rCL</a>:</td></tr>
<tr><th id="251">251</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR64rCL" title='llvm::X86::SAR64rCL' data-ref="llvm::X86::SAR64rCL" data-ref-filename="llvm..X86..SAR64rCL">SAR64rCL</a>:</td></tr>
<tr><th id="252">252</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR8ri" title='llvm::X86::SAR8ri' data-ref="llvm::X86::SAR8ri" data-ref-filename="llvm..X86..SAR8ri">SAR8ri</a>:</td></tr>
<tr><th id="253">253</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR16ri" title='llvm::X86::SAR16ri' data-ref="llvm::X86::SAR16ri" data-ref-filename="llvm..X86..SAR16ri">SAR16ri</a>:</td></tr>
<tr><th id="254">254</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR32ri" title='llvm::X86::SAR32ri' data-ref="llvm::X86::SAR32ri" data-ref-filename="llvm..X86..SAR32ri">SAR32ri</a>:</td></tr>
<tr><th id="255">255</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR64ri" title='llvm::X86::SAR64ri' data-ref="llvm::X86::SAR64ri" data-ref-filename="llvm..X86..SAR64ri">SAR64ri</a>:</td></tr>
<tr><th id="256">256</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL8r1" title='llvm::X86::SHL8r1' data-ref="llvm::X86::SHL8r1" data-ref-filename="llvm..X86..SHL8r1">SHL8r1</a>:</td></tr>
<tr><th id="257">257</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL16r1" title='llvm::X86::SHL16r1' data-ref="llvm::X86::SHL16r1" data-ref-filename="llvm..X86..SHL16r1">SHL16r1</a>:</td></tr>
<tr><th id="258">258</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL32r1" title='llvm::X86::SHL32r1' data-ref="llvm::X86::SHL32r1" data-ref-filename="llvm..X86..SHL32r1">SHL32r1</a>:</td></tr>
<tr><th id="259">259</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL64r1" title='llvm::X86::SHL64r1' data-ref="llvm::X86::SHL64r1" data-ref-filename="llvm..X86..SHL64r1">SHL64r1</a>:</td></tr>
<tr><th id="260">260</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL8rCL" title='llvm::X86::SHL8rCL' data-ref="llvm::X86::SHL8rCL" data-ref-filename="llvm..X86..SHL8rCL">SHL8rCL</a>:</td></tr>
<tr><th id="261">261</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL16rCL" title='llvm::X86::SHL16rCL' data-ref="llvm::X86::SHL16rCL" data-ref-filename="llvm..X86..SHL16rCL">SHL16rCL</a>:</td></tr>
<tr><th id="262">262</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL32rCL" title='llvm::X86::SHL32rCL' data-ref="llvm::X86::SHL32rCL" data-ref-filename="llvm..X86..SHL32rCL">SHL32rCL</a>:</td></tr>
<tr><th id="263">263</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL64rCL" title='llvm::X86::SHL64rCL' data-ref="llvm::X86::SHL64rCL" data-ref-filename="llvm..X86..SHL64rCL">SHL64rCL</a>:</td></tr>
<tr><th id="264">264</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL8ri" title='llvm::X86::SHL8ri' data-ref="llvm::X86::SHL8ri" data-ref-filename="llvm..X86..SHL8ri">SHL8ri</a>:</td></tr>
<tr><th id="265">265</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL16ri" title='llvm::X86::SHL16ri' data-ref="llvm::X86::SHL16ri" data-ref-filename="llvm..X86..SHL16ri">SHL16ri</a>:</td></tr>
<tr><th id="266">266</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL32ri" title='llvm::X86::SHL32ri' data-ref="llvm::X86::SHL32ri" data-ref-filename="llvm..X86..SHL32ri">SHL32ri</a>:</td></tr>
<tr><th id="267">267</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL64ri" title='llvm::X86::SHL64ri' data-ref="llvm::X86::SHL64ri" data-ref-filename="llvm..X86..SHL64ri">SHL64ri</a>:</td></tr>
<tr><th id="268">268</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR8r1" title='llvm::X86::SHR8r1' data-ref="llvm::X86::SHR8r1" data-ref-filename="llvm..X86..SHR8r1">SHR8r1</a>:</td></tr>
<tr><th id="269">269</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR16r1" title='llvm::X86::SHR16r1' data-ref="llvm::X86::SHR16r1" data-ref-filename="llvm..X86..SHR16r1">SHR16r1</a>:</td></tr>
<tr><th id="270">270</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR32r1" title='llvm::X86::SHR32r1' data-ref="llvm::X86::SHR32r1" data-ref-filename="llvm..X86..SHR32r1">SHR32r1</a>:</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR64r1" title='llvm::X86::SHR64r1' data-ref="llvm::X86::SHR64r1" data-ref-filename="llvm..X86..SHR64r1">SHR64r1</a>:</td></tr>
<tr><th id="272">272</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR8rCL" title='llvm::X86::SHR8rCL' data-ref="llvm::X86::SHR8rCL" data-ref-filename="llvm..X86..SHR8rCL">SHR8rCL</a>:</td></tr>
<tr><th id="273">273</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR16rCL" title='llvm::X86::SHR16rCL' data-ref="llvm::X86::SHR16rCL" data-ref-filename="llvm..X86..SHR16rCL">SHR16rCL</a>:</td></tr>
<tr><th id="274">274</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR32rCL" title='llvm::X86::SHR32rCL' data-ref="llvm::X86::SHR32rCL" data-ref-filename="llvm..X86..SHR32rCL">SHR32rCL</a>:</td></tr>
<tr><th id="275">275</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR64rCL" title='llvm::X86::SHR64rCL' data-ref="llvm::X86::SHR64rCL" data-ref-filename="llvm..X86..SHR64rCL">SHR64rCL</a>:</td></tr>
<tr><th id="276">276</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR8ri" title='llvm::X86::SHR8ri' data-ref="llvm::X86::SHR8ri" data-ref-filename="llvm..X86..SHR8ri">SHR8ri</a>:</td></tr>
<tr><th id="277">277</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR16ri" title='llvm::X86::SHR16ri' data-ref="llvm::X86::SHR16ri" data-ref-filename="llvm..X86..SHR16ri">SHR16ri</a>:</td></tr>
<tr><th id="278">278</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR32ri" title='llvm::X86::SHR32ri' data-ref="llvm::X86::SHR32ri" data-ref-filename="llvm..X86..SHR32ri">SHR32ri</a>:</td></tr>
<tr><th id="279">279</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR64ri" title='llvm::X86::SHR64ri' data-ref="llvm::X86::SHR64ri" data-ref-filename="llvm..X86..SHR64ri">SHR64ri</a>:</td></tr>
<tr><th id="280">280</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD16rrCL" title='llvm::X86::SHLD16rrCL' data-ref="llvm::X86::SHLD16rrCL" data-ref-filename="llvm..X86..SHLD16rrCL">SHLD16rrCL</a>:</td></tr>
<tr><th id="281">281</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD32rrCL" title='llvm::X86::SHLD32rrCL' data-ref="llvm::X86::SHLD32rrCL" data-ref-filename="llvm..X86..SHLD32rrCL">SHLD32rrCL</a>:</td></tr>
<tr><th id="282">282</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD64rrCL" title='llvm::X86::SHLD64rrCL' data-ref="llvm::X86::SHLD64rrCL" data-ref-filename="llvm..X86..SHLD64rrCL">SHLD64rrCL</a>:</td></tr>
<tr><th id="283">283</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD16rri8" title='llvm::X86::SHLD16rri8' data-ref="llvm::X86::SHLD16rri8" data-ref-filename="llvm..X86..SHLD16rri8">SHLD16rri8</a>:</td></tr>
<tr><th id="284">284</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD32rri8" title='llvm::X86::SHLD32rri8' data-ref="llvm::X86::SHLD32rri8" data-ref-filename="llvm..X86..SHLD32rri8">SHLD32rri8</a>:</td></tr>
<tr><th id="285">285</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD64rri8" title='llvm::X86::SHLD64rri8' data-ref="llvm::X86::SHLD64rri8" data-ref-filename="llvm..X86..SHLD64rri8">SHLD64rri8</a>:</td></tr>
<tr><th id="286">286</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD16rrCL" title='llvm::X86::SHRD16rrCL' data-ref="llvm::X86::SHRD16rrCL" data-ref-filename="llvm..X86..SHRD16rrCL">SHRD16rrCL</a>:</td></tr>
<tr><th id="287">287</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD32rrCL" title='llvm::X86::SHRD32rrCL' data-ref="llvm::X86::SHRD32rrCL" data-ref-filename="llvm..X86..SHRD32rrCL">SHRD32rrCL</a>:</td></tr>
<tr><th id="288">288</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD64rrCL" title='llvm::X86::SHRD64rrCL' data-ref="llvm::X86::SHRD64rrCL" data-ref-filename="llvm..X86..SHRD64rrCL">SHRD64rrCL</a>:</td></tr>
<tr><th id="289">289</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD16rri8" title='llvm::X86::SHRD16rri8' data-ref="llvm::X86::SHRD16rri8" data-ref-filename="llvm..X86..SHRD16rri8">SHRD16rri8</a>:</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD32rri8" title='llvm::X86::SHRD32rri8' data-ref="llvm::X86::SHRD32rri8" data-ref-filename="llvm..X86..SHRD32rri8">SHRD32rri8</a>:</td></tr>
<tr><th id="291">291</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD64rri8" title='llvm::X86::SHRD64rri8' data-ref="llvm::X86::SHRD64rri8" data-ref-filename="llvm..X86..SHRD64rri8">SHRD64rri8</a>:</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <i>// Basic arithmetic is constant time on the input but does set flags.</i></td></tr>
<tr><th id="294">294</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC8rr" title='llvm::X86::ADC8rr' data-ref="llvm::X86::ADC8rr" data-ref-filename="llvm..X86..ADC8rr">ADC8rr</a>:</td></tr>
<tr><th id="295">295</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC8ri" title='llvm::X86::ADC8ri' data-ref="llvm::X86::ADC8ri" data-ref-filename="llvm..X86..ADC8ri">ADC8ri</a>:</td></tr>
<tr><th id="296">296</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC16rr" title='llvm::X86::ADC16rr' data-ref="llvm::X86::ADC16rr" data-ref-filename="llvm..X86..ADC16rr">ADC16rr</a>:</td></tr>
<tr><th id="297">297</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC16ri" title='llvm::X86::ADC16ri' data-ref="llvm::X86::ADC16ri" data-ref-filename="llvm..X86..ADC16ri">ADC16ri</a>:</td></tr>
<tr><th id="298">298</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC16ri8" title='llvm::X86::ADC16ri8' data-ref="llvm::X86::ADC16ri8" data-ref-filename="llvm..X86..ADC16ri8">ADC16ri8</a>:</td></tr>
<tr><th id="299">299</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC32rr" title='llvm::X86::ADC32rr' data-ref="llvm::X86::ADC32rr" data-ref-filename="llvm..X86..ADC32rr">ADC32rr</a>:</td></tr>
<tr><th id="300">300</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC32ri" title='llvm::X86::ADC32ri' data-ref="llvm::X86::ADC32ri" data-ref-filename="llvm..X86..ADC32ri">ADC32ri</a>:</td></tr>
<tr><th id="301">301</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC32ri8" title='llvm::X86::ADC32ri8' data-ref="llvm::X86::ADC32ri8" data-ref-filename="llvm..X86..ADC32ri8">ADC32ri8</a>:</td></tr>
<tr><th id="302">302</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC64rr" title='llvm::X86::ADC64rr' data-ref="llvm::X86::ADC64rr" data-ref-filename="llvm..X86..ADC64rr">ADC64rr</a>:</td></tr>
<tr><th id="303">303</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC64ri8" title='llvm::X86::ADC64ri8' data-ref="llvm::X86::ADC64ri8" data-ref-filename="llvm..X86..ADC64ri8">ADC64ri8</a>:</td></tr>
<tr><th id="304">304</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC64ri32" title='llvm::X86::ADC64ri32' data-ref="llvm::X86::ADC64ri32" data-ref-filename="llvm..X86..ADC64ri32">ADC64ri32</a>:</td></tr>
<tr><th id="305">305</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rr" title='llvm::X86::ADD8rr' data-ref="llvm::X86::ADD8rr" data-ref-filename="llvm..X86..ADD8rr">ADD8rr</a>:</td></tr>
<tr><th id="306">306</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8ri" title='llvm::X86::ADD8ri' data-ref="llvm::X86::ADD8ri" data-ref-filename="llvm..X86..ADD8ri">ADD8ri</a>:</td></tr>
<tr><th id="307">307</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rr" title='llvm::X86::ADD16rr' data-ref="llvm::X86::ADD16rr" data-ref-filename="llvm..X86..ADD16rr">ADD16rr</a>:</td></tr>
<tr><th id="308">308</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri" title='llvm::X86::ADD16ri' data-ref="llvm::X86::ADD16ri" data-ref-filename="llvm..X86..ADD16ri">ADD16ri</a>:</td></tr>
<tr><th id="309">309</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri8" title='llvm::X86::ADD16ri8' data-ref="llvm::X86::ADD16ri8" data-ref-filename="llvm..X86..ADD16ri8">ADD16ri8</a>:</td></tr>
<tr><th id="310">310</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32rr" title='llvm::X86::ADD32rr' data-ref="llvm::X86::ADD32rr" data-ref-filename="llvm..X86..ADD32rr">ADD32rr</a>:</td></tr>
<tr><th id="311">311</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri" title='llvm::X86::ADD32ri' data-ref="llvm::X86::ADD32ri" data-ref-filename="llvm..X86..ADD32ri">ADD32ri</a>:</td></tr>
<tr><th id="312">312</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri8" title='llvm::X86::ADD32ri8' data-ref="llvm::X86::ADD32ri8" data-ref-filename="llvm..X86..ADD32ri8">ADD32ri8</a>:</td></tr>
<tr><th id="313">313</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rr" title='llvm::X86::ADD64rr' data-ref="llvm::X86::ADD64rr" data-ref-filename="llvm..X86..ADD64rr">ADD64rr</a>:</td></tr>
<tr><th id="314">314</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri8" title='llvm::X86::ADD64ri8' data-ref="llvm::X86::ADD64ri8" data-ref-filename="llvm..X86..ADD64ri8">ADD64ri8</a>:</td></tr>
<tr><th id="315">315</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri32" title='llvm::X86::ADD64ri32' data-ref="llvm::X86::ADD64ri32" data-ref-filename="llvm..X86..ADD64ri32">ADD64ri32</a>:</td></tr>
<tr><th id="316">316</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8rr" title='llvm::X86::AND8rr' data-ref="llvm::X86::AND8rr" data-ref-filename="llvm..X86..AND8rr">AND8rr</a>:</td></tr>
<tr><th id="317">317</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8ri" title='llvm::X86::AND8ri' data-ref="llvm::X86::AND8ri" data-ref-filename="llvm..X86..AND8ri">AND8ri</a>:</td></tr>
<tr><th id="318">318</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16rr" title='llvm::X86::AND16rr' data-ref="llvm::X86::AND16rr" data-ref-filename="llvm..X86..AND16rr">AND16rr</a>:</td></tr>
<tr><th id="319">319</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16ri" title='llvm::X86::AND16ri' data-ref="llvm::X86::AND16ri" data-ref-filename="llvm..X86..AND16ri">AND16ri</a>:</td></tr>
<tr><th id="320">320</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16ri8" title='llvm::X86::AND16ri8' data-ref="llvm::X86::AND16ri8" data-ref-filename="llvm..X86..AND16ri8">AND16ri8</a>:</td></tr>
<tr><th id="321">321</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32rr" title='llvm::X86::AND32rr' data-ref="llvm::X86::AND32rr" data-ref-filename="llvm..X86..AND32rr">AND32rr</a>:</td></tr>
<tr><th id="322">322</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32ri" title='llvm::X86::AND32ri' data-ref="llvm::X86::AND32ri" data-ref-filename="llvm..X86..AND32ri">AND32ri</a>:</td></tr>
<tr><th id="323">323</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32ri8" title='llvm::X86::AND32ri8' data-ref="llvm::X86::AND32ri8" data-ref-filename="llvm..X86..AND32ri8">AND32ri8</a>:</td></tr>
<tr><th id="324">324</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64rr" title='llvm::X86::AND64rr' data-ref="llvm::X86::AND64rr" data-ref-filename="llvm..X86..AND64rr">AND64rr</a>:</td></tr>
<tr><th id="325">325</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64ri8" title='llvm::X86::AND64ri8' data-ref="llvm::X86::AND64ri8" data-ref-filename="llvm..X86..AND64ri8">AND64ri8</a>:</td></tr>
<tr><th id="326">326</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64ri32" title='llvm::X86::AND64ri32' data-ref="llvm::X86::AND64ri32" data-ref-filename="llvm..X86..AND64ri32">AND64ri32</a>:</td></tr>
<tr><th id="327">327</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8rr" title='llvm::X86::OR8rr' data-ref="llvm::X86::OR8rr" data-ref-filename="llvm..X86..OR8rr">OR8rr</a>:</td></tr>
<tr><th id="328">328</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8ri" title='llvm::X86::OR8ri' data-ref="llvm::X86::OR8ri" data-ref-filename="llvm..X86..OR8ri">OR8ri</a>:</td></tr>
<tr><th id="329">329</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16rr" title='llvm::X86::OR16rr' data-ref="llvm::X86::OR16rr" data-ref-filename="llvm..X86..OR16rr">OR16rr</a>:</td></tr>
<tr><th id="330">330</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16ri" title='llvm::X86::OR16ri' data-ref="llvm::X86::OR16ri" data-ref-filename="llvm..X86..OR16ri">OR16ri</a>:</td></tr>
<tr><th id="331">331</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16ri8" title='llvm::X86::OR16ri8' data-ref="llvm::X86::OR16ri8" data-ref-filename="llvm..X86..OR16ri8">OR16ri8</a>:</td></tr>
<tr><th id="332">332</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32rr" title='llvm::X86::OR32rr' data-ref="llvm::X86::OR32rr" data-ref-filename="llvm..X86..OR32rr">OR32rr</a>:</td></tr>
<tr><th id="333">333</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32ri" title='llvm::X86::OR32ri' data-ref="llvm::X86::OR32ri" data-ref-filename="llvm..X86..OR32ri">OR32ri</a>:</td></tr>
<tr><th id="334">334</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32ri8" title='llvm::X86::OR32ri8' data-ref="llvm::X86::OR32ri8" data-ref-filename="llvm..X86..OR32ri8">OR32ri8</a>:</td></tr>
<tr><th id="335">335</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64rr" title='llvm::X86::OR64rr' data-ref="llvm::X86::OR64rr" data-ref-filename="llvm..X86..OR64rr">OR64rr</a>:</td></tr>
<tr><th id="336">336</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64ri8" title='llvm::X86::OR64ri8' data-ref="llvm::X86::OR64ri8" data-ref-filename="llvm..X86..OR64ri8">OR64ri8</a>:</td></tr>
<tr><th id="337">337</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64ri32" title='llvm::X86::OR64ri32' data-ref="llvm::X86::OR64ri32" data-ref-filename="llvm..X86..OR64ri32">OR64ri32</a>:</td></tr>
<tr><th id="338">338</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB8rr" title='llvm::X86::SBB8rr' data-ref="llvm::X86::SBB8rr" data-ref-filename="llvm..X86..SBB8rr">SBB8rr</a>:</td></tr>
<tr><th id="339">339</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB8ri" title='llvm::X86::SBB8ri' data-ref="llvm::X86::SBB8ri" data-ref-filename="llvm..X86..SBB8ri">SBB8ri</a>:</td></tr>
<tr><th id="340">340</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB16rr" title='llvm::X86::SBB16rr' data-ref="llvm::X86::SBB16rr" data-ref-filename="llvm..X86..SBB16rr">SBB16rr</a>:</td></tr>
<tr><th id="341">341</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB16ri" title='llvm::X86::SBB16ri' data-ref="llvm::X86::SBB16ri" data-ref-filename="llvm..X86..SBB16ri">SBB16ri</a>:</td></tr>
<tr><th id="342">342</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB16ri8" title='llvm::X86::SBB16ri8' data-ref="llvm::X86::SBB16ri8" data-ref-filename="llvm..X86..SBB16ri8">SBB16ri8</a>:</td></tr>
<tr><th id="343">343</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32rr" title='llvm::X86::SBB32rr' data-ref="llvm::X86::SBB32rr" data-ref-filename="llvm..X86..SBB32rr">SBB32rr</a>:</td></tr>
<tr><th id="344">344</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32ri" title='llvm::X86::SBB32ri' data-ref="llvm::X86::SBB32ri" data-ref-filename="llvm..X86..SBB32ri">SBB32ri</a>:</td></tr>
<tr><th id="345">345</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32ri8" title='llvm::X86::SBB32ri8' data-ref="llvm::X86::SBB32ri8" data-ref-filename="llvm..X86..SBB32ri8">SBB32ri8</a>:</td></tr>
<tr><th id="346">346</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64rr" title='llvm::X86::SBB64rr' data-ref="llvm::X86::SBB64rr" data-ref-filename="llvm..X86..SBB64rr">SBB64rr</a>:</td></tr>
<tr><th id="347">347</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64ri8" title='llvm::X86::SBB64ri8' data-ref="llvm::X86::SBB64ri8" data-ref-filename="llvm..X86..SBB64ri8">SBB64ri8</a>:</td></tr>
<tr><th id="348">348</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64ri32" title='llvm::X86::SBB64ri32' data-ref="llvm::X86::SBB64ri32" data-ref-filename="llvm..X86..SBB64ri32">SBB64ri32</a>:</td></tr>
<tr><th id="349">349</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rr" title='llvm::X86::SUB8rr' data-ref="llvm::X86::SUB8rr" data-ref-filename="llvm..X86..SUB8rr">SUB8rr</a>:</td></tr>
<tr><th id="350">350</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8ri" title='llvm::X86::SUB8ri' data-ref="llvm::X86::SUB8ri" data-ref-filename="llvm..X86..SUB8ri">SUB8ri</a>:</td></tr>
<tr><th id="351">351</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rr" title='llvm::X86::SUB16rr' data-ref="llvm::X86::SUB16rr" data-ref-filename="llvm..X86..SUB16rr">SUB16rr</a>:</td></tr>
<tr><th id="352">352</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri" title='llvm::X86::SUB16ri' data-ref="llvm::X86::SUB16ri" data-ref-filename="llvm..X86..SUB16ri">SUB16ri</a>:</td></tr>
<tr><th id="353">353</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri8" title='llvm::X86::SUB16ri8' data-ref="llvm::X86::SUB16ri8" data-ref-filename="llvm..X86..SUB16ri8">SUB16ri8</a>:</td></tr>
<tr><th id="354">354</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rr" title='llvm::X86::SUB32rr' data-ref="llvm::X86::SUB32rr" data-ref-filename="llvm..X86..SUB32rr">SUB32rr</a>:</td></tr>
<tr><th id="355">355</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri" title='llvm::X86::SUB32ri' data-ref="llvm::X86::SUB32ri" data-ref-filename="llvm..X86..SUB32ri">SUB32ri</a>:</td></tr>
<tr><th id="356">356</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri8" title='llvm::X86::SUB32ri8' data-ref="llvm::X86::SUB32ri8" data-ref-filename="llvm..X86..SUB32ri8">SUB32ri8</a>:</td></tr>
<tr><th id="357">357</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rr" title='llvm::X86::SUB64rr' data-ref="llvm::X86::SUB64rr" data-ref-filename="llvm..X86..SUB64rr">SUB64rr</a>:</td></tr>
<tr><th id="358">358</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri8" title='llvm::X86::SUB64ri8' data-ref="llvm::X86::SUB64ri8" data-ref-filename="llvm..X86..SUB64ri8">SUB64ri8</a>:</td></tr>
<tr><th id="359">359</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri32" title='llvm::X86::SUB64ri32' data-ref="llvm::X86::SUB64ri32" data-ref-filename="llvm..X86..SUB64ri32">SUB64ri32</a>:</td></tr>
<tr><th id="360">360</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR8rr" title='llvm::X86::XOR8rr' data-ref="llvm::X86::XOR8rr" data-ref-filename="llvm..X86..XOR8rr">XOR8rr</a>:</td></tr>
<tr><th id="361">361</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR8ri" title='llvm::X86::XOR8ri' data-ref="llvm::X86::XOR8ri" data-ref-filename="llvm..X86..XOR8ri">XOR8ri</a>:</td></tr>
<tr><th id="362">362</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16rr" title='llvm::X86::XOR16rr' data-ref="llvm::X86::XOR16rr" data-ref-filename="llvm..X86..XOR16rr">XOR16rr</a>:</td></tr>
<tr><th id="363">363</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16ri" title='llvm::X86::XOR16ri' data-ref="llvm::X86::XOR16ri" data-ref-filename="llvm..X86..XOR16ri">XOR16ri</a>:</td></tr>
<tr><th id="364">364</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16ri8" title='llvm::X86::XOR16ri8' data-ref="llvm::X86::XOR16ri8" data-ref-filename="llvm..X86..XOR16ri8">XOR16ri8</a>:</td></tr>
<tr><th id="365">365</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32rr" title='llvm::X86::XOR32rr' data-ref="llvm::X86::XOR32rr" data-ref-filename="llvm..X86..XOR32rr">XOR32rr</a>:</td></tr>
<tr><th id="366">366</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32ri" title='llvm::X86::XOR32ri' data-ref="llvm::X86::XOR32ri" data-ref-filename="llvm..X86..XOR32ri">XOR32ri</a>:</td></tr>
<tr><th id="367">367</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32ri8" title='llvm::X86::XOR32ri8' data-ref="llvm::X86::XOR32ri8" data-ref-filename="llvm..X86..XOR32ri8">XOR32ri8</a>:</td></tr>
<tr><th id="368">368</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64rr" title='llvm::X86::XOR64rr' data-ref="llvm::X86::XOR64rr" data-ref-filename="llvm..X86..XOR64rr">XOR64rr</a>:</td></tr>
<tr><th id="369">369</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64ri8" title='llvm::X86::XOR64ri8' data-ref="llvm::X86::XOR64ri8" data-ref-filename="llvm..X86..XOR64ri8">XOR64ri8</a>:</td></tr>
<tr><th id="370">370</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64ri32" title='llvm::X86::XOR64ri32' data-ref="llvm::X86::XOR64ri32" data-ref-filename="llvm..X86..XOR64ri32">XOR64ri32</a>:</td></tr>
<tr><th id="371">371</th><td>  <i>// Arithmetic with just 32-bit and 64-bit variants and no immediates.</i></td></tr>
<tr><th id="372">372</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADCX32rr" title='llvm::X86::ADCX32rr' data-ref="llvm::X86::ADCX32rr" data-ref-filename="llvm..X86..ADCX32rr">ADCX32rr</a>:</td></tr>
<tr><th id="373">373</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADCX64rr" title='llvm::X86::ADCX64rr' data-ref="llvm::X86::ADCX64rr" data-ref-filename="llvm..X86..ADCX64rr">ADCX64rr</a>:</td></tr>
<tr><th id="374">374</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADOX32rr" title='llvm::X86::ADOX32rr' data-ref="llvm::X86::ADOX32rr" data-ref-filename="llvm..X86..ADOX32rr">ADOX32rr</a>:</td></tr>
<tr><th id="375">375</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADOX64rr" title='llvm::X86::ADOX64rr' data-ref="llvm::X86::ADOX64rr" data-ref-filename="llvm..X86..ADOX64rr">ADOX64rr</a>:</td></tr>
<tr><th id="376">376</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDN32rr" title='llvm::X86::ANDN32rr' data-ref="llvm::X86::ANDN32rr" data-ref-filename="llvm..X86..ANDN32rr">ANDN32rr</a>:</td></tr>
<tr><th id="377">377</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDN64rr" title='llvm::X86::ANDN64rr' data-ref="llvm::X86::ANDN64rr" data-ref-filename="llvm..X86..ANDN64rr">ANDN64rr</a>:</td></tr>
<tr><th id="378">378</th><td>  <i>// Unary arithmetic operations.</i></td></tr>
<tr><th id="379">379</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC8r" title='llvm::X86::DEC8r' data-ref="llvm::X86::DEC8r" data-ref-filename="llvm..X86..DEC8r">DEC8r</a>:</td></tr>
<tr><th id="380">380</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC16r" title='llvm::X86::DEC16r' data-ref="llvm::X86::DEC16r" data-ref-filename="llvm..X86..DEC16r">DEC16r</a>:</td></tr>
<tr><th id="381">381</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC32r" title='llvm::X86::DEC32r' data-ref="llvm::X86::DEC32r" data-ref-filename="llvm..X86..DEC32r">DEC32r</a>:</td></tr>
<tr><th id="382">382</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC64r" title='llvm::X86::DEC64r' data-ref="llvm::X86::DEC64r" data-ref-filename="llvm..X86..DEC64r">DEC64r</a>:</td></tr>
<tr><th id="383">383</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC8r" title='llvm::X86::INC8r' data-ref="llvm::X86::INC8r" data-ref-filename="llvm..X86..INC8r">INC8r</a>:</td></tr>
<tr><th id="384">384</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC16r" title='llvm::X86::INC16r' data-ref="llvm::X86::INC16r" data-ref-filename="llvm..X86..INC16r">INC16r</a>:</td></tr>
<tr><th id="385">385</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC32r" title='llvm::X86::INC32r' data-ref="llvm::X86::INC32r" data-ref-filename="llvm..X86..INC32r">INC32r</a>:</td></tr>
<tr><th id="386">386</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC64r" title='llvm::X86::INC64r' data-ref="llvm::X86::INC64r" data-ref-filename="llvm..X86..INC64r">INC64r</a>:</td></tr>
<tr><th id="387">387</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG8r" title='llvm::X86::NEG8r' data-ref="llvm::X86::NEG8r" data-ref-filename="llvm..X86..NEG8r">NEG8r</a>:</td></tr>
<tr><th id="388">388</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG16r" title='llvm::X86::NEG16r' data-ref="llvm::X86::NEG16r" data-ref-filename="llvm..X86..NEG16r">NEG16r</a>:</td></tr>
<tr><th id="389">389</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG32r" title='llvm::X86::NEG32r' data-ref="llvm::X86::NEG32r" data-ref-filename="llvm..X86..NEG32r">NEG32r</a>:</td></tr>
<tr><th id="390">390</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG64r" title='llvm::X86::NEG64r' data-ref="llvm::X86::NEG64r" data-ref-filename="llvm..X86..NEG64r">NEG64r</a>:</td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td>  <i>// Unlike other arithmetic, NOT doesn't set EFLAGS.</i></td></tr>
<tr><th id="393">393</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOT8r" title='llvm::X86::NOT8r' data-ref="llvm::X86::NOT8r" data-ref-filename="llvm..X86..NOT8r">NOT8r</a>:</td></tr>
<tr><th id="394">394</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOT16r" title='llvm::X86::NOT16r' data-ref="llvm::X86::NOT16r" data-ref-filename="llvm..X86..NOT16r">NOT16r</a>:</td></tr>
<tr><th id="395">395</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOT32r" title='llvm::X86::NOT32r' data-ref="llvm::X86::NOT32r" data-ref-filename="llvm..X86..NOT32r">NOT32r</a>:</td></tr>
<tr><th id="396">396</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOT64r" title='llvm::X86::NOT64r' data-ref="llvm::X86::NOT64r" data-ref-filename="llvm..X86..NOT64r">NOT64r</a>:</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <i>// Various move instructions used to zero or sign extend things. Note that we</i></td></tr>
<tr><th id="399">399</th><td><i>  // intentionally don't support the _NOREX variants as we can't handle that</i></td></tr>
<tr><th id="400">400</th><td><i>  // register constraint anyways.</i></td></tr>
<tr><th id="401">401</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX16rr8" title='llvm::X86::MOVSX16rr8' data-ref="llvm::X86::MOVSX16rr8" data-ref-filename="llvm..X86..MOVSX16rr8">MOVSX16rr8</a>:</td></tr>
<tr><th id="402">402</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rr8" title='llvm::X86::MOVSX32rr8' data-ref="llvm::X86::MOVSX32rr8" data-ref-filename="llvm..X86..MOVSX32rr8">MOVSX32rr8</a>:</td></tr>
<tr><th id="403">403</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rr16" title='llvm::X86::MOVSX32rr16' data-ref="llvm::X86::MOVSX32rr16" data-ref-filename="llvm..X86..MOVSX32rr16">MOVSX32rr16</a>:</td></tr>
<tr><th id="404">404</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr8" title='llvm::X86::MOVSX64rr8' data-ref="llvm::X86::MOVSX64rr8" data-ref-filename="llvm..X86..MOVSX64rr8">MOVSX64rr8</a>:</td></tr>
<tr><th id="405">405</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr16" title='llvm::X86::MOVSX64rr16' data-ref="llvm::X86::MOVSX64rr16" data-ref-filename="llvm..X86..MOVSX64rr16">MOVSX64rr16</a>:</td></tr>
<tr><th id="406">406</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr32" title='llvm::X86::MOVSX64rr32' data-ref="llvm::X86::MOVSX64rr32" data-ref-filename="llvm..X86..MOVSX64rr32">MOVSX64rr32</a>:</td></tr>
<tr><th id="407">407</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX16rr8" title='llvm::X86::MOVZX16rr8' data-ref="llvm::X86::MOVZX16rr8" data-ref-filename="llvm..X86..MOVZX16rr8">MOVZX16rr8</a>:</td></tr>
<tr><th id="408">408</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rr8" title='llvm::X86::MOVZX32rr8' data-ref="llvm::X86::MOVZX32rr8" data-ref-filename="llvm..X86..MOVZX32rr8">MOVZX32rr8</a>:</td></tr>
<tr><th id="409">409</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rr16" title='llvm::X86::MOVZX32rr16' data-ref="llvm::X86::MOVZX32rr16" data-ref-filename="llvm..X86..MOVZX32rr16">MOVZX32rr16</a>:</td></tr>
<tr><th id="410">410</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX64rr8" title='llvm::X86::MOVZX64rr8' data-ref="llvm::X86::MOVZX64rr8" data-ref-filename="llvm..X86..MOVZX64rr8">MOVZX64rr8</a>:</td></tr>
<tr><th id="411">411</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX64rr16" title='llvm::X86::MOVZX64rr16' data-ref="llvm::X86::MOVZX64rr16" data-ref-filename="llvm..X86..MOVZX64rr16">MOVZX64rr16</a>:</td></tr>
<tr><th id="412">412</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rr" title='llvm::X86::MOV32rr' data-ref="llvm::X86::MOV32rr" data-ref-filename="llvm..X86..MOV32rr">MOV32rr</a>:</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <i>// Arithmetic instructions that are both constant time and don't set flags.</i></td></tr>
<tr><th id="415">415</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RORX32ri" title='llvm::X86::RORX32ri' data-ref="llvm::X86::RORX32ri" data-ref-filename="llvm..X86..RORX32ri">RORX32ri</a>:</td></tr>
<tr><th id="416">416</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RORX64ri" title='llvm::X86::RORX64ri' data-ref="llvm::X86::RORX64ri" data-ref-filename="llvm..X86..RORX64ri">RORX64ri</a>:</td></tr>
<tr><th id="417">417</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SARX32rr" title='llvm::X86::SARX32rr' data-ref="llvm::X86::SARX32rr" data-ref-filename="llvm..X86..SARX32rr">SARX32rr</a>:</td></tr>
<tr><th id="418">418</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SARX64rr" title='llvm::X86::SARX64rr' data-ref="llvm::X86::SARX64rr" data-ref-filename="llvm..X86..SARX64rr">SARX64rr</a>:</td></tr>
<tr><th id="419">419</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLX32rr" title='llvm::X86::SHLX32rr' data-ref="llvm::X86::SHLX32rr" data-ref-filename="llvm..X86..SHLX32rr">SHLX32rr</a>:</td></tr>
<tr><th id="420">420</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLX64rr" title='llvm::X86::SHLX64rr' data-ref="llvm::X86::SHLX64rr" data-ref-filename="llvm..X86..SHLX64rr">SHLX64rr</a>:</td></tr>
<tr><th id="421">421</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRX32rr" title='llvm::X86::SHRX32rr' data-ref="llvm::X86::SHRX32rr" data-ref-filename="llvm..X86..SHRX32rr">SHRX32rr</a>:</td></tr>
<tr><th id="422">422</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRX64rr" title='llvm::X86::SHRX64rr' data-ref="llvm::X86::SHRX64rr" data-ref-filename="llvm..X86..SHRX64rr">SHRX64rr</a>:</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <i>// LEA doesn't actually access memory, and its arithmetic is constant time.</i></td></tr>
<tr><th id="425">425</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA16r" title='llvm::X86::LEA16r' data-ref="llvm::X86::LEA16r" data-ref-filename="llvm..X86..LEA16r">LEA16r</a>:</td></tr>
<tr><th id="426">426</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>:</td></tr>
<tr><th id="427">427</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a>:</td></tr>
<tr><th id="428">428</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a>:</td></tr>
<tr><th id="429">429</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="430">430</th><td>  }</td></tr>
<tr><th id="431">431</th><td>}</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm12X86InstrInfo19isDataInvariantLoadERNS_12MachineInstrE" title='llvm::X86InstrInfo::isDataInvariantLoad' data-ref="_ZN4llvm12X86InstrInfo19isDataInvariantLoadERNS_12MachineInstrE" data-ref-filename="_ZN4llvm12X86InstrInfo19isDataInvariantLoadERNS_12MachineInstrE">isDataInvariantLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="7MI" data-ref-filename="7MI">MI</dfn>) {</td></tr>
<tr><th id="434">434</th><td>  <b>switch</b> (<a class="local col7 ref" href="#7MI" title='MI' data-ref="7MI" data-ref-filename="7MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="435">435</th><td>  <b>default</b>:</td></tr>
<tr><th id="436">436</th><td>    <i>// By default, assume that the load will immediately leak.</i></td></tr>
<tr><th id="437">437</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <i>// On x86 it is believed that imul is constant time w.r.t. the loaded data.</i></td></tr>
<tr><th id="440">440</th><td><i>  // However, they set flags and are perhaps the most surprisingly constant</i></td></tr>
<tr><th id="441">441</th><td><i>  // time operations so we call them out here separately.</i></td></tr>
<tr><th id="442">442</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL16rm" title='llvm::X86::IMUL16rm' data-ref="llvm::X86::IMUL16rm" data-ref-filename="llvm..X86..IMUL16rm">IMUL16rm</a>:</td></tr>
<tr><th id="443">443</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL16rmi8" title='llvm::X86::IMUL16rmi8' data-ref="llvm::X86::IMUL16rmi8" data-ref-filename="llvm..X86..IMUL16rmi8">IMUL16rmi8</a>:</td></tr>
<tr><th id="444">444</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL16rmi" title='llvm::X86::IMUL16rmi' data-ref="llvm::X86::IMUL16rmi" data-ref-filename="llvm..X86..IMUL16rmi">IMUL16rmi</a>:</td></tr>
<tr><th id="445">445</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL32rm" title='llvm::X86::IMUL32rm' data-ref="llvm::X86::IMUL32rm" data-ref-filename="llvm..X86..IMUL32rm">IMUL32rm</a>:</td></tr>
<tr><th id="446">446</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL32rmi8" title='llvm::X86::IMUL32rmi8' data-ref="llvm::X86::IMUL32rmi8" data-ref-filename="llvm..X86..IMUL32rmi8">IMUL32rmi8</a>:</td></tr>
<tr><th id="447">447</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL32rmi" title='llvm::X86::IMUL32rmi' data-ref="llvm::X86::IMUL32rmi" data-ref-filename="llvm..X86..IMUL32rmi">IMUL32rmi</a>:</td></tr>
<tr><th id="448">448</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL64rm" title='llvm::X86::IMUL64rm' data-ref="llvm::X86::IMUL64rm" data-ref-filename="llvm..X86..IMUL64rm">IMUL64rm</a>:</td></tr>
<tr><th id="449">449</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL64rmi32" title='llvm::X86::IMUL64rmi32' data-ref="llvm::X86::IMUL64rmi32" data-ref-filename="llvm..X86..IMUL64rmi32">IMUL64rmi32</a>:</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL64rmi8" title='llvm::X86::IMUL64rmi8' data-ref="llvm::X86::IMUL64rmi8" data-ref-filename="llvm..X86..IMUL64rmi8">IMUL64rmi8</a>:</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <i>// Bit scanning and counting instructions that are somewhat surprisingly</i></td></tr>
<tr><th id="453">453</th><td><i>  // constant time as they scan across bits and do other fairly complex</i></td></tr>
<tr><th id="454">454</th><td><i>  // operations like popcnt, but are believed to be constant time on x86.</i></td></tr>
<tr><th id="455">455</th><td><i>  // However, these set flags.</i></td></tr>
<tr><th id="456">456</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSF16rm" title='llvm::X86::BSF16rm' data-ref="llvm::X86::BSF16rm" data-ref-filename="llvm..X86..BSF16rm">BSF16rm</a>:</td></tr>
<tr><th id="457">457</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSF32rm" title='llvm::X86::BSF32rm' data-ref="llvm::X86::BSF32rm" data-ref-filename="llvm..X86..BSF32rm">BSF32rm</a>:</td></tr>
<tr><th id="458">458</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSF64rm" title='llvm::X86::BSF64rm' data-ref="llvm::X86::BSF64rm" data-ref-filename="llvm..X86..BSF64rm">BSF64rm</a>:</td></tr>
<tr><th id="459">459</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSR16rm" title='llvm::X86::BSR16rm' data-ref="llvm::X86::BSR16rm" data-ref-filename="llvm..X86..BSR16rm">BSR16rm</a>:</td></tr>
<tr><th id="460">460</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSR32rm" title='llvm::X86::BSR32rm' data-ref="llvm::X86::BSR32rm" data-ref-filename="llvm..X86..BSR32rm">BSR32rm</a>:</td></tr>
<tr><th id="461">461</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSR64rm" title='llvm::X86::BSR64rm' data-ref="llvm::X86::BSR64rm" data-ref-filename="llvm..X86..BSR64rm">BSR64rm</a>:</td></tr>
<tr><th id="462">462</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT16rm" title='llvm::X86::LZCNT16rm' data-ref="llvm::X86::LZCNT16rm" data-ref-filename="llvm..X86..LZCNT16rm">LZCNT16rm</a>:</td></tr>
<tr><th id="463">463</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT32rm" title='llvm::X86::LZCNT32rm' data-ref="llvm::X86::LZCNT32rm" data-ref-filename="llvm..X86..LZCNT32rm">LZCNT32rm</a>:</td></tr>
<tr><th id="464">464</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT64rm" title='llvm::X86::LZCNT64rm' data-ref="llvm::X86::LZCNT64rm" data-ref-filename="llvm..X86..LZCNT64rm">LZCNT64rm</a>:</td></tr>
<tr><th id="465">465</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT16rm" title='llvm::X86::POPCNT16rm' data-ref="llvm::X86::POPCNT16rm" data-ref-filename="llvm..X86..POPCNT16rm">POPCNT16rm</a>:</td></tr>
<tr><th id="466">466</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT32rm" title='llvm::X86::POPCNT32rm' data-ref="llvm::X86::POPCNT32rm" data-ref-filename="llvm..X86..POPCNT32rm">POPCNT32rm</a>:</td></tr>
<tr><th id="467">467</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT64rm" title='llvm::X86::POPCNT64rm' data-ref="llvm::X86::POPCNT64rm" data-ref-filename="llvm..X86..POPCNT64rm">POPCNT64rm</a>:</td></tr>
<tr><th id="468">468</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT16rm" title='llvm::X86::TZCNT16rm' data-ref="llvm::X86::TZCNT16rm" data-ref-filename="llvm..X86..TZCNT16rm">TZCNT16rm</a>:</td></tr>
<tr><th id="469">469</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT32rm" title='llvm::X86::TZCNT32rm' data-ref="llvm::X86::TZCNT32rm" data-ref-filename="llvm..X86..TZCNT32rm">TZCNT32rm</a>:</td></tr>
<tr><th id="470">470</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT64rm" title='llvm::X86::TZCNT64rm' data-ref="llvm::X86::TZCNT64rm" data-ref-filename="llvm..X86..TZCNT64rm">TZCNT64rm</a>:</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>  <i>// Bit manipulation instructions are effectively combinations of basic</i></td></tr>
<tr><th id="473">473</th><td><i>  // arithmetic ops, and should still execute in constant time. These also</i></td></tr>
<tr><th id="474">474</th><td><i>  // set flags.</i></td></tr>
<tr><th id="475">475</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCFILL32rm" title='llvm::X86::BLCFILL32rm' data-ref="llvm::X86::BLCFILL32rm" data-ref-filename="llvm..X86..BLCFILL32rm">BLCFILL32rm</a>:</td></tr>
<tr><th id="476">476</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCFILL64rm" title='llvm::X86::BLCFILL64rm' data-ref="llvm::X86::BLCFILL64rm" data-ref-filename="llvm..X86..BLCFILL64rm">BLCFILL64rm</a>:</td></tr>
<tr><th id="477">477</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCI32rm" title='llvm::X86::BLCI32rm' data-ref="llvm::X86::BLCI32rm" data-ref-filename="llvm..X86..BLCI32rm">BLCI32rm</a>:</td></tr>
<tr><th id="478">478</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCI64rm" title='llvm::X86::BLCI64rm' data-ref="llvm::X86::BLCI64rm" data-ref-filename="llvm..X86..BLCI64rm">BLCI64rm</a>:</td></tr>
<tr><th id="479">479</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCIC32rm" title='llvm::X86::BLCIC32rm' data-ref="llvm::X86::BLCIC32rm" data-ref-filename="llvm..X86..BLCIC32rm">BLCIC32rm</a>:</td></tr>
<tr><th id="480">480</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCIC64rm" title='llvm::X86::BLCIC64rm' data-ref="llvm::X86::BLCIC64rm" data-ref-filename="llvm..X86..BLCIC64rm">BLCIC64rm</a>:</td></tr>
<tr><th id="481">481</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCMSK32rm" title='llvm::X86::BLCMSK32rm' data-ref="llvm::X86::BLCMSK32rm" data-ref-filename="llvm..X86..BLCMSK32rm">BLCMSK32rm</a>:</td></tr>
<tr><th id="482">482</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCMSK64rm" title='llvm::X86::BLCMSK64rm' data-ref="llvm::X86::BLCMSK64rm" data-ref-filename="llvm..X86..BLCMSK64rm">BLCMSK64rm</a>:</td></tr>
<tr><th id="483">483</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCS32rm" title='llvm::X86::BLCS32rm' data-ref="llvm::X86::BLCS32rm" data-ref-filename="llvm..X86..BLCS32rm">BLCS32rm</a>:</td></tr>
<tr><th id="484">484</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCS64rm" title='llvm::X86::BLCS64rm' data-ref="llvm::X86::BLCS64rm" data-ref-filename="llvm..X86..BLCS64rm">BLCS64rm</a>:</td></tr>
<tr><th id="485">485</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSFILL32rm" title='llvm::X86::BLSFILL32rm' data-ref="llvm::X86::BLSFILL32rm" data-ref-filename="llvm..X86..BLSFILL32rm">BLSFILL32rm</a>:</td></tr>
<tr><th id="486">486</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSFILL64rm" title='llvm::X86::BLSFILL64rm' data-ref="llvm::X86::BLSFILL64rm" data-ref-filename="llvm..X86..BLSFILL64rm">BLSFILL64rm</a>:</td></tr>
<tr><th id="487">487</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSI32rm" title='llvm::X86::BLSI32rm' data-ref="llvm::X86::BLSI32rm" data-ref-filename="llvm..X86..BLSI32rm">BLSI32rm</a>:</td></tr>
<tr><th id="488">488</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSI64rm" title='llvm::X86::BLSI64rm' data-ref="llvm::X86::BLSI64rm" data-ref-filename="llvm..X86..BLSI64rm">BLSI64rm</a>:</td></tr>
<tr><th id="489">489</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSIC32rm" title='llvm::X86::BLSIC32rm' data-ref="llvm::X86::BLSIC32rm" data-ref-filename="llvm..X86..BLSIC32rm">BLSIC32rm</a>:</td></tr>
<tr><th id="490">490</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSIC64rm" title='llvm::X86::BLSIC64rm' data-ref="llvm::X86::BLSIC64rm" data-ref-filename="llvm..X86..BLSIC64rm">BLSIC64rm</a>:</td></tr>
<tr><th id="491">491</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSMSK32rm" title='llvm::X86::BLSMSK32rm' data-ref="llvm::X86::BLSMSK32rm" data-ref-filename="llvm..X86..BLSMSK32rm">BLSMSK32rm</a>:</td></tr>
<tr><th id="492">492</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSMSK64rm" title='llvm::X86::BLSMSK64rm' data-ref="llvm::X86::BLSMSK64rm" data-ref-filename="llvm..X86..BLSMSK64rm">BLSMSK64rm</a>:</td></tr>
<tr><th id="493">493</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSR32rm" title='llvm::X86::BLSR32rm' data-ref="llvm::X86::BLSR32rm" data-ref-filename="llvm..X86..BLSR32rm">BLSR32rm</a>:</td></tr>
<tr><th id="494">494</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSR64rm" title='llvm::X86::BLSR64rm' data-ref="llvm::X86::BLSR64rm" data-ref-filename="llvm..X86..BLSR64rm">BLSR64rm</a>:</td></tr>
<tr><th id="495">495</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZMSK32rm" title='llvm::X86::TZMSK32rm' data-ref="llvm::X86::TZMSK32rm" data-ref-filename="llvm..X86..TZMSK32rm">TZMSK32rm</a>:</td></tr>
<tr><th id="496">496</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZMSK64rm" title='llvm::X86::TZMSK64rm' data-ref="llvm::X86::TZMSK64rm" data-ref-filename="llvm..X86..TZMSK64rm">TZMSK64rm</a>:</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <i>// Bit extracting and clearing instructions should execute in constant time,</i></td></tr>
<tr><th id="499">499</th><td><i>  // and set flags.</i></td></tr>
<tr><th id="500">500</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTR32rm" title='llvm::X86::BEXTR32rm' data-ref="llvm::X86::BEXTR32rm" data-ref-filename="llvm..X86..BEXTR32rm">BEXTR32rm</a>:</td></tr>
<tr><th id="501">501</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTR64rm" title='llvm::X86::BEXTR64rm' data-ref="llvm::X86::BEXTR64rm" data-ref-filename="llvm..X86..BEXTR64rm">BEXTR64rm</a>:</td></tr>
<tr><th id="502">502</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTRI32mi" title='llvm::X86::BEXTRI32mi' data-ref="llvm::X86::BEXTRI32mi" data-ref-filename="llvm..X86..BEXTRI32mi">BEXTRI32mi</a>:</td></tr>
<tr><th id="503">503</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTRI64mi" title='llvm::X86::BEXTRI64mi' data-ref="llvm::X86::BEXTRI64mi" data-ref-filename="llvm..X86..BEXTRI64mi">BEXTRI64mi</a>:</td></tr>
<tr><th id="504">504</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BZHI32rm" title='llvm::X86::BZHI32rm' data-ref="llvm::X86::BZHI32rm" data-ref-filename="llvm..X86..BZHI32rm">BZHI32rm</a>:</td></tr>
<tr><th id="505">505</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BZHI64rm" title='llvm::X86::BZHI64rm' data-ref="llvm::X86::BZHI64rm" data-ref-filename="llvm..X86..BZHI64rm">BZHI64rm</a>:</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <i>// Basic arithmetic is constant time on the input but does set flags.</i></td></tr>
<tr><th id="508">508</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC8rm" title='llvm::X86::ADC8rm' data-ref="llvm::X86::ADC8rm" data-ref-filename="llvm..X86..ADC8rm">ADC8rm</a>:</td></tr>
<tr><th id="509">509</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC16rm" title='llvm::X86::ADC16rm' data-ref="llvm::X86::ADC16rm" data-ref-filename="llvm..X86..ADC16rm">ADC16rm</a>:</td></tr>
<tr><th id="510">510</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC32rm" title='llvm::X86::ADC32rm' data-ref="llvm::X86::ADC32rm" data-ref-filename="llvm..X86..ADC32rm">ADC32rm</a>:</td></tr>
<tr><th id="511">511</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC64rm" title='llvm::X86::ADC64rm' data-ref="llvm::X86::ADC64rm" data-ref-filename="llvm..X86..ADC64rm">ADC64rm</a>:</td></tr>
<tr><th id="512">512</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADCX32rm" title='llvm::X86::ADCX32rm' data-ref="llvm::X86::ADCX32rm" data-ref-filename="llvm..X86..ADCX32rm">ADCX32rm</a>:</td></tr>
<tr><th id="513">513</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADCX64rm" title='llvm::X86::ADCX64rm' data-ref="llvm::X86::ADCX64rm" data-ref-filename="llvm..X86..ADCX64rm">ADCX64rm</a>:</td></tr>
<tr><th id="514">514</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rm" title='llvm::X86::ADD8rm' data-ref="llvm::X86::ADD8rm" data-ref-filename="llvm..X86..ADD8rm">ADD8rm</a>:</td></tr>
<tr><th id="515">515</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rm" title='llvm::X86::ADD16rm' data-ref="llvm::X86::ADD16rm" data-ref-filename="llvm..X86..ADD16rm">ADD16rm</a>:</td></tr>
<tr><th id="516">516</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32rm" title='llvm::X86::ADD32rm' data-ref="llvm::X86::ADD32rm" data-ref-filename="llvm..X86..ADD32rm">ADD32rm</a>:</td></tr>
<tr><th id="517">517</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rm" title='llvm::X86::ADD64rm' data-ref="llvm::X86::ADD64rm" data-ref-filename="llvm..X86..ADD64rm">ADD64rm</a>:</td></tr>
<tr><th id="518">518</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADOX32rm" title='llvm::X86::ADOX32rm' data-ref="llvm::X86::ADOX32rm" data-ref-filename="llvm..X86..ADOX32rm">ADOX32rm</a>:</td></tr>
<tr><th id="519">519</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADOX64rm" title='llvm::X86::ADOX64rm' data-ref="llvm::X86::ADOX64rm" data-ref-filename="llvm..X86..ADOX64rm">ADOX64rm</a>:</td></tr>
<tr><th id="520">520</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8rm" title='llvm::X86::AND8rm' data-ref="llvm::X86::AND8rm" data-ref-filename="llvm..X86..AND8rm">AND8rm</a>:</td></tr>
<tr><th id="521">521</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16rm" title='llvm::X86::AND16rm' data-ref="llvm::X86::AND16rm" data-ref-filename="llvm..X86..AND16rm">AND16rm</a>:</td></tr>
<tr><th id="522">522</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32rm" title='llvm::X86::AND32rm' data-ref="llvm::X86::AND32rm" data-ref-filename="llvm..X86..AND32rm">AND32rm</a>:</td></tr>
<tr><th id="523">523</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64rm" title='llvm::X86::AND64rm' data-ref="llvm::X86::AND64rm" data-ref-filename="llvm..X86..AND64rm">AND64rm</a>:</td></tr>
<tr><th id="524">524</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDN32rm" title='llvm::X86::ANDN32rm' data-ref="llvm::X86::ANDN32rm" data-ref-filename="llvm..X86..ANDN32rm">ANDN32rm</a>:</td></tr>
<tr><th id="525">525</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDN64rm" title='llvm::X86::ANDN64rm' data-ref="llvm::X86::ANDN64rm" data-ref-filename="llvm..X86..ANDN64rm">ANDN64rm</a>:</td></tr>
<tr><th id="526">526</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8rm" title='llvm::X86::OR8rm' data-ref="llvm::X86::OR8rm" data-ref-filename="llvm..X86..OR8rm">OR8rm</a>:</td></tr>
<tr><th id="527">527</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16rm" title='llvm::X86::OR16rm' data-ref="llvm::X86::OR16rm" data-ref-filename="llvm..X86..OR16rm">OR16rm</a>:</td></tr>
<tr><th id="528">528</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32rm" title='llvm::X86::OR32rm' data-ref="llvm::X86::OR32rm" data-ref-filename="llvm..X86..OR32rm">OR32rm</a>:</td></tr>
<tr><th id="529">529</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64rm" title='llvm::X86::OR64rm' data-ref="llvm::X86::OR64rm" data-ref-filename="llvm..X86..OR64rm">OR64rm</a>:</td></tr>
<tr><th id="530">530</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB8rm" title='llvm::X86::SBB8rm' data-ref="llvm::X86::SBB8rm" data-ref-filename="llvm..X86..SBB8rm">SBB8rm</a>:</td></tr>
<tr><th id="531">531</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB16rm" title='llvm::X86::SBB16rm' data-ref="llvm::X86::SBB16rm" data-ref-filename="llvm..X86..SBB16rm">SBB16rm</a>:</td></tr>
<tr><th id="532">532</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32rm" title='llvm::X86::SBB32rm' data-ref="llvm::X86::SBB32rm" data-ref-filename="llvm..X86..SBB32rm">SBB32rm</a>:</td></tr>
<tr><th id="533">533</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64rm" title='llvm::X86::SBB64rm' data-ref="llvm::X86::SBB64rm" data-ref-filename="llvm..X86..SBB64rm">SBB64rm</a>:</td></tr>
<tr><th id="534">534</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rm" title='llvm::X86::SUB8rm' data-ref="llvm::X86::SUB8rm" data-ref-filename="llvm..X86..SUB8rm">SUB8rm</a>:</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rm" title='llvm::X86::SUB16rm' data-ref="llvm::X86::SUB16rm" data-ref-filename="llvm..X86..SUB16rm">SUB16rm</a>:</td></tr>
<tr><th id="536">536</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rm" title='llvm::X86::SUB32rm' data-ref="llvm::X86::SUB32rm" data-ref-filename="llvm..X86..SUB32rm">SUB32rm</a>:</td></tr>
<tr><th id="537">537</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rm" title='llvm::X86::SUB64rm' data-ref="llvm::X86::SUB64rm" data-ref-filename="llvm..X86..SUB64rm">SUB64rm</a>:</td></tr>
<tr><th id="538">538</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR8rm" title='llvm::X86::XOR8rm' data-ref="llvm::X86::XOR8rm" data-ref-filename="llvm..X86..XOR8rm">XOR8rm</a>:</td></tr>
<tr><th id="539">539</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16rm" title='llvm::X86::XOR16rm' data-ref="llvm::X86::XOR16rm" data-ref-filename="llvm..X86..XOR16rm">XOR16rm</a>:</td></tr>
<tr><th id="540">540</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32rm" title='llvm::X86::XOR32rm' data-ref="llvm::X86::XOR32rm" data-ref-filename="llvm..X86..XOR32rm">XOR32rm</a>:</td></tr>
<tr><th id="541">541</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64rm" title='llvm::X86::XOR64rm' data-ref="llvm::X86::XOR64rm" data-ref-filename="llvm..X86..XOR64rm">XOR64rm</a>:</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <i>// Integer multiply w/o affecting flags is still believed to be constant</i></td></tr>
<tr><th id="544">544</th><td><i>  // time on x86. Called out separately as this is among the most surprising</i></td></tr>
<tr><th id="545">545</th><td><i>  // instructions to exhibit that behavior.</i></td></tr>
<tr><th id="546">546</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX32rm" title='llvm::X86::MULX32rm' data-ref="llvm::X86::MULX32rm" data-ref-filename="llvm..X86..MULX32rm">MULX32rm</a>:</td></tr>
<tr><th id="547">547</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULX64rm" title='llvm::X86::MULX64rm' data-ref="llvm::X86::MULX64rm" data-ref-filename="llvm..X86..MULX64rm">MULX64rm</a>:</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <i>// Arithmetic instructions that are both constant time and don't set flags.</i></td></tr>
<tr><th id="550">550</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RORX32mi" title='llvm::X86::RORX32mi' data-ref="llvm::X86::RORX32mi" data-ref-filename="llvm..X86..RORX32mi">RORX32mi</a>:</td></tr>
<tr><th id="551">551</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RORX64mi" title='llvm::X86::RORX64mi' data-ref="llvm::X86::RORX64mi" data-ref-filename="llvm..X86..RORX64mi">RORX64mi</a>:</td></tr>
<tr><th id="552">552</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SARX32rm" title='llvm::X86::SARX32rm' data-ref="llvm::X86::SARX32rm" data-ref-filename="llvm..X86..SARX32rm">SARX32rm</a>:</td></tr>
<tr><th id="553">553</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SARX64rm" title='llvm::X86::SARX64rm' data-ref="llvm::X86::SARX64rm" data-ref-filename="llvm..X86..SARX64rm">SARX64rm</a>:</td></tr>
<tr><th id="554">554</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLX32rm" title='llvm::X86::SHLX32rm' data-ref="llvm::X86::SHLX32rm" data-ref-filename="llvm..X86..SHLX32rm">SHLX32rm</a>:</td></tr>
<tr><th id="555">555</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLX64rm" title='llvm::X86::SHLX64rm' data-ref="llvm::X86::SHLX64rm" data-ref-filename="llvm..X86..SHLX64rm">SHLX64rm</a>:</td></tr>
<tr><th id="556">556</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRX32rm" title='llvm::X86::SHRX32rm' data-ref="llvm::X86::SHRX32rm" data-ref-filename="llvm..X86..SHRX32rm">SHRX32rm</a>:</td></tr>
<tr><th id="557">557</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRX64rm" title='llvm::X86::SHRX64rm' data-ref="llvm::X86::SHRX64rm" data-ref-filename="llvm..X86..SHRX64rm">SHRX64rm</a>:</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <i>// Conversions are believed to be constant time and don't set flags.</i></td></tr>
<tr><th id="560">560</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTTSD2SI64rm" title='llvm::X86::CVTTSD2SI64rm' data-ref="llvm::X86::CVTTSD2SI64rm" data-ref-filename="llvm..X86..CVTTSD2SI64rm">CVTTSD2SI64rm</a>:</td></tr>
<tr><th id="561">561</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2SI64rm" title='llvm::X86::VCVTTSD2SI64rm' data-ref="llvm::X86::VCVTTSD2SI64rm" data-ref-filename="llvm..X86..VCVTTSD2SI64rm">VCVTTSD2SI64rm</a>:</td></tr>
<tr><th id="562">562</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2SI64Zrm" title='llvm::X86::VCVTTSD2SI64Zrm' data-ref="llvm::X86::VCVTTSD2SI64Zrm" data-ref-filename="llvm..X86..VCVTTSD2SI64Zrm">VCVTTSD2SI64Zrm</a>:</td></tr>
<tr><th id="563">563</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTTSD2SIrm" title='llvm::X86::CVTTSD2SIrm' data-ref="llvm::X86::CVTTSD2SIrm" data-ref-filename="llvm..X86..CVTTSD2SIrm">CVTTSD2SIrm</a>:</td></tr>
<tr><th id="564">564</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2SIrm" title='llvm::X86::VCVTTSD2SIrm' data-ref="llvm::X86::VCVTTSD2SIrm" data-ref-filename="llvm..X86..VCVTTSD2SIrm">VCVTTSD2SIrm</a>:</td></tr>
<tr><th id="565">565</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2SIZrm" title='llvm::X86::VCVTTSD2SIZrm' data-ref="llvm::X86::VCVTTSD2SIZrm" data-ref-filename="llvm..X86..VCVTTSD2SIZrm">VCVTTSD2SIZrm</a>:</td></tr>
<tr><th id="566">566</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTTSS2SI64rm" title='llvm::X86::CVTTSS2SI64rm' data-ref="llvm::X86::CVTTSS2SI64rm" data-ref-filename="llvm..X86..CVTTSS2SI64rm">CVTTSS2SI64rm</a>:</td></tr>
<tr><th id="567">567</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2SI64rm" title='llvm::X86::VCVTTSS2SI64rm' data-ref="llvm::X86::VCVTTSS2SI64rm" data-ref-filename="llvm..X86..VCVTTSS2SI64rm">VCVTTSS2SI64rm</a>:</td></tr>
<tr><th id="568">568</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2SI64Zrm" title='llvm::X86::VCVTTSS2SI64Zrm' data-ref="llvm::X86::VCVTTSS2SI64Zrm" data-ref-filename="llvm..X86..VCVTTSS2SI64Zrm">VCVTTSS2SI64Zrm</a>:</td></tr>
<tr><th id="569">569</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTTSS2SIrm" title='llvm::X86::CVTTSS2SIrm' data-ref="llvm::X86::CVTTSS2SIrm" data-ref-filename="llvm..X86..CVTTSS2SIrm">CVTTSS2SIrm</a>:</td></tr>
<tr><th id="570">570</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2SIrm" title='llvm::X86::VCVTTSS2SIrm' data-ref="llvm::X86::VCVTTSS2SIrm" data-ref-filename="llvm..X86..VCVTTSS2SIrm">VCVTTSS2SIrm</a>:</td></tr>
<tr><th id="571">571</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2SIZrm" title='llvm::X86::VCVTTSS2SIZrm' data-ref="llvm::X86::VCVTTSS2SIZrm" data-ref-filename="llvm..X86..VCVTTSS2SIZrm">VCVTTSS2SIZrm</a>:</td></tr>
<tr><th id="572">572</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI2SDrm" title='llvm::X86::CVTSI2SDrm' data-ref="llvm::X86::CVTSI2SDrm" data-ref-filename="llvm..X86..CVTSI2SDrm">CVTSI2SDrm</a>:</td></tr>
<tr><th id="573">573</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SDrm" title='llvm::X86::VCVTSI2SDrm' data-ref="llvm::X86::VCVTSI2SDrm" data-ref-filename="llvm..X86..VCVTSI2SDrm">VCVTSI2SDrm</a>:</td></tr>
<tr><th id="574">574</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SDZrm" title='llvm::X86::VCVTSI2SDZrm' data-ref="llvm::X86::VCVTSI2SDZrm" data-ref-filename="llvm..X86..VCVTSI2SDZrm">VCVTSI2SDZrm</a>:</td></tr>
<tr><th id="575">575</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI2SSrm" title='llvm::X86::CVTSI2SSrm' data-ref="llvm::X86::CVTSI2SSrm" data-ref-filename="llvm..X86..CVTSI2SSrm">CVTSI2SSrm</a>:</td></tr>
<tr><th id="576">576</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SSrm" title='llvm::X86::VCVTSI2SSrm' data-ref="llvm::X86::VCVTSI2SSrm" data-ref-filename="llvm..X86..VCVTSI2SSrm">VCVTSI2SSrm</a>:</td></tr>
<tr><th id="577">577</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SSZrm" title='llvm::X86::VCVTSI2SSZrm' data-ref="llvm::X86::VCVTSI2SSZrm" data-ref-filename="llvm..X86..VCVTSI2SSZrm">VCVTSI2SSZrm</a>:</td></tr>
<tr><th id="578">578</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI642SDrm" title='llvm::X86::CVTSI642SDrm' data-ref="llvm::X86::CVTSI642SDrm" data-ref-filename="llvm..X86..CVTSI642SDrm">CVTSI642SDrm</a>:</td></tr>
<tr><th id="579">579</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SDrm" title='llvm::X86::VCVTSI642SDrm' data-ref="llvm::X86::VCVTSI642SDrm" data-ref-filename="llvm..X86..VCVTSI642SDrm">VCVTSI642SDrm</a>:</td></tr>
<tr><th id="580">580</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SDZrm" title='llvm::X86::VCVTSI642SDZrm' data-ref="llvm::X86::VCVTSI642SDZrm" data-ref-filename="llvm..X86..VCVTSI642SDZrm">VCVTSI642SDZrm</a>:</td></tr>
<tr><th id="581">581</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI642SSrm" title='llvm::X86::CVTSI642SSrm' data-ref="llvm::X86::CVTSI642SSrm" data-ref-filename="llvm..X86..CVTSI642SSrm">CVTSI642SSrm</a>:</td></tr>
<tr><th id="582">582</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SSrm" title='llvm::X86::VCVTSI642SSrm' data-ref="llvm::X86::VCVTSI642SSrm" data-ref-filename="llvm..X86..VCVTSI642SSrm">VCVTSI642SSrm</a>:</td></tr>
<tr><th id="583">583</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SSZrm" title='llvm::X86::VCVTSI642SSZrm' data-ref="llvm::X86::VCVTSI642SSZrm" data-ref-filename="llvm..X86..VCVTSI642SSZrm">VCVTSI642SSZrm</a>:</td></tr>
<tr><th id="584">584</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSS2SDrm" title='llvm::X86::CVTSS2SDrm' data-ref="llvm::X86::CVTSS2SDrm" data-ref-filename="llvm..X86..CVTSS2SDrm">CVTSS2SDrm</a>:</td></tr>
<tr><th id="585">585</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDrm" title='llvm::X86::VCVTSS2SDrm' data-ref="llvm::X86::VCVTSS2SDrm" data-ref-filename="llvm..X86..VCVTSS2SDrm">VCVTSS2SDrm</a>:</td></tr>
<tr><th id="586">586</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDZrm" title='llvm::X86::VCVTSS2SDZrm' data-ref="llvm::X86::VCVTSS2SDZrm" data-ref-filename="llvm..X86..VCVTSS2SDZrm">VCVTSS2SDZrm</a>:</td></tr>
<tr><th id="587">587</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSD2SSrm" title='llvm::X86::CVTSD2SSrm' data-ref="llvm::X86::CVTSD2SSrm" data-ref-filename="llvm..X86..CVTSD2SSrm">CVTSD2SSrm</a>:</td></tr>
<tr><th id="588">588</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSrm" title='llvm::X86::VCVTSD2SSrm' data-ref="llvm::X86::VCVTSD2SSrm" data-ref-filename="llvm..X86..VCVTSD2SSrm">VCVTSD2SSrm</a>:</td></tr>
<tr><th id="589">589</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSZrm" title='llvm::X86::VCVTSD2SSZrm' data-ref="llvm::X86::VCVTSD2SSZrm" data-ref-filename="llvm..X86..VCVTSD2SSZrm">VCVTSD2SSZrm</a>:</td></tr>
<tr><th id="590">590</th><td>  <i>// AVX512 added unsigned integer conversions.</i></td></tr>
<tr><th id="591">591</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2USI64Zrm" title='llvm::X86::VCVTTSD2USI64Zrm' data-ref="llvm::X86::VCVTTSD2USI64Zrm" data-ref-filename="llvm..X86..VCVTTSD2USI64Zrm">VCVTTSD2USI64Zrm</a>:</td></tr>
<tr><th id="592">592</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2USIZrm" title='llvm::X86::VCVTTSD2USIZrm' data-ref="llvm::X86::VCVTTSD2USIZrm" data-ref-filename="llvm..X86..VCVTTSD2USIZrm">VCVTTSD2USIZrm</a>:</td></tr>
<tr><th id="593">593</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2USI64Zrm" title='llvm::X86::VCVTTSS2USI64Zrm' data-ref="llvm::X86::VCVTTSS2USI64Zrm" data-ref-filename="llvm..X86..VCVTTSS2USI64Zrm">VCVTTSS2USI64Zrm</a>:</td></tr>
<tr><th id="594">594</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2USIZrm" title='llvm::X86::VCVTTSS2USIZrm' data-ref="llvm::X86::VCVTTSS2USIZrm" data-ref-filename="llvm..X86..VCVTTSS2USIZrm">VCVTTSS2USIZrm</a>:</td></tr>
<tr><th id="595">595</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI2SDZrm" title='llvm::X86::VCVTUSI2SDZrm' data-ref="llvm::X86::VCVTUSI2SDZrm" data-ref-filename="llvm..X86..VCVTUSI2SDZrm">VCVTUSI2SDZrm</a>:</td></tr>
<tr><th id="596">596</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SDZrm" title='llvm::X86::VCVTUSI642SDZrm' data-ref="llvm::X86::VCVTUSI642SDZrm" data-ref-filename="llvm..X86..VCVTUSI642SDZrm">VCVTUSI642SDZrm</a>:</td></tr>
<tr><th id="597">597</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI2SSZrm" title='llvm::X86::VCVTUSI2SSZrm' data-ref="llvm::X86::VCVTUSI2SSZrm" data-ref-filename="llvm..X86..VCVTUSI2SSZrm">VCVTUSI2SSZrm</a>:</td></tr>
<tr><th id="598">598</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SSZrm" title='llvm::X86::VCVTUSI642SSZrm' data-ref="llvm::X86::VCVTUSI642SSZrm" data-ref-filename="llvm..X86..VCVTUSI642SSZrm">VCVTUSI642SSZrm</a>:</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>  <i>// Loads to register don't set flags.</i></td></tr>
<tr><th id="601">601</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm" title='llvm::X86::MOV8rm' data-ref="llvm::X86::MOV8rm" data-ref-filename="llvm..X86..MOV8rm">MOV8rm</a>:</td></tr>
<tr><th id="602">602</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm_NOREX" title='llvm::X86::MOV8rm_NOREX' data-ref="llvm::X86::MOV8rm_NOREX" data-ref-filename="llvm..X86..MOV8rm_NOREX">MOV8rm_NOREX</a>:</td></tr>
<tr><th id="603">603</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rm" title='llvm::X86::MOV16rm' data-ref="llvm::X86::MOV16rm" data-ref-filename="llvm..X86..MOV16rm">MOV16rm</a>:</td></tr>
<tr><th id="604">604</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rm" title='llvm::X86::MOV32rm' data-ref="llvm::X86::MOV32rm" data-ref-filename="llvm..X86..MOV32rm">MOV32rm</a>:</td></tr>
<tr><th id="605">605</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rm" title='llvm::X86::MOV64rm' data-ref="llvm::X86::MOV64rm" data-ref-filename="llvm..X86..MOV64rm">MOV64rm</a>:</td></tr>
<tr><th id="606">606</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX16rm8" title='llvm::X86::MOVSX16rm8' data-ref="llvm::X86::MOVSX16rm8" data-ref-filename="llvm..X86..MOVSX16rm8">MOVSX16rm8</a>:</td></tr>
<tr><th id="607">607</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rm16" title='llvm::X86::MOVSX32rm16' data-ref="llvm::X86::MOVSX32rm16" data-ref-filename="llvm..X86..MOVSX32rm16">MOVSX32rm16</a>:</td></tr>
<tr><th id="608">608</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rm8" title='llvm::X86::MOVSX32rm8' data-ref="llvm::X86::MOVSX32rm8" data-ref-filename="llvm..X86..MOVSX32rm8">MOVSX32rm8</a>:</td></tr>
<tr><th id="609">609</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX32rm8_NOREX" title='llvm::X86::MOVSX32rm8_NOREX' data-ref="llvm::X86::MOVSX32rm8_NOREX" data-ref-filename="llvm..X86..MOVSX32rm8_NOREX">MOVSX32rm8_NOREX</a>:</td></tr>
<tr><th id="610">610</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rm16" title='llvm::X86::MOVSX64rm16' data-ref="llvm::X86::MOVSX64rm16" data-ref-filename="llvm..X86..MOVSX64rm16">MOVSX64rm16</a>:</td></tr>
<tr><th id="611">611</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rm32" title='llvm::X86::MOVSX64rm32' data-ref="llvm::X86::MOVSX64rm32" data-ref-filename="llvm..X86..MOVSX64rm32">MOVSX64rm32</a>:</td></tr>
<tr><th id="612">612</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rm8" title='llvm::X86::MOVSX64rm8' data-ref="llvm::X86::MOVSX64rm8" data-ref-filename="llvm..X86..MOVSX64rm8">MOVSX64rm8</a>:</td></tr>
<tr><th id="613">613</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX16rm8" title='llvm::X86::MOVZX16rm8' data-ref="llvm::X86::MOVZX16rm8" data-ref-filename="llvm..X86..MOVZX16rm8">MOVZX16rm8</a>:</td></tr>
<tr><th id="614">614</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rm16" title='llvm::X86::MOVZX32rm16' data-ref="llvm::X86::MOVZX32rm16" data-ref-filename="llvm..X86..MOVZX32rm16">MOVZX32rm16</a>:</td></tr>
<tr><th id="615">615</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rm8" title='llvm::X86::MOVZX32rm8' data-ref="llvm::X86::MOVZX32rm8" data-ref-filename="llvm..X86..MOVZX32rm8">MOVZX32rm8</a>:</td></tr>
<tr><th id="616">616</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX32rm8_NOREX" title='llvm::X86::MOVZX32rm8_NOREX' data-ref="llvm::X86::MOVZX32rm8_NOREX" data-ref-filename="llvm..X86..MOVZX32rm8_NOREX">MOVZX32rm8_NOREX</a>:</td></tr>
<tr><th id="617">617</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX64rm16" title='llvm::X86::MOVZX64rm16' data-ref="llvm::X86::MOVZX64rm16" data-ref-filename="llvm..X86..MOVZX64rm16">MOVZX64rm16</a>:</td></tr>
<tr><th id="618">618</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVZX64rm8" title='llvm::X86::MOVZX64rm8' data-ref="llvm::X86::MOVZX64rm8" data-ref-filename="llvm..X86..MOVZX64rm8">MOVZX64rm8</a>:</td></tr>
<tr><th id="619">619</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="620">620</th><td>  }</td></tr>
<tr><th id="621">621</th><td>}</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td><em>int</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo11getSPAdjustERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getSPAdjust' data-ref="_ZNK4llvm12X86InstrInfo11getSPAdjustERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo11getSPAdjustERKNS_12MachineInstrE">getSPAdjust</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="8MI" data-ref-filename="8MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="624">624</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="9MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="9MF" data-ref-filename="9MF">MF</dfn> = <a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI" data-ref-filename="8MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="625">625</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering" data-ref-filename="llvm..TargetFrameLowering">TargetFrameLowering</a> *<dfn class="local col0 decl" id="10TFI" title='TFI' data-type='const llvm::TargetFrameLowering *' data-ref="10TFI" data-ref-filename="10TFI">TFI</dfn> = <a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF" data-ref-filename="9MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" title='llvm::TargetSubtargetInfo::getFrameLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>  <b>if</b> (<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isFrameInstrERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isFrameInstr' data-ref="_ZNK4llvm15TargetInstrInfo12isFrameInstrERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo12isFrameInstrERKNS_12MachineInstrE">isFrameInstr</a>(<a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI" data-ref-filename="8MI">MI</a>)) {</td></tr>
<tr><th id="628">628</th><td>    <em>int</em> <dfn class="local col1 decl" id="11SPAdj" title='SPAdj' data-type='int' data-ref="11SPAdj" data-ref-filename="11SPAdj">SPAdj</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm7alignToEmNS_5AlignE" title='llvm::alignTo' data-ref="_ZN4llvm7alignToEmNS_5AlignE" data-ref-filename="_ZN4llvm7alignToEmNS_5AlignE">alignTo</a>(<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12getFrameSizeERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::getFrameSize' data-ref="_ZNK4llvm15TargetInstrInfo12getFrameSizeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo12getFrameSizeERKNS_12MachineInstrE">getFrameSize</a>(<a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI" data-ref-filename="8MI">MI</a>), <a class="local col0 ref" href="#10TFI" title='TFI' data-ref="10TFI" data-ref-filename="10TFI">TFI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering13getStackAlignEv" title='llvm::TargetFrameLowering::getStackAlign' data-ref="_ZNK4llvm19TargetFrameLowering13getStackAlignEv" data-ref-filename="_ZNK4llvm19TargetFrameLowering13getStackAlignEv">getStackAlign</a>());</td></tr>
<tr><th id="629">629</th><td>    <a class="local col1 ref" href="#11SPAdj" title='SPAdj' data-ref="11SPAdj" data-ref-filename="11SPAdj">SPAdj</a> -= <a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo18getFrameAdjustmentERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getFrameAdjustment' data-ref="_ZNK4llvm12X86InstrInfo18getFrameAdjustmentERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo18getFrameAdjustmentERKNS_12MachineInstrE">getFrameAdjustment</a>(<a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI" data-ref-filename="8MI">MI</a>);</td></tr>
<tr><th id="630">630</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isFrameSetup' data-ref="_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo12isFrameSetupERKNS_12MachineInstrE">isFrameSetup</a>(<a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI" data-ref-filename="8MI">MI</a>))</td></tr>
<tr><th id="631">631</th><td>      <a class="local col1 ref" href="#11SPAdj" title='SPAdj' data-ref="11SPAdj" data-ref-filename="11SPAdj">SPAdj</a> = -<a class="local col1 ref" href="#11SPAdj" title='SPAdj' data-ref="11SPAdj" data-ref-filename="11SPAdj">SPAdj</a>;</td></tr>
<tr><th id="632">632</th><td>    <b>return</b> <a class="local col1 ref" href="#11SPAdj" title='SPAdj' data-ref="11SPAdj" data-ref-filename="11SPAdj">SPAdj</a>;</td></tr>
<tr><th id="633">633</th><td>  }</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>  <i>// To know whether a call adjusts the stack, we need information</i></td></tr>
<tr><th id="636">636</th><td><i>  // that is bound to the following ADJCALLSTACKUP pseudo.</i></td></tr>
<tr><th id="637">637</th><td><i>  // Look for the next ADJCALLSTACKUP that follows the call.</i></td></tr>
<tr><th id="638">638</th><td>  <b>if</b> (<a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI" data-ref-filename="8MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="639">639</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="12MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="12MBB" data-ref-filename="12MBB">MBB</dfn> = <a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI" data-ref-filename="8MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="640">640</th><td>    <em>auto</em> <dfn class="local col3 decl" id="13I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;' data-ref="13I" data-ref-filename="13I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEC1ERKS3_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI" data-ref-filename="8MI">MI</a>);</td></tr>
<tr><th id="641">641</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="14E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;const llvm::MachineInstr, false&gt;' data-ref="14E" data-ref-filename="14E">E</dfn> = <a class="local col2 ref" href="#12MBB" title='MBB' data-ref="12MBB" data-ref-filename="12MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col3 ref" href="#13I" title='I' data-ref="13I" data-ref-filename="13I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#14E" title='E' data-ref="14E" data-ref-filename="14E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#13I" title='I' data-ref="13I" data-ref-filename="13I">I</a>) {</td></tr>
<tr><th id="642">642</th><td>      <b>if</b> (<a class="local col3 ref" href="#13I" title='I' data-ref="13I" data-ref-filename="13I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" data-ref-filename="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>() ||</td></tr>
<tr><th id="643">643</th><td>          <a class="local col3 ref" href="#13I" title='I' data-ref="13I" data-ref-filename="13I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>())</td></tr>
<tr><th id="644">644</th><td>        <b>break</b>;</td></tr>
<tr><th id="645">645</th><td>    }</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>    <i>// If we could not find a frame destroy opcode, then it has already</i></td></tr>
<tr><th id="648">648</th><td><i>    // been simplified, so we don't care.</i></td></tr>
<tr><th id="649">649</th><td>    <b>if</b> (<a class="local col3 ref" href="#13I" title='I' data-ref="13I" data-ref-filename="13I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" title='llvm::TargetInstrInfo::getCallFrameDestroyOpcode' data-ref="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv" data-ref-filename="_ZNK4llvm15TargetInstrInfo25getCallFrameDestroyOpcodeEv">getCallFrameDestroyOpcode</a>())</td></tr>
<tr><th id="650">650</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td>    <b>return</b> -(<a class="local col3 ref" href="#13I" title='I' data-ref="13I" data-ref-filename="13I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="653">653</th><td>  }</td></tr>
<tr><th id="654">654</th><td></td></tr>
<tr><th id="655">655</th><td>  <i>// Currently handle only PUSHes we can reasonably expect to see</i></td></tr>
<tr><th id="656">656</th><td><i>  // in call sequences</i></td></tr>
<tr><th id="657">657</th><td>  <b>switch</b> (<a class="local col8 ref" href="#8MI" title='MI' data-ref="8MI" data-ref-filename="8MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="658">658</th><td>  <b>default</b>:</td></tr>
<tr><th id="659">659</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="660">660</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH32i8" title='llvm::X86::PUSH32i8' data-ref="llvm::X86::PUSH32i8" data-ref-filename="llvm..X86..PUSH32i8">PUSH32i8</a>:</td></tr>
<tr><th id="661">661</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH32r" title='llvm::X86::PUSH32r' data-ref="llvm::X86::PUSH32r" data-ref-filename="llvm..X86..PUSH32r">PUSH32r</a>:</td></tr>
<tr><th id="662">662</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH32rmm" title='llvm::X86::PUSH32rmm' data-ref="llvm::X86::PUSH32rmm" data-ref-filename="llvm..X86..PUSH32rmm">PUSH32rmm</a>:</td></tr>
<tr><th id="663">663</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH32rmr" title='llvm::X86::PUSH32rmr' data-ref="llvm::X86::PUSH32rmr" data-ref-filename="llvm..X86..PUSH32rmr">PUSH32rmr</a>:</td></tr>
<tr><th id="664">664</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSHi32" title='llvm::X86::PUSHi32' data-ref="llvm::X86::PUSHi32" data-ref-filename="llvm..X86..PUSHi32">PUSHi32</a>:</td></tr>
<tr><th id="665">665</th><td>    <b>return</b> <var>4</var>;</td></tr>
<tr><th id="666">666</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH64i8" title='llvm::X86::PUSH64i8' data-ref="llvm::X86::PUSH64i8" data-ref-filename="llvm..X86..PUSH64i8">PUSH64i8</a>:</td></tr>
<tr><th id="667">667</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH64r" title='llvm::X86::PUSH64r' data-ref="llvm::X86::PUSH64r" data-ref-filename="llvm..X86..PUSH64r">PUSH64r</a>:</td></tr>
<tr><th id="668">668</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH64rmm" title='llvm::X86::PUSH64rmm' data-ref="llvm::X86::PUSH64rmm" data-ref-filename="llvm..X86..PUSH64rmm">PUSH64rmm</a>:</td></tr>
<tr><th id="669">669</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH64rmr" title='llvm::X86::PUSH64rmr' data-ref="llvm::X86::PUSH64rmr" data-ref-filename="llvm..X86..PUSH64rmr">PUSH64rmr</a>:</td></tr>
<tr><th id="670">670</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH64i32" title='llvm::X86::PUSH64i32' data-ref="llvm::X86::PUSH64i32" data-ref-filename="llvm..X86..PUSH64i32">PUSH64i32</a>:</td></tr>
<tr><th id="671">671</th><td>    <b>return</b> <var>8</var>;</td></tr>
<tr><th id="672">672</th><td>  }</td></tr>
<tr><th id="673">673</th><td>}</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><i class="doc">/// Return true and the FrameIndex if the specified</i></td></tr>
<tr><th id="676">676</th><td><i class="doc">/// operand and follow operands form a reference to the stack frame.</i></td></tr>
<tr><th id="677">677</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi" title='llvm::X86InstrInfo::isFrameOperand' data-ref="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi" data-ref-filename="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi">isFrameOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="15MI" data-ref-filename="15MI">MI</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="16Op" title='Op' data-type='unsigned int' data-ref="16Op" data-ref-filename="16Op">Op</dfn>,</td></tr>
<tr><th id="678">678</th><td>                                  <em>int</em> &amp;<dfn class="local col7 decl" id="17FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="17FrameIndex" data-ref-filename="17FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="679">679</th><td>  <b>if</b> (<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#16Op" title='Op' data-ref="16Op" data-ref-filename="16Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp;</td></tr>
<tr><th id="680">680</th><td>      <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#16Op" title='Op' data-ref="16Op" data-ref-filename="16Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt" data-ref-filename="llvm..X86..AddrScaleAmt">AddrScaleAmt</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="681">681</th><td>      <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#16Op" title='Op' data-ref="16Op" data-ref-filename="16Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="682">682</th><td>      <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#16Op" title='Op' data-ref="16Op" data-ref-filename="16Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="683">683</th><td>      <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#16Op" title='Op' data-ref="16Op" data-ref-filename="16Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt" data-ref-filename="llvm..X86..AddrScaleAmt">AddrScaleAmt</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="684">684</th><td>      <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#16Op" title='Op' data-ref="16Op" data-ref-filename="16Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var> &amp;&amp;</td></tr>
<tr><th id="685">685</th><td>      <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#16Op" title='Op' data-ref="16Op" data-ref-filename="16Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="686">686</th><td>    <a class="local col7 ref" href="#17FrameIndex" title='FrameIndex' data-ref="17FrameIndex" data-ref-filename="17FrameIndex">FrameIndex</a> = <a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#16Op" title='Op' data-ref="16Op" data-ref-filename="16Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="687">687</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="688">688</th><td>  }</td></tr>
<tr><th id="689">689</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="690">690</th><td>}</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17isFrameLoadOpcodeiRj" title='isFrameLoadOpcode' data-type='bool isFrameLoadOpcode(int Opcode, unsigned int &amp; MemBytes)' data-ref="_ZL17isFrameLoadOpcodeiRj" data-ref-filename="_ZL17isFrameLoadOpcodeiRj">isFrameLoadOpcode</dfn>(<em>int</em> <dfn class="local col8 decl" id="18Opcode" title='Opcode' data-type='int' data-ref="18Opcode" data-ref-filename="18Opcode">Opcode</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="19MemBytes" title='MemBytes' data-type='unsigned int &amp;' data-ref="19MemBytes" data-ref-filename="19MemBytes">MemBytes</dfn>) {</td></tr>
<tr><th id="693">693</th><td>  <b>switch</b> (<a class="local col8 ref" href="#18Opcode" title='Opcode' data-ref="18Opcode" data-ref-filename="18Opcode">Opcode</a>) {</td></tr>
<tr><th id="694">694</th><td>  <b>default</b>:</td></tr>
<tr><th id="695">695</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="696">696</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm" title='llvm::X86::MOV8rm' data-ref="llvm::X86::MOV8rm" data-ref-filename="llvm..X86..MOV8rm">MOV8rm</a>:</td></tr>
<tr><th id="697">697</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVBkm" title='llvm::X86::KMOVBkm' data-ref="llvm::X86::KMOVBkm" data-ref-filename="llvm..X86..KMOVBkm">KMOVBkm</a>:</td></tr>
<tr><th id="698">698</th><td>    <a class="local col9 ref" href="#19MemBytes" title='MemBytes' data-ref="19MemBytes" data-ref-filename="19MemBytes">MemBytes</a> = <var>1</var>;</td></tr>
<tr><th id="699">699</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="700">700</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rm" title='llvm::X86::MOV16rm' data-ref="llvm::X86::MOV16rm" data-ref-filename="llvm..X86..MOV16rm">MOV16rm</a>:</td></tr>
<tr><th id="701">701</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVWkm" title='llvm::X86::KMOVWkm' data-ref="llvm::X86::KMOVWkm" data-ref-filename="llvm..X86..KMOVWkm">KMOVWkm</a>:</td></tr>
<tr><th id="702">702</th><td>    <a class="local col9 ref" href="#19MemBytes" title='MemBytes' data-ref="19MemBytes" data-ref-filename="19MemBytes">MemBytes</a> = <var>2</var>;</td></tr>
<tr><th id="703">703</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="704">704</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rm" title='llvm::X86::MOV32rm' data-ref="llvm::X86::MOV32rm" data-ref-filename="llvm..X86..MOV32rm">MOV32rm</a>:</td></tr>
<tr><th id="705">705</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm" title='llvm::X86::MOVSSrm' data-ref="llvm::X86::MOVSSrm" data-ref-filename="llvm..X86..MOVSSrm">MOVSSrm</a>:</td></tr>
<tr><th id="706">706</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm_alt" title='llvm::X86::MOVSSrm_alt' data-ref="llvm::X86::MOVSSrm_alt" data-ref-filename="llvm..X86..MOVSSrm_alt">MOVSSrm_alt</a>:</td></tr>
<tr><th id="707">707</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm" title='llvm::X86::VMOVSSrm' data-ref="llvm::X86::VMOVSSrm" data-ref-filename="llvm..X86..VMOVSSrm">VMOVSSrm</a>:</td></tr>
<tr><th id="708">708</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm_alt" title='llvm::X86::VMOVSSrm_alt' data-ref="llvm::X86::VMOVSSrm_alt" data-ref-filename="llvm..X86..VMOVSSrm_alt">VMOVSSrm_alt</a>:</td></tr>
<tr><th id="709">709</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm" title='llvm::X86::VMOVSSZrm' data-ref="llvm::X86::VMOVSSZrm" data-ref-filename="llvm..X86..VMOVSSZrm">VMOVSSZrm</a>:</td></tr>
<tr><th id="710">710</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm_alt" title='llvm::X86::VMOVSSZrm_alt' data-ref="llvm::X86::VMOVSSZrm_alt" data-ref-filename="llvm..X86..VMOVSSZrm_alt">VMOVSSZrm_alt</a>:</td></tr>
<tr><th id="711">711</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVDkm" title='llvm::X86::KMOVDkm' data-ref="llvm::X86::KMOVDkm" data-ref-filename="llvm..X86..KMOVDkm">KMOVDkm</a>:</td></tr>
<tr><th id="712">712</th><td>    <a class="local col9 ref" href="#19MemBytes" title='MemBytes' data-ref="19MemBytes" data-ref-filename="19MemBytes">MemBytes</a> = <var>4</var>;</td></tr>
<tr><th id="713">713</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="714">714</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rm" title='llvm::X86::MOV64rm' data-ref="llvm::X86::MOV64rm" data-ref-filename="llvm..X86..MOV64rm">MOV64rm</a>:</td></tr>
<tr><th id="715">715</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp64m" title='llvm::X86::LD_Fp64m' data-ref="llvm::X86::LD_Fp64m" data-ref-filename="llvm..X86..LD_Fp64m">LD_Fp64m</a>:</td></tr>
<tr><th id="716">716</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm" title='llvm::X86::MOVSDrm' data-ref="llvm::X86::MOVSDrm" data-ref-filename="llvm..X86..MOVSDrm">MOVSDrm</a>:</td></tr>
<tr><th id="717">717</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm_alt" title='llvm::X86::MOVSDrm_alt' data-ref="llvm::X86::MOVSDrm_alt" data-ref-filename="llvm..X86..MOVSDrm_alt">MOVSDrm_alt</a>:</td></tr>
<tr><th id="718">718</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm" title='llvm::X86::VMOVSDrm' data-ref="llvm::X86::VMOVSDrm" data-ref-filename="llvm..X86..VMOVSDrm">VMOVSDrm</a>:</td></tr>
<tr><th id="719">719</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm_alt" title='llvm::X86::VMOVSDrm_alt' data-ref="llvm::X86::VMOVSDrm_alt" data-ref-filename="llvm..X86..VMOVSDrm_alt">VMOVSDrm_alt</a>:</td></tr>
<tr><th id="720">720</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm" title='llvm::X86::VMOVSDZrm' data-ref="llvm::X86::VMOVSDZrm" data-ref-filename="llvm..X86..VMOVSDZrm">VMOVSDZrm</a>:</td></tr>
<tr><th id="721">721</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm_alt" title='llvm::X86::VMOVSDZrm_alt' data-ref="llvm::X86::VMOVSDZrm_alt" data-ref-filename="llvm..X86..VMOVSDZrm_alt">VMOVSDZrm_alt</a>:</td></tr>
<tr><th id="722">722</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVD64rm" title='llvm::X86::MMX_MOVD64rm' data-ref="llvm::X86::MMX_MOVD64rm" data-ref-filename="llvm..X86..MMX_MOVD64rm">MMX_MOVD64rm</a>:</td></tr>
<tr><th id="723">723</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVQ64rm" title='llvm::X86::MMX_MOVQ64rm' data-ref="llvm::X86::MMX_MOVQ64rm" data-ref-filename="llvm..X86..MMX_MOVQ64rm">MMX_MOVQ64rm</a>:</td></tr>
<tr><th id="724">724</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVQkm" title='llvm::X86::KMOVQkm' data-ref="llvm::X86::KMOVQkm" data-ref-filename="llvm..X86..KMOVQkm">KMOVQkm</a>:</td></tr>
<tr><th id="725">725</th><td>    <a class="local col9 ref" href="#19MemBytes" title='MemBytes' data-ref="19MemBytes" data-ref-filename="19MemBytes">MemBytes</a> = <var>8</var>;</td></tr>
<tr><th id="726">726</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="727">727</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPSrm" title='llvm::X86::MOVAPSrm' data-ref="llvm::X86::MOVAPSrm" data-ref-filename="llvm..X86..MOVAPSrm">MOVAPSrm</a>:</td></tr>
<tr><th id="728">728</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPSrm" title='llvm::X86::MOVUPSrm' data-ref="llvm::X86::MOVUPSrm" data-ref-filename="llvm..X86..MOVUPSrm">MOVUPSrm</a>:</td></tr>
<tr><th id="729">729</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPDrm" title='llvm::X86::MOVAPDrm' data-ref="llvm::X86::MOVAPDrm" data-ref-filename="llvm..X86..MOVAPDrm">MOVAPDrm</a>:</td></tr>
<tr><th id="730">730</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPDrm" title='llvm::X86::MOVUPDrm' data-ref="llvm::X86::MOVUPDrm" data-ref-filename="llvm..X86..MOVUPDrm">MOVUPDrm</a>:</td></tr>
<tr><th id="731">731</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQArm" title='llvm::X86::MOVDQArm' data-ref="llvm::X86::MOVDQArm" data-ref-filename="llvm..X86..MOVDQArm">MOVDQArm</a>:</td></tr>
<tr><th id="732">732</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQUrm" title='llvm::X86::MOVDQUrm' data-ref="llvm::X86::MOVDQUrm" data-ref-filename="llvm..X86..MOVDQUrm">MOVDQUrm</a>:</td></tr>
<tr><th id="733">733</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrm" title='llvm::X86::VMOVAPSrm' data-ref="llvm::X86::VMOVAPSrm" data-ref-filename="llvm..X86..VMOVAPSrm">VMOVAPSrm</a>:</td></tr>
<tr><th id="734">734</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSrm" title='llvm::X86::VMOVUPSrm' data-ref="llvm::X86::VMOVUPSrm" data-ref-filename="llvm..X86..VMOVUPSrm">VMOVUPSrm</a>:</td></tr>
<tr><th id="735">735</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDrm" title='llvm::X86::VMOVAPDrm' data-ref="llvm::X86::VMOVAPDrm" data-ref-filename="llvm..X86..VMOVAPDrm">VMOVAPDrm</a>:</td></tr>
<tr><th id="736">736</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDrm" title='llvm::X86::VMOVUPDrm' data-ref="llvm::X86::VMOVUPDrm" data-ref-filename="llvm..X86..VMOVUPDrm">VMOVUPDrm</a>:</td></tr>
<tr><th id="737">737</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQArm" title='llvm::X86::VMOVDQArm' data-ref="llvm::X86::VMOVDQArm" data-ref-filename="llvm..X86..VMOVDQArm">VMOVDQArm</a>:</td></tr>
<tr><th id="738">738</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUrm" title='llvm::X86::VMOVDQUrm' data-ref="llvm::X86::VMOVDQUrm" data-ref-filename="llvm..X86..VMOVDQUrm">VMOVDQUrm</a>:</td></tr>
<tr><th id="739">739</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm" title='llvm::X86::VMOVAPSZ128rm' data-ref="llvm::X86::VMOVAPSZ128rm" data-ref-filename="llvm..X86..VMOVAPSZ128rm">VMOVAPSZ128rm</a>:</td></tr>
<tr><th id="740">740</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm" title='llvm::X86::VMOVUPSZ128rm' data-ref="llvm::X86::VMOVUPSZ128rm" data-ref-filename="llvm..X86..VMOVUPSZ128rm">VMOVUPSZ128rm</a>:</td></tr>
<tr><th id="741">741</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm_NOVLX" title='llvm::X86::VMOVAPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ128rm_NOVLX">VMOVAPSZ128rm_NOVLX</a>:</td></tr>
<tr><th id="742">742</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm_NOVLX" title='llvm::X86::VMOVUPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ128rm_NOVLX">VMOVUPSZ128rm_NOVLX</a>:</td></tr>
<tr><th id="743">743</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128rm" title='llvm::X86::VMOVAPDZ128rm' data-ref="llvm::X86::VMOVAPDZ128rm" data-ref-filename="llvm..X86..VMOVAPDZ128rm">VMOVAPDZ128rm</a>:</td></tr>
<tr><th id="744">744</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ128rm" title='llvm::X86::VMOVUPDZ128rm' data-ref="llvm::X86::VMOVUPDZ128rm" data-ref-filename="llvm..X86..VMOVUPDZ128rm">VMOVUPDZ128rm</a>:</td></tr>
<tr><th id="745">745</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z128rm" title='llvm::X86::VMOVDQU8Z128rm' data-ref="llvm::X86::VMOVDQU8Z128rm" data-ref-filename="llvm..X86..VMOVDQU8Z128rm">VMOVDQU8Z128rm</a>:</td></tr>
<tr><th id="746">746</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z128rm" title='llvm::X86::VMOVDQU16Z128rm' data-ref="llvm::X86::VMOVDQU16Z128rm" data-ref-filename="llvm..X86..VMOVDQU16Z128rm">VMOVDQU16Z128rm</a>:</td></tr>
<tr><th id="747">747</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128rm" title='llvm::X86::VMOVDQA32Z128rm' data-ref="llvm::X86::VMOVDQA32Z128rm" data-ref-filename="llvm..X86..VMOVDQA32Z128rm">VMOVDQA32Z128rm</a>:</td></tr>
<tr><th id="748">748</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z128rm" title='llvm::X86::VMOVDQU32Z128rm' data-ref="llvm::X86::VMOVDQU32Z128rm" data-ref-filename="llvm..X86..VMOVDQU32Z128rm">VMOVDQU32Z128rm</a>:</td></tr>
<tr><th id="749">749</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128rm" title='llvm::X86::VMOVDQA64Z128rm' data-ref="llvm::X86::VMOVDQA64Z128rm" data-ref-filename="llvm..X86..VMOVDQA64Z128rm">VMOVDQA64Z128rm</a>:</td></tr>
<tr><th id="750">750</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z128rm" title='llvm::X86::VMOVDQU64Z128rm' data-ref="llvm::X86::VMOVDQU64Z128rm" data-ref-filename="llvm..X86..VMOVDQU64Z128rm">VMOVDQU64Z128rm</a>:</td></tr>
<tr><th id="751">751</th><td>    <a class="local col9 ref" href="#19MemBytes" title='MemBytes' data-ref="19MemBytes" data-ref-filename="19MemBytes">MemBytes</a> = <var>16</var>;</td></tr>
<tr><th id="752">752</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="753">753</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrm" title='llvm::X86::VMOVAPSYrm' data-ref="llvm::X86::VMOVAPSYrm" data-ref-filename="llvm..X86..VMOVAPSYrm">VMOVAPSYrm</a>:</td></tr>
<tr><th id="754">754</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYrm" title='llvm::X86::VMOVUPSYrm' data-ref="llvm::X86::VMOVUPSYrm" data-ref-filename="llvm..X86..VMOVUPSYrm">VMOVUPSYrm</a>:</td></tr>
<tr><th id="755">755</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDYrm" title='llvm::X86::VMOVAPDYrm' data-ref="llvm::X86::VMOVAPDYrm" data-ref-filename="llvm..X86..VMOVAPDYrm">VMOVAPDYrm</a>:</td></tr>
<tr><th id="756">756</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDYrm" title='llvm::X86::VMOVUPDYrm' data-ref="llvm::X86::VMOVUPDYrm" data-ref-filename="llvm..X86..VMOVUPDYrm">VMOVUPDYrm</a>:</td></tr>
<tr><th id="757">757</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAYrm" title='llvm::X86::VMOVDQAYrm' data-ref="llvm::X86::VMOVDQAYrm" data-ref-filename="llvm..X86..VMOVDQAYrm">VMOVDQAYrm</a>:</td></tr>
<tr><th id="758">758</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUYrm" title='llvm::X86::VMOVDQUYrm' data-ref="llvm::X86::VMOVDQUYrm" data-ref-filename="llvm..X86..VMOVDQUYrm">VMOVDQUYrm</a>:</td></tr>
<tr><th id="759">759</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm" title='llvm::X86::VMOVAPSZ256rm' data-ref="llvm::X86::VMOVAPSZ256rm" data-ref-filename="llvm..X86..VMOVAPSZ256rm">VMOVAPSZ256rm</a>:</td></tr>
<tr><th id="760">760</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm" title='llvm::X86::VMOVUPSZ256rm' data-ref="llvm::X86::VMOVUPSZ256rm" data-ref-filename="llvm..X86..VMOVUPSZ256rm">VMOVUPSZ256rm</a>:</td></tr>
<tr><th id="761">761</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm_NOVLX" title='llvm::X86::VMOVAPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ256rm_NOVLX">VMOVAPSZ256rm_NOVLX</a>:</td></tr>
<tr><th id="762">762</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm_NOVLX" title='llvm::X86::VMOVUPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ256rm_NOVLX">VMOVUPSZ256rm_NOVLX</a>:</td></tr>
<tr><th id="763">763</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256rm" title='llvm::X86::VMOVAPDZ256rm' data-ref="llvm::X86::VMOVAPDZ256rm" data-ref-filename="llvm..X86..VMOVAPDZ256rm">VMOVAPDZ256rm</a>:</td></tr>
<tr><th id="764">764</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ256rm" title='llvm::X86::VMOVUPDZ256rm' data-ref="llvm::X86::VMOVUPDZ256rm" data-ref-filename="llvm..X86..VMOVUPDZ256rm">VMOVUPDZ256rm</a>:</td></tr>
<tr><th id="765">765</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z256rm" title='llvm::X86::VMOVDQU8Z256rm' data-ref="llvm::X86::VMOVDQU8Z256rm" data-ref-filename="llvm..X86..VMOVDQU8Z256rm">VMOVDQU8Z256rm</a>:</td></tr>
<tr><th id="766">766</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z256rm" title='llvm::X86::VMOVDQU16Z256rm' data-ref="llvm::X86::VMOVDQU16Z256rm" data-ref-filename="llvm..X86..VMOVDQU16Z256rm">VMOVDQU16Z256rm</a>:</td></tr>
<tr><th id="767">767</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256rm" title='llvm::X86::VMOVDQA32Z256rm' data-ref="llvm::X86::VMOVDQA32Z256rm" data-ref-filename="llvm..X86..VMOVDQA32Z256rm">VMOVDQA32Z256rm</a>:</td></tr>
<tr><th id="768">768</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z256rm" title='llvm::X86::VMOVDQU32Z256rm' data-ref="llvm::X86::VMOVDQU32Z256rm" data-ref-filename="llvm..X86..VMOVDQU32Z256rm">VMOVDQU32Z256rm</a>:</td></tr>
<tr><th id="769">769</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256rm" title='llvm::X86::VMOVDQA64Z256rm' data-ref="llvm::X86::VMOVDQA64Z256rm" data-ref-filename="llvm..X86..VMOVDQA64Z256rm">VMOVDQA64Z256rm</a>:</td></tr>
<tr><th id="770">770</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z256rm" title='llvm::X86::VMOVDQU64Z256rm' data-ref="llvm::X86::VMOVDQU64Z256rm" data-ref-filename="llvm..X86..VMOVDQU64Z256rm">VMOVDQU64Z256rm</a>:</td></tr>
<tr><th id="771">771</th><td>    <a class="local col9 ref" href="#19MemBytes" title='MemBytes' data-ref="19MemBytes" data-ref-filename="19MemBytes">MemBytes</a> = <var>32</var>;</td></tr>
<tr><th id="772">772</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="773">773</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrm" title='llvm::X86::VMOVAPSZrm' data-ref="llvm::X86::VMOVAPSZrm" data-ref-filename="llvm..X86..VMOVAPSZrm">VMOVAPSZrm</a>:</td></tr>
<tr><th id="774">774</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZrm" title='llvm::X86::VMOVUPSZrm' data-ref="llvm::X86::VMOVUPSZrm" data-ref-filename="llvm..X86..VMOVUPSZrm">VMOVUPSZrm</a>:</td></tr>
<tr><th id="775">775</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZrm" title='llvm::X86::VMOVAPDZrm' data-ref="llvm::X86::VMOVAPDZrm" data-ref-filename="llvm..X86..VMOVAPDZrm">VMOVAPDZrm</a>:</td></tr>
<tr><th id="776">776</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZrm" title='llvm::X86::VMOVUPDZrm' data-ref="llvm::X86::VMOVUPDZrm" data-ref-filename="llvm..X86..VMOVUPDZrm">VMOVUPDZrm</a>:</td></tr>
<tr><th id="777">777</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Zrm" title='llvm::X86::VMOVDQU8Zrm' data-ref="llvm::X86::VMOVDQU8Zrm" data-ref-filename="llvm..X86..VMOVDQU8Zrm">VMOVDQU8Zrm</a>:</td></tr>
<tr><th id="778">778</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Zrm" title='llvm::X86::VMOVDQU16Zrm' data-ref="llvm::X86::VMOVDQU16Zrm" data-ref-filename="llvm..X86..VMOVDQU16Zrm">VMOVDQU16Zrm</a>:</td></tr>
<tr><th id="779">779</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zrm" title='llvm::X86::VMOVDQA32Zrm' data-ref="llvm::X86::VMOVDQA32Zrm" data-ref-filename="llvm..X86..VMOVDQA32Zrm">VMOVDQA32Zrm</a>:</td></tr>
<tr><th id="780">780</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Zrm" title='llvm::X86::VMOVDQU32Zrm' data-ref="llvm::X86::VMOVDQU32Zrm" data-ref-filename="llvm..X86..VMOVDQU32Zrm">VMOVDQU32Zrm</a>:</td></tr>
<tr><th id="781">781</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zrm" title='llvm::X86::VMOVDQA64Zrm' data-ref="llvm::X86::VMOVDQA64Zrm" data-ref-filename="llvm..X86..VMOVDQA64Zrm">VMOVDQA64Zrm</a>:</td></tr>
<tr><th id="782">782</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Zrm" title='llvm::X86::VMOVDQU64Zrm' data-ref="llvm::X86::VMOVDQU64Zrm" data-ref-filename="llvm..X86..VMOVDQU64Zrm">VMOVDQU64Zrm</a>:</td></tr>
<tr><th id="783">783</th><td>    <a class="local col9 ref" href="#19MemBytes" title='MemBytes' data-ref="19MemBytes" data-ref-filename="19MemBytes">MemBytes</a> = <var>64</var>;</td></tr>
<tr><th id="784">784</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="785">785</th><td>  }</td></tr>
<tr><th id="786">786</th><td>}</td></tr>
<tr><th id="787">787</th><td></td></tr>
<tr><th id="788">788</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL18isFrameStoreOpcodeiRj" title='isFrameStoreOpcode' data-type='bool isFrameStoreOpcode(int Opcode, unsigned int &amp; MemBytes)' data-ref="_ZL18isFrameStoreOpcodeiRj" data-ref-filename="_ZL18isFrameStoreOpcodeiRj">isFrameStoreOpcode</dfn>(<em>int</em> <dfn class="local col0 decl" id="20Opcode" title='Opcode' data-type='int' data-ref="20Opcode" data-ref-filename="20Opcode">Opcode</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="21MemBytes" title='MemBytes' data-type='unsigned int &amp;' data-ref="21MemBytes" data-ref-filename="21MemBytes">MemBytes</dfn>) {</td></tr>
<tr><th id="789">789</th><td>  <b>switch</b> (<a class="local col0 ref" href="#20Opcode" title='Opcode' data-ref="20Opcode" data-ref-filename="20Opcode">Opcode</a>) {</td></tr>
<tr><th id="790">790</th><td>  <b>default</b>:</td></tr>
<tr><th id="791">791</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="792">792</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8mr" title='llvm::X86::MOV8mr' data-ref="llvm::X86::MOV8mr" data-ref-filename="llvm..X86..MOV8mr">MOV8mr</a>:</td></tr>
<tr><th id="793">793</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVBmk" title='llvm::X86::KMOVBmk' data-ref="llvm::X86::KMOVBmk" data-ref-filename="llvm..X86..KMOVBmk">KMOVBmk</a>:</td></tr>
<tr><th id="794">794</th><td>    <a class="local col1 ref" href="#21MemBytes" title='MemBytes' data-ref="21MemBytes" data-ref-filename="21MemBytes">MemBytes</a> = <var>1</var>;</td></tr>
<tr><th id="795">795</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="796">796</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16mr" title='llvm::X86::MOV16mr' data-ref="llvm::X86::MOV16mr" data-ref-filename="llvm..X86..MOV16mr">MOV16mr</a>:</td></tr>
<tr><th id="797">797</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVWmk" title='llvm::X86::KMOVWmk' data-ref="llvm::X86::KMOVWmk" data-ref-filename="llvm..X86..KMOVWmk">KMOVWmk</a>:</td></tr>
<tr><th id="798">798</th><td>    <a class="local col1 ref" href="#21MemBytes" title='MemBytes' data-ref="21MemBytes" data-ref-filename="21MemBytes">MemBytes</a> = <var>2</var>;</td></tr>
<tr><th id="799">799</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="800">800</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32mr" title='llvm::X86::MOV32mr' data-ref="llvm::X86::MOV32mr" data-ref-filename="llvm..X86..MOV32mr">MOV32mr</a>:</td></tr>
<tr><th id="801">801</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSmr" title='llvm::X86::MOVSSmr' data-ref="llvm::X86::MOVSSmr" data-ref-filename="llvm..X86..MOVSSmr">MOVSSmr</a>:</td></tr>
<tr><th id="802">802</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSmr" title='llvm::X86::VMOVSSmr' data-ref="llvm::X86::VMOVSSmr" data-ref-filename="llvm..X86..VMOVSSmr">VMOVSSmr</a>:</td></tr>
<tr><th id="803">803</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZmr" title='llvm::X86::VMOVSSZmr' data-ref="llvm::X86::VMOVSSZmr" data-ref-filename="llvm..X86..VMOVSSZmr">VMOVSSZmr</a>:</td></tr>
<tr><th id="804">804</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVDmk" title='llvm::X86::KMOVDmk' data-ref="llvm::X86::KMOVDmk" data-ref-filename="llvm..X86..KMOVDmk">KMOVDmk</a>:</td></tr>
<tr><th id="805">805</th><td>    <a class="local col1 ref" href="#21MemBytes" title='MemBytes' data-ref="21MemBytes" data-ref-filename="21MemBytes">MemBytes</a> = <var>4</var>;</td></tr>
<tr><th id="806">806</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="807">807</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64mr" title='llvm::X86::MOV64mr' data-ref="llvm::X86::MOV64mr" data-ref-filename="llvm..X86..MOV64mr">MOV64mr</a>:</td></tr>
<tr><th id="808">808</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ST_FpP64m" title='llvm::X86::ST_FpP64m' data-ref="llvm::X86::ST_FpP64m" data-ref-filename="llvm..X86..ST_FpP64m">ST_FpP64m</a>:</td></tr>
<tr><th id="809">809</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDmr" title='llvm::X86::MOVSDmr' data-ref="llvm::X86::MOVSDmr" data-ref-filename="llvm..X86..MOVSDmr">MOVSDmr</a>:</td></tr>
<tr><th id="810">810</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDmr" title='llvm::X86::VMOVSDmr' data-ref="llvm::X86::VMOVSDmr" data-ref-filename="llvm..X86..VMOVSDmr">VMOVSDmr</a>:</td></tr>
<tr><th id="811">811</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZmr" title='llvm::X86::VMOVSDZmr' data-ref="llvm::X86::VMOVSDZmr" data-ref-filename="llvm..X86..VMOVSDZmr">VMOVSDZmr</a>:</td></tr>
<tr><th id="812">812</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVD64mr" title='llvm::X86::MMX_MOVD64mr' data-ref="llvm::X86::MMX_MOVD64mr" data-ref-filename="llvm..X86..MMX_MOVD64mr">MMX_MOVD64mr</a>:</td></tr>
<tr><th id="813">813</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVQ64mr" title='llvm::X86::MMX_MOVQ64mr' data-ref="llvm::X86::MMX_MOVQ64mr" data-ref-filename="llvm..X86..MMX_MOVQ64mr">MMX_MOVQ64mr</a>:</td></tr>
<tr><th id="814">814</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVNTQmr" title='llvm::X86::MMX_MOVNTQmr' data-ref="llvm::X86::MMX_MOVNTQmr" data-ref-filename="llvm..X86..MMX_MOVNTQmr">MMX_MOVNTQmr</a>:</td></tr>
<tr><th id="815">815</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVQmk" title='llvm::X86::KMOVQmk' data-ref="llvm::X86::KMOVQmk" data-ref-filename="llvm..X86..KMOVQmk">KMOVQmk</a>:</td></tr>
<tr><th id="816">816</th><td>    <a class="local col1 ref" href="#21MemBytes" title='MemBytes' data-ref="21MemBytes" data-ref-filename="21MemBytes">MemBytes</a> = <var>8</var>;</td></tr>
<tr><th id="817">817</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="818">818</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPSmr" title='llvm::X86::MOVAPSmr' data-ref="llvm::X86::MOVAPSmr" data-ref-filename="llvm..X86..MOVAPSmr">MOVAPSmr</a>:</td></tr>
<tr><th id="819">819</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPSmr" title='llvm::X86::MOVUPSmr' data-ref="llvm::X86::MOVUPSmr" data-ref-filename="llvm..X86..MOVUPSmr">MOVUPSmr</a>:</td></tr>
<tr><th id="820">820</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPDmr" title='llvm::X86::MOVAPDmr' data-ref="llvm::X86::MOVAPDmr" data-ref-filename="llvm..X86..MOVAPDmr">MOVAPDmr</a>:</td></tr>
<tr><th id="821">821</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPDmr" title='llvm::X86::MOVUPDmr' data-ref="llvm::X86::MOVUPDmr" data-ref-filename="llvm..X86..MOVUPDmr">MOVUPDmr</a>:</td></tr>
<tr><th id="822">822</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQAmr" title='llvm::X86::MOVDQAmr' data-ref="llvm::X86::MOVDQAmr" data-ref-filename="llvm..X86..MOVDQAmr">MOVDQAmr</a>:</td></tr>
<tr><th id="823">823</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQUmr" title='llvm::X86::MOVDQUmr' data-ref="llvm::X86::MOVDQUmr" data-ref-filename="llvm..X86..MOVDQUmr">MOVDQUmr</a>:</td></tr>
<tr><th id="824">824</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSmr" title='llvm::X86::VMOVAPSmr' data-ref="llvm::X86::VMOVAPSmr" data-ref-filename="llvm..X86..VMOVAPSmr">VMOVAPSmr</a>:</td></tr>
<tr><th id="825">825</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSmr" title='llvm::X86::VMOVUPSmr' data-ref="llvm::X86::VMOVUPSmr" data-ref-filename="llvm..X86..VMOVUPSmr">VMOVUPSmr</a>:</td></tr>
<tr><th id="826">826</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDmr" title='llvm::X86::VMOVAPDmr' data-ref="llvm::X86::VMOVAPDmr" data-ref-filename="llvm..X86..VMOVAPDmr">VMOVAPDmr</a>:</td></tr>
<tr><th id="827">827</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDmr" title='llvm::X86::VMOVUPDmr' data-ref="llvm::X86::VMOVUPDmr" data-ref-filename="llvm..X86..VMOVUPDmr">VMOVUPDmr</a>:</td></tr>
<tr><th id="828">828</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAmr" title='llvm::X86::VMOVDQAmr' data-ref="llvm::X86::VMOVDQAmr" data-ref-filename="llvm..X86..VMOVDQAmr">VMOVDQAmr</a>:</td></tr>
<tr><th id="829">829</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUmr" title='llvm::X86::VMOVDQUmr' data-ref="llvm::X86::VMOVDQUmr" data-ref-filename="llvm..X86..VMOVDQUmr">VMOVDQUmr</a>:</td></tr>
<tr><th id="830">830</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128mr" title='llvm::X86::VMOVUPSZ128mr' data-ref="llvm::X86::VMOVUPSZ128mr" data-ref-filename="llvm..X86..VMOVUPSZ128mr">VMOVUPSZ128mr</a>:</td></tr>
<tr><th id="831">831</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128mr" title='llvm::X86::VMOVAPSZ128mr' data-ref="llvm::X86::VMOVAPSZ128mr" data-ref-filename="llvm..X86..VMOVAPSZ128mr">VMOVAPSZ128mr</a>:</td></tr>
<tr><th id="832">832</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128mr_NOVLX" title='llvm::X86::VMOVUPSZ128mr_NOVLX' data-ref="llvm::X86::VMOVUPSZ128mr_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ128mr_NOVLX">VMOVUPSZ128mr_NOVLX</a>:</td></tr>
<tr><th id="833">833</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128mr_NOVLX" title='llvm::X86::VMOVAPSZ128mr_NOVLX' data-ref="llvm::X86::VMOVAPSZ128mr_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ128mr_NOVLX">VMOVAPSZ128mr_NOVLX</a>:</td></tr>
<tr><th id="834">834</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ128mr" title='llvm::X86::VMOVUPDZ128mr' data-ref="llvm::X86::VMOVUPDZ128mr" data-ref-filename="llvm..X86..VMOVUPDZ128mr">VMOVUPDZ128mr</a>:</td></tr>
<tr><th id="835">835</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128mr" title='llvm::X86::VMOVAPDZ128mr' data-ref="llvm::X86::VMOVAPDZ128mr" data-ref-filename="llvm..X86..VMOVAPDZ128mr">VMOVAPDZ128mr</a>:</td></tr>
<tr><th id="836">836</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128mr" title='llvm::X86::VMOVDQA32Z128mr' data-ref="llvm::X86::VMOVDQA32Z128mr" data-ref-filename="llvm..X86..VMOVDQA32Z128mr">VMOVDQA32Z128mr</a>:</td></tr>
<tr><th id="837">837</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z128mr" title='llvm::X86::VMOVDQU32Z128mr' data-ref="llvm::X86::VMOVDQU32Z128mr" data-ref-filename="llvm..X86..VMOVDQU32Z128mr">VMOVDQU32Z128mr</a>:</td></tr>
<tr><th id="838">838</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128mr" title='llvm::X86::VMOVDQA64Z128mr' data-ref="llvm::X86::VMOVDQA64Z128mr" data-ref-filename="llvm..X86..VMOVDQA64Z128mr">VMOVDQA64Z128mr</a>:</td></tr>
<tr><th id="839">839</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z128mr" title='llvm::X86::VMOVDQU64Z128mr' data-ref="llvm::X86::VMOVDQU64Z128mr" data-ref-filename="llvm..X86..VMOVDQU64Z128mr">VMOVDQU64Z128mr</a>:</td></tr>
<tr><th id="840">840</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z128mr" title='llvm::X86::VMOVDQU8Z128mr' data-ref="llvm::X86::VMOVDQU8Z128mr" data-ref-filename="llvm..X86..VMOVDQU8Z128mr">VMOVDQU8Z128mr</a>:</td></tr>
<tr><th id="841">841</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z128mr" title='llvm::X86::VMOVDQU16Z128mr' data-ref="llvm::X86::VMOVDQU16Z128mr" data-ref-filename="llvm..X86..VMOVDQU16Z128mr">VMOVDQU16Z128mr</a>:</td></tr>
<tr><th id="842">842</th><td>    <a class="local col1 ref" href="#21MemBytes" title='MemBytes' data-ref="21MemBytes" data-ref-filename="21MemBytes">MemBytes</a> = <var>16</var>;</td></tr>
<tr><th id="843">843</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="844">844</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYmr" title='llvm::X86::VMOVUPSYmr' data-ref="llvm::X86::VMOVUPSYmr" data-ref-filename="llvm..X86..VMOVUPSYmr">VMOVUPSYmr</a>:</td></tr>
<tr><th id="845">845</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYmr" title='llvm::X86::VMOVAPSYmr' data-ref="llvm::X86::VMOVAPSYmr" data-ref-filename="llvm..X86..VMOVAPSYmr">VMOVAPSYmr</a>:</td></tr>
<tr><th id="846">846</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDYmr" title='llvm::X86::VMOVUPDYmr' data-ref="llvm::X86::VMOVUPDYmr" data-ref-filename="llvm..X86..VMOVUPDYmr">VMOVUPDYmr</a>:</td></tr>
<tr><th id="847">847</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDYmr" title='llvm::X86::VMOVAPDYmr' data-ref="llvm::X86::VMOVAPDYmr" data-ref-filename="llvm..X86..VMOVAPDYmr">VMOVAPDYmr</a>:</td></tr>
<tr><th id="848">848</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUYmr" title='llvm::X86::VMOVDQUYmr' data-ref="llvm::X86::VMOVDQUYmr" data-ref-filename="llvm..X86..VMOVDQUYmr">VMOVDQUYmr</a>:</td></tr>
<tr><th id="849">849</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAYmr" title='llvm::X86::VMOVDQAYmr' data-ref="llvm::X86::VMOVDQAYmr" data-ref-filename="llvm..X86..VMOVDQAYmr">VMOVDQAYmr</a>:</td></tr>
<tr><th id="850">850</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256mr" title='llvm::X86::VMOVUPSZ256mr' data-ref="llvm::X86::VMOVUPSZ256mr" data-ref-filename="llvm..X86..VMOVUPSZ256mr">VMOVUPSZ256mr</a>:</td></tr>
<tr><th id="851">851</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256mr" title='llvm::X86::VMOVAPSZ256mr' data-ref="llvm::X86::VMOVAPSZ256mr" data-ref-filename="llvm..X86..VMOVAPSZ256mr">VMOVAPSZ256mr</a>:</td></tr>
<tr><th id="852">852</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256mr_NOVLX" title='llvm::X86::VMOVUPSZ256mr_NOVLX' data-ref="llvm::X86::VMOVUPSZ256mr_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ256mr_NOVLX">VMOVUPSZ256mr_NOVLX</a>:</td></tr>
<tr><th id="853">853</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256mr_NOVLX" title='llvm::X86::VMOVAPSZ256mr_NOVLX' data-ref="llvm::X86::VMOVAPSZ256mr_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ256mr_NOVLX">VMOVAPSZ256mr_NOVLX</a>:</td></tr>
<tr><th id="854">854</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ256mr" title='llvm::X86::VMOVUPDZ256mr' data-ref="llvm::X86::VMOVUPDZ256mr" data-ref-filename="llvm..X86..VMOVUPDZ256mr">VMOVUPDZ256mr</a>:</td></tr>
<tr><th id="855">855</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256mr" title='llvm::X86::VMOVAPDZ256mr' data-ref="llvm::X86::VMOVAPDZ256mr" data-ref-filename="llvm..X86..VMOVAPDZ256mr">VMOVAPDZ256mr</a>:</td></tr>
<tr><th id="856">856</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z256mr" title='llvm::X86::VMOVDQU8Z256mr' data-ref="llvm::X86::VMOVDQU8Z256mr" data-ref-filename="llvm..X86..VMOVDQU8Z256mr">VMOVDQU8Z256mr</a>:</td></tr>
<tr><th id="857">857</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z256mr" title='llvm::X86::VMOVDQU16Z256mr' data-ref="llvm::X86::VMOVDQU16Z256mr" data-ref-filename="llvm..X86..VMOVDQU16Z256mr">VMOVDQU16Z256mr</a>:</td></tr>
<tr><th id="858">858</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256mr" title='llvm::X86::VMOVDQA32Z256mr' data-ref="llvm::X86::VMOVDQA32Z256mr" data-ref-filename="llvm..X86..VMOVDQA32Z256mr">VMOVDQA32Z256mr</a>:</td></tr>
<tr><th id="859">859</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z256mr" title='llvm::X86::VMOVDQU32Z256mr' data-ref="llvm::X86::VMOVDQU32Z256mr" data-ref-filename="llvm..X86..VMOVDQU32Z256mr">VMOVDQU32Z256mr</a>:</td></tr>
<tr><th id="860">860</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256mr" title='llvm::X86::VMOVDQA64Z256mr' data-ref="llvm::X86::VMOVDQA64Z256mr" data-ref-filename="llvm..X86..VMOVDQA64Z256mr">VMOVDQA64Z256mr</a>:</td></tr>
<tr><th id="861">861</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z256mr" title='llvm::X86::VMOVDQU64Z256mr' data-ref="llvm::X86::VMOVDQU64Z256mr" data-ref-filename="llvm..X86..VMOVDQU64Z256mr">VMOVDQU64Z256mr</a>:</td></tr>
<tr><th id="862">862</th><td>    <a class="local col1 ref" href="#21MemBytes" title='MemBytes' data-ref="21MemBytes" data-ref-filename="21MemBytes">MemBytes</a> = <var>32</var>;</td></tr>
<tr><th id="863">863</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="864">864</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZmr" title='llvm::X86::VMOVUPSZmr' data-ref="llvm::X86::VMOVUPSZmr" data-ref-filename="llvm..X86..VMOVUPSZmr">VMOVUPSZmr</a>:</td></tr>
<tr><th id="865">865</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZmr" title='llvm::X86::VMOVAPSZmr' data-ref="llvm::X86::VMOVAPSZmr" data-ref-filename="llvm..X86..VMOVAPSZmr">VMOVAPSZmr</a>:</td></tr>
<tr><th id="866">866</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZmr" title='llvm::X86::VMOVUPDZmr' data-ref="llvm::X86::VMOVUPDZmr" data-ref-filename="llvm..X86..VMOVUPDZmr">VMOVUPDZmr</a>:</td></tr>
<tr><th id="867">867</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZmr" title='llvm::X86::VMOVAPDZmr' data-ref="llvm::X86::VMOVAPDZmr" data-ref-filename="llvm..X86..VMOVAPDZmr">VMOVAPDZmr</a>:</td></tr>
<tr><th id="868">868</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Zmr" title='llvm::X86::VMOVDQU8Zmr' data-ref="llvm::X86::VMOVDQU8Zmr" data-ref-filename="llvm..X86..VMOVDQU8Zmr">VMOVDQU8Zmr</a>:</td></tr>
<tr><th id="869">869</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Zmr" title='llvm::X86::VMOVDQU16Zmr' data-ref="llvm::X86::VMOVDQU16Zmr" data-ref-filename="llvm..X86..VMOVDQU16Zmr">VMOVDQU16Zmr</a>:</td></tr>
<tr><th id="870">870</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zmr" title='llvm::X86::VMOVDQA32Zmr' data-ref="llvm::X86::VMOVDQA32Zmr" data-ref-filename="llvm..X86..VMOVDQA32Zmr">VMOVDQA32Zmr</a>:</td></tr>
<tr><th id="871">871</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Zmr" title='llvm::X86::VMOVDQU32Zmr' data-ref="llvm::X86::VMOVDQU32Zmr" data-ref-filename="llvm..X86..VMOVDQU32Zmr">VMOVDQU32Zmr</a>:</td></tr>
<tr><th id="872">872</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zmr" title='llvm::X86::VMOVDQA64Zmr' data-ref="llvm::X86::VMOVDQA64Zmr" data-ref-filename="llvm..X86..VMOVDQA64Zmr">VMOVDQA64Zmr</a>:</td></tr>
<tr><th id="873">873</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Zmr" title='llvm::X86::VMOVDQU64Zmr' data-ref="llvm::X86::VMOVDQU64Zmr" data-ref-filename="llvm..X86..VMOVDQU64Zmr">VMOVDQU64Zmr</a>:</td></tr>
<tr><th id="874">874</th><td>    <a class="local col1 ref" href="#21MemBytes" title='MemBytes' data-ref="21MemBytes" data-ref-filename="21MemBytes">MemBytes</a> = <var>64</var>;</td></tr>
<tr><th id="875">875</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="876">876</th><td>  }</td></tr>
<tr><th id="877">877</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="878">878</th><td>}</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="22MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="22MI" data-ref-filename="22MI">MI</dfn>,</td></tr>
<tr><th id="881">881</th><td>                                           <em>int</em> &amp;<dfn class="local col3 decl" id="23FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="23FrameIndex" data-ref-filename="23FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="882">882</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="24Dummy" title='Dummy' data-type='unsigned int' data-ref="24Dummy" data-ref-filename="24Dummy">Dummy</dfn>;</td></tr>
<tr><th id="883">883</th><td>  <b>return</b> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<a class="virtual member fn" href="#_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj" title='llvm::X86InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj" data-ref-filename="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj">isLoadFromStackSlot</a>(<a class="local col2 ref" href="#22MI" title='MI' data-ref="22MI" data-ref-filename="22MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#23FrameIndex" title='FrameIndex' data-ref="23FrameIndex" data-ref-filename="23FrameIndex">FrameIndex</a></span>, <span class='refarg'><a class="local col4 ref" href="#24Dummy" title='Dummy' data-ref="24Dummy" data-ref-filename="24Dummy">Dummy</a></span>);</td></tr>
<tr><th id="884">884</th><td>}</td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj" title='llvm::X86InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj" data-ref-filename="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="25MI" data-ref-filename="25MI">MI</dfn>,</td></tr>
<tr><th id="887">887</th><td>                                           <em>int</em> &amp;<dfn class="local col6 decl" id="26FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="26FrameIndex" data-ref-filename="26FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="888">888</th><td>                                           <em>unsigned</em> &amp;<dfn class="local col7 decl" id="27MemBytes" title='MemBytes' data-type='unsigned int &amp;' data-ref="27MemBytes" data-ref-filename="27MemBytes">MemBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="889">889</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL17isFrameLoadOpcodeiRj" title='isFrameLoadOpcode' data-use='c' data-ref="_ZL17isFrameLoadOpcodeiRj" data-ref-filename="_ZL17isFrameLoadOpcodeiRj">isFrameLoadOpcode</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col7 ref" href="#27MemBytes" title='MemBytes' data-ref="27MemBytes" data-ref-filename="27MemBytes">MemBytes</a></span>))</td></tr>
<tr><th id="890">890</th><td>    <b>if</b> (<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp; <a class="member fn" href="#_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi" title='llvm::X86InstrInfo::isFrameOperand' data-ref="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi" data-ref-filename="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi">isFrameOperand</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>, <var>1</var>, <span class='refarg'><a class="local col6 ref" href="#26FrameIndex" title='FrameIndex' data-ref="26FrameIndex" data-ref-filename="26FrameIndex">FrameIndex</a></span>))</td></tr>
<tr><th id="891">891</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI" data-ref-filename="25MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="892">892</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="893">893</th><td>}</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isLoadFromStackSlotPostFE' data-ref="_ZNK4llvm12X86InstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12X86InstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi">isLoadFromStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="28MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="28MI" data-ref-filename="28MI">MI</dfn>,</td></tr>
<tr><th id="896">896</th><td>                                                 <em>int</em> &amp;<dfn class="local col9 decl" id="29FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="29FrameIndex" data-ref-filename="29FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="897">897</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30Dummy" title='Dummy' data-type='unsigned int' data-ref="30Dummy" data-ref-filename="30Dummy">Dummy</dfn>;</td></tr>
<tr><th id="898">898</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL17isFrameLoadOpcodeiRj" title='isFrameLoadOpcode' data-use='c' data-ref="_ZL17isFrameLoadOpcodeiRj" data-ref-filename="_ZL17isFrameLoadOpcodeiRj">isFrameLoadOpcode</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col0 ref" href="#30Dummy" title='Dummy' data-ref="30Dummy" data-ref-filename="30Dummy">Dummy</a></span>)) {</td></tr>
<tr><th id="899">899</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="31Reg" title='Reg' data-type='unsigned int' data-ref="31Reg" data-ref-filename="31Reg">Reg</dfn>;</td></tr>
<tr><th id="900">900</th><td>    <b>if</b> ((<a class="local col1 ref" href="#31Reg" title='Reg' data-ref="31Reg" data-ref-filename="31Reg">Reg</a> = <a class="virtual member fn" href="#_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#29FrameIndex" title='FrameIndex' data-ref="29FrameIndex" data-ref-filename="29FrameIndex">FrameIndex</a></span>)))</td></tr>
<tr><th id="901">901</th><td>      <b>return</b> <a class="local col1 ref" href="#31Reg" title='Reg' data-ref="31Reg" data-ref-filename="31Reg">Reg</a>;</td></tr>
<tr><th id="902">902</th><td>    <i>// Check for post-frame index elimination operations</i></td></tr>
<tr><th id="903">903</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *, <var>1</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="32Accesses" title='Accesses' data-type='SmallVector&lt;const llvm::MachineMemOperand *, 1&gt;' data-ref="32Accesses" data-ref-filename="32Accesses">Accesses</dfn>;</td></tr>
<tr><th id="904">904</th><td>    <b>if</b> (<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::TargetInstrInfo::hasLoadFromStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" data-ref-filename="_ZNK4llvm15TargetInstrInfo20hasLoadFromStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasLoadFromStackSlot</a>(<a class="local col8 ref" href="#28MI" title='MI' data-ref="28MI" data-ref-filename="28MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#32Accesses" title='Accesses' data-ref="32Accesses" data-ref-filename="32Accesses">Accesses</a></span>)) {</td></tr>
<tr><th id="905">905</th><td>      <a class="local col9 ref" href="#29FrameIndex" title='FrameIndex' data-ref="29FrameIndex" data-ref-filename="29FrameIndex">FrameIndex</a> =</td></tr>
<tr><th id="906">906</th><td>          <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue" data-ref-filename="llvm..FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;(<a class="local col2 ref" href="#32Accesses" title='Accesses' data-ref="32Accesses" data-ref-filename="32Accesses">Accesses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())</td></tr>
<tr><th id="907">907</th><td>              -&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" title='llvm::FixedStackPseudoSourceValue::getFrameIndex' data-ref="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" data-ref-filename="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv">getFrameIndex</a>();</td></tr>
<tr><th id="908">908</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="909">909</th><td>    }</td></tr>
<tr><th id="910">910</th><td>  }</td></tr>
<tr><th id="911">911</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="912">912</th><td>}</td></tr>
<tr><th id="913">913</th><td></td></tr>
<tr><th id="914">914</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="33MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="33MI" data-ref-filename="33MI">MI</dfn>,</td></tr>
<tr><th id="915">915</th><td>                                          <em>int</em> &amp;<dfn class="local col4 decl" id="34FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="34FrameIndex" data-ref-filename="34FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="916">916</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35Dummy" title='Dummy' data-type='unsigned int' data-ref="35Dummy" data-ref-filename="35Dummy">Dummy</dfn>;</td></tr>
<tr><th id="917">917</th><td>  <b>return</b> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<a class="virtual member fn" href="#_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj" title='llvm::X86InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj" data-ref-filename="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj">isStoreToStackSlot</a>(<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI" data-ref-filename="33MI">MI</a>, <span class='refarg'><a class="local col4 ref" href="#34FrameIndex" title='FrameIndex' data-ref="34FrameIndex" data-ref-filename="34FrameIndex">FrameIndex</a></span>, <span class='refarg'><a class="local col5 ref" href="#35Dummy" title='Dummy' data-ref="35Dummy" data-ref-filename="35Dummy">Dummy</a></span>);</td></tr>
<tr><th id="918">918</th><td>}</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj" title='llvm::X86InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj" data-ref-filename="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="36MI" data-ref-filename="36MI">MI</dfn>,</td></tr>
<tr><th id="921">921</th><td>                                          <em>int</em> &amp;<dfn class="local col7 decl" id="37FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="37FrameIndex" data-ref-filename="37FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="922">922</th><td>                                          <em>unsigned</em> &amp;<dfn class="local col8 decl" id="38MemBytes" title='MemBytes' data-type='unsigned int &amp;' data-ref="38MemBytes" data-ref-filename="38MemBytes">MemBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="923">923</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL18isFrameStoreOpcodeiRj" title='isFrameStoreOpcode' data-use='c' data-ref="_ZL18isFrameStoreOpcodeiRj" data-ref-filename="_ZL18isFrameStoreOpcodeiRj">isFrameStoreOpcode</a>(<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col8 ref" href="#38MemBytes" title='MemBytes' data-ref="38MemBytes" data-ref-filename="38MemBytes">MemBytes</a></span>))</td></tr>
<tr><th id="924">924</th><td>    <b>if</b> (<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="925">925</th><td>        <a class="member fn" href="#_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi" title='llvm::X86InstrInfo::isFrameOperand' data-ref="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi" data-ref-filename="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi">isFrameOperand</a>(<a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>, <var>0</var>, <span class='refarg'><a class="local col7 ref" href="#37FrameIndex" title='FrameIndex' data-ref="37FrameIndex" data-ref-filename="37FrameIndex">FrameIndex</a></span>))</td></tr>
<tr><th id="926">926</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#36MI" title='MI' data-ref="36MI" data-ref-filename="36MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="927">927</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="928">928</th><td>}</td></tr>
<tr><th id="929">929</th><td></td></tr>
<tr><th id="930">930</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isStoreToStackSlotPostFE' data-ref="_ZNK4llvm12X86InstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12X86InstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi">isStoreToStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="39MI" data-ref-filename="39MI">MI</dfn>,</td></tr>
<tr><th id="931">931</th><td>                                                <em>int</em> &amp;<dfn class="local col0 decl" id="40FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="40FrameIndex" data-ref-filename="40FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="932">932</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41Dummy" title='Dummy' data-type='unsigned int' data-ref="41Dummy" data-ref-filename="41Dummy">Dummy</dfn>;</td></tr>
<tr><th id="933">933</th><td>  <b>if</b> (<a class="tu ref fn" href="#_ZL18isFrameStoreOpcodeiRj" title='isFrameStoreOpcode' data-use='c' data-ref="_ZL18isFrameStoreOpcodeiRj" data-ref-filename="_ZL18isFrameStoreOpcodeiRj">isFrameStoreOpcode</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <span class='refarg'><a class="local col1 ref" href="#41Dummy" title='Dummy' data-ref="41Dummy" data-ref-filename="41Dummy">Dummy</a></span>)) {</td></tr>
<tr><th id="934">934</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="42Reg" title='Reg' data-type='unsigned int' data-ref="42Reg" data-ref-filename="42Reg">Reg</dfn>;</td></tr>
<tr><th id="935">935</th><td>    <b>if</b> ((<a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg" data-ref-filename="42Reg">Reg</a> = <a class="virtual member fn" href="#_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>, <span class='refarg'><a class="local col0 ref" href="#40FrameIndex" title='FrameIndex' data-ref="40FrameIndex" data-ref-filename="40FrameIndex">FrameIndex</a></span>)))</td></tr>
<tr><th id="936">936</th><td>      <b>return</b> <a class="local col2 ref" href="#42Reg" title='Reg' data-ref="42Reg" data-ref-filename="42Reg">Reg</a>;</td></tr>
<tr><th id="937">937</th><td>    <i>// Check for post-frame index elimination operations</i></td></tr>
<tr><th id="938">938</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *, <var>1</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="43Accesses" title='Accesses' data-type='SmallVector&lt;const llvm::MachineMemOperand *, 1&gt;' data-ref="43Accesses" data-ref-filename="43Accesses">Accesses</dfn>;</td></tr>
<tr><th id="939">939</th><td>    <b>if</b> (<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" title='llvm::TargetInstrInfo::hasStoreToStackSlot' data-ref="_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE" data-ref-filename="_ZNK4llvm15TargetInstrInfo19hasStoreToStackSlotERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_17MachineMemOperandEEE">hasStoreToStackSlot</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI" data-ref-filename="39MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#43Accesses" title='Accesses' data-ref="43Accesses" data-ref-filename="43Accesses">Accesses</a></span>)) {</td></tr>
<tr><th id="940">940</th><td>      <a class="local col0 ref" href="#40FrameIndex" title='FrameIndex' data-ref="40FrameIndex" data-ref-filename="40FrameIndex">FrameIndex</a> =</td></tr>
<tr><th id="941">941</th><td>          <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::FixedStackPseudoSourceValue" title='llvm::FixedStackPseudoSourceValue' data-ref="llvm::FixedStackPseudoSourceValue" data-ref-filename="llvm..FixedStackPseudoSourceValue">FixedStackPseudoSourceValue</a>&gt;(<a class="local col3 ref" href="#43Accesses" title='Accesses' data-ref="43Accesses" data-ref-filename="43Accesses">Accesses</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>())</td></tr>
<tr><th id="942">942</th><td>              -&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" title='llvm::FixedStackPseudoSourceValue::getFrameIndex' data-ref="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv" data-ref-filename="_ZNK4llvm27FixedStackPseudoSourceValue13getFrameIndexEv">getFrameIndex</a>();</td></tr>
<tr><th id="943">943</th><td>      <b>return</b> <var>1</var>;</td></tr>
<tr><th id="944">944</th><td>    }</td></tr>
<tr><th id="945">945</th><td>  }</td></tr>
<tr><th id="946">946</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="947">947</th><td>}</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td><i class="doc" data-doc="_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE">/// Return true if register is PIC base; i.e.g defined by X86::MOVPC32r.</i></td></tr>
<tr><th id="950">950</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE" title='regIsPICBase' data-type='bool regIsPICBase(llvm::Register BaseReg, const llvm::MachineRegisterInfo &amp; MRI)' data-ref="_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE">regIsPICBase</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="44BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="44BaseReg" data-ref-filename="44BaseReg">BaseReg</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="45MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="45MRI" data-ref-filename="45MRI">MRI</dfn>) {</td></tr>
<tr><th id="951">951</th><td>  <i>// Don't waste compile time scanning use-def chains of physregs.</i></td></tr>
<tr><th id="952">952</th><td>  <b>if</b> (!<a class="local col4 ref" href="#44BaseReg" title='BaseReg' data-ref="44BaseReg" data-ref-filename="44BaseReg">BaseReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="953">953</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="954">954</th><td>  <em>bool</em> <dfn class="local col6 decl" id="46isPICBase" title='isPICBase' data-type='bool' data-ref="46isPICBase" data-ref-filename="46isPICBase">isPICBase</dfn> = <b>false</b>;</td></tr>
<tr><th id="955">955</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::def_instr_iterator" title='llvm::MachineRegisterInfo::def_instr_iterator' data-type='defusechain_instr_iterator&lt;false, true, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::def_instr_iterator" data-ref-filename="llvm..MachineRegisterInfo..def_instr_iterator">def_instr_iterator</a> <dfn class="local col7 decl" id="47I" title='I' data-type='MachineRegisterInfo::def_instr_iterator' data-ref="47I" data-ref-filename="47I">I</dfn> = <a class="local col5 ref" href="#45MRI" title='MRI' data-ref="45MRI" data-ref-filename="45MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15def_instr_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::def_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15def_instr_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15def_instr_beginENS_8RegisterE">def_instr_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#44BaseReg" title='BaseReg' data-ref="44BaseReg" data-ref-filename="44BaseReg">BaseReg</a>),</td></tr>
<tr><th id="956">956</th><td>         <dfn class="local col8 decl" id="48E" title='E' data-type='MachineRegisterInfo::def_instr_iterator' data-ref="48E" data-ref-filename="48E">E</dfn> = <a class="local col5 ref" href="#45MRI" title='MRI' data-ref="45MRI" data-ref-filename="45MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13def_instr_endEv" title='llvm::MachineRegisterInfo::def_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13def_instr_endEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo13def_instr_endEv">def_instr_end</a>(); <a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col8 ref" href="#48E" title='E' data-ref="48E" data-ref-filename="48E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>) {</td></tr>
<tr><th id="957">957</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="49DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="49DefMI" data-ref-filename="49DefMI">DefMI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col7 ref" href="#47I" title='I' data-ref="47I" data-ref-filename="47I">I</a>;</td></tr>
<tr><th id="958">958</th><td>    <b>if</b> (<a class="local col9 ref" href="#49DefMI" title='DefMI' data-ref="49DefMI" data-ref-filename="49DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVPC32r" title='llvm::X86::MOVPC32r' data-ref="llvm::X86::MOVPC32r" data-ref-filename="llvm..X86..MOVPC32r">MOVPC32r</a>)</td></tr>
<tr><th id="959">959</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="960">960</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!isPICBase &amp;&amp; <q>"More than one PIC base?"</q>);</td></tr>
<tr><th id="961">961</th><td>    <a class="local col6 ref" href="#46isPICBase" title='isPICBase' data-ref="46isPICBase" data-ref-filename="46isPICBase">isPICBase</a> = <b>true</b>;</td></tr>
<tr><th id="962">962</th><td>  }</td></tr>
<tr><th id="963">963</th><td>  <b>return</b> <a class="local col6 ref" href="#46isPICBase" title='isPICBase' data-ref="46isPICBase" data-ref-filename="46isPICBase">isPICBase</a>;</td></tr>
<tr><th id="964">964</th><td>}</td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::X86InstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" data-ref-filename="_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="50MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="50MI" data-ref-filename="50MI">MI</dfn>,</td></tr>
<tr><th id="967">967</th><td>                                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::AAResults" title='llvm::AAResults' data-ref="llvm::AAResults" data-ref-filename="llvm..AAResults">AAResults</a> *<dfn class="local col1 decl" id="51AA" title='AA' data-type='llvm::AAResults *' data-ref="51AA" data-ref-filename="51AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="968">968</th><td>  <b>switch</b> (<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="969">969</th><td>  <b>default</b>:</td></tr>
<tr><th id="970">970</th><td>    <i>// This function should only be called for opcodes with the ReMaterializable</i></td></tr>
<tr><th id="971">971</th><td><i>    // flag set.</i></td></tr>
<tr><th id="972">972</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown rematerializable operation!"</q>);</td></tr>
<tr><th id="973">973</th><td>    <b>break</b>;</td></tr>
<tr><th id="974">974</th><td></td></tr>
<tr><th id="975">975</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LOAD_STACK_GUARD" title='llvm::X86::LOAD_STACK_GUARD' data-ref="llvm::X86::LOAD_STACK_GUARD" data-ref-filename="llvm..X86..LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>:</td></tr>
<tr><th id="976">976</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX1_SETALLONES" title='llvm::X86::AVX1_SETALLONES' data-ref="llvm::X86::AVX1_SETALLONES" data-ref-filename="llvm..X86..AVX1_SETALLONES">AVX1_SETALLONES</a>:</td></tr>
<tr><th id="977">977</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX2_SETALLONES" title='llvm::X86::AVX2_SETALLONES' data-ref="llvm::X86::AVX2_SETALLONES" data-ref-filename="llvm..X86..AVX2_SETALLONES">AVX2_SETALLONES</a>:</td></tr>
<tr><th id="978">978</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_128_SET0" title='llvm::X86::AVX512_128_SET0' data-ref="llvm::X86::AVX512_128_SET0" data-ref-filename="llvm..X86..AVX512_128_SET0">AVX512_128_SET0</a>:</td></tr>
<tr><th id="979">979</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_256_SET0" title='llvm::X86::AVX512_256_SET0' data-ref="llvm::X86::AVX512_256_SET0" data-ref-filename="llvm..X86..AVX512_256_SET0">AVX512_256_SET0</a>:</td></tr>
<tr><th id="980">980</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SET0" title='llvm::X86::AVX512_512_SET0' data-ref="llvm::X86::AVX512_512_SET0" data-ref-filename="llvm..X86..AVX512_512_SET0">AVX512_512_SET0</a>:</td></tr>
<tr><th id="981">981</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SETALLONES" title='llvm::X86::AVX512_512_SETALLONES' data-ref="llvm::X86::AVX512_512_SETALLONES" data-ref-filename="llvm..X86..AVX512_512_SETALLONES">AVX512_512_SETALLONES</a>:</td></tr>
<tr><th id="982">982</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0SD" title='llvm::X86::AVX512_FsFLD0SD' data-ref="llvm::X86::AVX512_FsFLD0SD" data-ref-filename="llvm..X86..AVX512_FsFLD0SD">AVX512_FsFLD0SD</a>:</td></tr>
<tr><th id="983">983</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0SS" title='llvm::X86::AVX512_FsFLD0SS' data-ref="llvm::X86::AVX512_FsFLD0SS" data-ref-filename="llvm..X86..AVX512_FsFLD0SS">AVX512_FsFLD0SS</a>:</td></tr>
<tr><th id="984">984</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0F128" title='llvm::X86::AVX512_FsFLD0F128' data-ref="llvm::X86::AVX512_FsFLD0F128" data-ref-filename="llvm..X86..AVX512_FsFLD0F128">AVX512_FsFLD0F128</a>:</td></tr>
<tr><th id="985">985</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX_SET0" title='llvm::X86::AVX_SET0' data-ref="llvm::X86::AVX_SET0" data-ref-filename="llvm..X86..AVX_SET0">AVX_SET0</a>:</td></tr>
<tr><th id="986">986</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0SD" title='llvm::X86::FsFLD0SD' data-ref="llvm::X86::FsFLD0SD" data-ref-filename="llvm..X86..FsFLD0SD">FsFLD0SD</a>:</td></tr>
<tr><th id="987">987</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0SS" title='llvm::X86::FsFLD0SS' data-ref="llvm::X86::FsFLD0SS" data-ref-filename="llvm..X86..FsFLD0SS">FsFLD0SS</a>:</td></tr>
<tr><th id="988">988</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0F128" title='llvm::X86::FsFLD0F128' data-ref="llvm::X86::FsFLD0F128" data-ref-filename="llvm..X86..FsFLD0F128">FsFLD0F128</a>:</td></tr>
<tr><th id="989">989</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET0D" title='llvm::X86::KSET0D' data-ref="llvm::X86::KSET0D" data-ref-filename="llvm..X86..KSET0D">KSET0D</a>:</td></tr>
<tr><th id="990">990</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET0Q" title='llvm::X86::KSET0Q' data-ref="llvm::X86::KSET0Q" data-ref-filename="llvm..X86..KSET0Q">KSET0Q</a>:</td></tr>
<tr><th id="991">991</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET0W" title='llvm::X86::KSET0W' data-ref="llvm::X86::KSET0W" data-ref-filename="llvm..X86..KSET0W">KSET0W</a>:</td></tr>
<tr><th id="992">992</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET1D" title='llvm::X86::KSET1D' data-ref="llvm::X86::KSET1D" data-ref-filename="llvm..X86..KSET1D">KSET1D</a>:</td></tr>
<tr><th id="993">993</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET1Q" title='llvm::X86::KSET1Q' data-ref="llvm::X86::KSET1Q" data-ref-filename="llvm..X86..KSET1Q">KSET1Q</a>:</td></tr>
<tr><th id="994">994</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET1W" title='llvm::X86::KSET1W' data-ref="llvm::X86::KSET1W" data-ref-filename="llvm..X86..KSET1W">KSET1W</a>:</td></tr>
<tr><th id="995">995</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_SET0" title='llvm::X86::MMX_SET0' data-ref="llvm::X86::MMX_SET0" data-ref-filename="llvm..X86..MMX_SET0">MMX_SET0</a>:</td></tr>
<tr><th id="996">996</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ImmSExti8" title='llvm::X86::MOV32ImmSExti8' data-ref="llvm::X86::MOV32ImmSExti8" data-ref-filename="llvm..X86..MOV32ImmSExti8">MOV32ImmSExti8</a>:</td></tr>
<tr><th id="997">997</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r0" title='llvm::X86::MOV32r0' data-ref="llvm::X86::MOV32r0" data-ref-filename="llvm..X86..MOV32r0">MOV32r0</a>:</td></tr>
<tr><th id="998">998</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r1" title='llvm::X86::MOV32r1' data-ref="llvm::X86::MOV32r1" data-ref-filename="llvm..X86..MOV32r1">MOV32r1</a>:</td></tr>
<tr><th id="999">999</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r_1" title='llvm::X86::MOV32r_1' data-ref="llvm::X86::MOV32r_1" data-ref-filename="llvm..X86..MOV32r_1">MOV32r_1</a>:</td></tr>
<tr><th id="1000">1000</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ri64" title='llvm::X86::MOV32ri64' data-ref="llvm::X86::MOV32ri64" data-ref-filename="llvm..X86..MOV32ri64">MOV32ri64</a>:</td></tr>
<tr><th id="1001">1001</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ImmSExti8" title='llvm::X86::MOV64ImmSExti8' data-ref="llvm::X86::MOV64ImmSExti8" data-ref-filename="llvm..X86..MOV64ImmSExti8">MOV64ImmSExti8</a>:</td></tr>
<tr><th id="1002">1002</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::V_SET0" title='llvm::X86::V_SET0' data-ref="llvm::X86::V_SET0" data-ref-filename="llvm..X86..V_SET0">V_SET0</a>:</td></tr>
<tr><th id="1003">1003</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::V_SETALLONES" title='llvm::X86::V_SETALLONES' data-ref="llvm::X86::V_SETALLONES" data-ref-filename="llvm..X86..V_SETALLONES">V_SETALLONES</a>:</td></tr>
<tr><th id="1004">1004</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16ri" title='llvm::X86::MOV16ri' data-ref="llvm::X86::MOV16ri" data-ref-filename="llvm..X86..MOV16ri">MOV16ri</a>:</td></tr>
<tr><th id="1005">1005</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ri" title='llvm::X86::MOV32ri' data-ref="llvm::X86::MOV32ri" data-ref-filename="llvm..X86..MOV32ri">MOV32ri</a>:</td></tr>
<tr><th id="1006">1006</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ri" title='llvm::X86::MOV64ri' data-ref="llvm::X86::MOV64ri" data-ref-filename="llvm..X86..MOV64ri">MOV64ri</a>:</td></tr>
<tr><th id="1007">1007</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ri32" title='llvm::X86::MOV64ri32' data-ref="llvm::X86::MOV64ri32" data-ref-filename="llvm..X86..MOV64ri32">MOV64ri32</a>:</td></tr>
<tr><th id="1008">1008</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8ri" title='llvm::X86::MOV8ri' data-ref="llvm::X86::MOV8ri" data-ref-filename="llvm..X86..MOV8ri">MOV8ri</a>:</td></tr>
<tr><th id="1009">1009</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1010">1010</th><td></td></tr>
<tr><th id="1011">1011</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm" title='llvm::X86::MOV8rm' data-ref="llvm::X86::MOV8rm" data-ref-filename="llvm..X86..MOV8rm">MOV8rm</a>:</td></tr>
<tr><th id="1012">1012</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm_NOREX" title='llvm::X86::MOV8rm_NOREX' data-ref="llvm::X86::MOV8rm_NOREX" data-ref-filename="llvm..X86..MOV8rm_NOREX">MOV8rm_NOREX</a>:</td></tr>
<tr><th id="1013">1013</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rm" title='llvm::X86::MOV16rm' data-ref="llvm::X86::MOV16rm" data-ref-filename="llvm..X86..MOV16rm">MOV16rm</a>:</td></tr>
<tr><th id="1014">1014</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rm" title='llvm::X86::MOV32rm' data-ref="llvm::X86::MOV32rm" data-ref-filename="llvm..X86..MOV32rm">MOV32rm</a>:</td></tr>
<tr><th id="1015">1015</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rm" title='llvm::X86::MOV64rm' data-ref="llvm::X86::MOV64rm" data-ref-filename="llvm..X86..MOV64rm">MOV64rm</a>:</td></tr>
<tr><th id="1016">1016</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm" title='llvm::X86::MOVSSrm' data-ref="llvm::X86::MOVSSrm" data-ref-filename="llvm..X86..MOVSSrm">MOVSSrm</a>:</td></tr>
<tr><th id="1017">1017</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm_alt" title='llvm::X86::MOVSSrm_alt' data-ref="llvm::X86::MOVSSrm_alt" data-ref-filename="llvm..X86..MOVSSrm_alt">MOVSSrm_alt</a>:</td></tr>
<tr><th id="1018">1018</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm" title='llvm::X86::MOVSDrm' data-ref="llvm::X86::MOVSDrm" data-ref-filename="llvm..X86..MOVSDrm">MOVSDrm</a>:</td></tr>
<tr><th id="1019">1019</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm_alt" title='llvm::X86::MOVSDrm_alt' data-ref="llvm::X86::MOVSDrm_alt" data-ref-filename="llvm..X86..MOVSDrm_alt">MOVSDrm_alt</a>:</td></tr>
<tr><th id="1020">1020</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPSrm" title='llvm::X86::MOVAPSrm' data-ref="llvm::X86::MOVAPSrm" data-ref-filename="llvm..X86..MOVAPSrm">MOVAPSrm</a>:</td></tr>
<tr><th id="1021">1021</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPSrm" title='llvm::X86::MOVUPSrm' data-ref="llvm::X86::MOVUPSrm" data-ref-filename="llvm..X86..MOVUPSrm">MOVUPSrm</a>:</td></tr>
<tr><th id="1022">1022</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPDrm" title='llvm::X86::MOVAPDrm' data-ref="llvm::X86::MOVAPDrm" data-ref-filename="llvm..X86..MOVAPDrm">MOVAPDrm</a>:</td></tr>
<tr><th id="1023">1023</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPDrm" title='llvm::X86::MOVUPDrm' data-ref="llvm::X86::MOVUPDrm" data-ref-filename="llvm..X86..MOVUPDrm">MOVUPDrm</a>:</td></tr>
<tr><th id="1024">1024</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQArm" title='llvm::X86::MOVDQArm' data-ref="llvm::X86::MOVDQArm" data-ref-filename="llvm..X86..MOVDQArm">MOVDQArm</a>:</td></tr>
<tr><th id="1025">1025</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQUrm" title='llvm::X86::MOVDQUrm' data-ref="llvm::X86::MOVDQUrm" data-ref-filename="llvm..X86..MOVDQUrm">MOVDQUrm</a>:</td></tr>
<tr><th id="1026">1026</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm" title='llvm::X86::VMOVSSrm' data-ref="llvm::X86::VMOVSSrm" data-ref-filename="llvm..X86..VMOVSSrm">VMOVSSrm</a>:</td></tr>
<tr><th id="1027">1027</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm_alt" title='llvm::X86::VMOVSSrm_alt' data-ref="llvm::X86::VMOVSSrm_alt" data-ref-filename="llvm..X86..VMOVSSrm_alt">VMOVSSrm_alt</a>:</td></tr>
<tr><th id="1028">1028</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm" title='llvm::X86::VMOVSDrm' data-ref="llvm::X86::VMOVSDrm" data-ref-filename="llvm..X86..VMOVSDrm">VMOVSDrm</a>:</td></tr>
<tr><th id="1029">1029</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm_alt" title='llvm::X86::VMOVSDrm_alt' data-ref="llvm::X86::VMOVSDrm_alt" data-ref-filename="llvm..X86..VMOVSDrm_alt">VMOVSDrm_alt</a>:</td></tr>
<tr><th id="1030">1030</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrm" title='llvm::X86::VMOVAPSrm' data-ref="llvm::X86::VMOVAPSrm" data-ref-filename="llvm..X86..VMOVAPSrm">VMOVAPSrm</a>:</td></tr>
<tr><th id="1031">1031</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSrm" title='llvm::X86::VMOVUPSrm' data-ref="llvm::X86::VMOVUPSrm" data-ref-filename="llvm..X86..VMOVUPSrm">VMOVUPSrm</a>:</td></tr>
<tr><th id="1032">1032</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDrm" title='llvm::X86::VMOVAPDrm' data-ref="llvm::X86::VMOVAPDrm" data-ref-filename="llvm..X86..VMOVAPDrm">VMOVAPDrm</a>:</td></tr>
<tr><th id="1033">1033</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDrm" title='llvm::X86::VMOVUPDrm' data-ref="llvm::X86::VMOVUPDrm" data-ref-filename="llvm..X86..VMOVUPDrm">VMOVUPDrm</a>:</td></tr>
<tr><th id="1034">1034</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQArm" title='llvm::X86::VMOVDQArm' data-ref="llvm::X86::VMOVDQArm" data-ref-filename="llvm..X86..VMOVDQArm">VMOVDQArm</a>:</td></tr>
<tr><th id="1035">1035</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUrm" title='llvm::X86::VMOVDQUrm' data-ref="llvm::X86::VMOVDQUrm" data-ref-filename="llvm..X86..VMOVDQUrm">VMOVDQUrm</a>:</td></tr>
<tr><th id="1036">1036</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrm" title='llvm::X86::VMOVAPSYrm' data-ref="llvm::X86::VMOVAPSYrm" data-ref-filename="llvm..X86..VMOVAPSYrm">VMOVAPSYrm</a>:</td></tr>
<tr><th id="1037">1037</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYrm" title='llvm::X86::VMOVUPSYrm' data-ref="llvm::X86::VMOVUPSYrm" data-ref-filename="llvm..X86..VMOVUPSYrm">VMOVUPSYrm</a>:</td></tr>
<tr><th id="1038">1038</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDYrm" title='llvm::X86::VMOVAPDYrm' data-ref="llvm::X86::VMOVAPDYrm" data-ref-filename="llvm..X86..VMOVAPDYrm">VMOVAPDYrm</a>:</td></tr>
<tr><th id="1039">1039</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDYrm" title='llvm::X86::VMOVUPDYrm' data-ref="llvm::X86::VMOVUPDYrm" data-ref-filename="llvm..X86..VMOVUPDYrm">VMOVUPDYrm</a>:</td></tr>
<tr><th id="1040">1040</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAYrm" title='llvm::X86::VMOVDQAYrm' data-ref="llvm::X86::VMOVDQAYrm" data-ref-filename="llvm..X86..VMOVDQAYrm">VMOVDQAYrm</a>:</td></tr>
<tr><th id="1041">1041</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUYrm" title='llvm::X86::VMOVDQUYrm' data-ref="llvm::X86::VMOVDQUYrm" data-ref-filename="llvm..X86..VMOVDQUYrm">VMOVDQUYrm</a>:</td></tr>
<tr><th id="1042">1042</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVD64rm" title='llvm::X86::MMX_MOVD64rm' data-ref="llvm::X86::MMX_MOVD64rm" data-ref-filename="llvm..X86..MMX_MOVD64rm">MMX_MOVD64rm</a>:</td></tr>
<tr><th id="1043">1043</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVQ64rm" title='llvm::X86::MMX_MOVQ64rm' data-ref="llvm::X86::MMX_MOVQ64rm" data-ref-filename="llvm..X86..MMX_MOVQ64rm">MMX_MOVQ64rm</a>:</td></tr>
<tr><th id="1044">1044</th><td>  <i>// AVX-512</i></td></tr>
<tr><th id="1045">1045</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm" title='llvm::X86::VMOVSSZrm' data-ref="llvm::X86::VMOVSSZrm" data-ref-filename="llvm..X86..VMOVSSZrm">VMOVSSZrm</a>:</td></tr>
<tr><th id="1046">1046</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm_alt" title='llvm::X86::VMOVSSZrm_alt' data-ref="llvm::X86::VMOVSSZrm_alt" data-ref-filename="llvm..X86..VMOVSSZrm_alt">VMOVSSZrm_alt</a>:</td></tr>
<tr><th id="1047">1047</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm" title='llvm::X86::VMOVSDZrm' data-ref="llvm::X86::VMOVSDZrm" data-ref-filename="llvm..X86..VMOVSDZrm">VMOVSDZrm</a>:</td></tr>
<tr><th id="1048">1048</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm_alt" title='llvm::X86::VMOVSDZrm_alt' data-ref="llvm::X86::VMOVSDZrm_alt" data-ref-filename="llvm..X86..VMOVSDZrm_alt">VMOVSDZrm_alt</a>:</td></tr>
<tr><th id="1049">1049</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128rm" title='llvm::X86::VMOVAPDZ128rm' data-ref="llvm::X86::VMOVAPDZ128rm" data-ref-filename="llvm..X86..VMOVAPDZ128rm">VMOVAPDZ128rm</a>:</td></tr>
<tr><th id="1050">1050</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256rm" title='llvm::X86::VMOVAPDZ256rm' data-ref="llvm::X86::VMOVAPDZ256rm" data-ref-filename="llvm..X86..VMOVAPDZ256rm">VMOVAPDZ256rm</a>:</td></tr>
<tr><th id="1051">1051</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZrm" title='llvm::X86::VMOVAPDZrm' data-ref="llvm::X86::VMOVAPDZrm" data-ref-filename="llvm..X86..VMOVAPDZrm">VMOVAPDZrm</a>:</td></tr>
<tr><th id="1052">1052</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm" title='llvm::X86::VMOVAPSZ128rm' data-ref="llvm::X86::VMOVAPSZ128rm" data-ref-filename="llvm..X86..VMOVAPSZ128rm">VMOVAPSZ128rm</a>:</td></tr>
<tr><th id="1053">1053</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm" title='llvm::X86::VMOVAPSZ256rm' data-ref="llvm::X86::VMOVAPSZ256rm" data-ref-filename="llvm..X86..VMOVAPSZ256rm">VMOVAPSZ256rm</a>:</td></tr>
<tr><th id="1054">1054</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm_NOVLX" title='llvm::X86::VMOVAPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ128rm_NOVLX">VMOVAPSZ128rm_NOVLX</a>:</td></tr>
<tr><th id="1055">1055</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm_NOVLX" title='llvm::X86::VMOVAPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ256rm_NOVLX">VMOVAPSZ256rm_NOVLX</a>:</td></tr>
<tr><th id="1056">1056</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrm" title='llvm::X86::VMOVAPSZrm' data-ref="llvm::X86::VMOVAPSZrm" data-ref-filename="llvm..X86..VMOVAPSZrm">VMOVAPSZrm</a>:</td></tr>
<tr><th id="1057">1057</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128rm" title='llvm::X86::VMOVDQA32Z128rm' data-ref="llvm::X86::VMOVDQA32Z128rm" data-ref-filename="llvm..X86..VMOVDQA32Z128rm">VMOVDQA32Z128rm</a>:</td></tr>
<tr><th id="1058">1058</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256rm" title='llvm::X86::VMOVDQA32Z256rm' data-ref="llvm::X86::VMOVDQA32Z256rm" data-ref-filename="llvm..X86..VMOVDQA32Z256rm">VMOVDQA32Z256rm</a>:</td></tr>
<tr><th id="1059">1059</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zrm" title='llvm::X86::VMOVDQA32Zrm' data-ref="llvm::X86::VMOVDQA32Zrm" data-ref-filename="llvm..X86..VMOVDQA32Zrm">VMOVDQA32Zrm</a>:</td></tr>
<tr><th id="1060">1060</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128rm" title='llvm::X86::VMOVDQA64Z128rm' data-ref="llvm::X86::VMOVDQA64Z128rm" data-ref-filename="llvm..X86..VMOVDQA64Z128rm">VMOVDQA64Z128rm</a>:</td></tr>
<tr><th id="1061">1061</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256rm" title='llvm::X86::VMOVDQA64Z256rm' data-ref="llvm::X86::VMOVDQA64Z256rm" data-ref-filename="llvm..X86..VMOVDQA64Z256rm">VMOVDQA64Z256rm</a>:</td></tr>
<tr><th id="1062">1062</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zrm" title='llvm::X86::VMOVDQA64Zrm' data-ref="llvm::X86::VMOVDQA64Zrm" data-ref-filename="llvm..X86..VMOVDQA64Zrm">VMOVDQA64Zrm</a>:</td></tr>
<tr><th id="1063">1063</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z128rm" title='llvm::X86::VMOVDQU16Z128rm' data-ref="llvm::X86::VMOVDQU16Z128rm" data-ref-filename="llvm..X86..VMOVDQU16Z128rm">VMOVDQU16Z128rm</a>:</td></tr>
<tr><th id="1064">1064</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z256rm" title='llvm::X86::VMOVDQU16Z256rm' data-ref="llvm::X86::VMOVDQU16Z256rm" data-ref-filename="llvm..X86..VMOVDQU16Z256rm">VMOVDQU16Z256rm</a>:</td></tr>
<tr><th id="1065">1065</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Zrm" title='llvm::X86::VMOVDQU16Zrm' data-ref="llvm::X86::VMOVDQU16Zrm" data-ref-filename="llvm..X86..VMOVDQU16Zrm">VMOVDQU16Zrm</a>:</td></tr>
<tr><th id="1066">1066</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z128rm" title='llvm::X86::VMOVDQU32Z128rm' data-ref="llvm::X86::VMOVDQU32Z128rm" data-ref-filename="llvm..X86..VMOVDQU32Z128rm">VMOVDQU32Z128rm</a>:</td></tr>
<tr><th id="1067">1067</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z256rm" title='llvm::X86::VMOVDQU32Z256rm' data-ref="llvm::X86::VMOVDQU32Z256rm" data-ref-filename="llvm..X86..VMOVDQU32Z256rm">VMOVDQU32Z256rm</a>:</td></tr>
<tr><th id="1068">1068</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Zrm" title='llvm::X86::VMOVDQU32Zrm' data-ref="llvm::X86::VMOVDQU32Zrm" data-ref-filename="llvm..X86..VMOVDQU32Zrm">VMOVDQU32Zrm</a>:</td></tr>
<tr><th id="1069">1069</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z128rm" title='llvm::X86::VMOVDQU64Z128rm' data-ref="llvm::X86::VMOVDQU64Z128rm" data-ref-filename="llvm..X86..VMOVDQU64Z128rm">VMOVDQU64Z128rm</a>:</td></tr>
<tr><th id="1070">1070</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z256rm" title='llvm::X86::VMOVDQU64Z256rm' data-ref="llvm::X86::VMOVDQU64Z256rm" data-ref-filename="llvm..X86..VMOVDQU64Z256rm">VMOVDQU64Z256rm</a>:</td></tr>
<tr><th id="1071">1071</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Zrm" title='llvm::X86::VMOVDQU64Zrm' data-ref="llvm::X86::VMOVDQU64Zrm" data-ref-filename="llvm..X86..VMOVDQU64Zrm">VMOVDQU64Zrm</a>:</td></tr>
<tr><th id="1072">1072</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z128rm" title='llvm::X86::VMOVDQU8Z128rm' data-ref="llvm::X86::VMOVDQU8Z128rm" data-ref-filename="llvm..X86..VMOVDQU8Z128rm">VMOVDQU8Z128rm</a>:</td></tr>
<tr><th id="1073">1073</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z256rm" title='llvm::X86::VMOVDQU8Z256rm' data-ref="llvm::X86::VMOVDQU8Z256rm" data-ref-filename="llvm..X86..VMOVDQU8Z256rm">VMOVDQU8Z256rm</a>:</td></tr>
<tr><th id="1074">1074</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Zrm" title='llvm::X86::VMOVDQU8Zrm' data-ref="llvm::X86::VMOVDQU8Zrm" data-ref-filename="llvm..X86..VMOVDQU8Zrm">VMOVDQU8Zrm</a>:</td></tr>
<tr><th id="1075">1075</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ128rm" title='llvm::X86::VMOVUPDZ128rm' data-ref="llvm::X86::VMOVUPDZ128rm" data-ref-filename="llvm..X86..VMOVUPDZ128rm">VMOVUPDZ128rm</a>:</td></tr>
<tr><th id="1076">1076</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ256rm" title='llvm::X86::VMOVUPDZ256rm' data-ref="llvm::X86::VMOVUPDZ256rm" data-ref-filename="llvm..X86..VMOVUPDZ256rm">VMOVUPDZ256rm</a>:</td></tr>
<tr><th id="1077">1077</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZrm" title='llvm::X86::VMOVUPDZrm' data-ref="llvm::X86::VMOVUPDZrm" data-ref-filename="llvm..X86..VMOVUPDZrm">VMOVUPDZrm</a>:</td></tr>
<tr><th id="1078">1078</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm" title='llvm::X86::VMOVUPSZ128rm' data-ref="llvm::X86::VMOVUPSZ128rm" data-ref-filename="llvm..X86..VMOVUPSZ128rm">VMOVUPSZ128rm</a>:</td></tr>
<tr><th id="1079">1079</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm" title='llvm::X86::VMOVUPSZ256rm' data-ref="llvm::X86::VMOVUPSZ256rm" data-ref-filename="llvm..X86..VMOVUPSZ256rm">VMOVUPSZ256rm</a>:</td></tr>
<tr><th id="1080">1080</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm_NOVLX" title='llvm::X86::VMOVUPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ128rm_NOVLX">VMOVUPSZ128rm_NOVLX</a>:</td></tr>
<tr><th id="1081">1081</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm_NOVLX" title='llvm::X86::VMOVUPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ256rm_NOVLX">VMOVUPSZ256rm_NOVLX</a>:</td></tr>
<tr><th id="1082">1082</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZrm" title='llvm::X86::VMOVUPSZrm' data-ref="llvm::X86::VMOVUPSZrm" data-ref-filename="llvm..X86..VMOVUPSZrm">VMOVUPSZrm</a>: {</td></tr>
<tr><th id="1083">1083</th><td>    <i>// Loads from constant pools are trivially rematerializable.</i></td></tr>
<tr><th id="1084">1084</th><td>    <b>if</b> (<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1085">1085</th><td>        <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt" data-ref-filename="llvm..X86..AddrScaleAmt">AddrScaleAmt</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="1086">1086</th><td>        <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1087">1087</th><td>        <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1088">1088</th><td>        <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE" title='llvm::MachineInstr::isDereferenceableInvariantLoad' data-ref="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE" data-ref-filename="_ZNK4llvm12MachineInstr30isDereferenceableInvariantLoadEPNS_9AAResultsE">isDereferenceableInvariantLoad</a>(<a class="local col1 ref" href="#51AA" title='AA' data-ref="51AA" data-ref-filename="51AA">AA</a>)) {</td></tr>
<tr><th id="1089">1089</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="52BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="52BaseReg" data-ref-filename="52BaseReg">BaseReg</dfn> = <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1090">1090</th><td>      <b>if</b> (<a class="local col2 ref" href="#52BaseReg" title='BaseReg' data-ref="52BaseReg" data-ref-filename="52BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var> || <a class="local col2 ref" href="#52BaseReg" title='BaseReg' data-ref="52BaseReg" data-ref-filename="52BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>)</td></tr>
<tr><th id="1091">1091</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1092">1092</th><td>      <i>// Allow re-materialization of PIC load.</i></td></tr>
<tr><th id="1093">1093</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ReMatPICStubLoad" title='ReMatPICStubLoad' data-use='m' data-ref="ReMatPICStubLoad" data-ref-filename="ReMatPICStubLoad">ReMatPICStubLoad</a> &amp;&amp; <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>())</td></tr>
<tr><th id="1094">1094</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1095">1095</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="53MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="53MF" data-ref-filename="53MF">MF</dfn> = *<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1096">1096</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="54MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="54MRI" data-ref-filename="54MRI">MRI</dfn> = <a class="local col3 ref" href="#53MF" title='MF' data-ref="53MF" data-ref-filename="53MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1097">1097</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE" title='regIsPICBase' data-use='c' data-ref="_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE">regIsPICBase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#52BaseReg" title='BaseReg' data-ref="52BaseReg" data-ref-filename="52BaseReg">BaseReg</a>, <a class="local col4 ref" href="#54MRI" title='MRI' data-ref="54MRI" data-ref-filename="54MRI">MRI</a>);</td></tr>
<tr><th id="1098">1098</th><td>    }</td></tr>
<tr><th id="1099">1099</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1100">1100</th><td>  }</td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>:</td></tr>
<tr><th id="1103">1103</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a>: {</td></tr>
<tr><th id="1104">1104</th><td>    <b>if</b> (<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt" data-ref-filename="llvm..X86..AddrScaleAmt">AddrScaleAmt</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="1105">1105</th><td>        <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="1106">1106</th><td>        <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var> &amp;&amp;</td></tr>
<tr><th id="1107">1107</th><td>        !<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="1108">1108</th><td>      <i>// lea fi#, lea GV, etc. are all rematerializable.</i></td></tr>
<tr><th id="1109">1109</th><td>      <b>if</b> (!<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1110">1110</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1111">1111</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="55BaseReg" title='BaseReg' data-type='llvm::Register' data-ref="55BaseReg" data-ref-filename="55BaseReg">BaseReg</dfn> = <a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1112">1112</th><td>      <b>if</b> (<a class="local col5 ref" href="#55BaseReg" title='BaseReg' data-ref="55BaseReg" data-ref-filename="55BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var>)</td></tr>
<tr><th id="1113">1113</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1114">1114</th><td>      <i>// Allow re-materialization of lea PICBase + x.</i></td></tr>
<tr><th id="1115">1115</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="56MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="56MF" data-ref-filename="56MF">MF</dfn> = *<a class="local col0 ref" href="#50MI" title='MI' data-ref="50MI" data-ref-filename="50MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1116">1116</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="57MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="57MRI" data-ref-filename="57MRI">MRI</dfn> = <a class="local col6 ref" href="#56MF" title='MF' data-ref="56MF" data-ref-filename="56MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1117">1117</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE" title='regIsPICBase' data-use='c' data-ref="_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZL12regIsPICBaseN4llvm8RegisterERKNS_19MachineRegisterInfoE">regIsPICBase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#55BaseReg" title='BaseReg' data-ref="55BaseReg" data-ref-filename="55BaseReg">BaseReg</a>, <a class="local col7 ref" href="#57MRI" title='MRI' data-ref="57MRI" data-ref-filename="57MRI">MRI</a>);</td></tr>
<tr><th id="1118">1118</th><td>    }</td></tr>
<tr><th id="1119">1119</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1120">1120</th><td>  }</td></tr>
<tr><th id="1121">1121</th><td>  }</td></tr>
<tr><th id="1122">1122</th><td>}</td></tr>
<tr><th id="1123">1123</th><td></td></tr>
<tr><th id="1124">1124</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::reMaterialize' data-ref="_ZNK4llvm12X86InstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEjRKS4_RKNS_18TargetRegisterInfoE">reMaterialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="58MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="58MBB" data-ref-filename="58MBB">MBB</dfn>,</td></tr>
<tr><th id="1125">1125</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="59I" title='I' data-type='MachineBasicBlock::iterator' data-ref="59I" data-ref-filename="59I">I</dfn>,</td></tr>
<tr><th id="1126">1126</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="60DestReg" title='DestReg' data-type='llvm::Register' data-ref="60DestReg" data-ref-filename="60DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="61SubIdx" title='SubIdx' data-type='unsigned int' data-ref="61SubIdx" data-ref-filename="61SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="1127">1127</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="62Orig" data-ref-filename="62Orig">Orig</dfn>,</td></tr>
<tr><th id="1128">1128</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="63TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="63TRI" data-ref-filename="63TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1129">1129</th><td>  <em>bool</em> <dfn class="local col4 decl" id="64ClobbersEFLAGS" title='ClobbersEFLAGS' data-type='bool' data-ref="64ClobbersEFLAGS" data-ref-filename="64ClobbersEFLAGS">ClobbersEFLAGS</dfn> = <a class="local col2 ref" href="#62Orig" title='Orig' data-ref="62Orig" data-ref-filename="62Orig">Orig</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, &amp;<a class="local col3 ref" href="#63TRI" title='TRI' data-ref="63TRI" data-ref-filename="63TRI">TRI</a>);</td></tr>
<tr><th id="1130">1130</th><td>  <b>if</b> (<a class="local col4 ref" href="#64ClobbersEFLAGS" title='ClobbersEFLAGS' data-ref="64ClobbersEFLAGS" data-ref-filename="64ClobbersEFLAGS">ClobbersEFLAGS</a> &amp;&amp; <a class="local col8 ref" href="#58MBB" title='MBB' data-ref="58MBB" data-ref-filename="58MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj" title='llvm::MachineBasicBlock::computeRegisterLiveness' data-ref="_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm17MachineBasicBlock23computeRegisterLivenessEPKNS_18TargetRegisterInfoENS_10MCRegisterENS_26MachineInstrBundleIteratorIKNS_12MachineInstrELb0EEEj">computeRegisterLiveness</a>(&amp;<a class="local col3 ref" href="#63TRI" title='TRI' data-ref="63TRI" data-ref-filename="63TRI">TRI</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a>) !=</td></tr>
<tr><th id="1131">1131</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::LQR_Dead" title='llvm::MachineBasicBlock::LQR_Dead' data-ref="llvm::MachineBasicBlock::LQR_Dead" data-ref-filename="llvm..MachineBasicBlock..LQR_Dead">LQR_Dead</a>) {</td></tr>
<tr><th id="1132">1132</th><td>    <i>// The instruction clobbers EFLAGS. Re-materialize as MOV32ri to avoid side</i></td></tr>
<tr><th id="1133">1133</th><td><i>    // effects.</i></td></tr>
<tr><th id="1134">1134</th><td>    <em>int</em> <dfn class="local col5 decl" id="65Value" title='Value' data-type='int' data-ref="65Value" data-ref-filename="65Value">Value</dfn>;</td></tr>
<tr><th id="1135">1135</th><td>    <b>switch</b> (<a class="local col2 ref" href="#62Orig" title='Orig' data-ref="62Orig" data-ref-filename="62Orig">Orig</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1136">1136</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r0" title='llvm::X86::MOV32r0' data-ref="llvm::X86::MOV32r0" data-ref-filename="llvm..X86..MOV32r0">MOV32r0</a>:  <a class="local col5 ref" href="#65Value" title='Value' data-ref="65Value" data-ref-filename="65Value">Value</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="1137">1137</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r1" title='llvm::X86::MOV32r1' data-ref="llvm::X86::MOV32r1" data-ref-filename="llvm..X86..MOV32r1">MOV32r1</a>:  <a class="local col5 ref" href="#65Value" title='Value' data-ref="65Value" data-ref-filename="65Value">Value</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="1138">1138</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r_1" title='llvm::X86::MOV32r_1' data-ref="llvm::X86::MOV32r_1" data-ref-filename="llvm..X86..MOV32r_1">MOV32r_1</a>: <a class="local col5 ref" href="#65Value" title='Value' data-ref="65Value" data-ref-filename="65Value">Value</a> = -<var>1</var>; <b>break</b>;</td></tr>
<tr><th id="1139">1139</th><td>    <b>default</b>:</td></tr>
<tr><th id="1140">1140</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected instruction!"</q>);</td></tr>
<tr><th id="1141">1141</th><td>    }</td></tr>
<tr><th id="1142">1142</th><td></td></tr>
<tr><th id="1143">1143</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="66DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="66DL" data-ref-filename="66DL">DL</dfn> = <a class="local col2 ref" href="#62Orig" title='Orig' data-ref="62Orig" data-ref-filename="62Orig">Orig</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1144">1144</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#58MBB" title='MBB' data-ref="58MBB" data-ref-filename="58MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a>, <a class="local col6 ref" href="#66DL" title='DL' data-ref="66DL" data-ref-filename="66DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ri" title='llvm::X86::MOV32ri' data-ref="llvm::X86::MOV32ri" data-ref-filename="llvm..X86..MOV32ri">MOV32ri</a>))</td></tr>
<tr><th id="1145">1145</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#62Orig" title='Orig' data-ref="62Orig" data-ref-filename="62Orig">Orig</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="1146">1146</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col5 ref" href="#65Value" title='Value' data-ref="65Value" data-ref-filename="65Value">Value</a>);</td></tr>
<tr><th id="1147">1147</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1148">1148</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="67MI" title='MI' data-type='llvm::MachineInstr *' data-ref="67MI" data-ref-filename="67MI">MI</dfn> = <a class="local col8 ref" href="#58MBB" title='MBB' data-ref="58MBB" data-ref-filename="58MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="local col2 ref" href="#62Orig" title='Orig' data-ref="62Orig" data-ref-filename="62Orig">Orig</a>);</td></tr>
<tr><th id="1149">1149</th><td>    <a class="local col8 ref" href="#58MBB" title='MBB' data-ref="58MBB" data-ref-filename="58MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a>, <a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI" data-ref-filename="67MI">MI</a>);</td></tr>
<tr><th id="1150">1150</th><td>  }</td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="68NewMI" title='NewMI' data-type='llvm::MachineInstr &amp;' data-ref="68NewMI" data-ref-filename="68NewMI">NewMI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#59I" title='I' data-ref="59I" data-ref-filename="59I">I</a>);</td></tr>
<tr><th id="1153">1153</th><td>  <a class="local col8 ref" href="#68NewMI" title='NewMI' data-ref="68NewMI" data-ref-filename="68NewMI">NewMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18substituteRegisterENS_8RegisterES1_jRKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::substituteRegister' data-ref="_ZN4llvm12MachineInstr18substituteRegisterENS_8RegisterES1_jRKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr18substituteRegisterENS_8RegisterES1_jRKNS_18TargetRegisterInfoE">substituteRegister</a>(<a class="local col2 ref" href="#62Orig" title='Orig' data-ref="62Orig" data-ref-filename="62Orig">Orig</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#60DestReg" title='DestReg' data-ref="60DestReg" data-ref-filename="60DestReg">DestReg</a>, <a class="local col1 ref" href="#61SubIdx" title='SubIdx' data-ref="61SubIdx" data-ref-filename="61SubIdx">SubIdx</a>, <a class="local col3 ref" href="#63TRI" title='TRI' data-ref="63TRI" data-ref-filename="63TRI">TRI</a>);</td></tr>
<tr><th id="1154">1154</th><td>}</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td><i class="doc">/// True if MI has a condition code def, e.g. EFLAGS, that is not marked dead.</i></td></tr>
<tr><th id="1157">1157</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo18hasLiveCondCodeDefERNS_12MachineInstrE" title='llvm::X86InstrInfo::hasLiveCondCodeDef' data-ref="_ZNK4llvm12X86InstrInfo18hasLiveCondCodeDefERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo18hasLiveCondCodeDefERNS_12MachineInstrE">hasLiveCondCodeDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="69MI" data-ref-filename="69MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1158">1158</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="70i" title='i' data-type='unsigned int' data-ref="70i" data-ref-filename="70i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="71e" title='e' data-type='unsigned int' data-ref="71e" data-ref-filename="71e">e</dfn> = <a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI" data-ref-filename="69MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#70i" title='i' data-ref="70i" data-ref-filename="70i">i</a> != <a class="local col1 ref" href="#71e" title='e' data-ref="71e" data-ref-filename="71e">e</a>; ++<a class="local col0 ref" href="#70i" title='i' data-ref="70i" data-ref-filename="70i">i</a>) {</td></tr>
<tr><th id="1159">1159</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="72MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="72MO" data-ref-filename="72MO">MO</dfn> = <a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI" data-ref-filename="69MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#70i" title='i' data-ref="70i" data-ref-filename="70i">i</a>);</td></tr>
<tr><th id="1160">1160</th><td>    <b>if</b> (<a class="local col2 ref" href="#72MO" title='MO' data-ref="72MO" data-ref-filename="72MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#72MO" title='MO' data-ref="72MO" data-ref-filename="72MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp;</td></tr>
<tr><th id="1161">1161</th><td>        <a class="local col2 ref" href="#72MO" title='MO' data-ref="72MO" data-ref-filename="72MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a> &amp;&amp; !<a class="local col2 ref" href="#72MO" title='MO' data-ref="72MO" data-ref-filename="72MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="1162">1162</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1163">1163</th><td>    }</td></tr>
<tr><th id="1164">1164</th><td>  }</td></tr>
<tr><th id="1165">1165</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1166">1166</th><td>}</td></tr>
<tr><th id="1167">1167</th><td></td></tr>
<tr><th id="1168">1168</th><td><i class="doc" data-doc="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj">/// Check whether the shift count for a machine operand is non-zero.</i></td></tr>
<tr><th id="1169">1169</th><td><b>inline</b> <em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" title='getTruncatedShiftCount' data-type='unsigned int getTruncatedShiftCount(const llvm::MachineInstr &amp; MI, unsigned int ShiftAmtOperandIdx)' data-ref="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" data-ref-filename="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj">getTruncatedShiftCount</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="73MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="73MI" data-ref-filename="73MI">MI</dfn>,</td></tr>
<tr><th id="1170">1170</th><td>                                              <em>unsigned</em> <dfn class="local col4 decl" id="74ShiftAmtOperandIdx" title='ShiftAmtOperandIdx' data-type='unsigned int' data-ref="74ShiftAmtOperandIdx" data-ref-filename="74ShiftAmtOperandIdx">ShiftAmtOperandIdx</dfn>) {</td></tr>
<tr><th id="1171">1171</th><td>  <i>// The shift count is six bits with the REX.W prefix and five bits without.</i></td></tr>
<tr><th id="1172">1172</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="75ShiftCountMask" title='ShiftCountMask' data-type='unsigned int' data-ref="75ShiftCountMask" data-ref-filename="75ShiftCountMask">ShiftCountMask</dfn> = (<a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI" data-ref-filename="73MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::REX_W" title='llvm::X86II::REX_W' data-ref="llvm::X86II::REX_W" data-ref-filename="llvm..X86II..REX_W">REX_W</a>) ? <var>63</var> : <var>31</var>;</td></tr>
<tr><th id="1173">1173</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="76Imm" title='Imm' data-type='unsigned int' data-ref="76Imm" data-ref-filename="76Imm">Imm</dfn> = <a class="local col3 ref" href="#73MI" title='MI' data-ref="73MI" data-ref-filename="73MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74ShiftAmtOperandIdx" title='ShiftAmtOperandIdx' data-ref="74ShiftAmtOperandIdx" data-ref-filename="74ShiftAmtOperandIdx">ShiftAmtOperandIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1174">1174</th><td>  <b>return</b> <a class="local col6 ref" href="#76Imm" title='Imm' data-ref="76Imm" data-ref-filename="76Imm">Imm</a> &amp; <a class="local col5 ref" href="#75ShiftCountMask" title='ShiftCountMask' data-ref="75ShiftCountMask" data-ref-filename="75ShiftCountMask">ShiftCountMask</a>;</td></tr>
<tr><th id="1175">1175</th><td>}</td></tr>
<tr><th id="1176">1176</th><td></td></tr>
<tr><th id="1177">1177</th><td><i class="doc" data-doc="_ZL27isTruncatedShiftCountForLEAj">/// Check whether the given shift count is appropriate</i></td></tr>
<tr><th id="1178">1178</th><td><i class="doc" data-doc="_ZL27isTruncatedShiftCountForLEAj">/// can be represented by a LEA instruction.</i></td></tr>
<tr><th id="1179">1179</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL27isTruncatedShiftCountForLEAj" title='isTruncatedShiftCountForLEA' data-type='bool isTruncatedShiftCountForLEA(unsigned int ShAmt)' data-ref="_ZL27isTruncatedShiftCountForLEAj" data-ref-filename="_ZL27isTruncatedShiftCountForLEAj">isTruncatedShiftCountForLEA</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="77ShAmt" title='ShAmt' data-type='unsigned int' data-ref="77ShAmt" data-ref-filename="77ShAmt">ShAmt</dfn>) {</td></tr>
<tr><th id="1180">1180</th><td>  <i>// Left shift instructions can be transformed into load-effective-address</i></td></tr>
<tr><th id="1181">1181</th><td><i>  // instructions if we can encode them appropriately.</i></td></tr>
<tr><th id="1182">1182</th><td><i>  // A LEA instruction utilizes a SIB byte to encode its scale factor.</i></td></tr>
<tr><th id="1183">1183</th><td><i>  // The SIB.scale field is two bits wide which means that we can encode any</i></td></tr>
<tr><th id="1184">1184</th><td><i>  // shift amount less than 4.</i></td></tr>
<tr><th id="1185">1185</th><td>  <b>return</b> <a class="local col7 ref" href="#77ShAmt" title='ShAmt' data-ref="77ShAmt" data-ref-filename="77ShAmt">ShAmt</a> &lt; <var>4</var> &amp;&amp; <a class="local col7 ref" href="#77ShAmt" title='ShAmt' data-ref="77ShAmt" data-ref-filename="77ShAmt">ShAmt</a> &gt; <var>0</var>;</td></tr>
<tr><th id="1186">1186</th><td>}</td></tr>
<tr><th id="1187">1187</th><td></td></tr>
<tr><th id="1188">1188</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" title='llvm::X86InstrInfo::classifyLEAReg' data-ref="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" data-ref-filename="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE">classifyLEAReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="78MI" data-ref-filename="78MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="79Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="79Src" data-ref-filename="79Src">Src</dfn>,</td></tr>
<tr><th id="1189">1189</th><td>                                  <em>unsigned</em> <dfn class="local col0 decl" id="80Opc" title='Opc' data-type='unsigned int' data-ref="80Opc" data-ref-filename="80Opc">Opc</dfn>, <em>bool</em> <dfn class="local col1 decl" id="81AllowSP" title='AllowSP' data-type='bool' data-ref="81AllowSP" data-ref-filename="81AllowSP">AllowSP</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col2 decl" id="82NewSrc" title='NewSrc' data-type='llvm::Register &amp;' data-ref="82NewSrc" data-ref-filename="82NewSrc">NewSrc</dfn>,</td></tr>
<tr><th id="1190">1190</th><td>                                  <em>bool</em> &amp;<dfn class="local col3 decl" id="83isKill" title='isKill' data-type='bool &amp;' data-ref="83isKill" data-ref-filename="83isKill">isKill</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="84ImplicitOp" title='ImplicitOp' data-type='llvm::MachineOperand &amp;' data-ref="84ImplicitOp" data-ref-filename="84ImplicitOp">ImplicitOp</dfn>,</td></tr>
<tr><th id="1191">1191</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="local col5 decl" id="85LV" title='LV' data-type='llvm::LiveVariables *' data-ref="85LV" data-ref-filename="85LV">LV</dfn>) <em>const</em> {</td></tr>
<tr><th id="1192">1192</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="86MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="86MF" data-ref-filename="86MF">MF</dfn> = *<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1193">1193</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="87RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="87RC" data-ref-filename="87RC">RC</dfn>;</td></tr>
<tr><th id="1194">1194</th><td>  <b>if</b> (<a class="local col1 ref" href="#81AllowSP" title='AllowSP' data-ref="81AllowSP" data-ref-filename="81AllowSP">AllowSP</a>) {</td></tr>
<tr><th id="1195">1195</th><td>    <a class="local col7 ref" href="#87RC" title='RC' data-ref="87RC" data-ref-filename="87RC">RC</a> = <a class="local col0 ref" href="#80Opc" title='Opc' data-ref="80Opc" data-ref-filename="80Opc">Opc</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a> ? &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a> : &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>;</td></tr>
<tr><th id="1196">1196</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1197">1197</th><td>    <a class="local col7 ref" href="#87RC" title='RC' data-ref="87RC" data-ref-filename="87RC">RC</a> = <a class="local col0 ref" href="#80Opc" title='Opc' data-ref="80Opc" data-ref-filename="80Opc">Opc</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a> ?</td></tr>
<tr><th id="1198">1198</th><td>      &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_NOSPRegClass" title='llvm::X86::GR64_NOSPRegClass' data-ref="llvm::X86::GR64_NOSPRegClass" data-ref-filename="llvm..X86..GR64_NOSPRegClass">GR64_NOSPRegClass</a> : &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32_NOSPRegClass" title='llvm::X86::GR32_NOSPRegClass' data-ref="llvm::X86::GR32_NOSPRegClass" data-ref-filename="llvm..X86..GR32_NOSPRegClass">GR32_NOSPRegClass</a>;</td></tr>
<tr><th id="1199">1199</th><td>  }</td></tr>
<tr><th id="1200">1200</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="88SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="88SrcReg" data-ref-filename="88SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src" data-ref-filename="79Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1201">1201</th><td></td></tr>
<tr><th id="1202">1202</th><td>  <i>// For both LEA64 and LEA32 the register already has essentially the right</i></td></tr>
<tr><th id="1203">1203</th><td><i>  // type (32-bit or 64-bit) we may just need to forbid SP.</i></td></tr>
<tr><th id="1204">1204</th><td>  <b>if</b> (<a class="local col0 ref" href="#80Opc" title='Opc' data-ref="80Opc" data-ref-filename="80Opc">Opc</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a>) {</td></tr>
<tr><th id="1205">1205</th><td>    <a class="local col2 ref" href="#82NewSrc" title='NewSrc' data-ref="82NewSrc" data-ref-filename="82NewSrc">NewSrc</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#88SrcReg" title='SrcReg' data-ref="88SrcReg" data-ref-filename="88SrcReg">SrcReg</a>;</td></tr>
<tr><th id="1206">1206</th><td>    <a class="local col3 ref" href="#83isKill" title='isKill' data-ref="83isKill" data-ref-filename="83isKill">isKill</a> = <a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src" data-ref-filename="79Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1207">1207</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Src.isUndef() &amp;&amp; <q>"Undef op doesn't need optimization"</q>);</td></tr>
<tr><th id="1208">1208</th><td></td></tr>
<tr><th id="1209">1209</th><td>    <b>if</b> (<a class="local col2 ref" href="#82NewSrc" title='NewSrc' data-ref="82NewSrc" data-ref-filename="82NewSrc">NewSrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; !<a class="local col6 ref" href="#86MF" title='MF' data-ref="86MF" data-ref-filename="86MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#82NewSrc" title='NewSrc' data-ref="82NewSrc" data-ref-filename="82NewSrc">NewSrc</a>, <a class="local col7 ref" href="#87RC" title='RC' data-ref="87RC" data-ref-filename="87RC">RC</a>))</td></tr>
<tr><th id="1210">1210</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1211">1211</th><td></td></tr>
<tr><th id="1212">1212</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1213">1213</th><td>  }</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td>  <i>// This is for an LEA64_32r and incoming registers are 32-bit. One way or</i></td></tr>
<tr><th id="1216">1216</th><td><i>  // another we need to add 64-bit registers to the final MI.</i></td></tr>
<tr><th id="1217">1217</th><td>  <b>if</b> (<a class="local col8 ref" href="#88SrcReg" title='SrcReg' data-ref="88SrcReg" data-ref-filename="88SrcReg">SrcReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>()) {</td></tr>
<tr><th id="1218">1218</th><td>    <a class="local col4 ref" href="#84ImplicitOp" title='ImplicitOp' data-ref="84ImplicitOp" data-ref-filename="84ImplicitOp">ImplicitOp</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::operator=' data-ref="_ZN4llvm14MachineOperandaSERKS0_" data-ref-filename="_ZN4llvm14MachineOperandaSERKS0_">=</a> <a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src" data-ref-filename="79Src">Src</a>;</td></tr>
<tr><th id="1219">1219</th><td>    <a class="local col4 ref" href="#84ImplicitOp" title='ImplicitOp' data-ref="84ImplicitOp" data-ref-filename="84ImplicitOp">ImplicitOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb" data-ref-filename="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>();</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>    <a class="local col2 ref" href="#82NewSrc" title='NewSrc' data-ref="82NewSrc" data-ref-filename="82NewSrc">NewSrc</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src" data-ref-filename="79Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>64</var>);</td></tr>
<tr><th id="1222">1222</th><td>    <a class="local col3 ref" href="#83isKill" title='isKill' data-ref="83isKill" data-ref-filename="83isKill">isKill</a> = <a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src" data-ref-filename="79Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1223">1223</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Src.isUndef() &amp;&amp; <q>"Undef op doesn't need optimization"</q>);</td></tr>
<tr><th id="1224">1224</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1225">1225</th><td>    <i>// Virtual register of the wrong class, we have to create a temporary 64-bit</i></td></tr>
<tr><th id="1226">1226</th><td><i>    // vreg to feed into the LEA.</i></td></tr>
<tr><th id="1227">1227</th><td>    <a class="local col2 ref" href="#82NewSrc" title='NewSrc' data-ref="82NewSrc" data-ref-filename="82NewSrc">NewSrc</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#86MF" title='MF' data-ref="86MF" data-ref-filename="86MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col7 ref" href="#87RC" title='RC' data-ref="87RC" data-ref-filename="87RC">RC</a>);</td></tr>
<tr><th id="1228">1228</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="89Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="89Copy" data-ref-filename="89Copy">Copy</dfn> =</td></tr>
<tr><th id="1229">1229</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a></span>, <a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>))</td></tr>
<tr><th id="1230">1230</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#82NewSrc" title='NewSrc' data-ref="82NewSrc" data-ref-filename="82NewSrc">NewSrc</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_32bit" title='llvm::X86::sub_32bit' data-ref="llvm::X86::sub_32bit" data-ref-filename="llvm..X86..sub_32bit">sub_32bit</a>)</td></tr>
<tr><th id="1231">1231</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#79Src" title='Src' data-ref="79Src" data-ref-filename="79Src">Src</a>);</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>    <i>// Which is obviously going to be dead after we're done with it.</i></td></tr>
<tr><th id="1234">1234</th><td>    <a class="local col3 ref" href="#83isKill" title='isKill' data-ref="83isKill" data-ref-filename="83isKill">isKill</a> = <b>true</b>;</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td>    <b>if</b> (<a class="local col5 ref" href="#85LV" title='LV' data-ref="85LV" data-ref-filename="85LV">LV</a>)</td></tr>
<tr><th id="1237">1237</th><td>      <a class="local col5 ref" href="#85LV" title='LV' data-ref="85LV" data-ref-filename="85LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_">replaceKillInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#88SrcReg" title='SrcReg' data-ref="88SrcReg" data-ref-filename="88SrcReg">SrcReg</a>, <span class='refarg'><a class="local col8 ref" href="#78MI" title='MI' data-ref="78MI" data-ref-filename="78MI">MI</a></span>, <span class='refarg'>*<a class="local col9 ref" href="#89Copy" title='Copy' data-ref="89Copy" data-ref-filename="89Copy">Copy</a></span>);</td></tr>
<tr><th id="1238">1238</th><td>  }</td></tr>
<tr><th id="1239">1239</th><td></td></tr>
<tr><th id="1240">1240</th><td>  <i>// We've set all the parameters without issue.</i></td></tr>
<tr><th id="1241">1241</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1242">1242</th><td>}</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" title='llvm::X86InstrInfo::convertToThreeAddressWithLEA' data-ref="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" data-ref-filename="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464">convertToThreeAddressWithLEA</dfn>(</td></tr>
<tr><th id="1245">1245</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="90MIOpc" title='MIOpc' data-type='unsigned int' data-ref="90MIOpc" data-ref-filename="90MIOpc">MIOpc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> &amp;<dfn class="local col1 decl" id="91MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="91MFI" data-ref-filename="91MFI">MFI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="92MI" data-ref-filename="92MI">MI</dfn>,</td></tr>
<tr><th id="1246">1246</th><td>    <a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="local col3 decl" id="93LV" title='LV' data-type='llvm::LiveVariables *' data-ref="93LV" data-ref-filename="93LV">LV</dfn>, <em>bool</em> <dfn class="local col4 decl" id="94Is8BitOp" title='Is8BitOp' data-type='bool' data-ref="94Is8BitOp" data-ref-filename="94Is8BitOp">Is8BitOp</dfn>) <em>const</em> {</td></tr>
<tr><th id="1247">1247</th><td>  <i>// We handle 8-bit adds and various 16-bit opcodes in the switch below.</i></td></tr>
<tr><th id="1248">1248</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="95RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="95RegInfo" data-ref-filename="95RegInfo">RegInfo</dfn> = <a class="local col1 ref" href="#91MFI" title='MFI' data-ref="91MFI" data-ref-filename="91MFI">MFI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1249">1249</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Is8BitOp || RegInfo.getTargetRegisterInfo()-&gt;getRegSizeInBits(</td></tr>
<tr><th id="1250">1250</th><td>              *RegInfo.getRegClass(MI.getOperand(<var>0</var>).getReg())) == <var>16</var>) &amp;&amp;</td></tr>
<tr><th id="1251">1251</th><td>         <q>"Unexpected type for LEA transform"</q>);</td></tr>
<tr><th id="1252">1252</th><td></td></tr>
<tr><th id="1253">1253</th><td>  <i>// TODO: For a 32-bit target, we need to adjust the LEA variables with</i></td></tr>
<tr><th id="1254">1254</th><td><i>  // something like this:</i></td></tr>
<tr><th id="1255">1255</th><td><i>  //   Opcode = X86::LEA32r;</i></td></tr>
<tr><th id="1256">1256</th><td><i>  //   InRegLEA = RegInfo.createVirtualRegister(&amp;X86::GR32_NOSPRegClass);</i></td></tr>
<tr><th id="1257">1257</th><td><i>  //   OutRegLEA =</i></td></tr>
<tr><th id="1258">1258</th><td><i>  //       Is8BitOp ? RegInfo.createVirtualRegister(&amp;X86::GR32ABCD_RegClass)</i></td></tr>
<tr><th id="1259">1259</th><td><i>  //                : RegInfo.createVirtualRegister(&amp;X86::GR32RegClass);</i></td></tr>
<tr><th id="1260">1260</th><td>  <b>if</b> (!<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>())</td></tr>
<tr><th id="1261">1261</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="96Opcode" title='Opcode' data-type='unsigned int' data-ref="96Opcode" data-ref-filename="96Opcode">Opcode</dfn> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a>;</td></tr>
<tr><th id="1264">1264</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="97InRegLEA" title='InRegLEA' data-type='llvm::Register' data-ref="97InRegLEA" data-ref-filename="97InRegLEA">InRegLEA</dfn> = <a class="local col5 ref" href="#95RegInfo" title='RegInfo' data-ref="95RegInfo" data-ref-filename="95RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_NOSPRegClass" title='llvm::X86::GR64_NOSPRegClass' data-ref="llvm::X86::GR64_NOSPRegClass" data-ref-filename="llvm..X86..GR64_NOSPRegClass">GR64_NOSPRegClass</a>);</td></tr>
<tr><th id="1265">1265</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="98OutRegLEA" title='OutRegLEA' data-type='llvm::Register' data-ref="98OutRegLEA" data-ref-filename="98OutRegLEA">OutRegLEA</dfn> = <a class="local col5 ref" href="#95RegInfo" title='RegInfo' data-ref="95RegInfo" data-ref-filename="95RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>);</td></tr>
<tr><th id="1266">1266</th><td></td></tr>
<tr><th id="1267">1267</th><td>  <i>// Build and insert into an implicit UNDEF value. This is OK because</i></td></tr>
<tr><th id="1268">1268</th><td><i>  // we will be shifting and then extracting the lower 8/16-bits.</i></td></tr>
<tr><th id="1269">1269</th><td><i>  // This has the potential to cause partial register stall. e.g.</i></td></tr>
<tr><th id="1270">1270</th><td><i>  //   movw    (%rbp,%rcx,2), %dx</i></td></tr>
<tr><th id="1271">1271</th><td><i>  //   leal    -65(%rdx), %esi</i></td></tr>
<tr><th id="1272">1272</th><td><i>  // But testing has shown this *does* help performance in 64-bit mode (at</i></td></tr>
<tr><th id="1273">1273</th><td><i>  // least on modern x86 machines).</i></td></tr>
<tr><th id="1274">1274</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="99MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="99MBBI" data-ref-filename="99MBBI">MBBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="1275">1275</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="100Dest" title='Dest' data-type='llvm::Register' data-ref="100Dest" data-ref-filename="100Dest">Dest</dfn> = <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1276">1276</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="101Src" title='Src' data-type='llvm::Register' data-ref="101Src" data-ref-filename="101Src">Src</dfn> = <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1277">1277</th><td>  <em>bool</em> <dfn class="local col2 decl" id="102IsDead" title='IsDead' data-type='bool' data-ref="102IsDead" data-ref-filename="102IsDead">IsDead</dfn> = <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="1278">1278</th><td>  <em>bool</em> <dfn class="local col3 decl" id="103IsKill" title='IsKill' data-type='bool' data-ref="103IsKill" data-ref-filename="103IsKill">IsKill</dfn> = <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1279">1279</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="104SubReg" title='SubReg' data-type='unsigned int' data-ref="104SubReg" data-ref-filename="104SubReg">SubReg</dfn> = <a class="local col4 ref" href="#94Is8BitOp" title='Is8BitOp' data-ref="94Is8BitOp" data-ref-filename="94Is8BitOp">Is8BitOp</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_8bit" title='llvm::X86::sub_8bit' data-ref="llvm::X86::sub_8bit" data-ref-filename="llvm..X86..sub_8bit">sub_8bit</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_16bit" title='llvm::X86::sub_16bit' data-ref="llvm::X86::sub_16bit" data-ref-filename="llvm..X86..sub_16bit">sub_16bit</a>;</td></tr>
<tr><th id="1280">1280</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MI.getOperand(<var>1</var>).isUndef() &amp;&amp; <q>"Undef op doesn't need optimization"</q>);</td></tr>
<tr><th id="1281">1281</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#91MFI" title='MFI' data-ref="91MFI" data-ref-filename="91MFI">MFI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI" data-ref-filename="99MBBI">MBBI</a>, <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMPLICIT_DEF" title='llvm::X86::IMPLICIT_DEF' data-ref="llvm::X86::IMPLICIT_DEF" data-ref-filename="llvm..X86..IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#97InRegLEA" title='InRegLEA' data-ref="97InRegLEA" data-ref-filename="97InRegLEA">InRegLEA</a>);</td></tr>
<tr><th id="1282">1282</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="105InsMI" title='InsMI' data-type='llvm::MachineInstr *' data-ref="105InsMI" data-ref-filename="105InsMI">InsMI</dfn> =</td></tr>
<tr><th id="1283">1283</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#91MFI" title='MFI' data-ref="91MFI" data-ref-filename="91MFI">MFI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI" data-ref-filename="99MBBI">MBBI</a>, <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>))</td></tr>
<tr><th id="1284">1284</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#97InRegLEA" title='InRegLEA' data-ref="97InRegLEA" data-ref-filename="97InRegLEA">InRegLEA</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>, <a class="local col4 ref" href="#104SubReg" title='SubReg' data-ref="104SubReg" data-ref-filename="104SubReg">SubReg</a>)</td></tr>
<tr><th id="1285">1285</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101Src" title='Src' data-ref="101Src" data-ref-filename="101Src">Src</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#103IsKill" title='IsKill' data-ref="103IsKill" data-ref-filename="103IsKill">IsKill</a>));</td></tr>
<tr><th id="1286">1286</th><td></td></tr>
<tr><th id="1287">1287</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="106MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="106MIB" data-ref-filename="106MIB">MIB</dfn> =</td></tr>
<tr><th id="1288">1288</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#91MFI" title='MFI' data-ref="91MFI" data-ref-filename="91MFI">MFI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI" data-ref-filename="99MBBI">MBBI</a>, <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#96Opcode" title='Opcode' data-ref="96Opcode" data-ref-filename="96Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#98OutRegLEA" title='OutRegLEA' data-ref="98OutRegLEA" data-ref-filename="98OutRegLEA">OutRegLEA</a>);</td></tr>
<tr><th id="1289">1289</th><td>  <b>switch</b> (<a class="local col0 ref" href="#90MIOpc" title='MIOpc' data-ref="90MIOpc" data-ref-filename="90MIOpc">MIOpc</a>) {</td></tr>
<tr><th id="1290">1290</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="1291">1291</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL8ri" title='llvm::X86::SHL8ri' data-ref="llvm::X86::SHL8ri" data-ref-filename="llvm..X86..SHL8ri">SHL8ri</a>:</td></tr>
<tr><th id="1292">1292</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL16ri" title='llvm::X86::SHL16ri' data-ref="llvm::X86::SHL16ri" data-ref-filename="llvm..X86..SHL16ri">SHL16ri</a>: {</td></tr>
<tr><th id="1293">1293</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="107ShAmt" title='ShAmt' data-type='unsigned int' data-ref="107ShAmt" data-ref-filename="107ShAmt">ShAmt</dfn> = <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1294">1294</th><td>    <a class="local col6 ref" href="#106MIB" title='MIB' data-ref="106MIB" data-ref-filename="106MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1ULL</var> &lt;&lt; <a class="local col7 ref" href="#107ShAmt" title='ShAmt' data-ref="107ShAmt" data-ref-filename="107ShAmt">ShAmt</a>)</td></tr>
<tr><th id="1295">1295</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#97InRegLEA" title='InRegLEA' data-ref="97InRegLEA" data-ref-filename="97InRegLEA">InRegLEA</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>);</td></tr>
<tr><th id="1296">1296</th><td>    <b>break</b>;</td></tr>
<tr><th id="1297">1297</th><td>  }</td></tr>
<tr><th id="1298">1298</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC8r" title='llvm::X86::INC8r' data-ref="llvm::X86::INC8r" data-ref-filename="llvm..X86..INC8r">INC8r</a>:</td></tr>
<tr><th id="1299">1299</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC16r" title='llvm::X86::INC16r' data-ref="llvm::X86::INC16r" data-ref-filename="llvm..X86..INC16r">INC16r</a>:</td></tr>
<tr><th id="1300">1300</th><td>    <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL12addRegOffsetERKNS_19MachineInstrBuilderEjbi" title='llvm::addRegOffset' data-ref="_ZN4llvmL12addRegOffsetERKNS_19MachineInstrBuilderEjbi" data-ref-filename="_ZN4llvmL12addRegOffsetERKNS_19MachineInstrBuilderEjbi">addRegOffset</a>(<a class="local col6 ref" href="#106MIB" title='MIB' data-ref="106MIB" data-ref-filename="106MIB">MIB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#97InRegLEA" title='InRegLEA' data-ref="97InRegLEA" data-ref-filename="97InRegLEA">InRegLEA</a>, <b>true</b>, <var>1</var>);</td></tr>
<tr><th id="1301">1301</th><td>    <b>break</b>;</td></tr>
<tr><th id="1302">1302</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC8r" title='llvm::X86::DEC8r' data-ref="llvm::X86::DEC8r" data-ref-filename="llvm..X86..DEC8r">DEC8r</a>:</td></tr>
<tr><th id="1303">1303</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC16r" title='llvm::X86::DEC16r' data-ref="llvm::X86::DEC16r" data-ref-filename="llvm..X86..DEC16r">DEC16r</a>:</td></tr>
<tr><th id="1304">1304</th><td>    <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL12addRegOffsetERKNS_19MachineInstrBuilderEjbi" title='llvm::addRegOffset' data-ref="_ZN4llvmL12addRegOffsetERKNS_19MachineInstrBuilderEjbi" data-ref-filename="_ZN4llvmL12addRegOffsetERKNS_19MachineInstrBuilderEjbi">addRegOffset</a>(<a class="local col6 ref" href="#106MIB" title='MIB' data-ref="106MIB" data-ref-filename="106MIB">MIB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#97InRegLEA" title='InRegLEA' data-ref="97InRegLEA" data-ref-filename="97InRegLEA">InRegLEA</a>, <b>true</b>, -<var>1</var>);</td></tr>
<tr><th id="1305">1305</th><td>    <b>break</b>;</td></tr>
<tr><th id="1306">1306</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8ri" title='llvm::X86::ADD8ri' data-ref="llvm::X86::ADD8ri" data-ref-filename="llvm..X86..ADD8ri">ADD8ri</a>:</td></tr>
<tr><th id="1307">1307</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8ri_DB" title='llvm::X86::ADD8ri_DB' data-ref="llvm::X86::ADD8ri_DB" data-ref-filename="llvm..X86..ADD8ri_DB">ADD8ri_DB</a>:</td></tr>
<tr><th id="1308">1308</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri" title='llvm::X86::ADD16ri' data-ref="llvm::X86::ADD16ri" data-ref-filename="llvm..X86..ADD16ri">ADD16ri</a>:</td></tr>
<tr><th id="1309">1309</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri8" title='llvm::X86::ADD16ri8' data-ref="llvm::X86::ADD16ri8" data-ref-filename="llvm..X86..ADD16ri8">ADD16ri8</a>:</td></tr>
<tr><th id="1310">1310</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri_DB" title='llvm::X86::ADD16ri_DB' data-ref="llvm::X86::ADD16ri_DB" data-ref-filename="llvm..X86..ADD16ri_DB">ADD16ri_DB</a>:</td></tr>
<tr><th id="1311">1311</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri8_DB" title='llvm::X86::ADD16ri8_DB' data-ref="llvm::X86::ADD16ri8_DB" data-ref-filename="llvm..X86..ADD16ri8_DB">ADD16ri8_DB</a>:</td></tr>
<tr><th id="1312">1312</th><td>    <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL12addRegOffsetERKNS_19MachineInstrBuilderEjbi" title='llvm::addRegOffset' data-ref="_ZN4llvmL12addRegOffsetERKNS_19MachineInstrBuilderEjbi" data-ref-filename="_ZN4llvmL12addRegOffsetERKNS_19MachineInstrBuilderEjbi">addRegOffset</a>(<a class="local col6 ref" href="#106MIB" title='MIB' data-ref="106MIB" data-ref-filename="106MIB">MIB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#97InRegLEA" title='InRegLEA' data-ref="97InRegLEA" data-ref-filename="97InRegLEA">InRegLEA</a>, <b>true</b>, <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1313">1313</th><td>    <b>break</b>;</td></tr>
<tr><th id="1314">1314</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rr" title='llvm::X86::ADD8rr' data-ref="llvm::X86::ADD8rr" data-ref-filename="llvm..X86..ADD8rr">ADD8rr</a>:</td></tr>
<tr><th id="1315">1315</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rr_DB" title='llvm::X86::ADD8rr_DB' data-ref="llvm::X86::ADD8rr_DB" data-ref-filename="llvm..X86..ADD8rr_DB">ADD8rr_DB</a>:</td></tr>
<tr><th id="1316">1316</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rr" title='llvm::X86::ADD16rr' data-ref="llvm::X86::ADD16rr" data-ref-filename="llvm..X86..ADD16rr">ADD16rr</a>:</td></tr>
<tr><th id="1317">1317</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rr_DB" title='llvm::X86::ADD16rr_DB' data-ref="llvm::X86::ADD16rr_DB" data-ref-filename="llvm..X86..ADD16rr_DB">ADD16rr_DB</a>: {</td></tr>
<tr><th id="1318">1318</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="108Src2" title='Src2' data-type='llvm::Register' data-ref="108Src2" data-ref-filename="108Src2">Src2</dfn> = <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1319">1319</th><td>    <em>bool</em> <dfn class="local col9 decl" id="109IsKill2" title='IsKill2' data-type='bool' data-ref="109IsKill2" data-ref-filename="109IsKill2">IsKill2</dfn> = <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1320">1320</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MI.getOperand(<var>2</var>).isUndef() &amp;&amp; <q>"Undef op doesn't need optimization"</q>);</td></tr>
<tr><th id="1321">1321</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="110InRegLEA2" title='InRegLEA2' data-type='unsigned int' data-ref="110InRegLEA2" data-ref-filename="110InRegLEA2">InRegLEA2</dfn> = <var>0</var>;</td></tr>
<tr><th id="1322">1322</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="111InsMI2" title='InsMI2' data-type='llvm::MachineInstr *' data-ref="111InsMI2" data-ref-filename="111InsMI2">InsMI2</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1323">1323</th><td>    <b>if</b> (<a class="local col1 ref" href="#101Src" title='Src' data-ref="101Src" data-ref-filename="101Src">Src</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col8 ref" href="#108Src2" title='Src2' data-ref="108Src2" data-ref-filename="108Src2">Src2</a>) {</td></tr>
<tr><th id="1324">1324</th><td>      <i>// ADD8rr/ADD16rr killed %reg1028, %reg1028</i></td></tr>
<tr><th id="1325">1325</th><td><i>      // just a single insert_subreg.</i></td></tr>
<tr><th id="1326">1326</th><td>      <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL9addRegRegERKNS_19MachineInstrBuilderEjbjb" title='llvm::addRegReg' data-ref="_ZN4llvmL9addRegRegERKNS_19MachineInstrBuilderEjbjb" data-ref-filename="_ZN4llvmL9addRegRegERKNS_19MachineInstrBuilderEjbjb">addRegReg</a>(<a class="local col6 ref" href="#106MIB" title='MIB' data-ref="106MIB" data-ref-filename="106MIB">MIB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#97InRegLEA" title='InRegLEA' data-ref="97InRegLEA" data-ref-filename="97InRegLEA">InRegLEA</a>, <b>true</b>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#97InRegLEA" title='InRegLEA' data-ref="97InRegLEA" data-ref-filename="97InRegLEA">InRegLEA</a>, <b>false</b>);</td></tr>
<tr><th id="1327">1327</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1328">1328</th><td>      <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>())</td></tr>
<tr><th id="1329">1329</th><td>        <a class="local col0 ref" href="#110InRegLEA2" title='InRegLEA2' data-ref="110InRegLEA2" data-ref-filename="110InRegLEA2">InRegLEA2</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#95RegInfo" title='RegInfo' data-ref="95RegInfo" data-ref-filename="95RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_NOSPRegClass" title='llvm::X86::GR64_NOSPRegClass' data-ref="llvm::X86::GR64_NOSPRegClass" data-ref-filename="llvm..X86..GR64_NOSPRegClass">GR64_NOSPRegClass</a>);</td></tr>
<tr><th id="1330">1330</th><td>      <b>else</b></td></tr>
<tr><th id="1331">1331</th><td>        <a class="local col0 ref" href="#110InRegLEA2" title='InRegLEA2' data-ref="110InRegLEA2" data-ref-filename="110InRegLEA2">InRegLEA2</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#95RegInfo" title='RegInfo' data-ref="95RegInfo" data-ref-filename="95RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32_NOSPRegClass" title='llvm::X86::GR32_NOSPRegClass' data-ref="llvm::X86::GR32_NOSPRegClass" data-ref-filename="llvm..X86..GR32_NOSPRegClass">GR32_NOSPRegClass</a>);</td></tr>
<tr><th id="1332">1332</th><td>      <i>// Build and insert into an implicit UNDEF value. This is OK because</i></td></tr>
<tr><th id="1333">1333</th><td><i>      // we will be shifting and then extracting the lower 8/16-bits.</i></td></tr>
<tr><th id="1334">1334</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#91MFI" title='MFI' data-ref="91MFI" data-ref-filename="91MFI">MFI</a></span>, &amp;*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#106MIB" title='MIB' data-ref="106MIB" data-ref-filename="106MIB">MIB</a>, <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMPLICIT_DEF" title='llvm::X86::IMPLICIT_DEF' data-ref="llvm::X86::IMPLICIT_DEF" data-ref-filename="llvm..X86..IMPLICIT_DEF">IMPLICIT_DEF</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#110InRegLEA2" title='InRegLEA2' data-ref="110InRegLEA2" data-ref-filename="110InRegLEA2">InRegLEA2</a>);</td></tr>
<tr><th id="1335">1335</th><td>      <a class="local col1 ref" href="#111InsMI2" title='InsMI2' data-ref="111InsMI2" data-ref-filename="111InsMI2">InsMI2</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#91MFI" title='MFI' data-ref="91MFI" data-ref-filename="91MFI">MFI</a></span>, &amp;*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#106MIB" title='MIB' data-ref="106MIB" data-ref-filename="106MIB">MIB</a>, <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>))</td></tr>
<tr><th id="1336">1336</th><td>                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#110InRegLEA2" title='InRegLEA2' data-ref="110InRegLEA2" data-ref-filename="110InRegLEA2">InRegLEA2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>, <a class="local col4 ref" href="#104SubReg" title='SubReg' data-ref="104SubReg" data-ref-filename="104SubReg">SubReg</a>)</td></tr>
<tr><th id="1337">1337</th><td>                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#108Src2" title='Src2' data-ref="108Src2" data-ref-filename="108Src2">Src2</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#109IsKill2" title='IsKill2' data-ref="109IsKill2" data-ref-filename="109IsKill2">IsKill2</a>));</td></tr>
<tr><th id="1338">1338</th><td>      <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL9addRegRegERKNS_19MachineInstrBuilderEjbjb" title='llvm::addRegReg' data-ref="_ZN4llvmL9addRegRegERKNS_19MachineInstrBuilderEjbjb" data-ref-filename="_ZN4llvmL9addRegRegERKNS_19MachineInstrBuilderEjbjb">addRegReg</a>(<a class="local col6 ref" href="#106MIB" title='MIB' data-ref="106MIB" data-ref-filename="106MIB">MIB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#97InRegLEA" title='InRegLEA' data-ref="97InRegLEA" data-ref-filename="97InRegLEA">InRegLEA</a>, <b>true</b>, <a class="local col0 ref" href="#110InRegLEA2" title='InRegLEA2' data-ref="110InRegLEA2" data-ref-filename="110InRegLEA2">InRegLEA2</a>, <b>true</b>);</td></tr>
<tr><th id="1339">1339</th><td>    }</td></tr>
<tr><th id="1340">1340</th><td>    <b>if</b> (<a class="local col3 ref" href="#93LV" title='LV' data-ref="93LV" data-ref-filename="93LV">LV</a> &amp;&amp; <a class="local col9 ref" href="#109IsKill2" title='IsKill2' data-ref="109IsKill2" data-ref-filename="109IsKill2">IsKill2</a> &amp;&amp; <a class="local col1 ref" href="#111InsMI2" title='InsMI2' data-ref="111InsMI2" data-ref-filename="111InsMI2">InsMI2</a>)</td></tr>
<tr><th id="1341">1341</th><td>      <a class="local col3 ref" href="#93LV" title='LV' data-ref="93LV" data-ref-filename="93LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_">replaceKillInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#108Src2" title='Src2' data-ref="108Src2" data-ref-filename="108Src2">Src2</a>, <span class='refarg'><a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a></span>, <span class='refarg'>*<a class="local col1 ref" href="#111InsMI2" title='InsMI2' data-ref="111InsMI2" data-ref-filename="111InsMI2">InsMI2</a></span>);</td></tr>
<tr><th id="1342">1342</th><td>    <b>break</b>;</td></tr>
<tr><th id="1343">1343</th><td>  }</td></tr>
<tr><th id="1344">1344</th><td>  }</td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="112NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="112NewMI" data-ref-filename="112NewMI">NewMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#106MIB" title='MIB' data-ref="106MIB" data-ref-filename="106MIB">MIB</a>;</td></tr>
<tr><th id="1347">1347</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="113ExtMI" title='ExtMI' data-type='llvm::MachineInstr *' data-ref="113ExtMI" data-ref-filename="113ExtMI">ExtMI</dfn> =</td></tr>
<tr><th id="1348">1348</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col1 ref" href="#91MFI" title='MFI' data-ref="91MFI" data-ref-filename="91MFI">MFI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#99MBBI" title='MBBI' data-ref="99MBBI" data-ref-filename="99MBBI">MBBI</a>, <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>))</td></tr>
<tr><th id="1349">1349</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#100Dest" title='Dest' data-ref="100Dest" data-ref-filename="100Dest">Dest</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col2 ref" href="#102IsDead" title='IsDead' data-ref="102IsDead" data-ref-filename="102IsDead">IsDead</a>))</td></tr>
<tr><th id="1350">1350</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#98OutRegLEA" title='OutRegLEA' data-ref="98OutRegLEA" data-ref-filename="98OutRegLEA">OutRegLEA</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>, <a class="local col4 ref" href="#104SubReg" title='SubReg' data-ref="104SubReg" data-ref-filename="104SubReg">SubReg</a>);</td></tr>
<tr><th id="1351">1351</th><td></td></tr>
<tr><th id="1352">1352</th><td>  <b>if</b> (<a class="local col3 ref" href="#93LV" title='LV' data-ref="93LV" data-ref-filename="93LV">LV</a>) {</td></tr>
<tr><th id="1353">1353</th><td>    <i>// Update live variables.</i></td></tr>
<tr><th id="1354">1354</th><td>    <a class="local col3 ref" href="#93LV" title='LV' data-ref="93LV" data-ref-filename="93LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE">getVarInfo</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#97InRegLEA" title='InRegLEA' data-ref="97InRegLEA" data-ref-filename="97InRegLEA">InRegLEA</a>).<a class="ref field" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills" data-ref-filename="llvm..LiveVariables..VarInfo..Kills">Kills</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col2 ref" href="#112NewMI" title='NewMI' data-ref="112NewMI" data-ref-filename="112NewMI">NewMI</a>);</td></tr>
<tr><th id="1355">1355</th><td>    <a class="local col3 ref" href="#93LV" title='LV' data-ref="93LV" data-ref-filename="93LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" title='llvm::LiveVariables::getVarInfo' data-ref="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveVariables10getVarInfoENS_8RegisterE">getVarInfo</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#98OutRegLEA" title='OutRegLEA' data-ref="98OutRegLEA" data-ref-filename="98OutRegLEA">OutRegLEA</a>).<a class="ref field" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables::VarInfo::Kills" title='llvm::LiveVariables::VarInfo::Kills' data-ref="llvm::LiveVariables::VarInfo::Kills" data-ref-filename="llvm..LiveVariables..VarInfo..Kills">Kills</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col3 ref" href="#113ExtMI" title='ExtMI' data-ref="113ExtMI" data-ref-filename="113ExtMI">ExtMI</a>);</td></tr>
<tr><th id="1356">1356</th><td>    <b>if</b> (<a class="local col3 ref" href="#103IsKill" title='IsKill' data-ref="103IsKill" data-ref-filename="103IsKill">IsKill</a>)</td></tr>
<tr><th id="1357">1357</th><td>      <a class="local col3 ref" href="#93LV" title='LV' data-ref="93LV" data-ref-filename="93LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_">replaceKillInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#101Src" title='Src' data-ref="101Src" data-ref-filename="101Src">Src</a>, <span class='refarg'><a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#105InsMI" title='InsMI' data-ref="105InsMI" data-ref-filename="105InsMI">InsMI</a></span>);</td></tr>
<tr><th id="1358">1358</th><td>    <b>if</b> (<a class="local col2 ref" href="#102IsDead" title='IsDead' data-ref="102IsDead" data-ref-filename="102IsDead">IsDead</a>)</td></tr>
<tr><th id="1359">1359</th><td>      <a class="local col3 ref" href="#93LV" title='LV' data-ref="93LV" data-ref-filename="93LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_">replaceKillInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#100Dest" title='Dest' data-ref="100Dest" data-ref-filename="100Dest">Dest</a>, <span class='refarg'><a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI" data-ref-filename="92MI">MI</a></span>, <span class='refarg'>*<a class="local col3 ref" href="#113ExtMI" title='ExtMI' data-ref="113ExtMI" data-ref-filename="113ExtMI">ExtMI</a></span>);</td></tr>
<tr><th id="1360">1360</th><td>  }</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td>  <b>return</b> <a class="local col3 ref" href="#113ExtMI" title='ExtMI' data-ref="113ExtMI" data-ref-filename="113ExtMI">ExtMI</a>;</td></tr>
<tr><th id="1363">1363</th><td>}</td></tr>
<tr><th id="1364">1364</th><td></td></tr>
<tr><th id="1365">1365</th><td><i class="doc">/// This method must be implemented by targets that</i></td></tr>
<tr><th id="1366">1366</th><td><i class="doc">/// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</i></td></tr>
<tr><th id="1367">1367</th><td><i class="doc">/// may be able to convert a two-address instruction into a true</i></td></tr>
<tr><th id="1368">1368</th><td><i class="doc">/// three-address instruction on demand.  This allows the X86 target (for</i></td></tr>
<tr><th id="1369">1369</th><td><i class="doc">/// example) to convert ADD and SHL instructions into LEA instructions if they</i></td></tr>
<tr><th id="1370">1370</th><td><i class="doc">/// would require register copies due to two-addressness.</i></td></tr>
<tr><th id="1371">1371</th><td><i class="doc">///</i></td></tr>
<tr><th id="1372">1372</th><td><i class="doc">/// This method returns a null pointer if the transformation cannot be</i></td></tr>
<tr><th id="1373">1373</th><td><i class="doc">/// performed, otherwise it returns the new instruction.</i></td></tr>
<tr><th id="1374">1374</th><td><i class="doc">///</i></td></tr>
<tr><th id="1375">1375</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="1376">1376</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418" title='llvm::X86InstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418" data-ref-filename="_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERNS_1210476418">convertToThreeAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> &amp;<dfn class="local col4 decl" id="114MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="114MFI" data-ref-filename="114MFI">MFI</dfn>,</td></tr>
<tr><th id="1377">1377</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="115MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="115MI" data-ref-filename="115MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/LiveVariables.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables" data-ref-filename="llvm..LiveVariables">LiveVariables</a> *<dfn class="local col6 decl" id="116LV" title='LV' data-type='llvm::LiveVariables *' data-ref="116LV" data-ref-filename="116LV">LV</dfn>) <em>const</em> {</td></tr>
<tr><th id="1378">1378</th><td>  <i>// The following opcodes also sets the condition code register(s). Only</i></td></tr>
<tr><th id="1379">1379</th><td><i>  // convert them to equivalent lea if the condition code register def's</i></td></tr>
<tr><th id="1380">1380</th><td><i>  // are dead!</i></td></tr>
<tr><th id="1381">1381</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm12X86InstrInfo18hasLiveCondCodeDefERNS_12MachineInstrE" title='llvm::X86InstrInfo::hasLiveCondCodeDef' data-ref="_ZNK4llvm12X86InstrInfo18hasLiveCondCodeDefERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo18hasLiveCondCodeDefERNS_12MachineInstrE">hasLiveCondCodeDef</a>(<span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>))</td></tr>
<tr><th id="1382">1382</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1383">1383</th><td></td></tr>
<tr><th id="1384">1384</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="117MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="117MF" data-ref-filename="117MF">MF</dfn> = *<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1385">1385</th><td>  <i>// All instructions input are two-addr instructions.  Get the known operands.</i></td></tr>
<tr><th id="1386">1386</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="118Dest" title='Dest' data-type='const llvm::MachineOperand &amp;' data-ref="118Dest" data-ref-filename="118Dest">Dest</dfn> = <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1387">1387</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="119Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="119Src" data-ref-filename="119Src">Src</dfn> = <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="1388">1388</th><td></td></tr>
<tr><th id="1389">1389</th><td>  <i>// Ideally, operations with undef should be folded before we get here, but we</i></td></tr>
<tr><th id="1390">1390</th><td><i>  // can't guarantee it. Bail out because optimizing undefs is a waste of time.</i></td></tr>
<tr><th id="1391">1391</th><td><i>  // Without this, we have to forward undef state to new register operands to</i></td></tr>
<tr><th id="1392">1392</th><td><i>  // avoid machine verifier errors.</i></td></tr>
<tr><th id="1393">1393</th><td>  <b>if</b> (<a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1394">1394</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1395">1395</th><td>  <b>if</b> (<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt; <var>2</var>)</td></tr>
<tr><th id="1396">1396</th><td>    <b>if</b> (<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="1397">1397</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="120NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1400">1400</th><td>  <em>bool</em> <dfn class="local col1 decl" id="121Is64Bit" title='Is64Bit' data-type='bool' data-ref="121Is64Bit" data-ref-filename="121Is64Bit">Is64Bit</dfn> = <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>();</td></tr>
<tr><th id="1401">1401</th><td></td></tr>
<tr><th id="1402">1402</th><td>  <em>bool</em> <dfn class="local col2 decl" id="122Is8BitOp" title='Is8BitOp' data-type='bool' data-ref="122Is8BitOp" data-ref-filename="122Is8BitOp">Is8BitOp</dfn> = <b>false</b>;</td></tr>
<tr><th id="1403">1403</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="123MIOpc" title='MIOpc' data-type='unsigned int' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</dfn> = <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1404">1404</th><td>  <b>switch</b> (<a class="local col3 ref" href="#123MIOpc" title='MIOpc' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</a>) {</td></tr>
<tr><th id="1405">1405</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="1406">1406</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL64ri" title='llvm::X86::SHL64ri' data-ref="llvm::X86::SHL64ri" data-ref-filename="llvm..X86..SHL64ri">SHL64ri</a>: {</td></tr>
<tr><th id="1407">1407</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() &gt;= <var>3</var> &amp;&amp; <q>"Unknown shift instruction!"</q>);</td></tr>
<tr><th id="1408">1408</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="124ShAmt" title='ShAmt' data-type='unsigned int' data-ref="124ShAmt" data-ref-filename="124ShAmt">ShAmt</dfn> = <a class="tu ref fn" href="#_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" title='getTruncatedShiftCount' data-use='c' data-ref="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" data-ref-filename="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj">getTruncatedShiftCount</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>, <var>2</var>);</td></tr>
<tr><th id="1409">1409</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL27isTruncatedShiftCountForLEAj" title='isTruncatedShiftCountForLEA' data-use='c' data-ref="_ZL27isTruncatedShiftCountForLEAj" data-ref-filename="_ZL27isTruncatedShiftCountForLEAj">isTruncatedShiftCountForLEA</a>(<a class="local col4 ref" href="#124ShAmt" title='ShAmt' data-ref="124ShAmt" data-ref-filename="124ShAmt">ShAmt</a>)) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1410">1410</th><td></td></tr>
<tr><th id="1411">1411</th><td>    <i>// LEA can't handle RSP.</i></td></tr>
<tr><th id="1412">1412</th><td>    <b>if</b> (<a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() &amp;&amp; !<a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(</td></tr>
<tr><th id="1413">1413</th><td>                                        <a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_NOSPRegClass" title='llvm::X86::GR64_NOSPRegClass' data-ref="llvm::X86::GR64_NOSPRegClass" data-ref-filename="llvm..X86..GR64_NOSPRegClass">GR64_NOSPRegClass</a>))</td></tr>
<tr><th id="1414">1414</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1415">1415</th><td></td></tr>
<tr><th id="1416">1416</th><td>    <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a></span>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a>))</td></tr>
<tr><th id="1417">1417</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>)</td></tr>
<tr><th id="1418">1418</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>)</td></tr>
<tr><th id="1419">1419</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1ULL</var> &lt;&lt; <a class="local col4 ref" href="#124ShAmt" title='ShAmt' data-ref="124ShAmt" data-ref-filename="124ShAmt">ShAmt</a>)</td></tr>
<tr><th id="1420">1420</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>)</td></tr>
<tr><th id="1421">1421</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1422">1422</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>);</td></tr>
<tr><th id="1423">1423</th><td>    <b>break</b>;</td></tr>
<tr><th id="1424">1424</th><td>  }</td></tr>
<tr><th id="1425">1425</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL32ri" title='llvm::X86::SHL32ri' data-ref="llvm::X86::SHL32ri" data-ref-filename="llvm..X86..SHL32ri">SHL32ri</a>: {</td></tr>
<tr><th id="1426">1426</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() &gt;= <var>3</var> &amp;&amp; <q>"Unknown shift instruction!"</q>);</td></tr>
<tr><th id="1427">1427</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="125ShAmt" title='ShAmt' data-type='unsigned int' data-ref="125ShAmt" data-ref-filename="125ShAmt">ShAmt</dfn> = <a class="tu ref fn" href="#_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" title='getTruncatedShiftCount' data-use='c' data-ref="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" data-ref-filename="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj">getTruncatedShiftCount</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>, <var>2</var>);</td></tr>
<tr><th id="1428">1428</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL27isTruncatedShiftCountForLEAj" title='isTruncatedShiftCountForLEA' data-use='c' data-ref="_ZL27isTruncatedShiftCountForLEAj" data-ref-filename="_ZL27isTruncatedShiftCountForLEAj">isTruncatedShiftCountForLEA</a>(<a class="local col5 ref" href="#125ShAmt" title='ShAmt' data-ref="125ShAmt" data-ref-filename="125ShAmt">ShAmt</a>)) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1429">1429</th><td></td></tr>
<tr><th id="1430">1430</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="126Opc" title='Opc' data-type='unsigned int' data-ref="126Opc" data-ref-filename="126Opc">Opc</dfn> = <a class="local col1 ref" href="#121Is64Bit" title='Is64Bit' data-ref="121Is64Bit" data-ref-filename="121Is64Bit">Is64Bit</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>;</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td>    <i>// LEA can't handle ESP.</i></td></tr>
<tr><th id="1433">1433</th><td>    <em>bool</em> <dfn class="local col7 decl" id="127isKill" title='isKill' data-type='bool' data-ref="127isKill" data-ref-filename="127isKill">isKill</dfn>;</td></tr>
<tr><th id="1434">1434</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="128SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="128SrcReg" data-ref-filename="128SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="1435">1435</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="129ImplicitOp" title='ImplicitOp' data-type='llvm::MachineOperand' data-ref="129ImplicitOp" data-ref-filename="129ImplicitOp">ImplicitOp</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>false</b>);</td></tr>
<tr><th id="1436">1436</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" title='llvm::X86InstrInfo::classifyLEAReg' data-ref="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" data-ref-filename="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE">classifyLEAReg</a>(<span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>, <a class="local col6 ref" href="#126Opc" title='Opc' data-ref="126Opc" data-ref-filename="126Opc">Opc</a>, <i>/*AllowSP=*/</i> <b>false</b>,</td></tr>
<tr><th id="1437">1437</th><td>                        <span class='refarg'><a class="local col8 ref" href="#128SrcReg" title='SrcReg' data-ref="128SrcReg" data-ref-filename="128SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col7 ref" href="#127isKill" title='isKill' data-ref="127isKill" data-ref-filename="127isKill">isKill</a></span>, <span class='refarg'><a class="local col9 ref" href="#129ImplicitOp" title='ImplicitOp' data-ref="129ImplicitOp" data-ref-filename="129ImplicitOp">ImplicitOp</a></span>, <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>))</td></tr>
<tr><th id="1438">1438</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1439">1439</th><td></td></tr>
<tr><th id="1440">1440</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="130MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="130MIB" data-ref-filename="130MIB">MIB</dfn> =</td></tr>
<tr><th id="1441">1441</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a></span>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#126Opc" title='Opc' data-ref="126Opc" data-ref-filename="126Opc">Opc</a>))</td></tr>
<tr><th id="1442">1442</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>)</td></tr>
<tr><th id="1443">1443</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>)</td></tr>
<tr><th id="1444">1444</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1ULL</var> &lt;&lt; <a class="local col5 ref" href="#125ShAmt" title='ShAmt' data-ref="125ShAmt" data-ref-filename="125ShAmt">ShAmt</a>)</td></tr>
<tr><th id="1445">1445</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#128SrcReg" title='SrcReg' data-ref="128SrcReg" data-ref-filename="128SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#127isKill" title='isKill' data-ref="127isKill" data-ref-filename="127isKill">isKill</a>))</td></tr>
<tr><th id="1446">1446</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1447">1447</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>);</td></tr>
<tr><th id="1448">1448</th><td>    <b>if</b> (<a class="local col9 ref" href="#129ImplicitOp" title='ImplicitOp' data-ref="129ImplicitOp" data-ref-filename="129ImplicitOp">ImplicitOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>)</td></tr>
<tr><th id="1449">1449</th><td>      <a class="local col0 ref" href="#130MIB" title='MIB' data-ref="130MIB" data-ref-filename="130MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#129ImplicitOp" title='ImplicitOp' data-ref="129ImplicitOp" data-ref-filename="129ImplicitOp">ImplicitOp</a>);</td></tr>
<tr><th id="1450">1450</th><td>    <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#130MIB" title='MIB' data-ref="130MIB" data-ref-filename="130MIB">MIB</a>;</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td>    <b>break</b>;</td></tr>
<tr><th id="1453">1453</th><td>  }</td></tr>
<tr><th id="1454">1454</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL8ri" title='llvm::X86::SHL8ri' data-ref="llvm::X86::SHL8ri" data-ref-filename="llvm..X86..SHL8ri">SHL8ri</a>:</td></tr>
<tr><th id="1455">1455</th><td>    <a class="local col2 ref" href="#122Is8BitOp" title='Is8BitOp' data-ref="122Is8BitOp" data-ref-filename="122Is8BitOp">Is8BitOp</a> = <b>true</b>;</td></tr>
<tr><th id="1456">1456</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1457">1457</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL16ri" title='llvm::X86::SHL16ri' data-ref="llvm::X86::SHL16ri" data-ref-filename="llvm..X86..SHL16ri">SHL16ri</a>: {</td></tr>
<tr><th id="1458">1458</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() &gt;= <var>3</var> &amp;&amp; <q>"Unknown shift instruction!"</q>);</td></tr>
<tr><th id="1459">1459</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="131ShAmt" title='ShAmt' data-type='unsigned int' data-ref="131ShAmt" data-ref-filename="131ShAmt">ShAmt</dfn> = <a class="tu ref fn" href="#_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" title='getTruncatedShiftCount' data-use='c' data-ref="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" data-ref-filename="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj">getTruncatedShiftCount</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>, <var>2</var>);</td></tr>
<tr><th id="1460">1460</th><td>    <b>if</b> (!<a class="tu ref fn" href="#_ZL27isTruncatedShiftCountForLEAj" title='isTruncatedShiftCountForLEA' data-use='c' data-ref="_ZL27isTruncatedShiftCountForLEAj" data-ref-filename="_ZL27isTruncatedShiftCountForLEAj">isTruncatedShiftCountForLEA</a>(<a class="local col1 ref" href="#131ShAmt" title='ShAmt' data-ref="131ShAmt" data-ref-filename="131ShAmt">ShAmt</a>))</td></tr>
<tr><th id="1461">1461</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1462">1462</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" title='llvm::X86InstrInfo::convertToThreeAddressWithLEA' data-ref="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" data-ref-filename="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464">convertToThreeAddressWithLEA</a>(<a class="local col3 ref" href="#123MIOpc" title='MIOpc' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</a>, <span class='refarg'><a class="local col4 ref" href="#114MFI" title='MFI' data-ref="114MFI" data-ref-filename="114MFI">MFI</a></span>, <span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>, <a class="local col2 ref" href="#122Is8BitOp" title='Is8BitOp' data-ref="122Is8BitOp" data-ref-filename="122Is8BitOp">Is8BitOp</a>);</td></tr>
<tr><th id="1463">1463</th><td>  }</td></tr>
<tr><th id="1464">1464</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC64r" title='llvm::X86::INC64r' data-ref="llvm::X86::INC64r" data-ref-filename="llvm..X86..INC64r">INC64r</a>:</td></tr>
<tr><th id="1465">1465</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC32r" title='llvm::X86::INC32r' data-ref="llvm::X86::INC32r" data-ref-filename="llvm..X86..INC32r">INC32r</a>: {</td></tr>
<tr><th id="1466">1466</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() &gt;= <var>2</var> &amp;&amp; <q>"Unknown inc instruction!"</q>);</td></tr>
<tr><th id="1467">1467</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="132Opc" title='Opc' data-type='unsigned int' data-ref="132Opc" data-ref-filename="132Opc">Opc</dfn> = <a class="local col3 ref" href="#123MIOpc" title='MIOpc' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC64r" title='llvm::X86::INC64r' data-ref="llvm::X86::INC64r" data-ref-filename="llvm..X86..INC64r">INC64r</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a> :</td></tr>
<tr><th id="1468">1468</th><td>        (<a class="local col1 ref" href="#121Is64Bit" title='Is64Bit' data-ref="121Is64Bit" data-ref-filename="121Is64Bit">Is64Bit</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>);</td></tr>
<tr><th id="1469">1469</th><td>    <em>bool</em> <dfn class="local col3 decl" id="133isKill" title='isKill' data-type='bool' data-ref="133isKill" data-ref-filename="133isKill">isKill</dfn>;</td></tr>
<tr><th id="1470">1470</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col4 decl" id="134SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="134SrcReg" data-ref-filename="134SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="1471">1471</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="135ImplicitOp" title='ImplicitOp' data-type='llvm::MachineOperand' data-ref="135ImplicitOp" data-ref-filename="135ImplicitOp">ImplicitOp</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>false</b>);</td></tr>
<tr><th id="1472">1472</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" title='llvm::X86InstrInfo::classifyLEAReg' data-ref="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" data-ref-filename="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE">classifyLEAReg</a>(<span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>, <a class="local col2 ref" href="#132Opc" title='Opc' data-ref="132Opc" data-ref-filename="132Opc">Opc</a>, <i>/*AllowSP=*/</i> <b>false</b>, <span class='refarg'><a class="local col4 ref" href="#134SrcReg" title='SrcReg' data-ref="134SrcReg" data-ref-filename="134SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#133isKill" title='isKill' data-ref="133isKill" data-ref-filename="133isKill">isKill</a></span>,</td></tr>
<tr><th id="1473">1473</th><td>                        <span class='refarg'><a class="local col5 ref" href="#135ImplicitOp" title='ImplicitOp' data-ref="135ImplicitOp" data-ref-filename="135ImplicitOp">ImplicitOp</a></span>, <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>))</td></tr>
<tr><th id="1474">1474</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="136MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="136MIB" data-ref-filename="136MIB">MIB</dfn> =</td></tr>
<tr><th id="1477">1477</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a></span>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#132Opc" title='Opc' data-ref="132Opc" data-ref-filename="132Opc">Opc</a>))</td></tr>
<tr><th id="1478">1478</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>)</td></tr>
<tr><th id="1479">1479</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#134SrcReg" title='SrcReg' data-ref="134SrcReg" data-ref-filename="134SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#133isKill" title='isKill' data-ref="133isKill" data-ref-filename="133isKill">isKill</a>));</td></tr>
<tr><th id="1480">1480</th><td>    <b>if</b> (<a class="local col5 ref" href="#135ImplicitOp" title='ImplicitOp' data-ref="135ImplicitOp" data-ref-filename="135ImplicitOp">ImplicitOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>)</td></tr>
<tr><th id="1481">1481</th><td>      <a class="local col6 ref" href="#136MIB" title='MIB' data-ref="136MIB" data-ref-filename="136MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#135ImplicitOp" title='ImplicitOp' data-ref="135ImplicitOp" data-ref-filename="135ImplicitOp">ImplicitOp</a>);</td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td>    <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" data-ref-filename="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi">addOffset</a>(<a class="local col6 ref" href="#136MIB" title='MIB' data-ref="136MIB" data-ref-filename="136MIB">MIB</a>, <var>1</var>);</td></tr>
<tr><th id="1484">1484</th><td>    <b>break</b>;</td></tr>
<tr><th id="1485">1485</th><td>  }</td></tr>
<tr><th id="1486">1486</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC64r" title='llvm::X86::DEC64r' data-ref="llvm::X86::DEC64r" data-ref-filename="llvm..X86..DEC64r">DEC64r</a>:</td></tr>
<tr><th id="1487">1487</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC32r" title='llvm::X86::DEC32r' data-ref="llvm::X86::DEC32r" data-ref-filename="llvm..X86..DEC32r">DEC32r</a>: {</td></tr>
<tr><th id="1488">1488</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() &gt;= <var>2</var> &amp;&amp; <q>"Unknown dec instruction!"</q>);</td></tr>
<tr><th id="1489">1489</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="137Opc" title='Opc' data-type='unsigned int' data-ref="137Opc" data-ref-filename="137Opc">Opc</dfn> = <a class="local col3 ref" href="#123MIOpc" title='MIOpc' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC64r" title='llvm::X86::DEC64r' data-ref="llvm::X86::DEC64r" data-ref-filename="llvm..X86..DEC64r">DEC64r</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a></td></tr>
<tr><th id="1490">1490</th><td>        : (<a class="local col1 ref" href="#121Is64Bit" title='Is64Bit' data-ref="121Is64Bit" data-ref-filename="121Is64Bit">Is64Bit</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>);</td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td>    <em>bool</em> <dfn class="local col8 decl" id="138isKill" title='isKill' data-type='bool' data-ref="138isKill" data-ref-filename="138isKill">isKill</dfn>;</td></tr>
<tr><th id="1493">1493</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="139SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="139SrcReg" data-ref-filename="139SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="1494">1494</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="140ImplicitOp" title='ImplicitOp' data-type='llvm::MachineOperand' data-ref="140ImplicitOp" data-ref-filename="140ImplicitOp">ImplicitOp</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>false</b>);</td></tr>
<tr><th id="1495">1495</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" title='llvm::X86InstrInfo::classifyLEAReg' data-ref="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" data-ref-filename="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE">classifyLEAReg</a>(<span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>, <a class="local col7 ref" href="#137Opc" title='Opc' data-ref="137Opc" data-ref-filename="137Opc">Opc</a>, <i>/*AllowSP=*/</i> <b>false</b>, <span class='refarg'><a class="local col9 ref" href="#139SrcReg" title='SrcReg' data-ref="139SrcReg" data-ref-filename="139SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col8 ref" href="#138isKill" title='isKill' data-ref="138isKill" data-ref-filename="138isKill">isKill</a></span>,</td></tr>
<tr><th id="1496">1496</th><td>                        <span class='refarg'><a class="local col0 ref" href="#140ImplicitOp" title='ImplicitOp' data-ref="140ImplicitOp" data-ref-filename="140ImplicitOp">ImplicitOp</a></span>, <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>))</td></tr>
<tr><th id="1497">1497</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1498">1498</th><td></td></tr>
<tr><th id="1499">1499</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="141MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="141MIB" data-ref-filename="141MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a></span>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#137Opc" title='Opc' data-ref="137Opc" data-ref-filename="137Opc">Opc</a>))</td></tr>
<tr><th id="1500">1500</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>)</td></tr>
<tr><th id="1501">1501</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#139SrcReg" title='SrcReg' data-ref="139SrcReg" data-ref-filename="139SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#138isKill" title='isKill' data-ref="138isKill" data-ref-filename="138isKill">isKill</a>));</td></tr>
<tr><th id="1502">1502</th><td>    <b>if</b> (<a class="local col0 ref" href="#140ImplicitOp" title='ImplicitOp' data-ref="140ImplicitOp" data-ref-filename="140ImplicitOp">ImplicitOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>)</td></tr>
<tr><th id="1503">1503</th><td>      <a class="local col1 ref" href="#141MIB" title='MIB' data-ref="141MIB" data-ref-filename="141MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#140ImplicitOp" title='ImplicitOp' data-ref="140ImplicitOp" data-ref-filename="140ImplicitOp">ImplicitOp</a>);</td></tr>
<tr><th id="1504">1504</th><td></td></tr>
<tr><th id="1505">1505</th><td>    <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" data-ref-filename="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi">addOffset</a>(<a class="local col1 ref" href="#141MIB" title='MIB' data-ref="141MIB" data-ref-filename="141MIB">MIB</a>, -<var>1</var>);</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>    <b>break</b>;</td></tr>
<tr><th id="1508">1508</th><td>  }</td></tr>
<tr><th id="1509">1509</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC8r" title='llvm::X86::DEC8r' data-ref="llvm::X86::DEC8r" data-ref-filename="llvm..X86..DEC8r">DEC8r</a>:</td></tr>
<tr><th id="1510">1510</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC8r" title='llvm::X86::INC8r' data-ref="llvm::X86::INC8r" data-ref-filename="llvm..X86..INC8r">INC8r</a>:</td></tr>
<tr><th id="1511">1511</th><td>    <a class="local col2 ref" href="#122Is8BitOp" title='Is8BitOp' data-ref="122Is8BitOp" data-ref-filename="122Is8BitOp">Is8BitOp</a> = <b>true</b>;</td></tr>
<tr><th id="1512">1512</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1513">1513</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC16r" title='llvm::X86::DEC16r' data-ref="llvm::X86::DEC16r" data-ref-filename="llvm..X86..DEC16r">DEC16r</a>:</td></tr>
<tr><th id="1514">1514</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC16r" title='llvm::X86::INC16r' data-ref="llvm::X86::INC16r" data-ref-filename="llvm..X86..INC16r">INC16r</a>:</td></tr>
<tr><th id="1515">1515</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" title='llvm::X86InstrInfo::convertToThreeAddressWithLEA' data-ref="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" data-ref-filename="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464">convertToThreeAddressWithLEA</a>(<a class="local col3 ref" href="#123MIOpc" title='MIOpc' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</a>, <span class='refarg'><a class="local col4 ref" href="#114MFI" title='MFI' data-ref="114MFI" data-ref-filename="114MFI">MFI</a></span>, <span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>, <a class="local col2 ref" href="#122Is8BitOp" title='Is8BitOp' data-ref="122Is8BitOp" data-ref-filename="122Is8BitOp">Is8BitOp</a>);</td></tr>
<tr><th id="1516">1516</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rr" title='llvm::X86::ADD64rr' data-ref="llvm::X86::ADD64rr" data-ref-filename="llvm..X86..ADD64rr">ADD64rr</a>:</td></tr>
<tr><th id="1517">1517</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rr_DB" title='llvm::X86::ADD64rr_DB' data-ref="llvm::X86::ADD64rr_DB" data-ref-filename="llvm..X86..ADD64rr_DB">ADD64rr_DB</a>:</td></tr>
<tr><th id="1518">1518</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32rr" title='llvm::X86::ADD32rr' data-ref="llvm::X86::ADD32rr" data-ref-filename="llvm..X86..ADD32rr">ADD32rr</a>:</td></tr>
<tr><th id="1519">1519</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32rr_DB" title='llvm::X86::ADD32rr_DB' data-ref="llvm::X86::ADD32rr_DB" data-ref-filename="llvm..X86..ADD32rr_DB">ADD32rr_DB</a>: {</td></tr>
<tr><th id="1520">1520</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() &gt;= <var>3</var> &amp;&amp; <q>"Unknown add instruction!"</q>);</td></tr>
<tr><th id="1521">1521</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="142Opc" title='Opc' data-type='unsigned int' data-ref="142Opc" data-ref-filename="142Opc">Opc</dfn>;</td></tr>
<tr><th id="1522">1522</th><td>    <b>if</b> (<a class="local col3 ref" href="#123MIOpc" title='MIOpc' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rr" title='llvm::X86::ADD64rr' data-ref="llvm::X86::ADD64rr" data-ref-filename="llvm..X86..ADD64rr">ADD64rr</a> || <a class="local col3 ref" href="#123MIOpc" title='MIOpc' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rr_DB" title='llvm::X86::ADD64rr_DB' data-ref="llvm::X86::ADD64rr_DB" data-ref-filename="llvm..X86..ADD64rr_DB">ADD64rr_DB</a>)</td></tr>
<tr><th id="1523">1523</th><td>      <a class="local col2 ref" href="#142Opc" title='Opc' data-ref="142Opc" data-ref-filename="142Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a>;</td></tr>
<tr><th id="1524">1524</th><td>    <b>else</b></td></tr>
<tr><th id="1525">1525</th><td>      <a class="local col2 ref" href="#142Opc" title='Opc' data-ref="142Opc" data-ref-filename="142Opc">Opc</a> = <a class="local col1 ref" href="#121Is64Bit" title='Is64Bit' data-ref="121Is64Bit" data-ref-filename="121Is64Bit">Is64Bit</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>;</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td>    <em>bool</em> <dfn class="local col3 decl" id="143isKill" title='isKill' data-type='bool' data-ref="143isKill" data-ref-filename="143isKill">isKill</dfn>;</td></tr>
<tr><th id="1528">1528</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col4 decl" id="144SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="144SrcReg" data-ref-filename="144SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="1529">1529</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="145ImplicitOp" title='ImplicitOp' data-type='llvm::MachineOperand' data-ref="145ImplicitOp" data-ref-filename="145ImplicitOp">ImplicitOp</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>false</b>);</td></tr>
<tr><th id="1530">1530</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" title='llvm::X86InstrInfo::classifyLEAReg' data-ref="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" data-ref-filename="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE">classifyLEAReg</a>(<span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>, <a class="local col2 ref" href="#142Opc" title='Opc' data-ref="142Opc" data-ref-filename="142Opc">Opc</a>, <i>/*AllowSP=*/</i> <b>true</b>,</td></tr>
<tr><th id="1531">1531</th><td>                        <span class='refarg'><a class="local col4 ref" href="#144SrcReg" title='SrcReg' data-ref="144SrcReg" data-ref-filename="144SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col3 ref" href="#143isKill" title='isKill' data-ref="143isKill" data-ref-filename="143isKill">isKill</a></span>, <span class='refarg'><a class="local col5 ref" href="#145ImplicitOp" title='ImplicitOp' data-ref="145ImplicitOp" data-ref-filename="145ImplicitOp">ImplicitOp</a></span>, <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>))</td></tr>
<tr><th id="1532">1532</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="146Src2" title='Src2' data-type='const llvm::MachineOperand &amp;' data-ref="146Src2" data-ref-filename="146Src2">Src2</dfn> = <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="1535">1535</th><td>    <em>bool</em> <dfn class="local col7 decl" id="147isKill2" title='isKill2' data-type='bool' data-ref="147isKill2" data-ref-filename="147isKill2">isKill2</dfn>;</td></tr>
<tr><th id="1536">1536</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="148SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="148SrcReg2" data-ref-filename="148SrcReg2">SrcReg2</dfn>;</td></tr>
<tr><th id="1537">1537</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="149ImplicitOp2" title='ImplicitOp2' data-type='llvm::MachineOperand' data-ref="149ImplicitOp2" data-ref-filename="149ImplicitOp2">ImplicitOp2</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>false</b>);</td></tr>
<tr><th id="1538">1538</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" title='llvm::X86InstrInfo::classifyLEAReg' data-ref="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" data-ref-filename="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE">classifyLEAReg</a>(<span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <a class="local col6 ref" href="#146Src2" title='Src2' data-ref="146Src2" data-ref-filename="146Src2">Src2</a>, <a class="local col2 ref" href="#142Opc" title='Opc' data-ref="142Opc" data-ref-filename="142Opc">Opc</a>, <i>/*AllowSP=*/</i> <b>false</b>,</td></tr>
<tr><th id="1539">1539</th><td>                        <span class='refarg'><a class="local col8 ref" href="#148SrcReg2" title='SrcReg2' data-ref="148SrcReg2" data-ref-filename="148SrcReg2">SrcReg2</a></span>, <span class='refarg'><a class="local col7 ref" href="#147isKill2" title='isKill2' data-ref="147isKill2" data-ref-filename="147isKill2">isKill2</a></span>, <span class='refarg'><a class="local col9 ref" href="#149ImplicitOp2" title='ImplicitOp2' data-ref="149ImplicitOp2" data-ref-filename="149ImplicitOp2">ImplicitOp2</a></span>, <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>))</td></tr>
<tr><th id="1540">1540</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="150MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="150MIB" data-ref-filename="150MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a></span>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#142Opc" title='Opc' data-ref="142Opc" data-ref-filename="142Opc">Opc</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>);</td></tr>
<tr><th id="1543">1543</th><td>    <b>if</b> (<a class="local col5 ref" href="#145ImplicitOp" title='ImplicitOp' data-ref="145ImplicitOp" data-ref-filename="145ImplicitOp">ImplicitOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>)</td></tr>
<tr><th id="1544">1544</th><td>      <a class="local col0 ref" href="#150MIB" title='MIB' data-ref="150MIB" data-ref-filename="150MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#145ImplicitOp" title='ImplicitOp' data-ref="145ImplicitOp" data-ref-filename="145ImplicitOp">ImplicitOp</a>);</td></tr>
<tr><th id="1545">1545</th><td>    <b>if</b> (<a class="local col9 ref" href="#149ImplicitOp2" title='ImplicitOp2' data-ref="149ImplicitOp2" data-ref-filename="149ImplicitOp2">ImplicitOp2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>)</td></tr>
<tr><th id="1546">1546</th><td>      <a class="local col0 ref" href="#150MIB" title='MIB' data-ref="150MIB" data-ref-filename="150MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#149ImplicitOp2" title='ImplicitOp2' data-ref="149ImplicitOp2" data-ref-filename="149ImplicitOp2">ImplicitOp2</a>);</td></tr>
<tr><th id="1547">1547</th><td></td></tr>
<tr><th id="1548">1548</th><td>    <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL9addRegRegERKNS_19MachineInstrBuilderEjbjb" title='llvm::addRegReg' data-ref="_ZN4llvmL9addRegRegERKNS_19MachineInstrBuilderEjbjb" data-ref-filename="_ZN4llvmL9addRegRegERKNS_19MachineInstrBuilderEjbjb">addRegReg</a>(<a class="local col0 ref" href="#150MIB" title='MIB' data-ref="150MIB" data-ref-filename="150MIB">MIB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#144SrcReg" title='SrcReg' data-ref="144SrcReg" data-ref-filename="144SrcReg">SrcReg</a>, <a class="local col3 ref" href="#143isKill" title='isKill' data-ref="143isKill" data-ref-filename="143isKill">isKill</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#148SrcReg2" title='SrcReg2' data-ref="148SrcReg2" data-ref-filename="148SrcReg2">SrcReg2</a>, <a class="local col7 ref" href="#147isKill2" title='isKill2' data-ref="147isKill2" data-ref-filename="147isKill2">isKill2</a>);</td></tr>
<tr><th id="1549">1549</th><td>    <b>if</b> (<a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a> &amp;&amp; <a class="local col6 ref" href="#146Src2" title='Src2' data-ref="146Src2" data-ref-filename="146Src2">Src2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="1550">1550</th><td>      <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_">replaceKillInstruction</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#148SrcReg2" title='SrcReg2' data-ref="148SrcReg2" data-ref-filename="148SrcReg2">SrcReg2</a>, <span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <span class='refarg'>*<a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a></span>);</td></tr>
<tr><th id="1551">1551</th><td>    <b>break</b>;</td></tr>
<tr><th id="1552">1552</th><td>  }</td></tr>
<tr><th id="1553">1553</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rr" title='llvm::X86::ADD8rr' data-ref="llvm::X86::ADD8rr" data-ref-filename="llvm..X86..ADD8rr">ADD8rr</a>:</td></tr>
<tr><th id="1554">1554</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rr_DB" title='llvm::X86::ADD8rr_DB' data-ref="llvm::X86::ADD8rr_DB" data-ref-filename="llvm..X86..ADD8rr_DB">ADD8rr_DB</a>:</td></tr>
<tr><th id="1555">1555</th><td>    <a class="local col2 ref" href="#122Is8BitOp" title='Is8BitOp' data-ref="122Is8BitOp" data-ref-filename="122Is8BitOp">Is8BitOp</a> = <b>true</b>;</td></tr>
<tr><th id="1556">1556</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1557">1557</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rr" title='llvm::X86::ADD16rr' data-ref="llvm::X86::ADD16rr" data-ref-filename="llvm..X86..ADD16rr">ADD16rr</a>:</td></tr>
<tr><th id="1558">1558</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rr_DB" title='llvm::X86::ADD16rr_DB' data-ref="llvm::X86::ADD16rr_DB" data-ref-filename="llvm..X86..ADD16rr_DB">ADD16rr_DB</a>:</td></tr>
<tr><th id="1559">1559</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" title='llvm::X86InstrInfo::convertToThreeAddressWithLEA' data-ref="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" data-ref-filename="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464">convertToThreeAddressWithLEA</a>(<a class="local col3 ref" href="#123MIOpc" title='MIOpc' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</a>, <span class='refarg'><a class="local col4 ref" href="#114MFI" title='MFI' data-ref="114MFI" data-ref-filename="114MFI">MFI</a></span>, <span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>, <a class="local col2 ref" href="#122Is8BitOp" title='Is8BitOp' data-ref="122Is8BitOp" data-ref-filename="122Is8BitOp">Is8BitOp</a>);</td></tr>
<tr><th id="1560">1560</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri32" title='llvm::X86::ADD64ri32' data-ref="llvm::X86::ADD64ri32" data-ref-filename="llvm..X86..ADD64ri32">ADD64ri32</a>:</td></tr>
<tr><th id="1561">1561</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri8" title='llvm::X86::ADD64ri8' data-ref="llvm::X86::ADD64ri8" data-ref-filename="llvm..X86..ADD64ri8">ADD64ri8</a>:</td></tr>
<tr><th id="1562">1562</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri32_DB" title='llvm::X86::ADD64ri32_DB' data-ref="llvm::X86::ADD64ri32_DB" data-ref-filename="llvm..X86..ADD64ri32_DB">ADD64ri32_DB</a>:</td></tr>
<tr><th id="1563">1563</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri8_DB" title='llvm::X86::ADD64ri8_DB' data-ref="llvm::X86::ADD64ri8_DB" data-ref-filename="llvm..X86..ADD64ri8_DB">ADD64ri8_DB</a>:</td></tr>
<tr><th id="1564">1564</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() &gt;= <var>3</var> &amp;&amp; <q>"Unknown add instruction!"</q>);</td></tr>
<tr><th id="1565">1565</th><td>    <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderERKNS_14MachineOperandE" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderERKNS_14MachineOperandE" data-ref-filename="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderERKNS_14MachineOperandE">addOffset</a>(</td></tr>
<tr><th id="1566">1566</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a></span>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>),</td></tr>
<tr><th id="1567">1567</th><td>        <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="1568">1568</th><td>    <b>break</b>;</td></tr>
<tr><th id="1569">1569</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri" title='llvm::X86::ADD32ri' data-ref="llvm::X86::ADD32ri" data-ref-filename="llvm..X86..ADD32ri">ADD32ri</a>:</td></tr>
<tr><th id="1570">1570</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri8" title='llvm::X86::ADD32ri8' data-ref="llvm::X86::ADD32ri8" data-ref-filename="llvm..X86..ADD32ri8">ADD32ri8</a>:</td></tr>
<tr><th id="1571">1571</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri_DB" title='llvm::X86::ADD32ri_DB' data-ref="llvm::X86::ADD32ri_DB" data-ref-filename="llvm..X86..ADD32ri_DB">ADD32ri_DB</a>:</td></tr>
<tr><th id="1572">1572</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri8_DB" title='llvm::X86::ADD32ri8_DB' data-ref="llvm::X86::ADD32ri8_DB" data-ref-filename="llvm..X86..ADD32ri8_DB">ADD32ri8_DB</a>: {</td></tr>
<tr><th id="1573">1573</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() &gt;= <var>3</var> &amp;&amp; <q>"Unknown add instruction!"</q>);</td></tr>
<tr><th id="1574">1574</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="151Opc" title='Opc' data-type='unsigned int' data-ref="151Opc" data-ref-filename="151Opc">Opc</dfn> = <a class="local col1 ref" href="#121Is64Bit" title='Is64Bit' data-ref="121Is64Bit" data-ref-filename="121Is64Bit">Is64Bit</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>;</td></tr>
<tr><th id="1575">1575</th><td></td></tr>
<tr><th id="1576">1576</th><td>    <em>bool</em> <dfn class="local col2 decl" id="152isKill" title='isKill' data-type='bool' data-ref="152isKill" data-ref-filename="152isKill">isKill</dfn>;</td></tr>
<tr><th id="1577">1577</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="153SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="153SrcReg" data-ref-filename="153SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="1578">1578</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="154ImplicitOp" title='ImplicitOp' data-type='llvm::MachineOperand' data-ref="154ImplicitOp" data-ref-filename="154ImplicitOp">ImplicitOp</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>false</b>);</td></tr>
<tr><th id="1579">1579</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" title='llvm::X86InstrInfo::classifyLEAReg' data-ref="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" data-ref-filename="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE">classifyLEAReg</a>(<span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>, <a class="local col1 ref" href="#151Opc" title='Opc' data-ref="151Opc" data-ref-filename="151Opc">Opc</a>, <i>/*AllowSP=*/</i> <b>true</b>,</td></tr>
<tr><th id="1580">1580</th><td>                        <span class='refarg'><a class="local col3 ref" href="#153SrcReg" title='SrcReg' data-ref="153SrcReg" data-ref-filename="153SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col2 ref" href="#152isKill" title='isKill' data-ref="152isKill" data-ref-filename="152isKill">isKill</a></span>, <span class='refarg'><a class="local col4 ref" href="#154ImplicitOp" title='ImplicitOp' data-ref="154ImplicitOp" data-ref-filename="154ImplicitOp">ImplicitOp</a></span>, <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>))</td></tr>
<tr><th id="1581">1581</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="155MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="155MIB" data-ref-filename="155MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a></span>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#151Opc" title='Opc' data-ref="151Opc" data-ref-filename="151Opc">Opc</a>))</td></tr>
<tr><th id="1584">1584</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>)</td></tr>
<tr><th id="1585">1585</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#153SrcReg" title='SrcReg' data-ref="153SrcReg" data-ref-filename="153SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#152isKill" title='isKill' data-ref="152isKill" data-ref-filename="152isKill">isKill</a>));</td></tr>
<tr><th id="1586">1586</th><td>    <b>if</b> (<a class="local col4 ref" href="#154ImplicitOp" title='ImplicitOp' data-ref="154ImplicitOp" data-ref-filename="154ImplicitOp">ImplicitOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>)</td></tr>
<tr><th id="1587">1587</th><td>      <a class="local col5 ref" href="#155MIB" title='MIB' data-ref="155MIB" data-ref-filename="155MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#154ImplicitOp" title='ImplicitOp' data-ref="154ImplicitOp" data-ref-filename="154ImplicitOp">ImplicitOp</a>);</td></tr>
<tr><th id="1588">1588</th><td></td></tr>
<tr><th id="1589">1589</th><td>    <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderERKNS_14MachineOperandE" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderERKNS_14MachineOperandE" data-ref-filename="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderERKNS_14MachineOperandE">addOffset</a>(<a class="local col5 ref" href="#155MIB" title='MIB' data-ref="155MIB" data-ref-filename="155MIB">MIB</a>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="1590">1590</th><td>    <b>break</b>;</td></tr>
<tr><th id="1591">1591</th><td>  }</td></tr>
<tr><th id="1592">1592</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8ri" title='llvm::X86::ADD8ri' data-ref="llvm::X86::ADD8ri" data-ref-filename="llvm..X86..ADD8ri">ADD8ri</a>:</td></tr>
<tr><th id="1593">1593</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8ri_DB" title='llvm::X86::ADD8ri_DB' data-ref="llvm::X86::ADD8ri_DB" data-ref-filename="llvm..X86..ADD8ri_DB">ADD8ri_DB</a>:</td></tr>
<tr><th id="1594">1594</th><td>    <a class="local col2 ref" href="#122Is8BitOp" title='Is8BitOp' data-ref="122Is8BitOp" data-ref-filename="122Is8BitOp">Is8BitOp</a> = <b>true</b>;</td></tr>
<tr><th id="1595">1595</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1596">1596</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri" title='llvm::X86::ADD16ri' data-ref="llvm::X86::ADD16ri" data-ref-filename="llvm..X86..ADD16ri">ADD16ri</a>:</td></tr>
<tr><th id="1597">1597</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri8" title='llvm::X86::ADD16ri8' data-ref="llvm::X86::ADD16ri8" data-ref-filename="llvm..X86..ADD16ri8">ADD16ri8</a>:</td></tr>
<tr><th id="1598">1598</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri_DB" title='llvm::X86::ADD16ri_DB' data-ref="llvm::X86::ADD16ri_DB" data-ref-filename="llvm..X86..ADD16ri_DB">ADD16ri_DB</a>:</td></tr>
<tr><th id="1599">1599</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri8_DB" title='llvm::X86::ADD16ri8_DB' data-ref="llvm::X86::ADD16ri8_DB" data-ref-filename="llvm..X86..ADD16ri8_DB">ADD16ri8_DB</a>:</td></tr>
<tr><th id="1600">1600</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" title='llvm::X86InstrInfo::convertToThreeAddressWithLEA' data-ref="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464" data-ref-filename="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0E3701464">convertToThreeAddressWithLEA</a>(<a class="local col3 ref" href="#123MIOpc" title='MIOpc' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</a>, <span class='refarg'><a class="local col4 ref" href="#114MFI" title='MFI' data-ref="114MFI" data-ref-filename="114MFI">MFI</a></span>, <span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>, <a class="local col2 ref" href="#122Is8BitOp" title='Is8BitOp' data-ref="122Is8BitOp" data-ref-filename="122Is8BitOp">Is8BitOp</a>);</td></tr>
<tr><th id="1601">1601</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8ri" title='llvm::X86::SUB8ri' data-ref="llvm::X86::SUB8ri" data-ref-filename="llvm..X86..SUB8ri">SUB8ri</a>:</td></tr>
<tr><th id="1602">1602</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri8" title='llvm::X86::SUB16ri8' data-ref="llvm::X86::SUB16ri8" data-ref-filename="llvm..X86..SUB16ri8">SUB16ri8</a>:</td></tr>
<tr><th id="1603">1603</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri" title='llvm::X86::SUB16ri' data-ref="llvm::X86::SUB16ri" data-ref-filename="llvm..X86..SUB16ri">SUB16ri</a>:</td></tr>
<tr><th id="1604">1604</th><td>    <i class="doc">/// FIXME: Support these similar to ADD8ri/ADD16ri*.</i></td></tr>
<tr><th id="1605">1605</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1606">1606</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri8" title='llvm::X86::SUB32ri8' data-ref="llvm::X86::SUB32ri8" data-ref-filename="llvm..X86..SUB32ri8">SUB32ri8</a>:</td></tr>
<tr><th id="1607">1607</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri" title='llvm::X86::SUB32ri' data-ref="llvm::X86::SUB32ri" data-ref-filename="llvm..X86..SUB32ri">SUB32ri</a>: {</td></tr>
<tr><th id="1608">1608</th><td>    <b>if</b> (!<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1609">1609</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1610">1610</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="156Imm" title='Imm' data-type='int64_t' data-ref="156Imm" data-ref-filename="156Imm">Imm</dfn> = <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1611">1611</th><td>    <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(-<a class="local col6 ref" href="#156Imm" title='Imm' data-ref="156Imm" data-ref-filename="156Imm">Imm</a>))</td></tr>
<tr><th id="1612">1612</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() &gt;= <var>3</var> &amp;&amp; <q>"Unknown add instruction!"</q>);</td></tr>
<tr><th id="1615">1615</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="157Opc" title='Opc' data-type='unsigned int' data-ref="157Opc" data-ref-filename="157Opc">Opc</dfn> = <a class="local col1 ref" href="#121Is64Bit" title='Is64Bit' data-ref="121Is64Bit" data-ref-filename="121Is64Bit">Is64Bit</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>;</td></tr>
<tr><th id="1616">1616</th><td></td></tr>
<tr><th id="1617">1617</th><td>    <em>bool</em> <dfn class="local col8 decl" id="158isKill" title='isKill' data-type='bool' data-ref="158isKill" data-ref-filename="158isKill">isKill</dfn>;</td></tr>
<tr><th id="1618">1618</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="159SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="159SrcReg" data-ref-filename="159SrcReg">SrcReg</dfn>;</td></tr>
<tr><th id="1619">1619</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col0 decl" id="160ImplicitOp" title='ImplicitOp' data-type='llvm::MachineOperand' data-ref="160ImplicitOp" data-ref-filename="160ImplicitOp">ImplicitOp</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>false</b>);</td></tr>
<tr><th id="1620">1620</th><td>    <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" title='llvm::X86InstrInfo::classifyLEAReg' data-ref="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE" data-ref-filename="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRNS_8RegisterERbRS3_PNS_13LiveVariablesE">classifyLEAReg</a>(<span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>, <a class="local col7 ref" href="#157Opc" title='Opc' data-ref="157Opc" data-ref-filename="157Opc">Opc</a>, <i>/*AllowSP=*/</i> <b>true</b>,</td></tr>
<tr><th id="1621">1621</th><td>                        <span class='refarg'><a class="local col9 ref" href="#159SrcReg" title='SrcReg' data-ref="159SrcReg" data-ref-filename="159SrcReg">SrcReg</a></span>, <span class='refarg'><a class="local col8 ref" href="#158isKill" title='isKill' data-ref="158isKill" data-ref-filename="158isKill">isKill</a></span>, <span class='refarg'><a class="local col0 ref" href="#160ImplicitOp" title='ImplicitOp' data-ref="160ImplicitOp" data-ref-filename="160ImplicitOp">ImplicitOp</a></span>, <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>))</td></tr>
<tr><th id="1622">1622</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="161MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="161MIB" data-ref-filename="161MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a></span>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#157Opc" title='Opc' data-ref="157Opc" data-ref-filename="157Opc">Opc</a>))</td></tr>
<tr><th id="1625">1625</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>)</td></tr>
<tr><th id="1626">1626</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#159SrcReg" title='SrcReg' data-ref="159SrcReg" data-ref-filename="159SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#158isKill" title='isKill' data-ref="158isKill" data-ref-filename="158isKill">isKill</a>));</td></tr>
<tr><th id="1627">1627</th><td>    <b>if</b> (<a class="local col0 ref" href="#160ImplicitOp" title='ImplicitOp' data-ref="160ImplicitOp" data-ref-filename="160ImplicitOp">ImplicitOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>)</td></tr>
<tr><th id="1628">1628</th><td>      <a class="local col1 ref" href="#161MIB" title='MIB' data-ref="161MIB" data-ref-filename="161MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#160ImplicitOp" title='ImplicitOp' data-ref="160ImplicitOp" data-ref-filename="160ImplicitOp">ImplicitOp</a>);</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td>    <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" data-ref-filename="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi">addOffset</a>(<a class="local col1 ref" href="#161MIB" title='MIB' data-ref="161MIB" data-ref-filename="161MIB">MIB</a>, -<a class="local col6 ref" href="#156Imm" title='Imm' data-ref="156Imm" data-ref-filename="156Imm">Imm</a>);</td></tr>
<tr><th id="1631">1631</th><td>    <b>break</b>;</td></tr>
<tr><th id="1632">1632</th><td>  }</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri8" title='llvm::X86::SUB64ri8' data-ref="llvm::X86::SUB64ri8" data-ref-filename="llvm..X86..SUB64ri8">SUB64ri8</a>:</td></tr>
<tr><th id="1635">1635</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri32" title='llvm::X86::SUB64ri32' data-ref="llvm::X86::SUB64ri32" data-ref-filename="llvm..X86..SUB64ri32">SUB64ri32</a>: {</td></tr>
<tr><th id="1636">1636</th><td>    <b>if</b> (!<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="1637">1637</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1638">1638</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="162Imm" title='Imm' data-type='int64_t' data-ref="162Imm" data-ref-filename="162Imm">Imm</dfn> = <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1639">1639</th><td>    <b>if</b> (!<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>32</var>&gt;(-<a class="local col2 ref" href="#162Imm" title='Imm' data-ref="162Imm" data-ref-filename="162Imm">Imm</a>))</td></tr>
<tr><th id="1640">1640</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1641">1641</th><td></td></tr>
<tr><th id="1642">1642</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumOperands() &gt;= <var>3</var> &amp;&amp; <q>"Unknown sub instruction!"</q>);</td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="163MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="163MIB" data-ref-filename="163MIB">MIB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a></span>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1645">1645</th><td>                                      <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>);</td></tr>
<tr><th id="1646">1646</th><td>    <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" data-ref-filename="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi">addOffset</a>(<a class="local col3 ref" href="#163MIB" title='MIB' data-ref="163MIB" data-ref-filename="163MIB">MIB</a>, -<a class="local col2 ref" href="#162Imm" title='Imm' data-ref="162Imm" data-ref-filename="162Imm">Imm</a>);</td></tr>
<tr><th id="1647">1647</th><td>    <b>break</b>;</td></tr>
<tr><th id="1648">1648</th><td>  }</td></tr>
<tr><th id="1649">1649</th><td></td></tr>
<tr><th id="1650">1650</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z128rmk" title='llvm::X86::VMOVDQU8Z128rmk' data-ref="llvm::X86::VMOVDQU8Z128rmk" data-ref-filename="llvm..X86..VMOVDQU8Z128rmk">VMOVDQU8Z128rmk</a>:</td></tr>
<tr><th id="1651">1651</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z256rmk" title='llvm::X86::VMOVDQU8Z256rmk' data-ref="llvm::X86::VMOVDQU8Z256rmk" data-ref-filename="llvm..X86..VMOVDQU8Z256rmk">VMOVDQU8Z256rmk</a>:</td></tr>
<tr><th id="1652">1652</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Zrmk" title='llvm::X86::VMOVDQU8Zrmk' data-ref="llvm::X86::VMOVDQU8Zrmk" data-ref-filename="llvm..X86..VMOVDQU8Zrmk">VMOVDQU8Zrmk</a>:</td></tr>
<tr><th id="1653">1653</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z128rmk" title='llvm::X86::VMOVDQU16Z128rmk' data-ref="llvm::X86::VMOVDQU16Z128rmk" data-ref-filename="llvm..X86..VMOVDQU16Z128rmk">VMOVDQU16Z128rmk</a>:</td></tr>
<tr><th id="1654">1654</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z256rmk" title='llvm::X86::VMOVDQU16Z256rmk' data-ref="llvm::X86::VMOVDQU16Z256rmk" data-ref-filename="llvm..X86..VMOVDQU16Z256rmk">VMOVDQU16Z256rmk</a>:</td></tr>
<tr><th id="1655">1655</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Zrmk" title='llvm::X86::VMOVDQU16Zrmk' data-ref="llvm::X86::VMOVDQU16Zrmk" data-ref-filename="llvm..X86..VMOVDQU16Zrmk">VMOVDQU16Zrmk</a>:</td></tr>
<tr><th id="1656">1656</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z128rmk" title='llvm::X86::VMOVDQU32Z128rmk' data-ref="llvm::X86::VMOVDQU32Z128rmk" data-ref-filename="llvm..X86..VMOVDQU32Z128rmk">VMOVDQU32Z128rmk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128rmk" title='llvm::X86::VMOVDQA32Z128rmk' data-ref="llvm::X86::VMOVDQA32Z128rmk" data-ref-filename="llvm..X86..VMOVDQA32Z128rmk">VMOVDQA32Z128rmk</a>:</td></tr>
<tr><th id="1657">1657</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z256rmk" title='llvm::X86::VMOVDQU32Z256rmk' data-ref="llvm::X86::VMOVDQU32Z256rmk" data-ref-filename="llvm..X86..VMOVDQU32Z256rmk">VMOVDQU32Z256rmk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256rmk" title='llvm::X86::VMOVDQA32Z256rmk' data-ref="llvm::X86::VMOVDQA32Z256rmk" data-ref-filename="llvm..X86..VMOVDQA32Z256rmk">VMOVDQA32Z256rmk</a>:</td></tr>
<tr><th id="1658">1658</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Zrmk" title='llvm::X86::VMOVDQU32Zrmk' data-ref="llvm::X86::VMOVDQU32Zrmk" data-ref-filename="llvm..X86..VMOVDQU32Zrmk">VMOVDQU32Zrmk</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zrmk" title='llvm::X86::VMOVDQA32Zrmk' data-ref="llvm::X86::VMOVDQA32Zrmk" data-ref-filename="llvm..X86..VMOVDQA32Zrmk">VMOVDQA32Zrmk</a>:</td></tr>
<tr><th id="1659">1659</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z128rmk" title='llvm::X86::VMOVDQU64Z128rmk' data-ref="llvm::X86::VMOVDQU64Z128rmk" data-ref-filename="llvm..X86..VMOVDQU64Z128rmk">VMOVDQU64Z128rmk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128rmk" title='llvm::X86::VMOVDQA64Z128rmk' data-ref="llvm::X86::VMOVDQA64Z128rmk" data-ref-filename="llvm..X86..VMOVDQA64Z128rmk">VMOVDQA64Z128rmk</a>:</td></tr>
<tr><th id="1660">1660</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z256rmk" title='llvm::X86::VMOVDQU64Z256rmk' data-ref="llvm::X86::VMOVDQU64Z256rmk" data-ref-filename="llvm..X86..VMOVDQU64Z256rmk">VMOVDQU64Z256rmk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256rmk" title='llvm::X86::VMOVDQA64Z256rmk' data-ref="llvm::X86::VMOVDQA64Z256rmk" data-ref-filename="llvm..X86..VMOVDQA64Z256rmk">VMOVDQA64Z256rmk</a>:</td></tr>
<tr><th id="1661">1661</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Zrmk" title='llvm::X86::VMOVDQU64Zrmk' data-ref="llvm::X86::VMOVDQU64Zrmk" data-ref-filename="llvm..X86..VMOVDQU64Zrmk">VMOVDQU64Zrmk</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zrmk" title='llvm::X86::VMOVDQA64Zrmk' data-ref="llvm::X86::VMOVDQA64Zrmk" data-ref-filename="llvm..X86..VMOVDQA64Zrmk">VMOVDQA64Zrmk</a>:</td></tr>
<tr><th id="1662">1662</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ128rmk" title='llvm::X86::VMOVUPDZ128rmk' data-ref="llvm::X86::VMOVUPDZ128rmk" data-ref-filename="llvm..X86..VMOVUPDZ128rmk">VMOVUPDZ128rmk</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128rmk" title='llvm::X86::VMOVAPDZ128rmk' data-ref="llvm::X86::VMOVAPDZ128rmk" data-ref-filename="llvm..X86..VMOVAPDZ128rmk">VMOVAPDZ128rmk</a>:</td></tr>
<tr><th id="1663">1663</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ256rmk" title='llvm::X86::VMOVUPDZ256rmk' data-ref="llvm::X86::VMOVUPDZ256rmk" data-ref-filename="llvm..X86..VMOVUPDZ256rmk">VMOVUPDZ256rmk</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256rmk" title='llvm::X86::VMOVAPDZ256rmk' data-ref="llvm::X86::VMOVAPDZ256rmk" data-ref-filename="llvm..X86..VMOVAPDZ256rmk">VMOVAPDZ256rmk</a>:</td></tr>
<tr><th id="1664">1664</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZrmk" title='llvm::X86::VMOVUPDZrmk' data-ref="llvm::X86::VMOVUPDZrmk" data-ref-filename="llvm..X86..VMOVUPDZrmk">VMOVUPDZrmk</a>:      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZrmk" title='llvm::X86::VMOVAPDZrmk' data-ref="llvm::X86::VMOVAPDZrmk" data-ref-filename="llvm..X86..VMOVAPDZrmk">VMOVAPDZrmk</a>:</td></tr>
<tr><th id="1665">1665</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rmk" title='llvm::X86::VMOVUPSZ128rmk' data-ref="llvm::X86::VMOVUPSZ128rmk" data-ref-filename="llvm..X86..VMOVUPSZ128rmk">VMOVUPSZ128rmk</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rmk" title='llvm::X86::VMOVAPSZ128rmk' data-ref="llvm::X86::VMOVAPSZ128rmk" data-ref-filename="llvm..X86..VMOVAPSZ128rmk">VMOVAPSZ128rmk</a>:</td></tr>
<tr><th id="1666">1666</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rmk" title='llvm::X86::VMOVUPSZ256rmk' data-ref="llvm::X86::VMOVUPSZ256rmk" data-ref-filename="llvm..X86..VMOVUPSZ256rmk">VMOVUPSZ256rmk</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rmk" title='llvm::X86::VMOVAPSZ256rmk' data-ref="llvm::X86::VMOVAPSZ256rmk" data-ref-filename="llvm..X86..VMOVAPSZ256rmk">VMOVAPSZ256rmk</a>:</td></tr>
<tr><th id="1667">1667</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZrmk" title='llvm::X86::VMOVUPSZrmk' data-ref="llvm::X86::VMOVUPSZrmk" data-ref-filename="llvm..X86..VMOVUPSZrmk">VMOVUPSZrmk</a>:      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrmk" title='llvm::X86::VMOVAPSZrmk' data-ref="llvm::X86::VMOVAPSZrmk" data-ref-filename="llvm..X86..VMOVAPSZrmk">VMOVAPSZrmk</a>:</td></tr>
<tr><th id="1668">1668</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZ256rmk" title='llvm::X86::VBROADCASTSDZ256rmk' data-ref="llvm::X86::VBROADCASTSDZ256rmk" data-ref-filename="llvm..X86..VBROADCASTSDZ256rmk">VBROADCASTSDZ256rmk</a>:</td></tr>
<tr><th id="1669">1669</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZrmk" title='llvm::X86::VBROADCASTSDZrmk' data-ref="llvm::X86::VBROADCASTSDZrmk" data-ref-filename="llvm..X86..VBROADCASTSDZrmk">VBROADCASTSDZrmk</a>:</td></tr>
<tr><th id="1670">1670</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ128rmk" title='llvm::X86::VBROADCASTSSZ128rmk' data-ref="llvm::X86::VBROADCASTSSZ128rmk" data-ref-filename="llvm..X86..VBROADCASTSSZ128rmk">VBROADCASTSSZ128rmk</a>:</td></tr>
<tr><th id="1671">1671</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ256rmk" title='llvm::X86::VBROADCASTSSZ256rmk' data-ref="llvm::X86::VBROADCASTSSZ256rmk" data-ref-filename="llvm..X86..VBROADCASTSSZ256rmk">VBROADCASTSSZ256rmk</a>:</td></tr>
<tr><th id="1672">1672</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZrmk" title='llvm::X86::VBROADCASTSSZrmk' data-ref="llvm::X86::VBROADCASTSSZrmk" data-ref-filename="llvm..X86..VBROADCASTSSZrmk">VBROADCASTSSZrmk</a>:</td></tr>
<tr><th id="1673">1673</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ128rmk" title='llvm::X86::VPBROADCASTDZ128rmk' data-ref="llvm::X86::VPBROADCASTDZ128rmk" data-ref-filename="llvm..X86..VPBROADCASTDZ128rmk">VPBROADCASTDZ128rmk</a>:</td></tr>
<tr><th id="1674">1674</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ256rmk" title='llvm::X86::VPBROADCASTDZ256rmk' data-ref="llvm::X86::VPBROADCASTDZ256rmk" data-ref-filename="llvm..X86..VPBROADCASTDZ256rmk">VPBROADCASTDZ256rmk</a>:</td></tr>
<tr><th id="1675">1675</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZrmk" title='llvm::X86::VPBROADCASTDZrmk' data-ref="llvm::X86::VPBROADCASTDZrmk" data-ref-filename="llvm..X86..VPBROADCASTDZrmk">VPBROADCASTDZrmk</a>:</td></tr>
<tr><th id="1676">1676</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ128rmk" title='llvm::X86::VPBROADCASTQZ128rmk' data-ref="llvm::X86::VPBROADCASTQZ128rmk" data-ref-filename="llvm..X86..VPBROADCASTQZ128rmk">VPBROADCASTQZ128rmk</a>:</td></tr>
<tr><th id="1677">1677</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ256rmk" title='llvm::X86::VPBROADCASTQZ256rmk' data-ref="llvm::X86::VPBROADCASTQZ256rmk" data-ref-filename="llvm..X86..VPBROADCASTQZ256rmk">VPBROADCASTQZ256rmk</a>:</td></tr>
<tr><th id="1678">1678</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZrmk" title='llvm::X86::VPBROADCASTQZrmk' data-ref="llvm::X86::VPBROADCASTQZrmk" data-ref-filename="llvm..X86..VPBROADCASTQZrmk">VPBROADCASTQZrmk</a>: {</td></tr>
<tr><th id="1679">1679</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="164Opc" title='Opc' data-type='unsigned int' data-ref="164Opc" data-ref-filename="164Opc">Opc</dfn>;</td></tr>
<tr><th id="1680">1680</th><td>    <b>switch</b> (<a class="local col3 ref" href="#123MIOpc" title='MIOpc' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</a>) {</td></tr>
<tr><th id="1681">1681</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="1682">1682</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z128rmk" title='llvm::X86::VMOVDQU8Z128rmk' data-ref="llvm::X86::VMOVDQU8Z128rmk" data-ref-filename="llvm..X86..VMOVDQU8Z128rmk">VMOVDQU8Z128rmk</a>:     <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMBZ128rmk" title='llvm::X86::VPBLENDMBZ128rmk' data-ref="llvm::X86::VPBLENDMBZ128rmk" data-ref-filename="llvm..X86..VPBLENDMBZ128rmk">VPBLENDMBZ128rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1683">1683</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z256rmk" title='llvm::X86::VMOVDQU8Z256rmk' data-ref="llvm::X86::VMOVDQU8Z256rmk" data-ref-filename="llvm..X86..VMOVDQU8Z256rmk">VMOVDQU8Z256rmk</a>:     <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMBZ256rmk" title='llvm::X86::VPBLENDMBZ256rmk' data-ref="llvm::X86::VPBLENDMBZ256rmk" data-ref-filename="llvm..X86..VPBLENDMBZ256rmk">VPBLENDMBZ256rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1684">1684</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Zrmk" title='llvm::X86::VMOVDQU8Zrmk' data-ref="llvm::X86::VMOVDQU8Zrmk" data-ref-filename="llvm..X86..VMOVDQU8Zrmk">VMOVDQU8Zrmk</a>:        <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMBZrmk" title='llvm::X86::VPBLENDMBZrmk' data-ref="llvm::X86::VPBLENDMBZrmk" data-ref-filename="llvm..X86..VPBLENDMBZrmk">VPBLENDMBZrmk</a>;    <b>break</b>;</td></tr>
<tr><th id="1685">1685</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z128rmk" title='llvm::X86::VMOVDQU16Z128rmk' data-ref="llvm::X86::VMOVDQU16Z128rmk" data-ref-filename="llvm..X86..VMOVDQU16Z128rmk">VMOVDQU16Z128rmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMWZ128rmk" title='llvm::X86::VPBLENDMWZ128rmk' data-ref="llvm::X86::VPBLENDMWZ128rmk" data-ref-filename="llvm..X86..VPBLENDMWZ128rmk">VPBLENDMWZ128rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1686">1686</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z256rmk" title='llvm::X86::VMOVDQU16Z256rmk' data-ref="llvm::X86::VMOVDQU16Z256rmk" data-ref-filename="llvm..X86..VMOVDQU16Z256rmk">VMOVDQU16Z256rmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMWZ256rmk" title='llvm::X86::VPBLENDMWZ256rmk' data-ref="llvm::X86::VPBLENDMWZ256rmk" data-ref-filename="llvm..X86..VPBLENDMWZ256rmk">VPBLENDMWZ256rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1687">1687</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Zrmk" title='llvm::X86::VMOVDQU16Zrmk' data-ref="llvm::X86::VMOVDQU16Zrmk" data-ref-filename="llvm..X86..VMOVDQU16Zrmk">VMOVDQU16Zrmk</a>:       <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMWZrmk" title='llvm::X86::VPBLENDMWZrmk' data-ref="llvm::X86::VPBLENDMWZrmk" data-ref-filename="llvm..X86..VPBLENDMWZrmk">VPBLENDMWZrmk</a>;    <b>break</b>;</td></tr>
<tr><th id="1688">1688</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z128rmk" title='llvm::X86::VMOVDQU32Z128rmk' data-ref="llvm::X86::VMOVDQU32Z128rmk" data-ref-filename="llvm..X86..VMOVDQU32Z128rmk">VMOVDQU32Z128rmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZ128rmk" title='llvm::X86::VPBLENDMDZ128rmk' data-ref="llvm::X86::VPBLENDMDZ128rmk" data-ref-filename="llvm..X86..VPBLENDMDZ128rmk">VPBLENDMDZ128rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1689">1689</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z256rmk" title='llvm::X86::VMOVDQU32Z256rmk' data-ref="llvm::X86::VMOVDQU32Z256rmk" data-ref-filename="llvm..X86..VMOVDQU32Z256rmk">VMOVDQU32Z256rmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZ256rmk" title='llvm::X86::VPBLENDMDZ256rmk' data-ref="llvm::X86::VPBLENDMDZ256rmk" data-ref-filename="llvm..X86..VPBLENDMDZ256rmk">VPBLENDMDZ256rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1690">1690</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Zrmk" title='llvm::X86::VMOVDQU32Zrmk' data-ref="llvm::X86::VMOVDQU32Zrmk" data-ref-filename="llvm..X86..VMOVDQU32Zrmk">VMOVDQU32Zrmk</a>:       <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZrmk" title='llvm::X86::VPBLENDMDZrmk' data-ref="llvm::X86::VPBLENDMDZrmk" data-ref-filename="llvm..X86..VPBLENDMDZrmk">VPBLENDMDZrmk</a>;    <b>break</b>;</td></tr>
<tr><th id="1691">1691</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z128rmk" title='llvm::X86::VMOVDQU64Z128rmk' data-ref="llvm::X86::VMOVDQU64Z128rmk" data-ref-filename="llvm..X86..VMOVDQU64Z128rmk">VMOVDQU64Z128rmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZ128rmk" title='llvm::X86::VPBLENDMQZ128rmk' data-ref="llvm::X86::VPBLENDMQZ128rmk" data-ref-filename="llvm..X86..VPBLENDMQZ128rmk">VPBLENDMQZ128rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1692">1692</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z256rmk" title='llvm::X86::VMOVDQU64Z256rmk' data-ref="llvm::X86::VMOVDQU64Z256rmk" data-ref-filename="llvm..X86..VMOVDQU64Z256rmk">VMOVDQU64Z256rmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZ256rmk" title='llvm::X86::VPBLENDMQZ256rmk' data-ref="llvm::X86::VPBLENDMQZ256rmk" data-ref-filename="llvm..X86..VPBLENDMQZ256rmk">VPBLENDMQZ256rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1693">1693</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Zrmk" title='llvm::X86::VMOVDQU64Zrmk' data-ref="llvm::X86::VMOVDQU64Zrmk" data-ref-filename="llvm..X86..VMOVDQU64Zrmk">VMOVDQU64Zrmk</a>:       <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZrmk" title='llvm::X86::VPBLENDMQZrmk' data-ref="llvm::X86::VPBLENDMQZrmk" data-ref-filename="llvm..X86..VPBLENDMQZrmk">VPBLENDMQZrmk</a>;    <b>break</b>;</td></tr>
<tr><th id="1694">1694</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ128rmk" title='llvm::X86::VMOVUPDZ128rmk' data-ref="llvm::X86::VMOVUPDZ128rmk" data-ref-filename="llvm..X86..VMOVUPDZ128rmk">VMOVUPDZ128rmk</a>:      <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZ128rmk" title='llvm::X86::VBLENDMPDZ128rmk' data-ref="llvm::X86::VBLENDMPDZ128rmk" data-ref-filename="llvm..X86..VBLENDMPDZ128rmk">VBLENDMPDZ128rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1695">1695</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ256rmk" title='llvm::X86::VMOVUPDZ256rmk' data-ref="llvm::X86::VMOVUPDZ256rmk" data-ref-filename="llvm..X86..VMOVUPDZ256rmk">VMOVUPDZ256rmk</a>:      <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZ256rmk" title='llvm::X86::VBLENDMPDZ256rmk' data-ref="llvm::X86::VBLENDMPDZ256rmk" data-ref-filename="llvm..X86..VBLENDMPDZ256rmk">VBLENDMPDZ256rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1696">1696</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZrmk" title='llvm::X86::VMOVUPDZrmk' data-ref="llvm::X86::VMOVUPDZrmk" data-ref-filename="llvm..X86..VMOVUPDZrmk">VMOVUPDZrmk</a>:         <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZrmk" title='llvm::X86::VBLENDMPDZrmk' data-ref="llvm::X86::VBLENDMPDZrmk" data-ref-filename="llvm..X86..VBLENDMPDZrmk">VBLENDMPDZrmk</a>;    <b>break</b>;</td></tr>
<tr><th id="1697">1697</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rmk" title='llvm::X86::VMOVUPSZ128rmk' data-ref="llvm::X86::VMOVUPSZ128rmk" data-ref-filename="llvm..X86..VMOVUPSZ128rmk">VMOVUPSZ128rmk</a>:      <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZ128rmk" title='llvm::X86::VBLENDMPSZ128rmk' data-ref="llvm::X86::VBLENDMPSZ128rmk" data-ref-filename="llvm..X86..VBLENDMPSZ128rmk">VBLENDMPSZ128rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1698">1698</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rmk" title='llvm::X86::VMOVUPSZ256rmk' data-ref="llvm::X86::VMOVUPSZ256rmk" data-ref-filename="llvm..X86..VMOVUPSZ256rmk">VMOVUPSZ256rmk</a>:      <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZ256rmk" title='llvm::X86::VBLENDMPSZ256rmk' data-ref="llvm::X86::VBLENDMPSZ256rmk" data-ref-filename="llvm..X86..VBLENDMPSZ256rmk">VBLENDMPSZ256rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1699">1699</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZrmk" title='llvm::X86::VMOVUPSZrmk' data-ref="llvm::X86::VMOVUPSZrmk" data-ref-filename="llvm..X86..VMOVUPSZrmk">VMOVUPSZrmk</a>:         <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZrmk" title='llvm::X86::VBLENDMPSZrmk' data-ref="llvm::X86::VBLENDMPSZrmk" data-ref-filename="llvm..X86..VBLENDMPSZrmk">VBLENDMPSZrmk</a>;    <b>break</b>;</td></tr>
<tr><th id="1700">1700</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128rmk" title='llvm::X86::VMOVDQA32Z128rmk' data-ref="llvm::X86::VMOVDQA32Z128rmk" data-ref-filename="llvm..X86..VMOVDQA32Z128rmk">VMOVDQA32Z128rmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZ128rmk" title='llvm::X86::VPBLENDMDZ128rmk' data-ref="llvm::X86::VPBLENDMDZ128rmk" data-ref-filename="llvm..X86..VPBLENDMDZ128rmk">VPBLENDMDZ128rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1701">1701</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256rmk" title='llvm::X86::VMOVDQA32Z256rmk' data-ref="llvm::X86::VMOVDQA32Z256rmk" data-ref-filename="llvm..X86..VMOVDQA32Z256rmk">VMOVDQA32Z256rmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZ256rmk" title='llvm::X86::VPBLENDMDZ256rmk' data-ref="llvm::X86::VPBLENDMDZ256rmk" data-ref-filename="llvm..X86..VPBLENDMDZ256rmk">VPBLENDMDZ256rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1702">1702</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zrmk" title='llvm::X86::VMOVDQA32Zrmk' data-ref="llvm::X86::VMOVDQA32Zrmk" data-ref-filename="llvm..X86..VMOVDQA32Zrmk">VMOVDQA32Zrmk</a>:       <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZrmk" title='llvm::X86::VPBLENDMDZrmk' data-ref="llvm::X86::VPBLENDMDZrmk" data-ref-filename="llvm..X86..VPBLENDMDZrmk">VPBLENDMDZrmk</a>;    <b>break</b>;</td></tr>
<tr><th id="1703">1703</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128rmk" title='llvm::X86::VMOVDQA64Z128rmk' data-ref="llvm::X86::VMOVDQA64Z128rmk" data-ref-filename="llvm..X86..VMOVDQA64Z128rmk">VMOVDQA64Z128rmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZ128rmk" title='llvm::X86::VPBLENDMQZ128rmk' data-ref="llvm::X86::VPBLENDMQZ128rmk" data-ref-filename="llvm..X86..VPBLENDMQZ128rmk">VPBLENDMQZ128rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1704">1704</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256rmk" title='llvm::X86::VMOVDQA64Z256rmk' data-ref="llvm::X86::VMOVDQA64Z256rmk" data-ref-filename="llvm..X86..VMOVDQA64Z256rmk">VMOVDQA64Z256rmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZ256rmk" title='llvm::X86::VPBLENDMQZ256rmk' data-ref="llvm::X86::VPBLENDMQZ256rmk" data-ref-filename="llvm..X86..VPBLENDMQZ256rmk">VPBLENDMQZ256rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1705">1705</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zrmk" title='llvm::X86::VMOVDQA64Zrmk' data-ref="llvm::X86::VMOVDQA64Zrmk" data-ref-filename="llvm..X86..VMOVDQA64Zrmk">VMOVDQA64Zrmk</a>:       <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZrmk" title='llvm::X86::VPBLENDMQZrmk' data-ref="llvm::X86::VPBLENDMQZrmk" data-ref-filename="llvm..X86..VPBLENDMQZrmk">VPBLENDMQZrmk</a>;    <b>break</b>;</td></tr>
<tr><th id="1706">1706</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128rmk" title='llvm::X86::VMOVAPDZ128rmk' data-ref="llvm::X86::VMOVAPDZ128rmk" data-ref-filename="llvm..X86..VMOVAPDZ128rmk">VMOVAPDZ128rmk</a>:      <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZ128rmk" title='llvm::X86::VBLENDMPDZ128rmk' data-ref="llvm::X86::VBLENDMPDZ128rmk" data-ref-filename="llvm..X86..VBLENDMPDZ128rmk">VBLENDMPDZ128rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1707">1707</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256rmk" title='llvm::X86::VMOVAPDZ256rmk' data-ref="llvm::X86::VMOVAPDZ256rmk" data-ref-filename="llvm..X86..VMOVAPDZ256rmk">VMOVAPDZ256rmk</a>:      <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZ256rmk" title='llvm::X86::VBLENDMPDZ256rmk' data-ref="llvm::X86::VBLENDMPDZ256rmk" data-ref-filename="llvm..X86..VBLENDMPDZ256rmk">VBLENDMPDZ256rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1708">1708</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZrmk" title='llvm::X86::VMOVAPDZrmk' data-ref="llvm::X86::VMOVAPDZrmk" data-ref-filename="llvm..X86..VMOVAPDZrmk">VMOVAPDZrmk</a>:         <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZrmk" title='llvm::X86::VBLENDMPDZrmk' data-ref="llvm::X86::VBLENDMPDZrmk" data-ref-filename="llvm..X86..VBLENDMPDZrmk">VBLENDMPDZrmk</a>;    <b>break</b>;</td></tr>
<tr><th id="1709">1709</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rmk" title='llvm::X86::VMOVAPSZ128rmk' data-ref="llvm::X86::VMOVAPSZ128rmk" data-ref-filename="llvm..X86..VMOVAPSZ128rmk">VMOVAPSZ128rmk</a>:      <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZ128rmk" title='llvm::X86::VBLENDMPSZ128rmk' data-ref="llvm::X86::VBLENDMPSZ128rmk" data-ref-filename="llvm..X86..VBLENDMPSZ128rmk">VBLENDMPSZ128rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1710">1710</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rmk" title='llvm::X86::VMOVAPSZ256rmk' data-ref="llvm::X86::VMOVAPSZ256rmk" data-ref-filename="llvm..X86..VMOVAPSZ256rmk">VMOVAPSZ256rmk</a>:      <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZ256rmk" title='llvm::X86::VBLENDMPSZ256rmk' data-ref="llvm::X86::VBLENDMPSZ256rmk" data-ref-filename="llvm..X86..VBLENDMPSZ256rmk">VBLENDMPSZ256rmk</a>; <b>break</b>;</td></tr>
<tr><th id="1711">1711</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrmk" title='llvm::X86::VMOVAPSZrmk' data-ref="llvm::X86::VMOVAPSZrmk" data-ref-filename="llvm..X86..VMOVAPSZrmk">VMOVAPSZrmk</a>:         <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZrmk" title='llvm::X86::VBLENDMPSZrmk' data-ref="llvm::X86::VBLENDMPSZrmk" data-ref-filename="llvm..X86..VBLENDMPSZrmk">VBLENDMPSZrmk</a>;    <b>break</b>;</td></tr>
<tr><th id="1712">1712</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZ256rmk" title='llvm::X86::VBROADCASTSDZ256rmk' data-ref="llvm::X86::VBROADCASTSDZ256rmk" data-ref-filename="llvm..X86..VBROADCASTSDZ256rmk">VBROADCASTSDZ256rmk</a>: <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZ256rmbk" title='llvm::X86::VBLENDMPDZ256rmbk' data-ref="llvm::X86::VBLENDMPDZ256rmbk" data-ref-filename="llvm..X86..VBLENDMPDZ256rmbk">VBLENDMPDZ256rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="1713">1713</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZrmk" title='llvm::X86::VBROADCASTSDZrmk' data-ref="llvm::X86::VBROADCASTSDZrmk" data-ref-filename="llvm..X86..VBROADCASTSDZrmk">VBROADCASTSDZrmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZrmbk" title='llvm::X86::VBLENDMPDZrmbk' data-ref="llvm::X86::VBLENDMPDZrmbk" data-ref-filename="llvm..X86..VBLENDMPDZrmbk">VBLENDMPDZrmbk</a>;    <b>break</b>;</td></tr>
<tr><th id="1714">1714</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ128rmk" title='llvm::X86::VBROADCASTSSZ128rmk' data-ref="llvm::X86::VBROADCASTSSZ128rmk" data-ref-filename="llvm..X86..VBROADCASTSSZ128rmk">VBROADCASTSSZ128rmk</a>: <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZ128rmbk" title='llvm::X86::VBLENDMPSZ128rmbk' data-ref="llvm::X86::VBLENDMPSZ128rmbk" data-ref-filename="llvm..X86..VBLENDMPSZ128rmbk">VBLENDMPSZ128rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="1715">1715</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ256rmk" title='llvm::X86::VBROADCASTSSZ256rmk' data-ref="llvm::X86::VBROADCASTSSZ256rmk" data-ref-filename="llvm..X86..VBROADCASTSSZ256rmk">VBROADCASTSSZ256rmk</a>: <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZ256rmbk" title='llvm::X86::VBLENDMPSZ256rmbk' data-ref="llvm::X86::VBLENDMPSZ256rmbk" data-ref-filename="llvm..X86..VBLENDMPSZ256rmbk">VBLENDMPSZ256rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="1716">1716</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZrmk" title='llvm::X86::VBROADCASTSSZrmk' data-ref="llvm::X86::VBROADCASTSSZrmk" data-ref-filename="llvm..X86..VBROADCASTSSZrmk">VBROADCASTSSZrmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZrmbk" title='llvm::X86::VBLENDMPSZrmbk' data-ref="llvm::X86::VBLENDMPSZrmbk" data-ref-filename="llvm..X86..VBLENDMPSZrmbk">VBLENDMPSZrmbk</a>;    <b>break</b>;</td></tr>
<tr><th id="1717">1717</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ128rmk" title='llvm::X86::VPBROADCASTDZ128rmk' data-ref="llvm::X86::VPBROADCASTDZ128rmk" data-ref-filename="llvm..X86..VPBROADCASTDZ128rmk">VPBROADCASTDZ128rmk</a>: <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZ128rmbk" title='llvm::X86::VPBLENDMDZ128rmbk' data-ref="llvm::X86::VPBLENDMDZ128rmbk" data-ref-filename="llvm..X86..VPBLENDMDZ128rmbk">VPBLENDMDZ128rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="1718">1718</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ256rmk" title='llvm::X86::VPBROADCASTDZ256rmk' data-ref="llvm::X86::VPBROADCASTDZ256rmk" data-ref-filename="llvm..X86..VPBROADCASTDZ256rmk">VPBROADCASTDZ256rmk</a>: <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZ256rmbk" title='llvm::X86::VPBLENDMDZ256rmbk' data-ref="llvm::X86::VPBLENDMDZ256rmbk" data-ref-filename="llvm..X86..VPBLENDMDZ256rmbk">VPBLENDMDZ256rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="1719">1719</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZrmk" title='llvm::X86::VPBROADCASTDZrmk' data-ref="llvm::X86::VPBROADCASTDZrmk" data-ref-filename="llvm..X86..VPBROADCASTDZrmk">VPBROADCASTDZrmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZrmbk" title='llvm::X86::VPBLENDMDZrmbk' data-ref="llvm::X86::VPBLENDMDZrmbk" data-ref-filename="llvm..X86..VPBLENDMDZrmbk">VPBLENDMDZrmbk</a>;    <b>break</b>;</td></tr>
<tr><th id="1720">1720</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ128rmk" title='llvm::X86::VPBROADCASTQZ128rmk' data-ref="llvm::X86::VPBROADCASTQZ128rmk" data-ref-filename="llvm..X86..VPBROADCASTQZ128rmk">VPBROADCASTQZ128rmk</a>: <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZ128rmbk" title='llvm::X86::VPBLENDMQZ128rmbk' data-ref="llvm::X86::VPBLENDMQZ128rmbk" data-ref-filename="llvm..X86..VPBLENDMQZ128rmbk">VPBLENDMQZ128rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="1721">1721</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ256rmk" title='llvm::X86::VPBROADCASTQZ256rmk' data-ref="llvm::X86::VPBROADCASTQZ256rmk" data-ref-filename="llvm..X86..VPBROADCASTQZ256rmk">VPBROADCASTQZ256rmk</a>: <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZ256rmbk" title='llvm::X86::VPBLENDMQZ256rmbk' data-ref="llvm::X86::VPBLENDMQZ256rmbk" data-ref-filename="llvm..X86..VPBLENDMQZ256rmbk">VPBLENDMQZ256rmbk</a>; <b>break</b>;</td></tr>
<tr><th id="1722">1722</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZrmk" title='llvm::X86::VPBROADCASTQZrmk' data-ref="llvm::X86::VPBROADCASTQZrmk" data-ref-filename="llvm..X86..VPBROADCASTQZrmk">VPBROADCASTQZrmk</a>:    <a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZrmbk" title='llvm::X86::VPBLENDMQZrmbk' data-ref="llvm::X86::VPBLENDMQZrmbk" data-ref-filename="llvm..X86..VPBLENDMQZrmbk">VPBLENDMQZrmbk</a>;    <b>break</b>;</td></tr>
<tr><th id="1723">1723</th><td>    }</td></tr>
<tr><th id="1724">1724</th><td></td></tr>
<tr><th id="1725">1725</th><td>    <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a></span>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#164Opc" title='Opc' data-ref="164Opc" data-ref-filename="164Opc">Opc</a>))</td></tr>
<tr><th id="1726">1726</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>)</td></tr>
<tr><th id="1727">1727</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1728">1728</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>)</td></tr>
<tr><th id="1729">1729</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>))</td></tr>
<tr><th id="1730">1730</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>))</td></tr>
<tr><th id="1731">1731</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>))</td></tr>
<tr><th id="1732">1732</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>6</var>))</td></tr>
<tr><th id="1733">1733</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>7</var>));</td></tr>
<tr><th id="1734">1734</th><td>    <b>break</b>;</td></tr>
<tr><th id="1735">1735</th><td>  }</td></tr>
<tr><th id="1736">1736</th><td></td></tr>
<tr><th id="1737">1737</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z128rrk" title='llvm::X86::VMOVDQU8Z128rrk' data-ref="llvm::X86::VMOVDQU8Z128rrk" data-ref-filename="llvm..X86..VMOVDQU8Z128rrk">VMOVDQU8Z128rrk</a>:</td></tr>
<tr><th id="1738">1738</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z256rrk" title='llvm::X86::VMOVDQU8Z256rrk' data-ref="llvm::X86::VMOVDQU8Z256rrk" data-ref-filename="llvm..X86..VMOVDQU8Z256rrk">VMOVDQU8Z256rrk</a>:</td></tr>
<tr><th id="1739">1739</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Zrrk" title='llvm::X86::VMOVDQU8Zrrk' data-ref="llvm::X86::VMOVDQU8Zrrk" data-ref-filename="llvm..X86..VMOVDQU8Zrrk">VMOVDQU8Zrrk</a>:</td></tr>
<tr><th id="1740">1740</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z128rrk" title='llvm::X86::VMOVDQU16Z128rrk' data-ref="llvm::X86::VMOVDQU16Z128rrk" data-ref-filename="llvm..X86..VMOVDQU16Z128rrk">VMOVDQU16Z128rrk</a>:</td></tr>
<tr><th id="1741">1741</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z256rrk" title='llvm::X86::VMOVDQU16Z256rrk' data-ref="llvm::X86::VMOVDQU16Z256rrk" data-ref-filename="llvm..X86..VMOVDQU16Z256rrk">VMOVDQU16Z256rrk</a>:</td></tr>
<tr><th id="1742">1742</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Zrrk" title='llvm::X86::VMOVDQU16Zrrk' data-ref="llvm::X86::VMOVDQU16Zrrk" data-ref-filename="llvm..X86..VMOVDQU16Zrrk">VMOVDQU16Zrrk</a>:</td></tr>
<tr><th id="1743">1743</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z128rrk" title='llvm::X86::VMOVDQU32Z128rrk' data-ref="llvm::X86::VMOVDQU32Z128rrk" data-ref-filename="llvm..X86..VMOVDQU32Z128rrk">VMOVDQU32Z128rrk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128rrk" title='llvm::X86::VMOVDQA32Z128rrk' data-ref="llvm::X86::VMOVDQA32Z128rrk" data-ref-filename="llvm..X86..VMOVDQA32Z128rrk">VMOVDQA32Z128rrk</a>:</td></tr>
<tr><th id="1744">1744</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z256rrk" title='llvm::X86::VMOVDQU32Z256rrk' data-ref="llvm::X86::VMOVDQU32Z256rrk" data-ref-filename="llvm..X86..VMOVDQU32Z256rrk">VMOVDQU32Z256rrk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256rrk" title='llvm::X86::VMOVDQA32Z256rrk' data-ref="llvm::X86::VMOVDQA32Z256rrk" data-ref-filename="llvm..X86..VMOVDQA32Z256rrk">VMOVDQA32Z256rrk</a>:</td></tr>
<tr><th id="1745">1745</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Zrrk" title='llvm::X86::VMOVDQU32Zrrk' data-ref="llvm::X86::VMOVDQU32Zrrk" data-ref-filename="llvm..X86..VMOVDQU32Zrrk">VMOVDQU32Zrrk</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zrrk" title='llvm::X86::VMOVDQA32Zrrk' data-ref="llvm::X86::VMOVDQA32Zrrk" data-ref-filename="llvm..X86..VMOVDQA32Zrrk">VMOVDQA32Zrrk</a>:</td></tr>
<tr><th id="1746">1746</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z128rrk" title='llvm::X86::VMOVDQU64Z128rrk' data-ref="llvm::X86::VMOVDQU64Z128rrk" data-ref-filename="llvm..X86..VMOVDQU64Z128rrk">VMOVDQU64Z128rrk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128rrk" title='llvm::X86::VMOVDQA64Z128rrk' data-ref="llvm::X86::VMOVDQA64Z128rrk" data-ref-filename="llvm..X86..VMOVDQA64Z128rrk">VMOVDQA64Z128rrk</a>:</td></tr>
<tr><th id="1747">1747</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z256rrk" title='llvm::X86::VMOVDQU64Z256rrk' data-ref="llvm::X86::VMOVDQU64Z256rrk" data-ref-filename="llvm..X86..VMOVDQU64Z256rrk">VMOVDQU64Z256rrk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256rrk" title='llvm::X86::VMOVDQA64Z256rrk' data-ref="llvm::X86::VMOVDQA64Z256rrk" data-ref-filename="llvm..X86..VMOVDQA64Z256rrk">VMOVDQA64Z256rrk</a>:</td></tr>
<tr><th id="1748">1748</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Zrrk" title='llvm::X86::VMOVDQU64Zrrk' data-ref="llvm::X86::VMOVDQU64Zrrk" data-ref-filename="llvm..X86..VMOVDQU64Zrrk">VMOVDQU64Zrrk</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zrrk" title='llvm::X86::VMOVDQA64Zrrk' data-ref="llvm::X86::VMOVDQA64Zrrk" data-ref-filename="llvm..X86..VMOVDQA64Zrrk">VMOVDQA64Zrrk</a>:</td></tr>
<tr><th id="1749">1749</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ128rrk" title='llvm::X86::VMOVUPDZ128rrk' data-ref="llvm::X86::VMOVUPDZ128rrk" data-ref-filename="llvm..X86..VMOVUPDZ128rrk">VMOVUPDZ128rrk</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128rrk" title='llvm::X86::VMOVAPDZ128rrk' data-ref="llvm::X86::VMOVAPDZ128rrk" data-ref-filename="llvm..X86..VMOVAPDZ128rrk">VMOVAPDZ128rrk</a>:</td></tr>
<tr><th id="1750">1750</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ256rrk" title='llvm::X86::VMOVUPDZ256rrk' data-ref="llvm::X86::VMOVUPDZ256rrk" data-ref-filename="llvm..X86..VMOVUPDZ256rrk">VMOVUPDZ256rrk</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256rrk" title='llvm::X86::VMOVAPDZ256rrk' data-ref="llvm::X86::VMOVAPDZ256rrk" data-ref-filename="llvm..X86..VMOVAPDZ256rrk">VMOVAPDZ256rrk</a>:</td></tr>
<tr><th id="1751">1751</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZrrk" title='llvm::X86::VMOVUPDZrrk' data-ref="llvm::X86::VMOVUPDZrrk" data-ref-filename="llvm..X86..VMOVUPDZrrk">VMOVUPDZrrk</a>:      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZrrk" title='llvm::X86::VMOVAPDZrrk' data-ref="llvm::X86::VMOVAPDZrrk" data-ref-filename="llvm..X86..VMOVAPDZrrk">VMOVAPDZrrk</a>:</td></tr>
<tr><th id="1752">1752</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rrk" title='llvm::X86::VMOVUPSZ128rrk' data-ref="llvm::X86::VMOVUPSZ128rrk" data-ref-filename="llvm..X86..VMOVUPSZ128rrk">VMOVUPSZ128rrk</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rrk" title='llvm::X86::VMOVAPSZ128rrk' data-ref="llvm::X86::VMOVAPSZ128rrk" data-ref-filename="llvm..X86..VMOVAPSZ128rrk">VMOVAPSZ128rrk</a>:</td></tr>
<tr><th id="1753">1753</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rrk" title='llvm::X86::VMOVUPSZ256rrk' data-ref="llvm::X86::VMOVUPSZ256rrk" data-ref-filename="llvm..X86..VMOVUPSZ256rrk">VMOVUPSZ256rrk</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rrk" title='llvm::X86::VMOVAPSZ256rrk' data-ref="llvm::X86::VMOVAPSZ256rrk" data-ref-filename="llvm..X86..VMOVAPSZ256rrk">VMOVAPSZ256rrk</a>:</td></tr>
<tr><th id="1754">1754</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZrrk" title='llvm::X86::VMOVUPSZrrk' data-ref="llvm::X86::VMOVUPSZrrk" data-ref-filename="llvm..X86..VMOVUPSZrrk">VMOVUPSZrrk</a>:      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrrk" title='llvm::X86::VMOVAPSZrrk' data-ref="llvm::X86::VMOVAPSZrrk" data-ref-filename="llvm..X86..VMOVAPSZrrk">VMOVAPSZrrk</a>: {</td></tr>
<tr><th id="1755">1755</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="165Opc" title='Opc' data-type='unsigned int' data-ref="165Opc" data-ref-filename="165Opc">Opc</dfn>;</td></tr>
<tr><th id="1756">1756</th><td>    <b>switch</b> (<a class="local col3 ref" href="#123MIOpc" title='MIOpc' data-ref="123MIOpc" data-ref-filename="123MIOpc">MIOpc</a>) {</td></tr>
<tr><th id="1757">1757</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="1758">1758</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z128rrk" title='llvm::X86::VMOVDQU8Z128rrk' data-ref="llvm::X86::VMOVDQU8Z128rrk" data-ref-filename="llvm..X86..VMOVDQU8Z128rrk">VMOVDQU8Z128rrk</a>:  <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMBZ128rrk" title='llvm::X86::VPBLENDMBZ128rrk' data-ref="llvm::X86::VPBLENDMBZ128rrk" data-ref-filename="llvm..X86..VPBLENDMBZ128rrk">VPBLENDMBZ128rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1759">1759</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z256rrk" title='llvm::X86::VMOVDQU8Z256rrk' data-ref="llvm::X86::VMOVDQU8Z256rrk" data-ref-filename="llvm..X86..VMOVDQU8Z256rrk">VMOVDQU8Z256rrk</a>:  <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMBZ256rrk" title='llvm::X86::VPBLENDMBZ256rrk' data-ref="llvm::X86::VPBLENDMBZ256rrk" data-ref-filename="llvm..X86..VPBLENDMBZ256rrk">VPBLENDMBZ256rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1760">1760</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Zrrk" title='llvm::X86::VMOVDQU8Zrrk' data-ref="llvm::X86::VMOVDQU8Zrrk" data-ref-filename="llvm..X86..VMOVDQU8Zrrk">VMOVDQU8Zrrk</a>:     <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMBZrrk" title='llvm::X86::VPBLENDMBZrrk' data-ref="llvm::X86::VPBLENDMBZrrk" data-ref-filename="llvm..X86..VPBLENDMBZrrk">VPBLENDMBZrrk</a>;    <b>break</b>;</td></tr>
<tr><th id="1761">1761</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z128rrk" title='llvm::X86::VMOVDQU16Z128rrk' data-ref="llvm::X86::VMOVDQU16Z128rrk" data-ref-filename="llvm..X86..VMOVDQU16Z128rrk">VMOVDQU16Z128rrk</a>: <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMWZ128rrk" title='llvm::X86::VPBLENDMWZ128rrk' data-ref="llvm::X86::VPBLENDMWZ128rrk" data-ref-filename="llvm..X86..VPBLENDMWZ128rrk">VPBLENDMWZ128rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1762">1762</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z256rrk" title='llvm::X86::VMOVDQU16Z256rrk' data-ref="llvm::X86::VMOVDQU16Z256rrk" data-ref-filename="llvm..X86..VMOVDQU16Z256rrk">VMOVDQU16Z256rrk</a>: <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMWZ256rrk" title='llvm::X86::VPBLENDMWZ256rrk' data-ref="llvm::X86::VPBLENDMWZ256rrk" data-ref-filename="llvm..X86..VPBLENDMWZ256rrk">VPBLENDMWZ256rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1763">1763</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Zrrk" title='llvm::X86::VMOVDQU16Zrrk' data-ref="llvm::X86::VMOVDQU16Zrrk" data-ref-filename="llvm..X86..VMOVDQU16Zrrk">VMOVDQU16Zrrk</a>:    <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMWZrrk" title='llvm::X86::VPBLENDMWZrrk' data-ref="llvm::X86::VPBLENDMWZrrk" data-ref-filename="llvm..X86..VPBLENDMWZrrk">VPBLENDMWZrrk</a>;    <b>break</b>;</td></tr>
<tr><th id="1764">1764</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z128rrk" title='llvm::X86::VMOVDQU32Z128rrk' data-ref="llvm::X86::VMOVDQU32Z128rrk" data-ref-filename="llvm..X86..VMOVDQU32Z128rrk">VMOVDQU32Z128rrk</a>: <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZ128rrk" title='llvm::X86::VPBLENDMDZ128rrk' data-ref="llvm::X86::VPBLENDMDZ128rrk" data-ref-filename="llvm..X86..VPBLENDMDZ128rrk">VPBLENDMDZ128rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1765">1765</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z256rrk" title='llvm::X86::VMOVDQU32Z256rrk' data-ref="llvm::X86::VMOVDQU32Z256rrk" data-ref-filename="llvm..X86..VMOVDQU32Z256rrk">VMOVDQU32Z256rrk</a>: <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZ256rrk" title='llvm::X86::VPBLENDMDZ256rrk' data-ref="llvm::X86::VPBLENDMDZ256rrk" data-ref-filename="llvm..X86..VPBLENDMDZ256rrk">VPBLENDMDZ256rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1766">1766</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Zrrk" title='llvm::X86::VMOVDQU32Zrrk' data-ref="llvm::X86::VMOVDQU32Zrrk" data-ref-filename="llvm..X86..VMOVDQU32Zrrk">VMOVDQU32Zrrk</a>:    <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZrrk" title='llvm::X86::VPBLENDMDZrrk' data-ref="llvm::X86::VPBLENDMDZrrk" data-ref-filename="llvm..X86..VPBLENDMDZrrk">VPBLENDMDZrrk</a>;    <b>break</b>;</td></tr>
<tr><th id="1767">1767</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z128rrk" title='llvm::X86::VMOVDQU64Z128rrk' data-ref="llvm::X86::VMOVDQU64Z128rrk" data-ref-filename="llvm..X86..VMOVDQU64Z128rrk">VMOVDQU64Z128rrk</a>: <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZ128rrk" title='llvm::X86::VPBLENDMQZ128rrk' data-ref="llvm::X86::VPBLENDMQZ128rrk" data-ref-filename="llvm..X86..VPBLENDMQZ128rrk">VPBLENDMQZ128rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1768">1768</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z256rrk" title='llvm::X86::VMOVDQU64Z256rrk' data-ref="llvm::X86::VMOVDQU64Z256rrk" data-ref-filename="llvm..X86..VMOVDQU64Z256rrk">VMOVDQU64Z256rrk</a>: <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZ256rrk" title='llvm::X86::VPBLENDMQZ256rrk' data-ref="llvm::X86::VPBLENDMQZ256rrk" data-ref-filename="llvm..X86..VPBLENDMQZ256rrk">VPBLENDMQZ256rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1769">1769</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Zrrk" title='llvm::X86::VMOVDQU64Zrrk' data-ref="llvm::X86::VMOVDQU64Zrrk" data-ref-filename="llvm..X86..VMOVDQU64Zrrk">VMOVDQU64Zrrk</a>:    <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZrrk" title='llvm::X86::VPBLENDMQZrrk' data-ref="llvm::X86::VPBLENDMQZrrk" data-ref-filename="llvm..X86..VPBLENDMQZrrk">VPBLENDMQZrrk</a>;    <b>break</b>;</td></tr>
<tr><th id="1770">1770</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ128rrk" title='llvm::X86::VMOVUPDZ128rrk' data-ref="llvm::X86::VMOVUPDZ128rrk" data-ref-filename="llvm..X86..VMOVUPDZ128rrk">VMOVUPDZ128rrk</a>:   <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZ128rrk" title='llvm::X86::VBLENDMPDZ128rrk' data-ref="llvm::X86::VBLENDMPDZ128rrk" data-ref-filename="llvm..X86..VBLENDMPDZ128rrk">VBLENDMPDZ128rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1771">1771</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ256rrk" title='llvm::X86::VMOVUPDZ256rrk' data-ref="llvm::X86::VMOVUPDZ256rrk" data-ref-filename="llvm..X86..VMOVUPDZ256rrk">VMOVUPDZ256rrk</a>:   <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZ256rrk" title='llvm::X86::VBLENDMPDZ256rrk' data-ref="llvm::X86::VBLENDMPDZ256rrk" data-ref-filename="llvm..X86..VBLENDMPDZ256rrk">VBLENDMPDZ256rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1772">1772</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZrrk" title='llvm::X86::VMOVUPDZrrk' data-ref="llvm::X86::VMOVUPDZrrk" data-ref-filename="llvm..X86..VMOVUPDZrrk">VMOVUPDZrrk</a>:      <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZrrk" title='llvm::X86::VBLENDMPDZrrk' data-ref="llvm::X86::VBLENDMPDZrrk" data-ref-filename="llvm..X86..VBLENDMPDZrrk">VBLENDMPDZrrk</a>;    <b>break</b>;</td></tr>
<tr><th id="1773">1773</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rrk" title='llvm::X86::VMOVUPSZ128rrk' data-ref="llvm::X86::VMOVUPSZ128rrk" data-ref-filename="llvm..X86..VMOVUPSZ128rrk">VMOVUPSZ128rrk</a>:   <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZ128rrk" title='llvm::X86::VBLENDMPSZ128rrk' data-ref="llvm::X86::VBLENDMPSZ128rrk" data-ref-filename="llvm..X86..VBLENDMPSZ128rrk">VBLENDMPSZ128rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1774">1774</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rrk" title='llvm::X86::VMOVUPSZ256rrk' data-ref="llvm::X86::VMOVUPSZ256rrk" data-ref-filename="llvm..X86..VMOVUPSZ256rrk">VMOVUPSZ256rrk</a>:   <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZ256rrk" title='llvm::X86::VBLENDMPSZ256rrk' data-ref="llvm::X86::VBLENDMPSZ256rrk" data-ref-filename="llvm..X86..VBLENDMPSZ256rrk">VBLENDMPSZ256rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1775">1775</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZrrk" title='llvm::X86::VMOVUPSZrrk' data-ref="llvm::X86::VMOVUPSZrrk" data-ref-filename="llvm..X86..VMOVUPSZrrk">VMOVUPSZrrk</a>:      <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZrrk" title='llvm::X86::VBLENDMPSZrrk' data-ref="llvm::X86::VBLENDMPSZrrk" data-ref-filename="llvm..X86..VBLENDMPSZrrk">VBLENDMPSZrrk</a>;    <b>break</b>;</td></tr>
<tr><th id="1776">1776</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128rrk" title='llvm::X86::VMOVDQA32Z128rrk' data-ref="llvm::X86::VMOVDQA32Z128rrk" data-ref-filename="llvm..X86..VMOVDQA32Z128rrk">VMOVDQA32Z128rrk</a>: <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZ128rrk" title='llvm::X86::VPBLENDMDZ128rrk' data-ref="llvm::X86::VPBLENDMDZ128rrk" data-ref-filename="llvm..X86..VPBLENDMDZ128rrk">VPBLENDMDZ128rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1777">1777</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256rrk" title='llvm::X86::VMOVDQA32Z256rrk' data-ref="llvm::X86::VMOVDQA32Z256rrk" data-ref-filename="llvm..X86..VMOVDQA32Z256rrk">VMOVDQA32Z256rrk</a>: <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZ256rrk" title='llvm::X86::VPBLENDMDZ256rrk' data-ref="llvm::X86::VPBLENDMDZ256rrk" data-ref-filename="llvm..X86..VPBLENDMDZ256rrk">VPBLENDMDZ256rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1778">1778</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zrrk" title='llvm::X86::VMOVDQA32Zrrk' data-ref="llvm::X86::VMOVDQA32Zrrk" data-ref-filename="llvm..X86..VMOVDQA32Zrrk">VMOVDQA32Zrrk</a>:    <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMDZrrk" title='llvm::X86::VPBLENDMDZrrk' data-ref="llvm::X86::VPBLENDMDZrrk" data-ref-filename="llvm..X86..VPBLENDMDZrrk">VPBLENDMDZrrk</a>;    <b>break</b>;</td></tr>
<tr><th id="1779">1779</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128rrk" title='llvm::X86::VMOVDQA64Z128rrk' data-ref="llvm::X86::VMOVDQA64Z128rrk" data-ref-filename="llvm..X86..VMOVDQA64Z128rrk">VMOVDQA64Z128rrk</a>: <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZ128rrk" title='llvm::X86::VPBLENDMQZ128rrk' data-ref="llvm::X86::VPBLENDMQZ128rrk" data-ref-filename="llvm..X86..VPBLENDMQZ128rrk">VPBLENDMQZ128rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1780">1780</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256rrk" title='llvm::X86::VMOVDQA64Z256rrk' data-ref="llvm::X86::VMOVDQA64Z256rrk" data-ref-filename="llvm..X86..VMOVDQA64Z256rrk">VMOVDQA64Z256rrk</a>: <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZ256rrk" title='llvm::X86::VPBLENDMQZ256rrk' data-ref="llvm::X86::VPBLENDMQZ256rrk" data-ref-filename="llvm..X86..VPBLENDMQZ256rrk">VPBLENDMQZ256rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1781">1781</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zrrk" title='llvm::X86::VMOVDQA64Zrrk' data-ref="llvm::X86::VMOVDQA64Zrrk" data-ref-filename="llvm..X86..VMOVDQA64Zrrk">VMOVDQA64Zrrk</a>:    <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDMQZrrk" title='llvm::X86::VPBLENDMQZrrk' data-ref="llvm::X86::VPBLENDMQZrrk" data-ref-filename="llvm..X86..VPBLENDMQZrrk">VPBLENDMQZrrk</a>;    <b>break</b>;</td></tr>
<tr><th id="1782">1782</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128rrk" title='llvm::X86::VMOVAPDZ128rrk' data-ref="llvm::X86::VMOVAPDZ128rrk" data-ref-filename="llvm..X86..VMOVAPDZ128rrk">VMOVAPDZ128rrk</a>:   <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZ128rrk" title='llvm::X86::VBLENDMPDZ128rrk' data-ref="llvm::X86::VBLENDMPDZ128rrk" data-ref-filename="llvm..X86..VBLENDMPDZ128rrk">VBLENDMPDZ128rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1783">1783</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256rrk" title='llvm::X86::VMOVAPDZ256rrk' data-ref="llvm::X86::VMOVAPDZ256rrk" data-ref-filename="llvm..X86..VMOVAPDZ256rrk">VMOVAPDZ256rrk</a>:   <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZ256rrk" title='llvm::X86::VBLENDMPDZ256rrk' data-ref="llvm::X86::VBLENDMPDZ256rrk" data-ref-filename="llvm..X86..VBLENDMPDZ256rrk">VBLENDMPDZ256rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1784">1784</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZrrk" title='llvm::X86::VMOVAPDZrrk' data-ref="llvm::X86::VMOVAPDZrrk" data-ref-filename="llvm..X86..VMOVAPDZrrk">VMOVAPDZrrk</a>:      <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPDZrrk" title='llvm::X86::VBLENDMPDZrrk' data-ref="llvm::X86::VBLENDMPDZrrk" data-ref-filename="llvm..X86..VBLENDMPDZrrk">VBLENDMPDZrrk</a>;    <b>break</b>;</td></tr>
<tr><th id="1785">1785</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rrk" title='llvm::X86::VMOVAPSZ128rrk' data-ref="llvm::X86::VMOVAPSZ128rrk" data-ref-filename="llvm..X86..VMOVAPSZ128rrk">VMOVAPSZ128rrk</a>:   <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZ128rrk" title='llvm::X86::VBLENDMPSZ128rrk' data-ref="llvm::X86::VBLENDMPSZ128rrk" data-ref-filename="llvm..X86..VBLENDMPSZ128rrk">VBLENDMPSZ128rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1786">1786</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rrk" title='llvm::X86::VMOVAPSZ256rrk' data-ref="llvm::X86::VMOVAPSZ256rrk" data-ref-filename="llvm..X86..VMOVAPSZ256rrk">VMOVAPSZ256rrk</a>:   <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZ256rrk" title='llvm::X86::VBLENDMPSZ256rrk' data-ref="llvm::X86::VBLENDMPSZ256rrk" data-ref-filename="llvm..X86..VBLENDMPSZ256rrk">VBLENDMPSZ256rrk</a>; <b>break</b>;</td></tr>
<tr><th id="1787">1787</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrrk" title='llvm::X86::VMOVAPSZrrk' data-ref="llvm::X86::VMOVAPSZrrk" data-ref-filename="llvm..X86..VMOVAPSZrrk">VMOVAPSZrrk</a>:      <a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDMPSZrrk" title='llvm::X86::VBLENDMPSZrrk' data-ref="llvm::X86::VBLENDMPSZrrk" data-ref-filename="llvm..X86..VBLENDMPSZrrk">VBLENDMPSZrrk</a>;    <b>break</b>;</td></tr>
<tr><th id="1788">1788</th><td>    }</td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td>    <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#117MF" title='MF' data-ref="117MF" data-ref-filename="117MF">MF</a></span>, <a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#165Opc" title='Opc' data-ref="165Opc" data-ref-filename="165Opc">Opc</a>))</td></tr>
<tr><th id="1791">1791</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>)</td></tr>
<tr><th id="1792">1792</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1793">1793</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>)</td></tr>
<tr><th id="1794">1794</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>));</td></tr>
<tr><th id="1795">1795</th><td>    <b>break</b>;</td></tr>
<tr><th id="1796">1796</th><td>  }</td></tr>
<tr><th id="1797">1797</th><td>  }</td></tr>
<tr><th id="1798">1798</th><td></td></tr>
<tr><th id="1799">1799</th><td>  <b>if</b> (!<a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a>) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td>  <b>if</b> (<a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>) {  <i>// Update live variables</i></td></tr>
<tr><th id="1802">1802</th><td>    <b>if</b> (<a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="1803">1803</th><td>      <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_">replaceKillInstruction</a>(<a class="local col9 ref" href="#119Src" title='Src' data-ref="119Src" data-ref-filename="119Src">Src</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <span class='refarg'>*<a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a></span>);</td></tr>
<tr><th id="1804">1804</th><td>    <b>if</b> (<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1805">1805</th><td>      <a class="local col6 ref" href="#116LV" title='LV' data-ref="116LV" data-ref-filename="116LV">LV</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveVariables.h.html#_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" title='llvm::LiveVariables::replaceKillInstruction' data-ref="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm13LiveVariables22replaceKillInstructionENS_8RegisterERNS_12MachineInstrES3_">replaceKillInstruction</a>(<a class="local col8 ref" href="#118Dest" title='Dest' data-ref="118Dest" data-ref-filename="118Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'><a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a></span>, <span class='refarg'>*<a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a></span>);</td></tr>
<tr><th id="1806">1806</th><td>  }</td></tr>
<tr><th id="1807">1807</th><td></td></tr>
<tr><th id="1808">1808</th><td>  <a class="local col4 ref" href="#114MFI" title='MFI' data-ref="114MFI" data-ref-filename="114MFI">MFI</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEEPS4_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEEPS4_">insert</a>(<a class="local col5 ref" href="#115MI" title='MI' data-ref="115MI" data-ref-filename="115MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a>); <i>// Insert the new inst</i></td></tr>
<tr><th id="1809">1809</th><td>  <b>return</b> <a class="local col0 ref" href="#120NewMI" title='NewMI' data-ref="120NewMI" data-ref-filename="120NewMI">NewMI</a>;</td></tr>
<tr><th id="1810">1810</th><td>}</td></tr>
<tr><th id="1811">1811</th><td></td></tr>
<tr><th id="1812">1812</th><td><i class="doc" data-doc="_ZL22getThreeSrcCommuteCasemjj">/// This determines which of three possible cases of a three source commute</i></td></tr>
<tr><th id="1813">1813</th><td><i class="doc" data-doc="_ZL22getThreeSrcCommuteCasemjj">/// the source indexes correspond to taking into account any mask operands.</i></td></tr>
<tr><th id="1814">1814</th><td><i class="doc" data-doc="_ZL22getThreeSrcCommuteCasemjj">/// All prevents commuting a passthru operand. Returns -1 if the commute isn't</i></td></tr>
<tr><th id="1815">1815</th><td><i class="doc" data-doc="_ZL22getThreeSrcCommuteCasemjj">/// possible.</i></td></tr>
<tr><th id="1816">1816</th><td><i class="doc" data-doc="_ZL22getThreeSrcCommuteCasemjj">/// Case 0 - Possible to commute the first and second operands.</i></td></tr>
<tr><th id="1817">1817</th><td><i class="doc" data-doc="_ZL22getThreeSrcCommuteCasemjj">/// Case 1 - Possible to commute the first and third operands.</i></td></tr>
<tr><th id="1818">1818</th><td><i class="doc" data-doc="_ZL22getThreeSrcCommuteCasemjj">/// Case 2 - Possible to commute the second and third operands.</i></td></tr>
<tr><th id="1819">1819</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL22getThreeSrcCommuteCasemjj" title='getThreeSrcCommuteCase' data-type='unsigned int getThreeSrcCommuteCase(uint64_t TSFlags, unsigned int SrcOpIdx1, unsigned int SrcOpIdx2)' data-ref="_ZL22getThreeSrcCommuteCasemjj" data-ref-filename="_ZL22getThreeSrcCommuteCasemjj">getThreeSrcCommuteCase</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="166TSFlags" title='TSFlags' data-type='uint64_t' data-ref="166TSFlags" data-ref-filename="166TSFlags">TSFlags</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="167SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int' data-ref="167SrcOpIdx1" data-ref-filename="167SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="1820">1820</th><td>                                       <em>unsigned</em> <dfn class="local col8 decl" id="168SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int' data-ref="168SrcOpIdx2" data-ref-filename="168SrcOpIdx2">SrcOpIdx2</dfn>) {</td></tr>
<tr><th id="1821">1821</th><td>  <i>// Put the lowest index to SrcOpIdx1 to simplify the checks below.</i></td></tr>
<tr><th id="1822">1822</th><td>  <b>if</b> (<a class="local col7 ref" href="#167SrcOpIdx1" title='SrcOpIdx1' data-ref="167SrcOpIdx1" data-ref-filename="167SrcOpIdx1">SrcOpIdx1</a> &gt; <a class="local col8 ref" href="#168SrcOpIdx2" title='SrcOpIdx2' data-ref="168SrcOpIdx2" data-ref-filename="168SrcOpIdx2">SrcOpIdx2</a>)</td></tr>
<tr><th id="1823">1823</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::swap' data-ref="_ZSt4swapRT_S0_" data-ref-filename="_ZSt4swapRT_S0_">swap</span>(<span class='refarg'><a class="local col7 ref" href="#167SrcOpIdx1" title='SrcOpIdx1' data-ref="167SrcOpIdx1" data-ref-filename="167SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col8 ref" href="#168SrcOpIdx2" title='SrcOpIdx2' data-ref="168SrcOpIdx2" data-ref-filename="168SrcOpIdx2">SrcOpIdx2</a></span>);</td></tr>
<tr><th id="1824">1824</th><td></td></tr>
<tr><th id="1825">1825</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="169Op1" title='Op1' data-type='unsigned int' data-ref="169Op1" data-ref-filename="169Op1">Op1</dfn> = <var>1</var>, <dfn class="local col0 decl" id="170Op2" title='Op2' data-type='unsigned int' data-ref="170Op2" data-ref-filename="170Op2">Op2</dfn> = <var>2</var>, <dfn class="local col1 decl" id="171Op3" title='Op3' data-type='unsigned int' data-ref="171Op3" data-ref-filename="171Op3">Op3</dfn> = <var>3</var>;</td></tr>
<tr><th id="1826">1826</th><td>  <b>if</b> (<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II9isKMaskedEm" title='llvm::X86II::isKMasked' data-ref="_ZN4llvm5X86II9isKMaskedEm" data-ref-filename="_ZN4llvm5X86II9isKMaskedEm">isKMasked</a>(<a class="local col6 ref" href="#166TSFlags" title='TSFlags' data-ref="166TSFlags" data-ref-filename="166TSFlags">TSFlags</a>)) {</td></tr>
<tr><th id="1827">1827</th><td>    <a class="local col0 ref" href="#170Op2" title='Op2' data-ref="170Op2" data-ref-filename="170Op2">Op2</a>++;</td></tr>
<tr><th id="1828">1828</th><td>    <a class="local col1 ref" href="#171Op3" title='Op3' data-ref="171Op3" data-ref-filename="171Op3">Op3</a>++;</td></tr>
<tr><th id="1829">1829</th><td>  }</td></tr>
<tr><th id="1830">1830</th><td></td></tr>
<tr><th id="1831">1831</th><td>  <b>if</b> (<a class="local col7 ref" href="#167SrcOpIdx1" title='SrcOpIdx1' data-ref="167SrcOpIdx1" data-ref-filename="167SrcOpIdx1">SrcOpIdx1</a> == <a class="local col9 ref" href="#169Op1" title='Op1' data-ref="169Op1" data-ref-filename="169Op1">Op1</a> &amp;&amp; <a class="local col8 ref" href="#168SrcOpIdx2" title='SrcOpIdx2' data-ref="168SrcOpIdx2" data-ref-filename="168SrcOpIdx2">SrcOpIdx2</a> == <a class="local col0 ref" href="#170Op2" title='Op2' data-ref="170Op2" data-ref-filename="170Op2">Op2</a>)</td></tr>
<tr><th id="1832">1832</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1833">1833</th><td>  <b>if</b> (<a class="local col7 ref" href="#167SrcOpIdx1" title='SrcOpIdx1' data-ref="167SrcOpIdx1" data-ref-filename="167SrcOpIdx1">SrcOpIdx1</a> == <a class="local col9 ref" href="#169Op1" title='Op1' data-ref="169Op1" data-ref-filename="169Op1">Op1</a> &amp;&amp; <a class="local col8 ref" href="#168SrcOpIdx2" title='SrcOpIdx2' data-ref="168SrcOpIdx2" data-ref-filename="168SrcOpIdx2">SrcOpIdx2</a> == <a class="local col1 ref" href="#171Op3" title='Op3' data-ref="171Op3" data-ref-filename="171Op3">Op3</a>)</td></tr>
<tr><th id="1834">1834</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1835">1835</th><td>  <b>if</b> (<a class="local col7 ref" href="#167SrcOpIdx1" title='SrcOpIdx1' data-ref="167SrcOpIdx1" data-ref-filename="167SrcOpIdx1">SrcOpIdx1</a> == <a class="local col0 ref" href="#170Op2" title='Op2' data-ref="170Op2" data-ref-filename="170Op2">Op2</a> &amp;&amp; <a class="local col8 ref" href="#168SrcOpIdx2" title='SrcOpIdx2' data-ref="168SrcOpIdx2" data-ref-filename="168SrcOpIdx2">SrcOpIdx2</a> == <a class="local col1 ref" href="#171Op3" title='Op3' data-ref="171Op3" data-ref-filename="171Op3">Op3</a>)</td></tr>
<tr><th id="1836">1836</th><td>    <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1837">1837</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown three src commute case."</q>);</td></tr>
<tr><th id="1838">1838</th><td>}</td></tr>
<tr><th id="1839">1839</th><td></td></tr>
<tr><th id="1840">1840</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo30getFMA3OpcodeToCommuteOperandsERKNS_12MachineInstrEjjRKNS_17X86InstrFMA3GroupE" title='llvm::X86InstrInfo::getFMA3OpcodeToCommuteOperands' data-ref="_ZNK4llvm12X86InstrInfo30getFMA3OpcodeToCommuteOperandsERKNS_12MachineInstrEjjRKNS_17X86InstrFMA3GroupE" data-ref-filename="_ZNK4llvm12X86InstrInfo30getFMA3OpcodeToCommuteOperandsERKNS_12MachineInstrEjjRKNS_17X86InstrFMA3GroupE">getFMA3OpcodeToCommuteOperands</dfn>(</td></tr>
<tr><th id="1841">1841</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="172MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="172MI" data-ref-filename="172MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="173SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int' data-ref="173SrcOpIdx1" data-ref-filename="173SrcOpIdx1">SrcOpIdx1</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="174SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int' data-ref="174SrcOpIdx2" data-ref-filename="174SrcOpIdx2">SrcOpIdx2</dfn>,</td></tr>
<tr><th id="1842">1842</th><td>    <em>const</em> <a class="type" href="X86InstrFMA3Info.h.html#llvm::X86InstrFMA3Group" title='llvm::X86InstrFMA3Group' data-ref="llvm::X86InstrFMA3Group" data-ref-filename="llvm..X86InstrFMA3Group">X86InstrFMA3Group</a> &amp;<dfn class="local col5 decl" id="175FMA3Group" title='FMA3Group' data-type='const llvm::X86InstrFMA3Group &amp;' data-ref="175FMA3Group" data-ref-filename="175FMA3Group">FMA3Group</dfn>) <em>const</em> {</td></tr>
<tr><th id="1843">1843</th><td></td></tr>
<tr><th id="1844">1844</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176Opc" title='Opc' data-type='unsigned int' data-ref="176Opc" data-ref-filename="176Opc">Opc</dfn> = <a class="local col2 ref" href="#172MI" title='MI' data-ref="172MI" data-ref-filename="172MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td>  <i>// TODO: Commuting the 1st operand of FMA*_Int requires some additional</i></td></tr>
<tr><th id="1847">1847</th><td><i>  // analysis. The commute optimization is legal only if all users of FMA*_Int</i></td></tr>
<tr><th id="1848">1848</th><td><i>  // use only the lowest element of the FMA*_Int instruction. Such analysis are</i></td></tr>
<tr><th id="1849">1849</th><td><i>  // not implemented yet. So, just return 0 in that case.</i></td></tr>
<tr><th id="1850">1850</th><td><i>  // When such analysis are available this place will be the right place for</i></td></tr>
<tr><th id="1851">1851</th><td><i>  // calling it.</i></td></tr>
<tr><th id="1852">1852</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(FMA3Group.isIntrinsic() &amp;&amp; (SrcOpIdx1 == <var>1</var> || SrcOpIdx2 == <var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="1853">1853</th><td>         <q>"Intrinsic instructions can't commute operand 1"</q>);</td></tr>
<tr><th id="1854">1854</th><td></td></tr>
<tr><th id="1855">1855</th><td>  <i>// Determine which case this commute is or if it can't be done.</i></td></tr>
<tr><th id="1856">1856</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="177Case" title='Case' data-type='unsigned int' data-ref="177Case" data-ref-filename="177Case">Case</dfn> = <a class="tu ref fn" href="#_ZL22getThreeSrcCommuteCasemjj" title='getThreeSrcCommuteCase' data-use='c' data-ref="_ZL22getThreeSrcCommuteCasemjj" data-ref-filename="_ZL22getThreeSrcCommuteCasemjj">getThreeSrcCommuteCase</a>(<a class="local col2 ref" href="#172MI" title='MI' data-ref="172MI" data-ref-filename="172MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>, <a class="local col3 ref" href="#173SrcOpIdx1" title='SrcOpIdx1' data-ref="173SrcOpIdx1" data-ref-filename="173SrcOpIdx1">SrcOpIdx1</a>,</td></tr>
<tr><th id="1857">1857</th><td>                                         <a class="local col4 ref" href="#174SrcOpIdx2" title='SrcOpIdx2' data-ref="174SrcOpIdx2" data-ref-filename="174SrcOpIdx2">SrcOpIdx2</a>);</td></tr>
<tr><th id="1858">1858</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Case &lt; <var>3</var> &amp;&amp; <q>"Unexpected case number!"</q>);</td></tr>
<tr><th id="1859">1859</th><td></td></tr>
<tr><th id="1860">1860</th><td>  <i>// Define the FMA forms mapping array that helps to map input FMA form</i></td></tr>
<tr><th id="1861">1861</th><td><i>  // to output FMA form to preserve the operation semantics after</i></td></tr>
<tr><th id="1862">1862</th><td><i>  // commuting the operands.</i></td></tr>
<tr><th id="1863">1863</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="178Form132Index" title='Form132Index' data-type='const unsigned int' data-ref="178Form132Index" data-ref-filename="178Form132Index">Form132Index</dfn> = <var>0</var>;</td></tr>
<tr><th id="1864">1864</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col9 decl" id="179Form213Index" title='Form213Index' data-type='const unsigned int' data-ref="179Form213Index" data-ref-filename="179Form213Index">Form213Index</dfn> = <var>1</var>;</td></tr>
<tr><th id="1865">1865</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="180Form231Index" title='Form231Index' data-type='const unsigned int' data-ref="180Form231Index" data-ref-filename="180Form231Index">Form231Index</dfn> = <var>2</var>;</td></tr>
<tr><th id="1866">1866</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="181FormMapping" title='FormMapping' data-type='const unsigned int [3][3]' data-ref="181FormMapping" data-ref-filename="181FormMapping">FormMapping</dfn>[][<var>3</var>] = {</td></tr>
<tr><th id="1867">1867</th><td>    <i>// 0: SrcOpIdx1 == 1 &amp;&amp; SrcOpIdx2 == 2;</i></td></tr>
<tr><th id="1868">1868</th><td><i>    // FMA132 A, C, b; ==&gt; FMA231 C, A, b;</i></td></tr>
<tr><th id="1869">1869</th><td><i>    // FMA213 B, A, c; ==&gt; FMA213 A, B, c;</i></td></tr>
<tr><th id="1870">1870</th><td><i>    // FMA231 C, A, b; ==&gt; FMA132 A, C, b;</i></td></tr>
<tr><th id="1871">1871</th><td>    { <a class="local col0 ref" href="#180Form231Index" title='Form231Index' data-ref="180Form231Index" data-ref-filename="180Form231Index">Form231Index</a>, <a class="local col9 ref" href="#179Form213Index" title='Form213Index' data-ref="179Form213Index" data-ref-filename="179Form213Index">Form213Index</a>, <a class="local col8 ref" href="#178Form132Index" title='Form132Index' data-ref="178Form132Index" data-ref-filename="178Form132Index">Form132Index</a> },</td></tr>
<tr><th id="1872">1872</th><td>    <i>// 1: SrcOpIdx1 == 1 &amp;&amp; SrcOpIdx2 == 3;</i></td></tr>
<tr><th id="1873">1873</th><td><i>    // FMA132 A, c, B; ==&gt; FMA132 B, c, A;</i></td></tr>
<tr><th id="1874">1874</th><td><i>    // FMA213 B, a, C; ==&gt; FMA231 C, a, B;</i></td></tr>
<tr><th id="1875">1875</th><td><i>    // FMA231 C, a, B; ==&gt; FMA213 B, a, C;</i></td></tr>
<tr><th id="1876">1876</th><td>    { <a class="local col8 ref" href="#178Form132Index" title='Form132Index' data-ref="178Form132Index" data-ref-filename="178Form132Index">Form132Index</a>, <a class="local col0 ref" href="#180Form231Index" title='Form231Index' data-ref="180Form231Index" data-ref-filename="180Form231Index">Form231Index</a>, <a class="local col9 ref" href="#179Form213Index" title='Form213Index' data-ref="179Form213Index" data-ref-filename="179Form213Index">Form213Index</a> },</td></tr>
<tr><th id="1877">1877</th><td>    <i>// 2: SrcOpIdx1 == 2 &amp;&amp; SrcOpIdx2 == 3;</i></td></tr>
<tr><th id="1878">1878</th><td><i>    // FMA132 a, C, B; ==&gt; FMA213 a, B, C;</i></td></tr>
<tr><th id="1879">1879</th><td><i>    // FMA213 b, A, C; ==&gt; FMA132 b, C, A;</i></td></tr>
<tr><th id="1880">1880</th><td><i>    // FMA231 c, A, B; ==&gt; FMA231 c, B, A;</i></td></tr>
<tr><th id="1881">1881</th><td>    { <a class="local col9 ref" href="#179Form213Index" title='Form213Index' data-ref="179Form213Index" data-ref-filename="179Form213Index">Form213Index</a>, <a class="local col8 ref" href="#178Form132Index" title='Form132Index' data-ref="178Form132Index" data-ref-filename="178Form132Index">Form132Index</a>, <a class="local col0 ref" href="#180Form231Index" title='Form231Index' data-ref="180Form231Index" data-ref-filename="180Form231Index">Form231Index</a> }</td></tr>
<tr><th id="1882">1882</th><td>  };</td></tr>
<tr><th id="1883">1883</th><td></td></tr>
<tr><th id="1884">1884</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="182FMAForms" title='FMAForms' data-type='unsigned int [3]' data-ref="182FMAForms" data-ref-filename="182FMAForms">FMAForms</dfn>[<var>3</var>];</td></tr>
<tr><th id="1885">1885</th><td>  <a class="local col2 ref" href="#182FMAForms" title='FMAForms' data-ref="182FMAForms" data-ref-filename="182FMAForms">FMAForms</a>[<var>0</var>] = <a class="local col5 ref" href="#175FMA3Group" title='FMA3Group' data-ref="175FMA3Group" data-ref-filename="175FMA3Group">FMA3Group</a>.<a class="ref fn" href="X86InstrFMA3Info.h.html#_ZNK4llvm17X86InstrFMA3Group12get132OpcodeEv" title='llvm::X86InstrFMA3Group::get132Opcode' data-ref="_ZNK4llvm17X86InstrFMA3Group12get132OpcodeEv" data-ref-filename="_ZNK4llvm17X86InstrFMA3Group12get132OpcodeEv">get132Opcode</a>();</td></tr>
<tr><th id="1886">1886</th><td>  <a class="local col2 ref" href="#182FMAForms" title='FMAForms' data-ref="182FMAForms" data-ref-filename="182FMAForms">FMAForms</a>[<var>1</var>] = <a class="local col5 ref" href="#175FMA3Group" title='FMA3Group' data-ref="175FMA3Group" data-ref-filename="175FMA3Group">FMA3Group</a>.<a class="ref fn" href="X86InstrFMA3Info.h.html#_ZNK4llvm17X86InstrFMA3Group12get213OpcodeEv" title='llvm::X86InstrFMA3Group::get213Opcode' data-ref="_ZNK4llvm17X86InstrFMA3Group12get213OpcodeEv" data-ref-filename="_ZNK4llvm17X86InstrFMA3Group12get213OpcodeEv">get213Opcode</a>();</td></tr>
<tr><th id="1887">1887</th><td>  <a class="local col2 ref" href="#182FMAForms" title='FMAForms' data-ref="182FMAForms" data-ref-filename="182FMAForms">FMAForms</a>[<var>2</var>] = <a class="local col5 ref" href="#175FMA3Group" title='FMA3Group' data-ref="175FMA3Group" data-ref-filename="175FMA3Group">FMA3Group</a>.<a class="ref fn" href="X86InstrFMA3Info.h.html#_ZNK4llvm17X86InstrFMA3Group12get231OpcodeEv" title='llvm::X86InstrFMA3Group::get231Opcode' data-ref="_ZNK4llvm17X86InstrFMA3Group12get231OpcodeEv" data-ref-filename="_ZNK4llvm17X86InstrFMA3Group12get231OpcodeEv">get231Opcode</a>();</td></tr>
<tr><th id="1888">1888</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183FormIndex" title='FormIndex' data-type='unsigned int' data-ref="183FormIndex" data-ref-filename="183FormIndex">FormIndex</dfn>;</td></tr>
<tr><th id="1889">1889</th><td>  <b>for</b> (<a class="local col3 ref" href="#183FormIndex" title='FormIndex' data-ref="183FormIndex" data-ref-filename="183FormIndex">FormIndex</a> = <var>0</var>; <a class="local col3 ref" href="#183FormIndex" title='FormIndex' data-ref="183FormIndex" data-ref-filename="183FormIndex">FormIndex</a> &lt; <var>3</var>; <a class="local col3 ref" href="#183FormIndex" title='FormIndex' data-ref="183FormIndex" data-ref-filename="183FormIndex">FormIndex</a>++)</td></tr>
<tr><th id="1890">1890</th><td>    <b>if</b> (<a class="local col6 ref" href="#176Opc" title='Opc' data-ref="176Opc" data-ref-filename="176Opc">Opc</a> == <a class="local col2 ref" href="#182FMAForms" title='FMAForms' data-ref="182FMAForms" data-ref-filename="182FMAForms">FMAForms</a>[<a class="local col3 ref" href="#183FormIndex" title='FormIndex' data-ref="183FormIndex" data-ref-filename="183FormIndex">FormIndex</a>])</td></tr>
<tr><th id="1891">1891</th><td>      <b>break</b>;</td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td>  <i>// Everything is ready, just adjust the FMA opcode and return it.</i></td></tr>
<tr><th id="1894">1894</th><td>  <a class="local col3 ref" href="#183FormIndex" title='FormIndex' data-ref="183FormIndex" data-ref-filename="183FormIndex">FormIndex</a> = <a class="local col1 ref" href="#181FormMapping" title='FormMapping' data-ref="181FormMapping" data-ref-filename="181FormMapping">FormMapping</a>[<a class="local col7 ref" href="#177Case" title='Case' data-ref="177Case" data-ref-filename="177Case">Case</a>][<a class="local col3 ref" href="#183FormIndex" title='FormIndex' data-ref="183FormIndex" data-ref-filename="183FormIndex">FormIndex</a>];</td></tr>
<tr><th id="1895">1895</th><td>  <b>return</b> <a class="local col2 ref" href="#182FMAForms" title='FMAForms' data-ref="182FMAForms" data-ref-filename="182FMAForms">FMAForms</a>[<a class="local col3 ref" href="#183FormIndex" title='FormIndex' data-ref="183FormIndex" data-ref-filename="183FormIndex">FormIndex</a>];</td></tr>
<tr><th id="1896">1896</th><td>}</td></tr>
<tr><th id="1897">1897</th><td></td></tr>
<tr><th id="1898">1898</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL16commuteVPTERNLOGRN4llvm12MachineInstrEjj" title='commuteVPTERNLOG' data-type='void commuteVPTERNLOG(llvm::MachineInstr &amp; MI, unsigned int SrcOpIdx1, unsigned int SrcOpIdx2)' data-ref="_ZL16commuteVPTERNLOGRN4llvm12MachineInstrEjj" data-ref-filename="_ZL16commuteVPTERNLOGRN4llvm12MachineInstrEjj">commuteVPTERNLOG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="184MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="184MI" data-ref-filename="184MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="185SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int' data-ref="185SrcOpIdx1" data-ref-filename="185SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="1899">1899</th><td>                             <em>unsigned</em> <dfn class="local col6 decl" id="186SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int' data-ref="186SrcOpIdx2" data-ref-filename="186SrcOpIdx2">SrcOpIdx2</dfn>) {</td></tr>
<tr><th id="1900">1900</th><td>  <i>// Determine which case this commute is or if it can't be done.</i></td></tr>
<tr><th id="1901">1901</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="187Case" title='Case' data-type='unsigned int' data-ref="187Case" data-ref-filename="187Case">Case</dfn> = <a class="tu ref fn" href="#_ZL22getThreeSrcCommuteCasemjj" title='getThreeSrcCommuteCase' data-use='c' data-ref="_ZL22getThreeSrcCommuteCasemjj" data-ref-filename="_ZL22getThreeSrcCommuteCasemjj">getThreeSrcCommuteCase</a>(<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI" data-ref-filename="184MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>, <a class="local col5 ref" href="#185SrcOpIdx1" title='SrcOpIdx1' data-ref="185SrcOpIdx1" data-ref-filename="185SrcOpIdx1">SrcOpIdx1</a>,</td></tr>
<tr><th id="1902">1902</th><td>                                         <a class="local col6 ref" href="#186SrcOpIdx2" title='SrcOpIdx2' data-ref="186SrcOpIdx2" data-ref-filename="186SrcOpIdx2">SrcOpIdx2</a>);</td></tr>
<tr><th id="1903">1903</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Case &lt; <var>3</var> &amp;&amp; <q>"Unexpected case value!"</q>);</td></tr>
<tr><th id="1904">1904</th><td></td></tr>
<tr><th id="1905">1905</th><td>  <i>// For each case we need to swap two pairs of bits in the final immediate.</i></td></tr>
<tr><th id="1906">1906</th><td>  <em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="188SwapMasks" title='SwapMasks' data-type='const uint8_t [3][4]' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</dfn>[<var>3</var>][<var>4</var>] = {</td></tr>
<tr><th id="1907">1907</th><td>    { <var>0x04</var>, <var>0x10</var>, <var>0x08</var>, <var>0x20</var> }, <i>// Swap bits 2/4 and 3/5.</i></td></tr>
<tr><th id="1908">1908</th><td>    { <var>0x02</var>, <var>0x10</var>, <var>0x08</var>, <var>0x40</var> }, <i>// Swap bits 1/4 and 3/6.</i></td></tr>
<tr><th id="1909">1909</th><td>    { <var>0x02</var>, <var>0x04</var>, <var>0x20</var>, <var>0x40</var> }, <i>// Swap bits 1/2 and 5/6.</i></td></tr>
<tr><th id="1910">1910</th><td>  };</td></tr>
<tr><th id="1911">1911</th><td></td></tr>
<tr><th id="1912">1912</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="189Imm" title='Imm' data-type='uint8_t' data-ref="189Imm" data-ref-filename="189Imm">Imm</dfn> = <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI" data-ref-filename="184MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI" data-ref-filename="184MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1913">1913</th><td>  <i>// Clear out the bits we are swapping.</i></td></tr>
<tr><th id="1914">1914</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="190NewImm" title='NewImm' data-type='uint8_t' data-ref="190NewImm" data-ref-filename="190NewImm">NewImm</dfn> = <a class="local col9 ref" href="#189Imm" title='Imm' data-ref="189Imm" data-ref-filename="189Imm">Imm</a> &amp; ~(<a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>0</var>] | <a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>1</var>] |</td></tr>
<tr><th id="1915">1915</th><td>                           <a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>2</var>] | <a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>3</var>]);</td></tr>
<tr><th id="1916">1916</th><td>  <i>// If the immediate had a bit of the pair set, then set the opposite bit.</i></td></tr>
<tr><th id="1917">1917</th><td>  <b>if</b> (<a class="local col9 ref" href="#189Imm" title='Imm' data-ref="189Imm" data-ref-filename="189Imm">Imm</a> &amp; <a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>0</var>]) <a class="local col0 ref" href="#190NewImm" title='NewImm' data-ref="190NewImm" data-ref-filename="190NewImm">NewImm</a> |= <a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>1</var>];</td></tr>
<tr><th id="1918">1918</th><td>  <b>if</b> (<a class="local col9 ref" href="#189Imm" title='Imm' data-ref="189Imm" data-ref-filename="189Imm">Imm</a> &amp; <a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>1</var>]) <a class="local col0 ref" href="#190NewImm" title='NewImm' data-ref="190NewImm" data-ref-filename="190NewImm">NewImm</a> |= <a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>0</var>];</td></tr>
<tr><th id="1919">1919</th><td>  <b>if</b> (<a class="local col9 ref" href="#189Imm" title='Imm' data-ref="189Imm" data-ref-filename="189Imm">Imm</a> &amp; <a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>2</var>]) <a class="local col0 ref" href="#190NewImm" title='NewImm' data-ref="190NewImm" data-ref-filename="190NewImm">NewImm</a> |= <a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>3</var>];</td></tr>
<tr><th id="1920">1920</th><td>  <b>if</b> (<a class="local col9 ref" href="#189Imm" title='Imm' data-ref="189Imm" data-ref-filename="189Imm">Imm</a> &amp; <a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>3</var>]) <a class="local col0 ref" href="#190NewImm" title='NewImm' data-ref="190NewImm" data-ref-filename="190NewImm">NewImm</a> |= <a class="local col8 ref" href="#188SwapMasks" title='SwapMasks' data-ref="188SwapMasks" data-ref-filename="188SwapMasks">SwapMasks</a>[<a class="local col7 ref" href="#187Case" title='Case' data-ref="187Case" data-ref-filename="187Case">Case</a>][<var>2</var>];</td></tr>
<tr><th id="1921">1921</th><td>  <a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI" data-ref-filename="184MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#184MI" title='MI' data-ref="184MI" data-ref-filename="184MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>()-<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#190NewImm" title='NewImm' data-ref="190NewImm" data-ref-filename="190NewImm">NewImm</a>);</td></tr>
<tr><th id="1922">1922</th><td>}</td></tr>
<tr><th id="1923">1923</th><td></td></tr>
<tr><th id="1924">1924</th><td><i  data-doc="_ZL30isCommutableVPERMV3Instructionj">// Returns true if this is a VPERMI2 or VPERMT2 instruction that can be</i></td></tr>
<tr><th id="1925">1925</th><td><i  data-doc="_ZL30isCommutableVPERMV3Instructionj">// commuted.</i></td></tr>
<tr><th id="1926">1926</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL30isCommutableVPERMV3Instructionj" title='isCommutableVPERMV3Instruction' data-type='bool isCommutableVPERMV3Instruction(unsigned int Opcode)' data-ref="_ZL30isCommutableVPERMV3Instructionj" data-ref-filename="_ZL30isCommutableVPERMV3Instructionj">isCommutableVPERMV3Instruction</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="191Opcode" title='Opcode' data-type='unsigned int' data-ref="191Opcode" data-ref-filename="191Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="1927">1927</th><td><u>#define <dfn class="macro" id="_M/VPERM_CASES" data-ref="_M/VPERM_CASES">VPERM_CASES</dfn>(Suffix) \</u></td></tr>
<tr><th id="1928">1928</th><td><u>  case X86::VPERMI2##Suffix##128rr:    case X86::VPERMT2##Suffix##128rr:    \</u></td></tr>
<tr><th id="1929">1929</th><td><u>  case X86::VPERMI2##Suffix##256rr:    case X86::VPERMT2##Suffix##256rr:    \</u></td></tr>
<tr><th id="1930">1930</th><td><u>  case X86::VPERMI2##Suffix##rr:       case X86::VPERMT2##Suffix##rr:       \</u></td></tr>
<tr><th id="1931">1931</th><td><u>  case X86::VPERMI2##Suffix##128rm:    case X86::VPERMT2##Suffix##128rm:    \</u></td></tr>
<tr><th id="1932">1932</th><td><u>  case X86::VPERMI2##Suffix##256rm:    case X86::VPERMT2##Suffix##256rm:    \</u></td></tr>
<tr><th id="1933">1933</th><td><u>  case X86::VPERMI2##Suffix##rm:       case X86::VPERMT2##Suffix##rm:       \</u></td></tr>
<tr><th id="1934">1934</th><td><u>  case X86::VPERMI2##Suffix##128rrkz:  case X86::VPERMT2##Suffix##128rrkz:  \</u></td></tr>
<tr><th id="1935">1935</th><td><u>  case X86::VPERMI2##Suffix##256rrkz:  case X86::VPERMT2##Suffix##256rrkz:  \</u></td></tr>
<tr><th id="1936">1936</th><td><u>  case X86::VPERMI2##Suffix##rrkz:     case X86::VPERMT2##Suffix##rrkz:     \</u></td></tr>
<tr><th id="1937">1937</th><td><u>  case X86::VPERMI2##Suffix##128rmkz:  case X86::VPERMT2##Suffix##128rmkz:  \</u></td></tr>
<tr><th id="1938">1938</th><td><u>  case X86::VPERMI2##Suffix##256rmkz:  case X86::VPERMT2##Suffix##256rmkz:  \</u></td></tr>
<tr><th id="1939">1939</th><td><u>  case X86::VPERMI2##Suffix##rmkz:     case X86::VPERMT2##Suffix##rmkz:</u></td></tr>
<tr><th id="1940">1940</th><td></td></tr>
<tr><th id="1941">1941</th><td><u>#define <dfn class="macro" id="_M/VPERM_CASES_BROADCAST" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</dfn>(Suffix) \</u></td></tr>
<tr><th id="1942">1942</th><td><u>  VPERM_CASES(Suffix) \</u></td></tr>
<tr><th id="1943">1943</th><td><u>  case X86::VPERMI2##Suffix##128rmb:   case X86::VPERMT2##Suffix##128rmb:   \</u></td></tr>
<tr><th id="1944">1944</th><td><u>  case X86::VPERMI2##Suffix##256rmb:   case X86::VPERMT2##Suffix##256rmb:   \</u></td></tr>
<tr><th id="1945">1945</th><td><u>  case X86::VPERMI2##Suffix##rmb:      case X86::VPERMT2##Suffix##rmb:      \</u></td></tr>
<tr><th id="1946">1946</th><td><u>  case X86::VPERMI2##Suffix##128rmbkz: case X86::VPERMT2##Suffix##128rmbkz: \</u></td></tr>
<tr><th id="1947">1947</th><td><u>  case X86::VPERMI2##Suffix##256rmbkz: case X86::VPERMT2##Suffix##256rmbkz: \</u></td></tr>
<tr><th id="1948">1948</th><td><u>  case X86::VPERMI2##Suffix##rmbkz:    case X86::VPERMT2##Suffix##rmbkz:</u></td></tr>
<tr><th id="1949">1949</th><td></td></tr>
<tr><th id="1950">1950</th><td>  <b>switch</b> (<a class="local col1 ref" href="#191Opcode" title='Opcode' data-ref="191Opcode" data-ref-filename="191Opcode">Opcode</a>) {</td></tr>
<tr><th id="1951">1951</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1952">1952</th><td>  <a class="macro" href="#1927" title="case X86::VPERMI2B128rr: case X86::VPERMT2B128rr: case X86::VPERMI2B256rr: case X86::VPERMT2B256rr: case X86::VPERMI2Brr: case X86::VPERMT2Brr: case X86::VPERMI2B128rm: case X86::VPERMT2B128rm: case X86::VPERMI2B256rm: case X86::VPERMT2B256rm: case X86::VPERMI2Brm: case X86::VPERMT2Brm: case X86::VPERMI2B128rrkz: case X86::VPERMT2B128rrkz: case X86::VPERMI2B256rrkz: case X86::VPERMT2B256rrkz: case X86::VPERMI2Brrkz: case X86::VPERMT2Brrkz: case X86::VPERMI2B128rmkz: case X86::VPERMT2B128rmkz: case X86::VPERMI2B256rmkz: case X86::VPERMT2B256rmkz: case X86::VPERMI2Brmkz: case X86::VPERMT2Brmkz:" data-ref="_M/VPERM_CASES">VPERM_CASES</a>(B)</td></tr>
<tr><th id="1953">1953</th><td>  <a class="macro" href="#1941" title="case X86::VPERMI2D128rr: case X86::VPERMT2D128rr: case X86::VPERMI2D256rr: case X86::VPERMT2D256rr: case X86::VPERMI2Drr: case X86::VPERMT2Drr: case X86::VPERMI2D128rm: case X86::VPERMT2D128rm: case X86::VPERMI2D256rm: case X86::VPERMT2D256rm: case X86::VPERMI2Drm: case X86::VPERMT2Drm: case X86::VPERMI2D128rrkz: case X86::VPERMT2D128rrkz: case X86::VPERMI2D256rrkz: case X86::VPERMT2D256rrkz: case X86::VPERMI2Drrkz: case X86::VPERMT2Drrkz: case X86::VPERMI2D128rmkz: case X86::VPERMT2D128rmkz: case X86::VPERMI2D256rmkz: case X86::VPERMT2D256rmkz: case X86::VPERMI2Drmkz: case X86::VPERMT2Drmkz: case X86::VPERMI2D128rmb: case X86::VPERMT2D128rmb: case X86::VPERMI2D256rmb: case X86::VPERMT2D256rmb: case X86::VPERMI2Drmb: case X86::VPERMT2Drmb: case X86::VPERMI2D128rmbkz: case X86::VPERMT2D128rmbkz: case X86::VPERMI2D256rmbkz: case X86::VPERMT2D256rmbkz: case X86::VPERMI2Drmbkz: case X86::VPERMT2Drmbkz:" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(D)</td></tr>
<tr><th id="1954">1954</th><td>  <a class="macro" href="#1941" title="case X86::VPERMI2PD128rr: case X86::VPERMT2PD128rr: case X86::VPERMI2PD256rr: case X86::VPERMT2PD256rr: case X86::VPERMI2PDrr: case X86::VPERMT2PDrr: case X86::VPERMI2PD128rm: case X86::VPERMT2PD128rm: case X86::VPERMI2PD256rm: case X86::VPERMT2PD256rm: case X86::VPERMI2PDrm: case X86::VPERMT2PDrm: case X86::VPERMI2PD128rrkz: case X86::VPERMT2PD128rrkz: case X86::VPERMI2PD256rrkz: case X86::VPERMT2PD256rrkz: case X86::VPERMI2PDrrkz: case X86::VPERMT2PDrrkz: case X86::VPERMI2PD128rmkz: case X86::VPERMT2PD128rmkz: case X86::VPERMI2PD256rmkz: case X86::VPERMT2PD256rmkz: case X86::VPERMI2PDrmkz: case X86::VPERMT2PDrmkz: case X86::VPERMI2PD128rmb: case X86::VPERMT2PD128rmb: case X86::VPERMI2PD256rmb: case X86::VPERMT2PD256rmb: case X86::VPERMI2PDrmb: case X86::VPERMT2PDrmb: case X86::VPERMI2PD128rmbkz: case X86::VPERMT2PD128rmbkz: case X86::VPERMI2PD256rmbkz: case X86::VPERMT2PD256rmbkz: case X86::VPERMI2PDrmbkz: case X86::VPERMT2PDrmbkz:" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(PD)</td></tr>
<tr><th id="1955">1955</th><td>  <a class="macro" href="#1941" title="case X86::VPERMI2PS128rr: case X86::VPERMT2PS128rr: case X86::VPERMI2PS256rr: case X86::VPERMT2PS256rr: case X86::VPERMI2PSrr: case X86::VPERMT2PSrr: case X86::VPERMI2PS128rm: case X86::VPERMT2PS128rm: case X86::VPERMI2PS256rm: case X86::VPERMT2PS256rm: case X86::VPERMI2PSrm: case X86::VPERMT2PSrm: case X86::VPERMI2PS128rrkz: case X86::VPERMT2PS128rrkz: case X86::VPERMI2PS256rrkz: case X86::VPERMT2PS256rrkz: case X86::VPERMI2PSrrkz: case X86::VPERMT2PSrrkz: case X86::VPERMI2PS128rmkz: case X86::VPERMT2PS128rmkz: case X86::VPERMI2PS256rmkz: case X86::VPERMT2PS256rmkz: case X86::VPERMI2PSrmkz: case X86::VPERMT2PSrmkz: case X86::VPERMI2PS128rmb: case X86::VPERMT2PS128rmb: case X86::VPERMI2PS256rmb: case X86::VPERMT2PS256rmb: case X86::VPERMI2PSrmb: case X86::VPERMT2PSrmb: case X86::VPERMI2PS128rmbkz: case X86::VPERMT2PS128rmbkz: case X86::VPERMI2PS256rmbkz: case X86::VPERMT2PS256rmbkz: case X86::VPERMI2PSrmbkz: case X86::VPERMT2PSrmbkz:" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(PS)</td></tr>
<tr><th id="1956">1956</th><td>  <a class="macro" href="#1941" title="case X86::VPERMI2Q128rr: case X86::VPERMT2Q128rr: case X86::VPERMI2Q256rr: case X86::VPERMT2Q256rr: case X86::VPERMI2Qrr: case X86::VPERMT2Qrr: case X86::VPERMI2Q128rm: case X86::VPERMT2Q128rm: case X86::VPERMI2Q256rm: case X86::VPERMT2Q256rm: case X86::VPERMI2Qrm: case X86::VPERMT2Qrm: case X86::VPERMI2Q128rrkz: case X86::VPERMT2Q128rrkz: case X86::VPERMI2Q256rrkz: case X86::VPERMT2Q256rrkz: case X86::VPERMI2Qrrkz: case X86::VPERMT2Qrrkz: case X86::VPERMI2Q128rmkz: case X86::VPERMT2Q128rmkz: case X86::VPERMI2Q256rmkz: case X86::VPERMT2Q256rmkz: case X86::VPERMI2Qrmkz: case X86::VPERMT2Qrmkz: case X86::VPERMI2Q128rmb: case X86::VPERMT2Q128rmb: case X86::VPERMI2Q256rmb: case X86::VPERMT2Q256rmb: case X86::VPERMI2Qrmb: case X86::VPERMT2Qrmb: case X86::VPERMI2Q128rmbkz: case X86::VPERMT2Q128rmbkz: case X86::VPERMI2Q256rmbkz: case X86::VPERMT2Q256rmbkz: case X86::VPERMI2Qrmbkz: case X86::VPERMT2Qrmbkz:" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(Q)</td></tr>
<tr><th id="1957">1957</th><td>  <a class="macro" href="#1927" title="case X86::VPERMI2W128rr: case X86::VPERMT2W128rr: case X86::VPERMI2W256rr: case X86::VPERMT2W256rr: case X86::VPERMI2Wrr: case X86::VPERMT2Wrr: case X86::VPERMI2W128rm: case X86::VPERMT2W128rm: case X86::VPERMI2W256rm: case X86::VPERMT2W256rm: case X86::VPERMI2Wrm: case X86::VPERMT2Wrm: case X86::VPERMI2W128rrkz: case X86::VPERMT2W128rrkz: case X86::VPERMI2W256rrkz: case X86::VPERMT2W256rrkz: case X86::VPERMI2Wrrkz: case X86::VPERMT2Wrrkz: case X86::VPERMI2W128rmkz: case X86::VPERMT2W128rmkz: case X86::VPERMI2W256rmkz: case X86::VPERMT2W256rmkz: case X86::VPERMI2Wrmkz: case X86::VPERMT2Wrmkz:" data-ref="_M/VPERM_CASES">VPERM_CASES</a>(W)</td></tr>
<tr><th id="1958">1958</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1959">1959</th><td>  }</td></tr>
<tr><th id="1960">1960</th><td><u>#undef <a class="macro" href="#1941" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a></u></td></tr>
<tr><th id="1961">1961</th><td><u>#undef <a class="macro" href="#1927" data-ref="_M/VPERM_CASES">VPERM_CASES</a></u></td></tr>
<tr><th id="1962">1962</th><td>}</td></tr>
<tr><th id="1963">1963</th><td></td></tr>
<tr><th id="1964">1964</th><td><i  data-doc="_ZL24getCommutedVPERMV3Opcodej">// Returns commuted opcode for VPERMI2 and VPERMT2 instructions by switching</i></td></tr>
<tr><th id="1965">1965</th><td><i  data-doc="_ZL24getCommutedVPERMV3Opcodej">// from the I opcode to the T opcode and vice versa.</i></td></tr>
<tr><th id="1966">1966</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL24getCommutedVPERMV3Opcodej" title='getCommutedVPERMV3Opcode' data-type='unsigned int getCommutedVPERMV3Opcode(unsigned int Opcode)' data-ref="_ZL24getCommutedVPERMV3Opcodej" data-ref-filename="_ZL24getCommutedVPERMV3Opcodej">getCommutedVPERMV3Opcode</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="192Opcode" title='Opcode' data-type='unsigned int' data-ref="192Opcode" data-ref-filename="192Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="1967">1967</th><td><u>#define <dfn class="macro" id="_M/VPERM_CASES" data-ref="_M/VPERM_CASES">VPERM_CASES</dfn>(Orig, New) \</u></td></tr>
<tr><th id="1968">1968</th><td><u>  case X86::Orig##128rr:    return X86::New##128rr;   \</u></td></tr>
<tr><th id="1969">1969</th><td><u>  case X86::Orig##128rrkz:  return X86::New##128rrkz; \</u></td></tr>
<tr><th id="1970">1970</th><td><u>  case X86::Orig##128rm:    return X86::New##128rm;   \</u></td></tr>
<tr><th id="1971">1971</th><td><u>  case X86::Orig##128rmkz:  return X86::New##128rmkz; \</u></td></tr>
<tr><th id="1972">1972</th><td><u>  case X86::Orig##256rr:    return X86::New##256rr;   \</u></td></tr>
<tr><th id="1973">1973</th><td><u>  case X86::Orig##256rrkz:  return X86::New##256rrkz; \</u></td></tr>
<tr><th id="1974">1974</th><td><u>  case X86::Orig##256rm:    return X86::New##256rm;   \</u></td></tr>
<tr><th id="1975">1975</th><td><u>  case X86::Orig##256rmkz:  return X86::New##256rmkz; \</u></td></tr>
<tr><th id="1976">1976</th><td><u>  case X86::Orig##rr:       return X86::New##rr;      \</u></td></tr>
<tr><th id="1977">1977</th><td><u>  case X86::Orig##rrkz:     return X86::New##rrkz;    \</u></td></tr>
<tr><th id="1978">1978</th><td><u>  case X86::Orig##rm:       return X86::New##rm;      \</u></td></tr>
<tr><th id="1979">1979</th><td><u>  case X86::Orig##rmkz:     return X86::New##rmkz;</u></td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td><u>#define <dfn class="macro" id="_M/VPERM_CASES_BROADCAST" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</dfn>(Orig, New) \</u></td></tr>
<tr><th id="1982">1982</th><td><u>  VPERM_CASES(Orig, New) \</u></td></tr>
<tr><th id="1983">1983</th><td><u>  case X86::Orig##128rmb:   return X86::New##128rmb;   \</u></td></tr>
<tr><th id="1984">1984</th><td><u>  case X86::Orig##128rmbkz: return X86::New##128rmbkz; \</u></td></tr>
<tr><th id="1985">1985</th><td><u>  case X86::Orig##256rmb:   return X86::New##256rmb;   \</u></td></tr>
<tr><th id="1986">1986</th><td><u>  case X86::Orig##256rmbkz: return X86::New##256rmbkz; \</u></td></tr>
<tr><th id="1987">1987</th><td><u>  case X86::Orig##rmb:      return X86::New##rmb;      \</u></td></tr>
<tr><th id="1988">1988</th><td><u>  case X86::Orig##rmbkz:    return X86::New##rmbkz;</u></td></tr>
<tr><th id="1989">1989</th><td></td></tr>
<tr><th id="1990">1990</th><td>  <b>switch</b> (<a class="local col2 ref" href="#192Opcode" title='Opcode' data-ref="192Opcode" data-ref-filename="192Opcode">Opcode</a>) {</td></tr>
<tr><th id="1991">1991</th><td>  <a class="macro" href="#1967" title="case X86::VPERMI2B128rr: return X86::VPERMT2B128rr; case X86::VPERMI2B128rrkz: return X86::VPERMT2B128rrkz; case X86::VPERMI2B128rm: return X86::VPERMT2B128rm; case X86::VPERMI2B128rmkz: return X86::VPERMT2B128rmkz; case X86::VPERMI2B256rr: return X86::VPERMT2B256rr; case X86::VPERMI2B256rrkz: return X86::VPERMT2B256rrkz; case X86::VPERMI2B256rm: return X86::VPERMT2B256rm; case X86::VPERMI2B256rmkz: return X86::VPERMT2B256rmkz; case X86::VPERMI2Brr: return X86::VPERMT2Brr; case X86::VPERMI2Brrkz: return X86::VPERMT2Brrkz; case X86::VPERMI2Brm: return X86::VPERMT2Brm; case X86::VPERMI2Brmkz: return X86::VPERMT2Brmkz;" data-ref="_M/VPERM_CASES">VPERM_CASES</a>(VPERMI2B, VPERMT2B)</td></tr>
<tr><th id="1992">1992</th><td>  <a class="macro" href="#1981" title="case X86::VPERMI2D128rr: return X86::VPERMT2D128rr; case X86::VPERMI2D128rrkz: return X86::VPERMT2D128rrkz; case X86::VPERMI2D128rm: return X86::VPERMT2D128rm; case X86::VPERMI2D128rmkz: return X86::VPERMT2D128rmkz; case X86::VPERMI2D256rr: return X86::VPERMT2D256rr; case X86::VPERMI2D256rrkz: return X86::VPERMT2D256rrkz; case X86::VPERMI2D256rm: return X86::VPERMT2D256rm; case X86::VPERMI2D256rmkz: return X86::VPERMT2D256rmkz; case X86::VPERMI2Drr: return X86::VPERMT2Drr; case X86::VPERMI2Drrkz: return X86::VPERMT2Drrkz; case X86::VPERMI2Drm: return X86::VPERMT2Drm; case X86::VPERMI2Drmkz: return X86::VPERMT2Drmkz; case X86::VPERMI2D128rmb: return X86::VPERMT2D128rmb; case X86::VPERMI2D128rmbkz: return X86::VPERMT2D128rmbkz; case X86::VPERMI2D256rmb: return X86::VPERMT2D256rmb; case X86::VPERMI2D256rmbkz: return X86::VPERMT2D256rmbkz; case X86::VPERMI2Drmb: return X86::VPERMT2Drmb; case X86::VPERMI2Drmbkz: return X86::VPERMT2Drmbkz;" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(VPERMI2D,  VPERMT2D)</td></tr>
<tr><th id="1993">1993</th><td>  <a class="macro" href="#1981" title="case X86::VPERMI2PD128rr: return X86::VPERMT2PD128rr; case X86::VPERMI2PD128rrkz: return X86::VPERMT2PD128rrkz; case X86::VPERMI2PD128rm: return X86::VPERMT2PD128rm; case X86::VPERMI2PD128rmkz: return X86::VPERMT2PD128rmkz; case X86::VPERMI2PD256rr: return X86::VPERMT2PD256rr; case X86::VPERMI2PD256rrkz: return X86::VPERMT2PD256rrkz; case X86::VPERMI2PD256rm: return X86::VPERMT2PD256rm; case X86::VPERMI2PD256rmkz: return X86::VPERMT2PD256rmkz; case X86::VPERMI2PDrr: return X86::VPERMT2PDrr; case X86::VPERMI2PDrrkz: return X86::VPERMT2PDrrkz; case X86::VPERMI2PDrm: return X86::VPERMT2PDrm; case X86::VPERMI2PDrmkz: return X86::VPERMT2PDrmkz; case X86::VPERMI2PD128rmb: return X86::VPERMT2PD128rmb; case X86::VPERMI2PD128rmbkz: return X86::VPERMT2PD128rmbkz; case X86::VPERMI2PD256rmb: return X86::VPERMT2PD256rmb; case X86::VPERMI2PD256rmbkz: return X86::VPERMT2PD256rmbkz; case X86::VPERMI2PDrmb: return X86::VPERMT2PDrmb; case X86::VPERMI2PDrmbkz: return X86::VPERMT2PDrmbkz;" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(VPERMI2PD, VPERMT2PD)</td></tr>
<tr><th id="1994">1994</th><td>  <a class="macro" href="#1981" title="case X86::VPERMI2PS128rr: return X86::VPERMT2PS128rr; case X86::VPERMI2PS128rrkz: return X86::VPERMT2PS128rrkz; case X86::VPERMI2PS128rm: return X86::VPERMT2PS128rm; case X86::VPERMI2PS128rmkz: return X86::VPERMT2PS128rmkz; case X86::VPERMI2PS256rr: return X86::VPERMT2PS256rr; case X86::VPERMI2PS256rrkz: return X86::VPERMT2PS256rrkz; case X86::VPERMI2PS256rm: return X86::VPERMT2PS256rm; case X86::VPERMI2PS256rmkz: return X86::VPERMT2PS256rmkz; case X86::VPERMI2PSrr: return X86::VPERMT2PSrr; case X86::VPERMI2PSrrkz: return X86::VPERMT2PSrrkz; case X86::VPERMI2PSrm: return X86::VPERMT2PSrm; case X86::VPERMI2PSrmkz: return X86::VPERMT2PSrmkz; case X86::VPERMI2PS128rmb: return X86::VPERMT2PS128rmb; case X86::VPERMI2PS128rmbkz: return X86::VPERMT2PS128rmbkz; case X86::VPERMI2PS256rmb: return X86::VPERMT2PS256rmb; case X86::VPERMI2PS256rmbkz: return X86::VPERMT2PS256rmbkz; case X86::VPERMI2PSrmb: return X86::VPERMT2PSrmb; case X86::VPERMI2PSrmbkz: return X86::VPERMT2PSrmbkz;" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(VPERMI2PS, VPERMT2PS)</td></tr>
<tr><th id="1995">1995</th><td>  <a class="macro" href="#1981" title="case X86::VPERMI2Q128rr: return X86::VPERMT2Q128rr; case X86::VPERMI2Q128rrkz: return X86::VPERMT2Q128rrkz; case X86::VPERMI2Q128rm: return X86::VPERMT2Q128rm; case X86::VPERMI2Q128rmkz: return X86::VPERMT2Q128rmkz; case X86::VPERMI2Q256rr: return X86::VPERMT2Q256rr; case X86::VPERMI2Q256rrkz: return X86::VPERMT2Q256rrkz; case X86::VPERMI2Q256rm: return X86::VPERMT2Q256rm; case X86::VPERMI2Q256rmkz: return X86::VPERMT2Q256rmkz; case X86::VPERMI2Qrr: return X86::VPERMT2Qrr; case X86::VPERMI2Qrrkz: return X86::VPERMT2Qrrkz; case X86::VPERMI2Qrm: return X86::VPERMT2Qrm; case X86::VPERMI2Qrmkz: return X86::VPERMT2Qrmkz; case X86::VPERMI2Q128rmb: return X86::VPERMT2Q128rmb; case X86::VPERMI2Q128rmbkz: return X86::VPERMT2Q128rmbkz; case X86::VPERMI2Q256rmb: return X86::VPERMT2Q256rmb; case X86::VPERMI2Q256rmbkz: return X86::VPERMT2Q256rmbkz; case X86::VPERMI2Qrmb: return X86::VPERMT2Qrmb; case X86::VPERMI2Qrmbkz: return X86::VPERMT2Qrmbkz;" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(VPERMI2Q,  VPERMT2Q)</td></tr>
<tr><th id="1996">1996</th><td>  <a class="macro" href="#1967" title="case X86::VPERMI2W128rr: return X86::VPERMT2W128rr; case X86::VPERMI2W128rrkz: return X86::VPERMT2W128rrkz; case X86::VPERMI2W128rm: return X86::VPERMT2W128rm; case X86::VPERMI2W128rmkz: return X86::VPERMT2W128rmkz; case X86::VPERMI2W256rr: return X86::VPERMT2W256rr; case X86::VPERMI2W256rrkz: return X86::VPERMT2W256rrkz; case X86::VPERMI2W256rm: return X86::VPERMT2W256rm; case X86::VPERMI2W256rmkz: return X86::VPERMT2W256rmkz; case X86::VPERMI2Wrr: return X86::VPERMT2Wrr; case X86::VPERMI2Wrrkz: return X86::VPERMT2Wrrkz; case X86::VPERMI2Wrm: return X86::VPERMT2Wrm; case X86::VPERMI2Wrmkz: return X86::VPERMT2Wrmkz;" data-ref="_M/VPERM_CASES">VPERM_CASES</a>(VPERMI2W, VPERMT2W)</td></tr>
<tr><th id="1997">1997</th><td>  <a class="macro" href="#1967" title="case X86::VPERMT2B128rr: return X86::VPERMI2B128rr; case X86::VPERMT2B128rrkz: return X86::VPERMI2B128rrkz; case X86::VPERMT2B128rm: return X86::VPERMI2B128rm; case X86::VPERMT2B128rmkz: return X86::VPERMI2B128rmkz; case X86::VPERMT2B256rr: return X86::VPERMI2B256rr; case X86::VPERMT2B256rrkz: return X86::VPERMI2B256rrkz; case X86::VPERMT2B256rm: return X86::VPERMI2B256rm; case X86::VPERMT2B256rmkz: return X86::VPERMI2B256rmkz; case X86::VPERMT2Brr: return X86::VPERMI2Brr; case X86::VPERMT2Brrkz: return X86::VPERMI2Brrkz; case X86::VPERMT2Brm: return X86::VPERMI2Brm; case X86::VPERMT2Brmkz: return X86::VPERMI2Brmkz;" data-ref="_M/VPERM_CASES">VPERM_CASES</a>(VPERMT2B, VPERMI2B)</td></tr>
<tr><th id="1998">1998</th><td>  <a class="macro" href="#1981" title="case X86::VPERMT2D128rr: return X86::VPERMI2D128rr; case X86::VPERMT2D128rrkz: return X86::VPERMI2D128rrkz; case X86::VPERMT2D128rm: return X86::VPERMI2D128rm; case X86::VPERMT2D128rmkz: return X86::VPERMI2D128rmkz; case X86::VPERMT2D256rr: return X86::VPERMI2D256rr; case X86::VPERMT2D256rrkz: return X86::VPERMI2D256rrkz; case X86::VPERMT2D256rm: return X86::VPERMI2D256rm; case X86::VPERMT2D256rmkz: return X86::VPERMI2D256rmkz; case X86::VPERMT2Drr: return X86::VPERMI2Drr; case X86::VPERMT2Drrkz: return X86::VPERMI2Drrkz; case X86::VPERMT2Drm: return X86::VPERMI2Drm; case X86::VPERMT2Drmkz: return X86::VPERMI2Drmkz; case X86::VPERMT2D128rmb: return X86::VPERMI2D128rmb; case X86::VPERMT2D128rmbkz: return X86::VPERMI2D128rmbkz; case X86::VPERMT2D256rmb: return X86::VPERMI2D256rmb; case X86::VPERMT2D256rmbkz: return X86::VPERMI2D256rmbkz; case X86::VPERMT2Drmb: return X86::VPERMI2Drmb; case X86::VPERMT2Drmbkz: return X86::VPERMI2Drmbkz;" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(VPERMT2D,  VPERMI2D)</td></tr>
<tr><th id="1999">1999</th><td>  <a class="macro" href="#1981" title="case X86::VPERMT2PD128rr: return X86::VPERMI2PD128rr; case X86::VPERMT2PD128rrkz: return X86::VPERMI2PD128rrkz; case X86::VPERMT2PD128rm: return X86::VPERMI2PD128rm; case X86::VPERMT2PD128rmkz: return X86::VPERMI2PD128rmkz; case X86::VPERMT2PD256rr: return X86::VPERMI2PD256rr; case X86::VPERMT2PD256rrkz: return X86::VPERMI2PD256rrkz; case X86::VPERMT2PD256rm: return X86::VPERMI2PD256rm; case X86::VPERMT2PD256rmkz: return X86::VPERMI2PD256rmkz; case X86::VPERMT2PDrr: return X86::VPERMI2PDrr; case X86::VPERMT2PDrrkz: return X86::VPERMI2PDrrkz; case X86::VPERMT2PDrm: return X86::VPERMI2PDrm; case X86::VPERMT2PDrmkz: return X86::VPERMI2PDrmkz; case X86::VPERMT2PD128rmb: return X86::VPERMI2PD128rmb; case X86::VPERMT2PD128rmbkz: return X86::VPERMI2PD128rmbkz; case X86::VPERMT2PD256rmb: return X86::VPERMI2PD256rmb; case X86::VPERMT2PD256rmbkz: return X86::VPERMI2PD256rmbkz; case X86::VPERMT2PDrmb: return X86::VPERMI2PDrmb; case X86::VPERMT2PDrmbkz: return X86::VPERMI2PDrmbkz;" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(VPERMT2PD, VPERMI2PD)</td></tr>
<tr><th id="2000">2000</th><td>  <a class="macro" href="#1981" title="case X86::VPERMT2PS128rr: return X86::VPERMI2PS128rr; case X86::VPERMT2PS128rrkz: return X86::VPERMI2PS128rrkz; case X86::VPERMT2PS128rm: return X86::VPERMI2PS128rm; case X86::VPERMT2PS128rmkz: return X86::VPERMI2PS128rmkz; case X86::VPERMT2PS256rr: return X86::VPERMI2PS256rr; case X86::VPERMT2PS256rrkz: return X86::VPERMI2PS256rrkz; case X86::VPERMT2PS256rm: return X86::VPERMI2PS256rm; case X86::VPERMT2PS256rmkz: return X86::VPERMI2PS256rmkz; case X86::VPERMT2PSrr: return X86::VPERMI2PSrr; case X86::VPERMT2PSrrkz: return X86::VPERMI2PSrrkz; case X86::VPERMT2PSrm: return X86::VPERMI2PSrm; case X86::VPERMT2PSrmkz: return X86::VPERMI2PSrmkz; case X86::VPERMT2PS128rmb: return X86::VPERMI2PS128rmb; case X86::VPERMT2PS128rmbkz: return X86::VPERMI2PS128rmbkz; case X86::VPERMT2PS256rmb: return X86::VPERMI2PS256rmb; case X86::VPERMT2PS256rmbkz: return X86::VPERMI2PS256rmbkz; case X86::VPERMT2PSrmb: return X86::VPERMI2PSrmb; case X86::VPERMT2PSrmbkz: return X86::VPERMI2PSrmbkz;" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(VPERMT2PS, VPERMI2PS)</td></tr>
<tr><th id="2001">2001</th><td>  <a class="macro" href="#1981" title="case X86::VPERMT2Q128rr: return X86::VPERMI2Q128rr; case X86::VPERMT2Q128rrkz: return X86::VPERMI2Q128rrkz; case X86::VPERMT2Q128rm: return X86::VPERMI2Q128rm; case X86::VPERMT2Q128rmkz: return X86::VPERMI2Q128rmkz; case X86::VPERMT2Q256rr: return X86::VPERMI2Q256rr; case X86::VPERMT2Q256rrkz: return X86::VPERMI2Q256rrkz; case X86::VPERMT2Q256rm: return X86::VPERMI2Q256rm; case X86::VPERMT2Q256rmkz: return X86::VPERMI2Q256rmkz; case X86::VPERMT2Qrr: return X86::VPERMI2Qrr; case X86::VPERMT2Qrrkz: return X86::VPERMI2Qrrkz; case X86::VPERMT2Qrm: return X86::VPERMI2Qrm; case X86::VPERMT2Qrmkz: return X86::VPERMI2Qrmkz; case X86::VPERMT2Q128rmb: return X86::VPERMI2Q128rmb; case X86::VPERMT2Q128rmbkz: return X86::VPERMI2Q128rmbkz; case X86::VPERMT2Q256rmb: return X86::VPERMI2Q256rmb; case X86::VPERMT2Q256rmbkz: return X86::VPERMI2Q256rmbkz; case X86::VPERMT2Qrmb: return X86::VPERMI2Qrmb; case X86::VPERMT2Qrmbkz: return X86::VPERMI2Qrmbkz;" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a>(VPERMT2Q,  VPERMI2Q)</td></tr>
<tr><th id="2002">2002</th><td>  <a class="macro" href="#1967" title="case X86::VPERMT2W128rr: return X86::VPERMI2W128rr; case X86::VPERMT2W128rrkz: return X86::VPERMI2W128rrkz; case X86::VPERMT2W128rm: return X86::VPERMI2W128rm; case X86::VPERMT2W128rmkz: return X86::VPERMI2W128rmkz; case X86::VPERMT2W256rr: return X86::VPERMI2W256rr; case X86::VPERMT2W256rrkz: return X86::VPERMI2W256rrkz; case X86::VPERMT2W256rm: return X86::VPERMI2W256rm; case X86::VPERMT2W256rmkz: return X86::VPERMI2W256rmkz; case X86::VPERMT2Wrr: return X86::VPERMI2Wrr; case X86::VPERMT2Wrrkz: return X86::VPERMI2Wrrkz; case X86::VPERMT2Wrm: return X86::VPERMI2Wrm; case X86::VPERMT2Wrmkz: return X86::VPERMI2Wrmkz;" data-ref="_M/VPERM_CASES">VPERM_CASES</a>(VPERMT2W, VPERMI2W)</td></tr>
<tr><th id="2003">2003</th><td>  }</td></tr>
<tr><th id="2004">2004</th><td></td></tr>
<tr><th id="2005">2005</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="2006">2006</th><td><u>#undef <a class="macro" href="#1981" data-ref="_M/VPERM_CASES_BROADCAST">VPERM_CASES_BROADCAST</a></u></td></tr>
<tr><th id="2007">2007</th><td><u>#undef <a class="macro" href="#1967" data-ref="_M/VPERM_CASES">VPERM_CASES</a></u></td></tr>
<tr><th id="2008">2008</th><td>}</td></tr>
<tr><th id="2009">2009</th><td></td></tr>
<tr><th id="2010">2010</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::X86InstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="193MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="193MI" data-ref-filename="193MI">MI</dfn>, <em>bool</em> <dfn class="local col4 decl" id="194NewMI" title='NewMI' data-type='bool' data-ref="194NewMI" data-ref-filename="194NewMI">NewMI</dfn>,</td></tr>
<tr><th id="2011">2011</th><td>                                                   <em>unsigned</em> <dfn class="local col5 decl" id="195OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="2012">2012</th><td>                                                   <em>unsigned</em> <dfn class="local col6 decl" id="196OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="2013">2013</th><td>  <em>auto</em> <dfn class="local col7 decl" id="197cloneIfNew" title='cloneIfNew' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/X86/X86InstrInfo.cpp:2013:21)' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</dfn> = [<a class="local col4 ref" href="#194NewMI" title='NewMI' data-ref="194NewMI" data-ref-filename="194NewMI">NewMI</a>](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="198MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="198MI" data-ref-filename="198MI">MI</dfn>) -&gt; <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp; {</td></tr>
<tr><th id="2014">2014</th><td>    <b>if</b> (<a class="local col4 ref" href="#194NewMI" title='NewMI' data-ref="194NewMI" data-ref-filename="194NewMI">NewMI</a>)</td></tr>
<tr><th id="2015">2015</th><td>      <b>return</b> *<a class="local col8 ref" href="#198MI" title='MI' data-ref="198MI" data-ref-filename="198MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" title='llvm::MachineFunction::CloneMachineInstr' data-ref="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm15MachineFunction17CloneMachineInstrEPKNS_12MachineInstrE">CloneMachineInstr</a>(&amp;<a class="local col8 ref" href="#198MI" title='MI' data-ref="198MI" data-ref-filename="198MI">MI</a>);</td></tr>
<tr><th id="2016">2016</th><td>    <b>return</b> <a class="local col8 ref" href="#198MI" title='MI' data-ref="198MI" data-ref-filename="198MI">MI</a>;</td></tr>
<tr><th id="2017">2017</th><td>  };</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td>  <b>switch</b> (<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2020">2020</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD16rri8" title='llvm::X86::SHRD16rri8' data-ref="llvm::X86::SHRD16rri8" data-ref-filename="llvm..X86..SHRD16rri8">SHRD16rri8</a>: <i>// A = SHRD16rri8 B, C, I -&gt; A = SHLD16rri8 C, B, (16-I)</i></td></tr>
<tr><th id="2021">2021</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD16rri8" title='llvm::X86::SHLD16rri8' data-ref="llvm::X86::SHLD16rri8" data-ref-filename="llvm..X86..SHLD16rri8">SHLD16rri8</a>: <i>// A = SHLD16rri8 B, C, I -&gt; A = SHRD16rri8 C, B, (16-I)</i></td></tr>
<tr><th id="2022">2022</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD32rri8" title='llvm::X86::SHRD32rri8' data-ref="llvm::X86::SHRD32rri8" data-ref-filename="llvm..X86..SHRD32rri8">SHRD32rri8</a>: <i>// A = SHRD32rri8 B, C, I -&gt; A = SHLD32rri8 C, B, (32-I)</i></td></tr>
<tr><th id="2023">2023</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD32rri8" title='llvm::X86::SHLD32rri8' data-ref="llvm::X86::SHLD32rri8" data-ref-filename="llvm..X86..SHLD32rri8">SHLD32rri8</a>: <i>// A = SHLD32rri8 B, C, I -&gt; A = SHRD32rri8 C, B, (32-I)</i></td></tr>
<tr><th id="2024">2024</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD64rri8" title='llvm::X86::SHRD64rri8' data-ref="llvm::X86::SHRD64rri8" data-ref-filename="llvm..X86..SHRD64rri8">SHRD64rri8</a>: <i>// A = SHRD64rri8 B, C, I -&gt; A = SHLD64rri8 C, B, (64-I)</i></td></tr>
<tr><th id="2025">2025</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD64rri8" title='llvm::X86::SHLD64rri8' data-ref="llvm::X86::SHLD64rri8" data-ref-filename="llvm..X86..SHLD64rri8">SHLD64rri8</a>:{<i>// A = SHLD64rri8 B, C, I -&gt; A = SHRD64rri8 C, B, (64-I)</i></td></tr>
<tr><th id="2026">2026</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="199Opc" title='Opc' data-type='unsigned int' data-ref="199Opc" data-ref-filename="199Opc">Opc</dfn>;</td></tr>
<tr><th id="2027">2027</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="200Size" title='Size' data-type='unsigned int' data-ref="200Size" data-ref-filename="200Size">Size</dfn>;</td></tr>
<tr><th id="2028">2028</th><td>    <b>switch</b> (<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2029">2029</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="2030">2030</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD16rri8" title='llvm::X86::SHRD16rri8' data-ref="llvm::X86::SHRD16rri8" data-ref-filename="llvm..X86..SHRD16rri8">SHRD16rri8</a>: <a class="local col0 ref" href="#200Size" title='Size' data-ref="200Size" data-ref-filename="200Size">Size</a> = <var>16</var>; <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD16rri8" title='llvm::X86::SHLD16rri8' data-ref="llvm::X86::SHLD16rri8" data-ref-filename="llvm..X86..SHLD16rri8">SHLD16rri8</a>; <b>break</b>;</td></tr>
<tr><th id="2031">2031</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD16rri8" title='llvm::X86::SHLD16rri8' data-ref="llvm::X86::SHLD16rri8" data-ref-filename="llvm..X86..SHLD16rri8">SHLD16rri8</a>: <a class="local col0 ref" href="#200Size" title='Size' data-ref="200Size" data-ref-filename="200Size">Size</a> = <var>16</var>; <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD16rri8" title='llvm::X86::SHRD16rri8' data-ref="llvm::X86::SHRD16rri8" data-ref-filename="llvm..X86..SHRD16rri8">SHRD16rri8</a>; <b>break</b>;</td></tr>
<tr><th id="2032">2032</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD32rri8" title='llvm::X86::SHRD32rri8' data-ref="llvm::X86::SHRD32rri8" data-ref-filename="llvm..X86..SHRD32rri8">SHRD32rri8</a>: <a class="local col0 ref" href="#200Size" title='Size' data-ref="200Size" data-ref-filename="200Size">Size</a> = <var>32</var>; <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD32rri8" title='llvm::X86::SHLD32rri8' data-ref="llvm::X86::SHLD32rri8" data-ref-filename="llvm..X86..SHLD32rri8">SHLD32rri8</a>; <b>break</b>;</td></tr>
<tr><th id="2033">2033</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD32rri8" title='llvm::X86::SHLD32rri8' data-ref="llvm::X86::SHLD32rri8" data-ref-filename="llvm..X86..SHLD32rri8">SHLD32rri8</a>: <a class="local col0 ref" href="#200Size" title='Size' data-ref="200Size" data-ref-filename="200Size">Size</a> = <var>32</var>; <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD32rri8" title='llvm::X86::SHRD32rri8' data-ref="llvm::X86::SHRD32rri8" data-ref-filename="llvm..X86..SHRD32rri8">SHRD32rri8</a>; <b>break</b>;</td></tr>
<tr><th id="2034">2034</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD64rri8" title='llvm::X86::SHRD64rri8' data-ref="llvm::X86::SHRD64rri8" data-ref-filename="llvm..X86..SHRD64rri8">SHRD64rri8</a>: <a class="local col0 ref" href="#200Size" title='Size' data-ref="200Size" data-ref-filename="200Size">Size</a> = <var>64</var>; <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD64rri8" title='llvm::X86::SHLD64rri8' data-ref="llvm::X86::SHLD64rri8" data-ref-filename="llvm..X86..SHLD64rri8">SHLD64rri8</a>; <b>break</b>;</td></tr>
<tr><th id="2035">2035</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD64rri8" title='llvm::X86::SHLD64rri8' data-ref="llvm::X86::SHLD64rri8" data-ref-filename="llvm..X86..SHLD64rri8">SHLD64rri8</a>: <a class="local col0 ref" href="#200Size" title='Size' data-ref="200Size" data-ref-filename="200Size">Size</a> = <var>64</var>; <a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD64rri8" title='llvm::X86::SHRD64rri8' data-ref="llvm::X86::SHRD64rri8" data-ref-filename="llvm..X86..SHRD64rri8">SHRD64rri8</a>; <b>break</b>;</td></tr>
<tr><th id="2036">2036</th><td>    }</td></tr>
<tr><th id="2037">2037</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="201Amt" title='Amt' data-type='unsigned int' data-ref="201Amt" data-ref-filename="201Amt">Amt</dfn> = <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2038">2038</th><td>    <em>auto</em> &amp;<dfn class="local col2 decl" id="202WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="202WorkingMI" data-ref-filename="202WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2039">2039</th><td>    <a class="local col2 ref" href="#202WorkingMI" title='WorkingMI' data-ref="202WorkingMI" data-ref-filename="202WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#199Opc" title='Opc' data-ref="199Opc" data-ref-filename="199Opc">Opc</a>));</td></tr>
<tr><th id="2040">2040</th><td>    <a class="local col2 ref" href="#202WorkingMI" title='WorkingMI' data-ref="202WorkingMI" data-ref-filename="202WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#200Size" title='Size' data-ref="200Size" data-ref-filename="200Size">Size</a> - <a class="local col1 ref" href="#201Amt" title='Amt' data-ref="201Amt" data-ref-filename="201Amt">Amt</a>);</td></tr>
<tr><th id="2041">2041</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col2 ref" href="#202WorkingMI" title='WorkingMI' data-ref="202WorkingMI" data-ref-filename="202WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2042">2042</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2043">2043</th><td>  }</td></tr>
<tr><th id="2044">2044</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PFSUBrr" title='llvm::X86::PFSUBrr' data-ref="llvm::X86::PFSUBrr" data-ref-filename="llvm..X86..PFSUBrr">PFSUBrr</a>:</td></tr>
<tr><th id="2045">2045</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PFSUBRrr" title='llvm::X86::PFSUBRrr' data-ref="llvm::X86::PFSUBRrr" data-ref-filename="llvm..X86..PFSUBRrr">PFSUBRrr</a>: {</td></tr>
<tr><th id="2046">2046</th><td>    <i>// PFSUB  x, y: x = x - y</i></td></tr>
<tr><th id="2047">2047</th><td><i>    // PFSUBR x, y: x = y - x</i></td></tr>
<tr><th id="2048">2048</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="203Opc" title='Opc' data-type='unsigned int' data-ref="203Opc" data-ref-filename="203Opc">Opc</dfn> =</td></tr>
<tr><th id="2049">2049</th><td>        (<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PFSUBRrr" title='llvm::X86::PFSUBRrr' data-ref="llvm::X86::PFSUBRrr" data-ref-filename="llvm..X86..PFSUBRrr">PFSUBRrr</a> == <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PFSUBrr" title='llvm::X86::PFSUBrr' data-ref="llvm::X86::PFSUBrr" data-ref-filename="llvm..X86..PFSUBrr">PFSUBrr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PFSUBRrr" title='llvm::X86::PFSUBRrr' data-ref="llvm::X86::PFSUBRrr" data-ref-filename="llvm..X86..PFSUBRrr">PFSUBRrr</a>);</td></tr>
<tr><th id="2050">2050</th><td>    <em>auto</em> &amp;<dfn class="local col4 decl" id="204WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="204WorkingMI" data-ref-filename="204WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2051">2051</th><td>    <a class="local col4 ref" href="#204WorkingMI" title='WorkingMI' data-ref="204WorkingMI" data-ref-filename="204WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#203Opc" title='Opc' data-ref="203Opc" data-ref-filename="203Opc">Opc</a>));</td></tr>
<tr><th id="2052">2052</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col4 ref" href="#204WorkingMI" title='WorkingMI' data-ref="204WorkingMI" data-ref-filename="204WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2053">2053</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2054">2054</th><td>  }</td></tr>
<tr><th id="2055">2055</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPDrri" title='llvm::X86::BLENDPDrri' data-ref="llvm::X86::BLENDPDrri" data-ref-filename="llvm..X86..BLENDPDrri">BLENDPDrri</a>:</td></tr>
<tr><th id="2056">2056</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPSrri" title='llvm::X86::BLENDPSrri' data-ref="llvm::X86::BLENDPSrri" data-ref-filename="llvm..X86..BLENDPSrri">BLENDPSrri</a>:</td></tr>
<tr><th id="2057">2057</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrri" title='llvm::X86::VBLENDPDrri' data-ref="llvm::X86::VBLENDPDrri" data-ref-filename="llvm..X86..VBLENDPDrri">VBLENDPDrri</a>:</td></tr>
<tr><th id="2058">2058</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrri" title='llvm::X86::VBLENDPSrri' data-ref="llvm::X86::VBLENDPSrri" data-ref-filename="llvm..X86..VBLENDPSrri">VBLENDPSrri</a>:</td></tr>
<tr><th id="2059">2059</th><td>    <i>// If we're optimizing for size, try to use MOVSD/MOVSS.</i></td></tr>
<tr><th id="2060">2060</th><td>    <b>if</b> (<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv" data-ref-filename="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>()) {</td></tr>
<tr><th id="2061">2061</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="205Mask" title='Mask' data-type='unsigned int' data-ref="205Mask" data-ref-filename="205Mask">Mask</dfn>, <dfn class="local col6 decl" id="206Opc" title='Opc' data-type='unsigned int' data-ref="206Opc" data-ref-filename="206Opc">Opc</dfn>;</td></tr>
<tr><th id="2062">2062</th><td>      <b>switch</b> (<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2063">2063</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="2064">2064</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPDrri" title='llvm::X86::BLENDPDrri' data-ref="llvm::X86::BLENDPDrri" data-ref-filename="llvm..X86..BLENDPDrri">BLENDPDrri</a>:  <a class="local col6 ref" href="#206Opc" title='Opc' data-ref="206Opc" data-ref-filename="206Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrr" title='llvm::X86::MOVSDrr' data-ref="llvm::X86::MOVSDrr" data-ref-filename="llvm..X86..MOVSDrr">MOVSDrr</a>;  <a class="local col5 ref" href="#205Mask" title='Mask' data-ref="205Mask" data-ref-filename="205Mask">Mask</a> = <var>0x03</var>; <b>break</b>;</td></tr>
<tr><th id="2065">2065</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPSrri" title='llvm::X86::BLENDPSrri' data-ref="llvm::X86::BLENDPSrri" data-ref-filename="llvm..X86..BLENDPSrri">BLENDPSrri</a>:  <a class="local col6 ref" href="#206Opc" title='Opc' data-ref="206Opc" data-ref-filename="206Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrr" title='llvm::X86::MOVSSrr' data-ref="llvm::X86::MOVSSrr" data-ref-filename="llvm..X86..MOVSSrr">MOVSSrr</a>;  <a class="local col5 ref" href="#205Mask" title='Mask' data-ref="205Mask" data-ref-filename="205Mask">Mask</a> = <var>0x0F</var>; <b>break</b>;</td></tr>
<tr><th id="2066">2066</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrri" title='llvm::X86::VBLENDPDrri' data-ref="llvm::X86::VBLENDPDrri" data-ref-filename="llvm..X86..VBLENDPDrri">VBLENDPDrri</a>: <a class="local col6 ref" href="#206Opc" title='Opc' data-ref="206Opc" data-ref-filename="206Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrr" title='llvm::X86::VMOVSDrr' data-ref="llvm::X86::VMOVSDrr" data-ref-filename="llvm..X86..VMOVSDrr">VMOVSDrr</a>; <a class="local col5 ref" href="#205Mask" title='Mask' data-ref="205Mask" data-ref-filename="205Mask">Mask</a> = <var>0x03</var>; <b>break</b>;</td></tr>
<tr><th id="2067">2067</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrri" title='llvm::X86::VBLENDPSrri' data-ref="llvm::X86::VBLENDPSrri" data-ref-filename="llvm..X86..VBLENDPSrri">VBLENDPSrri</a>: <a class="local col6 ref" href="#206Opc" title='Opc' data-ref="206Opc" data-ref-filename="206Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrr" title='llvm::X86::VMOVSSrr' data-ref="llvm::X86::VMOVSSrr" data-ref-filename="llvm..X86..VMOVSSrr">VMOVSSrr</a>; <a class="local col5 ref" href="#205Mask" title='Mask' data-ref="205Mask" data-ref-filename="205Mask">Mask</a> = <var>0x0F</var>; <b>break</b>;</td></tr>
<tr><th id="2068">2068</th><td>      }</td></tr>
<tr><th id="2069">2069</th><td>      <b>if</b> ((<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() ^ <a class="local col5 ref" href="#205Mask" title='Mask' data-ref="205Mask" data-ref-filename="205Mask">Mask</a>) == <var>1</var>) {</td></tr>
<tr><th id="2070">2070</th><td>        <em>auto</em> &amp;<dfn class="local col7 decl" id="207WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="207WorkingMI" data-ref-filename="207WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2071">2071</th><td>        <a class="local col7 ref" href="#207WorkingMI" title='WorkingMI' data-ref="207WorkingMI" data-ref-filename="207WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#206Opc" title='Opc' data-ref="206Opc" data-ref-filename="206Opc">Opc</a>));</td></tr>
<tr><th id="2072">2072</th><td>        <a class="local col7 ref" href="#207WorkingMI" title='WorkingMI' data-ref="207WorkingMI" data-ref-filename="207WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="2073">2073</th><td>        <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col7 ref" href="#207WorkingMI" title='WorkingMI' data-ref="207WorkingMI" data-ref-filename="207WorkingMI">WorkingMI</a></span>,</td></tr>
<tr><th id="2074">2074</th><td>                                                       <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2075">2075</th><td>                                                       <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2076">2076</th><td>      }</td></tr>
<tr><th id="2077">2077</th><td>    }</td></tr>
<tr><th id="2078">2078</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2079">2079</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PBLENDWrri" title='llvm::X86::PBLENDWrri' data-ref="llvm::X86::PBLENDWrri" data-ref-filename="llvm..X86..PBLENDWrri">PBLENDWrri</a>:</td></tr>
<tr><th id="2080">2080</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDYrri" title='llvm::X86::VBLENDPDYrri' data-ref="llvm::X86::VBLENDPDYrri" data-ref-filename="llvm..X86..VBLENDPDYrri">VBLENDPDYrri</a>:</td></tr>
<tr><th id="2081">2081</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrri" title='llvm::X86::VBLENDPSYrri' data-ref="llvm::X86::VBLENDPSYrri" data-ref-filename="llvm..X86..VBLENDPSYrri">VBLENDPSYrri</a>:</td></tr>
<tr><th id="2082">2082</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDrri" title='llvm::X86::VPBLENDDrri' data-ref="llvm::X86::VPBLENDDrri" data-ref-filename="llvm..X86..VPBLENDDrri">VPBLENDDrri</a>:</td></tr>
<tr><th id="2083">2083</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWrri" title='llvm::X86::VPBLENDWrri' data-ref="llvm::X86::VPBLENDWrri" data-ref-filename="llvm..X86..VPBLENDWrri">VPBLENDWrri</a>:</td></tr>
<tr><th id="2084">2084</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDYrri" title='llvm::X86::VPBLENDDYrri' data-ref="llvm::X86::VPBLENDDYrri" data-ref-filename="llvm..X86..VPBLENDDYrri">VPBLENDDYrri</a>:</td></tr>
<tr><th id="2085">2085</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWYrri" title='llvm::X86::VPBLENDWYrri' data-ref="llvm::X86::VPBLENDWYrri" data-ref-filename="llvm..X86..VPBLENDWYrri">VPBLENDWYrri</a>:{</td></tr>
<tr><th id="2086">2086</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="local col8 decl" id="208Mask" title='Mask' data-type='int8_t' data-ref="208Mask" data-ref-filename="208Mask">Mask</dfn>;</td></tr>
<tr><th id="2087">2087</th><td>    <b>switch</b> (<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2088">2088</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="2089">2089</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPDrri" title='llvm::X86::BLENDPDrri' data-ref="llvm::X86::BLENDPDrri" data-ref-filename="llvm..X86..BLENDPDrri">BLENDPDrri</a>:    <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>)<var>0x03</var>; <b>break</b>;</td></tr>
<tr><th id="2090">2090</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPSrri" title='llvm::X86::BLENDPSrri' data-ref="llvm::X86::BLENDPSrri" data-ref-filename="llvm..X86..BLENDPSrri">BLENDPSrri</a>:    <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>)<var>0x0F</var>; <b>break</b>;</td></tr>
<tr><th id="2091">2091</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PBLENDWrri" title='llvm::X86::PBLENDWrri' data-ref="llvm::X86::PBLENDWrri" data-ref-filename="llvm..X86..PBLENDWrri">PBLENDWrri</a>:    <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>)<var>0xFF</var>; <b>break</b>;</td></tr>
<tr><th id="2092">2092</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrri" title='llvm::X86::VBLENDPDrri' data-ref="llvm::X86::VBLENDPDrri" data-ref-filename="llvm..X86..VBLENDPDrri">VBLENDPDrri</a>:   <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>)<var>0x03</var>; <b>break</b>;</td></tr>
<tr><th id="2093">2093</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrri" title='llvm::X86::VBLENDPSrri' data-ref="llvm::X86::VBLENDPSrri" data-ref-filename="llvm..X86..VBLENDPSrri">VBLENDPSrri</a>:   <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>)<var>0x0F</var>; <b>break</b>;</td></tr>
<tr><th id="2094">2094</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDYrri" title='llvm::X86::VBLENDPDYrri' data-ref="llvm::X86::VBLENDPDYrri" data-ref-filename="llvm..X86..VBLENDPDYrri">VBLENDPDYrri</a>:  <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>)<var>0x0F</var>; <b>break</b>;</td></tr>
<tr><th id="2095">2095</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrri" title='llvm::X86::VBLENDPSYrri' data-ref="llvm::X86::VBLENDPSYrri" data-ref-filename="llvm..X86..VBLENDPSYrri">VBLENDPSYrri</a>:  <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>)<var>0xFF</var>; <b>break</b>;</td></tr>
<tr><th id="2096">2096</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDrri" title='llvm::X86::VPBLENDDrri' data-ref="llvm::X86::VPBLENDDrri" data-ref-filename="llvm..X86..VPBLENDDrri">VPBLENDDrri</a>:   <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>)<var>0x0F</var>; <b>break</b>;</td></tr>
<tr><th id="2097">2097</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWrri" title='llvm::X86::VPBLENDWrri' data-ref="llvm::X86::VPBLENDWrri" data-ref-filename="llvm..X86..VPBLENDWrri">VPBLENDWrri</a>:   <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>)<var>0xFF</var>; <b>break</b>;</td></tr>
<tr><th id="2098">2098</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDYrri" title='llvm::X86::VPBLENDDYrri' data-ref="llvm::X86::VPBLENDDYrri" data-ref-filename="llvm..X86..VPBLENDDYrri">VPBLENDDYrri</a>:  <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>)<var>0xFF</var>; <b>break</b>;</td></tr>
<tr><th id="2099">2099</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWYrri" title='llvm::X86::VPBLENDWYrri' data-ref="llvm::X86::VPBLENDWYrri" data-ref-filename="llvm..X86..VPBLENDWYrri">VPBLENDWYrri</a>:  <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a>)<var>0xFF</var>; <b>break</b>;</td></tr>
<tr><th id="2100">2100</th><td>    }</td></tr>
<tr><th id="2101">2101</th><td>    <i>// Only the least significant bits of Imm are used.</i></td></tr>
<tr><th id="2102">2102</th><td><i>    // Using int8_t to ensure it will be sign extended to the int64_t that</i></td></tr>
<tr><th id="2103">2103</th><td><i>    // setImm takes in order to match isel behavior.</i></td></tr>
<tr><th id="2104">2104</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="local col9 decl" id="209Imm" title='Imm' data-type='int8_t' data-ref="209Imm" data-ref-filename="209Imm">Imm</dfn> = <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a>;</td></tr>
<tr><th id="2105">2105</th><td>    <em>auto</em> &amp;<dfn class="local col0 decl" id="210WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="210WorkingMI" data-ref-filename="210WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2106">2106</th><td>    <a class="local col0 ref" href="#210WorkingMI" title='WorkingMI' data-ref="210WorkingMI" data-ref-filename="210WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col8 ref" href="#208Mask" title='Mask' data-ref="208Mask" data-ref-filename="208Mask">Mask</a> ^ <a class="local col9 ref" href="#209Imm" title='Imm' data-ref="209Imm" data-ref-filename="209Imm">Imm</a>);</td></tr>
<tr><th id="2107">2107</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col0 ref" href="#210WorkingMI" title='WorkingMI' data-ref="210WorkingMI" data-ref-filename="210WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2108">2108</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2109">2109</th><td>  }</td></tr>
<tr><th id="2110">2110</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSERTPSrr" title='llvm::X86::INSERTPSrr' data-ref="llvm::X86::INSERTPSrr" data-ref-filename="llvm..X86..INSERTPSrr">INSERTPSrr</a>:</td></tr>
<tr><th id="2111">2111</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTPSrr" title='llvm::X86::VINSERTPSrr' data-ref="llvm::X86::VINSERTPSrr" data-ref-filename="llvm..X86..VINSERTPSrr">VINSERTPSrr</a>:</td></tr>
<tr><th id="2112">2112</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTPSZrr" title='llvm::X86::VINSERTPSZrr' data-ref="llvm::X86::VINSERTPSZrr" data-ref-filename="llvm..X86..VINSERTPSZrr">VINSERTPSZrr</a>: {</td></tr>
<tr><th id="2113">2113</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="211Imm" title='Imm' data-type='unsigned int' data-ref="211Imm" data-ref-filename="211Imm">Imm</dfn> = <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2114">2114</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="212ZMask" title='ZMask' data-type='unsigned int' data-ref="212ZMask" data-ref-filename="212ZMask">ZMask</dfn> = <a class="local col1 ref" href="#211Imm" title='Imm' data-ref="211Imm" data-ref-filename="211Imm">Imm</a> &amp; <var>15</var>;</td></tr>
<tr><th id="2115">2115</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="213DstIdx" title='DstIdx' data-type='unsigned int' data-ref="213DstIdx" data-ref-filename="213DstIdx">DstIdx</dfn> = (<a class="local col1 ref" href="#211Imm" title='Imm' data-ref="211Imm" data-ref-filename="211Imm">Imm</a> &gt;&gt; <var>4</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="2116">2116</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="214SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="214SrcIdx" data-ref-filename="214SrcIdx">SrcIdx</dfn> = (<a class="local col1 ref" href="#211Imm" title='Imm' data-ref="211Imm" data-ref-filename="211Imm">Imm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td>    <i>// We can commute insertps if we zero 2 of the elements, the insertion is</i></td></tr>
<tr><th id="2119">2119</th><td><i>    // "inline" and we don't override the insertion with a zero.</i></td></tr>
<tr><th id="2120">2120</th><td>    <b>if</b> (<a class="local col3 ref" href="#213DstIdx" title='DstIdx' data-ref="213DstIdx" data-ref-filename="213DstIdx">DstIdx</a> == <a class="local col4 ref" href="#214SrcIdx" title='SrcIdx' data-ref="214SrcIdx" data-ref-filename="214SrcIdx">SrcIdx</a> &amp;&amp; (<a class="local col2 ref" href="#212ZMask" title='ZMask' data-ref="212ZMask" data-ref-filename="212ZMask">ZMask</a> &amp; (<var>1</var> &lt;&lt; <a class="local col3 ref" href="#213DstIdx" title='DstIdx' data-ref="213DstIdx" data-ref-filename="213DstIdx">DstIdx</a>)) == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="2121">2121</th><td>        <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm15countPopulationET_" title='llvm::countPopulation' data-ref="_ZN4llvm15countPopulationET_" data-ref-filename="_ZN4llvm15countPopulationET_">countPopulation</a>(<a class="local col2 ref" href="#212ZMask" title='ZMask' data-ref="212ZMask" data-ref-filename="212ZMask">ZMask</a>) == <var>2</var>) {</td></tr>
<tr><th id="2122">2122</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="215AltIdx" title='AltIdx' data-type='unsigned int' data-ref="215AltIdx" data-ref-filename="215AltIdx">AltIdx</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE" title='llvm::findFirstSet' data-ref="_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE" data-ref-filename="_ZN4llvm12findFirstSetET_NS_12ZeroBehaviorE">findFirstSet</a>((<a class="local col2 ref" href="#212ZMask" title='ZMask' data-ref="212ZMask" data-ref-filename="212ZMask">ZMask</a> | (<var>1</var> &lt;&lt; <a class="local col3 ref" href="#213DstIdx" title='DstIdx' data-ref="213DstIdx" data-ref-filename="213DstIdx">DstIdx</a>)) ^ <var>15</var>);</td></tr>
<tr><th id="2123">2123</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AltIdx &lt; <var>4</var> &amp;&amp; <q>"Illegal insertion index"</q>);</td></tr>
<tr><th id="2124">2124</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="216AltImm" title='AltImm' data-type='unsigned int' data-ref="216AltImm" data-ref-filename="216AltImm">AltImm</dfn> = (<a class="local col5 ref" href="#215AltIdx" title='AltIdx' data-ref="215AltIdx" data-ref-filename="215AltIdx">AltIdx</a> &lt;&lt; <var>6</var>) | (<a class="local col5 ref" href="#215AltIdx" title='AltIdx' data-ref="215AltIdx" data-ref-filename="215AltIdx">AltIdx</a> &lt;&lt; <var>4</var>) | <a class="local col2 ref" href="#212ZMask" title='ZMask' data-ref="212ZMask" data-ref-filename="212ZMask">ZMask</a>;</td></tr>
<tr><th id="2125">2125</th><td>      <em>auto</em> &amp;<dfn class="local col7 decl" id="217WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="217WorkingMI" data-ref-filename="217WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2126">2126</th><td>      <a class="local col7 ref" href="#217WorkingMI" title='WorkingMI' data-ref="217WorkingMI" data-ref-filename="217WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col6 ref" href="#216AltImm" title='AltImm' data-ref="216AltImm" data-ref-filename="216AltImm">AltImm</a>);</td></tr>
<tr><th id="2127">2127</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col7 ref" href="#217WorkingMI" title='WorkingMI' data-ref="217WorkingMI" data-ref-filename="217WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2128">2128</th><td>                                                     <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2129">2129</th><td>    }</td></tr>
<tr><th id="2130">2130</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2131">2131</th><td>  }</td></tr>
<tr><th id="2132">2132</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrr" title='llvm::X86::MOVSDrr' data-ref="llvm::X86::MOVSDrr" data-ref-filename="llvm..X86..MOVSDrr">MOVSDrr</a>:</td></tr>
<tr><th id="2133">2133</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrr" title='llvm::X86::MOVSSrr' data-ref="llvm::X86::MOVSSrr" data-ref-filename="llvm..X86..MOVSSrr">MOVSSrr</a>:</td></tr>
<tr><th id="2134">2134</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrr" title='llvm::X86::VMOVSDrr' data-ref="llvm::X86::VMOVSDrr" data-ref-filename="llvm..X86..VMOVSDrr">VMOVSDrr</a>:</td></tr>
<tr><th id="2135">2135</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrr" title='llvm::X86::VMOVSSrr' data-ref="llvm::X86::VMOVSSrr" data-ref-filename="llvm..X86..VMOVSSrr">VMOVSSrr</a>:{</td></tr>
<tr><th id="2136">2136</th><td>    <i>// On SSE41 or later we can commute a MOVSS/MOVSD to a BLENDPS/BLENDPD.</i></td></tr>
<tr><th id="2137">2137</th><td>    <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget8hasSSE41Ev" title='llvm::X86Subtarget::hasSSE41' data-ref="_ZNK4llvm12X86Subtarget8hasSSE41Ev" data-ref-filename="_ZNK4llvm12X86Subtarget8hasSSE41Ev">hasSSE41</a>()) {</td></tr>
<tr><th id="2138">2138</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="218Mask" title='Mask' data-type='unsigned int' data-ref="218Mask" data-ref-filename="218Mask">Mask</dfn>, <dfn class="local col9 decl" id="219Opc" title='Opc' data-type='unsigned int' data-ref="219Opc" data-ref-filename="219Opc">Opc</dfn>;</td></tr>
<tr><th id="2139">2139</th><td>      <b>switch</b> (<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2140">2140</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="2141">2141</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrr" title='llvm::X86::MOVSDrr' data-ref="llvm::X86::MOVSDrr" data-ref-filename="llvm..X86..MOVSDrr">MOVSDrr</a>:  <a class="local col9 ref" href="#219Opc" title='Opc' data-ref="219Opc" data-ref-filename="219Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPDrri" title='llvm::X86::BLENDPDrri' data-ref="llvm::X86::BLENDPDrri" data-ref-filename="llvm..X86..BLENDPDrri">BLENDPDrri</a>;  <a class="local col8 ref" href="#218Mask" title='Mask' data-ref="218Mask" data-ref-filename="218Mask">Mask</a> = <var>0x02</var>; <b>break</b>;</td></tr>
<tr><th id="2142">2142</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrr" title='llvm::X86::MOVSSrr' data-ref="llvm::X86::MOVSSrr" data-ref-filename="llvm..X86..MOVSSrr">MOVSSrr</a>:  <a class="local col9 ref" href="#219Opc" title='Opc' data-ref="219Opc" data-ref-filename="219Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPSrri" title='llvm::X86::BLENDPSrri' data-ref="llvm::X86::BLENDPSrri" data-ref-filename="llvm..X86..BLENDPSrri">BLENDPSrri</a>;  <a class="local col8 ref" href="#218Mask" title='Mask' data-ref="218Mask" data-ref-filename="218Mask">Mask</a> = <var>0x0E</var>; <b>break</b>;</td></tr>
<tr><th id="2143">2143</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrr" title='llvm::X86::VMOVSDrr' data-ref="llvm::X86::VMOVSDrr" data-ref-filename="llvm..X86..VMOVSDrr">VMOVSDrr</a>: <a class="local col9 ref" href="#219Opc" title='Opc' data-ref="219Opc" data-ref-filename="219Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrri" title='llvm::X86::VBLENDPDrri' data-ref="llvm::X86::VBLENDPDrri" data-ref-filename="llvm..X86..VBLENDPDrri">VBLENDPDrri</a>; <a class="local col8 ref" href="#218Mask" title='Mask' data-ref="218Mask" data-ref-filename="218Mask">Mask</a> = <var>0x02</var>; <b>break</b>;</td></tr>
<tr><th id="2144">2144</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrr" title='llvm::X86::VMOVSSrr' data-ref="llvm::X86::VMOVSSrr" data-ref-filename="llvm..X86..VMOVSSrr">VMOVSSrr</a>: <a class="local col9 ref" href="#219Opc" title='Opc' data-ref="219Opc" data-ref-filename="219Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrri" title='llvm::X86::VBLENDPSrri' data-ref="llvm::X86::VBLENDPSrri" data-ref-filename="llvm..X86..VBLENDPSrri">VBLENDPSrri</a>; <a class="local col8 ref" href="#218Mask" title='Mask' data-ref="218Mask" data-ref-filename="218Mask">Mask</a> = <var>0x0E</var>; <b>break</b>;</td></tr>
<tr><th id="2145">2145</th><td>      }</td></tr>
<tr><th id="2146">2146</th><td></td></tr>
<tr><th id="2147">2147</th><td>      <em>auto</em> &amp;<dfn class="local col0 decl" id="220WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="220WorkingMI" data-ref-filename="220WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2148">2148</th><td>      <a class="local col0 ref" href="#220WorkingMI" title='WorkingMI' data-ref="220WorkingMI" data-ref-filename="220WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#219Opc" title='Opc' data-ref="219Opc" data-ref-filename="219Opc">Opc</a>));</td></tr>
<tr><th id="2149">2149</th><td>      <a class="local col0 ref" href="#220WorkingMI" title='WorkingMI' data-ref="220WorkingMI" data-ref-filename="220WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col8 ref" href="#218Mask" title='Mask' data-ref="218Mask" data-ref-filename="218Mask">Mask</a>));</td></tr>
<tr><th id="2150">2150</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col0 ref" href="#220WorkingMI" title='WorkingMI' data-ref="220WorkingMI" data-ref-filename="220WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2151">2151</th><td>                                                     <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2152">2152</th><td>    }</td></tr>
<tr><th id="2153">2153</th><td></td></tr>
<tr><th id="2154">2154</th><td>    <i>// Convert to SHUFPD.</i></td></tr>
<tr><th id="2155">2155</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == X86::MOVSDrr &amp;&amp;</td></tr>
<tr><th id="2156">2156</th><td>           <q>"Can only commute MOVSDrr without SSE4.1"</q>);</td></tr>
<tr><th id="2157">2157</th><td></td></tr>
<tr><th id="2158">2158</th><td>    <em>auto</em> &amp;<dfn class="local col1 decl" id="221WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="221WorkingMI" data-ref-filename="221WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2159">2159</th><td>    <a class="local col1 ref" href="#221WorkingMI" title='WorkingMI' data-ref="221WorkingMI" data-ref-filename="221WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHUFPDrri" title='llvm::X86::SHUFPDrri' data-ref="llvm::X86::SHUFPDrri" data-ref-filename="llvm..X86..SHUFPDrri">SHUFPDrri</a>));</td></tr>
<tr><th id="2160">2160</th><td>    <a class="local col1 ref" href="#221WorkingMI" title='WorkingMI' data-ref="221WorkingMI" data-ref-filename="221WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0x02</var>));</td></tr>
<tr><th id="2161">2161</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col1 ref" href="#221WorkingMI" title='WorkingMI' data-ref="221WorkingMI" data-ref-filename="221WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2162">2162</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2163">2163</th><td>  }</td></tr>
<tr><th id="2164">2164</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHUFPDrri" title='llvm::X86::SHUFPDrri' data-ref="llvm::X86::SHUFPDrri" data-ref-filename="llvm..X86..SHUFPDrri">SHUFPDrri</a>: {</td></tr>
<tr><th id="2165">2165</th><td>    <i>// Commute to MOVSD.</i></td></tr>
<tr><th id="2166">2166</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>3</var>).getImm() == <var>0x02</var> &amp;&amp; <q>"Unexpected immediate!"</q>);</td></tr>
<tr><th id="2167">2167</th><td>    <em>auto</em> &amp;<dfn class="local col2 decl" id="222WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="222WorkingMI" data-ref-filename="222WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2168">2168</th><td>    <a class="local col2 ref" href="#222WorkingMI" title='WorkingMI' data-ref="222WorkingMI" data-ref-filename="222WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrr" title='llvm::X86::MOVSDrr' data-ref="llvm::X86::MOVSDrr" data-ref-filename="llvm..X86..MOVSDrr">MOVSDrr</a>));</td></tr>
<tr><th id="2169">2169</th><td>    <a class="local col2 ref" href="#222WorkingMI" title='WorkingMI' data-ref="222WorkingMI" data-ref-filename="222WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="2170">2170</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col2 ref" href="#222WorkingMI" title='WorkingMI' data-ref="222WorkingMI" data-ref-filename="222WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2171">2171</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2172">2172</th><td>  }</td></tr>
<tr><th id="2173">2173</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PCLMULQDQrr" title='llvm::X86::PCLMULQDQrr' data-ref="llvm::X86::PCLMULQDQrr" data-ref-filename="llvm..X86..PCLMULQDQrr">PCLMULQDQrr</a>:</td></tr>
<tr><th id="2174">2174</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCLMULQDQrr" title='llvm::X86::VPCLMULQDQrr' data-ref="llvm::X86::VPCLMULQDQrr" data-ref-filename="llvm..X86..VPCLMULQDQrr">VPCLMULQDQrr</a>:</td></tr>
<tr><th id="2175">2175</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCLMULQDQYrr" title='llvm::X86::VPCLMULQDQYrr' data-ref="llvm::X86::VPCLMULQDQYrr" data-ref-filename="llvm..X86..VPCLMULQDQYrr">VPCLMULQDQYrr</a>:</td></tr>
<tr><th id="2176">2176</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCLMULQDQZrr" title='llvm::X86::VPCLMULQDQZrr' data-ref="llvm::X86::VPCLMULQDQZrr" data-ref-filename="llvm..X86..VPCLMULQDQZrr">VPCLMULQDQZrr</a>:</td></tr>
<tr><th id="2177">2177</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCLMULQDQZ128rr" title='llvm::X86::VPCLMULQDQZ128rr' data-ref="llvm::X86::VPCLMULQDQZ128rr" data-ref-filename="llvm..X86..VPCLMULQDQZ128rr">VPCLMULQDQZ128rr</a>:</td></tr>
<tr><th id="2178">2178</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCLMULQDQZ256rr" title='llvm::X86::VPCLMULQDQZ256rr' data-ref="llvm::X86::VPCLMULQDQZ256rr" data-ref-filename="llvm..X86..VPCLMULQDQZ256rr">VPCLMULQDQZ256rr</a>: {</td></tr>
<tr><th id="2179">2179</th><td>    <i>// SRC1 64bits = Imm[0] ? SRC1[127:64] : SRC1[63:0]</i></td></tr>
<tr><th id="2180">2180</th><td><i>    // SRC2 64bits = Imm[4] ? SRC2[127:64] : SRC2[63:0]</i></td></tr>
<tr><th id="2181">2181</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="223Imm" title='Imm' data-type='unsigned int' data-ref="223Imm" data-ref-filename="223Imm">Imm</dfn> = <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2182">2182</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="224Src1Hi" title='Src1Hi' data-type='unsigned int' data-ref="224Src1Hi" data-ref-filename="224Src1Hi">Src1Hi</dfn> = <a class="local col3 ref" href="#223Imm" title='Imm' data-ref="223Imm" data-ref-filename="223Imm">Imm</a> &amp; <var>0x01</var>;</td></tr>
<tr><th id="2183">2183</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="225Src2Hi" title='Src2Hi' data-type='unsigned int' data-ref="225Src2Hi" data-ref-filename="225Src2Hi">Src2Hi</dfn> = <a class="local col3 ref" href="#223Imm" title='Imm' data-ref="223Imm" data-ref-filename="223Imm">Imm</a> &amp; <var>0x10</var>;</td></tr>
<tr><th id="2184">2184</th><td>    <em>auto</em> &amp;<dfn class="local col6 decl" id="226WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="226WorkingMI" data-ref-filename="226WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2185">2185</th><td>    <a class="local col6 ref" href="#226WorkingMI" title='WorkingMI' data-ref="226WorkingMI" data-ref-filename="226WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>((<a class="local col4 ref" href="#224Src1Hi" title='Src1Hi' data-ref="224Src1Hi" data-ref-filename="224Src1Hi">Src1Hi</a> &lt;&lt; <var>4</var>) | (<a class="local col5 ref" href="#225Src2Hi" title='Src2Hi' data-ref="225Src2Hi" data-ref-filename="225Src2Hi">Src2Hi</a> &gt;&gt; <var>4</var>));</td></tr>
<tr><th id="2186">2186</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col6 ref" href="#226WorkingMI" title='WorkingMI' data-ref="226WorkingMI" data-ref-filename="226WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2187">2187</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2188">2188</th><td>  }</td></tr>
<tr><th id="2189">2189</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rri" title='llvm::X86::VPCMPBZ128rri' data-ref="llvm::X86::VPCMPBZ128rri" data-ref-filename="llvm..X86..VPCMPBZ128rri">VPCMPBZ128rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUBZ128rri" title='llvm::X86::VPCMPUBZ128rri' data-ref="llvm::X86::VPCMPUBZ128rri" data-ref-filename="llvm..X86..VPCMPUBZ128rri">VPCMPUBZ128rri</a>:</td></tr>
<tr><th id="2190">2190</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rri" title='llvm::X86::VPCMPBZ256rri' data-ref="llvm::X86::VPCMPBZ256rri" data-ref-filename="llvm..X86..VPCMPBZ256rri">VPCMPBZ256rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUBZ256rri" title='llvm::X86::VPCMPUBZ256rri' data-ref="llvm::X86::VPCMPUBZ256rri" data-ref-filename="llvm..X86..VPCMPUBZ256rri">VPCMPUBZ256rri</a>:</td></tr>
<tr><th id="2191">2191</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrri" title='llvm::X86::VPCMPBZrri' data-ref="llvm::X86::VPCMPBZrri" data-ref-filename="llvm..X86..VPCMPBZrri">VPCMPBZrri</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUBZrri" title='llvm::X86::VPCMPUBZrri' data-ref="llvm::X86::VPCMPUBZrri" data-ref-filename="llvm..X86..VPCMPUBZrri">VPCMPUBZrri</a>:</td></tr>
<tr><th id="2192">2192</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rri" title='llvm::X86::VPCMPDZ128rri' data-ref="llvm::X86::VPCMPDZ128rri" data-ref-filename="llvm..X86..VPCMPDZ128rri">VPCMPDZ128rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUDZ128rri" title='llvm::X86::VPCMPUDZ128rri' data-ref="llvm::X86::VPCMPUDZ128rri" data-ref-filename="llvm..X86..VPCMPUDZ128rri">VPCMPUDZ128rri</a>:</td></tr>
<tr><th id="2193">2193</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rri" title='llvm::X86::VPCMPDZ256rri' data-ref="llvm::X86::VPCMPDZ256rri" data-ref-filename="llvm..X86..VPCMPDZ256rri">VPCMPDZ256rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUDZ256rri" title='llvm::X86::VPCMPUDZ256rri' data-ref="llvm::X86::VPCMPUDZ256rri" data-ref-filename="llvm..X86..VPCMPUDZ256rri">VPCMPUDZ256rri</a>:</td></tr>
<tr><th id="2194">2194</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrri" title='llvm::X86::VPCMPDZrri' data-ref="llvm::X86::VPCMPDZrri" data-ref-filename="llvm..X86..VPCMPDZrri">VPCMPDZrri</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUDZrri" title='llvm::X86::VPCMPUDZrri' data-ref="llvm::X86::VPCMPUDZrri" data-ref-filename="llvm..X86..VPCMPUDZrri">VPCMPUDZrri</a>:</td></tr>
<tr><th id="2195">2195</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rri" title='llvm::X86::VPCMPQZ128rri' data-ref="llvm::X86::VPCMPQZ128rri" data-ref-filename="llvm..X86..VPCMPQZ128rri">VPCMPQZ128rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUQZ128rri" title='llvm::X86::VPCMPUQZ128rri' data-ref="llvm::X86::VPCMPUQZ128rri" data-ref-filename="llvm..X86..VPCMPUQZ128rri">VPCMPUQZ128rri</a>:</td></tr>
<tr><th id="2196">2196</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rri" title='llvm::X86::VPCMPQZ256rri' data-ref="llvm::X86::VPCMPQZ256rri" data-ref-filename="llvm..X86..VPCMPQZ256rri">VPCMPQZ256rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUQZ256rri" title='llvm::X86::VPCMPUQZ256rri' data-ref="llvm::X86::VPCMPUQZ256rri" data-ref-filename="llvm..X86..VPCMPUQZ256rri">VPCMPUQZ256rri</a>:</td></tr>
<tr><th id="2197">2197</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrri" title='llvm::X86::VPCMPQZrri' data-ref="llvm::X86::VPCMPQZrri" data-ref-filename="llvm..X86..VPCMPQZrri">VPCMPQZrri</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUQZrri" title='llvm::X86::VPCMPUQZrri' data-ref="llvm::X86::VPCMPUQZrri" data-ref-filename="llvm..X86..VPCMPUQZrri">VPCMPUQZrri</a>:</td></tr>
<tr><th id="2198">2198</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rri" title='llvm::X86::VPCMPWZ128rri' data-ref="llvm::X86::VPCMPWZ128rri" data-ref-filename="llvm..X86..VPCMPWZ128rri">VPCMPWZ128rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUWZ128rri" title='llvm::X86::VPCMPUWZ128rri' data-ref="llvm::X86::VPCMPUWZ128rri" data-ref-filename="llvm..X86..VPCMPUWZ128rri">VPCMPUWZ128rri</a>:</td></tr>
<tr><th id="2199">2199</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rri" title='llvm::X86::VPCMPWZ256rri' data-ref="llvm::X86::VPCMPWZ256rri" data-ref-filename="llvm..X86..VPCMPWZ256rri">VPCMPWZ256rri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUWZ256rri" title='llvm::X86::VPCMPUWZ256rri' data-ref="llvm::X86::VPCMPUWZ256rri" data-ref-filename="llvm..X86..VPCMPUWZ256rri">VPCMPUWZ256rri</a>:</td></tr>
<tr><th id="2200">2200</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrri" title='llvm::X86::VPCMPWZrri' data-ref="llvm::X86::VPCMPWZrri" data-ref-filename="llvm..X86..VPCMPWZrri">VPCMPWZrri</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUWZrri" title='llvm::X86::VPCMPUWZrri' data-ref="llvm::X86::VPCMPUWZrri" data-ref-filename="llvm..X86..VPCMPUWZrri">VPCMPUWZrri</a>:</td></tr>
<tr><th id="2201">2201</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ128rrik" title='llvm::X86::VPCMPBZ128rrik' data-ref="llvm::X86::VPCMPBZ128rrik" data-ref-filename="llvm..X86..VPCMPBZ128rrik">VPCMPBZ128rrik</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUBZ128rrik" title='llvm::X86::VPCMPUBZ128rrik' data-ref="llvm::X86::VPCMPUBZ128rrik" data-ref-filename="llvm..X86..VPCMPUBZ128rrik">VPCMPUBZ128rrik</a>:</td></tr>
<tr><th id="2202">2202</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZ256rrik" title='llvm::X86::VPCMPBZ256rrik' data-ref="llvm::X86::VPCMPBZ256rrik" data-ref-filename="llvm..X86..VPCMPBZ256rrik">VPCMPBZ256rrik</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUBZ256rrik" title='llvm::X86::VPCMPUBZ256rrik' data-ref="llvm::X86::VPCMPUBZ256rrik" data-ref-filename="llvm..X86..VPCMPUBZ256rrik">VPCMPUBZ256rrik</a>:</td></tr>
<tr><th id="2203">2203</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPBZrrik" title='llvm::X86::VPCMPBZrrik' data-ref="llvm::X86::VPCMPBZrrik" data-ref-filename="llvm..X86..VPCMPBZrrik">VPCMPBZrrik</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUBZrrik" title='llvm::X86::VPCMPUBZrrik' data-ref="llvm::X86::VPCMPUBZrrik" data-ref-filename="llvm..X86..VPCMPUBZrrik">VPCMPUBZrrik</a>:</td></tr>
<tr><th id="2204">2204</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ128rrik" title='llvm::X86::VPCMPDZ128rrik' data-ref="llvm::X86::VPCMPDZ128rrik" data-ref-filename="llvm..X86..VPCMPDZ128rrik">VPCMPDZ128rrik</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUDZ128rrik" title='llvm::X86::VPCMPUDZ128rrik' data-ref="llvm::X86::VPCMPUDZ128rrik" data-ref-filename="llvm..X86..VPCMPUDZ128rrik">VPCMPUDZ128rrik</a>:</td></tr>
<tr><th id="2205">2205</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZ256rrik" title='llvm::X86::VPCMPDZ256rrik' data-ref="llvm::X86::VPCMPDZ256rrik" data-ref-filename="llvm..X86..VPCMPDZ256rrik">VPCMPDZ256rrik</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUDZ256rrik" title='llvm::X86::VPCMPUDZ256rrik' data-ref="llvm::X86::VPCMPUDZ256rrik" data-ref-filename="llvm..X86..VPCMPUDZ256rrik">VPCMPUDZ256rrik</a>:</td></tr>
<tr><th id="2206">2206</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPDZrrik" title='llvm::X86::VPCMPDZrrik' data-ref="llvm::X86::VPCMPDZrrik" data-ref-filename="llvm..X86..VPCMPDZrrik">VPCMPDZrrik</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUDZrrik" title='llvm::X86::VPCMPUDZrrik' data-ref="llvm::X86::VPCMPUDZrrik" data-ref-filename="llvm..X86..VPCMPUDZrrik">VPCMPUDZrrik</a>:</td></tr>
<tr><th id="2207">2207</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ128rrik" title='llvm::X86::VPCMPQZ128rrik' data-ref="llvm::X86::VPCMPQZ128rrik" data-ref-filename="llvm..X86..VPCMPQZ128rrik">VPCMPQZ128rrik</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUQZ128rrik" title='llvm::X86::VPCMPUQZ128rrik' data-ref="llvm::X86::VPCMPUQZ128rrik" data-ref-filename="llvm..X86..VPCMPUQZ128rrik">VPCMPUQZ128rrik</a>:</td></tr>
<tr><th id="2208">2208</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZ256rrik" title='llvm::X86::VPCMPQZ256rrik' data-ref="llvm::X86::VPCMPQZ256rrik" data-ref-filename="llvm..X86..VPCMPQZ256rrik">VPCMPQZ256rrik</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUQZ256rrik" title='llvm::X86::VPCMPUQZ256rrik' data-ref="llvm::X86::VPCMPUQZ256rrik" data-ref-filename="llvm..X86..VPCMPUQZ256rrik">VPCMPUQZ256rrik</a>:</td></tr>
<tr><th id="2209">2209</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPQZrrik" title='llvm::X86::VPCMPQZrrik' data-ref="llvm::X86::VPCMPQZrrik" data-ref-filename="llvm..X86..VPCMPQZrrik">VPCMPQZrrik</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUQZrrik" title='llvm::X86::VPCMPUQZrrik' data-ref="llvm::X86::VPCMPUQZrrik" data-ref-filename="llvm..X86..VPCMPUQZrrik">VPCMPUQZrrik</a>:</td></tr>
<tr><th id="2210">2210</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ128rrik" title='llvm::X86::VPCMPWZ128rrik' data-ref="llvm::X86::VPCMPWZ128rrik" data-ref-filename="llvm..X86..VPCMPWZ128rrik">VPCMPWZ128rrik</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUWZ128rrik" title='llvm::X86::VPCMPUWZ128rrik' data-ref="llvm::X86::VPCMPUWZ128rrik" data-ref-filename="llvm..X86..VPCMPUWZ128rrik">VPCMPUWZ128rrik</a>:</td></tr>
<tr><th id="2211">2211</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZ256rrik" title='llvm::X86::VPCMPWZ256rrik' data-ref="llvm::X86::VPCMPWZ256rrik" data-ref-filename="llvm..X86..VPCMPWZ256rrik">VPCMPWZ256rrik</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUWZ256rrik" title='llvm::X86::VPCMPUWZ256rrik' data-ref="llvm::X86::VPCMPUWZ256rrik" data-ref-filename="llvm..X86..VPCMPUWZ256rrik">VPCMPUWZ256rrik</a>:</td></tr>
<tr><th id="2212">2212</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPWZrrik" title='llvm::X86::VPCMPWZrrik' data-ref="llvm::X86::VPCMPWZrrik" data-ref-filename="llvm..X86..VPCMPWZrrik">VPCMPWZrrik</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPUWZrrik" title='llvm::X86::VPCMPUWZrrik' data-ref="llvm::X86::VPCMPUWZrrik" data-ref-filename="llvm..X86..VPCMPUWZrrik">VPCMPUWZrrik</a>: {</td></tr>
<tr><th id="2213">2213</th><td>    <i>// Flip comparison mode immediate (if necessary).</i></td></tr>
<tr><th id="2214">2214</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="227Imm" title='Imm' data-type='unsigned int' data-ref="227Imm" data-ref-filename="227Imm">Imm</dfn> = <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <var>0x7</var>;</td></tr>
<tr><th id="2215">2215</th><td>    <a class="local col7 ref" href="#227Imm" title='Imm' data-ref="227Imm" data-ref-filename="227Imm">Imm</a> = <span class="namespace">X86::</span><a class="ref fn" href="#_ZN4llvm3X8618getSwappedVPCMPImmEj" title='llvm::X86::getSwappedVPCMPImm' data-ref="_ZN4llvm3X8618getSwappedVPCMPImmEj" data-ref-filename="_ZN4llvm3X8618getSwappedVPCMPImmEj">getSwappedVPCMPImm</a>(<a class="local col7 ref" href="#227Imm" title='Imm' data-ref="227Imm" data-ref-filename="227Imm">Imm</a>);</td></tr>
<tr><th id="2216">2216</th><td>    <em>auto</em> &amp;<dfn class="local col8 decl" id="228WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="228WorkingMI" data-ref-filename="228WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2217">2217</th><td>    <a class="local col8 ref" href="#228WorkingMI" title='WorkingMI' data-ref="228WorkingMI" data-ref-filename="228WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#227Imm" title='Imm' data-ref="227Imm" data-ref-filename="227Imm">Imm</a>);</td></tr>
<tr><th id="2218">2218</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col8 ref" href="#228WorkingMI" title='WorkingMI' data-ref="228WorkingMI" data-ref-filename="228WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2219">2219</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2220">2220</th><td>  }</td></tr>
<tr><th id="2221">2221</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCOMBri" title='llvm::X86::VPCOMBri' data-ref="llvm::X86::VPCOMBri" data-ref-filename="llvm..X86..VPCOMBri">VPCOMBri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCOMUBri" title='llvm::X86::VPCOMUBri' data-ref="llvm::X86::VPCOMUBri" data-ref-filename="llvm..X86..VPCOMUBri">VPCOMUBri</a>:</td></tr>
<tr><th id="2222">2222</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCOMDri" title='llvm::X86::VPCOMDri' data-ref="llvm::X86::VPCOMDri" data-ref-filename="llvm..X86..VPCOMDri">VPCOMDri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCOMUDri" title='llvm::X86::VPCOMUDri' data-ref="llvm::X86::VPCOMUDri" data-ref-filename="llvm..X86..VPCOMUDri">VPCOMUDri</a>:</td></tr>
<tr><th id="2223">2223</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCOMQri" title='llvm::X86::VPCOMQri' data-ref="llvm::X86::VPCOMQri" data-ref-filename="llvm..X86..VPCOMQri">VPCOMQri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCOMUQri" title='llvm::X86::VPCOMUQri' data-ref="llvm::X86::VPCOMUQri" data-ref-filename="llvm..X86..VPCOMUQri">VPCOMUQri</a>:</td></tr>
<tr><th id="2224">2224</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCOMWri" title='llvm::X86::VPCOMWri' data-ref="llvm::X86::VPCOMWri" data-ref-filename="llvm..X86..VPCOMWri">VPCOMWri</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCOMUWri" title='llvm::X86::VPCOMUWri' data-ref="llvm::X86::VPCOMUWri" data-ref-filename="llvm..X86..VPCOMUWri">VPCOMUWri</a>: {</td></tr>
<tr><th id="2225">2225</th><td>    <i>// Flip comparison mode immediate (if necessary).</i></td></tr>
<tr><th id="2226">2226</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="229Imm" title='Imm' data-type='unsigned int' data-ref="229Imm" data-ref-filename="229Imm">Imm</dfn> = <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <var>0x7</var>;</td></tr>
<tr><th id="2227">2227</th><td>    <a class="local col9 ref" href="#229Imm" title='Imm' data-ref="229Imm" data-ref-filename="229Imm">Imm</a> = <span class="namespace">X86::</span><a class="ref fn" href="#_ZN4llvm3X8618getSwappedVPCOMImmEj" title='llvm::X86::getSwappedVPCOMImm' data-ref="_ZN4llvm3X8618getSwappedVPCOMImmEj" data-ref-filename="_ZN4llvm3X8618getSwappedVPCOMImmEj">getSwappedVPCOMImm</a>(<a class="local col9 ref" href="#229Imm" title='Imm' data-ref="229Imm" data-ref-filename="229Imm">Imm</a>);</td></tr>
<tr><th id="2228">2228</th><td>    <em>auto</em> &amp;<dfn class="local col0 decl" id="230WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="230WorkingMI" data-ref-filename="230WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2229">2229</th><td>    <a class="local col0 ref" href="#230WorkingMI" title='WorkingMI' data-ref="230WorkingMI" data-ref-filename="230WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#229Imm" title='Imm' data-ref="229Imm" data-ref-filename="229Imm">Imm</a>);</td></tr>
<tr><th id="2230">2230</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col0 ref" href="#230WorkingMI" title='WorkingMI' data-ref="230WorkingMI" data-ref-filename="230WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2231">2231</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2232">2232</th><td>  }</td></tr>
<tr><th id="2233">2233</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSDZrr" title='llvm::X86::VCMPSDZrr' data-ref="llvm::X86::VCMPSDZrr" data-ref-filename="llvm..X86..VCMPSDZrr">VCMPSDZrr</a>:</td></tr>
<tr><th id="2234">2234</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSSZrr" title='llvm::X86::VCMPSSZrr' data-ref="llvm::X86::VCMPSSZrr" data-ref-filename="llvm..X86..VCMPSSZrr">VCMPSSZrr</a>:</td></tr>
<tr><th id="2235">2235</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZrri" title='llvm::X86::VCMPPDZrri' data-ref="llvm::X86::VCMPPDZrri" data-ref-filename="llvm..X86..VCMPPDZrri">VCMPPDZrri</a>:</td></tr>
<tr><th id="2236">2236</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZrri" title='llvm::X86::VCMPPSZrri' data-ref="llvm::X86::VCMPPSZrri" data-ref-filename="llvm..X86..VCMPPSZrri">VCMPPSZrri</a>:</td></tr>
<tr><th id="2237">2237</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZ128rri" title='llvm::X86::VCMPPDZ128rri' data-ref="llvm::X86::VCMPPDZ128rri" data-ref-filename="llvm..X86..VCMPPDZ128rri">VCMPPDZ128rri</a>:</td></tr>
<tr><th id="2238">2238</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZ128rri" title='llvm::X86::VCMPPSZ128rri' data-ref="llvm::X86::VCMPPSZ128rri" data-ref-filename="llvm..X86..VCMPPSZ128rri">VCMPPSZ128rri</a>:</td></tr>
<tr><th id="2239">2239</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZ256rri" title='llvm::X86::VCMPPDZ256rri' data-ref="llvm::X86::VCMPPDZ256rri" data-ref-filename="llvm..X86..VCMPPDZ256rri">VCMPPDZ256rri</a>:</td></tr>
<tr><th id="2240">2240</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZ256rri" title='llvm::X86::VCMPPSZ256rri' data-ref="llvm::X86::VCMPPSZ256rri" data-ref-filename="llvm..X86..VCMPPSZ256rri">VCMPPSZ256rri</a>:</td></tr>
<tr><th id="2241">2241</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZrrik" title='llvm::X86::VCMPPDZrrik' data-ref="llvm::X86::VCMPPDZrrik" data-ref-filename="llvm..X86..VCMPPDZrrik">VCMPPDZrrik</a>:</td></tr>
<tr><th id="2242">2242</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZrrik" title='llvm::X86::VCMPPSZrrik' data-ref="llvm::X86::VCMPPSZrrik" data-ref-filename="llvm..X86..VCMPPSZrrik">VCMPPSZrrik</a>:</td></tr>
<tr><th id="2243">2243</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZ128rrik" title='llvm::X86::VCMPPDZ128rrik' data-ref="llvm::X86::VCMPPDZ128rrik" data-ref-filename="llvm..X86..VCMPPDZ128rrik">VCMPPDZ128rrik</a>:</td></tr>
<tr><th id="2244">2244</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZ128rrik" title='llvm::X86::VCMPPSZ128rrik' data-ref="llvm::X86::VCMPPSZ128rrik" data-ref-filename="llvm..X86..VCMPPSZ128rrik">VCMPPSZ128rrik</a>:</td></tr>
<tr><th id="2245">2245</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZ256rrik" title='llvm::X86::VCMPPDZ256rrik' data-ref="llvm::X86::VCMPPDZ256rrik" data-ref-filename="llvm..X86..VCMPPDZ256rrik">VCMPPDZ256rrik</a>:</td></tr>
<tr><th id="2246">2246</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZ256rrik" title='llvm::X86::VCMPPSZ256rrik' data-ref="llvm::X86::VCMPPSZ256rrik" data-ref-filename="llvm..X86..VCMPPSZ256rrik">VCMPPSZ256rrik</a>: {</td></tr>
<tr><th id="2247">2247</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="231Imm" title='Imm' data-type='unsigned int' data-ref="231Imm" data-ref-filename="231Imm">Imm</dfn> =</td></tr>
<tr><th id="2248">2248</th><td>                <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <var>0x1f</var>;</td></tr>
<tr><th id="2249">2249</th><td>    <a class="local col1 ref" href="#231Imm" title='Imm' data-ref="231Imm" data-ref-filename="231Imm">Imm</a> = <span class="namespace">X86::</span><a class="ref fn" href="#_ZN4llvm3X8617getSwappedVCMPImmEj" title='llvm::X86::getSwappedVCMPImm' data-ref="_ZN4llvm3X8617getSwappedVCMPImmEj" data-ref-filename="_ZN4llvm3X8617getSwappedVCMPImmEj">getSwappedVCMPImm</a>(<a class="local col1 ref" href="#231Imm" title='Imm' data-ref="231Imm" data-ref-filename="231Imm">Imm</a>);</td></tr>
<tr><th id="2250">2250</th><td>    <em>auto</em> &amp;<dfn class="local col2 decl" id="232WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="232WorkingMI" data-ref-filename="232WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2251">2251</th><td>    <a class="local col2 ref" href="#232WorkingMI" title='WorkingMI' data-ref="232WorkingMI" data-ref-filename="232WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#231Imm" title='Imm' data-ref="231Imm" data-ref-filename="231Imm">Imm</a>);</td></tr>
<tr><th id="2252">2252</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col2 ref" href="#232WorkingMI" title='WorkingMI' data-ref="232WorkingMI" data-ref-filename="232WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2253">2253</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2254">2254</th><td>  }</td></tr>
<tr><th id="2255">2255</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERM2F128rr" title='llvm::X86::VPERM2F128rr' data-ref="llvm::X86::VPERM2F128rr" data-ref-filename="llvm..X86..VPERM2F128rr">VPERM2F128rr</a>:</td></tr>
<tr><th id="2256">2256</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERM2I128rr" title='llvm::X86::VPERM2I128rr' data-ref="llvm::X86::VPERM2I128rr" data-ref-filename="llvm..X86..VPERM2I128rr">VPERM2I128rr</a>: {</td></tr>
<tr><th id="2257">2257</th><td>    <i>// Flip permute source immediate.</i></td></tr>
<tr><th id="2258">2258</th><td><i>    // Imm &amp; 0x02: lo = if set, select Op1.lo/hi else Op0.lo/hi.</i></td></tr>
<tr><th id="2259">2259</th><td><i>    // Imm &amp; 0x20: hi = if set, select Op1.lo/hi else Op0.lo/hi.</i></td></tr>
<tr><th id="2260">2260</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t" data-ref-filename="int8_t">int8_t</a> <dfn class="local col3 decl" id="233Imm" title='Imm' data-type='int8_t' data-ref="233Imm" data-ref-filename="233Imm">Imm</dfn> = <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <var>0xFF</var>;</td></tr>
<tr><th id="2261">2261</th><td>    <em>auto</em> &amp;<dfn class="local col4 decl" id="234WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="234WorkingMI" data-ref-filename="234WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2262">2262</th><td>    <a class="local col4 ref" href="#234WorkingMI" title='WorkingMI' data-ref="234WorkingMI" data-ref-filename="234WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#233Imm" title='Imm' data-ref="233Imm" data-ref-filename="233Imm">Imm</a> ^ <var>0x22</var>);</td></tr>
<tr><th id="2263">2263</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col4 ref" href="#234WorkingMI" title='WorkingMI' data-ref="234WorkingMI" data-ref-filename="234WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2264">2264</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2265">2265</th><td>  }</td></tr>
<tr><th id="2266">2266</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHLPSrr" title='llvm::X86::MOVHLPSrr' data-ref="llvm::X86::MOVHLPSrr" data-ref-filename="llvm..X86..MOVHLPSrr">MOVHLPSrr</a>:</td></tr>
<tr><th id="2267">2267</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPDrr" title='llvm::X86::UNPCKHPDrr' data-ref="llvm::X86::UNPCKHPDrr" data-ref-filename="llvm..X86..UNPCKHPDrr">UNPCKHPDrr</a>:</td></tr>
<tr><th id="2268">2268</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSrr" title='llvm::X86::VMOVHLPSrr' data-ref="llvm::X86::VMOVHLPSrr" data-ref-filename="llvm..X86..VMOVHLPSrr">VMOVHLPSrr</a>:</td></tr>
<tr><th id="2269">2269</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDrr" title='llvm::X86::VUNPCKHPDrr' data-ref="llvm::X86::VUNPCKHPDrr" data-ref-filename="llvm..X86..VUNPCKHPDrr">VUNPCKHPDrr</a>:</td></tr>
<tr><th id="2270">2270</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSZrr" title='llvm::X86::VMOVHLPSZrr' data-ref="llvm::X86::VMOVHLPSZrr" data-ref-filename="llvm..X86..VMOVHLPSZrr">VMOVHLPSZrr</a>:</td></tr>
<tr><th id="2271">2271</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ128rr" title='llvm::X86::VUNPCKHPDZ128rr' data-ref="llvm::X86::VUNPCKHPDZ128rr" data-ref-filename="llvm..X86..VUNPCKHPDZ128rr">VUNPCKHPDZ128rr</a>: {</td></tr>
<tr><th id="2272">2272</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasSSE2() &amp;&amp; <q>"Commuting MOVHLP/UNPCKHPD requires SSE2!"</q>);</td></tr>
<tr><th id="2273">2273</th><td></td></tr>
<tr><th id="2274">2274</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="235Opc" title='Opc' data-type='unsigned int' data-ref="235Opc" data-ref-filename="235Opc">Opc</dfn> = <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2275">2275</th><td>    <b>switch</b> (<a class="local col5 ref" href="#235Opc" title='Opc' data-ref="235Opc" data-ref-filename="235Opc">Opc</a>) {</td></tr>
<tr><th id="2276">2276</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="2277">2277</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHLPSrr" title='llvm::X86::MOVHLPSrr' data-ref="llvm::X86::MOVHLPSrr" data-ref-filename="llvm..X86..MOVHLPSrr">MOVHLPSrr</a>:       <a class="local col5 ref" href="#235Opc" title='Opc' data-ref="235Opc" data-ref-filename="235Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPDrr" title='llvm::X86::UNPCKHPDrr' data-ref="llvm::X86::UNPCKHPDrr" data-ref-filename="llvm..X86..UNPCKHPDrr">UNPCKHPDrr</a>;      <b>break</b>;</td></tr>
<tr><th id="2278">2278</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPDrr" title='llvm::X86::UNPCKHPDrr' data-ref="llvm::X86::UNPCKHPDrr" data-ref-filename="llvm..X86..UNPCKHPDrr">UNPCKHPDrr</a>:      <a class="local col5 ref" href="#235Opc" title='Opc' data-ref="235Opc" data-ref-filename="235Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHLPSrr" title='llvm::X86::MOVHLPSrr' data-ref="llvm::X86::MOVHLPSrr" data-ref-filename="llvm..X86..MOVHLPSrr">MOVHLPSrr</a>;       <b>break</b>;</td></tr>
<tr><th id="2279">2279</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSrr" title='llvm::X86::VMOVHLPSrr' data-ref="llvm::X86::VMOVHLPSrr" data-ref-filename="llvm..X86..VMOVHLPSrr">VMOVHLPSrr</a>:      <a class="local col5 ref" href="#235Opc" title='Opc' data-ref="235Opc" data-ref-filename="235Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDrr" title='llvm::X86::VUNPCKHPDrr' data-ref="llvm::X86::VUNPCKHPDrr" data-ref-filename="llvm..X86..VUNPCKHPDrr">VUNPCKHPDrr</a>;     <b>break</b>;</td></tr>
<tr><th id="2280">2280</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDrr" title='llvm::X86::VUNPCKHPDrr' data-ref="llvm::X86::VUNPCKHPDrr" data-ref-filename="llvm..X86..VUNPCKHPDrr">VUNPCKHPDrr</a>:     <a class="local col5 ref" href="#235Opc" title='Opc' data-ref="235Opc" data-ref-filename="235Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSrr" title='llvm::X86::VMOVHLPSrr' data-ref="llvm::X86::VMOVHLPSrr" data-ref-filename="llvm..X86..VMOVHLPSrr">VMOVHLPSrr</a>;      <b>break</b>;</td></tr>
<tr><th id="2281">2281</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSZrr" title='llvm::X86::VMOVHLPSZrr' data-ref="llvm::X86::VMOVHLPSZrr" data-ref-filename="llvm..X86..VMOVHLPSZrr">VMOVHLPSZrr</a>:     <a class="local col5 ref" href="#235Opc" title='Opc' data-ref="235Opc" data-ref-filename="235Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ128rr" title='llvm::X86::VUNPCKHPDZ128rr' data-ref="llvm::X86::VUNPCKHPDZ128rr" data-ref-filename="llvm..X86..VUNPCKHPDZ128rr">VUNPCKHPDZ128rr</a>; <b>break</b>;</td></tr>
<tr><th id="2282">2282</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ128rr" title='llvm::X86::VUNPCKHPDZ128rr' data-ref="llvm::X86::VUNPCKHPDZ128rr" data-ref-filename="llvm..X86..VUNPCKHPDZ128rr">VUNPCKHPDZ128rr</a>: <a class="local col5 ref" href="#235Opc" title='Opc' data-ref="235Opc" data-ref-filename="235Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSZrr" title='llvm::X86::VMOVHLPSZrr' data-ref="llvm::X86::VMOVHLPSZrr" data-ref-filename="llvm..X86..VMOVHLPSZrr">VMOVHLPSZrr</a>;     <b>break</b>;</td></tr>
<tr><th id="2283">2283</th><td>    }</td></tr>
<tr><th id="2284">2284</th><td>    <em>auto</em> &amp;<dfn class="local col6 decl" id="236WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="236WorkingMI" data-ref-filename="236WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2285">2285</th><td>    <a class="local col6 ref" href="#236WorkingMI" title='WorkingMI' data-ref="236WorkingMI" data-ref-filename="236WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#235Opc" title='Opc' data-ref="235Opc" data-ref-filename="235Opc">Opc</a>));</td></tr>
<tr><th id="2286">2286</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col6 ref" href="#236WorkingMI" title='WorkingMI' data-ref="236WorkingMI" data-ref-filename="236WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2287">2287</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2288">2288</th><td>  }</td></tr>
<tr><th id="2289">2289</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV16rr" title='llvm::X86::CMOV16rr' data-ref="llvm::X86::CMOV16rr" data-ref-filename="llvm..X86..CMOV16rr">CMOV16rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV32rr" title='llvm::X86::CMOV32rr' data-ref="llvm::X86::CMOV32rr" data-ref-filename="llvm..X86..CMOV32rr">CMOV32rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV64rr" title='llvm::X86::CMOV64rr' data-ref="llvm::X86::CMOV64rr" data-ref-filename="llvm..X86..CMOV64rr">CMOV64rr</a>: {</td></tr>
<tr><th id="2290">2290</th><td>    <em>auto</em> &amp;<dfn class="local col7 decl" id="237WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="237WorkingMI" data-ref-filename="237WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2291">2291</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="238OpNo" title='OpNo' data-type='unsigned int' data-ref="238OpNo" data-ref-filename="238OpNo">OpNo</dfn> = <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>1</var>;</td></tr>
<tr><th id="2292">2292</th><td>    <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col9 decl" id="239CC" title='CC' data-type='X86::CondCode' data-ref="239CC" data-ref-filename="239CC">CC</dfn> = <b>static_cast</b>&lt;<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a>&gt;(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#238OpNo" title='OpNo' data-ref="238OpNo" data-ref-filename="238OpNo">OpNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2293">2293</th><td>    <a class="local col7 ref" href="#237WorkingMI" title='WorkingMI' data-ref="237WorkingMI" data-ref-filename="237WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#238OpNo" title='OpNo' data-ref="238OpNo" data-ref-filename="238OpNo">OpNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">X86::</span><a class="ref fn" href="#_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" title='llvm::X86::GetOppositeBranchCondition' data-ref="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" data-ref-filename="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE">GetOppositeBranchCondition</a>(<a class="local col9 ref" href="#239CC" title='CC' data-ref="239CC" data-ref-filename="239CC">CC</a>));</td></tr>
<tr><th id="2294">2294</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col7 ref" href="#237WorkingMI" title='WorkingMI' data-ref="237WorkingMI" data-ref-filename="237WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2295">2295</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2296">2296</th><td>  }</td></tr>
<tr><th id="2297">2297</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrri" title='llvm::X86::VPTERNLOGDZrri' data-ref="llvm::X86::VPTERNLOGDZrri" data-ref-filename="llvm..X86..VPTERNLOGDZrri">VPTERNLOGDZrri</a>:      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrmi" title='llvm::X86::VPTERNLOGDZrmi' data-ref="llvm::X86::VPTERNLOGDZrmi" data-ref-filename="llvm..X86..VPTERNLOGDZrmi">VPTERNLOGDZrmi</a>:</td></tr>
<tr><th id="2298">2298</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rri" title='llvm::X86::VPTERNLOGDZ128rri' data-ref="llvm::X86::VPTERNLOGDZ128rri" data-ref-filename="llvm..X86..VPTERNLOGDZ128rri">VPTERNLOGDZ128rri</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rmi" title='llvm::X86::VPTERNLOGDZ128rmi' data-ref="llvm::X86::VPTERNLOGDZ128rmi" data-ref-filename="llvm..X86..VPTERNLOGDZ128rmi">VPTERNLOGDZ128rmi</a>:</td></tr>
<tr><th id="2299">2299</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rri" title='llvm::X86::VPTERNLOGDZ256rri' data-ref="llvm::X86::VPTERNLOGDZ256rri" data-ref-filename="llvm..X86..VPTERNLOGDZ256rri">VPTERNLOGDZ256rri</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rmi" title='llvm::X86::VPTERNLOGDZ256rmi' data-ref="llvm::X86::VPTERNLOGDZ256rmi" data-ref-filename="llvm..X86..VPTERNLOGDZ256rmi">VPTERNLOGDZ256rmi</a>:</td></tr>
<tr><th id="2300">2300</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrri" title='llvm::X86::VPTERNLOGQZrri' data-ref="llvm::X86::VPTERNLOGQZrri" data-ref-filename="llvm..X86..VPTERNLOGQZrri">VPTERNLOGQZrri</a>:      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrmi" title='llvm::X86::VPTERNLOGQZrmi' data-ref="llvm::X86::VPTERNLOGQZrmi" data-ref-filename="llvm..X86..VPTERNLOGQZrmi">VPTERNLOGQZrmi</a>:</td></tr>
<tr><th id="2301">2301</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rri" title='llvm::X86::VPTERNLOGQZ128rri' data-ref="llvm::X86::VPTERNLOGQZ128rri" data-ref-filename="llvm..X86..VPTERNLOGQZ128rri">VPTERNLOGQZ128rri</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rmi" title='llvm::X86::VPTERNLOGQZ128rmi' data-ref="llvm::X86::VPTERNLOGQZ128rmi" data-ref-filename="llvm..X86..VPTERNLOGQZ128rmi">VPTERNLOGQZ128rmi</a>:</td></tr>
<tr><th id="2302">2302</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rri" title='llvm::X86::VPTERNLOGQZ256rri' data-ref="llvm::X86::VPTERNLOGQZ256rri" data-ref-filename="llvm..X86..VPTERNLOGQZ256rri">VPTERNLOGQZ256rri</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rmi" title='llvm::X86::VPTERNLOGQZ256rmi' data-ref="llvm::X86::VPTERNLOGQZ256rmi" data-ref-filename="llvm..X86..VPTERNLOGQZ256rmi">VPTERNLOGQZ256rmi</a>:</td></tr>
<tr><th id="2303">2303</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrrik" title='llvm::X86::VPTERNLOGDZrrik' data-ref="llvm::X86::VPTERNLOGDZrrik" data-ref-filename="llvm..X86..VPTERNLOGDZrrik">VPTERNLOGDZrrik</a>:</td></tr>
<tr><th id="2304">2304</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rrik" title='llvm::X86::VPTERNLOGDZ128rrik' data-ref="llvm::X86::VPTERNLOGDZ128rrik" data-ref-filename="llvm..X86..VPTERNLOGDZ128rrik">VPTERNLOGDZ128rrik</a>:</td></tr>
<tr><th id="2305">2305</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rrik" title='llvm::X86::VPTERNLOGDZ256rrik' data-ref="llvm::X86::VPTERNLOGDZ256rrik" data-ref-filename="llvm..X86..VPTERNLOGDZ256rrik">VPTERNLOGDZ256rrik</a>:</td></tr>
<tr><th id="2306">2306</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrrik" title='llvm::X86::VPTERNLOGQZrrik' data-ref="llvm::X86::VPTERNLOGQZrrik" data-ref-filename="llvm..X86..VPTERNLOGQZrrik">VPTERNLOGQZrrik</a>:</td></tr>
<tr><th id="2307">2307</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rrik" title='llvm::X86::VPTERNLOGQZ128rrik' data-ref="llvm::X86::VPTERNLOGQZ128rrik" data-ref-filename="llvm..X86..VPTERNLOGQZ128rrik">VPTERNLOGQZ128rrik</a>:</td></tr>
<tr><th id="2308">2308</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rrik" title='llvm::X86::VPTERNLOGQZ256rrik' data-ref="llvm::X86::VPTERNLOGQZ256rrik" data-ref-filename="llvm..X86..VPTERNLOGQZ256rrik">VPTERNLOGQZ256rrik</a>:</td></tr>
<tr><th id="2309">2309</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrrikz" title='llvm::X86::VPTERNLOGDZrrikz' data-ref="llvm::X86::VPTERNLOGDZrrikz" data-ref-filename="llvm..X86..VPTERNLOGDZrrikz">VPTERNLOGDZrrikz</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrmikz" title='llvm::X86::VPTERNLOGDZrmikz' data-ref="llvm::X86::VPTERNLOGDZrmikz" data-ref-filename="llvm..X86..VPTERNLOGDZrmikz">VPTERNLOGDZrmikz</a>:</td></tr>
<tr><th id="2310">2310</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rrikz" title='llvm::X86::VPTERNLOGDZ128rrikz' data-ref="llvm::X86::VPTERNLOGDZ128rrikz" data-ref-filename="llvm..X86..VPTERNLOGDZ128rrikz">VPTERNLOGDZ128rrikz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rmikz" title='llvm::X86::VPTERNLOGDZ128rmikz' data-ref="llvm::X86::VPTERNLOGDZ128rmikz" data-ref-filename="llvm..X86..VPTERNLOGDZ128rmikz">VPTERNLOGDZ128rmikz</a>:</td></tr>
<tr><th id="2311">2311</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rrikz" title='llvm::X86::VPTERNLOGDZ256rrikz' data-ref="llvm::X86::VPTERNLOGDZ256rrikz" data-ref-filename="llvm..X86..VPTERNLOGDZ256rrikz">VPTERNLOGDZ256rrikz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rmikz" title='llvm::X86::VPTERNLOGDZ256rmikz' data-ref="llvm::X86::VPTERNLOGDZ256rmikz" data-ref-filename="llvm..X86..VPTERNLOGDZ256rmikz">VPTERNLOGDZ256rmikz</a>:</td></tr>
<tr><th id="2312">2312</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrrikz" title='llvm::X86::VPTERNLOGQZrrikz' data-ref="llvm::X86::VPTERNLOGQZrrikz" data-ref-filename="llvm..X86..VPTERNLOGQZrrikz">VPTERNLOGQZrrikz</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrmikz" title='llvm::X86::VPTERNLOGQZrmikz' data-ref="llvm::X86::VPTERNLOGQZrmikz" data-ref-filename="llvm..X86..VPTERNLOGQZrmikz">VPTERNLOGQZrmikz</a>:</td></tr>
<tr><th id="2313">2313</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rrikz" title='llvm::X86::VPTERNLOGQZ128rrikz' data-ref="llvm::X86::VPTERNLOGQZ128rrikz" data-ref-filename="llvm..X86..VPTERNLOGQZ128rrikz">VPTERNLOGQZ128rrikz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rmikz" title='llvm::X86::VPTERNLOGQZ128rmikz' data-ref="llvm::X86::VPTERNLOGQZ128rmikz" data-ref-filename="llvm..X86..VPTERNLOGQZ128rmikz">VPTERNLOGQZ128rmikz</a>:</td></tr>
<tr><th id="2314">2314</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rrikz" title='llvm::X86::VPTERNLOGQZ256rrikz' data-ref="llvm::X86::VPTERNLOGQZ256rrikz" data-ref-filename="llvm..X86..VPTERNLOGQZ256rrikz">VPTERNLOGQZ256rrikz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rmikz" title='llvm::X86::VPTERNLOGQZ256rmikz' data-ref="llvm::X86::VPTERNLOGQZ256rmikz" data-ref-filename="llvm..X86..VPTERNLOGQZ256rmikz">VPTERNLOGQZ256rmikz</a>:</td></tr>
<tr><th id="2315">2315</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rmbi" title='llvm::X86::VPTERNLOGDZ128rmbi' data-ref="llvm::X86::VPTERNLOGDZ128rmbi" data-ref-filename="llvm..X86..VPTERNLOGDZ128rmbi">VPTERNLOGDZ128rmbi</a>:</td></tr>
<tr><th id="2316">2316</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rmbi" title='llvm::X86::VPTERNLOGDZ256rmbi' data-ref="llvm::X86::VPTERNLOGDZ256rmbi" data-ref-filename="llvm..X86..VPTERNLOGDZ256rmbi">VPTERNLOGDZ256rmbi</a>:</td></tr>
<tr><th id="2317">2317</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrmbi" title='llvm::X86::VPTERNLOGDZrmbi' data-ref="llvm::X86::VPTERNLOGDZrmbi" data-ref-filename="llvm..X86..VPTERNLOGDZrmbi">VPTERNLOGDZrmbi</a>:</td></tr>
<tr><th id="2318">2318</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rmbi" title='llvm::X86::VPTERNLOGQZ128rmbi' data-ref="llvm::X86::VPTERNLOGQZ128rmbi" data-ref-filename="llvm..X86..VPTERNLOGQZ128rmbi">VPTERNLOGQZ128rmbi</a>:</td></tr>
<tr><th id="2319">2319</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rmbi" title='llvm::X86::VPTERNLOGQZ256rmbi' data-ref="llvm::X86::VPTERNLOGQZ256rmbi" data-ref-filename="llvm..X86..VPTERNLOGQZ256rmbi">VPTERNLOGQZ256rmbi</a>:</td></tr>
<tr><th id="2320">2320</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrmbi" title='llvm::X86::VPTERNLOGQZrmbi' data-ref="llvm::X86::VPTERNLOGQZrmbi" data-ref-filename="llvm..X86..VPTERNLOGQZrmbi">VPTERNLOGQZrmbi</a>:</td></tr>
<tr><th id="2321">2321</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rmbikz" title='llvm::X86::VPTERNLOGDZ128rmbikz' data-ref="llvm::X86::VPTERNLOGDZ128rmbikz" data-ref-filename="llvm..X86..VPTERNLOGDZ128rmbikz">VPTERNLOGDZ128rmbikz</a>:</td></tr>
<tr><th id="2322">2322</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rmbikz" title='llvm::X86::VPTERNLOGDZ256rmbikz' data-ref="llvm::X86::VPTERNLOGDZ256rmbikz" data-ref-filename="llvm..X86..VPTERNLOGDZ256rmbikz">VPTERNLOGDZ256rmbikz</a>:</td></tr>
<tr><th id="2323">2323</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrmbikz" title='llvm::X86::VPTERNLOGDZrmbikz' data-ref="llvm::X86::VPTERNLOGDZrmbikz" data-ref-filename="llvm..X86..VPTERNLOGDZrmbikz">VPTERNLOGDZrmbikz</a>:</td></tr>
<tr><th id="2324">2324</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rmbikz" title='llvm::X86::VPTERNLOGQZ128rmbikz' data-ref="llvm::X86::VPTERNLOGQZ128rmbikz" data-ref-filename="llvm..X86..VPTERNLOGQZ128rmbikz">VPTERNLOGQZ128rmbikz</a>:</td></tr>
<tr><th id="2325">2325</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rmbikz" title='llvm::X86::VPTERNLOGQZ256rmbikz' data-ref="llvm::X86::VPTERNLOGQZ256rmbikz" data-ref-filename="llvm..X86..VPTERNLOGQZ256rmbikz">VPTERNLOGQZ256rmbikz</a>:</td></tr>
<tr><th id="2326">2326</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrmbikz" title='llvm::X86::VPTERNLOGQZrmbikz' data-ref="llvm::X86::VPTERNLOGQZrmbikz" data-ref-filename="llvm..X86..VPTERNLOGQZrmbikz">VPTERNLOGQZrmbikz</a>: {</td></tr>
<tr><th id="2327">2327</th><td>    <em>auto</em> &amp;<dfn class="local col0 decl" id="240WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="240WorkingMI" data-ref-filename="240WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2328">2328</th><td>    <a class="tu ref fn" href="#_ZL16commuteVPTERNLOGRN4llvm12MachineInstrEjj" title='commuteVPTERNLOG' data-use='c' data-ref="_ZL16commuteVPTERNLOGRN4llvm12MachineInstrEjj" data-ref-filename="_ZL16commuteVPTERNLOGRN4llvm12MachineInstrEjj">commuteVPTERNLOG</a>(<span class='refarg'><a class="local col0 ref" href="#240WorkingMI" title='WorkingMI' data-ref="240WorkingMI" data-ref-filename="240WorkingMI">WorkingMI</a></span>, <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2329">2329</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col0 ref" href="#240WorkingMI" title='WorkingMI' data-ref="240WorkingMI" data-ref-filename="240WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2330">2330</th><td>                                                   <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2331">2331</th><td>  }</td></tr>
<tr><th id="2332">2332</th><td>  <b>default</b>: {</td></tr>
<tr><th id="2333">2333</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL30isCommutableVPERMV3Instructionj" title='isCommutableVPERMV3Instruction' data-use='c' data-ref="_ZL30isCommutableVPERMV3Instructionj" data-ref-filename="_ZL30isCommutableVPERMV3Instructionj">isCommutableVPERMV3Instruction</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="2334">2334</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="241Opc" title='Opc' data-type='unsigned int' data-ref="241Opc" data-ref-filename="241Opc">Opc</dfn> = <a class="tu ref fn" href="#_ZL24getCommutedVPERMV3Opcodej" title='getCommutedVPERMV3Opcode' data-use='c' data-ref="_ZL24getCommutedVPERMV3Opcodej" data-ref-filename="_ZL24getCommutedVPERMV3Opcodej">getCommutedVPERMV3Opcode</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="2335">2335</th><td>      <em>auto</em> &amp;<dfn class="local col2 decl" id="242WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="242WorkingMI" data-ref-filename="242WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2336">2336</th><td>      <a class="local col2 ref" href="#242WorkingMI" title='WorkingMI' data-ref="242WorkingMI" data-ref-filename="242WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#241Opc" title='Opc' data-ref="241Opc" data-ref-filename="241Opc">Opc</a>));</td></tr>
<tr><th id="2337">2337</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col2 ref" href="#242WorkingMI" title='WorkingMI' data-ref="242WorkingMI" data-ref-filename="242WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2338">2338</th><td>                                                     <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2339">2339</th><td>    }</td></tr>
<tr><th id="2340">2340</th><td></td></tr>
<tr><th id="2341">2341</th><td>    <em>const</em> <a class="type" href="X86InstrFMA3Info.h.html#llvm::X86InstrFMA3Group" title='llvm::X86InstrFMA3Group' data-ref="llvm::X86InstrFMA3Group" data-ref-filename="llvm..X86InstrFMA3Group">X86InstrFMA3Group</a> *<dfn class="local col3 decl" id="243FMA3Group" title='FMA3Group' data-type='const llvm::X86InstrFMA3Group *' data-ref="243FMA3Group" data-ref-filename="243FMA3Group">FMA3Group</dfn> = <a class="ref fn" href="X86InstrFMA3Info.h.html#_ZN4llvm12getFMA3GroupEjm" title='llvm::getFMA3Group' data-ref="_ZN4llvm12getFMA3GroupEjm" data-ref-filename="_ZN4llvm12getFMA3GroupEjm">getFMA3Group</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="2342">2342</th><td>                                                      <a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>);</td></tr>
<tr><th id="2343">2343</th><td>    <b>if</b> (<a class="local col3 ref" href="#243FMA3Group" title='FMA3Group' data-ref="243FMA3Group" data-ref-filename="243FMA3Group">FMA3Group</a>) {</td></tr>
<tr><th id="2344">2344</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="244Opc" title='Opc' data-type='unsigned int' data-ref="244Opc" data-ref-filename="244Opc">Opc</dfn> =</td></tr>
<tr><th id="2345">2345</th><td>        <a class="member fn" href="#_ZNK4llvm12X86InstrInfo30getFMA3OpcodeToCommuteOperandsERKNS_12MachineInstrEjjRKNS_17X86InstrFMA3GroupE" title='llvm::X86InstrInfo::getFMA3OpcodeToCommuteOperands' data-ref="_ZNK4llvm12X86InstrInfo30getFMA3OpcodeToCommuteOperandsERKNS_12MachineInstrEjjRKNS_17X86InstrFMA3GroupE" data-ref-filename="_ZNK4llvm12X86InstrInfo30getFMA3OpcodeToCommuteOperandsERKNS_12MachineInstrEjjRKNS_17X86InstrFMA3GroupE">getFMA3OpcodeToCommuteOperands</a>(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>, <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>, *<a class="local col3 ref" href="#243FMA3Group" title='FMA3Group' data-ref="243FMA3Group" data-ref-filename="243FMA3Group">FMA3Group</a>);</td></tr>
<tr><th id="2346">2346</th><td>      <em>auto</em> &amp;<dfn class="local col5 decl" id="245WorkingMI" title='WorkingMI' data-type='llvm::MachineInstr &amp;' data-ref="245WorkingMI" data-ref-filename="245WorkingMI">WorkingMI</dfn> = <a class="local col7 ref" href="#197cloneIfNew" title='cloneIfNew' data-ref="197cloneIfNew" data-ref-filename="197cloneIfNew">cloneIfNew</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" title='llvm::X86InstrInfo::commuteInstructionImpl(llvm::MachineInstr &amp;, bool, unsigned int, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_" data-ref-filename="_ZZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjjENK3$_0clES2_">(<a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a>)</a>;</td></tr>
<tr><th id="2347">2347</th><td>      <a class="local col5 ref" href="#245WorkingMI" title='WorkingMI' data-ref="245WorkingMI" data-ref-filename="245WorkingMI">WorkingMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#244Opc" title='Opc' data-ref="244Opc" data-ref-filename="244Opc">Opc</a>));</td></tr>
<tr><th id="2348">2348</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col5 ref" href="#245WorkingMI" title='WorkingMI' data-ref="245WorkingMI" data-ref-filename="245WorkingMI">WorkingMI</a></span>, <i>/*NewMI=*/</i><b>false</b>,</td></tr>
<tr><th id="2349">2349</th><td>                                                     <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2350">2350</th><td>    }</td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col3 ref" href="#193MI" title='MI' data-ref="193MI" data-ref-filename="193MI">MI</a></span>, <a class="local col4 ref" href="#194NewMI" title='NewMI' data-ref="194NewMI" data-ref-filename="194NewMI">NewMI</a>, <a class="local col5 ref" href="#195OpIdx1" title='OpIdx1' data-ref="195OpIdx1" data-ref-filename="195OpIdx1">OpIdx1</a>, <a class="local col6 ref" href="#196OpIdx2" title='OpIdx2' data-ref="196OpIdx2" data-ref-filename="196OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="2353">2353</th><td>  }</td></tr>
<tr><th id="2354">2354</th><td>  }</td></tr>
<tr><th id="2355">2355</th><td>}</td></tr>
<tr><th id="2356">2356</th><td></td></tr>
<tr><th id="2357">2357</th><td><em>bool</em></td></tr>
<tr><th id="2358">2358</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b" title='llvm::X86InstrInfo::findThreeSrcCommutedOpIndices' data-ref="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b" data-ref-filename="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b">findThreeSrcCommutedOpIndices</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="246MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="246MI" data-ref-filename="246MI">MI</dfn>,</td></tr>
<tr><th id="2359">2359</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col7 decl" id="247SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="247SrcOpIdx1" data-ref-filename="247SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="2360">2360</th><td>                                            <em>unsigned</em> &amp;<dfn class="local col8 decl" id="248SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="248SrcOpIdx2" data-ref-filename="248SrcOpIdx2">SrcOpIdx2</dfn>,</td></tr>
<tr><th id="2361">2361</th><td>                                            <em>bool</em> <dfn class="local col9 decl" id="249IsIntrinsic" title='IsIntrinsic' data-type='bool' data-ref="249IsIntrinsic" data-ref-filename="249IsIntrinsic">IsIntrinsic</dfn>) <em>const</em> {</td></tr>
<tr><th id="2362">2362</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="250TSFlags" title='TSFlags' data-type='uint64_t' data-ref="250TSFlags" data-ref-filename="250TSFlags">TSFlags</dfn> = <a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI" data-ref-filename="246MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>;</td></tr>
<tr><th id="2363">2363</th><td></td></tr>
<tr><th id="2364">2364</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="251FirstCommutableVecOp" title='FirstCommutableVecOp' data-type='unsigned int' data-ref="251FirstCommutableVecOp" data-ref-filename="251FirstCommutableVecOp">FirstCommutableVecOp</dfn> = <var>1</var>;</td></tr>
<tr><th id="2365">2365</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="252LastCommutableVecOp" title='LastCommutableVecOp' data-type='unsigned int' data-ref="252LastCommutableVecOp" data-ref-filename="252LastCommutableVecOp">LastCommutableVecOp</dfn> = <var>3</var>;</td></tr>
<tr><th id="2366">2366</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="253KMaskOp" title='KMaskOp' data-type='unsigned int' data-ref="253KMaskOp" data-ref-filename="253KMaskOp">KMaskOp</dfn> = -<var>1U</var>;</td></tr>
<tr><th id="2367">2367</th><td>  <b>if</b> (<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II9isKMaskedEm" title='llvm::X86II::isKMasked' data-ref="_ZN4llvm5X86II9isKMaskedEm" data-ref-filename="_ZN4llvm5X86II9isKMaskedEm">isKMasked</a>(<a class="local col0 ref" href="#250TSFlags" title='TSFlags' data-ref="250TSFlags" data-ref-filename="250TSFlags">TSFlags</a>)) {</td></tr>
<tr><th id="2368">2368</th><td>    <i>// For k-zero-masked operations it is Ok to commute the first vector</i></td></tr>
<tr><th id="2369">2369</th><td><i>    // operand. Unless this is an intrinsic instruction.</i></td></tr>
<tr><th id="2370">2370</th><td><i>    // For regular k-masked operations a conservative choice is done as the</i></td></tr>
<tr><th id="2371">2371</th><td><i>    // elements of the first vector operand, for which the corresponding bit</i></td></tr>
<tr><th id="2372">2372</th><td><i>    // in the k-mask operand is set to 0, are copied to the result of the</i></td></tr>
<tr><th id="2373">2373</th><td><i>    // instruction.</i></td></tr>
<tr><th id="2374">2374</th><td><i>    // TODO/FIXME: The commute still may be legal if it is known that the</i></td></tr>
<tr><th id="2375">2375</th><td><i>    // k-mask operand is set to either all ones or all zeroes.</i></td></tr>
<tr><th id="2376">2376</th><td><i>    // It is also Ok to commute the 1st operand if all users of MI use only</i></td></tr>
<tr><th id="2377">2377</th><td><i>    // the elements enabled by the k-mask operand. For example,</i></td></tr>
<tr><th id="2378">2378</th><td><i>    //   v4 = VFMADD213PSZrk v1, k, v2, v3; // v1[i] = k[i] ? v2[i]*v1[i]+v3[i]</i></td></tr>
<tr><th id="2379">2379</th><td><i>    //                                                     : v1[i];</i></td></tr>
<tr><th id="2380">2380</th><td><i>    //   VMOVAPSZmrk &lt;mem_addr&gt;, k, v4; // this is the ONLY user of v4 -&gt;</i></td></tr>
<tr><th id="2381">2381</th><td><i>    //                                  // Ok, to commute v1 in FMADD213PSZrk.</i></td></tr>
<tr><th id="2382">2382</th><td><i></i></td></tr>
<tr><th id="2383">2383</th><td><i>    // The k-mask operand has index = 2 for masked and zero-masked operations.</i></td></tr>
<tr><th id="2384">2384</th><td>    <a class="local col3 ref" href="#253KMaskOp" title='KMaskOp' data-ref="253KMaskOp" data-ref-filename="253KMaskOp">KMaskOp</a> = <var>2</var>;</td></tr>
<tr><th id="2385">2385</th><td></td></tr>
<tr><th id="2386">2386</th><td>    <i>// The operand with index = 1 is used as a source for those elements for</i></td></tr>
<tr><th id="2387">2387</th><td><i>    // which the corresponding bit in the k-mask is set to 0.</i></td></tr>
<tr><th id="2388">2388</th><td>    <b>if</b> (<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14isKMergeMaskedEm" title='llvm::X86II::isKMergeMasked' data-ref="_ZN4llvm5X86II14isKMergeMaskedEm" data-ref-filename="_ZN4llvm5X86II14isKMergeMaskedEm">isKMergeMasked</a>(<a class="local col0 ref" href="#250TSFlags" title='TSFlags' data-ref="250TSFlags" data-ref-filename="250TSFlags">TSFlags</a>) || <a class="local col9 ref" href="#249IsIntrinsic" title='IsIntrinsic' data-ref="249IsIntrinsic" data-ref-filename="249IsIntrinsic">IsIntrinsic</a>)</td></tr>
<tr><th id="2389">2389</th><td>      <a class="local col1 ref" href="#251FirstCommutableVecOp" title='FirstCommutableVecOp' data-ref="251FirstCommutableVecOp" data-ref-filename="251FirstCommutableVecOp">FirstCommutableVecOp</a> = <var>3</var>;</td></tr>
<tr><th id="2390">2390</th><td></td></tr>
<tr><th id="2391">2391</th><td>    <a class="local col2 ref" href="#252LastCommutableVecOp" title='LastCommutableVecOp' data-ref="252LastCommutableVecOp" data-ref-filename="252LastCommutableVecOp">LastCommutableVecOp</a>++;</td></tr>
<tr><th id="2392">2392</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#249IsIntrinsic" title='IsIntrinsic' data-ref="249IsIntrinsic" data-ref-filename="249IsIntrinsic">IsIntrinsic</a>) {</td></tr>
<tr><th id="2393">2393</th><td>    <i>// Commuting the first operand of an intrinsic instruction isn't possible</i></td></tr>
<tr><th id="2394">2394</th><td><i>    // unless we can prove that only the lowest element of the result is used.</i></td></tr>
<tr><th id="2395">2395</th><td>    <a class="local col1 ref" href="#251FirstCommutableVecOp" title='FirstCommutableVecOp' data-ref="251FirstCommutableVecOp" data-ref-filename="251FirstCommutableVecOp">FirstCommutableVecOp</a> = <var>2</var>;</td></tr>
<tr><th id="2396">2396</th><td>  }</td></tr>
<tr><th id="2397">2397</th><td></td></tr>
<tr><th id="2398">2398</th><td>  <b>if</b> (<a class="ref fn" href="X86InstrInfo.h.html#_ZN4llvmL5isMemERKNS_12MachineInstrEj" title='llvm::isMem' data-ref="_ZN4llvmL5isMemERKNS_12MachineInstrEj" data-ref-filename="_ZN4llvmL5isMemERKNS_12MachineInstrEj">isMem</a>(<a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI" data-ref-filename="246MI">MI</a>, <a class="local col2 ref" href="#252LastCommutableVecOp" title='LastCommutableVecOp' data-ref="252LastCommutableVecOp" data-ref-filename="252LastCommutableVecOp">LastCommutableVecOp</a>))</td></tr>
<tr><th id="2399">2399</th><td>    <a class="local col2 ref" href="#252LastCommutableVecOp" title='LastCommutableVecOp' data-ref="252LastCommutableVecOp" data-ref-filename="252LastCommutableVecOp">LastCommutableVecOp</a>--;</td></tr>
<tr><th id="2400">2400</th><td></td></tr>
<tr><th id="2401">2401</th><td>  <i>// Only the first RegOpsNum operands are commutable.</i></td></tr>
<tr><th id="2402">2402</th><td><i>  // Also, the value 'CommuteAnyOperandIndex' is valid here as it means</i></td></tr>
<tr><th id="2403">2403</th><td><i>  // that the operand is not specified/fixed.</i></td></tr>
<tr><th id="2404">2404</th><td>  <b>if</b> (<a class="local col7 ref" href="#247SrcOpIdx1" title='SrcOpIdx1' data-ref="247SrcOpIdx1" data-ref-filename="247SrcOpIdx1">SrcOpIdx1</a> != <a class="member" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex" data-ref-filename="llvm..TargetInstrInfo..CommuteAnyOperandIndex">CommuteAnyOperandIndex</a> &amp;&amp;</td></tr>
<tr><th id="2405">2405</th><td>      (<a class="local col7 ref" href="#247SrcOpIdx1" title='SrcOpIdx1' data-ref="247SrcOpIdx1" data-ref-filename="247SrcOpIdx1">SrcOpIdx1</a> &lt; <a class="local col1 ref" href="#251FirstCommutableVecOp" title='FirstCommutableVecOp' data-ref="251FirstCommutableVecOp" data-ref-filename="251FirstCommutableVecOp">FirstCommutableVecOp</a> || <a class="local col7 ref" href="#247SrcOpIdx1" title='SrcOpIdx1' data-ref="247SrcOpIdx1" data-ref-filename="247SrcOpIdx1">SrcOpIdx1</a> &gt; <a class="local col2 ref" href="#252LastCommutableVecOp" title='LastCommutableVecOp' data-ref="252LastCommutableVecOp" data-ref-filename="252LastCommutableVecOp">LastCommutableVecOp</a> ||</td></tr>
<tr><th id="2406">2406</th><td>       <a class="local col7 ref" href="#247SrcOpIdx1" title='SrcOpIdx1' data-ref="247SrcOpIdx1" data-ref-filename="247SrcOpIdx1">SrcOpIdx1</a> == <a class="local col3 ref" href="#253KMaskOp" title='KMaskOp' data-ref="253KMaskOp" data-ref-filename="253KMaskOp">KMaskOp</a>))</td></tr>
<tr><th id="2407">2407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2408">2408</th><td>  <b>if</b> (<a class="local col8 ref" href="#248SrcOpIdx2" title='SrcOpIdx2' data-ref="248SrcOpIdx2" data-ref-filename="248SrcOpIdx2">SrcOpIdx2</a> != <a class="member" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex" data-ref-filename="llvm..TargetInstrInfo..CommuteAnyOperandIndex">CommuteAnyOperandIndex</a> &amp;&amp;</td></tr>
<tr><th id="2409">2409</th><td>      (<a class="local col8 ref" href="#248SrcOpIdx2" title='SrcOpIdx2' data-ref="248SrcOpIdx2" data-ref-filename="248SrcOpIdx2">SrcOpIdx2</a> &lt; <a class="local col1 ref" href="#251FirstCommutableVecOp" title='FirstCommutableVecOp' data-ref="251FirstCommutableVecOp" data-ref-filename="251FirstCommutableVecOp">FirstCommutableVecOp</a> || <a class="local col8 ref" href="#248SrcOpIdx2" title='SrcOpIdx2' data-ref="248SrcOpIdx2" data-ref-filename="248SrcOpIdx2">SrcOpIdx2</a> &gt; <a class="local col2 ref" href="#252LastCommutableVecOp" title='LastCommutableVecOp' data-ref="252LastCommutableVecOp" data-ref-filename="252LastCommutableVecOp">LastCommutableVecOp</a> ||</td></tr>
<tr><th id="2410">2410</th><td>       <a class="local col8 ref" href="#248SrcOpIdx2" title='SrcOpIdx2' data-ref="248SrcOpIdx2" data-ref-filename="248SrcOpIdx2">SrcOpIdx2</a> == <a class="local col3 ref" href="#253KMaskOp" title='KMaskOp' data-ref="253KMaskOp" data-ref-filename="253KMaskOp">KMaskOp</a>))</td></tr>
<tr><th id="2411">2411</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2412">2412</th><td></td></tr>
<tr><th id="2413">2413</th><td>  <i>// Look for two different register operands assumed to be commutable</i></td></tr>
<tr><th id="2414">2414</th><td><i>  // regardless of the FMA opcode. The FMA opcode is adjusted later.</i></td></tr>
<tr><th id="2415">2415</th><td>  <b>if</b> (<a class="local col7 ref" href="#247SrcOpIdx1" title='SrcOpIdx1' data-ref="247SrcOpIdx1" data-ref-filename="247SrcOpIdx1">SrcOpIdx1</a> == <a class="member" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex" data-ref-filename="llvm..TargetInstrInfo..CommuteAnyOperandIndex">CommuteAnyOperandIndex</a> ||</td></tr>
<tr><th id="2416">2416</th><td>      <a class="local col8 ref" href="#248SrcOpIdx2" title='SrcOpIdx2' data-ref="248SrcOpIdx2" data-ref-filename="248SrcOpIdx2">SrcOpIdx2</a> == <a class="member" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex" data-ref-filename="llvm..TargetInstrInfo..CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>) {</td></tr>
<tr><th id="2417">2417</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="254CommutableOpIdx2" title='CommutableOpIdx2' data-type='unsigned int' data-ref="254CommutableOpIdx2" data-ref-filename="254CommutableOpIdx2">CommutableOpIdx2</dfn> = <a class="local col8 ref" href="#248SrcOpIdx2" title='SrcOpIdx2' data-ref="248SrcOpIdx2" data-ref-filename="248SrcOpIdx2">SrcOpIdx2</a>;</td></tr>
<tr><th id="2418">2418</th><td></td></tr>
<tr><th id="2419">2419</th><td>    <i>// At least one of operands to be commuted is not specified and</i></td></tr>
<tr><th id="2420">2420</th><td><i>    // this method is free to choose appropriate commutable operands.</i></td></tr>
<tr><th id="2421">2421</th><td>    <b>if</b> (<a class="local col7 ref" href="#247SrcOpIdx1" title='SrcOpIdx1' data-ref="247SrcOpIdx1" data-ref-filename="247SrcOpIdx1">SrcOpIdx1</a> == <a class="local col8 ref" href="#248SrcOpIdx2" title='SrcOpIdx2' data-ref="248SrcOpIdx2" data-ref-filename="248SrcOpIdx2">SrcOpIdx2</a>)</td></tr>
<tr><th id="2422">2422</th><td>      <i>// Both of operands are not fixed. By default set one of commutable</i></td></tr>
<tr><th id="2423">2423</th><td><i>      // operands to the last register operand of the instruction.</i></td></tr>
<tr><th id="2424">2424</th><td>      <a class="local col4 ref" href="#254CommutableOpIdx2" title='CommutableOpIdx2' data-ref="254CommutableOpIdx2" data-ref-filename="254CommutableOpIdx2">CommutableOpIdx2</a> = <a class="local col2 ref" href="#252LastCommutableVecOp" title='LastCommutableVecOp' data-ref="252LastCommutableVecOp" data-ref-filename="252LastCommutableVecOp">LastCommutableVecOp</a>;</td></tr>
<tr><th id="2425">2425</th><td>    <b>else</b> <b>if</b> (<a class="local col8 ref" href="#248SrcOpIdx2" title='SrcOpIdx2' data-ref="248SrcOpIdx2" data-ref-filename="248SrcOpIdx2">SrcOpIdx2</a> == <a class="member" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex" data-ref-filename="llvm..TargetInstrInfo..CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>)</td></tr>
<tr><th id="2426">2426</th><td>      <i>// Only one of operands is not fixed.</i></td></tr>
<tr><th id="2427">2427</th><td>      <a class="local col4 ref" href="#254CommutableOpIdx2" title='CommutableOpIdx2' data-ref="254CommutableOpIdx2" data-ref-filename="254CommutableOpIdx2">CommutableOpIdx2</a> = <a class="local col7 ref" href="#247SrcOpIdx1" title='SrcOpIdx1' data-ref="247SrcOpIdx1" data-ref-filename="247SrcOpIdx1">SrcOpIdx1</a>;</td></tr>
<tr><th id="2428">2428</th><td></td></tr>
<tr><th id="2429">2429</th><td>    <i>// CommutableOpIdx2 is well defined now. Let's choose another commutable</i></td></tr>
<tr><th id="2430">2430</th><td><i>    // operand and assign its index to CommutableOpIdx1.</i></td></tr>
<tr><th id="2431">2431</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="255Op2Reg" title='Op2Reg' data-type='llvm::Register' data-ref="255Op2Reg" data-ref-filename="255Op2Reg">Op2Reg</dfn> = <a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI" data-ref-filename="246MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#254CommutableOpIdx2" title='CommutableOpIdx2' data-ref="254CommutableOpIdx2" data-ref-filename="254CommutableOpIdx2">CommutableOpIdx2</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2432">2432</th><td></td></tr>
<tr><th id="2433">2433</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="256CommutableOpIdx1" title='CommutableOpIdx1' data-type='unsigned int' data-ref="256CommutableOpIdx1" data-ref-filename="256CommutableOpIdx1">CommutableOpIdx1</dfn>;</td></tr>
<tr><th id="2434">2434</th><td>    <b>for</b> (<a class="local col6 ref" href="#256CommutableOpIdx1" title='CommutableOpIdx1' data-ref="256CommutableOpIdx1" data-ref-filename="256CommutableOpIdx1">CommutableOpIdx1</a> = <a class="local col2 ref" href="#252LastCommutableVecOp" title='LastCommutableVecOp' data-ref="252LastCommutableVecOp" data-ref-filename="252LastCommutableVecOp">LastCommutableVecOp</a>;</td></tr>
<tr><th id="2435">2435</th><td>         <a class="local col6 ref" href="#256CommutableOpIdx1" title='CommutableOpIdx1' data-ref="256CommutableOpIdx1" data-ref-filename="256CommutableOpIdx1">CommutableOpIdx1</a> &gt;= <a class="local col1 ref" href="#251FirstCommutableVecOp" title='FirstCommutableVecOp' data-ref="251FirstCommutableVecOp" data-ref-filename="251FirstCommutableVecOp">FirstCommutableVecOp</a>; <a class="local col6 ref" href="#256CommutableOpIdx1" title='CommutableOpIdx1' data-ref="256CommutableOpIdx1" data-ref-filename="256CommutableOpIdx1">CommutableOpIdx1</a>--) {</td></tr>
<tr><th id="2436">2436</th><td>      <i>// Just ignore and skip the k-mask operand.</i></td></tr>
<tr><th id="2437">2437</th><td>      <b>if</b> (<a class="local col6 ref" href="#256CommutableOpIdx1" title='CommutableOpIdx1' data-ref="256CommutableOpIdx1" data-ref-filename="256CommutableOpIdx1">CommutableOpIdx1</a> == <a class="local col3 ref" href="#253KMaskOp" title='KMaskOp' data-ref="253KMaskOp" data-ref-filename="253KMaskOp">KMaskOp</a>)</td></tr>
<tr><th id="2438">2438</th><td>        <b>continue</b>;</td></tr>
<tr><th id="2439">2439</th><td></td></tr>
<tr><th id="2440">2440</th><td>      <i>// The commuted operands must have different registers.</i></td></tr>
<tr><th id="2441">2441</th><td><i>      // Otherwise, the commute transformation does not change anything and</i></td></tr>
<tr><th id="2442">2442</th><td><i>      // is useless then.</i></td></tr>
<tr><th id="2443">2443</th><td>      <b>if</b> (<a class="local col5 ref" href="#255Op2Reg" title='Op2Reg' data-ref="255Op2Reg" data-ref-filename="255Op2Reg">Op2Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col6 ref" href="#246MI" title='MI' data-ref="246MI" data-ref-filename="246MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#256CommutableOpIdx1" title='CommutableOpIdx1' data-ref="256CommutableOpIdx1" data-ref-filename="256CommutableOpIdx1">CommutableOpIdx1</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2444">2444</th><td>        <b>break</b>;</td></tr>
<tr><th id="2445">2445</th><td>    }</td></tr>
<tr><th id="2446">2446</th><td></td></tr>
<tr><th id="2447">2447</th><td>    <i>// No appropriate commutable operands were found.</i></td></tr>
<tr><th id="2448">2448</th><td>    <b>if</b> (<a class="local col6 ref" href="#256CommutableOpIdx1" title='CommutableOpIdx1' data-ref="256CommutableOpIdx1" data-ref-filename="256CommutableOpIdx1">CommutableOpIdx1</a> &lt; <a class="local col1 ref" href="#251FirstCommutableVecOp" title='FirstCommutableVecOp' data-ref="251FirstCommutableVecOp" data-ref-filename="251FirstCommutableVecOp">FirstCommutableVecOp</a>)</td></tr>
<tr><th id="2449">2449</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2450">2450</th><td></td></tr>
<tr><th id="2451">2451</th><td>    <i>// Assign the found pair of commutable indices to SrcOpIdx1 and SrcOpidx2</i></td></tr>
<tr><th id="2452">2452</th><td><i>    // to return those values.</i></td></tr>
<tr><th id="2453">2453</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" title='llvm::TargetInstrInfo::fixCommutedOpIndices' data-ref="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" data-ref-filename="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj">fixCommutedOpIndices</a>(<span class='refarg'><a class="local col7 ref" href="#247SrcOpIdx1" title='SrcOpIdx1' data-ref="247SrcOpIdx1" data-ref-filename="247SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col8 ref" href="#248SrcOpIdx2" title='SrcOpIdx2' data-ref="248SrcOpIdx2" data-ref-filename="248SrcOpIdx2">SrcOpIdx2</a></span>,</td></tr>
<tr><th id="2454">2454</th><td>                              <a class="local col6 ref" href="#256CommutableOpIdx1" title='CommutableOpIdx1' data-ref="256CommutableOpIdx1" data-ref-filename="256CommutableOpIdx1">CommutableOpIdx1</a>, <a class="local col4 ref" href="#254CommutableOpIdx2" title='CommutableOpIdx2' data-ref="254CommutableOpIdx2" data-ref-filename="254CommutableOpIdx2">CommutableOpIdx2</a>))</td></tr>
<tr><th id="2455">2455</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2456">2456</th><td>  }</td></tr>
<tr><th id="2457">2457</th><td></td></tr>
<tr><th id="2458">2458</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2459">2459</th><td>}</td></tr>
<tr><th id="2460">2460</th><td></td></tr>
<tr><th id="2461">2461</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::X86InstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm12X86InstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm12X86InstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="257MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="257MI" data-ref-filename="257MI">MI</dfn>,</td></tr>
<tr><th id="2462">2462</th><td>                                         <em>unsigned</em> &amp;<dfn class="local col8 decl" id="258SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="2463">2463</th><td>                                         <em>unsigned</em> &amp;<dfn class="local col9 decl" id="259SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="2464">2464</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="260Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="260Desc" data-ref-filename="260Desc">Desc</dfn> = <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="2465">2465</th><td>  <b>if</b> (!<a class="local col0 ref" href="#260Desc" title='Desc' data-ref="260Desc" data-ref-filename="260Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isCommutableEv" title='llvm::MCInstrDesc::isCommutable' data-ref="_ZNK4llvm11MCInstrDesc12isCommutableEv" data-ref-filename="_ZNK4llvm11MCInstrDesc12isCommutableEv">isCommutable</a>())</td></tr>
<tr><th id="2466">2466</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2467">2467</th><td></td></tr>
<tr><th id="2468">2468</th><td>  <b>switch</b> (<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2469">2469</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMPSDrr" title='llvm::X86::CMPSDrr' data-ref="llvm::X86::CMPSDrr" data-ref-filename="llvm..X86..CMPSDrr">CMPSDrr</a>:</td></tr>
<tr><th id="2470">2470</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMPSSrr" title='llvm::X86::CMPSSrr' data-ref="llvm::X86::CMPSSrr" data-ref-filename="llvm..X86..CMPSSrr">CMPSSrr</a>:</td></tr>
<tr><th id="2471">2471</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMPPDrri" title='llvm::X86::CMPPDrri' data-ref="llvm::X86::CMPPDrri" data-ref-filename="llvm..X86..CMPPDrri">CMPPDrri</a>:</td></tr>
<tr><th id="2472">2472</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMPPSrri" title='llvm::X86::CMPPSrri' data-ref="llvm::X86::CMPPSrri" data-ref-filename="llvm..X86..CMPPSrri">CMPPSrri</a>:</td></tr>
<tr><th id="2473">2473</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSDrr" title='llvm::X86::VCMPSDrr' data-ref="llvm::X86::VCMPSDrr" data-ref-filename="llvm..X86..VCMPSDrr">VCMPSDrr</a>:</td></tr>
<tr><th id="2474">2474</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSSrr" title='llvm::X86::VCMPSSrr' data-ref="llvm::X86::VCMPSSrr" data-ref-filename="llvm..X86..VCMPSSrr">VCMPSSrr</a>:</td></tr>
<tr><th id="2475">2475</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDrri" title='llvm::X86::VCMPPDrri' data-ref="llvm::X86::VCMPPDrri" data-ref-filename="llvm..X86..VCMPPDrri">VCMPPDrri</a>:</td></tr>
<tr><th id="2476">2476</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSrri" title='llvm::X86::VCMPPSrri' data-ref="llvm::X86::VCMPPSrri" data-ref-filename="llvm..X86..VCMPPSrri">VCMPPSrri</a>:</td></tr>
<tr><th id="2477">2477</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDYrri" title='llvm::X86::VCMPPDYrri' data-ref="llvm::X86::VCMPPDYrri" data-ref-filename="llvm..X86..VCMPPDYrri">VCMPPDYrri</a>:</td></tr>
<tr><th id="2478">2478</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSYrri" title='llvm::X86::VCMPPSYrri' data-ref="llvm::X86::VCMPPSYrri" data-ref-filename="llvm..X86..VCMPPSYrri">VCMPPSYrri</a>:</td></tr>
<tr><th id="2479">2479</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSDZrr" title='llvm::X86::VCMPSDZrr' data-ref="llvm::X86::VCMPSDZrr" data-ref-filename="llvm..X86..VCMPSDZrr">VCMPSDZrr</a>:</td></tr>
<tr><th id="2480">2480</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSSZrr" title='llvm::X86::VCMPSSZrr' data-ref="llvm::X86::VCMPSSZrr" data-ref-filename="llvm..X86..VCMPSSZrr">VCMPSSZrr</a>:</td></tr>
<tr><th id="2481">2481</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZrri" title='llvm::X86::VCMPPDZrri' data-ref="llvm::X86::VCMPPDZrri" data-ref-filename="llvm..X86..VCMPPDZrri">VCMPPDZrri</a>:</td></tr>
<tr><th id="2482">2482</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZrri" title='llvm::X86::VCMPPSZrri' data-ref="llvm::X86::VCMPPSZrri" data-ref-filename="llvm..X86..VCMPPSZrri">VCMPPSZrri</a>:</td></tr>
<tr><th id="2483">2483</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZ128rri" title='llvm::X86::VCMPPDZ128rri' data-ref="llvm::X86::VCMPPDZ128rri" data-ref-filename="llvm..X86..VCMPPDZ128rri">VCMPPDZ128rri</a>:</td></tr>
<tr><th id="2484">2484</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZ128rri" title='llvm::X86::VCMPPSZ128rri' data-ref="llvm::X86::VCMPPSZ128rri" data-ref-filename="llvm..X86..VCMPPSZ128rri">VCMPPSZ128rri</a>:</td></tr>
<tr><th id="2485">2485</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZ256rri" title='llvm::X86::VCMPPDZ256rri' data-ref="llvm::X86::VCMPPDZ256rri" data-ref-filename="llvm..X86..VCMPPDZ256rri">VCMPPDZ256rri</a>:</td></tr>
<tr><th id="2486">2486</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZ256rri" title='llvm::X86::VCMPPSZ256rri' data-ref="llvm::X86::VCMPPSZ256rri" data-ref-filename="llvm..X86..VCMPPSZ256rri">VCMPPSZ256rri</a>:</td></tr>
<tr><th id="2487">2487</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZrrik" title='llvm::X86::VCMPPDZrrik' data-ref="llvm::X86::VCMPPDZrrik" data-ref-filename="llvm..X86..VCMPPDZrrik">VCMPPDZrrik</a>:</td></tr>
<tr><th id="2488">2488</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZrrik" title='llvm::X86::VCMPPSZrrik' data-ref="llvm::X86::VCMPPSZrrik" data-ref-filename="llvm..X86..VCMPPSZrrik">VCMPPSZrrik</a>:</td></tr>
<tr><th id="2489">2489</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZ128rrik" title='llvm::X86::VCMPPDZ128rrik' data-ref="llvm::X86::VCMPPDZ128rrik" data-ref-filename="llvm..X86..VCMPPDZ128rrik">VCMPPDZ128rrik</a>:</td></tr>
<tr><th id="2490">2490</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZ128rrik" title='llvm::X86::VCMPPSZ128rrik' data-ref="llvm::X86::VCMPPSZ128rrik" data-ref-filename="llvm..X86..VCMPPSZ128rrik">VCMPPSZ128rrik</a>:</td></tr>
<tr><th id="2491">2491</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPDZ256rrik" title='llvm::X86::VCMPPDZ256rrik' data-ref="llvm::X86::VCMPPDZ256rrik" data-ref-filename="llvm..X86..VCMPPDZ256rrik">VCMPPDZ256rrik</a>:</td></tr>
<tr><th id="2492">2492</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSZ256rrik" title='llvm::X86::VCMPPSZ256rrik' data-ref="llvm::X86::VCMPPSZ256rrik" data-ref-filename="llvm..X86..VCMPPSZ256rrik">VCMPPSZ256rrik</a>: {</td></tr>
<tr><th id="2493">2493</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="261OpOffset" title='OpOffset' data-type='unsigned int' data-ref="261OpOffset" data-ref-filename="261OpOffset">OpOffset</dfn> = <span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II9isKMaskedEm" title='llvm::X86II::isKMasked' data-ref="_ZN4llvm5X86II9isKMaskedEm" data-ref-filename="_ZN4llvm5X86II9isKMaskedEm">isKMasked</a>(<a class="local col0 ref" href="#260Desc" title='Desc' data-ref="260Desc" data-ref-filename="260Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="2494">2494</th><td></td></tr>
<tr><th id="2495">2495</th><td>    <i>// Float comparison can be safely commuted for</i></td></tr>
<tr><th id="2496">2496</th><td><i>    // Ordered/Unordered/Equal/NotEqual tests</i></td></tr>
<tr><th id="2497">2497</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="262Imm" title='Imm' data-type='unsigned int' data-ref="262Imm" data-ref-filename="262Imm">Imm</dfn> = <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var> + <a class="local col1 ref" href="#261OpOffset" title='OpOffset' data-ref="261OpOffset" data-ref-filename="261OpOffset">OpOffset</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <var>0x7</var>;</td></tr>
<tr><th id="2498">2498</th><td>    <b>switch</b> (<a class="local col2 ref" href="#262Imm" title='Imm' data-ref="262Imm" data-ref-filename="262Imm">Imm</a>) {</td></tr>
<tr><th id="2499">2499</th><td>    <b>default</b>:</td></tr>
<tr><th id="2500">2500</th><td>      <i>// EVEX versions can be commuted.</i></td></tr>
<tr><th id="2501">2501</th><td>      <b>if</b> ((<a class="local col0 ref" href="#260Desc" title='Desc' data-ref="260Desc" data-ref-filename="260Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::EncodingMask" title='llvm::X86II::EncodingMask' data-ref="llvm::X86II::EncodingMask" data-ref-filename="llvm..X86II..EncodingMask">EncodingMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::EVEX" title='llvm::X86II::EVEX' data-ref="llvm::X86II::EVEX" data-ref-filename="llvm..X86II..EVEX">EVEX</a>)</td></tr>
<tr><th id="2502">2502</th><td>        <b>break</b>;</td></tr>
<tr><th id="2503">2503</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2504">2504</th><td>    <b>case</b> <var>0x00</var>: <i>// EQUAL</i></td></tr>
<tr><th id="2505">2505</th><td>    <b>case</b> <var>0x03</var>: <i>// UNORDERED</i></td></tr>
<tr><th id="2506">2506</th><td>    <b>case</b> <var>0x04</var>: <i>// NOT EQUAL</i></td></tr>
<tr><th id="2507">2507</th><td>    <b>case</b> <var>0x07</var>: <i>// ORDERED</i></td></tr>
<tr><th id="2508">2508</th><td>      <b>break</b>;</td></tr>
<tr><th id="2509">2509</th><td>    }</td></tr>
<tr><th id="2510">2510</th><td></td></tr>
<tr><th id="2511">2511</th><td>    <i>// The indices of the commutable operands are 1 and 2 (or 2 and 3</i></td></tr>
<tr><th id="2512">2512</th><td><i>    // when masked).</i></td></tr>
<tr><th id="2513">2513</th><td><i>    // Assign them to the returned operand indices here.</i></td></tr>
<tr><th id="2514">2514</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" title='llvm::TargetInstrInfo::fixCommutedOpIndices' data-ref="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" data-ref-filename="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj">fixCommutedOpIndices</a>(<span class='refarg'><a class="local col8 ref" href="#258SrcOpIdx1" title='SrcOpIdx1' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col9 ref" href="#259SrcOpIdx2" title='SrcOpIdx2' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</a></span>, <var>1</var> + <a class="local col1 ref" href="#261OpOffset" title='OpOffset' data-ref="261OpOffset" data-ref-filename="261OpOffset">OpOffset</a>,</td></tr>
<tr><th id="2515">2515</th><td>                                <var>2</var> + <a class="local col1 ref" href="#261OpOffset" title='OpOffset' data-ref="261OpOffset" data-ref-filename="261OpOffset">OpOffset</a>);</td></tr>
<tr><th id="2516">2516</th><td>  }</td></tr>
<tr><th id="2517">2517</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrr" title='llvm::X86::MOVSSrr' data-ref="llvm::X86::MOVSSrr" data-ref-filename="llvm..X86..MOVSSrr">MOVSSrr</a>:</td></tr>
<tr><th id="2518">2518</th><td>    <i>// X86::MOVSDrr is always commutable. MOVSS is only commutable if we can</i></td></tr>
<tr><th id="2519">2519</th><td><i>    // form sse4.1 blend. We assume VMOVSSrr/VMOVSDrr is always commutable since</i></td></tr>
<tr><th id="2520">2520</th><td><i>    // AVX implies sse4.1.</i></td></tr>
<tr><th id="2521">2521</th><td>    <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget8hasSSE41Ev" title='llvm::X86Subtarget::hasSSE41' data-ref="_ZNK4llvm12X86Subtarget8hasSSE41Ev" data-ref-filename="_ZNK4llvm12X86Subtarget8hasSSE41Ev">hasSSE41</a>())</td></tr>
<tr><th id="2522">2522</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</a>(<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#258SrcOpIdx1" title='SrcOpIdx1' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col9 ref" href="#259SrcOpIdx2" title='SrcOpIdx2' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</a></span>);</td></tr>
<tr><th id="2523">2523</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2524">2524</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHUFPDrri" title='llvm::X86::SHUFPDrri' data-ref="llvm::X86::SHUFPDrri" data-ref-filename="llvm..X86..SHUFPDrri">SHUFPDrri</a>:</td></tr>
<tr><th id="2525">2525</th><td>    <i>// We can commute this to MOVSD.</i></td></tr>
<tr><th id="2526">2526</th><td>    <b>if</b> (<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0x02</var>)</td></tr>
<tr><th id="2527">2527</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</a>(<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#258SrcOpIdx1" title='SrcOpIdx1' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col9 ref" href="#259SrcOpIdx2" title='SrcOpIdx2' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</a></span>);</td></tr>
<tr><th id="2528">2528</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2529">2529</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHLPSrr" title='llvm::X86::MOVHLPSrr' data-ref="llvm::X86::MOVHLPSrr" data-ref-filename="llvm..X86..MOVHLPSrr">MOVHLPSrr</a>:</td></tr>
<tr><th id="2530">2530</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPDrr" title='llvm::X86::UNPCKHPDrr' data-ref="llvm::X86::UNPCKHPDrr" data-ref-filename="llvm..X86..UNPCKHPDrr">UNPCKHPDrr</a>:</td></tr>
<tr><th id="2531">2531</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSrr" title='llvm::X86::VMOVHLPSrr' data-ref="llvm::X86::VMOVHLPSrr" data-ref-filename="llvm..X86..VMOVHLPSrr">VMOVHLPSrr</a>:</td></tr>
<tr><th id="2532">2532</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDrr" title='llvm::X86::VUNPCKHPDrr' data-ref="llvm::X86::VUNPCKHPDrr" data-ref-filename="llvm..X86..VUNPCKHPDrr">VUNPCKHPDrr</a>:</td></tr>
<tr><th id="2533">2533</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSZrr" title='llvm::X86::VMOVHLPSZrr' data-ref="llvm::X86::VMOVHLPSZrr" data-ref-filename="llvm..X86..VMOVHLPSZrr">VMOVHLPSZrr</a>:</td></tr>
<tr><th id="2534">2534</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ128rr" title='llvm::X86::VUNPCKHPDZ128rr' data-ref="llvm::X86::VUNPCKHPDZ128rr" data-ref-filename="llvm..X86..VUNPCKHPDZ128rr">VUNPCKHPDZ128rr</a>:</td></tr>
<tr><th id="2535">2535</th><td>    <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasSSE2Ev" title='llvm::X86Subtarget::hasSSE2' data-ref="_ZNK4llvm12X86Subtarget7hasSSE2Ev" data-ref-filename="_ZNK4llvm12X86Subtarget7hasSSE2Ev">hasSSE2</a>())</td></tr>
<tr><th id="2536">2536</th><td>      <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</a>(<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#258SrcOpIdx1" title='SrcOpIdx1' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col9 ref" href="#259SrcOpIdx2" title='SrcOpIdx2' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</a></span>);</td></tr>
<tr><th id="2537">2537</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2538">2538</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrri" title='llvm::X86::VPTERNLOGDZrri' data-ref="llvm::X86::VPTERNLOGDZrri" data-ref-filename="llvm..X86..VPTERNLOGDZrri">VPTERNLOGDZrri</a>:      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrmi" title='llvm::X86::VPTERNLOGDZrmi' data-ref="llvm::X86::VPTERNLOGDZrmi" data-ref-filename="llvm..X86..VPTERNLOGDZrmi">VPTERNLOGDZrmi</a>:</td></tr>
<tr><th id="2539">2539</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rri" title='llvm::X86::VPTERNLOGDZ128rri' data-ref="llvm::X86::VPTERNLOGDZ128rri" data-ref-filename="llvm..X86..VPTERNLOGDZ128rri">VPTERNLOGDZ128rri</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rmi" title='llvm::X86::VPTERNLOGDZ128rmi' data-ref="llvm::X86::VPTERNLOGDZ128rmi" data-ref-filename="llvm..X86..VPTERNLOGDZ128rmi">VPTERNLOGDZ128rmi</a>:</td></tr>
<tr><th id="2540">2540</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rri" title='llvm::X86::VPTERNLOGDZ256rri' data-ref="llvm::X86::VPTERNLOGDZ256rri" data-ref-filename="llvm..X86..VPTERNLOGDZ256rri">VPTERNLOGDZ256rri</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rmi" title='llvm::X86::VPTERNLOGDZ256rmi' data-ref="llvm::X86::VPTERNLOGDZ256rmi" data-ref-filename="llvm..X86..VPTERNLOGDZ256rmi">VPTERNLOGDZ256rmi</a>:</td></tr>
<tr><th id="2541">2541</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrri" title='llvm::X86::VPTERNLOGQZrri' data-ref="llvm::X86::VPTERNLOGQZrri" data-ref-filename="llvm..X86..VPTERNLOGQZrri">VPTERNLOGQZrri</a>:      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrmi" title='llvm::X86::VPTERNLOGQZrmi' data-ref="llvm::X86::VPTERNLOGQZrmi" data-ref-filename="llvm..X86..VPTERNLOGQZrmi">VPTERNLOGQZrmi</a>:</td></tr>
<tr><th id="2542">2542</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rri" title='llvm::X86::VPTERNLOGQZ128rri' data-ref="llvm::X86::VPTERNLOGQZ128rri" data-ref-filename="llvm..X86..VPTERNLOGQZ128rri">VPTERNLOGQZ128rri</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rmi" title='llvm::X86::VPTERNLOGQZ128rmi' data-ref="llvm::X86::VPTERNLOGQZ128rmi" data-ref-filename="llvm..X86..VPTERNLOGQZ128rmi">VPTERNLOGQZ128rmi</a>:</td></tr>
<tr><th id="2543">2543</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rri" title='llvm::X86::VPTERNLOGQZ256rri' data-ref="llvm::X86::VPTERNLOGQZ256rri" data-ref-filename="llvm..X86..VPTERNLOGQZ256rri">VPTERNLOGQZ256rri</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rmi" title='llvm::X86::VPTERNLOGQZ256rmi' data-ref="llvm::X86::VPTERNLOGQZ256rmi" data-ref-filename="llvm..X86..VPTERNLOGQZ256rmi">VPTERNLOGQZ256rmi</a>:</td></tr>
<tr><th id="2544">2544</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrrik" title='llvm::X86::VPTERNLOGDZrrik' data-ref="llvm::X86::VPTERNLOGDZrrik" data-ref-filename="llvm..X86..VPTERNLOGDZrrik">VPTERNLOGDZrrik</a>:</td></tr>
<tr><th id="2545">2545</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rrik" title='llvm::X86::VPTERNLOGDZ128rrik' data-ref="llvm::X86::VPTERNLOGDZ128rrik" data-ref-filename="llvm..X86..VPTERNLOGDZ128rrik">VPTERNLOGDZ128rrik</a>:</td></tr>
<tr><th id="2546">2546</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rrik" title='llvm::X86::VPTERNLOGDZ256rrik' data-ref="llvm::X86::VPTERNLOGDZ256rrik" data-ref-filename="llvm..X86..VPTERNLOGDZ256rrik">VPTERNLOGDZ256rrik</a>:</td></tr>
<tr><th id="2547">2547</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrrik" title='llvm::X86::VPTERNLOGQZrrik' data-ref="llvm::X86::VPTERNLOGQZrrik" data-ref-filename="llvm..X86..VPTERNLOGQZrrik">VPTERNLOGQZrrik</a>:</td></tr>
<tr><th id="2548">2548</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rrik" title='llvm::X86::VPTERNLOGQZ128rrik' data-ref="llvm::X86::VPTERNLOGQZ128rrik" data-ref-filename="llvm..X86..VPTERNLOGQZ128rrik">VPTERNLOGQZ128rrik</a>:</td></tr>
<tr><th id="2549">2549</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rrik" title='llvm::X86::VPTERNLOGQZ256rrik' data-ref="llvm::X86::VPTERNLOGQZ256rrik" data-ref-filename="llvm..X86..VPTERNLOGQZ256rrik">VPTERNLOGQZ256rrik</a>:</td></tr>
<tr><th id="2550">2550</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrrikz" title='llvm::X86::VPTERNLOGDZrrikz' data-ref="llvm::X86::VPTERNLOGDZrrikz" data-ref-filename="llvm..X86..VPTERNLOGDZrrikz">VPTERNLOGDZrrikz</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrmikz" title='llvm::X86::VPTERNLOGDZrmikz' data-ref="llvm::X86::VPTERNLOGDZrmikz" data-ref-filename="llvm..X86..VPTERNLOGDZrmikz">VPTERNLOGDZrmikz</a>:</td></tr>
<tr><th id="2551">2551</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rrikz" title='llvm::X86::VPTERNLOGDZ128rrikz' data-ref="llvm::X86::VPTERNLOGDZ128rrikz" data-ref-filename="llvm..X86..VPTERNLOGDZ128rrikz">VPTERNLOGDZ128rrikz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rmikz" title='llvm::X86::VPTERNLOGDZ128rmikz' data-ref="llvm::X86::VPTERNLOGDZ128rmikz" data-ref-filename="llvm..X86..VPTERNLOGDZ128rmikz">VPTERNLOGDZ128rmikz</a>:</td></tr>
<tr><th id="2552">2552</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rrikz" title='llvm::X86::VPTERNLOGDZ256rrikz' data-ref="llvm::X86::VPTERNLOGDZ256rrikz" data-ref-filename="llvm..X86..VPTERNLOGDZ256rrikz">VPTERNLOGDZ256rrikz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rmikz" title='llvm::X86::VPTERNLOGDZ256rmikz' data-ref="llvm::X86::VPTERNLOGDZ256rmikz" data-ref-filename="llvm..X86..VPTERNLOGDZ256rmikz">VPTERNLOGDZ256rmikz</a>:</td></tr>
<tr><th id="2553">2553</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrrikz" title='llvm::X86::VPTERNLOGQZrrikz' data-ref="llvm::X86::VPTERNLOGQZrrikz" data-ref-filename="llvm..X86..VPTERNLOGQZrrikz">VPTERNLOGQZrrikz</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrmikz" title='llvm::X86::VPTERNLOGQZrmikz' data-ref="llvm::X86::VPTERNLOGQZrmikz" data-ref-filename="llvm..X86..VPTERNLOGQZrmikz">VPTERNLOGQZrmikz</a>:</td></tr>
<tr><th id="2554">2554</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rrikz" title='llvm::X86::VPTERNLOGQZ128rrikz' data-ref="llvm::X86::VPTERNLOGQZ128rrikz" data-ref-filename="llvm..X86..VPTERNLOGQZ128rrikz">VPTERNLOGQZ128rrikz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rmikz" title='llvm::X86::VPTERNLOGQZ128rmikz' data-ref="llvm::X86::VPTERNLOGQZ128rmikz" data-ref-filename="llvm..X86..VPTERNLOGQZ128rmikz">VPTERNLOGQZ128rmikz</a>:</td></tr>
<tr><th id="2555">2555</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rrikz" title='llvm::X86::VPTERNLOGQZ256rrikz' data-ref="llvm::X86::VPTERNLOGQZ256rrikz" data-ref-filename="llvm..X86..VPTERNLOGQZ256rrikz">VPTERNLOGQZ256rrikz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rmikz" title='llvm::X86::VPTERNLOGQZ256rmikz' data-ref="llvm::X86::VPTERNLOGQZ256rmikz" data-ref-filename="llvm..X86..VPTERNLOGQZ256rmikz">VPTERNLOGQZ256rmikz</a>:</td></tr>
<tr><th id="2556">2556</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rmbi" title='llvm::X86::VPTERNLOGDZ128rmbi' data-ref="llvm::X86::VPTERNLOGDZ128rmbi" data-ref-filename="llvm..X86..VPTERNLOGDZ128rmbi">VPTERNLOGDZ128rmbi</a>:</td></tr>
<tr><th id="2557">2557</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rmbi" title='llvm::X86::VPTERNLOGDZ256rmbi' data-ref="llvm::X86::VPTERNLOGDZ256rmbi" data-ref-filename="llvm..X86..VPTERNLOGDZ256rmbi">VPTERNLOGDZ256rmbi</a>:</td></tr>
<tr><th id="2558">2558</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrmbi" title='llvm::X86::VPTERNLOGDZrmbi' data-ref="llvm::X86::VPTERNLOGDZrmbi" data-ref-filename="llvm..X86..VPTERNLOGDZrmbi">VPTERNLOGDZrmbi</a>:</td></tr>
<tr><th id="2559">2559</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rmbi" title='llvm::X86::VPTERNLOGQZ128rmbi' data-ref="llvm::X86::VPTERNLOGQZ128rmbi" data-ref-filename="llvm..X86..VPTERNLOGQZ128rmbi">VPTERNLOGQZ128rmbi</a>:</td></tr>
<tr><th id="2560">2560</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rmbi" title='llvm::X86::VPTERNLOGQZ256rmbi' data-ref="llvm::X86::VPTERNLOGQZ256rmbi" data-ref-filename="llvm..X86..VPTERNLOGQZ256rmbi">VPTERNLOGQZ256rmbi</a>:</td></tr>
<tr><th id="2561">2561</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrmbi" title='llvm::X86::VPTERNLOGQZrmbi' data-ref="llvm::X86::VPTERNLOGQZrmbi" data-ref-filename="llvm..X86..VPTERNLOGQZrmbi">VPTERNLOGQZrmbi</a>:</td></tr>
<tr><th id="2562">2562</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ128rmbikz" title='llvm::X86::VPTERNLOGDZ128rmbikz' data-ref="llvm::X86::VPTERNLOGDZ128rmbikz" data-ref-filename="llvm..X86..VPTERNLOGDZ128rmbikz">VPTERNLOGDZ128rmbikz</a>:</td></tr>
<tr><th id="2563">2563</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZ256rmbikz" title='llvm::X86::VPTERNLOGDZ256rmbikz' data-ref="llvm::X86::VPTERNLOGDZ256rmbikz" data-ref-filename="llvm..X86..VPTERNLOGDZ256rmbikz">VPTERNLOGDZ256rmbikz</a>:</td></tr>
<tr><th id="2564">2564</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrmbikz" title='llvm::X86::VPTERNLOGDZrmbikz' data-ref="llvm::X86::VPTERNLOGDZrmbikz" data-ref-filename="llvm..X86..VPTERNLOGDZrmbikz">VPTERNLOGDZrmbikz</a>:</td></tr>
<tr><th id="2565">2565</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ128rmbikz" title='llvm::X86::VPTERNLOGQZ128rmbikz' data-ref="llvm::X86::VPTERNLOGQZ128rmbikz" data-ref-filename="llvm..X86..VPTERNLOGQZ128rmbikz">VPTERNLOGQZ128rmbikz</a>:</td></tr>
<tr><th id="2566">2566</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZ256rmbikz" title='llvm::X86::VPTERNLOGQZ256rmbikz' data-ref="llvm::X86::VPTERNLOGQZ256rmbikz" data-ref-filename="llvm..X86..VPTERNLOGQZ256rmbikz">VPTERNLOGQZ256rmbikz</a>:</td></tr>
<tr><th id="2567">2567</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrmbikz" title='llvm::X86::VPTERNLOGQZrmbikz' data-ref="llvm::X86::VPTERNLOGQZrmbikz" data-ref-filename="llvm..X86..VPTERNLOGQZrmbikz">VPTERNLOGQZrmbikz</a>:</td></tr>
<tr><th id="2568">2568</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b" title='llvm::X86InstrInfo::findThreeSrcCommutedOpIndices' data-ref="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b" data-ref-filename="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b">findThreeSrcCommutedOpIndices</a>(<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#258SrcOpIdx1" title='SrcOpIdx1' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col9 ref" href="#259SrcOpIdx2" title='SrcOpIdx2' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</a></span>);</td></tr>
<tr><th id="2569">2569</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDYrr" title='llvm::X86::VPDPWSSDYrr' data-ref="llvm::X86::VPDPWSSDYrr" data-ref-filename="llvm..X86..VPDPWSSDYrr">VPDPWSSDYrr</a>:</td></tr>
<tr><th id="2570">2570</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDrr" title='llvm::X86::VPDPWSSDrr' data-ref="llvm::X86::VPDPWSSDrr" data-ref-filename="llvm..X86..VPDPWSSDrr">VPDPWSSDrr</a>:</td></tr>
<tr><th id="2571">2571</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSYrr" title='llvm::X86::VPDPWSSDSYrr' data-ref="llvm::X86::VPDPWSSDSYrr" data-ref-filename="llvm..X86..VPDPWSSDSYrr">VPDPWSSDSYrr</a>:</td></tr>
<tr><th id="2572">2572</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSrr" title='llvm::X86::VPDPWSSDSrr' data-ref="llvm::X86::VPDPWSSDSrr" data-ref-filename="llvm..X86..VPDPWSSDSrr">VPDPWSSDSrr</a>:</td></tr>
<tr><th id="2573">2573</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZ128r" title='llvm::X86::VPDPWSSDZ128r' data-ref="llvm::X86::VPDPWSSDZ128r" data-ref-filename="llvm..X86..VPDPWSSDZ128r">VPDPWSSDZ128r</a>:</td></tr>
<tr><th id="2574">2574</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZ128rk" title='llvm::X86::VPDPWSSDZ128rk' data-ref="llvm::X86::VPDPWSSDZ128rk" data-ref-filename="llvm..X86..VPDPWSSDZ128rk">VPDPWSSDZ128rk</a>:</td></tr>
<tr><th id="2575">2575</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZ128rkz" title='llvm::X86::VPDPWSSDZ128rkz' data-ref="llvm::X86::VPDPWSSDZ128rkz" data-ref-filename="llvm..X86..VPDPWSSDZ128rkz">VPDPWSSDZ128rkz</a>:</td></tr>
<tr><th id="2576">2576</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZ256r" title='llvm::X86::VPDPWSSDZ256r' data-ref="llvm::X86::VPDPWSSDZ256r" data-ref-filename="llvm..X86..VPDPWSSDZ256r">VPDPWSSDZ256r</a>:</td></tr>
<tr><th id="2577">2577</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZ256rk" title='llvm::X86::VPDPWSSDZ256rk' data-ref="llvm::X86::VPDPWSSDZ256rk" data-ref-filename="llvm..X86..VPDPWSSDZ256rk">VPDPWSSDZ256rk</a>:</td></tr>
<tr><th id="2578">2578</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZ256rkz" title='llvm::X86::VPDPWSSDZ256rkz' data-ref="llvm::X86::VPDPWSSDZ256rkz" data-ref-filename="llvm..X86..VPDPWSSDZ256rkz">VPDPWSSDZ256rkz</a>:</td></tr>
<tr><th id="2579">2579</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZr" title='llvm::X86::VPDPWSSDZr' data-ref="llvm::X86::VPDPWSSDZr" data-ref-filename="llvm..X86..VPDPWSSDZr">VPDPWSSDZr</a>:</td></tr>
<tr><th id="2580">2580</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZrk" title='llvm::X86::VPDPWSSDZrk' data-ref="llvm::X86::VPDPWSSDZrk" data-ref-filename="llvm..X86..VPDPWSSDZrk">VPDPWSSDZrk</a>:</td></tr>
<tr><th id="2581">2581</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDZrkz" title='llvm::X86::VPDPWSSDZrkz' data-ref="llvm::X86::VPDPWSSDZrkz" data-ref-filename="llvm..X86..VPDPWSSDZrkz">VPDPWSSDZrkz</a>:</td></tr>
<tr><th id="2582">2582</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZ128r" title='llvm::X86::VPDPWSSDSZ128r' data-ref="llvm::X86::VPDPWSSDSZ128r" data-ref-filename="llvm..X86..VPDPWSSDSZ128r">VPDPWSSDSZ128r</a>:</td></tr>
<tr><th id="2583">2583</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZ128rk" title='llvm::X86::VPDPWSSDSZ128rk' data-ref="llvm::X86::VPDPWSSDSZ128rk" data-ref-filename="llvm..X86..VPDPWSSDSZ128rk">VPDPWSSDSZ128rk</a>:</td></tr>
<tr><th id="2584">2584</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZ128rkz" title='llvm::X86::VPDPWSSDSZ128rkz' data-ref="llvm::X86::VPDPWSSDSZ128rkz" data-ref-filename="llvm..X86..VPDPWSSDSZ128rkz">VPDPWSSDSZ128rkz</a>:</td></tr>
<tr><th id="2585">2585</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZ256r" title='llvm::X86::VPDPWSSDSZ256r' data-ref="llvm::X86::VPDPWSSDSZ256r" data-ref-filename="llvm..X86..VPDPWSSDSZ256r">VPDPWSSDSZ256r</a>:</td></tr>
<tr><th id="2586">2586</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZ256rk" title='llvm::X86::VPDPWSSDSZ256rk' data-ref="llvm::X86::VPDPWSSDSZ256rk" data-ref-filename="llvm..X86..VPDPWSSDSZ256rk">VPDPWSSDSZ256rk</a>:</td></tr>
<tr><th id="2587">2587</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZ256rkz" title='llvm::X86::VPDPWSSDSZ256rkz' data-ref="llvm::X86::VPDPWSSDSZ256rkz" data-ref-filename="llvm..X86..VPDPWSSDSZ256rkz">VPDPWSSDSZ256rkz</a>:</td></tr>
<tr><th id="2588">2588</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZr" title='llvm::X86::VPDPWSSDSZr' data-ref="llvm::X86::VPDPWSSDSZr" data-ref-filename="llvm..X86..VPDPWSSDSZr">VPDPWSSDSZr</a>:</td></tr>
<tr><th id="2589">2589</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZrk" title='llvm::X86::VPDPWSSDSZrk' data-ref="llvm::X86::VPDPWSSDSZrk" data-ref-filename="llvm..X86..VPDPWSSDSZrk">VPDPWSSDSZrk</a>:</td></tr>
<tr><th id="2590">2590</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPDPWSSDSZrkz" title='llvm::X86::VPDPWSSDSZrkz' data-ref="llvm::X86::VPDPWSSDSZrkz" data-ref-filename="llvm..X86..VPDPWSSDSZrkz">VPDPWSSDSZrkz</a>:</td></tr>
<tr><th id="2591">2591</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52HUQZ128r" title='llvm::X86::VPMADD52HUQZ128r' data-ref="llvm::X86::VPMADD52HUQZ128r" data-ref-filename="llvm..X86..VPMADD52HUQZ128r">VPMADD52HUQZ128r</a>:</td></tr>
<tr><th id="2592">2592</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52HUQZ128rk" title='llvm::X86::VPMADD52HUQZ128rk' data-ref="llvm::X86::VPMADD52HUQZ128rk" data-ref-filename="llvm..X86..VPMADD52HUQZ128rk">VPMADD52HUQZ128rk</a>:</td></tr>
<tr><th id="2593">2593</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52HUQZ128rkz" title='llvm::X86::VPMADD52HUQZ128rkz' data-ref="llvm::X86::VPMADD52HUQZ128rkz" data-ref-filename="llvm..X86..VPMADD52HUQZ128rkz">VPMADD52HUQZ128rkz</a>:</td></tr>
<tr><th id="2594">2594</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52HUQZ256r" title='llvm::X86::VPMADD52HUQZ256r' data-ref="llvm::X86::VPMADD52HUQZ256r" data-ref-filename="llvm..X86..VPMADD52HUQZ256r">VPMADD52HUQZ256r</a>:</td></tr>
<tr><th id="2595">2595</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52HUQZ256rk" title='llvm::X86::VPMADD52HUQZ256rk' data-ref="llvm::X86::VPMADD52HUQZ256rk" data-ref-filename="llvm..X86..VPMADD52HUQZ256rk">VPMADD52HUQZ256rk</a>:</td></tr>
<tr><th id="2596">2596</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52HUQZ256rkz" title='llvm::X86::VPMADD52HUQZ256rkz' data-ref="llvm::X86::VPMADD52HUQZ256rkz" data-ref-filename="llvm..X86..VPMADD52HUQZ256rkz">VPMADD52HUQZ256rkz</a>:</td></tr>
<tr><th id="2597">2597</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52HUQZr" title='llvm::X86::VPMADD52HUQZr' data-ref="llvm::X86::VPMADD52HUQZr" data-ref-filename="llvm..X86..VPMADD52HUQZr">VPMADD52HUQZr</a>:</td></tr>
<tr><th id="2598">2598</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52HUQZrk" title='llvm::X86::VPMADD52HUQZrk' data-ref="llvm::X86::VPMADD52HUQZrk" data-ref-filename="llvm..X86..VPMADD52HUQZrk">VPMADD52HUQZrk</a>:</td></tr>
<tr><th id="2599">2599</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52HUQZrkz" title='llvm::X86::VPMADD52HUQZrkz' data-ref="llvm::X86::VPMADD52HUQZrkz" data-ref-filename="llvm..X86..VPMADD52HUQZrkz">VPMADD52HUQZrkz</a>:</td></tr>
<tr><th id="2600">2600</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52LUQZ128r" title='llvm::X86::VPMADD52LUQZ128r' data-ref="llvm::X86::VPMADD52LUQZ128r" data-ref-filename="llvm..X86..VPMADD52LUQZ128r">VPMADD52LUQZ128r</a>:</td></tr>
<tr><th id="2601">2601</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52LUQZ128rk" title='llvm::X86::VPMADD52LUQZ128rk' data-ref="llvm::X86::VPMADD52LUQZ128rk" data-ref-filename="llvm..X86..VPMADD52LUQZ128rk">VPMADD52LUQZ128rk</a>:</td></tr>
<tr><th id="2602">2602</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52LUQZ128rkz" title='llvm::X86::VPMADD52LUQZ128rkz' data-ref="llvm::X86::VPMADD52LUQZ128rkz" data-ref-filename="llvm..X86..VPMADD52LUQZ128rkz">VPMADD52LUQZ128rkz</a>:</td></tr>
<tr><th id="2603">2603</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52LUQZ256r" title='llvm::X86::VPMADD52LUQZ256r' data-ref="llvm::X86::VPMADD52LUQZ256r" data-ref-filename="llvm..X86..VPMADD52LUQZ256r">VPMADD52LUQZ256r</a>:</td></tr>
<tr><th id="2604">2604</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52LUQZ256rk" title='llvm::X86::VPMADD52LUQZ256rk' data-ref="llvm::X86::VPMADD52LUQZ256rk" data-ref-filename="llvm..X86..VPMADD52LUQZ256rk">VPMADD52LUQZ256rk</a>:</td></tr>
<tr><th id="2605">2605</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52LUQZ256rkz" title='llvm::X86::VPMADD52LUQZ256rkz' data-ref="llvm::X86::VPMADD52LUQZ256rkz" data-ref-filename="llvm..X86..VPMADD52LUQZ256rkz">VPMADD52LUQZ256rkz</a>:</td></tr>
<tr><th id="2606">2606</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52LUQZr" title='llvm::X86::VPMADD52LUQZr' data-ref="llvm::X86::VPMADD52LUQZr" data-ref-filename="llvm..X86..VPMADD52LUQZr">VPMADD52LUQZr</a>:</td></tr>
<tr><th id="2607">2607</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52LUQZrk" title='llvm::X86::VPMADD52LUQZrk' data-ref="llvm::X86::VPMADD52LUQZrk" data-ref-filename="llvm..X86..VPMADD52LUQZrk">VPMADD52LUQZrk</a>:</td></tr>
<tr><th id="2608">2608</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMADD52LUQZrkz" title='llvm::X86::VPMADD52LUQZrkz' data-ref="llvm::X86::VPMADD52LUQZrkz" data-ref-filename="llvm..X86..VPMADD52LUQZrkz">VPMADD52LUQZrkz</a>: {</td></tr>
<tr><th id="2609">2609</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="263CommutableOpIdx1" title='CommutableOpIdx1' data-type='unsigned int' data-ref="263CommutableOpIdx1" data-ref-filename="263CommutableOpIdx1">CommutableOpIdx1</dfn> = <var>2</var>;</td></tr>
<tr><th id="2610">2610</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="264CommutableOpIdx2" title='CommutableOpIdx2' data-type='unsigned int' data-ref="264CommutableOpIdx2" data-ref-filename="264CommutableOpIdx2">CommutableOpIdx2</dfn> = <var>3</var>;</td></tr>
<tr><th id="2611">2611</th><td>    <b>if</b> (<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II9isKMaskedEm" title='llvm::X86II::isKMasked' data-ref="_ZN4llvm5X86II9isKMaskedEm" data-ref-filename="_ZN4llvm5X86II9isKMaskedEm">isKMasked</a>(<a class="local col0 ref" href="#260Desc" title='Desc' data-ref="260Desc" data-ref-filename="260Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>)) {</td></tr>
<tr><th id="2612">2612</th><td>      <i>// Skip the mask register.</i></td></tr>
<tr><th id="2613">2613</th><td>      ++<a class="local col3 ref" href="#263CommutableOpIdx1" title='CommutableOpIdx1' data-ref="263CommutableOpIdx1" data-ref-filename="263CommutableOpIdx1">CommutableOpIdx1</a>;</td></tr>
<tr><th id="2614">2614</th><td>      ++<a class="local col4 ref" href="#264CommutableOpIdx2" title='CommutableOpIdx2' data-ref="264CommutableOpIdx2" data-ref-filename="264CommutableOpIdx2">CommutableOpIdx2</a>;</td></tr>
<tr><th id="2615">2615</th><td>    }</td></tr>
<tr><th id="2616">2616</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" title='llvm::TargetInstrInfo::fixCommutedOpIndices' data-ref="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" data-ref-filename="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj">fixCommutedOpIndices</a>(<span class='refarg'><a class="local col8 ref" href="#258SrcOpIdx1" title='SrcOpIdx1' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col9 ref" href="#259SrcOpIdx2" title='SrcOpIdx2' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</a></span>,</td></tr>
<tr><th id="2617">2617</th><td>                              <a class="local col3 ref" href="#263CommutableOpIdx1" title='CommutableOpIdx1' data-ref="263CommutableOpIdx1" data-ref-filename="263CommutableOpIdx1">CommutableOpIdx1</a>, <a class="local col4 ref" href="#264CommutableOpIdx2" title='CommutableOpIdx2' data-ref="264CommutableOpIdx2" data-ref-filename="264CommutableOpIdx2">CommutableOpIdx2</a>))</td></tr>
<tr><th id="2618">2618</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2619">2619</th><td>    <b>if</b> (!<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#258SrcOpIdx1" title='SrcOpIdx1' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="2620">2620</th><td>        !<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#259SrcOpIdx2" title='SrcOpIdx2' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2621">2621</th><td>      <i>// No idea.</i></td></tr>
<tr><th id="2622">2622</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2623">2623</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2624">2624</th><td>  }</td></tr>
<tr><th id="2625">2625</th><td></td></tr>
<tr><th id="2626">2626</th><td>  <b>default</b>:</td></tr>
<tr><th id="2627">2627</th><td>    <em>const</em> <a class="type" href="X86InstrFMA3Info.h.html#llvm::X86InstrFMA3Group" title='llvm::X86InstrFMA3Group' data-ref="llvm::X86InstrFMA3Group" data-ref-filename="llvm..X86InstrFMA3Group">X86InstrFMA3Group</a> *<dfn class="local col5 decl" id="265FMA3Group" title='FMA3Group' data-type='const llvm::X86InstrFMA3Group *' data-ref="265FMA3Group" data-ref-filename="265FMA3Group">FMA3Group</dfn> = <a class="ref fn" href="X86InstrFMA3Info.h.html#_ZN4llvm12getFMA3GroupEjm" title='llvm::getFMA3Group' data-ref="_ZN4llvm12getFMA3GroupEjm" data-ref-filename="_ZN4llvm12getFMA3GroupEjm">getFMA3Group</a>(<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(),</td></tr>
<tr><th id="2628">2628</th><td>                                                      <a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>);</td></tr>
<tr><th id="2629">2629</th><td>    <b>if</b> (<a class="local col5 ref" href="#265FMA3Group" title='FMA3Group' data-ref="265FMA3Group" data-ref-filename="265FMA3Group">FMA3Group</a>)</td></tr>
<tr><th id="2630">2630</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b" title='llvm::X86InstrInfo::findThreeSrcCommutedOpIndices' data-ref="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b" data-ref-filename="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b">findThreeSrcCommutedOpIndices</a>(<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#258SrcOpIdx1" title='SrcOpIdx1' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col9 ref" href="#259SrcOpIdx2" title='SrcOpIdx2' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</a></span>,</td></tr>
<tr><th id="2631">2631</th><td>                                           <a class="local col5 ref" href="#265FMA3Group" title='FMA3Group' data-ref="265FMA3Group" data-ref-filename="265FMA3Group">FMA3Group</a>-&gt;<a class="ref fn" href="X86InstrFMA3Info.h.html#_ZNK4llvm17X86InstrFMA3Group11isIntrinsicEv" title='llvm::X86InstrFMA3Group::isIntrinsic' data-ref="_ZNK4llvm17X86InstrFMA3Group11isIntrinsicEv" data-ref-filename="_ZNK4llvm17X86InstrFMA3Group11isIntrinsicEv">isIntrinsic</a>());</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td>    <i>// Handled masked instructions since we need to skip over the mask input</i></td></tr>
<tr><th id="2634">2634</th><td><i>    // and the preserved input.</i></td></tr>
<tr><th id="2635">2635</th><td>    <b>if</b> (<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II9isKMaskedEm" title='llvm::X86II::isKMasked' data-ref="_ZN4llvm5X86II9isKMaskedEm" data-ref-filename="_ZN4llvm5X86II9isKMaskedEm">isKMasked</a>(<a class="local col0 ref" href="#260Desc" title='Desc' data-ref="260Desc" data-ref-filename="260Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>)) {</td></tr>
<tr><th id="2636">2636</th><td>      <i>// First assume that the first input is the mask operand and skip past it.</i></td></tr>
<tr><th id="2637">2637</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="266CommutableOpIdx1" title='CommutableOpIdx1' data-type='unsigned int' data-ref="266CommutableOpIdx1" data-ref-filename="266CommutableOpIdx1">CommutableOpIdx1</dfn> = <a class="local col0 ref" href="#260Desc" title='Desc' data-ref="260Desc" data-ref-filename="260Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() + <var>1</var>;</td></tr>
<tr><th id="2638">2638</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="267CommutableOpIdx2" title='CommutableOpIdx2' data-type='unsigned int' data-ref="267CommutableOpIdx2" data-ref-filename="267CommutableOpIdx2">CommutableOpIdx2</dfn> = <a class="local col0 ref" href="#260Desc" title='Desc' data-ref="260Desc" data-ref-filename="260Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() + <var>2</var>;</td></tr>
<tr><th id="2639">2639</th><td>      <i>// Check if the first input is tied. If there isn't one then we only</i></td></tr>
<tr><th id="2640">2640</th><td><i>      // need to skip the mask operand which we did above.</i></td></tr>
<tr><th id="2641">2641</th><td>      <b>if</b> ((<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col0 ref" href="#260Desc" title='Desc' data-ref="260Desc" data-ref-filename="260Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>(),</td></tr>
<tr><th id="2642">2642</th><td>                                             <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>) != -<var>1</var>)) {</td></tr>
<tr><th id="2643">2643</th><td>        <i>// If this is zero masking instruction with a tied operand, we need to</i></td></tr>
<tr><th id="2644">2644</th><td><i>        // move the first index back to the first input since this must</i></td></tr>
<tr><th id="2645">2645</th><td><i>        // be a 3 input instruction and we want the first two non-mask inputs.</i></td></tr>
<tr><th id="2646">2646</th><td><i>        // Otherwise this is a 2 input instruction with a preserved input and</i></td></tr>
<tr><th id="2647">2647</th><td><i>        // mask, so we need to move the indices to skip one more input.</i></td></tr>
<tr><th id="2648">2648</th><td>        <b>if</b> (<span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14isKMergeMaskedEm" title='llvm::X86II::isKMergeMasked' data-ref="_ZN4llvm5X86II14isKMergeMaskedEm" data-ref-filename="_ZN4llvm5X86II14isKMergeMaskedEm">isKMergeMasked</a>(<a class="local col0 ref" href="#260Desc" title='Desc' data-ref="260Desc" data-ref-filename="260Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>)) {</td></tr>
<tr><th id="2649">2649</th><td>          ++<a class="local col6 ref" href="#266CommutableOpIdx1" title='CommutableOpIdx1' data-ref="266CommutableOpIdx1" data-ref-filename="266CommutableOpIdx1">CommutableOpIdx1</a>;</td></tr>
<tr><th id="2650">2650</th><td>          ++<a class="local col7 ref" href="#267CommutableOpIdx2" title='CommutableOpIdx2' data-ref="267CommutableOpIdx2" data-ref-filename="267CommutableOpIdx2">CommutableOpIdx2</a>;</td></tr>
<tr><th id="2651">2651</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2652">2652</th><td>          --<a class="local col6 ref" href="#266CommutableOpIdx1" title='CommutableOpIdx1' data-ref="266CommutableOpIdx1" data-ref-filename="266CommutableOpIdx1">CommutableOpIdx1</a>;</td></tr>
<tr><th id="2653">2653</th><td>        }</td></tr>
<tr><th id="2654">2654</th><td>      }</td></tr>
<tr><th id="2655">2655</th><td></td></tr>
<tr><th id="2656">2656</th><td>      <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" title='llvm::TargetInstrInfo::fixCommutedOpIndices' data-ref="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" data-ref-filename="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj">fixCommutedOpIndices</a>(<span class='refarg'><a class="local col8 ref" href="#258SrcOpIdx1" title='SrcOpIdx1' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col9 ref" href="#259SrcOpIdx2" title='SrcOpIdx2' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</a></span>,</td></tr>
<tr><th id="2657">2657</th><td>                                <a class="local col6 ref" href="#266CommutableOpIdx1" title='CommutableOpIdx1' data-ref="266CommutableOpIdx1" data-ref-filename="266CommutableOpIdx1">CommutableOpIdx1</a>, <a class="local col7 ref" href="#267CommutableOpIdx2" title='CommutableOpIdx2' data-ref="267CommutableOpIdx2" data-ref-filename="267CommutableOpIdx2">CommutableOpIdx2</a>))</td></tr>
<tr><th id="2658">2658</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2659">2659</th><td></td></tr>
<tr><th id="2660">2660</th><td>      <b>if</b> (!<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#258SrcOpIdx1" title='SrcOpIdx1' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() ||</td></tr>
<tr><th id="2661">2661</th><td>          !<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#259SrcOpIdx2" title='SrcOpIdx2' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="2662">2662</th><td>        <i>// No idea.</i></td></tr>
<tr><th id="2663">2663</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2664">2664</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2665">2665</th><td>    }</td></tr>
<tr><th id="2666">2666</th><td></td></tr>
<tr><th id="2667">2667</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</a>(<a class="local col7 ref" href="#257MI" title='MI' data-ref="257MI" data-ref-filename="257MI">MI</a>, <span class='refarg'><a class="local col8 ref" href="#258SrcOpIdx1" title='SrcOpIdx1' data-ref="258SrcOpIdx1" data-ref-filename="258SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col9 ref" href="#259SrcOpIdx2" title='SrcOpIdx2' data-ref="259SrcOpIdx2" data-ref-filename="259SrcOpIdx2">SrcOpIdx2</a></span>);</td></tr>
<tr><th id="2668">2668</th><td>  }</td></tr>
<tr><th id="2669">2669</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2670">2670</th><td>}</td></tr>
<tr><th id="2671">2671</th><td></td></tr>
<tr><th id="2672">2672</th><td><span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <span class="namespace">X86::</span><dfn class="decl def fn" id="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="268MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="268MI" data-ref-filename="268MI">MI</dfn>) {</td></tr>
<tr><th id="2673">2673</th><td>  <b>switch</b> (<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI" data-ref-filename="268MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2674">2674</th><td>  <b>default</b>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>;</td></tr>
<tr><th id="2675">2675</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JCC_1" title='llvm::X86::JCC_1' data-ref="llvm::X86::JCC_1" data-ref-filename="llvm..X86..JCC_1">JCC_1</a>:</td></tr>
<tr><th id="2676">2676</th><td>    <b>return</b> <b>static_cast</b>&lt;<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a>&gt;(</td></tr>
<tr><th id="2677">2677</th><td>        <a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI" data-ref-filename="268MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#268MI" title='MI' data-ref="268MI" data-ref-filename="268MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2678">2678</th><td>  }</td></tr>
<tr><th id="2679">2679</th><td>}</td></tr>
<tr><th id="2680">2680</th><td></td></tr>
<tr><th id="2681">2681</th><td><i class="doc">/// Return condition code of a SETCC opcode.</i></td></tr>
<tr><th id="2682">2682</th><td><span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <span class="namespace">X86::</span><dfn class="decl def fn" id="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE" title='llvm::X86::getCondFromSETCC' data-ref="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE">getCondFromSETCC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="269MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="269MI" data-ref-filename="269MI">MI</dfn>) {</td></tr>
<tr><th id="2683">2683</th><td>  <b>switch</b> (<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI" data-ref-filename="269MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2684">2684</th><td>  <b>default</b>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>;</td></tr>
<tr><th id="2685">2685</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SETCCr" title='llvm::X86::SETCCr' data-ref="llvm::X86::SETCCr" data-ref-filename="llvm..X86..SETCCr">SETCCr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SETCCm" title='llvm::X86::SETCCm' data-ref="llvm::X86::SETCCm" data-ref-filename="llvm..X86..SETCCm">SETCCm</a>:</td></tr>
<tr><th id="2686">2686</th><td>    <b>return</b> <b>static_cast</b>&lt;<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a>&gt;(</td></tr>
<tr><th id="2687">2687</th><td>        <a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI" data-ref-filename="269MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#269MI" title='MI' data-ref="269MI" data-ref-filename="269MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2688">2688</th><td>  }</td></tr>
<tr><th id="2689">2689</th><td>}</td></tr>
<tr><th id="2690">2690</th><td></td></tr>
<tr><th id="2691">2691</th><td><i class="doc">/// Return condition code of a CMov opcode.</i></td></tr>
<tr><th id="2692">2692</th><td><span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <span class="namespace">X86::</span><dfn class="decl def fn" id="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE" title='llvm::X86::getCondFromCMov' data-ref="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE">getCondFromCMov</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="270MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="270MI" data-ref-filename="270MI">MI</dfn>) {</td></tr>
<tr><th id="2693">2693</th><td>  <b>switch</b> (<a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2694">2694</th><td>  <b>default</b>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>;</td></tr>
<tr><th id="2695">2695</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV16rr" title='llvm::X86::CMOV16rr' data-ref="llvm::X86::CMOV16rr" data-ref-filename="llvm..X86..CMOV16rr">CMOV16rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV32rr" title='llvm::X86::CMOV32rr' data-ref="llvm::X86::CMOV32rr" data-ref-filename="llvm..X86..CMOV32rr">CMOV32rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV64rr" title='llvm::X86::CMOV64rr' data-ref="llvm::X86::CMOV64rr" data-ref-filename="llvm..X86..CMOV64rr">CMOV64rr</a>:</td></tr>
<tr><th id="2696">2696</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV16rm" title='llvm::X86::CMOV16rm' data-ref="llvm::X86::CMOV16rm" data-ref-filename="llvm..X86..CMOV16rm">CMOV16rm</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV32rm" title='llvm::X86::CMOV32rm' data-ref="llvm::X86::CMOV32rm" data-ref-filename="llvm..X86..CMOV32rm">CMOV32rm</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV64rm" title='llvm::X86::CMOV64rm' data-ref="llvm::X86::CMOV64rm" data-ref-filename="llvm..X86..CMOV64rm">CMOV64rm</a>:</td></tr>
<tr><th id="2697">2697</th><td>    <b>return</b> <b>static_cast</b>&lt;<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a>&gt;(</td></tr>
<tr><th id="2698">2698</th><td>        <a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#270MI" title='MI' data-ref="270MI" data-ref-filename="270MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="2699">2699</th><td>  }</td></tr>
<tr><th id="2700">2700</th><td>}</td></tr>
<tr><th id="2701">2701</th><td></td></tr>
<tr><th id="2702">2702</th><td><i class="doc">/// Return the inverse of the specified condition,</i></td></tr>
<tr><th id="2703">2703</th><td><i class="doc">/// e.g. turning COND_E to COND_NE.</i></td></tr>
<tr><th id="2704">2704</th><td><span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <span class="namespace">X86::</span><dfn class="decl def fn" id="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" title='llvm::X86::GetOppositeBranchCondition' data-ref="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" data-ref-filename="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE">GetOppositeBranchCondition</dfn>(<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col1 decl" id="271CC" title='CC' data-type='X86::CondCode' data-ref="271CC" data-ref-filename="271CC">CC</dfn>) {</td></tr>
<tr><th id="2705">2705</th><td>  <b>switch</b> (<a class="local col1 ref" href="#271CC" title='CC' data-ref="271CC" data-ref-filename="271CC">CC</a>) {</td></tr>
<tr><th id="2706">2706</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Illegal condition code!"</q>);</td></tr>
<tr><th id="2707">2707</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>;</td></tr>
<tr><th id="2708">2708</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a>;</td></tr>
<tr><th id="2709">2709</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_L" title='llvm::X86::COND_L' data-ref="llvm::X86::COND_L" data-ref-filename="llvm..X86..COND_L">COND_L</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_GE" title='llvm::X86::COND_GE' data-ref="llvm::X86::COND_GE" data-ref-filename="llvm..X86..COND_GE">COND_GE</a>;</td></tr>
<tr><th id="2710">2710</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_LE" title='llvm::X86::COND_LE' data-ref="llvm::X86::COND_LE" data-ref-filename="llvm..X86..COND_LE">COND_LE</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_G" title='llvm::X86::COND_G' data-ref="llvm::X86::COND_G" data-ref-filename="llvm..X86..COND_G">COND_G</a>;</td></tr>
<tr><th id="2711">2711</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_G" title='llvm::X86::COND_G' data-ref="llvm::X86::COND_G" data-ref-filename="llvm..X86..COND_G">COND_G</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_LE" title='llvm::X86::COND_LE' data-ref="llvm::X86::COND_LE" data-ref-filename="llvm..X86..COND_LE">COND_LE</a>;</td></tr>
<tr><th id="2712">2712</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_GE" title='llvm::X86::COND_GE' data-ref="llvm::X86::COND_GE" data-ref-filename="llvm..X86..COND_GE">COND_GE</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_L" title='llvm::X86::COND_L' data-ref="llvm::X86::COND_L" data-ref-filename="llvm..X86..COND_L">COND_L</a>;</td></tr>
<tr><th id="2713">2713</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_AE" title='llvm::X86::COND_AE' data-ref="llvm::X86::COND_AE" data-ref-filename="llvm..X86..COND_AE">COND_AE</a>;</td></tr>
<tr><th id="2714">2714</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_BE" title='llvm::X86::COND_BE' data-ref="llvm::X86::COND_BE" data-ref-filename="llvm..X86..COND_BE">COND_BE</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_A" title='llvm::X86::COND_A' data-ref="llvm::X86::COND_A" data-ref-filename="llvm..X86..COND_A">COND_A</a>;</td></tr>
<tr><th id="2715">2715</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_A" title='llvm::X86::COND_A' data-ref="llvm::X86::COND_A" data-ref-filename="llvm..X86..COND_A">COND_A</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_BE" title='llvm::X86::COND_BE' data-ref="llvm::X86::COND_BE" data-ref-filename="llvm..X86..COND_BE">COND_BE</a>;</td></tr>
<tr><th id="2716">2716</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_AE" title='llvm::X86::COND_AE' data-ref="llvm::X86::COND_AE" data-ref-filename="llvm..X86..COND_AE">COND_AE</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</a>;</td></tr>
<tr><th id="2717">2717</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_S" title='llvm::X86::COND_S' data-ref="llvm::X86::COND_S" data-ref-filename="llvm..X86..COND_S">COND_S</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NS" title='llvm::X86::COND_NS' data-ref="llvm::X86::COND_NS" data-ref-filename="llvm..X86..COND_NS">COND_NS</a>;</td></tr>
<tr><th id="2718">2718</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NS" title='llvm::X86::COND_NS' data-ref="llvm::X86::COND_NS" data-ref-filename="llvm..X86..COND_NS">COND_NS</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_S" title='llvm::X86::COND_S' data-ref="llvm::X86::COND_S" data-ref-filename="llvm..X86..COND_S">COND_S</a>;</td></tr>
<tr><th id="2719">2719</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_P" title='llvm::X86::COND_P' data-ref="llvm::X86::COND_P" data-ref-filename="llvm..X86..COND_P">COND_P</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NP" title='llvm::X86::COND_NP' data-ref="llvm::X86::COND_NP" data-ref-filename="llvm..X86..COND_NP">COND_NP</a>;</td></tr>
<tr><th id="2720">2720</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NP" title='llvm::X86::COND_NP' data-ref="llvm::X86::COND_NP" data-ref-filename="llvm..X86..COND_NP">COND_NP</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_P" title='llvm::X86::COND_P' data-ref="llvm::X86::COND_P" data-ref-filename="llvm..X86..COND_P">COND_P</a>;</td></tr>
<tr><th id="2721">2721</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_O" title='llvm::X86::COND_O' data-ref="llvm::X86::COND_O" data-ref-filename="llvm..X86..COND_O">COND_O</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NO" title='llvm::X86::COND_NO' data-ref="llvm::X86::COND_NO" data-ref-filename="llvm..X86..COND_NO">COND_NO</a>;</td></tr>
<tr><th id="2722">2722</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NO" title='llvm::X86::COND_NO' data-ref="llvm::X86::COND_NO" data-ref-filename="llvm..X86..COND_NO">COND_NO</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_O" title='llvm::X86::COND_O' data-ref="llvm::X86::COND_O" data-ref-filename="llvm..X86..COND_O">COND_O</a>;</td></tr>
<tr><th id="2723">2723</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE_OR_P" title='llvm::X86::COND_NE_OR_P' data-ref="llvm::X86::COND_NE_OR_P" data-ref-filename="llvm..X86..COND_NE_OR_P">COND_NE_OR_P</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E_AND_NP" title='llvm::X86::COND_E_AND_NP' data-ref="llvm::X86::COND_E_AND_NP" data-ref-filename="llvm..X86..COND_E_AND_NP">COND_E_AND_NP</a>;</td></tr>
<tr><th id="2724">2724</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E_AND_NP" title='llvm::X86::COND_E_AND_NP' data-ref="llvm::X86::COND_E_AND_NP" data-ref-filename="llvm..X86..COND_E_AND_NP">COND_E_AND_NP</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE_OR_P" title='llvm::X86::COND_NE_OR_P' data-ref="llvm::X86::COND_NE_OR_P" data-ref-filename="llvm..X86..COND_NE_OR_P">COND_NE_OR_P</a>;</td></tr>
<tr><th id="2725">2725</th><td>  }</td></tr>
<tr><th id="2726">2726</th><td>}</td></tr>
<tr><th id="2727">2727</th><td></td></tr>
<tr><th id="2728">2728</th><td><i class="doc" data-doc="_ZL19getSwappedConditionN4llvm3X868CondCodeE">/// Assuming the flags are set by MI(a,b), return the condition code if we</i></td></tr>
<tr><th id="2729">2729</th><td><i class="doc" data-doc="_ZL19getSwappedConditionN4llvm3X868CondCodeE">/// modify the instructions such that flags are set by MI(b,a).</i></td></tr>
<tr><th id="2730">2730</th><td><em>static</em> <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="tu decl def fn" id="_ZL19getSwappedConditionN4llvm3X868CondCodeE" title='getSwappedCondition' data-type='X86::CondCode getSwappedCondition(X86::CondCode CC)' data-ref="_ZL19getSwappedConditionN4llvm3X868CondCodeE" data-ref-filename="_ZL19getSwappedConditionN4llvm3X868CondCodeE">getSwappedCondition</dfn>(<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col2 decl" id="272CC" title='CC' data-type='X86::CondCode' data-ref="272CC" data-ref-filename="272CC">CC</dfn>) {</td></tr>
<tr><th id="2731">2731</th><td>  <b>switch</b> (<a class="local col2 ref" href="#272CC" title='CC' data-ref="272CC" data-ref-filename="272CC">CC</a>) {</td></tr>
<tr><th id="2732">2732</th><td>  <b>default</b>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>;</td></tr>
<tr><th id="2733">2733</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a>;</td></tr>
<tr><th id="2734">2734</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>;</td></tr>
<tr><th id="2735">2735</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_L" title='llvm::X86::COND_L' data-ref="llvm::X86::COND_L" data-ref-filename="llvm..X86..COND_L">COND_L</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_G" title='llvm::X86::COND_G' data-ref="llvm::X86::COND_G" data-ref-filename="llvm..X86..COND_G">COND_G</a>;</td></tr>
<tr><th id="2736">2736</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_LE" title='llvm::X86::COND_LE' data-ref="llvm::X86::COND_LE" data-ref-filename="llvm..X86..COND_LE">COND_LE</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_GE" title='llvm::X86::COND_GE' data-ref="llvm::X86::COND_GE" data-ref-filename="llvm..X86..COND_GE">COND_GE</a>;</td></tr>
<tr><th id="2737">2737</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_G" title='llvm::X86::COND_G' data-ref="llvm::X86::COND_G" data-ref-filename="llvm..X86..COND_G">COND_G</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_L" title='llvm::X86::COND_L' data-ref="llvm::X86::COND_L" data-ref-filename="llvm..X86..COND_L">COND_L</a>;</td></tr>
<tr><th id="2738">2738</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_GE" title='llvm::X86::COND_GE' data-ref="llvm::X86::COND_GE" data-ref-filename="llvm..X86..COND_GE">COND_GE</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_LE" title='llvm::X86::COND_LE' data-ref="llvm::X86::COND_LE" data-ref-filename="llvm..X86..COND_LE">COND_LE</a>;</td></tr>
<tr><th id="2739">2739</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_A" title='llvm::X86::COND_A' data-ref="llvm::X86::COND_A" data-ref-filename="llvm..X86..COND_A">COND_A</a>;</td></tr>
<tr><th id="2740">2740</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_BE" title='llvm::X86::COND_BE' data-ref="llvm::X86::COND_BE" data-ref-filename="llvm..X86..COND_BE">COND_BE</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_AE" title='llvm::X86::COND_AE' data-ref="llvm::X86::COND_AE" data-ref-filename="llvm..X86..COND_AE">COND_AE</a>;</td></tr>
<tr><th id="2741">2741</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_A" title='llvm::X86::COND_A' data-ref="llvm::X86::COND_A" data-ref-filename="llvm..X86..COND_A">COND_A</a>:  <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</a>;</td></tr>
<tr><th id="2742">2742</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_AE" title='llvm::X86::COND_AE' data-ref="llvm::X86::COND_AE" data-ref-filename="llvm..X86..COND_AE">COND_AE</a>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_BE" title='llvm::X86::COND_BE' data-ref="llvm::X86::COND_BE" data-ref-filename="llvm..X86..COND_BE">COND_BE</a>;</td></tr>
<tr><th id="2743">2743</th><td>  }</td></tr>
<tr><th id="2744">2744</th><td>}</td></tr>
<tr><th id="2745">2745</th><td></td></tr>
<tr><th id="2746">2746</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a>, <em>bool</em>&gt;</td></tr>
<tr><th id="2747">2747</th><td><span class="namespace">X86::</span><dfn class="decl def fn" id="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE" title='llvm::X86::getX86ConditionCode' data-ref="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE" data-ref-filename="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE">getX86ConditionCode</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate" data-ref-filename="llvm..CmpInst..Predicate">Predicate</a> <dfn class="local col3 decl" id="273Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="273Predicate" data-ref-filename="273Predicate">Predicate</dfn>) {</td></tr>
<tr><th id="2748">2748</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col4 decl" id="274CC" title='CC' data-type='X86::CondCode' data-ref="274CC" data-ref-filename="274CC">CC</dfn> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>;</td></tr>
<tr><th id="2749">2749</th><td>  <em>bool</em> <dfn class="local col5 decl" id="275NeedSwap" title='NeedSwap' data-type='bool' data-ref="275NeedSwap" data-ref-filename="275NeedSwap">NeedSwap</dfn> = <b>false</b>;</td></tr>
<tr><th id="2750">2750</th><td>  <b>switch</b> (<a class="local col3 ref" href="#273Predicate" title='Predicate' data-ref="273Predicate" data-ref-filename="273Predicate">Predicate</a>) {</td></tr>
<tr><th id="2751">2751</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="2752">2752</th><td>  <i>// Floating-point Predicates</i></td></tr>
<tr><th id="2753">2753</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UEQ" title='llvm::CmpInst::FCMP_UEQ' data-ref="llvm::CmpInst::FCMP_UEQ" data-ref-filename="llvm..CmpInst..FCMP_UEQ">FCMP_UEQ</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a>;       <b>break</b>;</td></tr>
<tr><th id="2754">2754</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OLT" title='llvm::CmpInst::FCMP_OLT' data-ref="llvm::CmpInst::FCMP_OLT" data-ref-filename="llvm..CmpInst..FCMP_OLT">FCMP_OLT</a>: <a class="local col5 ref" href="#275NeedSwap" title='NeedSwap' data-ref="275NeedSwap" data-ref-filename="275NeedSwap">NeedSwap</a> = <b>true</b>;        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2755">2755</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OGT" title='llvm::CmpInst::FCMP_OGT' data-ref="llvm::CmpInst::FCMP_OGT" data-ref-filename="llvm..CmpInst..FCMP_OGT">FCMP_OGT</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_A" title='llvm::X86::COND_A' data-ref="llvm::X86::COND_A" data-ref-filename="llvm..X86..COND_A">COND_A</a>;       <b>break</b>;</td></tr>
<tr><th id="2756">2756</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OLE" title='llvm::CmpInst::FCMP_OLE' data-ref="llvm::CmpInst::FCMP_OLE" data-ref-filename="llvm..CmpInst..FCMP_OLE">FCMP_OLE</a>: <a class="local col5 ref" href="#275NeedSwap" title='NeedSwap' data-ref="275NeedSwap" data-ref-filename="275NeedSwap">NeedSwap</a> = <b>true</b>;        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2757">2757</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OGE" title='llvm::CmpInst::FCMP_OGE' data-ref="llvm::CmpInst::FCMP_OGE" data-ref-filename="llvm..CmpInst..FCMP_OGE">FCMP_OGE</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_AE" title='llvm::X86::COND_AE' data-ref="llvm::X86::COND_AE" data-ref-filename="llvm..X86..COND_AE">COND_AE</a>;      <b>break</b>;</td></tr>
<tr><th id="2758">2758</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UGT" title='llvm::CmpInst::FCMP_UGT' data-ref="llvm::CmpInst::FCMP_UGT" data-ref-filename="llvm..CmpInst..FCMP_UGT">FCMP_UGT</a>: <a class="local col5 ref" href="#275NeedSwap" title='NeedSwap' data-ref="275NeedSwap" data-ref-filename="275NeedSwap">NeedSwap</a> = <b>true</b>;        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2759">2759</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ULT" title='llvm::CmpInst::FCMP_ULT' data-ref="llvm::CmpInst::FCMP_ULT" data-ref-filename="llvm..CmpInst..FCMP_ULT">FCMP_ULT</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</a>;       <b>break</b>;</td></tr>
<tr><th id="2760">2760</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UGE" title='llvm::CmpInst::FCMP_UGE' data-ref="llvm::CmpInst::FCMP_UGE" data-ref-filename="llvm..CmpInst..FCMP_UGE">FCMP_UGE</a>: <a class="local col5 ref" href="#275NeedSwap" title='NeedSwap' data-ref="275NeedSwap" data-ref-filename="275NeedSwap">NeedSwap</a> = <b>true</b>;        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2761">2761</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ULE" title='llvm::CmpInst::FCMP_ULE' data-ref="llvm::CmpInst::FCMP_ULE" data-ref-filename="llvm..CmpInst..FCMP_ULE">FCMP_ULE</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_BE" title='llvm::X86::COND_BE' data-ref="llvm::X86::COND_BE" data-ref-filename="llvm..X86..COND_BE">COND_BE</a>;      <b>break</b>;</td></tr>
<tr><th id="2762">2762</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ONE" title='llvm::CmpInst::FCMP_ONE' data-ref="llvm::CmpInst::FCMP_ONE" data-ref-filename="llvm..CmpInst..FCMP_ONE">FCMP_ONE</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>;      <b>break</b>;</td></tr>
<tr><th id="2763">2763</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UNO" title='llvm::CmpInst::FCMP_UNO' data-ref="llvm::CmpInst::FCMP_UNO" data-ref-filename="llvm..CmpInst..FCMP_UNO">FCMP_UNO</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_P" title='llvm::X86::COND_P' data-ref="llvm::X86::COND_P" data-ref-filename="llvm..X86..COND_P">COND_P</a>;       <b>break</b>;</td></tr>
<tr><th id="2764">2764</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_ORD" title='llvm::CmpInst::FCMP_ORD' data-ref="llvm::CmpInst::FCMP_ORD" data-ref-filename="llvm..CmpInst..FCMP_ORD">FCMP_ORD</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NP" title='llvm::X86::COND_NP' data-ref="llvm::X86::COND_NP" data-ref-filename="llvm..X86..COND_NP">COND_NP</a>;      <b>break</b>;</td></tr>
<tr><th id="2765">2765</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_OEQ" title='llvm::CmpInst::FCMP_OEQ' data-ref="llvm::CmpInst::FCMP_OEQ" data-ref-filename="llvm..CmpInst..FCMP_OEQ">FCMP_OEQ</a>:                         <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2766">2766</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::FCMP_UNE" title='llvm::CmpInst::FCMP_UNE' data-ref="llvm::CmpInst::FCMP_UNE" data-ref-filename="llvm..CmpInst..FCMP_UNE">FCMP_UNE</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>; <b>break</b>;</td></tr>
<tr><th id="2767">2767</th><td></td></tr>
<tr><th id="2768">2768</th><td>  <i>// Integer Predicates</i></td></tr>
<tr><th id="2769">2769</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_EQ" title='llvm::CmpInst::ICMP_EQ' data-ref="llvm::CmpInst::ICMP_EQ" data-ref-filename="llvm..CmpInst..ICMP_EQ">ICMP_EQ</a>:  <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a>;       <b>break</b>;</td></tr>
<tr><th id="2770">2770</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_NE" title='llvm::CmpInst::ICMP_NE' data-ref="llvm::CmpInst::ICMP_NE" data-ref-filename="llvm..CmpInst..ICMP_NE">ICMP_NE</a>:  <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>;      <b>break</b>;</td></tr>
<tr><th id="2771">2771</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGT" title='llvm::CmpInst::ICMP_UGT' data-ref="llvm::CmpInst::ICMP_UGT" data-ref-filename="llvm..CmpInst..ICMP_UGT">ICMP_UGT</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_A" title='llvm::X86::COND_A' data-ref="llvm::X86::COND_A" data-ref-filename="llvm..X86..COND_A">COND_A</a>;       <b>break</b>;</td></tr>
<tr><th id="2772">2772</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_UGE" title='llvm::CmpInst::ICMP_UGE' data-ref="llvm::CmpInst::ICMP_UGE" data-ref-filename="llvm..CmpInst..ICMP_UGE">ICMP_UGE</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_AE" title='llvm::X86::COND_AE' data-ref="llvm::X86::COND_AE" data-ref-filename="llvm..X86..COND_AE">COND_AE</a>;      <b>break</b>;</td></tr>
<tr><th id="2773">2773</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULT" title='llvm::CmpInst::ICMP_ULT' data-ref="llvm::CmpInst::ICMP_ULT" data-ref-filename="llvm..CmpInst..ICMP_ULT">ICMP_ULT</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</a>;       <b>break</b>;</td></tr>
<tr><th id="2774">2774</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_ULE" title='llvm::CmpInst::ICMP_ULE' data-ref="llvm::CmpInst::ICMP_ULE" data-ref-filename="llvm..CmpInst..ICMP_ULE">ICMP_ULE</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_BE" title='llvm::X86::COND_BE' data-ref="llvm::X86::COND_BE" data-ref-filename="llvm..X86..COND_BE">COND_BE</a>;      <b>break</b>;</td></tr>
<tr><th id="2775">2775</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGT" title='llvm::CmpInst::ICMP_SGT' data-ref="llvm::CmpInst::ICMP_SGT" data-ref-filename="llvm..CmpInst..ICMP_SGT">ICMP_SGT</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_G" title='llvm::X86::COND_G' data-ref="llvm::X86::COND_G" data-ref-filename="llvm..X86..COND_G">COND_G</a>;       <b>break</b>;</td></tr>
<tr><th id="2776">2776</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SGE" title='llvm::CmpInst::ICMP_SGE' data-ref="llvm::CmpInst::ICMP_SGE" data-ref-filename="llvm..CmpInst..ICMP_SGE">ICMP_SGE</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_GE" title='llvm::X86::COND_GE' data-ref="llvm::X86::COND_GE" data-ref-filename="llvm..X86..COND_GE">COND_GE</a>;      <b>break</b>;</td></tr>
<tr><th id="2777">2777</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLT" title='llvm::CmpInst::ICMP_SLT' data-ref="llvm::CmpInst::ICMP_SLT" data-ref-filename="llvm..CmpInst..ICMP_SLT">ICMP_SLT</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_L" title='llvm::X86::COND_L' data-ref="llvm::X86::COND_L" data-ref-filename="llvm..X86..COND_L">COND_L</a>;       <b>break</b>;</td></tr>
<tr><th id="2778">2778</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst" data-ref-filename="llvm..CmpInst">CmpInst</a>::<a class="enum" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::ICMP_SLE" title='llvm::CmpInst::ICMP_SLE' data-ref="llvm::CmpInst::ICMP_SLE" data-ref-filename="llvm..CmpInst..ICMP_SLE">ICMP_SLE</a>: <a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_LE" title='llvm::X86::COND_LE' data-ref="llvm::X86::COND_LE" data-ref-filename="llvm..X86..COND_LE">COND_LE</a>;      <b>break</b>;</td></tr>
<tr><th id="2779">2779</th><td>  }</td></tr>
<tr><th id="2780">2780</th><td></td></tr>
<tr><th id="2781">2781</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col4 ref" href="#274CC" title='CC' data-ref="274CC" data-ref-filename="274CC">CC</a></span>, <span class='refarg'><a class="local col5 ref" href="#275NeedSwap" title='NeedSwap' data-ref="275NeedSwap" data-ref-filename="275NeedSwap">NeedSwap</a></span>);</td></tr>
<tr><th id="2782">2782</th><td>}</td></tr>
<tr><th id="2783">2783</th><td></td></tr>
<tr><th id="2784">2784</th><td><i class="doc">/// Return a setcc opcode based on whether it has memory operand.</i></td></tr>
<tr><th id="2785">2785</th><td><em>unsigned</em> <span class="namespace">X86::</span><dfn class="decl def fn" id="_ZN4llvm3X869getSETOpcEb" title='llvm::X86::getSETOpc' data-ref="_ZN4llvm3X869getSETOpcEb" data-ref-filename="_ZN4llvm3X869getSETOpcEb">getSETOpc</dfn>(<em>bool</em> <dfn class="local col6 decl" id="276HasMemoryOperand" title='HasMemoryOperand' data-type='bool' data-ref="276HasMemoryOperand" data-ref-filename="276HasMemoryOperand">HasMemoryOperand</dfn>) {</td></tr>
<tr><th id="2786">2786</th><td>  <b>return</b> <a class="local col6 ref" href="#276HasMemoryOperand" title='HasMemoryOperand' data-ref="276HasMemoryOperand" data-ref-filename="276HasMemoryOperand">HasMemoryOperand</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SETCCr" title='llvm::X86::SETCCr' data-ref="llvm::X86::SETCCr" data-ref-filename="llvm..X86..SETCCr">SETCCr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SETCCm" title='llvm::X86::SETCCm' data-ref="llvm::X86::SETCCm" data-ref-filename="llvm..X86..SETCCm">SETCCm</a>;</td></tr>
<tr><th id="2787">2787</th><td>}</td></tr>
<tr><th id="2788">2788</th><td></td></tr>
<tr><th id="2789">2789</th><td><i class="doc">/// Return a cmov opcode for the given register size in bytes, and operand type.</i></td></tr>
<tr><th id="2790">2790</th><td><em>unsigned</em> <span class="namespace">X86::</span><dfn class="decl def fn" id="_ZN4llvm3X8613getCMovOpcodeEjb" title='llvm::X86::getCMovOpcode' data-ref="_ZN4llvm3X8613getCMovOpcodeEjb" data-ref-filename="_ZN4llvm3X8613getCMovOpcodeEjb">getCMovOpcode</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="277RegBytes" title='RegBytes' data-type='unsigned int' data-ref="277RegBytes" data-ref-filename="277RegBytes">RegBytes</dfn>, <em>bool</em> <dfn class="local col8 decl" id="278HasMemoryOperand" title='HasMemoryOperand' data-type='bool' data-ref="278HasMemoryOperand" data-ref-filename="278HasMemoryOperand">HasMemoryOperand</dfn>) {</td></tr>
<tr><th id="2791">2791</th><td>  <b>switch</b>(<a class="local col7 ref" href="#277RegBytes" title='RegBytes' data-ref="277RegBytes" data-ref-filename="277RegBytes">RegBytes</a>) {</td></tr>
<tr><th id="2792">2792</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Illegal register size!"</q>);</td></tr>
<tr><th id="2793">2793</th><td>  <b>case</b> <var>2</var>: <b>return</b> <a class="local col8 ref" href="#278HasMemoryOperand" title='HasMemoryOperand' data-ref="278HasMemoryOperand" data-ref-filename="278HasMemoryOperand">HasMemoryOperand</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV16rm" title='llvm::X86::CMOV16rm' data-ref="llvm::X86::CMOV16rm" data-ref-filename="llvm..X86..CMOV16rm">CMOV16rm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV16rr" title='llvm::X86::CMOV16rr' data-ref="llvm::X86::CMOV16rr" data-ref-filename="llvm..X86..CMOV16rr">CMOV16rr</a>;</td></tr>
<tr><th id="2794">2794</th><td>  <b>case</b> <var>4</var>: <b>return</b> <a class="local col8 ref" href="#278HasMemoryOperand" title='HasMemoryOperand' data-ref="278HasMemoryOperand" data-ref-filename="278HasMemoryOperand">HasMemoryOperand</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV32rm" title='llvm::X86::CMOV32rm' data-ref="llvm::X86::CMOV32rm" data-ref-filename="llvm..X86..CMOV32rm">CMOV32rm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV32rr" title='llvm::X86::CMOV32rr' data-ref="llvm::X86::CMOV32rr" data-ref-filename="llvm..X86..CMOV32rr">CMOV32rr</a>;</td></tr>
<tr><th id="2795">2795</th><td>  <b>case</b> <var>8</var>: <b>return</b> <a class="local col8 ref" href="#278HasMemoryOperand" title='HasMemoryOperand' data-ref="278HasMemoryOperand" data-ref-filename="278HasMemoryOperand">HasMemoryOperand</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV64rm" title='llvm::X86::CMOV64rm' data-ref="llvm::X86::CMOV64rm" data-ref-filename="llvm..X86..CMOV64rm">CMOV64rm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMOV64rr" title='llvm::X86::CMOV64rr' data-ref="llvm::X86::CMOV64rr" data-ref-filename="llvm..X86..CMOV64rr">CMOV64rr</a>;</td></tr>
<tr><th id="2796">2796</th><td>  }</td></tr>
<tr><th id="2797">2797</th><td>}</td></tr>
<tr><th id="2798">2798</th><td></td></tr>
<tr><th id="2799">2799</th><td><i class="doc">/// Get the VPCMP immediate for the given condition.</i></td></tr>
<tr><th id="2800">2800</th><td><em>unsigned</em> <span class="namespace">X86::</span><dfn class="decl def fn" id="_ZN4llvm3X8618getVPCMPImmForCondENS_3ISD8CondCodeE" title='llvm::X86::getVPCMPImmForCond' data-ref="_ZN4llvm3X8618getVPCMPImmForCondENS_3ISD8CondCodeE" data-ref-filename="_ZN4llvm3X8618getVPCMPImmForCondENS_3ISD8CondCodeE">getVPCMPImmForCond</dfn>(<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode" data-ref-filename="llvm..ISD..CondCode">CondCode</a> <dfn class="local col9 decl" id="279CC" title='CC' data-type='ISD::CondCode' data-ref="279CC" data-ref-filename="279CC">CC</dfn>) {</td></tr>
<tr><th id="2801">2801</th><td>  <b>switch</b> (<a class="local col9 ref" href="#279CC" title='CC' data-ref="279CC" data-ref-filename="279CC">CC</a>) {</td></tr>
<tr><th id="2802">2802</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected SETCC condition"</q>);</td></tr>
<tr><th id="2803">2803</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETNE" title='llvm::ISD::SETNE' data-ref="llvm::ISD::SETNE" data-ref-filename="llvm..ISD..SETNE">SETNE</a>:  <b>return</b> <var>4</var>;</td></tr>
<tr><th id="2804">2804</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETEQ" title='llvm::ISD::SETEQ' data-ref="llvm::ISD::SETEQ" data-ref-filename="llvm..ISD..SETEQ">SETEQ</a>:  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2805">2805</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETULT" title='llvm::ISD::SETULT' data-ref="llvm::ISD::SETULT" data-ref-filename="llvm..ISD..SETULT">SETULT</a>:</td></tr>
<tr><th id="2806">2806</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETLT" title='llvm::ISD::SETLT' data-ref="llvm::ISD::SETLT" data-ref-filename="llvm..ISD..SETLT">SETLT</a>: <b>return</b> <var>1</var>;</td></tr>
<tr><th id="2807">2807</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETUGT" title='llvm::ISD::SETUGT' data-ref="llvm::ISD::SETUGT" data-ref-filename="llvm..ISD..SETUGT">SETUGT</a>:</td></tr>
<tr><th id="2808">2808</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETGT" title='llvm::ISD::SETGT' data-ref="llvm::ISD::SETGT" data-ref-filename="llvm..ISD..SETGT">SETGT</a>: <b>return</b> <var>6</var>;</td></tr>
<tr><th id="2809">2809</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETUGE" title='llvm::ISD::SETUGE' data-ref="llvm::ISD::SETUGE" data-ref-filename="llvm..ISD..SETUGE">SETUGE</a>:</td></tr>
<tr><th id="2810">2810</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETGE" title='llvm::ISD::SETGE' data-ref="llvm::ISD::SETGE" data-ref-filename="llvm..ISD..SETGE">SETGE</a>: <b>return</b> <var>5</var>;</td></tr>
<tr><th id="2811">2811</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETULE" title='llvm::ISD::SETULE' data-ref="llvm::ISD::SETULE" data-ref-filename="llvm..ISD..SETULE">SETULE</a>:</td></tr>
<tr><th id="2812">2812</th><td>  <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETLE" title='llvm::ISD::SETLE' data-ref="llvm::ISD::SETLE" data-ref-filename="llvm..ISD..SETLE">SETLE</a>: <b>return</b> <var>2</var>;</td></tr>
<tr><th id="2813">2813</th><td>  }</td></tr>
<tr><th id="2814">2814</th><td>}</td></tr>
<tr><th id="2815">2815</th><td></td></tr>
<tr><th id="2816">2816</th><td><i class="doc">/// Get the VPCMP immediate if the operands are swapped.</i></td></tr>
<tr><th id="2817">2817</th><td><em>unsigned</em> <span class="namespace">X86::</span><dfn class="decl def fn" id="_ZN4llvm3X8618getSwappedVPCMPImmEj" title='llvm::X86::getSwappedVPCMPImm' data-ref="_ZN4llvm3X8618getSwappedVPCMPImmEj" data-ref-filename="_ZN4llvm3X8618getSwappedVPCMPImmEj">getSwappedVPCMPImm</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="280Imm" title='Imm' data-type='unsigned int' data-ref="280Imm" data-ref-filename="280Imm">Imm</dfn>) {</td></tr>
<tr><th id="2818">2818</th><td>  <b>switch</b> (<a class="local col0 ref" href="#280Imm" title='Imm' data-ref="280Imm" data-ref-filename="280Imm">Imm</a>) {</td></tr>
<tr><th id="2819">2819</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="2820">2820</th><td>  <b>case</b> <var>0x01</var>: <a class="local col0 ref" href="#280Imm" title='Imm' data-ref="280Imm" data-ref-filename="280Imm">Imm</a> = <var>0x06</var>; <b>break</b>; <i>// LT  -&gt; NLE</i></td></tr>
<tr><th id="2821">2821</th><td>  <b>case</b> <var>0x02</var>: <a class="local col0 ref" href="#280Imm" title='Imm' data-ref="280Imm" data-ref-filename="280Imm">Imm</a> = <var>0x05</var>; <b>break</b>; <i>// LE  -&gt; NLT</i></td></tr>
<tr><th id="2822">2822</th><td>  <b>case</b> <var>0x05</var>: <a class="local col0 ref" href="#280Imm" title='Imm' data-ref="280Imm" data-ref-filename="280Imm">Imm</a> = <var>0x02</var>; <b>break</b>; <i>// NLT -&gt; LE</i></td></tr>
<tr><th id="2823">2823</th><td>  <b>case</b> <var>0x06</var>: <a class="local col0 ref" href="#280Imm" title='Imm' data-ref="280Imm" data-ref-filename="280Imm">Imm</a> = <var>0x01</var>; <b>break</b>; <i>// NLE -&gt; LT</i></td></tr>
<tr><th id="2824">2824</th><td>  <b>case</b> <var>0x00</var>: <i>// EQ</i></td></tr>
<tr><th id="2825">2825</th><td>  <b>case</b> <var>0x03</var>: <i>// FALSE</i></td></tr>
<tr><th id="2826">2826</th><td>  <b>case</b> <var>0x04</var>: <i>// NE</i></td></tr>
<tr><th id="2827">2827</th><td>  <b>case</b> <var>0x07</var>: <i>// TRUE</i></td></tr>
<tr><th id="2828">2828</th><td>    <b>break</b>;</td></tr>
<tr><th id="2829">2829</th><td>  }</td></tr>
<tr><th id="2830">2830</th><td></td></tr>
<tr><th id="2831">2831</th><td>  <b>return</b> <a class="local col0 ref" href="#280Imm" title='Imm' data-ref="280Imm" data-ref-filename="280Imm">Imm</a>;</td></tr>
<tr><th id="2832">2832</th><td>}</td></tr>
<tr><th id="2833">2833</th><td></td></tr>
<tr><th id="2834">2834</th><td><i class="doc">/// Get the VPCOM immediate if the operands are swapped.</i></td></tr>
<tr><th id="2835">2835</th><td><em>unsigned</em> <span class="namespace">X86::</span><dfn class="decl def fn" id="_ZN4llvm3X8618getSwappedVPCOMImmEj" title='llvm::X86::getSwappedVPCOMImm' data-ref="_ZN4llvm3X8618getSwappedVPCOMImmEj" data-ref-filename="_ZN4llvm3X8618getSwappedVPCOMImmEj">getSwappedVPCOMImm</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="281Imm" title='Imm' data-type='unsigned int' data-ref="281Imm" data-ref-filename="281Imm">Imm</dfn>) {</td></tr>
<tr><th id="2836">2836</th><td>  <b>switch</b> (<a class="local col1 ref" href="#281Imm" title='Imm' data-ref="281Imm" data-ref-filename="281Imm">Imm</a>) {</td></tr>
<tr><th id="2837">2837</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="2838">2838</th><td>  <b>case</b> <var>0x00</var>: <a class="local col1 ref" href="#281Imm" title='Imm' data-ref="281Imm" data-ref-filename="281Imm">Imm</a> = <var>0x02</var>; <b>break</b>; <i>// LT -&gt; GT</i></td></tr>
<tr><th id="2839">2839</th><td>  <b>case</b> <var>0x01</var>: <a class="local col1 ref" href="#281Imm" title='Imm' data-ref="281Imm" data-ref-filename="281Imm">Imm</a> = <var>0x03</var>; <b>break</b>; <i>// LE -&gt; GE</i></td></tr>
<tr><th id="2840">2840</th><td>  <b>case</b> <var>0x02</var>: <a class="local col1 ref" href="#281Imm" title='Imm' data-ref="281Imm" data-ref-filename="281Imm">Imm</a> = <var>0x00</var>; <b>break</b>; <i>// GT -&gt; LT</i></td></tr>
<tr><th id="2841">2841</th><td>  <b>case</b> <var>0x03</var>: <a class="local col1 ref" href="#281Imm" title='Imm' data-ref="281Imm" data-ref-filename="281Imm">Imm</a> = <var>0x01</var>; <b>break</b>; <i>// GE -&gt; LE</i></td></tr>
<tr><th id="2842">2842</th><td>  <b>case</b> <var>0x04</var>: <i>// EQ</i></td></tr>
<tr><th id="2843">2843</th><td>  <b>case</b> <var>0x05</var>: <i>// NE</i></td></tr>
<tr><th id="2844">2844</th><td>  <b>case</b> <var>0x06</var>: <i>// FALSE</i></td></tr>
<tr><th id="2845">2845</th><td>  <b>case</b> <var>0x07</var>: <i>// TRUE</i></td></tr>
<tr><th id="2846">2846</th><td>    <b>break</b>;</td></tr>
<tr><th id="2847">2847</th><td>  }</td></tr>
<tr><th id="2848">2848</th><td></td></tr>
<tr><th id="2849">2849</th><td>  <b>return</b> <a class="local col1 ref" href="#281Imm" title='Imm' data-ref="281Imm" data-ref-filename="281Imm">Imm</a>;</td></tr>
<tr><th id="2850">2850</th><td>}</td></tr>
<tr><th id="2851">2851</th><td></td></tr>
<tr><th id="2852">2852</th><td><i class="doc">/// Get the VCMP immediate if the operands are swapped.</i></td></tr>
<tr><th id="2853">2853</th><td><em>unsigned</em> <span class="namespace">X86::</span><dfn class="decl def fn" id="_ZN4llvm3X8617getSwappedVCMPImmEj" title='llvm::X86::getSwappedVCMPImm' data-ref="_ZN4llvm3X8617getSwappedVCMPImmEj" data-ref-filename="_ZN4llvm3X8617getSwappedVCMPImmEj">getSwappedVCMPImm</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="282Imm" title='Imm' data-type='unsigned int' data-ref="282Imm" data-ref-filename="282Imm">Imm</dfn>) {</td></tr>
<tr><th id="2854">2854</th><td>  <i>// Only need the lower 2 bits to distinquish.</i></td></tr>
<tr><th id="2855">2855</th><td>  <b>switch</b> (<a class="local col2 ref" href="#282Imm" title='Imm' data-ref="282Imm" data-ref-filename="282Imm">Imm</a> &amp; <var>0x3</var>) {</td></tr>
<tr><th id="2856">2856</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="2857">2857</th><td>  <b>case</b> <var>0x00</var>: <b>case</b> <var>0x03</var>:</td></tr>
<tr><th id="2858">2858</th><td>    <i>// EQ/NE/TRUE/FALSE/ORD/UNORD don't change immediate when commuted.</i></td></tr>
<tr><th id="2859">2859</th><td>    <b>break</b>;</td></tr>
<tr><th id="2860">2860</th><td>  <b>case</b> <var>0x01</var>: <b>case</b> <var>0x02</var>:</td></tr>
<tr><th id="2861">2861</th><td>    <i>// Need to toggle bits 3:0. Bit 4 stays the same.</i></td></tr>
<tr><th id="2862">2862</th><td>    <a class="local col2 ref" href="#282Imm" title='Imm' data-ref="282Imm" data-ref-filename="282Imm">Imm</a> ^= <var>0xf</var>;</td></tr>
<tr><th id="2863">2863</th><td>    <b>break</b>;</td></tr>
<tr><th id="2864">2864</th><td>  }</td></tr>
<tr><th id="2865">2865</th><td></td></tr>
<tr><th id="2866">2866</th><td>  <b>return</b> <a class="local col2 ref" href="#282Imm" title='Imm' data-ref="282Imm" data-ref-filename="282Imm">Imm</a>;</td></tr>
<tr><th id="2867">2867</th><td>}</td></tr>
<tr><th id="2868">2868</th><td></td></tr>
<tr><th id="2869">2869</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo23isUnconditionalTailCallERKNS_12MachineInstrE" title='llvm::X86InstrInfo::isUnconditionalTailCall' data-ref="_ZNK4llvm12X86InstrInfo23isUnconditionalTailCallERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo23isUnconditionalTailCallERKNS_12MachineInstrE">isUnconditionalTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="283MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="283MI" data-ref-filename="283MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2870">2870</th><td>  <b>switch</b> (<a class="local col3 ref" href="#283MI" title='MI' data-ref="283MI" data-ref-filename="283MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2871">2871</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNdi" title='llvm::X86::TCRETURNdi' data-ref="llvm::X86::TCRETURNdi" data-ref-filename="llvm..X86..TCRETURNdi">TCRETURNdi</a>:</td></tr>
<tr><th id="2872">2872</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNri" title='llvm::X86::TCRETURNri' data-ref="llvm::X86::TCRETURNri" data-ref-filename="llvm..X86..TCRETURNri">TCRETURNri</a>:</td></tr>
<tr><th id="2873">2873</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNmi" title='llvm::X86::TCRETURNmi' data-ref="llvm::X86::TCRETURNmi" data-ref-filename="llvm..X86..TCRETURNmi">TCRETURNmi</a>:</td></tr>
<tr><th id="2874">2874</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNdi64" title='llvm::X86::TCRETURNdi64' data-ref="llvm::X86::TCRETURNdi64" data-ref-filename="llvm..X86..TCRETURNdi64">TCRETURNdi64</a>:</td></tr>
<tr><th id="2875">2875</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNri64" title='llvm::X86::TCRETURNri64' data-ref="llvm::X86::TCRETURNri64" data-ref-filename="llvm..X86..TCRETURNri64">TCRETURNri64</a>:</td></tr>
<tr><th id="2876">2876</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNmi64" title='llvm::X86::TCRETURNmi64' data-ref="llvm::X86::TCRETURNmi64" data-ref-filename="llvm..X86..TCRETURNmi64">TCRETURNmi64</a>:</td></tr>
<tr><th id="2877">2877</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2878">2878</th><td>  <b>default</b>:</td></tr>
<tr><th id="2879">2879</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2880">2880</th><td>  }</td></tr>
<tr><th id="2881">2881</th><td>}</td></tr>
<tr><th id="2882">2882</th><td></td></tr>
<tr><th id="2883">2883</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo26canMakeTailCallConditionalERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" title='llvm::X86InstrInfo::canMakeTailCallConditional' data-ref="_ZNK4llvm12X86InstrInfo26canMakeTailCallConditionalERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo26canMakeTailCallConditionalERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE">canMakeTailCallConditional</dfn>(</td></tr>
<tr><th id="2884">2884</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="284BranchCond" title='BranchCond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="284BranchCond" data-ref-filename="284BranchCond">BranchCond</dfn>,</td></tr>
<tr><th id="2885">2885</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="285TailCall" title='TailCall' data-type='const llvm::MachineInstr &amp;' data-ref="285TailCall" data-ref-filename="285TailCall">TailCall</dfn>) <em>const</em> {</td></tr>
<tr><th id="2886">2886</th><td>  <b>if</b> (<a class="local col5 ref" href="#285TailCall" title='TailCall' data-ref="285TailCall" data-ref-filename="285TailCall">TailCall</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNdi" title='llvm::X86::TCRETURNdi' data-ref="llvm::X86::TCRETURNdi" data-ref-filename="llvm..X86..TCRETURNdi">TCRETURNdi</a> &amp;&amp;</td></tr>
<tr><th id="2887">2887</th><td>      <a class="local col5 ref" href="#285TailCall" title='TailCall' data-ref="285TailCall" data-ref-filename="285TailCall">TailCall</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNdi64" title='llvm::X86::TCRETURNdi64' data-ref="llvm::X86::TCRETURNdi64" data-ref-filename="llvm..X86..TCRETURNdi64">TCRETURNdi64</a>) {</td></tr>
<tr><th id="2888">2888</th><td>    <i>// Only direct calls can be done with a conditional branch.</i></td></tr>
<tr><th id="2889">2889</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2890">2890</th><td>  }</td></tr>
<tr><th id="2891">2891</th><td></td></tr>
<tr><th id="2892">2892</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="286MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="286MF" data-ref-filename="286MF">MF</dfn> = <a class="local col5 ref" href="#285TailCall" title='TailCall' data-ref="285TailCall" data-ref-filename="285TailCall">TailCall</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2893">2893</th><td>  <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget13isTargetWin64Ev" title='llvm::X86Subtarget::isTargetWin64' data-ref="_ZNK4llvm12X86Subtarget13isTargetWin64Ev" data-ref-filename="_ZNK4llvm12X86Subtarget13isTargetWin64Ev">isTargetWin64</a>() &amp;&amp; <a class="local col6 ref" href="#286MF" title='MF' data-ref="286MF" data-ref-filename="286MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9hasWinCFIEv" title='llvm::MachineFunction::hasWinCFI' data-ref="_ZNK4llvm15MachineFunction9hasWinCFIEv" data-ref-filename="_ZNK4llvm15MachineFunction9hasWinCFIEv">hasWinCFI</a>()) {</td></tr>
<tr><th id="2894">2894</th><td>    <i>// Conditional tail calls confuse the Win64 unwinder.</i></td></tr>
<tr><th id="2895">2895</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2896">2896</th><td>  }</td></tr>
<tr><th id="2897">2897</th><td></td></tr>
<tr><th id="2898">2898</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(BranchCond.size() == <var>1</var>);</td></tr>
<tr><th id="2899">2899</th><td>  <b>if</b> (<a class="local col4 ref" href="#284BranchCond" title='BranchCond' data-ref="284BranchCond" data-ref-filename="284BranchCond">BranchCond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt; <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::LAST_VALID_COND" title='llvm::X86::LAST_VALID_COND' data-ref="llvm::X86::LAST_VALID_COND" data-ref-filename="llvm..X86..LAST_VALID_COND">LAST_VALID_COND</a>) {</td></tr>
<tr><th id="2900">2900</th><td>    <i>// Can't make a conditional tail call with this condition.</i></td></tr>
<tr><th id="2901">2901</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2902">2902</th><td>  }</td></tr>
<tr><th id="2903">2903</th><td></td></tr>
<tr><th id="2904">2904</th><td>  <em>const</em> <a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a> *<dfn class="local col7 decl" id="287X86FI" title='X86FI' data-type='const llvm::X86MachineFunctionInfo *' data-ref="287X86FI" data-ref-filename="287X86FI">X86FI</dfn> = <a class="local col6 ref" href="#286MF" title='MF' data-ref="286MF" data-ref-filename="286MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2905">2905</th><td>  <b>if</b> (<a class="local col7 ref" href="#287X86FI" title='X86FI' data-ref="287X86FI" data-ref-filename="287X86FI">X86FI</a>-&gt;<a class="ref fn" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo20getTCReturnAddrDeltaEv" title='llvm::X86MachineFunctionInfo::getTCReturnAddrDelta' data-ref="_ZNK4llvm22X86MachineFunctionInfo20getTCReturnAddrDeltaEv" data-ref-filename="_ZNK4llvm22X86MachineFunctionInfo20getTCReturnAddrDeltaEv">getTCReturnAddrDelta</a>() != <var>0</var> ||</td></tr>
<tr><th id="2906">2906</th><td>      <a class="local col5 ref" href="#285TailCall" title='TailCall' data-ref="285TailCall" data-ref-filename="285TailCall">TailCall</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>) {</td></tr>
<tr><th id="2907">2907</th><td>    <i>// A conditional tail call cannot do any stack adjustment.</i></td></tr>
<tr><th id="2908">2908</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2909">2909</th><td>  }</td></tr>
<tr><th id="2910">2910</th><td></td></tr>
<tr><th id="2911">2911</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2912">2912</th><td>}</td></tr>
<tr><th id="2913">2913</th><td></td></tr>
<tr><th id="2914">2914</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" title='llvm::X86InstrInfo::replaceBranchWithTailCall' data-ref="_ZNK4llvm12X86InstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE">replaceBranchWithTailCall</dfn>(</td></tr>
<tr><th id="2915">2915</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="288MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="288MBB" data-ref-filename="288MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="289BranchCond" title='BranchCond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="289BranchCond" data-ref-filename="289BranchCond">BranchCond</dfn>,</td></tr>
<tr><th id="2916">2916</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="290TailCall" title='TailCall' data-type='const llvm::MachineInstr &amp;' data-ref="290TailCall" data-ref-filename="290TailCall">TailCall</dfn>) <em>const</em> {</td></tr>
<tr><th id="2917">2917</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(canMakeTailCallConditional(BranchCond, TailCall));</td></tr>
<tr><th id="2918">2918</th><td></td></tr>
<tr><th id="2919">2919</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="291I" title='I' data-type='MachineBasicBlock::iterator' data-ref="291I" data-ref-filename="291I">I</dfn> = <a class="local col8 ref" href="#288MBB" title='MBB' data-ref="288MBB" data-ref-filename="288MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2920">2920</th><td>  <b>while</b> (<a class="local col1 ref" href="#291I" title='I' data-ref="291I" data-ref-filename="291I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#288MBB" title='MBB' data-ref="288MBB" data-ref-filename="288MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="2921">2921</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col1 ref" href="#291I" title='I' data-ref="291I" data-ref-filename="291I">I</a>;</td></tr>
<tr><th id="2922">2922</th><td>    <b>if</b> (<a class="local col1 ref" href="#291I" title='I' data-ref="291I" data-ref-filename="291I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="2923">2923</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2924">2924</th><td>    <b>if</b> (!<a class="local col1 ref" href="#291I" title='I' data-ref="291I" data-ref-filename="291I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="2925">2925</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(<var>0</var> &amp;&amp; <q>"Can't find the branch to replace!"</q>);</td></tr>
<tr><th id="2926">2926</th><td></td></tr>
<tr><th id="2927">2927</th><td>    <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col2 decl" id="292CC" title='CC' data-type='X86::CondCode' data-ref="292CC" data-ref-filename="292CC">CC</dfn> = <span class="namespace">X86::</span><a class="ref fn" href="#_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#291I" title='I' data-ref="291I" data-ref-filename="291I">I</a>);</td></tr>
<tr><th id="2928">2928</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(BranchCond.size() == <var>1</var>);</td></tr>
<tr><th id="2929">2929</th><td>    <b>if</b> (<a class="local col2 ref" href="#292CC" title='CC' data-ref="292CC" data-ref-filename="292CC">CC</a> != <a class="local col9 ref" href="#289BranchCond" title='BranchCond' data-ref="289BranchCond" data-ref-filename="289BranchCond">BranchCond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2930">2930</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2931">2931</th><td></td></tr>
<tr><th id="2932">2932</th><td>    <b>break</b>;</td></tr>
<tr><th id="2933">2933</th><td>  }</td></tr>
<tr><th id="2934">2934</th><td></td></tr>
<tr><th id="2935">2935</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="293Opc" title='Opc' data-type='unsigned int' data-ref="293Opc" data-ref-filename="293Opc">Opc</dfn> = <a class="local col0 ref" href="#290TailCall" title='TailCall' data-ref="290TailCall" data-ref-filename="290TailCall">TailCall</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNdi" title='llvm::X86::TCRETURNdi' data-ref="llvm::X86::TCRETURNdi" data-ref-filename="llvm..X86..TCRETURNdi">TCRETURNdi</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNdicc" title='llvm::X86::TCRETURNdicc' data-ref="llvm::X86::TCRETURNdicc" data-ref-filename="llvm..X86..TCRETURNdicc">TCRETURNdicc</a></td></tr>
<tr><th id="2936">2936</th><td>                                                         : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TCRETURNdi64cc" title='llvm::X86::TCRETURNdi64cc' data-ref="llvm::X86::TCRETURNdi64cc" data-ref-filename="llvm..X86..TCRETURNdi64cc">TCRETURNdi64cc</a>;</td></tr>
<tr><th id="2937">2937</th><td></td></tr>
<tr><th id="2938">2938</th><td>  <em>auto</em> <dfn class="local col4 decl" id="294MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="294MIB" data-ref-filename="294MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#288MBB" title='MBB' data-ref="288MBB" data-ref-filename="288MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#291I" title='I' data-ref="291I" data-ref-filename="291I">I</a>, <a class="local col8 ref" href="#288MBB" title='MBB' data-ref="288MBB" data-ref-filename="288MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#291I" title='I' data-ref="291I" data-ref-filename="291I">I</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#293Opc" title='Opc' data-ref="293Opc" data-ref-filename="293Opc">Opc</a>));</td></tr>
<tr><th id="2939">2939</th><td>  <a class="local col4 ref" href="#294MIB" title='MIB' data-ref="294MIB" data-ref-filename="294MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col0 ref" href="#290TailCall" title='TailCall' data-ref="290TailCall" data-ref-filename="290TailCall">TailCall</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)); <i>// Destination.</i></td></tr>
<tr><th id="2940">2940</th><td>  <a class="local col4 ref" href="#294MIB" title='MIB' data-ref="294MIB" data-ref-filename="294MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// Stack offset (not used).</i></td></tr>
<tr><th id="2941">2941</th><td>  <a class="local col4 ref" href="#294MIB" title='MIB' data-ref="294MIB" data-ref-filename="294MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col9 ref" href="#289BranchCond" title='BranchCond' data-ref="289BranchCond" data-ref-filename="289BranchCond">BranchCond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>); <i>// Condition.</i></td></tr>
<tr><th id="2942">2942</th><td>  <a class="local col4 ref" href="#294MIB" title='MIB' data-ref="294MIB" data-ref-filename="294MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::copyImplicitOps' data-ref="_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder15copyImplicitOpsERKNS_12MachineInstrE">copyImplicitOps</a>(<a class="local col0 ref" href="#290TailCall" title='TailCall' data-ref="290TailCall" data-ref-filename="290TailCall">TailCall</a>); <i>// Regmask and (imp-used) parameters.</i></td></tr>
<tr><th id="2943">2943</th><td></td></tr>
<tr><th id="2944">2944</th><td>  <i>// Add implicit uses and defs of all live regs potentially clobbered by the</i></td></tr>
<tr><th id="2945">2945</th><td><i>  // call. This way they still appear live across the call.</i></td></tr>
<tr><th id="2946">2946</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> <dfn class="local col5 decl" id="295LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="295LiveRegs" data-ref-filename="295LiveRegs">LiveRegs</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1ERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1ERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LivePhysRegsC1ERKNS_18TargetRegisterInfoE">(</a><a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="2947">2947</th><td>  <a class="local col5 ref" href="#295LiveRegs" title='LiveRegs' data-ref="295LiveRegs" data-ref-filename="295LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOuts' data-ref="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col8 ref" href="#288MBB" title='MBB' data-ref="288MBB" data-ref-filename="288MBB">MBB</a>);</td></tr>
<tr><th id="2948">2948</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt;, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="296Clobbers" title='Clobbers' data-type='SmallVector&lt;std::pair&lt;MCPhysReg, const MachineOperand *&gt;, 8&gt;' data-ref="296Clobbers" data-ref-filename="296Clobbers">Clobbers</dfn>;</td></tr>
<tr><th id="2949">2949</th><td>  <a class="local col5 ref" href="#295LiveRegs" title='LiveRegs' data-ref="295LiveRegs" data-ref-filename="295LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs11stepForwardERKNS_12MachineInstrERNS_15SmallVectorImplISt4pairItPKNS_14MachineOperandEEEE" title='llvm::LivePhysRegs::stepForward' data-ref="_ZN4llvm12LivePhysRegs11stepForwardERKNS_12MachineInstrERNS_15SmallVectorImplISt4pairItPKNS_14MachineOperandEEEE" data-ref-filename="_ZN4llvm12LivePhysRegs11stepForwardERKNS_12MachineInstrERNS_15SmallVectorImplISt4pairItPKNS_14MachineOperandEEEE">stepForward</a>(*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#294MIB" title='MIB' data-ref="294MIB" data-ref-filename="294MIB">MIB</a>, <span class='refarg'><a class="local col6 ref" href="#296Clobbers" title='Clobbers' data-ref="296Clobbers" data-ref-filename="296Clobbers">Clobbers</a></span>);</td></tr>
<tr><th id="2950">2950</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="297C" title='C' data-type='const std::pair&lt;unsigned short, const llvm::MachineOperand *&gt; &amp;' data-ref="297C" data-ref-filename="297C">C</dfn> : <a class="local col6 ref" href="#296Clobbers" title='Clobbers' data-ref="296Clobbers" data-ref-filename="296Clobbers">Clobbers</a>) {</td></tr>
<tr><th id="2951">2951</th><td>    <a class="local col4 ref" href="#294MIB" title='MIB' data-ref="294MIB" data-ref-filename="294MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#297C" title='C' data-ref="297C" data-ref-filename="297C">C</a>.<span class='ref field' title='std::pair&lt;unsigned short, const llvm::MachineOperand *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="2952">2952</th><td>    <a class="local col4 ref" href="#294MIB" title='MIB' data-ref="294MIB" data-ref-filename="294MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#297C" title='C' data-ref="297C" data-ref-filename="297C">C</a>.<span class='ref field' title='std::pair&lt;unsigned short, const llvm::MachineOperand *&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="2953">2953</th><td>  }</td></tr>
<tr><th id="2954">2954</th><td></td></tr>
<tr><th id="2955">2955</th><td>  <a class="local col1 ref" href="#291I" title='I' data-ref="291I" data-ref-filename="291I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2956">2956</th><td>}</td></tr>
<tr><th id="2957">2957</th><td></td></tr>
<tr><th id="2958">2958</th><td><i  data-doc="_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_">// Given a MBB and its TBB, find the FBB which was a fallthrough MBB (it may</i></td></tr>
<tr><th id="2959">2959</th><td><i  data-doc="_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_">// not be a fallthrough MBB now due to layout changes). Return nullptr if the</i></td></tr>
<tr><th id="2960">2960</th><td><i  data-doc="_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_">// fallthrough MBB cannot be identified.</i></td></tr>
<tr><th id="2961">2961</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl def fn" id="_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_" title='getFallThroughMBB' data-type='llvm::MachineBasicBlock * getFallThroughMBB(llvm::MachineBasicBlock * MBB, llvm::MachineBasicBlock * TBB)' data-ref="_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_" data-ref-filename="_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_">getFallThroughMBB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="298MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="298MBB" data-ref-filename="298MBB">MBB</dfn>,</td></tr>
<tr><th id="2962">2962</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="299TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="299TBB" data-ref-filename="299TBB">TBB</dfn>) {</td></tr>
<tr><th id="2963">2963</th><td>  <i>// Look for non-EHPad successors other than TBB. If we find exactly one, it</i></td></tr>
<tr><th id="2964">2964</th><td><i>  // is the fallthrough MBB. If we find zero, then TBB is both the target MBB</i></td></tr>
<tr><th id="2965">2965</th><td><i>  // and fallthrough MBB. If we find more than one, we cannot identify the</i></td></tr>
<tr><th id="2966">2966</th><td><i>  // fallthrough MBB and should return nullptr.</i></td></tr>
<tr><th id="2967">2967</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="300FallthroughBB" title='FallthroughBB' data-type='llvm::MachineBasicBlock *' data-ref="300FallthroughBB" data-ref-filename="300FallthroughBB">FallthroughBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2968">2968</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col1 decl" id="301SI" title='SI' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="301SI" data-ref-filename="301SI">SI</dfn> = <a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <dfn class="local col2 decl" id="302SE" title='SE' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="302SE" data-ref-filename="302SE">SE</dfn> = <a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col1 ref" href="#301SI" title='SI' data-ref="301SI" data-ref-filename="301SI">SI</a> <span class='ref fn' title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=" data-ref-filename="__gnu_cxx..operator!=">!=</span> <a class="local col2 ref" href="#302SE" title='SE' data-ref="302SE" data-ref-filename="302SE">SE</a>; <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++" data-ref-filename="__gnu_cxx..__normal_iterator..operator++">++</span><a class="local col1 ref" href="#301SI" title='SI' data-ref="301SI" data-ref-filename="301SI">SI</a>) {</td></tr>
<tr><th id="2969">2969</th><td>    <b>if</b> ((<span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col1 ref" href="#301SI" title='SI' data-ref="301SI" data-ref-filename="301SI">SI</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock7isEHPadEv" title='llvm::MachineBasicBlock::isEHPad' data-ref="_ZNK4llvm17MachineBasicBlock7isEHPadEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock7isEHPadEv">isEHPad</a>() || (<span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col1 ref" href="#301SI" title='SI' data-ref="301SI" data-ref-filename="301SI">SI</a> == <a class="local col9 ref" href="#299TBB" title='TBB' data-ref="299TBB" data-ref-filename="299TBB">TBB</a> &amp;&amp; <a class="local col0 ref" href="#300FallthroughBB" title='FallthroughBB' data-ref="300FallthroughBB" data-ref-filename="300FallthroughBB">FallthroughBB</a>))</td></tr>
<tr><th id="2970">2970</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2971">2971</th><td>    <i>// Return a nullptr if we found more than one fallthrough successor.</i></td></tr>
<tr><th id="2972">2972</th><td>    <b>if</b> (<a class="local col0 ref" href="#300FallthroughBB" title='FallthroughBB' data-ref="300FallthroughBB" data-ref-filename="300FallthroughBB">FallthroughBB</a> &amp;&amp; <a class="local col0 ref" href="#300FallthroughBB" title='FallthroughBB' data-ref="300FallthroughBB" data-ref-filename="300FallthroughBB">FallthroughBB</a> != <a class="local col9 ref" href="#299TBB" title='TBB' data-ref="299TBB" data-ref-filename="299TBB">TBB</a>)</td></tr>
<tr><th id="2973">2973</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="2974">2974</th><td>    <a class="local col0 ref" href="#300FallthroughBB" title='FallthroughBB' data-ref="300FallthroughBB" data-ref-filename="300FallthroughBB">FallthroughBB</a> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col1 ref" href="#301SI" title='SI' data-ref="301SI" data-ref-filename="301SI">SI</a>;</td></tr>
<tr><th id="2975">2975</th><td>  }</td></tr>
<tr><th id="2976">2976</th><td>  <b>return</b> <a class="local col0 ref" href="#300FallthroughBB" title='FallthroughBB' data-ref="300FallthroughBB" data-ref-filename="300FallthroughBB">FallthroughBB</a>;</td></tr>
<tr><th id="2977">2977</th><td>}</td></tr>
<tr><th id="2978">2978</th><td></td></tr>
<tr><th id="2979">2979</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb" title='llvm::X86InstrInfo::AnalyzeBranchImpl' data-ref="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb" data-ref-filename="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb">AnalyzeBranchImpl</dfn>(</td></tr>
<tr><th id="2980">2980</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="303MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="303MBB" data-ref-filename="303MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col4 decl" id="304TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="304TBB" data-ref-filename="304TBB">TBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col5 decl" id="305FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="305FBB" data-ref-filename="305FBB">FBB</dfn>,</td></tr>
<tr><th id="2981">2981</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col6 decl" id="306Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="306Cond" data-ref-filename="306Cond">Cond</dfn>,</td></tr>
<tr><th id="2982">2982</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col7 decl" id="307CondBranches" title='CondBranches' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="307CondBranches" data-ref-filename="307CondBranches">CondBranches</dfn>, <em>bool</em> <dfn class="local col8 decl" id="308AllowModify" title='AllowModify' data-type='bool' data-ref="308AllowModify" data-ref-filename="308AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="2983">2983</th><td></td></tr>
<tr><th id="2984">2984</th><td>  <i>// Start from the bottom of the block and work up, examining the</i></td></tr>
<tr><th id="2985">2985</th><td><i>  // terminator instructions.</i></td></tr>
<tr><th id="2986">2986</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="309I" title='I' data-type='MachineBasicBlock::iterator' data-ref="309I" data-ref-filename="309I">I</dfn> = <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2987">2987</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="310UnCondBrIter" title='UnCondBrIter' data-type='MachineBasicBlock::iterator' data-ref="310UnCondBrIter" data-ref-filename="310UnCondBrIter">UnCondBrIter</dfn> = <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2988">2988</th><td>  <b>while</b> (<a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="2989">2989</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a>;</td></tr>
<tr><th id="2990">2990</th><td>    <b>if</b> (<a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="2991">2991</th><td>      <b>continue</b>;</td></tr>
<tr><th id="2992">2992</th><td></td></tr>
<tr><th id="2993">2993</th><td>    <i>// Working from the bottom, when we see a non-terminator instruction, we're</i></td></tr>
<tr><th id="2994">2994</th><td><i>    // done.</i></td></tr>
<tr><th id="2995">2995</th><td>    <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a>))</td></tr>
<tr><th id="2996">2996</th><td>      <b>break</b>;</td></tr>
<tr><th id="2997">2997</th><td></td></tr>
<tr><th id="2998">2998</th><td>    <i>// A terminator that isn't a branch can't easily be handled by this</i></td></tr>
<tr><th id="2999">2999</th><td><i>    // analysis.</i></td></tr>
<tr><th id="3000">3000</th><td>    <b>if</b> (!<a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="3001">3001</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3002">3002</th><td></td></tr>
<tr><th id="3003">3003</th><td>    <i>// Handle unconditional branches.</i></td></tr>
<tr><th id="3004">3004</th><td>    <b>if</b> (<a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP_1" title='llvm::X86::JMP_1' data-ref="llvm::X86::JMP_1" data-ref-filename="llvm..X86..JMP_1">JMP_1</a>) {</td></tr>
<tr><th id="3005">3005</th><td>      <a class="local col0 ref" href="#310UnCondBrIter" title='UnCondBrIter' data-ref="310UnCondBrIter" data-ref-filename="310UnCondBrIter">UnCondBrIter</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a>;</td></tr>
<tr><th id="3006">3006</th><td></td></tr>
<tr><th id="3007">3007</th><td>      <b>if</b> (!<a class="local col8 ref" href="#308AllowModify" title='AllowModify' data-ref="308AllowModify" data-ref-filename="308AllowModify">AllowModify</a>) {</td></tr>
<tr><th id="3008">3008</th><td>        <a class="local col4 ref" href="#304TBB" title='TBB' data-ref="304TBB" data-ref-filename="304TBB">TBB</a> = <a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="3009">3009</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3010">3010</th><td>      }</td></tr>
<tr><th id="3011">3011</th><td></td></tr>
<tr><th id="3012">3012</th><td>      <i>// If the block has any instructions after a JMP, delete them.</i></td></tr>
<tr><th id="3013">3013</th><td>      <b>while</b> (<span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a>) <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="3014">3014</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3015">3015</th><td></td></tr>
<tr><th id="3016">3016</th><td>      <a class="local col6 ref" href="#306Cond" title='Cond' data-ref="306Cond" data-ref-filename="306Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="3017">3017</th><td>      <a class="local col5 ref" href="#305FBB" title='FBB' data-ref="305FBB" data-ref-filename="305FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3018">3018</th><td></td></tr>
<tr><th id="3019">3019</th><td>      <i>// Delete the JMP if it's equivalent to a fall-through.</i></td></tr>
<tr><th id="3020">3020</th><td>      <b>if</b> (<a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>())) {</td></tr>
<tr><th id="3021">3021</th><td>        <a class="local col4 ref" href="#304TBB" title='TBB' data-ref="304TBB" data-ref-filename="304TBB">TBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="3022">3022</th><td>        <a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3023">3023</th><td>        <a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="3024">3024</th><td>        <a class="local col0 ref" href="#310UnCondBrIter" title='UnCondBrIter' data-ref="310UnCondBrIter" data-ref-filename="310UnCondBrIter">UnCondBrIter</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="3025">3025</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3026">3026</th><td>      }</td></tr>
<tr><th id="3027">3027</th><td></td></tr>
<tr><th id="3028">3028</th><td>      <i>// TBB is used to indicate the unconditional destination.</i></td></tr>
<tr><th id="3029">3029</th><td>      <a class="local col4 ref" href="#304TBB" title='TBB' data-ref="304TBB" data-ref-filename="304TBB">TBB</a> = <a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="3030">3030</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3031">3031</th><td>    }</td></tr>
<tr><th id="3032">3032</th><td></td></tr>
<tr><th id="3033">3033</th><td>    <i>// Handle conditional branches.</i></td></tr>
<tr><th id="3034">3034</th><td>    <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col1 decl" id="311BranchCode" title='BranchCode' data-type='X86::CondCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</dfn> = <span class="namespace">X86::</span><a class="ref fn" href="#_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a>);</td></tr>
<tr><th id="3035">3035</th><td>    <b>if</b> (<a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>)</td></tr>
<tr><th id="3036">3036</th><td>      <b>return</b> <b>true</b>;  <i>// Can't handle indirect branch.</i></td></tr>
<tr><th id="3037">3037</th><td></td></tr>
<tr><th id="3038">3038</th><td>    <i>// In practice we should never have an undef eflags operand, if we do</i></td></tr>
<tr><th id="3039">3039</th><td><i>    // abort here as we are not prepared to preserve the flag.</i></td></tr>
<tr><th id="3040">3040</th><td>    <b>if</b> (<a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="3041">3041</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3042">3042</th><td></td></tr>
<tr><th id="3043">3043</th><td>    <i>// Working from the bottom, handle the first conditional branch.</i></td></tr>
<tr><th id="3044">3044</th><td>    <b>if</b> (<a class="local col6 ref" href="#306Cond" title='Cond' data-ref="306Cond" data-ref-filename="306Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="3045">3045</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="312TargetBB" title='TargetBB' data-type='llvm::MachineBasicBlock *' data-ref="312TargetBB" data-ref-filename="312TargetBB">TargetBB</dfn> = <a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="3046">3046</th><td>      <b>if</b> (<a class="local col8 ref" href="#308AllowModify" title='AllowModify' data-ref="308AllowModify" data-ref-filename="308AllowModify">AllowModify</a> &amp;&amp; <a class="local col0 ref" href="#310UnCondBrIter" title='UnCondBrIter' data-ref="310UnCondBrIter" data-ref-filename="310UnCondBrIter">UnCondBrIter</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp;</td></tr>
<tr><th id="3047">3047</th><td>          <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col2 ref" href="#312TargetBB" title='TargetBB' data-ref="312TargetBB" data-ref-filename="312TargetBB">TargetBB</a>)) {</td></tr>
<tr><th id="3048">3048</th><td>        <i>// If we can modify the code and it ends in something like:</i></td></tr>
<tr><th id="3049">3049</th><td><i>        //</i></td></tr>
<tr><th id="3050">3050</th><td><i>        //     jCC L1</i></td></tr>
<tr><th id="3051">3051</th><td><i>        //     jmp L2</i></td></tr>
<tr><th id="3052">3052</th><td><i>        //   L1:</i></td></tr>
<tr><th id="3053">3053</th><td><i>        //     ...</i></td></tr>
<tr><th id="3054">3054</th><td><i>        //   L2:</i></td></tr>
<tr><th id="3055">3055</th><td><i>        //</i></td></tr>
<tr><th id="3056">3056</th><td><i>        // Then we can change this to:</i></td></tr>
<tr><th id="3057">3057</th><td><i>        //</i></td></tr>
<tr><th id="3058">3058</th><td><i>        //     jnCC L2</i></td></tr>
<tr><th id="3059">3059</th><td><i>        //   L1:</i></td></tr>
<tr><th id="3060">3060</th><td><i>        //     ...</i></td></tr>
<tr><th id="3061">3061</th><td><i>        //   L2:</i></td></tr>
<tr><th id="3062">3062</th><td><i>        //</i></td></tr>
<tr><th id="3063">3063</th><td><i>        // Which is a bit more efficient.</i></td></tr>
<tr><th id="3064">3064</th><td><i>        // We conditionally jump to the fall-through block.</i></td></tr>
<tr><th id="3065">3065</th><td>        <a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a> = <a class="ref fn" href="#_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" title='llvm::X86::GetOppositeBranchCondition' data-ref="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" data-ref-filename="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE">GetOppositeBranchCondition</a>(<a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a>);</td></tr>
<tr><th id="3066">3066</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="313OldInst" title='OldInst' data-type='MachineBasicBlock::iterator' data-ref="313OldInst" data-ref-filename="313OldInst">OldInst</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a>;</td></tr>
<tr><th id="3067">3067</th><td></td></tr>
<tr><th id="3068">3068</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#310UnCondBrIter" title='UnCondBrIter' data-ref="310UnCondBrIter" data-ref-filename="310UnCondBrIter">UnCondBrIter</a>, <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JCC_1" title='llvm::X86::JCC_1' data-ref="llvm::X86::JCC_1" data-ref-filename="llvm..X86..JCC_1">JCC_1</a>))</td></tr>
<tr><th id="3069">3069</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col0 ref" href="#310UnCondBrIter" title='UnCondBrIter' data-ref="310UnCondBrIter" data-ref-filename="310UnCondBrIter">UnCondBrIter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>())</td></tr>
<tr><th id="3070">3070</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a>);</td></tr>
<tr><th id="3071">3071</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#310UnCondBrIter" title='UnCondBrIter' data-ref="310UnCondBrIter" data-ref-filename="310UnCondBrIter">UnCondBrIter</a>, <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP_1" title='llvm::X86::JMP_1' data-ref="llvm::X86::JMP_1" data-ref-filename="llvm..X86..JMP_1">JMP_1</a>))</td></tr>
<tr><th id="3072">3072</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col2 ref" href="#312TargetBB" title='TargetBB' data-ref="312TargetBB" data-ref-filename="312TargetBB">TargetBB</a>);</td></tr>
<tr><th id="3073">3073</th><td></td></tr>
<tr><th id="3074">3074</th><td>        <a class="local col3 ref" href="#313OldInst" title='OldInst' data-ref="313OldInst" data-ref-filename="313OldInst">OldInst</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3075">3075</th><td>        <a class="local col0 ref" href="#310UnCondBrIter" title='UnCondBrIter' data-ref="310UnCondBrIter" data-ref-filename="310UnCondBrIter">UnCondBrIter</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3076">3076</th><td></td></tr>
<tr><th id="3077">3077</th><td>        <i>// Restart the analysis.</i></td></tr>
<tr><th id="3078">3078</th><td>        <a class="local col0 ref" href="#310UnCondBrIter" title='UnCondBrIter' data-ref="310UnCondBrIter" data-ref-filename="310UnCondBrIter">UnCondBrIter</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="3079">3079</th><td>        <a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="3080">3080</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3081">3081</th><td>      }</td></tr>
<tr><th id="3082">3082</th><td></td></tr>
<tr><th id="3083">3083</th><td>      <a class="local col5 ref" href="#305FBB" title='FBB' data-ref="305FBB" data-ref-filename="305FBB">FBB</a> = <a class="local col4 ref" href="#304TBB" title='TBB' data-ref="304TBB" data-ref-filename="304TBB">TBB</a>;</td></tr>
<tr><th id="3084">3084</th><td>      <a class="local col4 ref" href="#304TBB" title='TBB' data-ref="304TBB" data-ref-filename="304TBB">TBB</a> = <a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="3085">3085</th><td>      <a class="local col6 ref" href="#306Cond" title='Cond' data-ref="306Cond" data-ref-filename="306Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a>));</td></tr>
<tr><th id="3086">3086</th><td>      <a class="local col7 ref" href="#307CondBranches" title='CondBranches' data-ref="307CondBranches" data-ref-filename="307CondBranches">CondBranches</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a>);</td></tr>
<tr><th id="3087">3087</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3088">3088</th><td>    }</td></tr>
<tr><th id="3089">3089</th><td></td></tr>
<tr><th id="3090">3090</th><td>    <i>// Handle subsequent conditional branches. Only handle the case where all</i></td></tr>
<tr><th id="3091">3091</th><td><i>    // conditional branches branch to the same destination and their condition</i></td></tr>
<tr><th id="3092">3092</th><td><i>    // opcodes fit one of the special multi-branch idioms.</i></td></tr>
<tr><th id="3093">3093</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Cond.size() == <var>1</var>);</td></tr>
<tr><th id="3094">3094</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TBB);</td></tr>
<tr><th id="3095">3095</th><td></td></tr>
<tr><th id="3096">3096</th><td>    <i>// If the conditions are the same, we can leave them alone.</i></td></tr>
<tr><th id="3097">3097</th><td>    <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col4 decl" id="314OldBranchCode" title='OldBranchCode' data-type='X86::CondCode' data-ref="314OldBranchCode" data-ref-filename="314OldBranchCode">OldBranchCode</dfn> = (<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a>)<a class="local col6 ref" href="#306Cond" title='Cond' data-ref="306Cond" data-ref-filename="306Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3098">3098</th><td>    <em>auto</em> <dfn class="local col5 decl" id="315NewTBB" title='NewTBB' data-type='llvm::MachineBasicBlock *' data-ref="315NewTBB" data-ref-filename="315NewTBB">NewTBB</dfn> = <a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="3099">3099</th><td>    <b>if</b> (<a class="local col4 ref" href="#314OldBranchCode" title='OldBranchCode' data-ref="314OldBranchCode" data-ref-filename="314OldBranchCode">OldBranchCode</a> == <a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a> &amp;&amp; <a class="local col4 ref" href="#304TBB" title='TBB' data-ref="304TBB" data-ref-filename="304TBB">TBB</a> == <a class="local col5 ref" href="#315NewTBB" title='NewTBB' data-ref="315NewTBB" data-ref-filename="315NewTBB">NewTBB</a>)</td></tr>
<tr><th id="3100">3100</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3101">3101</th><td></td></tr>
<tr><th id="3102">3102</th><td>    <i>// If they differ, see if they fit one of the known patterns. Theoretically,</i></td></tr>
<tr><th id="3103">3103</th><td><i>    // we could handle more patterns here, but we shouldn't expect to see them</i></td></tr>
<tr><th id="3104">3104</th><td><i>    // if instruction selection has done a reasonable job.</i></td></tr>
<tr><th id="3105">3105</th><td>    <b>if</b> (<a class="local col4 ref" href="#304TBB" title='TBB' data-ref="304TBB" data-ref-filename="304TBB">TBB</a> == <a class="local col5 ref" href="#315NewTBB" title='NewTBB' data-ref="315NewTBB" data-ref-filename="315NewTBB">NewTBB</a> &amp;&amp;</td></tr>
<tr><th id="3106">3106</th><td>               ((<a class="local col4 ref" href="#314OldBranchCode" title='OldBranchCode' data-ref="314OldBranchCode" data-ref-filename="314OldBranchCode">OldBranchCode</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_P" title='llvm::X86::COND_P' data-ref="llvm::X86::COND_P" data-ref-filename="llvm..X86..COND_P">COND_P</a> &amp;&amp; <a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>) ||</td></tr>
<tr><th id="3107">3107</th><td>                (<a class="local col4 ref" href="#314OldBranchCode" title='OldBranchCode' data-ref="314OldBranchCode" data-ref-filename="314OldBranchCode">OldBranchCode</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a> &amp;&amp; <a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_P" title='llvm::X86::COND_P' data-ref="llvm::X86::COND_P" data-ref-filename="llvm..X86..COND_P">COND_P</a>))) {</td></tr>
<tr><th id="3108">3108</th><td>      <a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE_OR_P" title='llvm::X86::COND_NE_OR_P' data-ref="llvm::X86::COND_NE_OR_P" data-ref-filename="llvm..X86..COND_NE_OR_P">COND_NE_OR_P</a>;</td></tr>
<tr><th id="3109">3109</th><td>    } <b>else</b> <b>if</b> ((<a class="local col4 ref" href="#314OldBranchCode" title='OldBranchCode' data-ref="314OldBranchCode" data-ref-filename="314OldBranchCode">OldBranchCode</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NP" title='llvm::X86::COND_NP' data-ref="llvm::X86::COND_NP" data-ref-filename="llvm..X86..COND_NP">COND_NP</a> &amp;&amp; <a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>) ||</td></tr>
<tr><th id="3110">3110</th><td>               (<a class="local col4 ref" href="#314OldBranchCode" title='OldBranchCode' data-ref="314OldBranchCode" data-ref-filename="314OldBranchCode">OldBranchCode</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a> &amp;&amp; <a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_P" title='llvm::X86::COND_P' data-ref="llvm::X86::COND_P" data-ref-filename="llvm..X86..COND_P">COND_P</a>)) {</td></tr>
<tr><th id="3111">3111</th><td>      <b>if</b> (<a class="local col5 ref" href="#315NewTBB" title='NewTBB' data-ref="315NewTBB" data-ref-filename="315NewTBB">NewTBB</a> != (<a class="local col5 ref" href="#305FBB" title='FBB' data-ref="305FBB" data-ref-filename="305FBB">FBB</a> ? <a class="local col5 ref" href="#305FBB" title='FBB' data-ref="305FBB" data-ref-filename="305FBB">FBB</a> : <a class="tu ref fn" href="#_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_" title='getFallThroughMBB' data-use='c' data-ref="_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_" data-ref-filename="_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_">getFallThroughMBB</a>(&amp;<a class="local col3 ref" href="#303MBB" title='MBB' data-ref="303MBB" data-ref-filename="303MBB">MBB</a>, <a class="local col4 ref" href="#304TBB" title='TBB' data-ref="304TBB" data-ref-filename="304TBB">TBB</a>)))</td></tr>
<tr><th id="3112">3112</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3113">3113</th><td></td></tr>
<tr><th id="3114">3114</th><td>      <i>// X86::COND_E_AND_NP usually has two different branch destinations.</i></td></tr>
<tr><th id="3115">3115</th><td><i>      //</i></td></tr>
<tr><th id="3116">3116</th><td><i>      // JP B1</i></td></tr>
<tr><th id="3117">3117</th><td><i>      // JE B2</i></td></tr>
<tr><th id="3118">3118</th><td><i>      // JMP B1</i></td></tr>
<tr><th id="3119">3119</th><td><i>      // B1:</i></td></tr>
<tr><th id="3120">3120</th><td><i>      // B2:</i></td></tr>
<tr><th id="3121">3121</th><td><i>      //</i></td></tr>
<tr><th id="3122">3122</th><td><i>      // Here this condition branches to B2 only if NP &amp;&amp; E. It has another</i></td></tr>
<tr><th id="3123">3123</th><td><i>      // equivalent form:</i></td></tr>
<tr><th id="3124">3124</th><td><i>      //</i></td></tr>
<tr><th id="3125">3125</th><td><i>      // JNE B1</i></td></tr>
<tr><th id="3126">3126</th><td><i>      // JNP B2</i></td></tr>
<tr><th id="3127">3127</th><td><i>      // JMP B1</i></td></tr>
<tr><th id="3128">3128</th><td><i>      // B1:</i></td></tr>
<tr><th id="3129">3129</th><td><i>      // B2:</i></td></tr>
<tr><th id="3130">3130</th><td><i>      //</i></td></tr>
<tr><th id="3131">3131</th><td><i>      // Similarly it branches to B2 only if E &amp;&amp; NP. That is why this condition</i></td></tr>
<tr><th id="3132">3132</th><td><i>      // is named with COND_E_AND_NP.</i></td></tr>
<tr><th id="3133">3133</th><td>      <a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E_AND_NP" title='llvm::X86::COND_E_AND_NP' data-ref="llvm::X86::COND_E_AND_NP" data-ref-filename="llvm..X86..COND_E_AND_NP">COND_E_AND_NP</a>;</td></tr>
<tr><th id="3134">3134</th><td>    } <b>else</b></td></tr>
<tr><th id="3135">3135</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3136">3136</th><td></td></tr>
<tr><th id="3137">3137</th><td>    <i>// Update the MachineOperand.</i></td></tr>
<tr><th id="3138">3138</th><td>    <a class="local col6 ref" href="#306Cond" title='Cond' data-ref="306Cond" data-ref-filename="306Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#311BranchCode" title='BranchCode' data-ref="311BranchCode" data-ref-filename="311BranchCode">BranchCode</a>);</td></tr>
<tr><th id="3139">3139</th><td>    <a class="local col7 ref" href="#307CondBranches" title='CondBranches' data-ref="307CondBranches" data-ref-filename="307CondBranches">CondBranches</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#309I" title='I' data-ref="309I" data-ref-filename="309I">I</a>);</td></tr>
<tr><th id="3140">3140</th><td>  }</td></tr>
<tr><th id="3141">3141</th><td></td></tr>
<tr><th id="3142">3142</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3143">3143</th><td>}</td></tr>
<tr><th id="3144">3144</th><td></td></tr>
<tr><th id="3145">3145</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::X86InstrInfo::analyzeBranch' data-ref="_ZNK4llvm12X86InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm12X86InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="316MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="316MBB" data-ref-filename="316MBB">MBB</dfn>,</td></tr>
<tr><th id="3146">3146</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col7 decl" id="317TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="317TBB" data-ref-filename="317TBB">TBB</dfn>,</td></tr>
<tr><th id="3147">3147</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col8 decl" id="318FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="318FBB" data-ref-filename="318FBB">FBB</dfn>,</td></tr>
<tr><th id="3148">3148</th><td>                                 <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="319Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="319Cond" data-ref-filename="319Cond">Cond</dfn>,</td></tr>
<tr><th id="3149">3149</th><td>                                 <em>bool</em> <dfn class="local col0 decl" id="320AllowModify" title='AllowModify' data-type='bool' data-ref="320AllowModify" data-ref-filename="320AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="3150">3150</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="321CondBranches" title='CondBranches' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="321CondBranches" data-ref-filename="321CondBranches">CondBranches</dfn>;</td></tr>
<tr><th id="3151">3151</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb" title='llvm::X86InstrInfo::AnalyzeBranchImpl' data-ref="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb" data-ref-filename="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb">AnalyzeBranchImpl</a>(<span class='refarg'><a class="local col6 ref" href="#316MBB" title='MBB' data-ref="316MBB" data-ref-filename="316MBB">MBB</a></span>, <span class='refarg'><a class="local col7 ref" href="#317TBB" title='TBB' data-ref="317TBB" data-ref-filename="317TBB">TBB</a></span>, <span class='refarg'><a class="local col8 ref" href="#318FBB" title='FBB' data-ref="318FBB" data-ref-filename="318FBB">FBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#319Cond" title='Cond' data-ref="319Cond" data-ref-filename="319Cond">Cond</a></span>, <span class='refarg'><a class="local col1 ref" href="#321CondBranches" title='CondBranches' data-ref="321CondBranches" data-ref-filename="321CondBranches">CondBranches</a></span>, <a class="local col0 ref" href="#320AllowModify" title='AllowModify' data-ref="320AllowModify" data-ref-filename="320AllowModify">AllowModify</a>);</td></tr>
<tr><th id="3152">3152</th><td>}</td></tr>
<tr><th id="3153">3153</th><td></td></tr>
<tr><th id="3154">3154</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb" title='llvm::X86InstrInfo::analyzeBranchPredicate' data-ref="_ZNK4llvm12X86InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb" data-ref-filename="_ZNK4llvm12X86InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb">analyzeBranchPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="322MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="322MBB" data-ref-filename="322MBB">MBB</dfn>,</td></tr>
<tr><th id="3155">3155</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate">MachineBranchPredicate</a> &amp;<dfn class="local col3 decl" id="323MBP" title='MBP' data-type='llvm::TargetInstrInfo::MachineBranchPredicate &amp;' data-ref="323MBP" data-ref-filename="323MBP">MBP</dfn>,</td></tr>
<tr><th id="3156">3156</th><td>                                          <em>bool</em> <dfn class="local col4 decl" id="324AllowModify" title='AllowModify' data-type='bool' data-ref="324AllowModify" data-ref-filename="324AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="3157">3157</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">std::placeholders</span>;</td></tr>
<tr><th id="3158">3158</th><td></td></tr>
<tr><th id="3159">3159</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="325Cond" title='Cond' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="325Cond" data-ref-filename="325Cond">Cond</dfn>;</td></tr>
<tr><th id="3160">3160</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="326CondBranches" title='CondBranches' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="326CondBranches" data-ref-filename="326CondBranches">CondBranches</dfn>;</td></tr>
<tr><th id="3161">3161</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb" title='llvm::X86InstrInfo::AnalyzeBranchImpl' data-ref="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb" data-ref-filename="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb">AnalyzeBranchImpl</a>(<span class='refarg'><a class="local col2 ref" href="#322MBB" title='MBB' data-ref="322MBB" data-ref-filename="322MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#323MBP" title='MBP' data-ref="323MBP" data-ref-filename="323MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest" title='llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..TrueDest">TrueDest</a></span>, <span class='refarg'><a class="local col3 ref" href="#323MBP" title='MBP' data-ref="323MBP" data-ref-filename="323MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest" title='llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..FalseDest">FalseDest</a></span>, <span class='refarg'><a class="local col5 ref" href="#325Cond" title='Cond' data-ref="325Cond" data-ref-filename="325Cond">Cond</a></span>, <span class='refarg'><a class="local col6 ref" href="#326CondBranches" title='CondBranches' data-ref="326CondBranches" data-ref-filename="326CondBranches">CondBranches</a></span>,</td></tr>
<tr><th id="3162">3162</th><td>                        <a class="local col4 ref" href="#324AllowModify" title='AllowModify' data-ref="324AllowModify" data-ref-filename="324AllowModify">AllowModify</a>))</td></tr>
<tr><th id="3163">3163</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3164">3164</th><td></td></tr>
<tr><th id="3165">3165</th><td>  <b>if</b> (<a class="local col5 ref" href="#325Cond" title='Cond' data-ref="325Cond" data-ref-filename="325Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="3166">3166</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3167">3167</th><td></td></tr>
<tr><th id="3168">3168</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBP.TrueDest &amp;&amp; <q>"expected!"</q>);</td></tr>
<tr><th id="3169">3169</th><td></td></tr>
<tr><th id="3170">3170</th><td>  <b>if</b> (!<a class="local col3 ref" href="#323MBP" title='MBP' data-ref="323MBP" data-ref-filename="323MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest" title='llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..FalseDest">FalseDest</a>)</td></tr>
<tr><th id="3171">3171</th><td>    <a class="local col3 ref" href="#323MBP" title='MBP' data-ref="323MBP" data-ref-filename="323MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest" title='llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..FalseDest">FalseDest</a> = <a class="local col2 ref" href="#322MBB" title='MBB' data-ref="322MBB" data-ref-filename="322MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm22ilist_node_with_parent11getNextNodeEv" title='llvm::ilist_node_with_parent::getNextNode' data-ref="_ZN4llvm22ilist_node_with_parent11getNextNodeEv" data-ref-filename="_ZN4llvm22ilist_node_with_parent11getNextNodeEv">getNextNode</a>();</td></tr>
<tr><th id="3172">3172</th><td></td></tr>
<tr><th id="3173">3173</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="327TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="327TRI" data-ref-filename="327TRI">TRI</dfn> = &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3174">3174</th><td></td></tr>
<tr><th id="3175">3175</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="328ConditionDef" title='ConditionDef' data-type='llvm::MachineInstr *' data-ref="328ConditionDef" data-ref-filename="328ConditionDef">ConditionDef</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3176">3176</th><td>  <em>bool</em> <dfn class="local col9 decl" id="329SingleUseCondition" title='SingleUseCondition' data-type='bool' data-ref="329SingleUseCondition" data-ref-filename="329SingleUseCondition">SingleUseCondition</dfn> = <b>true</b>;</td></tr>
<tr><th id="3177">3177</th><td></td></tr>
<tr><th id="3178">3178</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col0 decl" id="330I" title='I' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="330I" data-ref-filename="330I">I</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col2 ref" href="#322MBB" title='MBB' data-ref="322MBB" data-ref-filename="322MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>()), <dfn class="local col1 decl" id="331E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="331E" data-ref-filename="331E">E</dfn> = <a class="local col2 ref" href="#322MBB" title='MBB' data-ref="322MBB" data-ref-filename="322MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(); <a class="local col0 ref" href="#330I" title='I' data-ref="330I" data-ref-filename="330I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#331E" title='E' data-ref="331E" data-ref-filename="331E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#330I" title='I' data-ref="330I" data-ref-filename="330I">I</a>) {</td></tr>
<tr><th id="3179">3179</th><td>    <b>if</b> (<a class="local col0 ref" href="#330I" title='I' data-ref="330I" data-ref-filename="330I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <a class="local col7 ref" href="#327TRI" title='TRI' data-ref="327TRI" data-ref-filename="327TRI">TRI</a>)) {</td></tr>
<tr><th id="3180">3180</th><td>      <a class="local col8 ref" href="#328ConditionDef" title='ConditionDef' data-ref="328ConditionDef" data-ref-filename="328ConditionDef">ConditionDef</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#330I" title='I' data-ref="330I" data-ref-filename="330I">I</a>;</td></tr>
<tr><th id="3181">3181</th><td>      <b>break</b>;</td></tr>
<tr><th id="3182">3182</th><td>    }</td></tr>
<tr><th id="3183">3183</th><td></td></tr>
<tr><th id="3184">3184</th><td>    <b>if</b> (<a class="local col0 ref" href="#330I" title='I' data-ref="330I" data-ref-filename="330I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <a class="local col7 ref" href="#327TRI" title='TRI' data-ref="327TRI" data-ref-filename="327TRI">TRI</a>))</td></tr>
<tr><th id="3185">3185</th><td>      <a class="local col9 ref" href="#329SingleUseCondition" title='SingleUseCondition' data-ref="329SingleUseCondition" data-ref-filename="329SingleUseCondition">SingleUseCondition</a> = <b>false</b>;</td></tr>
<tr><th id="3186">3186</th><td>  }</td></tr>
<tr><th id="3187">3187</th><td></td></tr>
<tr><th id="3188">3188</th><td>  <b>if</b> (!<a class="local col8 ref" href="#328ConditionDef" title='ConditionDef' data-ref="328ConditionDef" data-ref-filename="328ConditionDef">ConditionDef</a>)</td></tr>
<tr><th id="3189">3189</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3190">3190</th><td></td></tr>
<tr><th id="3191">3191</th><td>  <b>if</b> (<a class="local col9 ref" href="#329SingleUseCondition" title='SingleUseCondition' data-ref="329SingleUseCondition" data-ref-filename="329SingleUseCondition">SingleUseCondition</a>) {</td></tr>
<tr><th id="3192">3192</th><td>    <b>for</b> (<em>auto</em> *<dfn class="local col2 decl" id="332Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="332Succ" data-ref-filename="332Succ">Succ</dfn> : <a class="local col2 ref" href="#322MBB" title='MBB' data-ref="322MBB" data-ref-filename="322MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="3193">3193</th><td>      <b>if</b> (<a class="local col2 ref" href="#332Succ" title='Succ' data-ref="332Succ" data-ref-filename="332Succ">Succ</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>))</td></tr>
<tr><th id="3194">3194</th><td>        <a class="local col9 ref" href="#329SingleUseCondition" title='SingleUseCondition' data-ref="329SingleUseCondition" data-ref-filename="329SingleUseCondition">SingleUseCondition</a> = <b>false</b>;</td></tr>
<tr><th id="3195">3195</th><td>  }</td></tr>
<tr><th id="3196">3196</th><td></td></tr>
<tr><th id="3197">3197</th><td>  <a class="local col3 ref" href="#323MBP" title='MBP' data-ref="323MBP" data-ref-filename="323MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef" title='llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..ConditionDef">ConditionDef</a> = <a class="local col8 ref" href="#328ConditionDef" title='ConditionDef' data-ref="328ConditionDef" data-ref-filename="328ConditionDef">ConditionDef</a>;</td></tr>
<tr><th id="3198">3198</th><td>  <a class="local col3 ref" href="#323MBP" title='MBP' data-ref="323MBP" data-ref-filename="323MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition" title='llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..SingleUseCondition">SingleUseCondition</a> = <a class="local col9 ref" href="#329SingleUseCondition" title='SingleUseCondition' data-ref="329SingleUseCondition" data-ref-filename="329SingleUseCondition">SingleUseCondition</a>;</td></tr>
<tr><th id="3199">3199</th><td></td></tr>
<tr><th id="3200">3200</th><td>  <i>// Currently we only recognize the simple pattern:</i></td></tr>
<tr><th id="3201">3201</th><td><i>  //</i></td></tr>
<tr><th id="3202">3202</th><td><i>  //   test %reg, %reg</i></td></tr>
<tr><th id="3203">3203</th><td><i>  //   je %label</i></td></tr>
<tr><th id="3204">3204</th><td><i>  //</i></td></tr>
<tr><th id="3205">3205</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="333TestOpcode" title='TestOpcode' data-type='const unsigned int' data-ref="333TestOpcode" data-ref-filename="333TestOpcode">TestOpcode</dfn> =</td></tr>
<tr><th id="3206">3206</th><td>      <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64rr" title='llvm::X86::TEST64rr' data-ref="llvm::X86::TEST64rr" data-ref-filename="llvm..X86..TEST64rr">TEST64rr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32rr" title='llvm::X86::TEST32rr' data-ref="llvm::X86::TEST32rr" data-ref-filename="llvm..X86..TEST32rr">TEST32rr</a>;</td></tr>
<tr><th id="3207">3207</th><td></td></tr>
<tr><th id="3208">3208</th><td>  <b>if</b> (<a class="local col8 ref" href="#328ConditionDef" title='ConditionDef' data-ref="328ConditionDef" data-ref-filename="328ConditionDef">ConditionDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col3 ref" href="#333TestOpcode" title='TestOpcode' data-ref="333TestOpcode" data-ref-filename="333TestOpcode">TestOpcode</a> &amp;&amp;</td></tr>
<tr><th id="3209">3209</th><td>      <a class="local col8 ref" href="#328ConditionDef" title='ConditionDef' data-ref="328ConditionDef" data-ref-filename="328ConditionDef">ConditionDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="3210">3210</th><td>      <a class="local col8 ref" href="#328ConditionDef" title='ConditionDef' data-ref="328ConditionDef" data-ref-filename="328ConditionDef">ConditionDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col8 ref" href="#328ConditionDef" title='ConditionDef' data-ref="328ConditionDef" data-ref-filename="328ConditionDef">ConditionDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="3211">3211</th><td>      (<a class="local col5 ref" href="#325Cond" title='Cond' data-ref="325Cond" data-ref-filename="325Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a> || <a class="local col5 ref" href="#325Cond" title='Cond' data-ref="325Cond" data-ref-filename="325Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a>)) {</td></tr>
<tr><th id="3212">3212</th><td>    <a class="local col3 ref" href="#323MBP" title='MBP' data-ref="323MBP" data-ref-filename="323MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::LHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::LHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::LHS" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..LHS">LHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::operator=' data-ref="_ZN4llvm14MachineOperandaSERKS0_" data-ref-filename="_ZN4llvm14MachineOperandaSERKS0_">=</a> <a class="local col8 ref" href="#328ConditionDef" title='ConditionDef' data-ref="328ConditionDef" data-ref-filename="328ConditionDef">ConditionDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3213">3213</th><td>    <a class="local col3 ref" href="#323MBP" title='MBP' data-ref="323MBP" data-ref-filename="323MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::RHS" title='llvm::TargetInstrInfo::MachineBranchPredicate::RHS' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::RHS" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..RHS">RHS</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::operator=' data-ref="_ZN4llvm14MachineOperandaSEOS0_" data-ref-filename="_ZN4llvm14MachineOperandaSEOS0_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>);</td></tr>
<tr><th id="3214">3214</th><td>    <a class="local col3 ref" href="#323MBP" title='MBP' data-ref="323MBP" data-ref-filename="323MBP">MBP</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::Predicate" title='llvm::TargetInstrInfo::MachineBranchPredicate::Predicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::Predicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..Predicate">Predicate</a> = <a class="local col5 ref" href="#325Cond" title='Cond' data-ref="325Cond" data-ref-filename="325Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a></td></tr>
<tr><th id="3215">3215</th><td>                        ? <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate">MachineBranchPredicate</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE" title='llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..PRED_NE">PRED_NE</a></td></tr>
<tr><th id="3216">3216</th><td>                        : <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate">MachineBranchPredicate</a>::<a class="enum" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ" title='llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ" data-ref-filename="llvm..TargetInstrInfo..MachineBranchPredicate..PRED_EQ">PRED_EQ</a>;</td></tr>
<tr><th id="3217">3217</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3218">3218</th><td>  }</td></tr>
<tr><th id="3219">3219</th><td></td></tr>
<tr><th id="3220">3220</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3221">3221</th><td>}</td></tr>
<tr><th id="3222">3222</th><td></td></tr>
<tr><th id="3223">3223</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::X86InstrInfo::removeBranch' data-ref="_ZNK4llvm12X86InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm12X86InstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="334MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="334MBB" data-ref-filename="334MBB">MBB</dfn>,</td></tr>
<tr><th id="3224">3224</th><td>                                    <em>int</em> *<dfn class="local col5 decl" id="335BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="335BytesRemoved" data-ref-filename="335BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="3225">3225</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesRemoved &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="3226">3226</th><td></td></tr>
<tr><th id="3227">3227</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="336I" title='I' data-type='MachineBasicBlock::iterator' data-ref="336I" data-ref-filename="336I">I</dfn> = <a class="local col4 ref" href="#334MBB" title='MBB' data-ref="334MBB" data-ref-filename="334MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="3228">3228</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="337Count" title='Count' data-type='unsigned int' data-ref="337Count" data-ref-filename="337Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="3229">3229</th><td></td></tr>
<tr><th id="3230">3230</th><td>  <b>while</b> (<a class="local col6 ref" href="#336I" title='I' data-ref="336I" data-ref-filename="336I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#334MBB" title='MBB' data-ref="334MBB" data-ref-filename="334MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) {</td></tr>
<tr><th id="3231">3231</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col6 ref" href="#336I" title='I' data-ref="336I" data-ref-filename="336I">I</a>;</td></tr>
<tr><th id="3232">3232</th><td>    <b>if</b> (<a class="local col6 ref" href="#336I" title='I' data-ref="336I" data-ref-filename="336I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="3233">3233</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3234">3234</th><td>    <b>if</b> (<a class="local col6 ref" href="#336I" title='I' data-ref="336I" data-ref-filename="336I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP_1" title='llvm::X86::JMP_1' data-ref="llvm::X86::JMP_1" data-ref-filename="llvm..X86..JMP_1">JMP_1</a> &amp;&amp;</td></tr>
<tr><th id="3235">3235</th><td>        <span class="namespace">X86::</span><a class="ref fn" href="#_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#336I" title='I' data-ref="336I" data-ref-filename="336I">I</a>) == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>)</td></tr>
<tr><th id="3236">3236</th><td>      <b>break</b>;</td></tr>
<tr><th id="3237">3237</th><td>    <i>// Remove the branch.</i></td></tr>
<tr><th id="3238">3238</th><td>    <a class="local col6 ref" href="#336I" title='I' data-ref="336I" data-ref-filename="336I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3239">3239</th><td>    <a class="local col6 ref" href="#336I" title='I' data-ref="336I" data-ref-filename="336I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col4 ref" href="#334MBB" title='MBB' data-ref="334MBB" data-ref-filename="334MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="3240">3240</th><td>    ++<a class="local col7 ref" href="#337Count" title='Count' data-ref="337Count" data-ref-filename="337Count">Count</a>;</td></tr>
<tr><th id="3241">3241</th><td>  }</td></tr>
<tr><th id="3242">3242</th><td></td></tr>
<tr><th id="3243">3243</th><td>  <b>return</b> <a class="local col7 ref" href="#337Count" title='Count' data-ref="337Count" data-ref-filename="337Count">Count</a>;</td></tr>
<tr><th id="3244">3244</th><td>}</td></tr>
<tr><th id="3245">3245</th><td></td></tr>
<tr><th id="3246">3246</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::X86InstrInfo::insertBranch' data-ref="_ZNK4llvm12X86InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm12X86InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="338MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="338MBB" data-ref-filename="338MBB">MBB</dfn>,</td></tr>
<tr><th id="3247">3247</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="339TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="339TBB" data-ref-filename="339TBB">TBB</dfn>,</td></tr>
<tr><th id="3248">3248</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="340FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="340FBB" data-ref-filename="340FBB">FBB</dfn>,</td></tr>
<tr><th id="3249">3249</th><td>                                    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="341Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="341Cond" data-ref-filename="341Cond">Cond</dfn>,</td></tr>
<tr><th id="3250">3250</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="342DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="342DL" data-ref-filename="342DL">DL</dfn>,</td></tr>
<tr><th id="3251">3251</th><td>                                    <em>int</em> *<dfn class="local col3 decl" id="343BytesAdded" title='BytesAdded' data-type='int *' data-ref="343BytesAdded" data-ref-filename="343BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="3252">3252</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="3253">3253</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TBB &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="3254">3254</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Cond.size() == <var>1</var> || Cond.size() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="3255">3255</th><td>         <q>"X86 branch conditions have one component!"</q>);</td></tr>
<tr><th id="3256">3256</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesAdded &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="3257">3257</th><td></td></tr>
<tr><th id="3258">3258</th><td>  <b>if</b> (<a class="local col1 ref" href="#341Cond" title='Cond' data-ref="341Cond" data-ref-filename="341Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>()) {</td></tr>
<tr><th id="3259">3259</th><td>    <i>// Unconditional branch?</i></td></tr>
<tr><th id="3260">3260</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!FBB &amp;&amp; <q>"Unconditional branch with multiple successors!"</q>);</td></tr>
<tr><th id="3261">3261</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col8 ref" href="#338MBB" title='MBB' data-ref="338MBB" data-ref-filename="338MBB">MBB</a>, <a class="local col2 ref" href="#342DL" title='DL' data-ref="342DL" data-ref-filename="342DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP_1" title='llvm::X86::JMP_1' data-ref="llvm::X86::JMP_1" data-ref-filename="llvm..X86..JMP_1">JMP_1</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col9 ref" href="#339TBB" title='TBB' data-ref="339TBB" data-ref-filename="339TBB">TBB</a>);</td></tr>
<tr><th id="3262">3262</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="3263">3263</th><td>  }</td></tr>
<tr><th id="3264">3264</th><td></td></tr>
<tr><th id="3265">3265</th><td>  <i>// If FBB is null, it is implied to be a fall-through block.</i></td></tr>
<tr><th id="3266">3266</th><td>  <em>bool</em> <dfn class="local col4 decl" id="344FallThru" title='FallThru' data-type='bool' data-ref="344FallThru" data-ref-filename="344FallThru">FallThru</dfn> = <a class="local col0 ref" href="#340FBB" title='FBB' data-ref="340FBB" data-ref-filename="340FBB">FBB</a> == <b>nullptr</b>;</td></tr>
<tr><th id="3267">3267</th><td></td></tr>
<tr><th id="3268">3268</th><td>  <i>// Conditional branch.</i></td></tr>
<tr><th id="3269">3269</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="345Count" title='Count' data-type='unsigned int' data-ref="345Count" data-ref-filename="345Count">Count</dfn> = <var>0</var>;</td></tr>
<tr><th id="3270">3270</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col6 decl" id="346CC" title='CC' data-type='X86::CondCode' data-ref="346CC" data-ref-filename="346CC">CC</dfn> = (<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a>)<a class="local col1 ref" href="#341Cond" title='Cond' data-ref="341Cond" data-ref-filename="341Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3271">3271</th><td>  <b>switch</b> (<a class="local col6 ref" href="#346CC" title='CC' data-ref="346CC" data-ref-filename="346CC">CC</a>) {</td></tr>
<tr><th id="3272">3272</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE_OR_P" title='llvm::X86::COND_NE_OR_P' data-ref="llvm::X86::COND_NE_OR_P" data-ref-filename="llvm..X86..COND_NE_OR_P">COND_NE_OR_P</a>:</td></tr>
<tr><th id="3273">3273</th><td>    <i>// Synthesize NE_OR_P with two branches.</i></td></tr>
<tr><th id="3274">3274</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col8 ref" href="#338MBB" title='MBB' data-ref="338MBB" data-ref-filename="338MBB">MBB</a>, <a class="local col2 ref" href="#342DL" title='DL' data-ref="342DL" data-ref-filename="342DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JCC_1" title='llvm::X86::JCC_1' data-ref="llvm::X86::JCC_1" data-ref-filename="llvm..X86..JCC_1">JCC_1</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col9 ref" href="#339TBB" title='TBB' data-ref="339TBB" data-ref-filename="339TBB">TBB</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>);</td></tr>
<tr><th id="3275">3275</th><td>    ++<a class="local col5 ref" href="#345Count" title='Count' data-ref="345Count" data-ref-filename="345Count">Count</a>;</td></tr>
<tr><th id="3276">3276</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col8 ref" href="#338MBB" title='MBB' data-ref="338MBB" data-ref-filename="338MBB">MBB</a>, <a class="local col2 ref" href="#342DL" title='DL' data-ref="342DL" data-ref-filename="342DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JCC_1" title='llvm::X86::JCC_1' data-ref="llvm::X86::JCC_1" data-ref-filename="llvm..X86..JCC_1">JCC_1</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col9 ref" href="#339TBB" title='TBB' data-ref="339TBB" data-ref-filename="339TBB">TBB</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_P" title='llvm::X86::COND_P' data-ref="llvm::X86::COND_P" data-ref-filename="llvm..X86..COND_P">COND_P</a>);</td></tr>
<tr><th id="3277">3277</th><td>    ++<a class="local col5 ref" href="#345Count" title='Count' data-ref="345Count" data-ref-filename="345Count">Count</a>;</td></tr>
<tr><th id="3278">3278</th><td>    <b>break</b>;</td></tr>
<tr><th id="3279">3279</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E_AND_NP" title='llvm::X86::COND_E_AND_NP' data-ref="llvm::X86::COND_E_AND_NP" data-ref-filename="llvm..X86..COND_E_AND_NP">COND_E_AND_NP</a>:</td></tr>
<tr><th id="3280">3280</th><td>    <i>// Use the next block of MBB as FBB if it is null.</i></td></tr>
<tr><th id="3281">3281</th><td>    <b>if</b> (<a class="local col0 ref" href="#340FBB" title='FBB' data-ref="340FBB" data-ref-filename="340FBB">FBB</a> == <b>nullptr</b>) {</td></tr>
<tr><th id="3282">3282</th><td>      <a class="local col0 ref" href="#340FBB" title='FBB' data-ref="340FBB" data-ref-filename="340FBB">FBB</a> = <a class="tu ref fn" href="#_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_" title='getFallThroughMBB' data-use='c' data-ref="_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_" data-ref-filename="_ZL17getFallThroughMBBPN4llvm17MachineBasicBlockES1_">getFallThroughMBB</a>(&amp;<a class="local col8 ref" href="#338MBB" title='MBB' data-ref="338MBB" data-ref-filename="338MBB">MBB</a>, <a class="local col9 ref" href="#339TBB" title='TBB' data-ref="339TBB" data-ref-filename="339TBB">TBB</a>);</td></tr>
<tr><th id="3283">3283</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FBB &amp;&amp; <q>"MBB cannot be the last block in function when the false "</q></td></tr>
<tr><th id="3284">3284</th><td>                    <q>"body is a fall-through."</q>);</td></tr>
<tr><th id="3285">3285</th><td>    }</td></tr>
<tr><th id="3286">3286</th><td>    <i>// Synthesize COND_E_AND_NP with two branches.</i></td></tr>
<tr><th id="3287">3287</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col8 ref" href="#338MBB" title='MBB' data-ref="338MBB" data-ref-filename="338MBB">MBB</a>, <a class="local col2 ref" href="#342DL" title='DL' data-ref="342DL" data-ref-filename="342DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JCC_1" title='llvm::X86::JCC_1' data-ref="llvm::X86::JCC_1" data-ref-filename="llvm..X86..JCC_1">JCC_1</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col0 ref" href="#340FBB" title='FBB' data-ref="340FBB" data-ref-filename="340FBB">FBB</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>);</td></tr>
<tr><th id="3288">3288</th><td>    ++<a class="local col5 ref" href="#345Count" title='Count' data-ref="345Count" data-ref-filename="345Count">Count</a>;</td></tr>
<tr><th id="3289">3289</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col8 ref" href="#338MBB" title='MBB' data-ref="338MBB" data-ref-filename="338MBB">MBB</a>, <a class="local col2 ref" href="#342DL" title='DL' data-ref="342DL" data-ref-filename="342DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JCC_1" title='llvm::X86::JCC_1' data-ref="llvm::X86::JCC_1" data-ref-filename="llvm..X86..JCC_1">JCC_1</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col9 ref" href="#339TBB" title='TBB' data-ref="339TBB" data-ref-filename="339TBB">TBB</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NP" title='llvm::X86::COND_NP' data-ref="llvm::X86::COND_NP" data-ref-filename="llvm..X86..COND_NP">COND_NP</a>);</td></tr>
<tr><th id="3290">3290</th><td>    ++<a class="local col5 ref" href="#345Count" title='Count' data-ref="345Count" data-ref-filename="345Count">Count</a>;</td></tr>
<tr><th id="3291">3291</th><td>    <b>break</b>;</td></tr>
<tr><th id="3292">3292</th><td>  <b>default</b>: {</td></tr>
<tr><th id="3293">3293</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col8 ref" href="#338MBB" title='MBB' data-ref="338MBB" data-ref-filename="338MBB">MBB</a>, <a class="local col2 ref" href="#342DL" title='DL' data-ref="342DL" data-ref-filename="342DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JCC_1" title='llvm::X86::JCC_1' data-ref="llvm::X86::JCC_1" data-ref-filename="llvm..X86..JCC_1">JCC_1</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col9 ref" href="#339TBB" title='TBB' data-ref="339TBB" data-ref-filename="339TBB">TBB</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#346CC" title='CC' data-ref="346CC" data-ref-filename="346CC">CC</a>);</td></tr>
<tr><th id="3294">3294</th><td>    ++<a class="local col5 ref" href="#345Count" title='Count' data-ref="345Count" data-ref-filename="345Count">Count</a>;</td></tr>
<tr><th id="3295">3295</th><td>  }</td></tr>
<tr><th id="3296">3296</th><td>  }</td></tr>
<tr><th id="3297">3297</th><td>  <b>if</b> (!<a class="local col4 ref" href="#344FallThru" title='FallThru' data-ref="344FallThru" data-ref-filename="344FallThru">FallThru</a>) {</td></tr>
<tr><th id="3298">3298</th><td>    <i>// Two-way Conditional branch. Insert the second branch.</i></td></tr>
<tr><th id="3299">3299</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col8 ref" href="#338MBB" title='MBB' data-ref="338MBB" data-ref-filename="338MBB">MBB</a>, <a class="local col2 ref" href="#342DL" title='DL' data-ref="342DL" data-ref-filename="342DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::JMP_1" title='llvm::X86::JMP_1' data-ref="llvm::X86::JMP_1" data-ref-filename="llvm..X86..JMP_1">JMP_1</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col0 ref" href="#340FBB" title='FBB' data-ref="340FBB" data-ref-filename="340FBB">FBB</a>);</td></tr>
<tr><th id="3300">3300</th><td>    ++<a class="local col5 ref" href="#345Count" title='Count' data-ref="345Count" data-ref-filename="345Count">Count</a>;</td></tr>
<tr><th id="3301">3301</th><td>  }</td></tr>
<tr><th id="3302">3302</th><td>  <b>return</b> <a class="local col5 ref" href="#345Count" title='Count' data-ref="345Count" data-ref-filename="345Count">Count</a>;</td></tr>
<tr><th id="3303">3303</th><td>}</td></tr>
<tr><th id="3304">3304</th><td></td></tr>
<tr><th id="3305">3305</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" title='llvm::X86InstrInfo::canInsertSelect' data-ref="_ZNK4llvm12X86InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" data-ref-filename="_ZNK4llvm12X86InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="347MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="347MBB" data-ref-filename="347MBB">MBB</dfn>,</td></tr>
<tr><th id="3306">3306</th><td>                                   <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="348Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="348Cond" data-ref-filename="348Cond">Cond</dfn>,</td></tr>
<tr><th id="3307">3307</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="349DstReg" title='DstReg' data-type='llvm::Register' data-ref="349DstReg" data-ref-filename="349DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="350TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="350TrueReg" data-ref-filename="350TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="3308">3308</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="351FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="351FalseReg" data-ref-filename="351FalseReg">FalseReg</dfn>, <em>int</em> &amp;<dfn class="local col2 decl" id="352CondCycles" title='CondCycles' data-type='int &amp;' data-ref="352CondCycles" data-ref-filename="352CondCycles">CondCycles</dfn>,</td></tr>
<tr><th id="3309">3309</th><td>                                   <em>int</em> &amp;<dfn class="local col3 decl" id="353TrueCycles" title='TrueCycles' data-type='int &amp;' data-ref="353TrueCycles" data-ref-filename="353TrueCycles">TrueCycles</dfn>, <em>int</em> &amp;<dfn class="local col4 decl" id="354FalseCycles" title='FalseCycles' data-type='int &amp;' data-ref="354FalseCycles" data-ref-filename="354FalseCycles">FalseCycles</dfn>) <em>const</em> {</td></tr>
<tr><th id="3310">3310</th><td>  <i>// Not all subtargets have cmov instructions.</i></td></tr>
<tr><th id="3311">3311</th><td>  <b>if</b> (!<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasCMovEv" title='llvm::X86Subtarget::hasCMov' data-ref="_ZNK4llvm12X86Subtarget7hasCMovEv" data-ref-filename="_ZNK4llvm12X86Subtarget7hasCMovEv">hasCMov</a>())</td></tr>
<tr><th id="3312">3312</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3313">3313</th><td>  <b>if</b> (<a class="local col8 ref" href="#348Cond" title='Cond' data-ref="348Cond" data-ref-filename="348Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="3314">3314</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3315">3315</th><td>  <i>// We cannot do the composite conditions, at least not in SSA form.</i></td></tr>
<tr><th id="3316">3316</th><td>  <b>if</b> ((<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a>)<a class="local col8 ref" href="#348Cond" title='Cond' data-ref="348Cond" data-ref-filename="348Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt; <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::LAST_VALID_COND" title='llvm::X86::LAST_VALID_COND' data-ref="llvm::X86::LAST_VALID_COND" data-ref-filename="llvm..X86..LAST_VALID_COND">LAST_VALID_COND</a>)</td></tr>
<tr><th id="3317">3317</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3318">3318</th><td></td></tr>
<tr><th id="3319">3319</th><td>  <i>// Check register classes.</i></td></tr>
<tr><th id="3320">3320</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="355MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="355MRI" data-ref-filename="355MRI">MRI</dfn> = <a class="local col7 ref" href="#347MBB" title='MBB' data-ref="347MBB" data-ref-filename="347MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3321">3321</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="356RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="356RC" data-ref-filename="356RC">RC</dfn> =</td></tr>
<tr><th id="3322">3322</th><td>    <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(<a class="local col5 ref" href="#355MRI" title='MRI' data-ref="355MRI" data-ref-filename="355MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#350TrueReg" title='TrueReg' data-ref="350TrueReg" data-ref-filename="350TrueReg">TrueReg</a>), <a class="local col5 ref" href="#355MRI" title='MRI' data-ref="355MRI" data-ref-filename="355MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#351FalseReg" title='FalseReg' data-ref="351FalseReg" data-ref-filename="351FalseReg">FalseReg</a>));</td></tr>
<tr><th id="3323">3323</th><td>  <b>if</b> (!<a class="local col6 ref" href="#356RC" title='RC' data-ref="356RC" data-ref-filename="356RC">RC</a>)</td></tr>
<tr><th id="3324">3324</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3325">3325</th><td></td></tr>
<tr><th id="3326">3326</th><td>  <i>// We have cmov instructions for 16, 32, and 64 bit general purpose registers.</i></td></tr>
<tr><th id="3327">3327</th><td>  <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR16RegClass" title='llvm::X86::GR16RegClass' data-ref="llvm::X86::GR16RegClass" data-ref-filename="llvm..X86..GR16RegClass">GR16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col6 ref" href="#356RC" title='RC' data-ref="356RC" data-ref-filename="356RC">RC</a>) ||</td></tr>
<tr><th id="3328">3328</th><td>      <span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col6 ref" href="#356RC" title='RC' data-ref="356RC" data-ref-filename="356RC">RC</a>) ||</td></tr>
<tr><th id="3329">3329</th><td>      <span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col6 ref" href="#356RC" title='RC' data-ref="356RC" data-ref-filename="356RC">RC</a>)) {</td></tr>
<tr><th id="3330">3330</th><td>    <i>// This latency applies to Pentium M, Merom, Wolfdale, Nehalem, and Sandy</i></td></tr>
<tr><th id="3331">3331</th><td><i>    // Bridge. Probably Ivy Bridge as well.</i></td></tr>
<tr><th id="3332">3332</th><td>    <a class="local col2 ref" href="#352CondCycles" title='CondCycles' data-ref="352CondCycles" data-ref-filename="352CondCycles">CondCycles</a> = <var>2</var>;</td></tr>
<tr><th id="3333">3333</th><td>    <a class="local col3 ref" href="#353TrueCycles" title='TrueCycles' data-ref="353TrueCycles" data-ref-filename="353TrueCycles">TrueCycles</a> = <var>2</var>;</td></tr>
<tr><th id="3334">3334</th><td>    <a class="local col4 ref" href="#354FalseCycles" title='FalseCycles' data-ref="354FalseCycles" data-ref-filename="354FalseCycles">FalseCycles</a> = <var>2</var>;</td></tr>
<tr><th id="3335">3335</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3336">3336</th><td>  }</td></tr>
<tr><th id="3337">3337</th><td></td></tr>
<tr><th id="3338">3338</th><td>  <i>// Can't do vectors.</i></td></tr>
<tr><th id="3339">3339</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3340">3340</th><td>}</td></tr>
<tr><th id="3341">3341</th><td></td></tr>
<tr><th id="3342">3342</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_86350560" title='llvm::X86InstrInfo::insertSelect' data-ref="_ZNK4llvm12X86InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_86350560" data-ref-filename="_ZNK4llvm12X86InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_86350560">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="357MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="357MBB" data-ref-filename="357MBB">MBB</dfn>,</td></tr>
<tr><th id="3343">3343</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="358I" title='I' data-type='MachineBasicBlock::iterator' data-ref="358I" data-ref-filename="358I">I</dfn>,</td></tr>
<tr><th id="3344">3344</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="359DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="359DL" data-ref-filename="359DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="360DstReg" title='DstReg' data-type='llvm::Register' data-ref="360DstReg" data-ref-filename="360DstReg">DstReg</dfn>,</td></tr>
<tr><th id="3345">3345</th><td>                                <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="361Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="361Cond" data-ref-filename="361Cond">Cond</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="362TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="362TrueReg" data-ref-filename="362TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="3346">3346</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="363FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="363FalseReg" data-ref-filename="363FalseReg">FalseReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="3347">3347</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="364MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="364MRI" data-ref-filename="364MRI">MRI</dfn> = <a class="local col7 ref" href="#357MBB" title='MBB' data-ref="357MBB" data-ref-filename="357MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3348">3348</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="365TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="365TRI" data-ref-filename="365TRI">TRI</dfn> = *<a class="local col4 ref" href="#364MRI" title='MRI' data-ref="364MRI" data-ref-filename="364MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="3349">3349</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col6 decl" id="366RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="366RC" data-ref-filename="366RC">RC</dfn> = *<a class="local col4 ref" href="#364MRI" title='MRI' data-ref="364MRI" data-ref-filename="364MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#360DstReg" title='DstReg' data-ref="360DstReg" data-ref-filename="360DstReg">DstReg</a>);</td></tr>
<tr><th id="3350">3350</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Cond.size() == <var>1</var> &amp;&amp; <q>"Invalid Cond array"</q>);</td></tr>
<tr><th id="3351">3351</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="367Opc" title='Opc' data-type='unsigned int' data-ref="367Opc" data-ref-filename="367Opc">Opc</dfn> = <span class="namespace">X86::</span><a class="ref fn" href="#_ZN4llvm3X8613getCMovOpcodeEjb" title='llvm::X86::getCMovOpcode' data-ref="_ZN4llvm3X8613getCMovOpcodeEjb" data-ref-filename="_ZN4llvm3X8613getCMovOpcodeEjb">getCMovOpcode</a>(<a class="local col5 ref" href="#365TRI" title='TRI' data-ref="365TRI" data-ref-filename="365TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(<a class="local col6 ref" href="#366RC" title='RC' data-ref="366RC" data-ref-filename="366RC">RC</a>) / <var>8</var>,</td></tr>
<tr><th id="3352">3352</th><td>                                    <b>false</b> <i>/*HasMemoryOperand*/</i>);</td></tr>
<tr><th id="3353">3353</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#357MBB" title='MBB' data-ref="357MBB" data-ref-filename="357MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#358I" title='I' data-ref="358I" data-ref-filename="358I">I</a>, <a class="local col9 ref" href="#359DL" title='DL' data-ref="359DL" data-ref-filename="359DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#367Opc" title='Opc' data-ref="367Opc" data-ref-filename="367Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#360DstReg" title='DstReg' data-ref="360DstReg" data-ref-filename="360DstReg">DstReg</a>)</td></tr>
<tr><th id="3354">3354</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#363FalseReg" title='FalseReg' data-ref="363FalseReg" data-ref-filename="363FalseReg">FalseReg</a>)</td></tr>
<tr><th id="3355">3355</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#362TrueReg" title='TrueReg' data-ref="362TrueReg" data-ref-filename="362TrueReg">TrueReg</a>)</td></tr>
<tr><th id="3356">3356</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#361Cond" title='Cond' data-ref="361Cond" data-ref-filename="361Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="3357">3357</th><td>}</td></tr>
<tr><th id="3358">3358</th><td></td></tr>
<tr><th id="3359">3359</th><td><i class="doc" data-doc="_ZL6isHRegj">/// Test if the given register is a physical h register.</i></td></tr>
<tr><th id="3360">3360</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL6isHRegj" title='isHReg' data-type='bool isHReg(unsigned int Reg)' data-ref="_ZL6isHRegj" data-ref-filename="_ZL6isHRegj">isHReg</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="368Reg" title='Reg' data-type='unsigned int' data-ref="368Reg" data-ref-filename="368Reg">Reg</dfn>) {</td></tr>
<tr><th id="3361">3361</th><td>  <b>return</b> <span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR8_ABCD_HRegClass" title='llvm::X86::GR8_ABCD_HRegClass' data-ref="llvm::X86::GR8_ABCD_HRegClass" data-ref-filename="llvm..X86..GR8_ABCD_HRegClass">GR8_ABCD_HRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg" data-ref-filename="368Reg">Reg</a>);</td></tr>
<tr><th id="3362">3362</th><td>}</td></tr>
<tr><th id="3363">3363</th><td></td></tr>
<tr><th id="3364">3364</th><td><i  data-doc="_ZL23CopyToFromAsymmetricRegjjRKN4llvm12X86SubtargetE">// Try and copy between VR128/VR64 and GR64 registers.</i></td></tr>
<tr><th id="3365">3365</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL23CopyToFromAsymmetricRegjjRKN4llvm12X86SubtargetE" title='CopyToFromAsymmetricReg' data-type='unsigned int CopyToFromAsymmetricReg(unsigned int DestReg, unsigned int SrcReg, const llvm::X86Subtarget &amp; Subtarget)' data-ref="_ZL23CopyToFromAsymmetricRegjjRKN4llvm12X86SubtargetE" data-ref-filename="_ZL23CopyToFromAsymmetricRegjjRKN4llvm12X86SubtargetE">CopyToFromAsymmetricReg</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="369DestReg" title='DestReg' data-type='unsigned int' data-ref="369DestReg" data-ref-filename="369DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="370SrcReg" title='SrcReg' data-type='unsigned int' data-ref="370SrcReg" data-ref-filename="370SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="3366">3366</th><td>                                        <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col1 decl" id="371Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="371Subtarget" data-ref-filename="371Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="3367">3367</th><td>  <em>bool</em> <dfn class="local col2 decl" id="372HasAVX" title='HasAVX' data-type='bool' data-ref="372HasAVX" data-ref-filename="372HasAVX">HasAVX</dfn> = <a class="local col1 ref" href="#371Subtarget" title='Subtarget' data-ref="371Subtarget" data-ref-filename="371Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="3368">3368</th><td>  <em>bool</em> <dfn class="local col3 decl" id="373HasAVX512" title='HasAVX512' data-type='bool' data-ref="373HasAVX512" data-ref-filename="373HasAVX512">HasAVX512</dfn> = <a class="local col1 ref" href="#371Subtarget" title='Subtarget' data-ref="371Subtarget" data-ref-filename="371Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev" data-ref-filename="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="3369">3369</th><td></td></tr>
<tr><th id="3370">3370</th><td>  <i>// SrcReg(MaskReg) -&gt; DestReg(GR64)</i></td></tr>
<tr><th id="3371">3371</th><td><i>  // SrcReg(MaskReg) -&gt; DestReg(GR32)</i></td></tr>
<tr><th id="3372">3372</th><td><i></i></td></tr>
<tr><th id="3373">3373</th><td><i>  // All KMASK RegClasses hold the same k registers, can be tested against anyone.</i></td></tr>
<tr><th id="3374">3374</th><td>  <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VK16RegClass" title='llvm::X86::VK16RegClass' data-ref="llvm::X86::VK16RegClass" data-ref-filename="llvm..X86..VK16RegClass">VK16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#370SrcReg" title='SrcReg' data-ref="370SrcReg" data-ref-filename="370SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3375">3375</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#369DestReg" title='DestReg' data-ref="369DestReg" data-ref-filename="369DestReg">DestReg</a>)) {</td></tr>
<tr><th id="3376">3376</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasBWI());</td></tr>
<tr><th id="3377">3377</th><td>      <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVQrk" title='llvm::X86::KMOVQrk' data-ref="llvm::X86::KMOVQrk" data-ref-filename="llvm..X86..KMOVQrk">KMOVQrk</a>;</td></tr>
<tr><th id="3378">3378</th><td>    }</td></tr>
<tr><th id="3379">3379</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#369DestReg" title='DestReg' data-ref="369DestReg" data-ref-filename="369DestReg">DestReg</a>))</td></tr>
<tr><th id="3380">3380</th><td>      <b>return</b> <a class="local col1 ref" href="#371Subtarget" title='Subtarget' data-ref="371Subtarget" data-ref-filename="371Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasBWIEv" title='llvm::X86Subtarget::hasBWI' data-ref="_ZNK4llvm12X86Subtarget6hasBWIEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasBWIEv">hasBWI</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVDrk" title='llvm::X86::KMOVDrk' data-ref="llvm::X86::KMOVDrk" data-ref-filename="llvm..X86..KMOVDrk">KMOVDrk</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVWrk" title='llvm::X86::KMOVWrk' data-ref="llvm::X86::KMOVWrk" data-ref-filename="llvm..X86..KMOVWrk">KMOVWrk</a>;</td></tr>
<tr><th id="3381">3381</th><td>  }</td></tr>
<tr><th id="3382">3382</th><td></td></tr>
<tr><th id="3383">3383</th><td>  <i>// SrcReg(GR64) -&gt; DestReg(MaskReg)</i></td></tr>
<tr><th id="3384">3384</th><td><i>  // SrcReg(GR32) -&gt; DestReg(MaskReg)</i></td></tr>
<tr><th id="3385">3385</th><td><i></i></td></tr>
<tr><th id="3386">3386</th><td><i>  // All KMASK RegClasses hold the same k registers, can be tested against anyone.</i></td></tr>
<tr><th id="3387">3387</th><td>  <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VK16RegClass" title='llvm::X86::VK16RegClass' data-ref="llvm::X86::VK16RegClass" data-ref-filename="llvm..X86..VK16RegClass">VK16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#369DestReg" title='DestReg' data-ref="369DestReg" data-ref-filename="369DestReg">DestReg</a>)) {</td></tr>
<tr><th id="3388">3388</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#370SrcReg" title='SrcReg' data-ref="370SrcReg" data-ref-filename="370SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3389">3389</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasBWI());</td></tr>
<tr><th id="3390">3390</th><td>      <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVQkr" title='llvm::X86::KMOVQkr' data-ref="llvm::X86::KMOVQkr" data-ref-filename="llvm..X86..KMOVQkr">KMOVQkr</a>;</td></tr>
<tr><th id="3391">3391</th><td>    }</td></tr>
<tr><th id="3392">3392</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#370SrcReg" title='SrcReg' data-ref="370SrcReg" data-ref-filename="370SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3393">3393</th><td>      <b>return</b> <a class="local col1 ref" href="#371Subtarget" title='Subtarget' data-ref="371Subtarget" data-ref-filename="371Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasBWIEv" title='llvm::X86Subtarget::hasBWI' data-ref="_ZNK4llvm12X86Subtarget6hasBWIEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasBWIEv">hasBWI</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVDkr" title='llvm::X86::KMOVDkr' data-ref="llvm::X86::KMOVDkr" data-ref-filename="llvm..X86..KMOVDkr">KMOVDkr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVWkr" title='llvm::X86::KMOVWkr' data-ref="llvm::X86::KMOVWkr" data-ref-filename="llvm..X86..KMOVWkr">KMOVWkr</a>;</td></tr>
<tr><th id="3394">3394</th><td>  }</td></tr>
<tr><th id="3395">3395</th><td></td></tr>
<tr><th id="3396">3396</th><td></td></tr>
<tr><th id="3397">3397</th><td>  <i>// SrcReg(VR128) -&gt; DestReg(GR64)</i></td></tr>
<tr><th id="3398">3398</th><td><i>  // SrcReg(VR64)  -&gt; DestReg(GR64)</i></td></tr>
<tr><th id="3399">3399</th><td><i>  // SrcReg(GR64)  -&gt; DestReg(VR128)</i></td></tr>
<tr><th id="3400">3400</th><td><i>  // SrcReg(GR64)  -&gt; DestReg(VR64)</i></td></tr>
<tr><th id="3401">3401</th><td></td></tr>
<tr><th id="3402">3402</th><td>  <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#369DestReg" title='DestReg' data-ref="369DestReg" data-ref-filename="369DestReg">DestReg</a>)) {</td></tr>
<tr><th id="3403">3403</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128XRegClass" title='llvm::X86::VR128XRegClass' data-ref="llvm::X86::VR128XRegClass" data-ref-filename="llvm..X86..VR128XRegClass">VR128XRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#370SrcReg" title='SrcReg' data-ref="370SrcReg" data-ref-filename="370SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3404">3404</th><td>      <i>// Copy from a VR128 register to a GR64 register.</i></td></tr>
<tr><th id="3405">3405</th><td>      <b>return</b> <a class="local col3 ref" href="#373HasAVX512" title='HasAVX512' data-ref="373HasAVX512" data-ref-filename="373HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVPQIto64Zrr" title='llvm::X86::VMOVPQIto64Zrr' data-ref="llvm::X86::VMOVPQIto64Zrr" data-ref-filename="llvm..X86..VMOVPQIto64Zrr">VMOVPQIto64Zrr</a> :</td></tr>
<tr><th id="3406">3406</th><td>             <a class="local col2 ref" href="#372HasAVX" title='HasAVX' data-ref="372HasAVX" data-ref-filename="372HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVPQIto64rr" title='llvm::X86::VMOVPQIto64rr' data-ref="llvm::X86::VMOVPQIto64rr" data-ref-filename="llvm..X86..VMOVPQIto64rr">VMOVPQIto64rr</a>  :</td></tr>
<tr><th id="3407">3407</th><td>                         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVPQIto64rr" title='llvm::X86::MOVPQIto64rr' data-ref="llvm::X86::MOVPQIto64rr" data-ref-filename="llvm..X86..MOVPQIto64rr">MOVPQIto64rr</a>;</td></tr>
<tr><th id="3408">3408</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR64RegClass" title='llvm::X86::VR64RegClass' data-ref="llvm::X86::VR64RegClass" data-ref-filename="llvm..X86..VR64RegClass">VR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#370SrcReg" title='SrcReg' data-ref="370SrcReg" data-ref-filename="370SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3409">3409</th><td>      <i>// Copy from a VR64 register to a GR64 register.</i></td></tr>
<tr><th id="3410">3410</th><td>      <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVD64from64rr" title='llvm::X86::MMX_MOVD64from64rr' data-ref="llvm::X86::MMX_MOVD64from64rr" data-ref-filename="llvm..X86..MMX_MOVD64from64rr">MMX_MOVD64from64rr</a>;</td></tr>
<tr><th id="3411">3411</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#370SrcReg" title='SrcReg' data-ref="370SrcReg" data-ref-filename="370SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3412">3412</th><td>    <i>// Copy from a GR64 register to a VR128 register.</i></td></tr>
<tr><th id="3413">3413</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128XRegClass" title='llvm::X86::VR128XRegClass' data-ref="llvm::X86::VR128XRegClass" data-ref-filename="llvm..X86..VR128XRegClass">VR128XRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#369DestReg" title='DestReg' data-ref="369DestReg" data-ref-filename="369DestReg">DestReg</a>))</td></tr>
<tr><th id="3414">3414</th><td>      <b>return</b> <a class="local col3 ref" href="#373HasAVX512" title='HasAVX512' data-ref="373HasAVX512" data-ref-filename="373HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOV64toPQIZrr" title='llvm::X86::VMOV64toPQIZrr' data-ref="llvm::X86::VMOV64toPQIZrr" data-ref-filename="llvm..X86..VMOV64toPQIZrr">VMOV64toPQIZrr</a> :</td></tr>
<tr><th id="3415">3415</th><td>             <a class="local col2 ref" href="#372HasAVX" title='HasAVX' data-ref="372HasAVX" data-ref-filename="372HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOV64toPQIrr" title='llvm::X86::VMOV64toPQIrr' data-ref="llvm::X86::VMOV64toPQIrr" data-ref-filename="llvm..X86..VMOV64toPQIrr">VMOV64toPQIrr</a>  :</td></tr>
<tr><th id="3416">3416</th><td>                         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64toPQIrr" title='llvm::X86::MOV64toPQIrr' data-ref="llvm::X86::MOV64toPQIrr" data-ref-filename="llvm..X86..MOV64toPQIrr">MOV64toPQIrr</a>;</td></tr>
<tr><th id="3417">3417</th><td>    <i>// Copy from a GR64 register to a VR64 register.</i></td></tr>
<tr><th id="3418">3418</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR64RegClass" title='llvm::X86::VR64RegClass' data-ref="llvm::X86::VR64RegClass" data-ref-filename="llvm..X86..VR64RegClass">VR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#369DestReg" title='DestReg' data-ref="369DestReg" data-ref-filename="369DestReg">DestReg</a>))</td></tr>
<tr><th id="3419">3419</th><td>      <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVD64to64rr" title='llvm::X86::MMX_MOVD64to64rr' data-ref="llvm::X86::MMX_MOVD64to64rr" data-ref-filename="llvm..X86..MMX_MOVD64to64rr">MMX_MOVD64to64rr</a>;</td></tr>
<tr><th id="3420">3420</th><td>  }</td></tr>
<tr><th id="3421">3421</th><td></td></tr>
<tr><th id="3422">3422</th><td>  <i>// SrcReg(VR128) -&gt; DestReg(GR32)</i></td></tr>
<tr><th id="3423">3423</th><td><i>  // SrcReg(GR32)  -&gt; DestReg(VR128)</i></td></tr>
<tr><th id="3424">3424</th><td></td></tr>
<tr><th id="3425">3425</th><td>  <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#369DestReg" title='DestReg' data-ref="369DestReg" data-ref-filename="369DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3426">3426</th><td>      <span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128XRegClass" title='llvm::X86::VR128XRegClass' data-ref="llvm::X86::VR128XRegClass" data-ref-filename="llvm..X86..VR128XRegClass">VR128XRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#370SrcReg" title='SrcReg' data-ref="370SrcReg" data-ref-filename="370SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3427">3427</th><td>    <i>// Copy from a VR128 register to a GR32 register.</i></td></tr>
<tr><th id="3428">3428</th><td>    <b>return</b> <a class="local col3 ref" href="#373HasAVX512" title='HasAVX512' data-ref="373HasAVX512" data-ref-filename="373HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVPDI2DIZrr" title='llvm::X86::VMOVPDI2DIZrr' data-ref="llvm::X86::VMOVPDI2DIZrr" data-ref-filename="llvm..X86..VMOVPDI2DIZrr">VMOVPDI2DIZrr</a> :</td></tr>
<tr><th id="3429">3429</th><td>           <a class="local col2 ref" href="#372HasAVX" title='HasAVX' data-ref="372HasAVX" data-ref-filename="372HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVPDI2DIrr" title='llvm::X86::VMOVPDI2DIrr' data-ref="llvm::X86::VMOVPDI2DIrr" data-ref-filename="llvm..X86..VMOVPDI2DIrr">VMOVPDI2DIrr</a>  :</td></tr>
<tr><th id="3430">3430</th><td>                       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVPDI2DIrr" title='llvm::X86::MOVPDI2DIrr' data-ref="llvm::X86::MOVPDI2DIrr" data-ref-filename="llvm..X86..MOVPDI2DIrr">MOVPDI2DIrr</a>;</td></tr>
<tr><th id="3431">3431</th><td></td></tr>
<tr><th id="3432">3432</th><td>  <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128XRegClass" title='llvm::X86::VR128XRegClass' data-ref="llvm::X86::VR128XRegClass" data-ref-filename="llvm..X86..VR128XRegClass">VR128XRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#369DestReg" title='DestReg' data-ref="369DestReg" data-ref-filename="369DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="3433">3433</th><td>      <span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#370SrcReg" title='SrcReg' data-ref="370SrcReg" data-ref-filename="370SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3434">3434</th><td>    <i>// Copy from a VR128 register to a VR128 register.</i></td></tr>
<tr><th id="3435">3435</th><td>    <b>return</b> <a class="local col3 ref" href="#373HasAVX512" title='HasAVX512' data-ref="373HasAVX512" data-ref-filename="373HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDI2PDIZrr" title='llvm::X86::VMOVDI2PDIZrr' data-ref="llvm::X86::VMOVDI2PDIZrr" data-ref-filename="llvm..X86..VMOVDI2PDIZrr">VMOVDI2PDIZrr</a> :</td></tr>
<tr><th id="3436">3436</th><td>           <a class="local col2 ref" href="#372HasAVX" title='HasAVX' data-ref="372HasAVX" data-ref-filename="372HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDI2PDIrr" title='llvm::X86::VMOVDI2PDIrr' data-ref="llvm::X86::VMOVDI2PDIrr" data-ref-filename="llvm..X86..VMOVDI2PDIrr">VMOVDI2PDIrr</a>  :</td></tr>
<tr><th id="3437">3437</th><td>                       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDI2PDIrr" title='llvm::X86::MOVDI2PDIrr' data-ref="llvm::X86::MOVDI2PDIrr" data-ref-filename="llvm..X86..MOVDI2PDIrr">MOVDI2PDIrr</a>;</td></tr>
<tr><th id="3438">3438</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="3439">3439</th><td>}</td></tr>
<tr><th id="3440">3440</th><td></td></tr>
<tr><th id="3441">3441</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::X86InstrInfo::copyPhysReg' data-ref="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="374MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="374MBB" data-ref-filename="374MBB">MBB</dfn>,</td></tr>
<tr><th id="3442">3442</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="375MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="375MI" data-ref-filename="375MI">MI</dfn>,</td></tr>
<tr><th id="3443">3443</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="376DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="376DL" data-ref-filename="376DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="377DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</dfn>,</td></tr>
<tr><th id="3444">3444</th><td>                               <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="378SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="379KillSrc" title='KillSrc' data-type='bool' data-ref="379KillSrc" data-ref-filename="379KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="3445">3445</th><td>  <i>// First deal with the normal symmetric copies.</i></td></tr>
<tr><th id="3446">3446</th><td>  <em>bool</em> <dfn class="local col0 decl" id="380HasAVX" title='HasAVX' data-type='bool' data-ref="380HasAVX" data-ref-filename="380HasAVX">HasAVX</dfn> = <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="3447">3447</th><td>  <em>bool</em> <dfn class="local col1 decl" id="381HasVLX" title='HasVLX' data-type='bool' data-ref="381HasVLX" data-ref-filename="381HasVLX">HasVLX</dfn> = <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>();</td></tr>
<tr><th id="3448">3448</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="382Opc" title='Opc' data-type='unsigned int' data-ref="382Opc" data-ref-filename="382Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="3449">3449</th><td>  <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3450">3450</th><td>    <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rr" title='llvm::X86::MOV64rr' data-ref="llvm::X86::MOV64rr" data-ref-filename="llvm..X86..MOV64rr">MOV64rr</a>;</td></tr>
<tr><th id="3451">3451</th><td>  <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3452">3452</th><td>    <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rr" title='llvm::X86::MOV32rr' data-ref="llvm::X86::MOV32rr" data-ref-filename="llvm..X86..MOV32rr">MOV32rr</a>;</td></tr>
<tr><th id="3453">3453</th><td>  <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR16RegClass" title='llvm::X86::GR16RegClass' data-ref="llvm::X86::GR16RegClass" data-ref-filename="llvm..X86..GR16RegClass">GR16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3454">3454</th><td>    <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rr" title='llvm::X86::MOV16rr' data-ref="llvm::X86::MOV16rr" data-ref-filename="llvm..X86..MOV16rr">MOV16rr</a>;</td></tr>
<tr><th id="3455">3455</th><td>  <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR8RegClass" title='llvm::X86::GR8RegClass' data-ref="llvm::X86::GR8RegClass" data-ref-filename="llvm..X86..GR8RegClass">GR8RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3456">3456</th><td>    <i>// Copying to or from a physical H register on x86-64 requires a NOREX</i></td></tr>
<tr><th id="3457">3457</th><td><i>    // move.  Otherwise use a normal move.</i></td></tr>
<tr><th id="3458">3458</th><td>    <b>if</b> ((<a class="tu ref fn" href="#_ZL6isHRegj" title='isHReg' data-use='c' data-ref="_ZL6isHRegj" data-ref-filename="_ZL6isHRegj">isHReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>) || <a class="tu ref fn" href="#_ZL6isHRegj" title='isHReg' data-use='c' data-ref="_ZL6isHRegj" data-ref-filename="_ZL6isHRegj">isHReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>)) &amp;&amp;</td></tr>
<tr><th id="3459">3459</th><td>        <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>()) {</td></tr>
<tr><th id="3460">3460</th><td>      <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rr_NOREX" title='llvm::X86::MOV8rr_NOREX' data-ref="llvm::X86::MOV8rr_NOREX" data-ref-filename="llvm..X86..MOV8rr_NOREX">MOV8rr_NOREX</a>;</td></tr>
<tr><th id="3461">3461</th><td>      <i>// Both operands must be encodable without an REX prefix.</i></td></tr>
<tr><th id="3462">3462</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(X86::GR8_NOREXRegClass.contains(SrcReg, DestReg) &amp;&amp;</td></tr>
<tr><th id="3463">3463</th><td>             <q>"8-bit H register can not be copied outside GR8_NOREX"</q>);</td></tr>
<tr><th id="3464">3464</th><td>    } <b>else</b></td></tr>
<tr><th id="3465">3465</th><td>      <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rr" title='llvm::X86::MOV8rr' data-ref="llvm::X86::MOV8rr" data-ref-filename="llvm..X86..MOV8rr">MOV8rr</a>;</td></tr>
<tr><th id="3466">3466</th><td>  }</td></tr>
<tr><th id="3467">3467</th><td>  <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR64RegClass" title='llvm::X86::VR64RegClass' data-ref="llvm::X86::VR64RegClass" data-ref-filename="llvm..X86..VR64RegClass">VR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3468">3468</th><td>    <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVQ64rr" title='llvm::X86::MMX_MOVQ64rr' data-ref="llvm::X86::MMX_MOVQ64rr" data-ref-filename="llvm..X86..MMX_MOVQ64rr">MMX_MOVQ64rr</a>;</td></tr>
<tr><th id="3469">3469</th><td>  <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128XRegClass" title='llvm::X86::VR128XRegClass' data-ref="llvm::X86::VR128XRegClass" data-ref-filename="llvm..X86..VR128XRegClass">VR128XRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3470">3470</th><td>    <b>if</b> (<a class="local col1 ref" href="#381HasVLX" title='HasVLX' data-ref="381HasVLX" data-ref-filename="381HasVLX">HasVLX</a>)</td></tr>
<tr><th id="3471">3471</th><td>      <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rr" title='llvm::X86::VMOVAPSZ128rr' data-ref="llvm::X86::VMOVAPSZ128rr" data-ref-filename="llvm..X86..VMOVAPSZ128rr">VMOVAPSZ128rr</a>;</td></tr>
<tr><th id="3472">3472</th><td>    <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128RegClass" title='llvm::X86::VR128RegClass' data-ref="llvm::X86::VR128RegClass" data-ref-filename="llvm..X86..VR128RegClass">VR128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3473">3473</th><td>      <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <a class="local col0 ref" href="#380HasAVX" title='HasAVX' data-ref="380HasAVX" data-ref-filename="380HasAVX">HasAVX</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrr" title='llvm::X86::VMOVAPSrr' data-ref="llvm::X86::VMOVAPSrr" data-ref-filename="llvm..X86..VMOVAPSrr">VMOVAPSrr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPSrr" title='llvm::X86::MOVAPSrr' data-ref="llvm::X86::MOVAPSrr" data-ref-filename="llvm..X86..MOVAPSrr">MOVAPSrr</a>;</td></tr>
<tr><th id="3474">3474</th><td>    <b>else</b> {</td></tr>
<tr><th id="3475">3475</th><td>      <i>// If this an extended register and we don't have VLX we need to use a</i></td></tr>
<tr><th id="3476">3476</th><td><i>      // 512-bit move.</i></td></tr>
<tr><th id="3477">3477</th><td>      <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrr" title='llvm::X86::VMOVAPSZrr' data-ref="llvm::X86::VMOVAPSZrr" data-ref-filename="llvm..X86..VMOVAPSZrr">VMOVAPSZrr</a>;</td></tr>
<tr><th id="3478">3478</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="383TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="383TRI" data-ref-filename="383TRI">TRI</dfn> = &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3479">3479</th><td>      <a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="local col3 ref" href="#383TRI" title='TRI' data-ref="383TRI" data-ref-filename="383TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_xmm" title='llvm::X86::sub_xmm' data-ref="llvm::X86::sub_xmm" data-ref-filename="llvm..X86..sub_xmm">sub_xmm</a>,</td></tr>
<tr><th id="3480">3480</th><td>                                         &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClass" title='llvm::X86::VR512RegClass' data-ref="llvm::X86::VR512RegClass" data-ref-filename="llvm..X86..VR512RegClass">VR512RegClass</a>);</td></tr>
<tr><th id="3481">3481</th><td>      <a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="local col3 ref" href="#383TRI" title='TRI' data-ref="383TRI" data-ref-filename="383TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_xmm" title='llvm::X86::sub_xmm' data-ref="llvm::X86::sub_xmm" data-ref-filename="llvm..X86..sub_xmm">sub_xmm</a>,</td></tr>
<tr><th id="3482">3482</th><td>                                        &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClass" title='llvm::X86::VR512RegClass' data-ref="llvm::X86::VR512RegClass" data-ref-filename="llvm..X86..VR512RegClass">VR512RegClass</a>);</td></tr>
<tr><th id="3483">3483</th><td>    }</td></tr>
<tr><th id="3484">3484</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR256XRegClass" title='llvm::X86::VR256XRegClass' data-ref="llvm::X86::VR256XRegClass" data-ref-filename="llvm..X86..VR256XRegClass">VR256XRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3485">3485</th><td>    <b>if</b> (<a class="local col1 ref" href="#381HasVLX" title='HasVLX' data-ref="381HasVLX" data-ref-filename="381HasVLX">HasVLX</a>)</td></tr>
<tr><th id="3486">3486</th><td>      <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rr" title='llvm::X86::VMOVAPSZ256rr' data-ref="llvm::X86::VMOVAPSZ256rr" data-ref-filename="llvm..X86..VMOVAPSZ256rr">VMOVAPSZ256rr</a>;</td></tr>
<tr><th id="3487">3487</th><td>    <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR256RegClass" title='llvm::X86::VR256RegClass' data-ref="llvm::X86::VR256RegClass" data-ref-filename="llvm..X86..VR256RegClass">VR256RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3488">3488</th><td>      <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrr" title='llvm::X86::VMOVAPSYrr' data-ref="llvm::X86::VMOVAPSYrr" data-ref-filename="llvm..X86..VMOVAPSYrr">VMOVAPSYrr</a>;</td></tr>
<tr><th id="3489">3489</th><td>    <b>else</b> {</td></tr>
<tr><th id="3490">3490</th><td>      <i>// If this an extended register and we don't have VLX we need to use a</i></td></tr>
<tr><th id="3491">3491</th><td><i>      // 512-bit move.</i></td></tr>
<tr><th id="3492">3492</th><td>      <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrr" title='llvm::X86::VMOVAPSZrr' data-ref="llvm::X86::VMOVAPSZrr" data-ref-filename="llvm..X86..VMOVAPSZrr">VMOVAPSZrr</a>;</td></tr>
<tr><th id="3493">3493</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="384TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="384TRI" data-ref-filename="384TRI">TRI</dfn> = &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3494">3494</th><td>      <a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="local col4 ref" href="#384TRI" title='TRI' data-ref="384TRI" data-ref-filename="384TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_ymm" title='llvm::X86::sub_ymm' data-ref="llvm::X86::sub_ymm" data-ref-filename="llvm..X86..sub_ymm">sub_ymm</a>,</td></tr>
<tr><th id="3495">3495</th><td>                                         &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClass" title='llvm::X86::VR512RegClass' data-ref="llvm::X86::VR512RegClass" data-ref-filename="llvm..X86..VR512RegClass">VR512RegClass</a>);</td></tr>
<tr><th id="3496">3496</th><td>      <a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="local col4 ref" href="#384TRI" title='TRI' data-ref="384TRI" data-ref-filename="384TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_ymm" title='llvm::X86::sub_ymm' data-ref="llvm::X86::sub_ymm" data-ref-filename="llvm..X86..sub_ymm">sub_ymm</a>,</td></tr>
<tr><th id="3497">3497</th><td>                                        &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClass" title='llvm::X86::VR512RegClass' data-ref="llvm::X86::VR512RegClass" data-ref-filename="llvm..X86..VR512RegClass">VR512RegClass</a>);</td></tr>
<tr><th id="3498">3498</th><td>    }</td></tr>
<tr><th id="3499">3499</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClass" title='llvm::X86::VR512RegClass' data-ref="llvm::X86::VR512RegClass" data-ref-filename="llvm..X86..VR512RegClass">VR512RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3500">3500</th><td>    <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrr" title='llvm::X86::VMOVAPSZrr' data-ref="llvm::X86::VMOVAPSZrr" data-ref-filename="llvm..X86..VMOVAPSZrr">VMOVAPSZrr</a>;</td></tr>
<tr><th id="3501">3501</th><td>  <i>// All KMASK RegClasses hold the same k registers, can be tested against anyone.</i></td></tr>
<tr><th id="3502">3502</th><td>  <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VK16RegClass" title='llvm::X86::VK16RegClass' data-ref="llvm::X86::VK16RegClass" data-ref-filename="llvm..X86..VK16RegClass">VK16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>))</td></tr>
<tr><th id="3503">3503</th><td>    <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasBWIEv" title='llvm::X86Subtarget::hasBWI' data-ref="_ZNK4llvm12X86Subtarget6hasBWIEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasBWIEv">hasBWI</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVQkk" title='llvm::X86::KMOVQkk' data-ref="llvm::X86::KMOVQkk" data-ref-filename="llvm..X86..KMOVQkk">KMOVQkk</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVWkk" title='llvm::X86::KMOVWkk' data-ref="llvm::X86::KMOVWkk" data-ref-filename="llvm..X86..KMOVWkk">KMOVWkk</a>;</td></tr>
<tr><th id="3504">3504</th><td>  <b>if</b> (!<a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a>)</td></tr>
<tr><th id="3505">3505</th><td>    <a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a> = <a class="tu ref fn" href="#_ZL23CopyToFromAsymmetricRegjjRKN4llvm12X86SubtargetE" title='CopyToFromAsymmetricReg' data-use='c' data-ref="_ZL23CopyToFromAsymmetricRegjjRKN4llvm12X86SubtargetE" data-ref-filename="_ZL23CopyToFromAsymmetricRegjjRKN4llvm12X86SubtargetE">CopyToFromAsymmetricReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>, <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="3506">3506</th><td></td></tr>
<tr><th id="3507">3507</th><td>  <b>if</b> (<a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a>) {</td></tr>
<tr><th id="3508">3508</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#374MBB" title='MBB' data-ref="374MBB" data-ref-filename="374MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#375MI" title='MI' data-ref="375MI" data-ref-filename="375MI">MI</a>, <a class="local col6 ref" href="#376DL" title='DL' data-ref="376DL" data-ref-filename="376DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#382Opc" title='Opc' data-ref="382Opc" data-ref-filename="382Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a>)</td></tr>
<tr><th id="3509">3509</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#379KillSrc" title='KillSrc' data-ref="379KillSrc" data-ref-filename="379KillSrc">KillSrc</a>));</td></tr>
<tr><th id="3510">3510</th><td>    <b>return</b>;</td></tr>
<tr><th id="3511">3511</th><td>  }</td></tr>
<tr><th id="3512">3512</th><td></td></tr>
<tr><th id="3513">3513</th><td>  <b>if</b> (<a class="local col8 ref" href="#378SrcReg" title='SrcReg' data-ref="378SrcReg" data-ref-filename="378SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a> || <a class="local col7 ref" href="#377DestReg" title='DestReg' data-ref="377DestReg" data-ref-filename="377DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqEi" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqEi" data-ref-filename="_ZNK4llvm10MCRegistereqEi">==</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>) {</td></tr>
<tr><th id="3514">3514</th><td>    <i>// FIXME: We use a fatal error here because historically LLVM has tried</i></td></tr>
<tr><th id="3515">3515</th><td><i>    // lower some of these physreg copies and we want to ensure we get</i></td></tr>
<tr><th id="3516">3516</th><td><i>    // reasonable bug reports if someone encounters a case no other testing</i></td></tr>
<tr><th id="3517">3517</th><td><i>    // found. This path should be removed after the LLVM 7 release.</i></td></tr>
<tr><th id="3518">3518</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Unable to copy EFLAGS physical register!"</q>);</td></tr>
<tr><th id="3519">3519</th><td>  }</td></tr>
<tr><th id="3520">3520</th><td></td></tr>
<tr><th id="3521">3521</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Cannot copy "</q> &lt;&lt; RI.getName(SrcReg) &lt;&lt; <q>" to "</q></td></tr>
<tr><th id="3522">3522</th><td>                    &lt;&lt; RI.getName(DestReg) &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="3523">3523</th><td>  <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb" data-ref-filename="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Cannot emit physreg copy instruction"</q>);</td></tr>
<tr><th id="3524">3524</th><td>}</td></tr>
<tr><th id="3525">3525</th><td></td></tr>
<tr><th id="3526">3526</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a>&gt;</td></tr>
<tr><th id="3527">3527</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" title='llvm::X86InstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm12X86InstrInfo15isCopyInstrImplERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo15isCopyInstrImplERKNS_12MachineInstrE">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="385MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="385MI" data-ref-filename="385MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3528">3528</th><td>  <b>if</b> (<a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI" data-ref-filename="385MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveReg' data-ref="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr9isMoveRegENS0_9QueryTypeE">isMoveReg</a>())</td></tr>
<tr><th id="3529">3529</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::DestSourcePair" title='llvm::DestSourcePair' data-ref="llvm::DestSourcePair" data-ref-filename="llvm..DestSourcePair">DestSourcePair</a><a class="ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" title='llvm::DestSourcePair::DestSourcePair' data-ref="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_" data-ref-filename="_ZN4llvm14DestSourcePairC1ERKNS_14MachineOperandES3_">{</a><a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI" data-ref-filename="385MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>), <a class="local col5 ref" href="#385MI" title='MI' data-ref="385MI" data-ref-filename="385MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)};</td></tr>
<tr><th id="3530">3530</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3531">3531</th><td>}</td></tr>
<tr><th id="3532">3532</th><td></td></tr>
<tr><th id="3533">3533</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb" title='getLoadStoreRegOpcode' data-type='unsigned int getLoadStoreRegOpcode(llvm::Register Reg, const llvm::TargetRegisterClass * RC, bool IsStackAligned, const llvm::X86Subtarget &amp; STI, bool load)' data-ref="_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb" data-ref-filename="_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb">getLoadStoreRegOpcode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="386Reg" title='Reg' data-type='llvm::Register' data-ref="386Reg" data-ref-filename="386Reg">Reg</dfn>,</td></tr>
<tr><th id="3534">3534</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="387RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="387RC" data-ref-filename="387RC">RC</dfn>,</td></tr>
<tr><th id="3535">3535</th><td>                                      <em>bool</em> <dfn class="local col8 decl" id="388IsStackAligned" title='IsStackAligned' data-type='bool' data-ref="388IsStackAligned" data-ref-filename="388IsStackAligned">IsStackAligned</dfn>,</td></tr>
<tr><th id="3536">3536</th><td>                                      <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col9 decl" id="389STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="389STI" data-ref-filename="389STI">STI</dfn>, <em>bool</em> <dfn class="local col0 decl" id="390load" title='load' data-type='bool' data-ref="390load" data-ref-filename="390load">load</dfn>) {</td></tr>
<tr><th id="3537">3537</th><td>  <em>bool</em> <dfn class="local col1 decl" id="391HasAVX" title='HasAVX' data-type='bool' data-ref="391HasAVX" data-ref-filename="391HasAVX">HasAVX</dfn> = <a class="local col9 ref" href="#389STI" title='STI' data-ref="389STI" data-ref-filename="389STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="3538">3538</th><td>  <em>bool</em> <dfn class="local col2 decl" id="392HasAVX512" title='HasAVX512' data-type='bool' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</dfn> = <a class="local col9 ref" href="#389STI" title='STI' data-ref="389STI" data-ref-filename="389STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev" data-ref-filename="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>();</td></tr>
<tr><th id="3539">3539</th><td>  <em>bool</em> <dfn class="local col3 decl" id="393HasVLX" title='HasVLX' data-type='bool' data-ref="393HasVLX" data-ref-filename="393HasVLX">HasVLX</dfn> = <a class="local col9 ref" href="#389STI" title='STI' data-ref="389STI" data-ref-filename="389STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>();</td></tr>
<tr><th id="3540">3540</th><td></td></tr>
<tr><th id="3541">3541</th><td>  <b>switch</b> (<a class="local col9 ref" href="#389STI" title='STI' data-ref="389STI" data-ref-filename="389STI">STI</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>)) {</td></tr>
<tr><th id="3542">3542</th><td>  <b>default</b>:</td></tr>
<tr><th id="3543">3543</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown spill size"</q>);</td></tr>
<tr><th id="3544">3544</th><td>  <b>case</b> <var>1</var>:</td></tr>
<tr><th id="3545">3545</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(X86::GR8RegClass.hasSubClassEq(RC) &amp;&amp; <q>"Unknown 1-byte regclass"</q>);</td></tr>
<tr><th id="3546">3546</th><td>    <b>if</b> (<a class="local col9 ref" href="#389STI" title='STI' data-ref="389STI" data-ref-filename="389STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>())</td></tr>
<tr><th id="3547">3547</th><td>      <i>// Copying to or from a physical H register on x86-64 requires a NOREX</i></td></tr>
<tr><th id="3548">3548</th><td><i>      // move.  Otherwise use a normal move.</i></td></tr>
<tr><th id="3549">3549</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL6isHRegj" title='isHReg' data-use='c' data-ref="_ZL6isHRegj" data-ref-filename="_ZL6isHRegj">isHReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#386Reg" title='Reg' data-ref="386Reg" data-ref-filename="386Reg">Reg</a>) || <span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR8_ABCD_HRegClass" title='llvm::X86::GR8_ABCD_HRegClass' data-ref="llvm::X86::GR8_ABCD_HRegClass" data-ref-filename="llvm..X86..GR8_ABCD_HRegClass">GR8_ABCD_HRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>))</td></tr>
<tr><th id="3550">3550</th><td>        <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm_NOREX" title='llvm::X86::MOV8rm_NOREX' data-ref="llvm::X86::MOV8rm_NOREX" data-ref-filename="llvm..X86..MOV8rm_NOREX">MOV8rm_NOREX</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8mr_NOREX" title='llvm::X86::MOV8mr_NOREX' data-ref="llvm::X86::MOV8mr_NOREX" data-ref-filename="llvm..X86..MOV8mr_NOREX">MOV8mr_NOREX</a>;</td></tr>
<tr><th id="3551">3551</th><td>    <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm" title='llvm::X86::MOV8rm' data-ref="llvm::X86::MOV8rm" data-ref-filename="llvm..X86..MOV8rm">MOV8rm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8mr" title='llvm::X86::MOV8mr' data-ref="llvm::X86::MOV8mr" data-ref-filename="llvm..X86..MOV8mr">MOV8mr</a>;</td></tr>
<tr><th id="3552">3552</th><td>  <b>case</b> <var>2</var>:</td></tr>
<tr><th id="3553">3553</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VK16RegClass" title='llvm::X86::VK16RegClass' data-ref="llvm::X86::VK16RegClass" data-ref-filename="llvm..X86..VK16RegClass">VK16RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>))</td></tr>
<tr><th id="3554">3554</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVWkm" title='llvm::X86::KMOVWkm' data-ref="llvm::X86::KMOVWkm" data-ref-filename="llvm..X86..KMOVWkm">KMOVWkm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVWmk" title='llvm::X86::KMOVWmk' data-ref="llvm::X86::KMOVWmk" data-ref-filename="llvm..X86..KMOVWmk">KMOVWmk</a>;</td></tr>
<tr><th id="3555">3555</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(X86::GR16RegClass.hasSubClassEq(RC) &amp;&amp; <q>"Unknown 2-byte regclass"</q>);</td></tr>
<tr><th id="3556">3556</th><td>    <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rm" title='llvm::X86::MOV16rm' data-ref="llvm::X86::MOV16rm" data-ref-filename="llvm..X86..MOV16rm">MOV16rm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16mr" title='llvm::X86::MOV16mr' data-ref="llvm::X86::MOV16mr" data-ref-filename="llvm..X86..MOV16mr">MOV16mr</a>;</td></tr>
<tr><th id="3557">3557</th><td>  <b>case</b> <var>4</var>:</td></tr>
<tr><th id="3558">3558</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>))</td></tr>
<tr><th id="3559">3559</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rm" title='llvm::X86::MOV32rm' data-ref="llvm::X86::MOV32rm" data-ref-filename="llvm..X86..MOV32rm">MOV32rm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32mr" title='llvm::X86::MOV32mr' data-ref="llvm::X86::MOV32mr" data-ref-filename="llvm..X86..MOV32mr">MOV32mr</a>;</td></tr>
<tr><th id="3560">3560</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::FR32XRegClass" title='llvm::X86::FR32XRegClass' data-ref="llvm::X86::FR32XRegClass" data-ref-filename="llvm..X86..FR32XRegClass">FR32XRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>))</td></tr>
<tr><th id="3561">3561</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ?</td></tr>
<tr><th id="3562">3562</th><td>        (<a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm_alt" title='llvm::X86::VMOVSSZrm_alt' data-ref="llvm::X86::VMOVSSZrm_alt" data-ref-filename="llvm..X86..VMOVSSZrm_alt">VMOVSSZrm_alt</a> :</td></tr>
<tr><th id="3563">3563</th><td>         <a class="local col1 ref" href="#391HasAVX" title='HasAVX' data-ref="391HasAVX" data-ref-filename="391HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm_alt" title='llvm::X86::VMOVSSrm_alt' data-ref="llvm::X86::VMOVSSrm_alt" data-ref-filename="llvm..X86..VMOVSSrm_alt">VMOVSSrm_alt</a> :</td></tr>
<tr><th id="3564">3564</th><td>                     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm_alt" title='llvm::X86::MOVSSrm_alt' data-ref="llvm::X86::MOVSSrm_alt" data-ref-filename="llvm..X86..MOVSSrm_alt">MOVSSrm_alt</a>) :</td></tr>
<tr><th id="3565">3565</th><td>        (<a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZmr" title='llvm::X86::VMOVSSZmr' data-ref="llvm::X86::VMOVSSZmr" data-ref-filename="llvm..X86..VMOVSSZmr">VMOVSSZmr</a> :</td></tr>
<tr><th id="3566">3566</th><td>         <a class="local col1 ref" href="#391HasAVX" title='HasAVX' data-ref="391HasAVX" data-ref-filename="391HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSmr" title='llvm::X86::VMOVSSmr' data-ref="llvm::X86::VMOVSSmr" data-ref-filename="llvm..X86..VMOVSSmr">VMOVSSmr</a> :</td></tr>
<tr><th id="3567">3567</th><td>                     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSmr" title='llvm::X86::MOVSSmr' data-ref="llvm::X86::MOVSSmr" data-ref-filename="llvm..X86..MOVSSmr">MOVSSmr</a>);</td></tr>
<tr><th id="3568">3568</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RFP32RegClass" title='llvm::X86::RFP32RegClass' data-ref="llvm::X86::RFP32RegClass" data-ref-filename="llvm..X86..RFP32RegClass">RFP32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>))</td></tr>
<tr><th id="3569">3569</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp32m" title='llvm::X86::LD_Fp32m' data-ref="llvm::X86::LD_Fp32m" data-ref-filename="llvm..X86..LD_Fp32m">LD_Fp32m</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ST_Fp32m" title='llvm::X86::ST_Fp32m' data-ref="llvm::X86::ST_Fp32m" data-ref-filename="llvm..X86..ST_Fp32m">ST_Fp32m</a>;</td></tr>
<tr><th id="3570">3570</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VK32RegClass" title='llvm::X86::VK32RegClass' data-ref="llvm::X86::VK32RegClass" data-ref-filename="llvm..X86..VK32RegClass">VK32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>)) {</td></tr>
<tr><th id="3571">3571</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(STI.hasBWI() &amp;&amp; <q>"KMOVD requires BWI"</q>);</td></tr>
<tr><th id="3572">3572</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVDkm" title='llvm::X86::KMOVDkm' data-ref="llvm::X86::KMOVDkm" data-ref-filename="llvm..X86..KMOVDkm">KMOVDkm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVDmk" title='llvm::X86::KMOVDmk' data-ref="llvm::X86::KMOVDmk" data-ref-filename="llvm..X86..KMOVDmk">KMOVDmk</a>;</td></tr>
<tr><th id="3573">3573</th><td>    }</td></tr>
<tr><th id="3574">3574</th><td>    <i>// All of these mask pair classes have the same spill size, the same kind</i></td></tr>
<tr><th id="3575">3575</th><td><i>    // of kmov instructions can be used with all of them.</i></td></tr>
<tr><th id="3576">3576</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VK1PAIRRegClass" title='llvm::X86::VK1PAIRRegClass' data-ref="llvm::X86::VK1PAIRRegClass" data-ref-filename="llvm..X86..VK1PAIRRegClass">VK1PAIRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>) ||</td></tr>
<tr><th id="3577">3577</th><td>        <span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VK2PAIRRegClass" title='llvm::X86::VK2PAIRRegClass' data-ref="llvm::X86::VK2PAIRRegClass" data-ref-filename="llvm..X86..VK2PAIRRegClass">VK2PAIRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>) ||</td></tr>
<tr><th id="3578">3578</th><td>        <span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VK4PAIRRegClass" title='llvm::X86::VK4PAIRRegClass' data-ref="llvm::X86::VK4PAIRRegClass" data-ref-filename="llvm..X86..VK4PAIRRegClass">VK4PAIRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>) ||</td></tr>
<tr><th id="3579">3579</th><td>        <span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VK8PAIRRegClass" title='llvm::X86::VK8PAIRRegClass' data-ref="llvm::X86::VK8PAIRRegClass" data-ref-filename="llvm..X86..VK8PAIRRegClass">VK8PAIRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>) ||</td></tr>
<tr><th id="3580">3580</th><td>        <span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VK16PAIRRegClass" title='llvm::X86::VK16PAIRRegClass' data-ref="llvm::X86::VK16PAIRRegClass" data-ref-filename="llvm..X86..VK16PAIRRegClass">VK16PAIRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>))</td></tr>
<tr><th id="3581">3581</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MASKPAIR16LOAD" title='llvm::X86::MASKPAIR16LOAD' data-ref="llvm::X86::MASKPAIR16LOAD" data-ref-filename="llvm..X86..MASKPAIR16LOAD">MASKPAIR16LOAD</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MASKPAIR16STORE" title='llvm::X86::MASKPAIR16STORE' data-ref="llvm::X86::MASKPAIR16STORE" data-ref-filename="llvm..X86..MASKPAIR16STORE">MASKPAIR16STORE</a>;</td></tr>
<tr><th id="3582">3582</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown 4-byte regclass"</q>);</td></tr>
<tr><th id="3583">3583</th><td>  <b>case</b> <var>8</var>:</td></tr>
<tr><th id="3584">3584</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>))</td></tr>
<tr><th id="3585">3585</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rm" title='llvm::X86::MOV64rm' data-ref="llvm::X86::MOV64rm" data-ref-filename="llvm..X86..MOV64rm">MOV64rm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64mr" title='llvm::X86::MOV64mr' data-ref="llvm::X86::MOV64mr" data-ref-filename="llvm..X86..MOV64mr">MOV64mr</a>;</td></tr>
<tr><th id="3586">3586</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::FR64XRegClass" title='llvm::X86::FR64XRegClass' data-ref="llvm::X86::FR64XRegClass" data-ref-filename="llvm..X86..FR64XRegClass">FR64XRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>))</td></tr>
<tr><th id="3587">3587</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ?</td></tr>
<tr><th id="3588">3588</th><td>        (<a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm_alt" title='llvm::X86::VMOVSDZrm_alt' data-ref="llvm::X86::VMOVSDZrm_alt" data-ref-filename="llvm..X86..VMOVSDZrm_alt">VMOVSDZrm_alt</a> :</td></tr>
<tr><th id="3589">3589</th><td>         <a class="local col1 ref" href="#391HasAVX" title='HasAVX' data-ref="391HasAVX" data-ref-filename="391HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm_alt" title='llvm::X86::VMOVSDrm_alt' data-ref="llvm::X86::VMOVSDrm_alt" data-ref-filename="llvm..X86..VMOVSDrm_alt">VMOVSDrm_alt</a> :</td></tr>
<tr><th id="3590">3590</th><td>                     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm_alt" title='llvm::X86::MOVSDrm_alt' data-ref="llvm::X86::MOVSDrm_alt" data-ref-filename="llvm..X86..MOVSDrm_alt">MOVSDrm_alt</a>) :</td></tr>
<tr><th id="3591">3591</th><td>        (<a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZmr" title='llvm::X86::VMOVSDZmr' data-ref="llvm::X86::VMOVSDZmr" data-ref-filename="llvm..X86..VMOVSDZmr">VMOVSDZmr</a> :</td></tr>
<tr><th id="3592">3592</th><td>         <a class="local col1 ref" href="#391HasAVX" title='HasAVX' data-ref="391HasAVX" data-ref-filename="391HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDmr" title='llvm::X86::VMOVSDmr' data-ref="llvm::X86::VMOVSDmr" data-ref-filename="llvm..X86..VMOVSDmr">VMOVSDmr</a> :</td></tr>
<tr><th id="3593">3593</th><td>                     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDmr" title='llvm::X86::MOVSDmr' data-ref="llvm::X86::MOVSDmr" data-ref-filename="llvm..X86..MOVSDmr">MOVSDmr</a>);</td></tr>
<tr><th id="3594">3594</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR64RegClass" title='llvm::X86::VR64RegClass' data-ref="llvm::X86::VR64RegClass" data-ref-filename="llvm..X86..VR64RegClass">VR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>))</td></tr>
<tr><th id="3595">3595</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVQ64rm" title='llvm::X86::MMX_MOVQ64rm' data-ref="llvm::X86::MMX_MOVQ64rm" data-ref-filename="llvm..X86..MMX_MOVQ64rm">MMX_MOVQ64rm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVQ64mr" title='llvm::X86::MMX_MOVQ64mr' data-ref="llvm::X86::MMX_MOVQ64mr" data-ref-filename="llvm..X86..MMX_MOVQ64mr">MMX_MOVQ64mr</a>;</td></tr>
<tr><th id="3596">3596</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RFP64RegClass" title='llvm::X86::RFP64RegClass' data-ref="llvm::X86::RFP64RegClass" data-ref-filename="llvm..X86..RFP64RegClass">RFP64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>))</td></tr>
<tr><th id="3597">3597</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp64m" title='llvm::X86::LD_Fp64m' data-ref="llvm::X86::LD_Fp64m" data-ref-filename="llvm..X86..LD_Fp64m">LD_Fp64m</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ST_Fp64m" title='llvm::X86::ST_Fp64m' data-ref="llvm::X86::ST_Fp64m" data-ref-filename="llvm..X86..ST_Fp64m">ST_Fp64m</a>;</td></tr>
<tr><th id="3598">3598</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VK64RegClass" title='llvm::X86::VK64RegClass' data-ref="llvm::X86::VK64RegClass" data-ref-filename="llvm..X86..VK64RegClass">VK64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>)) {</td></tr>
<tr><th id="3599">3599</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(STI.hasBWI() &amp;&amp; <q>"KMOVQ requires BWI"</q>);</td></tr>
<tr><th id="3600">3600</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVQkm" title='llvm::X86::KMOVQkm' data-ref="llvm::X86::KMOVQkm" data-ref-filename="llvm..X86..KMOVQkm">KMOVQkm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVQmk" title='llvm::X86::KMOVQmk' data-ref="llvm::X86::KMOVQmk" data-ref-filename="llvm..X86..KMOVQmk">KMOVQmk</a>;</td></tr>
<tr><th id="3601">3601</th><td>    }</td></tr>
<tr><th id="3602">3602</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown 8-byte regclass"</q>);</td></tr>
<tr><th id="3603">3603</th><td>  <b>case</b> <var>10</var>:</td></tr>
<tr><th id="3604">3604</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(X86::RFP80RegClass.hasSubClassEq(RC) &amp;&amp; <q>"Unknown 10-byte regclass"</q>);</td></tr>
<tr><th id="3605">3605</th><td>    <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp80m" title='llvm::X86::LD_Fp80m' data-ref="llvm::X86::LD_Fp80m" data-ref-filename="llvm..X86..LD_Fp80m">LD_Fp80m</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ST_FpP80m" title='llvm::X86::ST_FpP80m' data-ref="llvm::X86::ST_FpP80m" data-ref-filename="llvm..X86..ST_FpP80m">ST_FpP80m</a>;</td></tr>
<tr><th id="3606">3606</th><td>  <b>case</b> <var>16</var>: {</td></tr>
<tr><th id="3607">3607</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128XRegClass" title='llvm::X86::VR128XRegClass' data-ref="llvm::X86::VR128XRegClass" data-ref-filename="llvm..X86..VR128XRegClass">VR128XRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>)) {</td></tr>
<tr><th id="3608">3608</th><td>      <i>// If stack is realigned we can use aligned stores.</i></td></tr>
<tr><th id="3609">3609</th><td>      <b>if</b> (<a class="local col8 ref" href="#388IsStackAligned" title='IsStackAligned' data-ref="388IsStackAligned" data-ref-filename="388IsStackAligned">IsStackAligned</a>)</td></tr>
<tr><th id="3610">3610</th><td>        <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ?</td></tr>
<tr><th id="3611">3611</th><td>          (<a class="local col3 ref" href="#393HasVLX" title='HasVLX' data-ref="393HasVLX" data-ref-filename="393HasVLX">HasVLX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm" title='llvm::X86::VMOVAPSZ128rm' data-ref="llvm::X86::VMOVAPSZ128rm" data-ref-filename="llvm..X86..VMOVAPSZ128rm">VMOVAPSZ128rm</a> :</td></tr>
<tr><th id="3612">3612</th><td>           <a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm_NOVLX" title='llvm::X86::VMOVAPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ128rm_NOVLX">VMOVAPSZ128rm_NOVLX</a> :</td></tr>
<tr><th id="3613">3613</th><td>           <a class="local col1 ref" href="#391HasAVX" title='HasAVX' data-ref="391HasAVX" data-ref-filename="391HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrm" title='llvm::X86::VMOVAPSrm' data-ref="llvm::X86::VMOVAPSrm" data-ref-filename="llvm..X86..VMOVAPSrm">VMOVAPSrm</a> :</td></tr>
<tr><th id="3614">3614</th><td>                       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPSrm" title='llvm::X86::MOVAPSrm' data-ref="llvm::X86::MOVAPSrm" data-ref-filename="llvm..X86..MOVAPSrm">MOVAPSrm</a>):</td></tr>
<tr><th id="3615">3615</th><td>          (<a class="local col3 ref" href="#393HasVLX" title='HasVLX' data-ref="393HasVLX" data-ref-filename="393HasVLX">HasVLX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128mr" title='llvm::X86::VMOVAPSZ128mr' data-ref="llvm::X86::VMOVAPSZ128mr" data-ref-filename="llvm..X86..VMOVAPSZ128mr">VMOVAPSZ128mr</a> :</td></tr>
<tr><th id="3616">3616</th><td>           <a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128mr_NOVLX" title='llvm::X86::VMOVAPSZ128mr_NOVLX' data-ref="llvm::X86::VMOVAPSZ128mr_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ128mr_NOVLX">VMOVAPSZ128mr_NOVLX</a> :</td></tr>
<tr><th id="3617">3617</th><td>           <a class="local col1 ref" href="#391HasAVX" title='HasAVX' data-ref="391HasAVX" data-ref-filename="391HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSmr" title='llvm::X86::VMOVAPSmr' data-ref="llvm::X86::VMOVAPSmr" data-ref-filename="llvm..X86..VMOVAPSmr">VMOVAPSmr</a> :</td></tr>
<tr><th id="3618">3618</th><td>                       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPSmr" title='llvm::X86::MOVAPSmr' data-ref="llvm::X86::MOVAPSmr" data-ref-filename="llvm..X86..MOVAPSmr">MOVAPSmr</a>);</td></tr>
<tr><th id="3619">3619</th><td>      <b>else</b></td></tr>
<tr><th id="3620">3620</th><td>        <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ?</td></tr>
<tr><th id="3621">3621</th><td>          (<a class="local col3 ref" href="#393HasVLX" title='HasVLX' data-ref="393HasVLX" data-ref-filename="393HasVLX">HasVLX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm" title='llvm::X86::VMOVUPSZ128rm' data-ref="llvm::X86::VMOVUPSZ128rm" data-ref-filename="llvm..X86..VMOVUPSZ128rm">VMOVUPSZ128rm</a> :</td></tr>
<tr><th id="3622">3622</th><td>           <a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm_NOVLX" title='llvm::X86::VMOVUPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ128rm_NOVLX">VMOVUPSZ128rm_NOVLX</a> :</td></tr>
<tr><th id="3623">3623</th><td>           <a class="local col1 ref" href="#391HasAVX" title='HasAVX' data-ref="391HasAVX" data-ref-filename="391HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSrm" title='llvm::X86::VMOVUPSrm' data-ref="llvm::X86::VMOVUPSrm" data-ref-filename="llvm..X86..VMOVUPSrm">VMOVUPSrm</a> :</td></tr>
<tr><th id="3624">3624</th><td>                       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPSrm" title='llvm::X86::MOVUPSrm' data-ref="llvm::X86::MOVUPSrm" data-ref-filename="llvm..X86..MOVUPSrm">MOVUPSrm</a>):</td></tr>
<tr><th id="3625">3625</th><td>          (<a class="local col3 ref" href="#393HasVLX" title='HasVLX' data-ref="393HasVLX" data-ref-filename="393HasVLX">HasVLX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128mr" title='llvm::X86::VMOVUPSZ128mr' data-ref="llvm::X86::VMOVUPSZ128mr" data-ref-filename="llvm..X86..VMOVUPSZ128mr">VMOVUPSZ128mr</a> :</td></tr>
<tr><th id="3626">3626</th><td>           <a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128mr_NOVLX" title='llvm::X86::VMOVUPSZ128mr_NOVLX' data-ref="llvm::X86::VMOVUPSZ128mr_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ128mr_NOVLX">VMOVUPSZ128mr_NOVLX</a> :</td></tr>
<tr><th id="3627">3627</th><td>           <a class="local col1 ref" href="#391HasAVX" title='HasAVX' data-ref="391HasAVX" data-ref-filename="391HasAVX">HasAVX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSmr" title='llvm::X86::VMOVUPSmr' data-ref="llvm::X86::VMOVUPSmr" data-ref-filename="llvm..X86..VMOVUPSmr">VMOVUPSmr</a> :</td></tr>
<tr><th id="3628">3628</th><td>                       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPSmr" title='llvm::X86::MOVUPSmr' data-ref="llvm::X86::MOVUPSmr" data-ref-filename="llvm..X86..MOVUPSmr">MOVUPSmr</a>);</td></tr>
<tr><th id="3629">3629</th><td>    }</td></tr>
<tr><th id="3630">3630</th><td>    <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::BNDRRegClass" title='llvm::X86::BNDRRegClass' data-ref="llvm::X86::BNDRRegClass" data-ref-filename="llvm..X86..BNDRRegClass">BNDRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#387RC" title='RC' data-ref="387RC" data-ref-filename="387RC">RC</a>)) {</td></tr>
<tr><th id="3631">3631</th><td>      <b>if</b> (<a class="local col9 ref" href="#389STI" title='STI' data-ref="389STI" data-ref-filename="389STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>())</td></tr>
<tr><th id="3632">3632</th><td>        <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BNDMOV64rm" title='llvm::X86::BNDMOV64rm' data-ref="llvm::X86::BNDMOV64rm" data-ref-filename="llvm..X86..BNDMOV64rm">BNDMOV64rm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BNDMOV64mr" title='llvm::X86::BNDMOV64mr' data-ref="llvm::X86::BNDMOV64mr" data-ref-filename="llvm..X86..BNDMOV64mr">BNDMOV64mr</a>;</td></tr>
<tr><th id="3633">3633</th><td>      <b>else</b></td></tr>
<tr><th id="3634">3634</th><td>        <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BNDMOV32rm" title='llvm::X86::BNDMOV32rm' data-ref="llvm::X86::BNDMOV32rm" data-ref-filename="llvm..X86..BNDMOV32rm">BNDMOV32rm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BNDMOV32mr" title='llvm::X86::BNDMOV32mr' data-ref="llvm::X86::BNDMOV32mr" data-ref-filename="llvm..X86..BNDMOV32mr">BNDMOV32mr</a>;</td></tr>
<tr><th id="3635">3635</th><td>    }</td></tr>
<tr><th id="3636">3636</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown 16-byte regclass"</q>);</td></tr>
<tr><th id="3637">3637</th><td>  }</td></tr>
<tr><th id="3638">3638</th><td>  <b>case</b> <var>32</var>:</td></tr>
<tr><th id="3639">3639</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(X86::VR256XRegClass.hasSubClassEq(RC) &amp;&amp; <q>"Unknown 32-byte regclass"</q>);</td></tr>
<tr><th id="3640">3640</th><td>    <i>// If stack is realigned we can use aligned stores.</i></td></tr>
<tr><th id="3641">3641</th><td>    <b>if</b> (<a class="local col8 ref" href="#388IsStackAligned" title='IsStackAligned' data-ref="388IsStackAligned" data-ref-filename="388IsStackAligned">IsStackAligned</a>)</td></tr>
<tr><th id="3642">3642</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ?</td></tr>
<tr><th id="3643">3643</th><td>        (<a class="local col3 ref" href="#393HasVLX" title='HasVLX' data-ref="393HasVLX" data-ref-filename="393HasVLX">HasVLX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm" title='llvm::X86::VMOVAPSZ256rm' data-ref="llvm::X86::VMOVAPSZ256rm" data-ref-filename="llvm..X86..VMOVAPSZ256rm">VMOVAPSZ256rm</a> :</td></tr>
<tr><th id="3644">3644</th><td>         <a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm_NOVLX" title='llvm::X86::VMOVAPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ256rm_NOVLX">VMOVAPSZ256rm_NOVLX</a> :</td></tr>
<tr><th id="3645">3645</th><td>                     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrm" title='llvm::X86::VMOVAPSYrm' data-ref="llvm::X86::VMOVAPSYrm" data-ref-filename="llvm..X86..VMOVAPSYrm">VMOVAPSYrm</a>) :</td></tr>
<tr><th id="3646">3646</th><td>        (<a class="local col3 ref" href="#393HasVLX" title='HasVLX' data-ref="393HasVLX" data-ref-filename="393HasVLX">HasVLX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256mr" title='llvm::X86::VMOVAPSZ256mr' data-ref="llvm::X86::VMOVAPSZ256mr" data-ref-filename="llvm..X86..VMOVAPSZ256mr">VMOVAPSZ256mr</a> :</td></tr>
<tr><th id="3647">3647</th><td>         <a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256mr_NOVLX" title='llvm::X86::VMOVAPSZ256mr_NOVLX' data-ref="llvm::X86::VMOVAPSZ256mr_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ256mr_NOVLX">VMOVAPSZ256mr_NOVLX</a> :</td></tr>
<tr><th id="3648">3648</th><td>                     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYmr" title='llvm::X86::VMOVAPSYmr' data-ref="llvm::X86::VMOVAPSYmr" data-ref-filename="llvm..X86..VMOVAPSYmr">VMOVAPSYmr</a>);</td></tr>
<tr><th id="3649">3649</th><td>    <b>else</b></td></tr>
<tr><th id="3650">3650</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ?</td></tr>
<tr><th id="3651">3651</th><td>        (<a class="local col3 ref" href="#393HasVLX" title='HasVLX' data-ref="393HasVLX" data-ref-filename="393HasVLX">HasVLX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm" title='llvm::X86::VMOVUPSZ256rm' data-ref="llvm::X86::VMOVUPSZ256rm" data-ref-filename="llvm..X86..VMOVUPSZ256rm">VMOVUPSZ256rm</a> :</td></tr>
<tr><th id="3652">3652</th><td>         <a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm_NOVLX" title='llvm::X86::VMOVUPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ256rm_NOVLX">VMOVUPSZ256rm_NOVLX</a> :</td></tr>
<tr><th id="3653">3653</th><td>                     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYrm" title='llvm::X86::VMOVUPSYrm' data-ref="llvm::X86::VMOVUPSYrm" data-ref-filename="llvm..X86..VMOVUPSYrm">VMOVUPSYrm</a>) :</td></tr>
<tr><th id="3654">3654</th><td>        (<a class="local col3 ref" href="#393HasVLX" title='HasVLX' data-ref="393HasVLX" data-ref-filename="393HasVLX">HasVLX</a>    ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256mr" title='llvm::X86::VMOVUPSZ256mr' data-ref="llvm::X86::VMOVUPSZ256mr" data-ref-filename="llvm..X86..VMOVUPSZ256mr">VMOVUPSZ256mr</a> :</td></tr>
<tr><th id="3655">3655</th><td>         <a class="local col2 ref" href="#392HasAVX512" title='HasAVX512' data-ref="392HasAVX512" data-ref-filename="392HasAVX512">HasAVX512</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256mr_NOVLX" title='llvm::X86::VMOVUPSZ256mr_NOVLX' data-ref="llvm::X86::VMOVUPSZ256mr_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ256mr_NOVLX">VMOVUPSZ256mr_NOVLX</a> :</td></tr>
<tr><th id="3656">3656</th><td>                     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYmr" title='llvm::X86::VMOVUPSYmr' data-ref="llvm::X86::VMOVUPSYmr" data-ref-filename="llvm..X86..VMOVUPSYmr">VMOVUPSYmr</a>);</td></tr>
<tr><th id="3657">3657</th><td>  <b>case</b> <var>64</var>:</td></tr>
<tr><th id="3658">3658</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(X86::VR512RegClass.hasSubClassEq(RC) &amp;&amp; <q>"Unknown 64-byte regclass"</q>);</td></tr>
<tr><th id="3659">3659</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(STI.hasAVX512() &amp;&amp; <q>"Using 512-bit register requires AVX512"</q>);</td></tr>
<tr><th id="3660">3660</th><td>    <b>if</b> (<a class="local col8 ref" href="#388IsStackAligned" title='IsStackAligned' data-ref="388IsStackAligned" data-ref-filename="388IsStackAligned">IsStackAligned</a>)</td></tr>
<tr><th id="3661">3661</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrm" title='llvm::X86::VMOVAPSZrm' data-ref="llvm::X86::VMOVAPSZrm" data-ref-filename="llvm..X86..VMOVAPSZrm">VMOVAPSZrm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZmr" title='llvm::X86::VMOVAPSZmr' data-ref="llvm::X86::VMOVAPSZmr" data-ref-filename="llvm..X86..VMOVAPSZmr">VMOVAPSZmr</a>;</td></tr>
<tr><th id="3662">3662</th><td>    <b>else</b></td></tr>
<tr><th id="3663">3663</th><td>      <b>return</b> <a class="local col0 ref" href="#390load" title='load' data-ref="390load" data-ref-filename="390load">load</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZrm" title='llvm::X86::VMOVUPSZrm' data-ref="llvm::X86::VMOVUPSZrm" data-ref-filename="llvm..X86..VMOVUPSZrm">VMOVUPSZrm</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZmr" title='llvm::X86::VMOVUPSZmr' data-ref="llvm::X86::VMOVUPSZmr" data-ref-filename="llvm..X86..VMOVUPSZmr">VMOVUPSZmr</a>;</td></tr>
<tr><th id="3664">3664</th><td>  }</td></tr>
<tr><th id="3665">3665</th><td>}</td></tr>
<tr><th id="3666">3666</th><td></td></tr>
<tr><th id="3667">3667</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode" title='llvm::ExtAddrMode' data-ref="llvm::ExtAddrMode" data-ref-filename="llvm..ExtAddrMode">ExtAddrMode</a>&gt;</td></tr>
<tr><th id="3668">3668</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::getAddrModeFromMemoryOp' data-ref="_ZNK4llvm12X86InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo23getAddrModeFromMemoryOpERKNS_12MachineInstrEPKNS_18TargetRegisterInfoE">getAddrModeFromMemoryOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="394MemI" title='MemI' data-type='const llvm::MachineInstr &amp;' data-ref="394MemI" data-ref-filename="394MemI">MemI</dfn>,</td></tr>
<tr><th id="3669">3669</th><td>                                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="395TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="395TRI" data-ref-filename="395TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3670">3670</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="396Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="396Desc" data-ref-filename="396Desc">Desc</dfn> = <a class="local col4 ref" href="#394MemI" title='MemI' data-ref="394MemI" data-ref-filename="394MemI">MemI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3671">3671</th><td>  <em>int</em> <dfn class="local col7 decl" id="397MemRefBegin" title='MemRefBegin' data-type='int' data-ref="397MemRefBegin" data-ref-filename="397MemRefBegin">MemRefBegin</dfn> = <span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm" data-ref-filename="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col6 ref" href="#396Desc" title='Desc' data-ref="396Desc" data-ref-filename="396Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>);</td></tr>
<tr><th id="3672">3672</th><td>  <b>if</b> (<a class="local col7 ref" href="#397MemRefBegin" title='MemRefBegin' data-ref="397MemRefBegin" data-ref-filename="397MemRefBegin">MemRefBegin</a> &lt; <var>0</var>)</td></tr>
<tr><th id="3673">3673</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3674">3674</th><td></td></tr>
<tr><th id="3675">3675</th><td>  <a class="local col7 ref" href="#397MemRefBegin" title='MemRefBegin' data-ref="397MemRefBegin" data-ref-filename="397MemRefBegin">MemRefBegin</a> += <span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col6 ref" href="#396Desc" title='Desc' data-ref="396Desc" data-ref-filename="396Desc">Desc</a>);</td></tr>
<tr><th id="3676">3676</th><td></td></tr>
<tr><th id="3677">3677</th><td>  <em>auto</em> &amp;<dfn class="local col8 decl" id="398BaseOp" title='BaseOp' data-type='const llvm::MachineOperand &amp;' data-ref="398BaseOp" data-ref-filename="398BaseOp">BaseOp</dfn> = <a class="local col4 ref" href="#394MemI" title='MemI' data-ref="394MemI" data-ref-filename="394MemI">MemI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#397MemRefBegin" title='MemRefBegin' data-ref="397MemRefBegin" data-ref-filename="397MemRefBegin">MemRefBegin</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="3678">3678</th><td>  <b>if</b> (!<a class="local col8 ref" href="#398BaseOp" title='BaseOp' data-ref="398BaseOp" data-ref-filename="398BaseOp">BaseOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <i>// Can be an MO_FrameIndex</i></td></tr>
<tr><th id="3679">3679</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3680">3680</th><td></td></tr>
<tr><th id="3681">3681</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="399DispMO" title='DispMO' data-type='const llvm::MachineOperand &amp;' data-ref="399DispMO" data-ref-filename="399DispMO">DispMO</dfn> = <a class="local col4 ref" href="#394MemI" title='MemI' data-ref="394MemI" data-ref-filename="394MemI">MemI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#397MemRefBegin" title='MemRefBegin' data-ref="397MemRefBegin" data-ref-filename="397MemRefBegin">MemRefBegin</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="3682">3682</th><td>  <i>// Displacement can be symbolic</i></td></tr>
<tr><th id="3683">3683</th><td>  <b>if</b> (!<a class="local col9 ref" href="#399DispMO" title='DispMO' data-ref="399DispMO" data-ref-filename="399DispMO">DispMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3684">3684</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="3685">3685</th><td></td></tr>
<tr><th id="3686">3686</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode" title='llvm::ExtAddrMode' data-ref="llvm::ExtAddrMode" data-ref-filename="llvm..ExtAddrMode">ExtAddrMode</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#86" title='llvm::ExtAddrMode::ExtAddrMode' data-ref="_ZN4llvm11ExtAddrModeC1Ev" data-ref-filename="_ZN4llvm11ExtAddrModeC1Ev"></a><dfn class="local col0 decl" id="400AM" title='AM' data-type='llvm::ExtAddrMode' data-ref="400AM" data-ref-filename="400AM">AM</dfn>;</td></tr>
<tr><th id="3687">3687</th><td>  <a class="local col0 ref" href="#400AM" title='AM' data-ref="400AM" data-ref-filename="400AM">AM</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode::BaseReg" title='llvm::ExtAddrMode::BaseReg' data-ref="llvm::ExtAddrMode::BaseReg" data-ref-filename="llvm..ExtAddrMode..BaseReg">BaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col8 ref" href="#398BaseOp" title='BaseOp' data-ref="398BaseOp" data-ref-filename="398BaseOp">BaseOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3688">3688</th><td>  <a class="local col0 ref" href="#400AM" title='AM' data-ref="400AM" data-ref-filename="400AM">AM</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode::ScaledReg" title='llvm::ExtAddrMode::ScaledReg' data-ref="llvm::ExtAddrMode::ScaledReg" data-ref-filename="llvm..ExtAddrMode..ScaledReg">ScaledReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#394MemI" title='MemI' data-ref="394MemI" data-ref-filename="394MemI">MemI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#397MemRefBegin" title='MemRefBegin' data-ref="397MemRefBegin" data-ref-filename="397MemRefBegin">MemRefBegin</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3689">3689</th><td>  <a class="local col0 ref" href="#400AM" title='AM' data-ref="400AM" data-ref-filename="400AM">AM</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode::Scale" title='llvm::ExtAddrMode::Scale' data-ref="llvm::ExtAddrMode::Scale" data-ref-filename="llvm..ExtAddrMode..Scale">Scale</a> = <a class="local col4 ref" href="#394MemI" title='MemI' data-ref="394MemI" data-ref-filename="394MemI">MemI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#397MemRefBegin" title='MemRefBegin' data-ref="397MemRefBegin" data-ref-filename="397MemRefBegin">MemRefBegin</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt" data-ref-filename="llvm..X86..AddrScaleAmt">AddrScaleAmt</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3690">3690</th><td>  <a class="local col0 ref" href="#400AM" title='AM' data-ref="400AM" data-ref-filename="400AM">AM</a>.<a class="ref field" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ExtAddrMode::Displacement" title='llvm::ExtAddrMode::Displacement' data-ref="llvm::ExtAddrMode::Displacement" data-ref-filename="llvm..ExtAddrMode..Displacement">Displacement</a> = <a class="local col9 ref" href="#399DispMO" title='DispMO' data-ref="399DispMO" data-ref-filename="399DispMO">DispMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3691">3691</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="local col0 ref" href="#400AM" title='AM' data-ref="400AM" data-ref-filename="400AM">AM</a>;</td></tr>
<tr><th id="3692">3692</th><td>}</td></tr>
<tr><th id="3693">3693</th><td></td></tr>
<tr><th id="3694">3694</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo23getConstValDefinedInRegERKNS_12MachineInstrENS_8RegisterERl" title='llvm::X86InstrInfo::getConstValDefinedInReg' data-ref="_ZNK4llvm12X86InstrInfo23getConstValDefinedInRegERKNS_12MachineInstrENS_8RegisterERl" data-ref-filename="_ZNK4llvm12X86InstrInfo23getConstValDefinedInRegERKNS_12MachineInstrENS_8RegisterERl">getConstValDefinedInReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="401MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="401MI" data-ref-filename="401MI">MI</dfn>,</td></tr>
<tr><th id="3695">3695</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="402Reg" title='Reg' data-type='const llvm::Register' data-ref="402Reg" data-ref-filename="402Reg">Reg</dfn>,</td></tr>
<tr><th id="3696">3696</th><td>                                           <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col3 decl" id="403ImmVal" title='ImmVal' data-type='int64_t &amp;' data-ref="403ImmVal" data-ref-filename="403ImmVal">ImmVal</dfn>) <em>const</em> {</td></tr>
<tr><th id="3697">3697</th><td>  <b>if</b> (<a class="local col1 ref" href="#401MI" title='MI' data-ref="401MI" data-ref-filename="401MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ri" title='llvm::X86::MOV32ri' data-ref="llvm::X86::MOV32ri" data-ref-filename="llvm..X86..MOV32ri">MOV32ri</a> &amp;&amp; <a class="local col1 ref" href="#401MI" title='MI' data-ref="401MI" data-ref-filename="401MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ri" title='llvm::X86::MOV64ri' data-ref="llvm::X86::MOV64ri" data-ref-filename="llvm..X86..MOV64ri">MOV64ri</a>)</td></tr>
<tr><th id="3698">3698</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3699">3699</th><td>  <i>// Mov Src can be a global address.</i></td></tr>
<tr><th id="3700">3700</th><td>  <b>if</b> (!<a class="local col1 ref" href="#401MI" title='MI' data-ref="401MI" data-ref-filename="401MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || <a class="local col1 ref" href="#401MI" title='MI' data-ref="401MI" data-ref-filename="401MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col2 ref" href="#402Reg" title='Reg' data-ref="402Reg" data-ref-filename="402Reg">Reg</a>)</td></tr>
<tr><th id="3701">3701</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3702">3702</th><td>  <a class="local col3 ref" href="#403ImmVal" title='ImmVal' data-ref="403ImmVal" data-ref-filename="403ImmVal">ImmVal</a> = <a class="local col1 ref" href="#401MI" title='MI' data-ref="401MI" data-ref-filename="401MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3703">3703</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3704">3704</th><td>}</td></tr>
<tr><th id="3705">3705</th><td></td></tr>
<tr><th id="3706">3706</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo23preservesZeroValueInRegEPKNS_12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::preservesZeroValueInReg' data-ref="_ZNK4llvm12X86InstrInfo23preservesZeroValueInRegEPKNS_12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo23preservesZeroValueInRegEPKNS_12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE">preservesZeroValueInReg</dfn>(</td></tr>
<tr><th id="3707">3707</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="404MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="404MI" data-ref-filename="404MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="405NullValueReg" title='NullValueReg' data-type='const llvm::Register' data-ref="405NullValueReg" data-ref-filename="405NullValueReg">NullValueReg</dfn>,</td></tr>
<tr><th id="3708">3708</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="406TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="406TRI" data-ref-filename="406TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3709">3709</th><td>  <b>if</b> (!<a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#405NullValueReg" title='NullValueReg' data-ref="405NullValueReg" data-ref-filename="405NullValueReg">NullValueReg</a>, <a class="local col6 ref" href="#406TRI" title='TRI' data-ref="406TRI" data-ref-filename="406TRI">TRI</a>))</td></tr>
<tr><th id="3710">3710</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3711">3711</th><td>  <b>switch</b> (<a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3712">3712</th><td>  <i>// Shift right/left of a null unto itself is still a null, i.e. rax = shl rax</i></td></tr>
<tr><th id="3713">3713</th><td><i>  // X.</i></td></tr>
<tr><th id="3714">3714</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR64ri" title='llvm::X86::SHR64ri' data-ref="llvm::X86::SHR64ri" data-ref-filename="llvm..X86..SHR64ri">SHR64ri</a>:</td></tr>
<tr><th id="3715">3715</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR32ri" title='llvm::X86::SHR32ri' data-ref="llvm::X86::SHR32ri" data-ref-filename="llvm..X86..SHR32ri">SHR32ri</a>:</td></tr>
<tr><th id="3716">3716</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL64ri" title='llvm::X86::SHL64ri' data-ref="llvm::X86::SHL64ri" data-ref-filename="llvm..X86..SHL64ri">SHL64ri</a>:</td></tr>
<tr><th id="3717">3717</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL32ri" title='llvm::X86::SHL32ri' data-ref="llvm::X86::SHL32ri" data-ref-filename="llvm..X86..SHL32ri">SHL32ri</a>:</td></tr>
<tr><th id="3718">3718</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;getOperand(<var>0</var>).isDef() &amp;&amp; MI-&gt;getOperand(<var>1</var>).isUse() &amp;&amp;</td></tr>
<tr><th id="3719">3719</th><td>           <q>"expected for shift opcode!"</q>);</td></tr>
<tr><th id="3720">3720</th><td>    <b>return</b> <a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#405NullValueReg" title='NullValueReg' data-ref="405NullValueReg" data-ref-filename="405NullValueReg">NullValueReg</a> &amp;&amp;</td></tr>
<tr><th id="3721">3721</th><td>           <a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#405NullValueReg" title='NullValueReg' data-ref="405NullValueReg" data-ref-filename="405NullValueReg">NullValueReg</a>;</td></tr>
<tr><th id="3722">3722</th><td>  <i>// Zero extend of a sub-reg of NullValueReg into itself does not change the</i></td></tr>
<tr><th id="3723">3723</th><td><i>  // null value.</i></td></tr>
<tr><th id="3724">3724</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rr" title='llvm::X86::MOV32rr' data-ref="llvm::X86::MOV32rr" data-ref-filename="llvm..X86..MOV32rr">MOV32rr</a>:</td></tr>
<tr><th id="3725">3725</th><td>    <b>return</b> <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm6all_ofEOT_T0_" title='llvm::all_of' data-use='c' data-ref="_ZN4llvm6all_ofEOT_T0_" data-ref-filename="_ZN4llvm6all_ofEOT_T0_">all_of</a>(<a class="local col4 ref" href="#404MI" title='MI' data-ref="404MI" data-ref-filename="404MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>(), [&amp;](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="407MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="407MO" data-ref-filename="407MO">MO</dfn>) {</td></tr>
<tr><th id="3726">3726</th><td>      <b>return</b> <a class="local col6 ref" href="#406TRI" title='TRI' data-ref="406TRI" data-ref-filename="406TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_">isSubRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#405NullValueReg" title='NullValueReg' data-ref="405NullValueReg" data-ref-filename="405NullValueReg">NullValueReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#407MO" title='MO' data-ref="407MO" data-ref-filename="407MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3727">3727</th><td>    });</td></tr>
<tr><th id="3728">3728</th><td>  <b>default</b>:</td></tr>
<tr><th id="3729">3729</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3730">3730</th><td>  }</td></tr>
<tr><th id="3731">3731</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should be handled above!"</q>);</td></tr>
<tr><th id="3732">3732</th><td>}</td></tr>
<tr><th id="3733">3733</th><td></td></tr>
<tr><th id="3734">3734</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::getMemOperandsWithOffsetWidth' data-ref="_ZNK4llvm12X86InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandsWithOffsetWidth</dfn>(</td></tr>
<tr><th id="3735">3735</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="408MemOp" title='MemOp' data-type='const llvm::MachineInstr &amp;' data-ref="408MemOp" data-ref-filename="408MemOp">MemOp</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; &amp;<dfn class="local col9 decl" id="409BaseOps" title='BaseOps' data-type='SmallVectorImpl&lt;const llvm::MachineOperand *&gt; &amp;' data-ref="409BaseOps" data-ref-filename="409BaseOps">BaseOps</dfn>,</td></tr>
<tr><th id="3736">3736</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="410Offset" title='Offset' data-type='int64_t &amp;' data-ref="410Offset" data-ref-filename="410Offset">Offset</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="411OffsetIsScalable" title='OffsetIsScalable' data-type='bool &amp;' data-ref="411OffsetIsScalable" data-ref-filename="411OffsetIsScalable">OffsetIsScalable</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="412Width" title='Width' data-type='unsigned int &amp;' data-ref="412Width" data-ref-filename="412Width">Width</dfn>,</td></tr>
<tr><th id="3737">3737</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="413TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="413TRI" data-ref-filename="413TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3738">3738</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="414Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="414Desc" data-ref-filename="414Desc">Desc</dfn> = <a class="local col8 ref" href="#408MemOp" title='MemOp' data-ref="408MemOp" data-ref-filename="408MemOp">MemOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="3739">3739</th><td>  <em>int</em> <dfn class="local col5 decl" id="415MemRefBegin" title='MemRefBegin' data-type='int' data-ref="415MemRefBegin" data-ref-filename="415MemRefBegin">MemRefBegin</dfn> = <span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm" data-ref-filename="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col4 ref" href="#414Desc" title='Desc' data-ref="414Desc" data-ref-filename="414Desc">Desc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a>);</td></tr>
<tr><th id="3740">3740</th><td>  <b>if</b> (<a class="local col5 ref" href="#415MemRefBegin" title='MemRefBegin' data-ref="415MemRefBegin" data-ref-filename="415MemRefBegin">MemRefBegin</a> &lt; <var>0</var>)</td></tr>
<tr><th id="3741">3741</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3742">3742</th><td></td></tr>
<tr><th id="3743">3743</th><td>  <a class="local col5 ref" href="#415MemRefBegin" title='MemRefBegin' data-ref="415MemRefBegin" data-ref-filename="415MemRefBegin">MemRefBegin</a> += <span class="namespace">X86II::</span><a class="ref fn" href="MCTargetDesc/X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col4 ref" href="#414Desc" title='Desc' data-ref="414Desc" data-ref-filename="414Desc">Desc</a>);</td></tr>
<tr><th id="3744">3744</th><td></td></tr>
<tr><th id="3745">3745</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="416BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *' data-ref="416BaseOp" data-ref-filename="416BaseOp">BaseOp</dfn> =</td></tr>
<tr><th id="3746">3746</th><td>      &amp;<a class="local col8 ref" href="#408MemOp" title='MemOp' data-ref="408MemOp" data-ref-filename="408MemOp">MemOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#415MemRefBegin" title='MemRefBegin' data-ref="415MemRefBegin" data-ref-filename="415MemRefBegin">MemRefBegin</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="3747">3747</th><td>  <b>if</b> (!<a class="local col6 ref" href="#416BaseOp" title='BaseOp' data-ref="416BaseOp" data-ref-filename="416BaseOp">BaseOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) <i>// Can be an MO_FrameIndex</i></td></tr>
<tr><th id="3748">3748</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3749">3749</th><td></td></tr>
<tr><th id="3750">3750</th><td>  <b>if</b> (<a class="local col8 ref" href="#408MemOp" title='MemOp' data-ref="408MemOp" data-ref-filename="408MemOp">MemOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#415MemRefBegin" title='MemRefBegin' data-ref="415MemRefBegin" data-ref-filename="415MemRefBegin">MemRefBegin</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt" data-ref-filename="llvm..X86..AddrScaleAmt">AddrScaleAmt</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>1</var>)</td></tr>
<tr><th id="3751">3751</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3752">3752</th><td></td></tr>
<tr><th id="3753">3753</th><td>  <b>if</b> (<a class="local col8 ref" href="#408MemOp" title='MemOp' data-ref="408MemOp" data-ref-filename="408MemOp">MemOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#415MemRefBegin" title='MemRefBegin' data-ref="415MemRefBegin" data-ref-filename="415MemRefBegin">MemRefBegin</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a></td></tr>
<tr><th id="3754">3754</th><td>      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>)</td></tr>
<tr><th id="3755">3755</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3756">3756</th><td></td></tr>
<tr><th id="3757">3757</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="417DispMO" title='DispMO' data-type='const llvm::MachineOperand &amp;' data-ref="417DispMO" data-ref-filename="417DispMO">DispMO</dfn> = <a class="local col8 ref" href="#408MemOp" title='MemOp' data-ref="408MemOp" data-ref-filename="408MemOp">MemOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#415MemRefBegin" title='MemRefBegin' data-ref="415MemRefBegin" data-ref-filename="415MemRefBegin">MemRefBegin</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="3758">3758</th><td></td></tr>
<tr><th id="3759">3759</th><td>  <i>// Displacement can be symbolic</i></td></tr>
<tr><th id="3760">3760</th><td>  <b>if</b> (!<a class="local col7 ref" href="#417DispMO" title='DispMO' data-ref="417DispMO" data-ref-filename="417DispMO">DispMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3761">3761</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3762">3762</th><td></td></tr>
<tr><th id="3763">3763</th><td>  <a class="local col0 ref" href="#410Offset" title='Offset' data-ref="410Offset" data-ref-filename="410Offset">Offset</a> = <a class="local col7 ref" href="#417DispMO" title='DispMO' data-ref="417DispMO" data-ref-filename="417DispMO">DispMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3764">3764</th><td></td></tr>
<tr><th id="3765">3765</th><td>  <b>if</b> (!<a class="local col6 ref" href="#416BaseOp" title='BaseOp' data-ref="416BaseOp" data-ref-filename="416BaseOp">BaseOp</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3766">3766</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3767">3767</th><td></td></tr>
<tr><th id="3768">3768</th><td>  <a class="local col1 ref" href="#411OffsetIsScalable" title='OffsetIsScalable' data-ref="411OffsetIsScalable" data-ref-filename="411OffsetIsScalable">OffsetIsScalable</a> = <b>false</b>;</td></tr>
<tr><th id="3769">3769</th><td>  <i>// FIXME: Relying on memoperands() may not be right thing to do here. Check</i></td></tr>
<tr><th id="3770">3770</th><td><i>  // with X86 maintainers, and fix it accordingly. For now, it is ok, since</i></td></tr>
<tr><th id="3771">3771</th><td><i>  // there is no use of `Width` for X86 back-end at the moment.</i></td></tr>
<tr><th id="3772">3772</th><td>  <a class="local col2 ref" href="#412Width" title='Width' data-ref="412Width" data-ref-filename="412Width">Width</a> =</td></tr>
<tr><th id="3773">3773</th><td>      !<a class="local col8 ref" href="#408MemOp" title='MemOp' data-ref="408MemOp" data-ref-filename="408MemOp">MemOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_emptyEv" title='llvm::MachineInstr::memoperands_empty' data-ref="_ZNK4llvm12MachineInstr17memoperands_emptyEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_emptyEv">memoperands_empty</a>() ? <a class="local col8 ref" href="#408MemOp" title='MemOp' data-ref="408MemOp" data-ref-filename="408MemOp">MemOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>().<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv" data-ref-filename="_ZNK4llvm8ArrayRef5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>() : <var>0</var>;</td></tr>
<tr><th id="3774">3774</th><td>  <a class="local col9 ref" href="#409BaseOps" title='BaseOps' data-ref="409BaseOps" data-ref-filename="409BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#416BaseOp" title='BaseOp' data-ref="416BaseOp" data-ref-filename="416BaseOp">BaseOp</a>);</td></tr>
<tr><th id="3775">3775</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3776">3776</th><td>}</td></tr>
<tr><th id="3777">3777</th><td></td></tr>
<tr><th id="3778">3778</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" title='getStoreRegOpcode' data-type='unsigned int getStoreRegOpcode(llvm::Register SrcReg, const llvm::TargetRegisterClass * RC, bool IsStackAligned, const llvm::X86Subtarget &amp; STI)' data-ref="_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" data-ref-filename="_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE">getStoreRegOpcode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="418SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="418SrcReg" data-ref-filename="418SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="3779">3779</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="419RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="419RC" data-ref-filename="419RC">RC</dfn>,</td></tr>
<tr><th id="3780">3780</th><td>                                  <em>bool</em> <dfn class="local col0 decl" id="420IsStackAligned" title='IsStackAligned' data-type='bool' data-ref="420IsStackAligned" data-ref-filename="420IsStackAligned">IsStackAligned</dfn>,</td></tr>
<tr><th id="3781">3781</th><td>                                  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col1 decl" id="421STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="421STI" data-ref-filename="421STI">STI</dfn>) {</td></tr>
<tr><th id="3782">3782</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb" title='getLoadStoreRegOpcode' data-use='c' data-ref="_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb" data-ref-filename="_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb">getLoadStoreRegOpcode</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#418SrcReg" title='SrcReg' data-ref="418SrcReg" data-ref-filename="418SrcReg">SrcReg</a>, <a class="local col9 ref" href="#419RC" title='RC' data-ref="419RC" data-ref-filename="419RC">RC</a>, <a class="local col0 ref" href="#420IsStackAligned" title='IsStackAligned' data-ref="420IsStackAligned" data-ref-filename="420IsStackAligned">IsStackAligned</a>, <a class="local col1 ref" href="#421STI" title='STI' data-ref="421STI" data-ref-filename="421STI">STI</a>, <b>false</b>);</td></tr>
<tr><th id="3783">3783</th><td>}</td></tr>
<tr><th id="3784">3784</th><td></td></tr>
<tr><th id="3785">3785</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" title='getLoadRegOpcode' data-type='unsigned int getLoadRegOpcode(llvm::Register DestReg, const llvm::TargetRegisterClass * RC, bool IsStackAligned, const llvm::X86Subtarget &amp; STI)' data-ref="_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" data-ref-filename="_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE">getLoadRegOpcode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="422DestReg" title='DestReg' data-type='llvm::Register' data-ref="422DestReg" data-ref-filename="422DestReg">DestReg</dfn>,</td></tr>
<tr><th id="3786">3786</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="423RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="423RC" data-ref-filename="423RC">RC</dfn>,</td></tr>
<tr><th id="3787">3787</th><td>                                 <em>bool</em> <dfn class="local col4 decl" id="424IsStackAligned" title='IsStackAligned' data-type='bool' data-ref="424IsStackAligned" data-ref-filename="424IsStackAligned">IsStackAligned</dfn>, <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col5 decl" id="425STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="425STI" data-ref-filename="425STI">STI</dfn>) {</td></tr>
<tr><th id="3788">3788</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb" title='getLoadStoreRegOpcode' data-use='c' data-ref="_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb" data-ref-filename="_ZL21getLoadStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetEb">getLoadStoreRegOpcode</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#422DestReg" title='DestReg' data-ref="422DestReg" data-ref-filename="422DestReg">DestReg</a>, <a class="local col3 ref" href="#423RC" title='RC' data-ref="423RC" data-ref-filename="423RC">RC</a>, <a class="local col4 ref" href="#424IsStackAligned" title='IsStackAligned' data-ref="424IsStackAligned" data-ref-filename="424IsStackAligned">IsStackAligned</a>, <a class="local col5 ref" href="#425STI" title='STI' data-ref="425STI" data-ref-filename="425STI">STI</a>, <b>true</b>);</td></tr>
<tr><th id="3789">3789</th><td>}</td></tr>
<tr><th id="3790">3790</th><td></td></tr>
<tr><th id="3791">3791</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar3569723" title='llvm::X86InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar3569723" data-ref-filename="_ZNK4llvm12X86InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar3569723">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="426MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="426MBB" data-ref-filename="426MBB">MBB</dfn>,</td></tr>
<tr><th id="3792">3792</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="427MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="427MI" data-ref-filename="427MI">MI</dfn>,</td></tr>
<tr><th id="3793">3793</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="428SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="428SrcReg" data-ref-filename="428SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="429isKill" title='isKill' data-type='bool' data-ref="429isKill" data-ref-filename="429isKill">isKill</dfn>, <em>int</em> <dfn class="local col0 decl" id="430FrameIdx" title='FrameIdx' data-type='int' data-ref="430FrameIdx" data-ref-filename="430FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="3794">3794</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="431RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="431RC" data-ref-filename="431RC">RC</dfn>,</td></tr>
<tr><th id="3795">3795</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="432TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="432TRI" data-ref-filename="432TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3796">3796</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="433MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="433MF" data-ref-filename="433MF">MF</dfn> = *<a class="local col6 ref" href="#426MBB" title='MBB' data-ref="426MBB" data-ref-filename="426MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3797">3797</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF.getFrameInfo().getObjectSize(FrameIdx) &gt;= TRI-&gt;getSpillSize(*RC) &amp;&amp;</td></tr>
<tr><th id="3798">3798</th><td>         <q>"Stack slot too small for store"</q>);</td></tr>
<tr><th id="3799">3799</th><td>  <b>if</b> (<a class="local col1 ref" href="#431RC" title='RC' data-ref="431RC" data-ref-filename="431RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::TILERegClassID" title='llvm::X86::TILERegClassID' data-ref="llvm::X86::TILERegClassID" data-ref-filename="llvm..X86..TILERegClassID">TILERegClassID</a>) {</td></tr>
<tr><th id="3800">3800</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="434Opc" title='Opc' data-type='unsigned int' data-ref="434Opc" data-ref-filename="434Opc">Opc</dfn> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TILESTORED" title='llvm::X86::TILESTORED' data-ref="llvm::X86::TILESTORED" data-ref-filename="llvm..X86..TILESTORED">TILESTORED</a>;</td></tr>
<tr><th id="3801">3801</th><td>    <i>// tilestored %tmm, (%sp, %idx)</i></td></tr>
<tr><th id="3802">3802</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="435RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="435RegInfo" data-ref-filename="435RegInfo">RegInfo</dfn> = <a class="local col6 ref" href="#426MBB" title='MBB' data-ref="426MBB" data-ref-filename="426MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3803">3803</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="436VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="436VirtReg" data-ref-filename="436VirtReg">VirtReg</dfn> = <a class="local col5 ref" href="#435RegInfo" title='RegInfo' data-ref="435RegInfo" data-ref-filename="435RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_NOSPRegClass" title='llvm::X86::GR64_NOSPRegClass' data-ref="llvm::X86::GR64_NOSPRegClass" data-ref-filename="llvm..X86..GR64_NOSPRegClass">GR64_NOSPRegClass</a>);</td></tr>
<tr><th id="3804">3804</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#426MBB" title='MBB' data-ref="426MBB" data-ref-filename="426MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#427MI" title='MI' data-ref="427MI" data-ref-filename="427MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ri" title='llvm::X86::MOV64ri' data-ref="llvm::X86::MOV64ri" data-ref-filename="llvm..X86..MOV64ri">MOV64ri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#436VirtReg" title='VirtReg' data-ref="436VirtReg" data-ref-filename="436VirtReg">VirtReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>64</var>);</td></tr>
<tr><th id="3805">3805</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="437NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="437NewMI" data-ref-filename="437NewMI">NewMI</dfn> =</td></tr>
<tr><th id="3806">3806</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#426MBB" title='MBB' data-ref="426MBB" data-ref-filename="426MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#427MI" title='MI' data-ref="427MI" data-ref-filename="427MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#434Opc" title='Opc' data-ref="434Opc" data-ref-filename="434Opc">Opc</a>)), <a class="local col0 ref" href="#430FrameIdx" title='FrameIdx' data-ref="430FrameIdx" data-ref-filename="430FrameIdx">FrameIdx</a>)</td></tr>
<tr><th id="3807">3807</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#428SrcReg" title='SrcReg' data-ref="428SrcReg" data-ref-filename="428SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#429isKill" title='isKill' data-ref="429isKill" data-ref-filename="429isKill">isKill</a>));</td></tr>
<tr><th id="3808">3808</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="438MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="438MO" data-ref-filename="438MO">MO</dfn> = <a class="local col7 ref" href="#437NewMI" title='NewMI' data-ref="437NewMI" data-ref-filename="437NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3809">3809</th><td>    <a class="local col8 ref" href="#438MO" title='MO' data-ref="438MO" data-ref-filename="438MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#436VirtReg" title='VirtReg' data-ref="436VirtReg" data-ref-filename="436VirtReg">VirtReg</a>);</td></tr>
<tr><th id="3810">3810</th><td>    <a class="local col8 ref" href="#438MO" title='MO' data-ref="438MO" data-ref-filename="438MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="3811">3811</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#431RC" title='RC' data-ref="431RC" data-ref-filename="431RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::TILECFGRegClassID" title='llvm::X86::TILECFGRegClassID' data-ref="llvm::X86::TILECFGRegClassID" data-ref-filename="llvm..X86..TILECFGRegClassID">TILECFGRegClassID</a>) {</td></tr>
<tr><th id="3812">3812</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="439Opc" title='Opc' data-type='unsigned int' data-ref="439Opc" data-ref-filename="439Opc">Opc</dfn> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PSTTILECFG" title='llvm::X86::PSTTILECFG' data-ref="llvm::X86::PSTTILECFG" data-ref-filename="llvm..X86..PSTTILECFG">PSTTILECFG</a>;</td></tr>
<tr><th id="3813">3813</th><td>    <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#426MBB" title='MBB' data-ref="426MBB" data-ref-filename="426MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#427MI" title='MI' data-ref="427MI" data-ref-filename="427MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#439Opc" title='Opc' data-ref="439Opc" data-ref-filename="439Opc">Opc</a>)), <a class="local col0 ref" href="#430FrameIdx" title='FrameIdx' data-ref="430FrameIdx" data-ref-filename="430FrameIdx">FrameIdx</a>)</td></tr>
<tr><th id="3814">3814</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#428SrcReg" title='SrcReg' data-ref="428SrcReg" data-ref-filename="428SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#429isKill" title='isKill' data-ref="429isKill" data-ref-filename="429isKill">isKill</a>));</td></tr>
<tr><th id="3815">3815</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3816">3816</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="440Alignment" title='Alignment' data-type='unsigned int' data-ref="440Alignment" data-ref-filename="440Alignment">Alignment</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col2 ref" href="#432TRI" title='TRI' data-ref="432TRI" data-ref-filename="432TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col1 ref" href="#431RC" title='RC' data-ref="431RC" data-ref-filename="431RC">RC</a>), <var>16</var>);</td></tr>
<tr><th id="3817">3817</th><td>    <em>bool</em> <dfn class="local col1 decl" id="441isAligned" title='isAligned' data-type='bool' data-ref="441isAligned" data-ref-filename="441isAligned">isAligned</dfn> =</td></tr>
<tr><th id="3818">3818</th><td>        (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16getFrameLoweringEv" title='llvm::X86Subtarget::getFrameLowering' data-ref="_ZNK4llvm12X86Subtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm12X86Subtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering13getStackAlignEv" title='llvm::TargetFrameLowering::getStackAlign' data-ref="_ZNK4llvm19TargetFrameLowering13getStackAlignEv" data-ref-filename="_ZNK4llvm19TargetFrameLowering13getStackAlignEv">getStackAlign</a>() <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <a class="local col0 ref" href="#440Alignment" title='Alignment' data-ref="440Alignment" data-ref-filename="440Alignment">Alignment</a>) ||</td></tr>
<tr><th id="3819">3819</th><td>        <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>.<a class="virtual ref fn" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::canRealignStack' data-ref="_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col3 ref" href="#433MF" title='MF' data-ref="433MF" data-ref-filename="433MF">MF</a>);</td></tr>
<tr><th id="3820">3820</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="442Opc" title='Opc' data-type='unsigned int' data-ref="442Opc" data-ref-filename="442Opc">Opc</dfn> = <a class="tu ref fn" href="#_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" title='getStoreRegOpcode' data-use='c' data-ref="_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" data-ref-filename="_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE">getStoreRegOpcode</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#428SrcReg" title='SrcReg' data-ref="428SrcReg" data-ref-filename="428SrcReg">SrcReg</a>, <a class="local col1 ref" href="#431RC" title='RC' data-ref="431RC" data-ref-filename="431RC">RC</a>, <a class="local col1 ref" href="#441isAligned" title='isAligned' data-ref="441isAligned" data-ref-filename="441isAligned">isAligned</a>, <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="3821">3821</th><td>    <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#426MBB" title='MBB' data-ref="426MBB" data-ref-filename="426MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#427MI" title='MI' data-ref="427MI" data-ref-filename="427MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#442Opc" title='Opc' data-ref="442Opc" data-ref-filename="442Opc">Opc</a>)), <a class="local col0 ref" href="#430FrameIdx" title='FrameIdx' data-ref="430FrameIdx" data-ref-filename="430FrameIdx">FrameIdx</a>)</td></tr>
<tr><th id="3822">3822</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#428SrcReg" title='SrcReg' data-ref="428SrcReg" data-ref-filename="428SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#429isKill" title='isKill' data-ref="429isKill" data-ref-filename="429isKill">isKill</a>));</td></tr>
<tr><th id="3823">3823</th><td>  }</td></tr>
<tr><th id="3824">3824</th><td>}</td></tr>
<tr><th id="3825">3825</th><td></td></tr>
<tr><th id="3826">3826</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar16349147" title='llvm::X86InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar16349147" data-ref-filename="_ZNK4llvm12X86InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar16349147">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="443MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="443MBB" data-ref-filename="443MBB">MBB</dfn>,</td></tr>
<tr><th id="3827">3827</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="444MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="444MI" data-ref-filename="444MI">MI</dfn>,</td></tr>
<tr><th id="3828">3828</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="445DestReg" title='DestReg' data-type='llvm::Register' data-ref="445DestReg" data-ref-filename="445DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col6 decl" id="446FrameIdx" title='FrameIdx' data-type='int' data-ref="446FrameIdx" data-ref-filename="446FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="3829">3829</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="447RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="447RC" data-ref-filename="447RC">RC</dfn>,</td></tr>
<tr><th id="3830">3830</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="448TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="448TRI" data-ref-filename="448TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3831">3831</th><td>  <b>if</b> (<a class="local col7 ref" href="#447RC" title='RC' data-ref="447RC" data-ref-filename="447RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::TILERegClassID" title='llvm::X86::TILERegClassID' data-ref="llvm::X86::TILERegClassID" data-ref-filename="llvm..X86..TILERegClassID">TILERegClassID</a>) {</td></tr>
<tr><th id="3832">3832</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="449Opc" title='Opc' data-type='unsigned int' data-ref="449Opc" data-ref-filename="449Opc">Opc</dfn> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TILELOADD" title='llvm::X86::TILELOADD' data-ref="llvm::X86::TILELOADD" data-ref-filename="llvm..X86..TILELOADD">TILELOADD</a>;</td></tr>
<tr><th id="3833">3833</th><td>    <i>// tileloadd (%sp, %idx), %tmm</i></td></tr>
<tr><th id="3834">3834</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="450RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="450RegInfo" data-ref-filename="450RegInfo">RegInfo</dfn> = <a class="local col3 ref" href="#443MBB" title='MBB' data-ref="443MBB" data-ref-filename="443MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3835">3835</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="451VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="451VirtReg" data-ref-filename="451VirtReg">VirtReg</dfn> = <a class="local col0 ref" href="#450RegInfo" title='RegInfo' data-ref="450RegInfo" data-ref-filename="450RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_NOSPRegClass" title='llvm::X86::GR64_NOSPRegClass' data-ref="llvm::X86::GR64_NOSPRegClass" data-ref-filename="llvm..X86..GR64_NOSPRegClass">GR64_NOSPRegClass</a>);</td></tr>
<tr><th id="3836">3836</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="452NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="452NewMI" data-ref-filename="452NewMI">NewMI</dfn> =</td></tr>
<tr><th id="3837">3837</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#443MBB" title='MBB' data-ref="443MBB" data-ref-filename="443MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#444MI" title='MI' data-ref="444MI" data-ref-filename="444MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ri" title='llvm::X86::MOV64ri' data-ref="llvm::X86::MOV64ri" data-ref-filename="llvm..X86..MOV64ri">MOV64ri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#451VirtReg" title='VirtReg' data-ref="451VirtReg" data-ref-filename="451VirtReg">VirtReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>64</var>);</td></tr>
<tr><th id="3838">3838</th><td>    <a class="local col2 ref" href="#452NewMI" title='NewMI' data-ref="452NewMI" data-ref-filename="452NewMI">NewMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#443MBB" title='MBB' data-ref="443MBB" data-ref-filename="443MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#444MI" title='MI' data-ref="444MI" data-ref-filename="444MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#449Opc" title='Opc' data-ref="449Opc" data-ref-filename="449Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#445DestReg" title='DestReg' data-ref="445DestReg" data-ref-filename="445DestReg">DestReg</a>),</td></tr>
<tr><th id="3839">3839</th><td>                              <a class="local col6 ref" href="#446FrameIdx" title='FrameIdx' data-ref="446FrameIdx" data-ref-filename="446FrameIdx">FrameIdx</a>);</td></tr>
<tr><th id="3840">3840</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="453MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="453MO" data-ref-filename="453MO">MO</dfn> = <a class="local col2 ref" href="#452NewMI" title='NewMI' data-ref="452NewMI" data-ref-filename="452NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="3841">3841</th><td>    <a class="local col3 ref" href="#453MO" title='MO' data-ref="453MO" data-ref-filename="453MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#451VirtReg" title='VirtReg' data-ref="451VirtReg" data-ref-filename="451VirtReg">VirtReg</a>);</td></tr>
<tr><th id="3842">3842</th><td>    <a class="local col3 ref" href="#453MO" title='MO' data-ref="453MO" data-ref-filename="453MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="3843">3843</th><td>  } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#447RC" title='RC' data-ref="447RC" data-ref-filename="447RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::TILECFGRegClassID" title='llvm::X86::TILECFGRegClassID' data-ref="llvm::X86::TILECFGRegClassID" data-ref-filename="llvm..X86..TILECFGRegClassID">TILECFGRegClassID</a>) {</td></tr>
<tr><th id="3844">3844</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="454Opc" title='Opc' data-type='unsigned int' data-ref="454Opc" data-ref-filename="454Opc">Opc</dfn> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PLDTILECFG" title='llvm::X86::PLDTILECFG' data-ref="llvm::X86::PLDTILECFG" data-ref-filename="llvm..X86..PLDTILECFG">PLDTILECFG</a>;</td></tr>
<tr><th id="3845">3845</th><td>    <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#443MBB" title='MBB' data-ref="443MBB" data-ref-filename="443MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#444MI" title='MI' data-ref="444MI" data-ref-filename="444MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#454Opc" title='Opc' data-ref="454Opc" data-ref-filename="454Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#445DestReg" title='DestReg' data-ref="445DestReg" data-ref-filename="445DestReg">DestReg</a>),</td></tr>
<tr><th id="3846">3846</th><td>                      <a class="local col6 ref" href="#446FrameIdx" title='FrameIdx' data-ref="446FrameIdx" data-ref-filename="446FrameIdx">FrameIdx</a>);</td></tr>
<tr><th id="3847">3847</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3848">3848</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="455MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="455MF" data-ref-filename="455MF">MF</dfn> = *<a class="local col3 ref" href="#443MBB" title='MBB' data-ref="443MBB" data-ref-filename="443MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3849">3849</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="456Alignment" title='Alignment' data-type='unsigned int' data-ref="456Alignment" data-ref-filename="456Alignment">Alignment</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col8 ref" href="#448TRI" title='TRI' data-ref="448TRI" data-ref-filename="448TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col7 ref" href="#447RC" title='RC' data-ref="447RC" data-ref-filename="447RC">RC</a>), <var>16</var>);</td></tr>
<tr><th id="3850">3850</th><td>    <em>bool</em> <dfn class="local col7 decl" id="457isAligned" title='isAligned' data-type='bool' data-ref="457isAligned" data-ref-filename="457isAligned">isAligned</dfn> =</td></tr>
<tr><th id="3851">3851</th><td>        (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16getFrameLoweringEv" title='llvm::X86Subtarget::getFrameLowering' data-ref="_ZNK4llvm12X86Subtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm12X86Subtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering13getStackAlignEv" title='llvm::TargetFrameLowering::getStackAlign' data-ref="_ZNK4llvm19TargetFrameLowering13getStackAlignEv" data-ref-filename="_ZNK4llvm19TargetFrameLowering13getStackAlignEv">getStackAlign</a>() <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <a class="local col6 ref" href="#456Alignment" title='Alignment' data-ref="456Alignment" data-ref-filename="456Alignment">Alignment</a>) ||</td></tr>
<tr><th id="3852">3852</th><td>        <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>.<a class="virtual ref fn" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::canRealignStack' data-ref="_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo15canRealignStackERKNS_15MachineFunctionE">canRealignStack</a>(<a class="local col5 ref" href="#455MF" title='MF' data-ref="455MF" data-ref-filename="455MF">MF</a>);</td></tr>
<tr><th id="3853">3853</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="458Opc" title='Opc' data-type='unsigned int' data-ref="458Opc" data-ref-filename="458Opc">Opc</dfn> = <a class="tu ref fn" href="#_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" title='getLoadRegOpcode' data-use='c' data-ref="_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" data-ref-filename="_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE">getLoadRegOpcode</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#445DestReg" title='DestReg' data-ref="445DestReg" data-ref-filename="445DestReg">DestReg</a>, <a class="local col7 ref" href="#447RC" title='RC' data-ref="447RC" data-ref-filename="447RC">RC</a>, <a class="local col7 ref" href="#457isAligned" title='isAligned' data-ref="457isAligned" data-ref-filename="457isAligned">isAligned</a>, <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="3854">3854</th><td>    <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#443MBB" title='MBB' data-ref="443MBB" data-ref-filename="443MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#444MI" title='MI' data-ref="444MI" data-ref-filename="444MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#458Opc" title='Opc' data-ref="458Opc" data-ref-filename="458Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#445DestReg" title='DestReg' data-ref="445DestReg" data-ref-filename="445DestReg">DestReg</a>),</td></tr>
<tr><th id="3855">3855</th><td>                      <a class="local col6 ref" href="#446FrameIdx" title='FrameIdx' data-ref="446FrameIdx" data-ref-filename="446FrameIdx">FrameIdx</a>);</td></tr>
<tr><th id="3856">3856</th><td>  }</td></tr>
<tr><th id="3857">3857</th><td>}</td></tr>
<tr><th id="3858">3858</th><td></td></tr>
<tr><th id="3859">3859</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" title='llvm::X86InstrInfo::analyzeCompare' data-ref="_ZNK4llvm12X86InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" data-ref-filename="_ZNK4llvm12X86InstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="459MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="459MI" data-ref-filename="459MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col0 decl" id="460SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="460SrcReg" data-ref-filename="460SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="3860">3860</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col1 decl" id="461SrcReg2" title='SrcReg2' data-type='llvm::Register &amp;' data-ref="461SrcReg2" data-ref-filename="461SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col2 decl" id="462CmpMask" title='CmpMask' data-type='int &amp;' data-ref="462CmpMask" data-ref-filename="462CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="3861">3861</th><td>                                  <em>int</em> &amp;<dfn class="local col3 decl" id="463CmpValue" title='CmpValue' data-type='int &amp;' data-ref="463CmpValue" data-ref-filename="463CmpValue">CmpValue</dfn>) <em>const</em> {</td></tr>
<tr><th id="3862">3862</th><td>  <b>switch</b> (<a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3863">3863</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="3864">3864</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri32" title='llvm::X86::CMP64ri32' data-ref="llvm::X86::CMP64ri32" data-ref-filename="llvm..X86..CMP64ri32">CMP64ri32</a>:</td></tr>
<tr><th id="3865">3865</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri8" title='llvm::X86::CMP64ri8' data-ref="llvm::X86::CMP64ri8" data-ref-filename="llvm..X86..CMP64ri8">CMP64ri8</a>:</td></tr>
<tr><th id="3866">3866</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri" title='llvm::X86::CMP32ri' data-ref="llvm::X86::CMP32ri" data-ref-filename="llvm..X86..CMP32ri">CMP32ri</a>:</td></tr>
<tr><th id="3867">3867</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri8" title='llvm::X86::CMP32ri8' data-ref="llvm::X86::CMP32ri8" data-ref-filename="llvm..X86..CMP32ri8">CMP32ri8</a>:</td></tr>
<tr><th id="3868">3868</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri" title='llvm::X86::CMP16ri' data-ref="llvm::X86::CMP16ri" data-ref-filename="llvm..X86..CMP16ri">CMP16ri</a>:</td></tr>
<tr><th id="3869">3869</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri8" title='llvm::X86::CMP16ri8' data-ref="llvm::X86::CMP16ri8" data-ref-filename="llvm..X86..CMP16ri8">CMP16ri8</a>:</td></tr>
<tr><th id="3870">3870</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a>:</td></tr>
<tr><th id="3871">3871</th><td>    <a class="local col0 ref" href="#460SrcReg" title='SrcReg' data-ref="460SrcReg" data-ref-filename="460SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3872">3872</th><td>    <a class="local col1 ref" href="#461SrcReg2" title='SrcReg2' data-ref="461SrcReg2" data-ref-filename="461SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="3873">3873</th><td>    <b>if</b> (<a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="3874">3874</th><td>      <a class="local col2 ref" href="#462CmpMask" title='CmpMask' data-ref="462CmpMask" data-ref-filename="462CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="3875">3875</th><td>      <a class="local col3 ref" href="#463CmpValue" title='CmpValue' data-ref="463CmpValue" data-ref-filename="463CmpValue">CmpValue</a> = <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3876">3876</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3877">3877</th><td>      <a class="local col2 ref" href="#462CmpMask" title='CmpMask' data-ref="462CmpMask" data-ref-filename="462CmpMask">CmpMask</a> = <a class="local col3 ref" href="#463CmpValue" title='CmpValue' data-ref="463CmpValue" data-ref-filename="463CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="3878">3878</th><td>    }</td></tr>
<tr><th id="3879">3879</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3880">3880</th><td>  <i>// A SUB can be used to perform comparison.</i></td></tr>
<tr><th id="3881">3881</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rm" title='llvm::X86::SUB64rm' data-ref="llvm::X86::SUB64rm" data-ref-filename="llvm..X86..SUB64rm">SUB64rm</a>:</td></tr>
<tr><th id="3882">3882</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rm" title='llvm::X86::SUB32rm' data-ref="llvm::X86::SUB32rm" data-ref-filename="llvm..X86..SUB32rm">SUB32rm</a>:</td></tr>
<tr><th id="3883">3883</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rm" title='llvm::X86::SUB16rm' data-ref="llvm::X86::SUB16rm" data-ref-filename="llvm..X86..SUB16rm">SUB16rm</a>:</td></tr>
<tr><th id="3884">3884</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rm" title='llvm::X86::SUB8rm' data-ref="llvm::X86::SUB8rm" data-ref-filename="llvm..X86..SUB8rm">SUB8rm</a>:</td></tr>
<tr><th id="3885">3885</th><td>    <a class="local col0 ref" href="#460SrcReg" title='SrcReg' data-ref="460SrcReg" data-ref-filename="460SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3886">3886</th><td>    <a class="local col1 ref" href="#461SrcReg2" title='SrcReg2' data-ref="461SrcReg2" data-ref-filename="461SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="3887">3887</th><td>    <a class="local col2 ref" href="#462CmpMask" title='CmpMask' data-ref="462CmpMask" data-ref-filename="462CmpMask">CmpMask</a> = <var>0</var>;</td></tr>
<tr><th id="3888">3888</th><td>    <a class="local col3 ref" href="#463CmpValue" title='CmpValue' data-ref="463CmpValue" data-ref-filename="463CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="3889">3889</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3890">3890</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rr" title='llvm::X86::SUB64rr' data-ref="llvm::X86::SUB64rr" data-ref-filename="llvm..X86..SUB64rr">SUB64rr</a>:</td></tr>
<tr><th id="3891">3891</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rr" title='llvm::X86::SUB32rr' data-ref="llvm::X86::SUB32rr" data-ref-filename="llvm..X86..SUB32rr">SUB32rr</a>:</td></tr>
<tr><th id="3892">3892</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rr" title='llvm::X86::SUB16rr' data-ref="llvm::X86::SUB16rr" data-ref-filename="llvm..X86..SUB16rr">SUB16rr</a>:</td></tr>
<tr><th id="3893">3893</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rr" title='llvm::X86::SUB8rr' data-ref="llvm::X86::SUB8rr" data-ref-filename="llvm..X86..SUB8rr">SUB8rr</a>:</td></tr>
<tr><th id="3894">3894</th><td>    <a class="local col0 ref" href="#460SrcReg" title='SrcReg' data-ref="460SrcReg" data-ref-filename="460SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3895">3895</th><td>    <a class="local col1 ref" href="#461SrcReg2" title='SrcReg2' data-ref="461SrcReg2" data-ref-filename="461SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3896">3896</th><td>    <a class="local col2 ref" href="#462CmpMask" title='CmpMask' data-ref="462CmpMask" data-ref-filename="462CmpMask">CmpMask</a> = <var>0</var>;</td></tr>
<tr><th id="3897">3897</th><td>    <a class="local col3 ref" href="#463CmpValue" title='CmpValue' data-ref="463CmpValue" data-ref-filename="463CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="3898">3898</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3899">3899</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri32" title='llvm::X86::SUB64ri32' data-ref="llvm::X86::SUB64ri32" data-ref-filename="llvm..X86..SUB64ri32">SUB64ri32</a>:</td></tr>
<tr><th id="3900">3900</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri8" title='llvm::X86::SUB64ri8' data-ref="llvm::X86::SUB64ri8" data-ref-filename="llvm..X86..SUB64ri8">SUB64ri8</a>:</td></tr>
<tr><th id="3901">3901</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri" title='llvm::X86::SUB32ri' data-ref="llvm::X86::SUB32ri" data-ref-filename="llvm..X86..SUB32ri">SUB32ri</a>:</td></tr>
<tr><th id="3902">3902</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri8" title='llvm::X86::SUB32ri8' data-ref="llvm::X86::SUB32ri8" data-ref-filename="llvm..X86..SUB32ri8">SUB32ri8</a>:</td></tr>
<tr><th id="3903">3903</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri" title='llvm::X86::SUB16ri' data-ref="llvm::X86::SUB16ri" data-ref-filename="llvm..X86..SUB16ri">SUB16ri</a>:</td></tr>
<tr><th id="3904">3904</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri8" title='llvm::X86::SUB16ri8' data-ref="llvm::X86::SUB16ri8" data-ref-filename="llvm..X86..SUB16ri8">SUB16ri8</a>:</td></tr>
<tr><th id="3905">3905</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8ri" title='llvm::X86::SUB8ri' data-ref="llvm::X86::SUB8ri" data-ref-filename="llvm..X86..SUB8ri">SUB8ri</a>:</td></tr>
<tr><th id="3906">3906</th><td>    <a class="local col0 ref" href="#460SrcReg" title='SrcReg' data-ref="460SrcReg" data-ref-filename="460SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3907">3907</th><td>    <a class="local col1 ref" href="#461SrcReg2" title='SrcReg2' data-ref="461SrcReg2" data-ref-filename="461SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="3908">3908</th><td>    <b>if</b> (<a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="3909">3909</th><td>      <a class="local col2 ref" href="#462CmpMask" title='CmpMask' data-ref="462CmpMask" data-ref-filename="462CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="3910">3910</th><td>      <a class="local col3 ref" href="#463CmpValue" title='CmpValue' data-ref="463CmpValue" data-ref-filename="463CmpValue">CmpValue</a> = <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3911">3911</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3912">3912</th><td>      <a class="local col2 ref" href="#462CmpMask" title='CmpMask' data-ref="462CmpMask" data-ref-filename="462CmpMask">CmpMask</a> = <a class="local col3 ref" href="#463CmpValue" title='CmpValue' data-ref="463CmpValue" data-ref-filename="463CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="3913">3913</th><td>    }</td></tr>
<tr><th id="3914">3914</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3915">3915</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64rr" title='llvm::X86::CMP64rr' data-ref="llvm::X86::CMP64rr" data-ref-filename="llvm..X86..CMP64rr">CMP64rr</a>:</td></tr>
<tr><th id="3916">3916</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32rr" title='llvm::X86::CMP32rr' data-ref="llvm::X86::CMP32rr" data-ref-filename="llvm..X86..CMP32rr">CMP32rr</a>:</td></tr>
<tr><th id="3917">3917</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16rr" title='llvm::X86::CMP16rr' data-ref="llvm::X86::CMP16rr" data-ref-filename="llvm..X86..CMP16rr">CMP16rr</a>:</td></tr>
<tr><th id="3918">3918</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8rr" title='llvm::X86::CMP8rr' data-ref="llvm::X86::CMP8rr" data-ref-filename="llvm..X86..CMP8rr">CMP8rr</a>:</td></tr>
<tr><th id="3919">3919</th><td>    <a class="local col0 ref" href="#460SrcReg" title='SrcReg' data-ref="460SrcReg" data-ref-filename="460SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3920">3920</th><td>    <a class="local col1 ref" href="#461SrcReg2" title='SrcReg2' data-ref="461SrcReg2" data-ref-filename="461SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3921">3921</th><td>    <a class="local col2 ref" href="#462CmpMask" title='CmpMask' data-ref="462CmpMask" data-ref-filename="462CmpMask">CmpMask</a> = <var>0</var>;</td></tr>
<tr><th id="3922">3922</th><td>    <a class="local col3 ref" href="#463CmpValue" title='CmpValue' data-ref="463CmpValue" data-ref-filename="463CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="3923">3923</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3924">3924</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8rr" title='llvm::X86::TEST8rr' data-ref="llvm::X86::TEST8rr" data-ref-filename="llvm..X86..TEST8rr">TEST8rr</a>:</td></tr>
<tr><th id="3925">3925</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16rr" title='llvm::X86::TEST16rr' data-ref="llvm::X86::TEST16rr" data-ref-filename="llvm..X86..TEST16rr">TEST16rr</a>:</td></tr>
<tr><th id="3926">3926</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32rr" title='llvm::X86::TEST32rr' data-ref="llvm::X86::TEST32rr" data-ref-filename="llvm..X86..TEST32rr">TEST32rr</a>:</td></tr>
<tr><th id="3927">3927</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64rr" title='llvm::X86::TEST64rr' data-ref="llvm::X86::TEST64rr" data-ref-filename="llvm..X86..TEST64rr">TEST64rr</a>:</td></tr>
<tr><th id="3928">3928</th><td>    <a class="local col0 ref" href="#460SrcReg" title='SrcReg' data-ref="460SrcReg" data-ref-filename="460SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3929">3929</th><td>    <b>if</b> (<a class="local col9 ref" href="#459MI" title='MI' data-ref="459MI" data-ref-filename="459MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col0 ref" href="#460SrcReg" title='SrcReg' data-ref="460SrcReg" data-ref-filename="460SrcReg">SrcReg</a>)</td></tr>
<tr><th id="3930">3930</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3931">3931</th><td>    <i>// Compare against zero.</i></td></tr>
<tr><th id="3932">3932</th><td>    <a class="local col1 ref" href="#461SrcReg2" title='SrcReg2' data-ref="461SrcReg2" data-ref-filename="461SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="3933">3933</th><td>    <a class="local col2 ref" href="#462CmpMask" title='CmpMask' data-ref="462CmpMask" data-ref-filename="462CmpMask">CmpMask</a> = ~<var>0</var>;</td></tr>
<tr><th id="3934">3934</th><td>    <a class="local col3 ref" href="#463CmpValue" title='CmpValue' data-ref="463CmpValue" data-ref-filename="463CmpValue">CmpValue</a> = <var>0</var>;</td></tr>
<tr><th id="3935">3935</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3936">3936</th><td>  }</td></tr>
<tr><th id="3937">3937</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3938">3938</th><td>}</td></tr>
<tr><th id="3939">3939</th><td></td></tr>
<tr><th id="3940">3940</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_">/// Check whether the first instruction, whose only</i></td></tr>
<tr><th id="3941">3941</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_">/// purpose is to update flags, can be made redundant.</i></td></tr>
<tr><th id="3942">3942</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_">/// CMPrr can be made redundant by SUBrr if the operands are the same.</i></td></tr>
<tr><th id="3943">3943</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_">/// This function can be extended later on.</i></td></tr>
<tr><th id="3944">3944</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_">/// SrcReg, SrcRegs: register operands for FlagI.</i></td></tr>
<tr><th id="3945">3945</th><td><i class="doc" data-doc="_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_">/// ImmValue: immediate for FlagI if it takes an immediate.</i></td></tr>
<tr><th id="3946">3946</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_" title='isRedundantFlagInstr' data-type='bool isRedundantFlagInstr(const llvm::MachineInstr &amp; FlagI, llvm::Register SrcReg, llvm::Register SrcReg2, int ImmMask, int ImmValue, const llvm::MachineInstr &amp; OI)' data-ref="_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_" data-ref-filename="_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_">isRedundantFlagInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="464FlagI" title='FlagI' data-type='const llvm::MachineInstr &amp;' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</dfn>,</td></tr>
<tr><th id="3947">3947</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="465SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="465SrcReg" data-ref-filename="465SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="466SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="466SrcReg2" data-ref-filename="466SrcReg2">SrcReg2</dfn>,</td></tr>
<tr><th id="3948">3948</th><td>                                        <em>int</em> <dfn class="local col7 decl" id="467ImmMask" title='ImmMask' data-type='int' data-ref="467ImmMask" data-ref-filename="467ImmMask">ImmMask</dfn>, <em>int</em> <dfn class="local col8 decl" id="468ImmValue" title='ImmValue' data-type='int' data-ref="468ImmValue" data-ref-filename="468ImmValue">ImmValue</dfn>,</td></tr>
<tr><th id="3949">3949</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="469OI" title='OI' data-type='const llvm::MachineInstr &amp;' data-ref="469OI" data-ref-filename="469OI">OI</dfn>) {</td></tr>
<tr><th id="3950">3950</th><td>  <b>if</b> (((<a class="local col4 ref" href="#464FlagI" title='FlagI' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64rr" title='llvm::X86::CMP64rr' data-ref="llvm::X86::CMP64rr" data-ref-filename="llvm..X86..CMP64rr">CMP64rr</a> &amp;&amp; <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rr" title='llvm::X86::SUB64rr' data-ref="llvm::X86::SUB64rr" data-ref-filename="llvm..X86..SUB64rr">SUB64rr</a>) ||</td></tr>
<tr><th id="3951">3951</th><td>       (<a class="local col4 ref" href="#464FlagI" title='FlagI' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32rr" title='llvm::X86::CMP32rr' data-ref="llvm::X86::CMP32rr" data-ref-filename="llvm..X86..CMP32rr">CMP32rr</a> &amp;&amp; <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rr" title='llvm::X86::SUB32rr' data-ref="llvm::X86::SUB32rr" data-ref-filename="llvm..X86..SUB32rr">SUB32rr</a>) ||</td></tr>
<tr><th id="3952">3952</th><td>       (<a class="local col4 ref" href="#464FlagI" title='FlagI' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16rr" title='llvm::X86::CMP16rr' data-ref="llvm::X86::CMP16rr" data-ref-filename="llvm..X86..CMP16rr">CMP16rr</a> &amp;&amp; <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rr" title='llvm::X86::SUB16rr' data-ref="llvm::X86::SUB16rr" data-ref-filename="llvm..X86..SUB16rr">SUB16rr</a>) ||</td></tr>
<tr><th id="3953">3953</th><td>       (<a class="local col4 ref" href="#464FlagI" title='FlagI' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8rr" title='llvm::X86::CMP8rr' data-ref="llvm::X86::CMP8rr" data-ref-filename="llvm..X86..CMP8rr">CMP8rr</a> &amp;&amp; <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rr" title='llvm::X86::SUB8rr' data-ref="llvm::X86::SUB8rr" data-ref-filename="llvm..X86..SUB8rr">SUB8rr</a>)) &amp;&amp;</td></tr>
<tr><th id="3954">3954</th><td>      ((<a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#465SrcReg" title='SrcReg' data-ref="465SrcReg" data-ref-filename="465SrcReg">SrcReg</a> &amp;&amp;</td></tr>
<tr><th id="3955">3955</th><td>        <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#466SrcReg2" title='SrcReg2' data-ref="466SrcReg2" data-ref-filename="466SrcReg2">SrcReg2</a>) ||</td></tr>
<tr><th id="3956">3956</th><td>       (<a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#466SrcReg2" title='SrcReg2' data-ref="466SrcReg2" data-ref-filename="466SrcReg2">SrcReg2</a> &amp;&amp;</td></tr>
<tr><th id="3957">3957</th><td>        <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#465SrcReg" title='SrcReg' data-ref="465SrcReg" data-ref-filename="465SrcReg">SrcReg</a>)))</td></tr>
<tr><th id="3958">3958</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3959">3959</th><td></td></tr>
<tr><th id="3960">3960</th><td>  <b>if</b> (<a class="local col7 ref" href="#467ImmMask" title='ImmMask' data-ref="467ImmMask" data-ref-filename="467ImmMask">ImmMask</a> != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="3961">3961</th><td>      ((<a class="local col4 ref" href="#464FlagI" title='FlagI' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri32" title='llvm::X86::CMP64ri32' data-ref="llvm::X86::CMP64ri32" data-ref-filename="llvm..X86..CMP64ri32">CMP64ri32</a> &amp;&amp;</td></tr>
<tr><th id="3962">3962</th><td>        <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri32" title='llvm::X86::SUB64ri32' data-ref="llvm::X86::SUB64ri32" data-ref-filename="llvm..X86..SUB64ri32">SUB64ri32</a>) ||</td></tr>
<tr><th id="3963">3963</th><td>       (<a class="local col4 ref" href="#464FlagI" title='FlagI' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri8" title='llvm::X86::CMP64ri8' data-ref="llvm::X86::CMP64ri8" data-ref-filename="llvm..X86..CMP64ri8">CMP64ri8</a> &amp;&amp;</td></tr>
<tr><th id="3964">3964</th><td>        <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri8" title='llvm::X86::SUB64ri8' data-ref="llvm::X86::SUB64ri8" data-ref-filename="llvm..X86..SUB64ri8">SUB64ri8</a>) ||</td></tr>
<tr><th id="3965">3965</th><td>       (<a class="local col4 ref" href="#464FlagI" title='FlagI' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri" title='llvm::X86::CMP32ri' data-ref="llvm::X86::CMP32ri" data-ref-filename="llvm..X86..CMP32ri">CMP32ri</a> &amp;&amp; <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri" title='llvm::X86::SUB32ri' data-ref="llvm::X86::SUB32ri" data-ref-filename="llvm..X86..SUB32ri">SUB32ri</a>) ||</td></tr>
<tr><th id="3966">3966</th><td>       (<a class="local col4 ref" href="#464FlagI" title='FlagI' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri8" title='llvm::X86::CMP32ri8' data-ref="llvm::X86::CMP32ri8" data-ref-filename="llvm..X86..CMP32ri8">CMP32ri8</a> &amp;&amp;</td></tr>
<tr><th id="3967">3967</th><td>        <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri8" title='llvm::X86::SUB32ri8' data-ref="llvm::X86::SUB32ri8" data-ref-filename="llvm..X86..SUB32ri8">SUB32ri8</a>) ||</td></tr>
<tr><th id="3968">3968</th><td>       (<a class="local col4 ref" href="#464FlagI" title='FlagI' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri" title='llvm::X86::CMP16ri' data-ref="llvm::X86::CMP16ri" data-ref-filename="llvm..X86..CMP16ri">CMP16ri</a> &amp;&amp; <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri" title='llvm::X86::SUB16ri' data-ref="llvm::X86::SUB16ri" data-ref-filename="llvm..X86..SUB16ri">SUB16ri</a>) ||</td></tr>
<tr><th id="3969">3969</th><td>       (<a class="local col4 ref" href="#464FlagI" title='FlagI' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri8" title='llvm::X86::CMP16ri8' data-ref="llvm::X86::CMP16ri8" data-ref-filename="llvm..X86..CMP16ri8">CMP16ri8</a> &amp;&amp;</td></tr>
<tr><th id="3970">3970</th><td>        <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri8" title='llvm::X86::SUB16ri8' data-ref="llvm::X86::SUB16ri8" data-ref-filename="llvm..X86..SUB16ri8">SUB16ri8</a>) ||</td></tr>
<tr><th id="3971">3971</th><td>       (<a class="local col4 ref" href="#464FlagI" title='FlagI' data-ref="464FlagI" data-ref-filename="464FlagI">FlagI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a> &amp;&amp; <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8ri" title='llvm::X86::SUB8ri' data-ref="llvm::X86::SUB8ri" data-ref-filename="llvm..X86..SUB8ri">SUB8ri</a>)) &amp;&amp;</td></tr>
<tr><th id="3972">3972</th><td>      <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#465SrcReg" title='SrcReg' data-ref="465SrcReg" data-ref-filename="465SrcReg">SrcReg</a> &amp;&amp;</td></tr>
<tr><th id="3973">3973</th><td>      <a class="local col9 ref" href="#469OI" title='OI' data-ref="469OI" data-ref-filename="469OI">OI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <a class="local col8 ref" href="#468ImmValue" title='ImmValue' data-ref="468ImmValue" data-ref-filename="468ImmValue">ImmValue</a>)</td></tr>
<tr><th id="3974">3974</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3975">3975</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3976">3976</th><td>}</td></tr>
<tr><th id="3977">3977</th><td></td></tr>
<tr><th id="3978">3978</th><td><i class="doc" data-doc="_ZL16isDefConvertibleRKN4llvm12MachineInstrERb">/// Check whether the definition can be converted</i></td></tr>
<tr><th id="3979">3979</th><td><i class="doc" data-doc="_ZL16isDefConvertibleRKN4llvm12MachineInstrERb">/// to remove a comparison against zero.</i></td></tr>
<tr><th id="3980">3980</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16isDefConvertibleRKN4llvm12MachineInstrERb" title='isDefConvertible' data-type='bool isDefConvertible(const llvm::MachineInstr &amp; MI, bool &amp; NoSignFlag)' data-ref="_ZL16isDefConvertibleRKN4llvm12MachineInstrERb" data-ref-filename="_ZL16isDefConvertibleRKN4llvm12MachineInstrERb">isDefConvertible</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="470MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="470MI" data-ref-filename="470MI">MI</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="471NoSignFlag" title='NoSignFlag' data-type='bool &amp;' data-ref="471NoSignFlag" data-ref-filename="471NoSignFlag">NoSignFlag</dfn>) {</td></tr>
<tr><th id="3981">3981</th><td>  <a class="local col1 ref" href="#471NoSignFlag" title='NoSignFlag' data-ref="471NoSignFlag" data-ref-filename="471NoSignFlag">NoSignFlag</a> = <b>false</b>;</td></tr>
<tr><th id="3982">3982</th><td></td></tr>
<tr><th id="3983">3983</th><td>  <b>switch</b> (<a class="local col0 ref" href="#470MI" title='MI' data-ref="470MI" data-ref-filename="470MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3984">3984</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3985">3985</th><td></td></tr>
<tr><th id="3986">3986</th><td>  <i>// The shift instructions only modify ZF if their shift count is non-zero.</i></td></tr>
<tr><th id="3987">3987</th><td><i>  // N.B.: The processor truncates the shift count depending on the encoding.</i></td></tr>
<tr><th id="3988">3988</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR8ri" title='llvm::X86::SAR8ri' data-ref="llvm::X86::SAR8ri" data-ref-filename="llvm..X86..SAR8ri">SAR8ri</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR16ri" title='llvm::X86::SAR16ri' data-ref="llvm::X86::SAR16ri" data-ref-filename="llvm..X86..SAR16ri">SAR16ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR32ri" title='llvm::X86::SAR32ri' data-ref="llvm::X86::SAR32ri" data-ref-filename="llvm..X86..SAR32ri">SAR32ri</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR64ri" title='llvm::X86::SAR64ri' data-ref="llvm::X86::SAR64ri" data-ref-filename="llvm..X86..SAR64ri">SAR64ri</a>:</td></tr>
<tr><th id="3989">3989</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR8ri" title='llvm::X86::SHR8ri' data-ref="llvm::X86::SHR8ri" data-ref-filename="llvm..X86..SHR8ri">SHR8ri</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR16ri" title='llvm::X86::SHR16ri' data-ref="llvm::X86::SHR16ri" data-ref-filename="llvm..X86..SHR16ri">SHR16ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR32ri" title='llvm::X86::SHR32ri' data-ref="llvm::X86::SHR32ri" data-ref-filename="llvm..X86..SHR32ri">SHR32ri</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR64ri" title='llvm::X86::SHR64ri' data-ref="llvm::X86::SHR64ri" data-ref-filename="llvm..X86..SHR64ri">SHR64ri</a>:</td></tr>
<tr><th id="3990">3990</th><td>     <b>return</b> <a class="tu ref fn" href="#_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" title='getTruncatedShiftCount' data-use='c' data-ref="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" data-ref-filename="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj">getTruncatedShiftCount</a>(<a class="local col0 ref" href="#470MI" title='MI' data-ref="470MI" data-ref-filename="470MI">MI</a>, <var>2</var>) != <var>0</var>;</td></tr>
<tr><th id="3991">3991</th><td></td></tr>
<tr><th id="3992">3992</th><td>  <i>// Some left shift instructions can be turned into LEA instructions but only</i></td></tr>
<tr><th id="3993">3993</th><td><i>  // if their flags aren't used. Avoid transforming such instructions.</i></td></tr>
<tr><th id="3994">3994</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL8ri" title='llvm::X86::SHL8ri' data-ref="llvm::X86::SHL8ri" data-ref-filename="llvm..X86..SHL8ri">SHL8ri</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL16ri" title='llvm::X86::SHL16ri' data-ref="llvm::X86::SHL16ri" data-ref-filename="llvm..X86..SHL16ri">SHL16ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL32ri" title='llvm::X86::SHL32ri' data-ref="llvm::X86::SHL32ri" data-ref-filename="llvm..X86..SHL32ri">SHL32ri</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL64ri" title='llvm::X86::SHL64ri' data-ref="llvm::X86::SHL64ri" data-ref-filename="llvm..X86..SHL64ri">SHL64ri</a>:{</td></tr>
<tr><th id="3995">3995</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="472ShAmt" title='ShAmt' data-type='unsigned int' data-ref="472ShAmt" data-ref-filename="472ShAmt">ShAmt</dfn> = <a class="tu ref fn" href="#_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" title='getTruncatedShiftCount' data-use='c' data-ref="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" data-ref-filename="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj">getTruncatedShiftCount</a>(<a class="local col0 ref" href="#470MI" title='MI' data-ref="470MI" data-ref-filename="470MI">MI</a>, <var>2</var>);</td></tr>
<tr><th id="3996">3996</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL27isTruncatedShiftCountForLEAj" title='isTruncatedShiftCountForLEA' data-use='c' data-ref="_ZL27isTruncatedShiftCountForLEAj" data-ref-filename="_ZL27isTruncatedShiftCountForLEAj">isTruncatedShiftCountForLEA</a>(<a class="local col2 ref" href="#472ShAmt" title='ShAmt' data-ref="472ShAmt" data-ref-filename="472ShAmt">ShAmt</a>)) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3997">3997</th><td>    <b>return</b> <a class="local col2 ref" href="#472ShAmt" title='ShAmt' data-ref="472ShAmt" data-ref-filename="472ShAmt">ShAmt</a> != <var>0</var>;</td></tr>
<tr><th id="3998">3998</th><td>  }</td></tr>
<tr><th id="3999">3999</th><td></td></tr>
<tr><th id="4000">4000</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD16rri8" title='llvm::X86::SHRD16rri8' data-ref="llvm::X86::SHRD16rri8" data-ref-filename="llvm..X86..SHRD16rri8">SHRD16rri8</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD32rri8" title='llvm::X86::SHRD32rri8' data-ref="llvm::X86::SHRD32rri8" data-ref-filename="llvm..X86..SHRD32rri8">SHRD32rri8</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD64rri8" title='llvm::X86::SHRD64rri8' data-ref="llvm::X86::SHRD64rri8" data-ref-filename="llvm..X86..SHRD64rri8">SHRD64rri8</a>:</td></tr>
<tr><th id="4001">4001</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD16rri8" title='llvm::X86::SHLD16rri8' data-ref="llvm::X86::SHLD16rri8" data-ref-filename="llvm..X86..SHLD16rri8">SHLD16rri8</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD32rri8" title='llvm::X86::SHLD32rri8' data-ref="llvm::X86::SHLD32rri8" data-ref-filename="llvm..X86..SHLD32rri8">SHLD32rri8</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD64rri8" title='llvm::X86::SHLD64rri8' data-ref="llvm::X86::SHLD64rri8" data-ref-filename="llvm..X86..SHLD64rri8">SHLD64rri8</a>:</td></tr>
<tr><th id="4002">4002</th><td>     <b>return</b> <a class="tu ref fn" href="#_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" title='getTruncatedShiftCount' data-use='c' data-ref="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj" data-ref-filename="_ZL22getTruncatedShiftCountRKN4llvm12MachineInstrEj">getTruncatedShiftCount</a>(<a class="local col0 ref" href="#470MI" title='MI' data-ref="470MI" data-ref-filename="470MI">MI</a>, <var>3</var>) != <var>0</var>;</td></tr>
<tr><th id="4003">4003</th><td></td></tr>
<tr><th id="4004">4004</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri32" title='llvm::X86::SUB64ri32' data-ref="llvm::X86::SUB64ri32" data-ref-filename="llvm..X86..SUB64ri32">SUB64ri32</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri8" title='llvm::X86::SUB64ri8' data-ref="llvm::X86::SUB64ri8" data-ref-filename="llvm..X86..SUB64ri8">SUB64ri8</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri" title='llvm::X86::SUB32ri' data-ref="llvm::X86::SUB32ri" data-ref-filename="llvm..X86..SUB32ri">SUB32ri</a>:</td></tr>
<tr><th id="4005">4005</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri8" title='llvm::X86::SUB32ri8' data-ref="llvm::X86::SUB32ri8" data-ref-filename="llvm..X86..SUB32ri8">SUB32ri8</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri" title='llvm::X86::SUB16ri' data-ref="llvm::X86::SUB16ri" data-ref-filename="llvm..X86..SUB16ri">SUB16ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri8" title='llvm::X86::SUB16ri8' data-ref="llvm::X86::SUB16ri8" data-ref-filename="llvm..X86..SUB16ri8">SUB16ri8</a>:</td></tr>
<tr><th id="4006">4006</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8ri" title='llvm::X86::SUB8ri' data-ref="llvm::X86::SUB8ri" data-ref-filename="llvm..X86..SUB8ri">SUB8ri</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rr" title='llvm::X86::SUB64rr' data-ref="llvm::X86::SUB64rr" data-ref-filename="llvm..X86..SUB64rr">SUB64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rr" title='llvm::X86::SUB32rr' data-ref="llvm::X86::SUB32rr" data-ref-filename="llvm..X86..SUB32rr">SUB32rr</a>:</td></tr>
<tr><th id="4007">4007</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rr" title='llvm::X86::SUB16rr' data-ref="llvm::X86::SUB16rr" data-ref-filename="llvm..X86..SUB16rr">SUB16rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rr" title='llvm::X86::SUB8rr' data-ref="llvm::X86::SUB8rr" data-ref-filename="llvm..X86..SUB8rr">SUB8rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rm" title='llvm::X86::SUB64rm' data-ref="llvm::X86::SUB64rm" data-ref-filename="llvm..X86..SUB64rm">SUB64rm</a>:</td></tr>
<tr><th id="4008">4008</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rm" title='llvm::X86::SUB32rm' data-ref="llvm::X86::SUB32rm" data-ref-filename="llvm..X86..SUB32rm">SUB32rm</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rm" title='llvm::X86::SUB16rm' data-ref="llvm::X86::SUB16rm" data-ref-filename="llvm..X86..SUB16rm">SUB16rm</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rm" title='llvm::X86::SUB8rm' data-ref="llvm::X86::SUB8rm" data-ref-filename="llvm..X86..SUB8rm">SUB8rm</a>:</td></tr>
<tr><th id="4009">4009</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC64r" title='llvm::X86::DEC64r' data-ref="llvm::X86::DEC64r" data-ref-filename="llvm..X86..DEC64r">DEC64r</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC32r" title='llvm::X86::DEC32r' data-ref="llvm::X86::DEC32r" data-ref-filename="llvm..X86..DEC32r">DEC32r</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC16r" title='llvm::X86::DEC16r' data-ref="llvm::X86::DEC16r" data-ref-filename="llvm..X86..DEC16r">DEC16r</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC8r" title='llvm::X86::DEC8r' data-ref="llvm::X86::DEC8r" data-ref-filename="llvm..X86..DEC8r">DEC8r</a>:</td></tr>
<tr><th id="4010">4010</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri32" title='llvm::X86::ADD64ri32' data-ref="llvm::X86::ADD64ri32" data-ref-filename="llvm..X86..ADD64ri32">ADD64ri32</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri8" title='llvm::X86::ADD64ri8' data-ref="llvm::X86::ADD64ri8" data-ref-filename="llvm..X86..ADD64ri8">ADD64ri8</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri" title='llvm::X86::ADD32ri' data-ref="llvm::X86::ADD32ri" data-ref-filename="llvm..X86..ADD32ri">ADD32ri</a>:</td></tr>
<tr><th id="4011">4011</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri8" title='llvm::X86::ADD32ri8' data-ref="llvm::X86::ADD32ri8" data-ref-filename="llvm..X86..ADD32ri8">ADD32ri8</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri" title='llvm::X86::ADD16ri' data-ref="llvm::X86::ADD16ri" data-ref-filename="llvm..X86..ADD16ri">ADD16ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri8" title='llvm::X86::ADD16ri8' data-ref="llvm::X86::ADD16ri8" data-ref-filename="llvm..X86..ADD16ri8">ADD16ri8</a>:</td></tr>
<tr><th id="4012">4012</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8ri" title='llvm::X86::ADD8ri' data-ref="llvm::X86::ADD8ri" data-ref-filename="llvm..X86..ADD8ri">ADD8ri</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rr" title='llvm::X86::ADD64rr' data-ref="llvm::X86::ADD64rr" data-ref-filename="llvm..X86..ADD64rr">ADD64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32rr" title='llvm::X86::ADD32rr' data-ref="llvm::X86::ADD32rr" data-ref-filename="llvm..X86..ADD32rr">ADD32rr</a>:</td></tr>
<tr><th id="4013">4013</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rr" title='llvm::X86::ADD16rr' data-ref="llvm::X86::ADD16rr" data-ref-filename="llvm..X86..ADD16rr">ADD16rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rr" title='llvm::X86::ADD8rr' data-ref="llvm::X86::ADD8rr" data-ref-filename="llvm..X86..ADD8rr">ADD8rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rm" title='llvm::X86::ADD64rm' data-ref="llvm::X86::ADD64rm" data-ref-filename="llvm..X86..ADD64rm">ADD64rm</a>:</td></tr>
<tr><th id="4014">4014</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32rm" title='llvm::X86::ADD32rm' data-ref="llvm::X86::ADD32rm" data-ref-filename="llvm..X86..ADD32rm">ADD32rm</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rm" title='llvm::X86::ADD16rm' data-ref="llvm::X86::ADD16rm" data-ref-filename="llvm..X86..ADD16rm">ADD16rm</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rm" title='llvm::X86::ADD8rm' data-ref="llvm::X86::ADD8rm" data-ref-filename="llvm..X86..ADD8rm">ADD8rm</a>:</td></tr>
<tr><th id="4015">4015</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC64r" title='llvm::X86::INC64r' data-ref="llvm::X86::INC64r" data-ref-filename="llvm..X86..INC64r">INC64r</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC32r" title='llvm::X86::INC32r' data-ref="llvm::X86::INC32r" data-ref-filename="llvm..X86..INC32r">INC32r</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC16r" title='llvm::X86::INC16r' data-ref="llvm::X86::INC16r" data-ref-filename="llvm..X86..INC16r">INC16r</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC8r" title='llvm::X86::INC8r' data-ref="llvm::X86::INC8r" data-ref-filename="llvm..X86..INC8r">INC8r</a>:</td></tr>
<tr><th id="4016">4016</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64ri32" title='llvm::X86::AND64ri32' data-ref="llvm::X86::AND64ri32" data-ref-filename="llvm..X86..AND64ri32">AND64ri32</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64ri8" title='llvm::X86::AND64ri8' data-ref="llvm::X86::AND64ri8" data-ref-filename="llvm..X86..AND64ri8">AND64ri8</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32ri" title='llvm::X86::AND32ri' data-ref="llvm::X86::AND32ri" data-ref-filename="llvm..X86..AND32ri">AND32ri</a>:</td></tr>
<tr><th id="4017">4017</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32ri8" title='llvm::X86::AND32ri8' data-ref="llvm::X86::AND32ri8" data-ref-filename="llvm..X86..AND32ri8">AND32ri8</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16ri" title='llvm::X86::AND16ri' data-ref="llvm::X86::AND16ri" data-ref-filename="llvm..X86..AND16ri">AND16ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16ri8" title='llvm::X86::AND16ri8' data-ref="llvm::X86::AND16ri8" data-ref-filename="llvm..X86..AND16ri8">AND16ri8</a>:</td></tr>
<tr><th id="4018">4018</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8ri" title='llvm::X86::AND8ri' data-ref="llvm::X86::AND8ri" data-ref-filename="llvm..X86..AND8ri">AND8ri</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64rr" title='llvm::X86::AND64rr' data-ref="llvm::X86::AND64rr" data-ref-filename="llvm..X86..AND64rr">AND64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32rr" title='llvm::X86::AND32rr' data-ref="llvm::X86::AND32rr" data-ref-filename="llvm..X86..AND32rr">AND32rr</a>:</td></tr>
<tr><th id="4019">4019</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16rr" title='llvm::X86::AND16rr' data-ref="llvm::X86::AND16rr" data-ref-filename="llvm..X86..AND16rr">AND16rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8rr" title='llvm::X86::AND8rr' data-ref="llvm::X86::AND8rr" data-ref-filename="llvm..X86..AND8rr">AND8rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64rm" title='llvm::X86::AND64rm' data-ref="llvm::X86::AND64rm" data-ref-filename="llvm..X86..AND64rm">AND64rm</a>:</td></tr>
<tr><th id="4020">4020</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32rm" title='llvm::X86::AND32rm' data-ref="llvm::X86::AND32rm" data-ref-filename="llvm..X86..AND32rm">AND32rm</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16rm" title='llvm::X86::AND16rm' data-ref="llvm::X86::AND16rm" data-ref-filename="llvm..X86..AND16rm">AND16rm</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8rm" title='llvm::X86::AND8rm' data-ref="llvm::X86::AND8rm" data-ref-filename="llvm..X86..AND8rm">AND8rm</a>:</td></tr>
<tr><th id="4021">4021</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64ri32" title='llvm::X86::XOR64ri32' data-ref="llvm::X86::XOR64ri32" data-ref-filename="llvm..X86..XOR64ri32">XOR64ri32</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64ri8" title='llvm::X86::XOR64ri8' data-ref="llvm::X86::XOR64ri8" data-ref-filename="llvm..X86..XOR64ri8">XOR64ri8</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32ri" title='llvm::X86::XOR32ri' data-ref="llvm::X86::XOR32ri" data-ref-filename="llvm..X86..XOR32ri">XOR32ri</a>:</td></tr>
<tr><th id="4022">4022</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32ri8" title='llvm::X86::XOR32ri8' data-ref="llvm::X86::XOR32ri8" data-ref-filename="llvm..X86..XOR32ri8">XOR32ri8</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16ri" title='llvm::X86::XOR16ri' data-ref="llvm::X86::XOR16ri" data-ref-filename="llvm..X86..XOR16ri">XOR16ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16ri8" title='llvm::X86::XOR16ri8' data-ref="llvm::X86::XOR16ri8" data-ref-filename="llvm..X86..XOR16ri8">XOR16ri8</a>:</td></tr>
<tr><th id="4023">4023</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR8ri" title='llvm::X86::XOR8ri' data-ref="llvm::X86::XOR8ri" data-ref-filename="llvm..X86..XOR8ri">XOR8ri</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64rr" title='llvm::X86::XOR64rr' data-ref="llvm::X86::XOR64rr" data-ref-filename="llvm..X86..XOR64rr">XOR64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32rr" title='llvm::X86::XOR32rr' data-ref="llvm::X86::XOR32rr" data-ref-filename="llvm..X86..XOR32rr">XOR32rr</a>:</td></tr>
<tr><th id="4024">4024</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16rr" title='llvm::X86::XOR16rr' data-ref="llvm::X86::XOR16rr" data-ref-filename="llvm..X86..XOR16rr">XOR16rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR8rr" title='llvm::X86::XOR8rr' data-ref="llvm::X86::XOR8rr" data-ref-filename="llvm..X86..XOR8rr">XOR8rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64rm" title='llvm::X86::XOR64rm' data-ref="llvm::X86::XOR64rm" data-ref-filename="llvm..X86..XOR64rm">XOR64rm</a>:</td></tr>
<tr><th id="4025">4025</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32rm" title='llvm::X86::XOR32rm' data-ref="llvm::X86::XOR32rm" data-ref-filename="llvm..X86..XOR32rm">XOR32rm</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16rm" title='llvm::X86::XOR16rm' data-ref="llvm::X86::XOR16rm" data-ref-filename="llvm..X86..XOR16rm">XOR16rm</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR8rm" title='llvm::X86::XOR8rm' data-ref="llvm::X86::XOR8rm" data-ref-filename="llvm..X86..XOR8rm">XOR8rm</a>:</td></tr>
<tr><th id="4026">4026</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64ri32" title='llvm::X86::OR64ri32' data-ref="llvm::X86::OR64ri32" data-ref-filename="llvm..X86..OR64ri32">OR64ri32</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64ri8" title='llvm::X86::OR64ri8' data-ref="llvm::X86::OR64ri8" data-ref-filename="llvm..X86..OR64ri8">OR64ri8</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32ri" title='llvm::X86::OR32ri' data-ref="llvm::X86::OR32ri" data-ref-filename="llvm..X86..OR32ri">OR32ri</a>:</td></tr>
<tr><th id="4027">4027</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32ri8" title='llvm::X86::OR32ri8' data-ref="llvm::X86::OR32ri8" data-ref-filename="llvm..X86..OR32ri8">OR32ri8</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16ri" title='llvm::X86::OR16ri' data-ref="llvm::X86::OR16ri" data-ref-filename="llvm..X86..OR16ri">OR16ri</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16ri8" title='llvm::X86::OR16ri8' data-ref="llvm::X86::OR16ri8" data-ref-filename="llvm..X86..OR16ri8">OR16ri8</a>:</td></tr>
<tr><th id="4028">4028</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8ri" title='llvm::X86::OR8ri' data-ref="llvm::X86::OR8ri" data-ref-filename="llvm..X86..OR8ri">OR8ri</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64rr" title='llvm::X86::OR64rr' data-ref="llvm::X86::OR64rr" data-ref-filename="llvm..X86..OR64rr">OR64rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32rr" title='llvm::X86::OR32rr' data-ref="llvm::X86::OR32rr" data-ref-filename="llvm..X86..OR32rr">OR32rr</a>:</td></tr>
<tr><th id="4029">4029</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16rr" title='llvm::X86::OR16rr' data-ref="llvm::X86::OR16rr" data-ref-filename="llvm..X86..OR16rr">OR16rr</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8rr" title='llvm::X86::OR8rr' data-ref="llvm::X86::OR8rr" data-ref-filename="llvm..X86..OR8rr">OR8rr</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64rm" title='llvm::X86::OR64rm' data-ref="llvm::X86::OR64rm" data-ref-filename="llvm..X86..OR64rm">OR64rm</a>:</td></tr>
<tr><th id="4030">4030</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32rm" title='llvm::X86::OR32rm' data-ref="llvm::X86::OR32rm" data-ref-filename="llvm..X86..OR32rm">OR32rm</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16rm" title='llvm::X86::OR16rm' data-ref="llvm::X86::OR16rm" data-ref-filename="llvm..X86..OR16rm">OR16rm</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8rm" title='llvm::X86::OR8rm' data-ref="llvm::X86::OR8rm" data-ref-filename="llvm..X86..OR8rm">OR8rm</a>:</td></tr>
<tr><th id="4031">4031</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC64ri32" title='llvm::X86::ADC64ri32' data-ref="llvm::X86::ADC64ri32" data-ref-filename="llvm..X86..ADC64ri32">ADC64ri32</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC64ri8" title='llvm::X86::ADC64ri8' data-ref="llvm::X86::ADC64ri8" data-ref-filename="llvm..X86..ADC64ri8">ADC64ri8</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC32ri" title='llvm::X86::ADC32ri' data-ref="llvm::X86::ADC32ri" data-ref-filename="llvm..X86..ADC32ri">ADC32ri</a>:</td></tr>
<tr><th id="4032">4032</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC32ri8" title='llvm::X86::ADC32ri8' data-ref="llvm::X86::ADC32ri8" data-ref-filename="llvm..X86..ADC32ri8">ADC32ri8</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC16ri" title='llvm::X86::ADC16ri' data-ref="llvm::X86::ADC16ri" data-ref-filename="llvm..X86..ADC16ri">ADC16ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC16ri8" title='llvm::X86::ADC16ri8' data-ref="llvm::X86::ADC16ri8" data-ref-filename="llvm..X86..ADC16ri8">ADC16ri8</a>:</td></tr>
<tr><th id="4033">4033</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC8ri" title='llvm::X86::ADC8ri' data-ref="llvm::X86::ADC8ri" data-ref-filename="llvm..X86..ADC8ri">ADC8ri</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC64rr" title='llvm::X86::ADC64rr' data-ref="llvm::X86::ADC64rr" data-ref-filename="llvm..X86..ADC64rr">ADC64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC32rr" title='llvm::X86::ADC32rr' data-ref="llvm::X86::ADC32rr" data-ref-filename="llvm..X86..ADC32rr">ADC32rr</a>:</td></tr>
<tr><th id="4034">4034</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC16rr" title='llvm::X86::ADC16rr' data-ref="llvm::X86::ADC16rr" data-ref-filename="llvm..X86..ADC16rr">ADC16rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC8rr" title='llvm::X86::ADC8rr' data-ref="llvm::X86::ADC8rr" data-ref-filename="llvm..X86..ADC8rr">ADC8rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC64rm" title='llvm::X86::ADC64rm' data-ref="llvm::X86::ADC64rm" data-ref-filename="llvm..X86..ADC64rm">ADC64rm</a>:</td></tr>
<tr><th id="4035">4035</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC32rm" title='llvm::X86::ADC32rm' data-ref="llvm::X86::ADC32rm" data-ref-filename="llvm..X86..ADC32rm">ADC32rm</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC16rm" title='llvm::X86::ADC16rm' data-ref="llvm::X86::ADC16rm" data-ref-filename="llvm..X86..ADC16rm">ADC16rm</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADC8rm" title='llvm::X86::ADC8rm' data-ref="llvm::X86::ADC8rm" data-ref-filename="llvm..X86..ADC8rm">ADC8rm</a>:</td></tr>
<tr><th id="4036">4036</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64ri32" title='llvm::X86::SBB64ri32' data-ref="llvm::X86::SBB64ri32" data-ref-filename="llvm..X86..SBB64ri32">SBB64ri32</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64ri8" title='llvm::X86::SBB64ri8' data-ref="llvm::X86::SBB64ri8" data-ref-filename="llvm..X86..SBB64ri8">SBB64ri8</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32ri" title='llvm::X86::SBB32ri' data-ref="llvm::X86::SBB32ri" data-ref-filename="llvm..X86..SBB32ri">SBB32ri</a>:</td></tr>
<tr><th id="4037">4037</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32ri8" title='llvm::X86::SBB32ri8' data-ref="llvm::X86::SBB32ri8" data-ref-filename="llvm..X86..SBB32ri8">SBB32ri8</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB16ri" title='llvm::X86::SBB16ri' data-ref="llvm::X86::SBB16ri" data-ref-filename="llvm..X86..SBB16ri">SBB16ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB16ri8" title='llvm::X86::SBB16ri8' data-ref="llvm::X86::SBB16ri8" data-ref-filename="llvm..X86..SBB16ri8">SBB16ri8</a>:</td></tr>
<tr><th id="4038">4038</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB8ri" title='llvm::X86::SBB8ri' data-ref="llvm::X86::SBB8ri" data-ref-filename="llvm..X86..SBB8ri">SBB8ri</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64rr" title='llvm::X86::SBB64rr' data-ref="llvm::X86::SBB64rr" data-ref-filename="llvm..X86..SBB64rr">SBB64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32rr" title='llvm::X86::SBB32rr' data-ref="llvm::X86::SBB32rr" data-ref-filename="llvm..X86..SBB32rr">SBB32rr</a>:</td></tr>
<tr><th id="4039">4039</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB16rr" title='llvm::X86::SBB16rr' data-ref="llvm::X86::SBB16rr" data-ref-filename="llvm..X86..SBB16rr">SBB16rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB8rr" title='llvm::X86::SBB8rr' data-ref="llvm::X86::SBB8rr" data-ref-filename="llvm..X86..SBB8rr">SBB8rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64rm" title='llvm::X86::SBB64rm' data-ref="llvm::X86::SBB64rm" data-ref-filename="llvm..X86..SBB64rm">SBB64rm</a>:</td></tr>
<tr><th id="4040">4040</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32rm" title='llvm::X86::SBB32rm' data-ref="llvm::X86::SBB32rm" data-ref-filename="llvm..X86..SBB32rm">SBB32rm</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB16rm" title='llvm::X86::SBB16rm' data-ref="llvm::X86::SBB16rm" data-ref-filename="llvm..X86..SBB16rm">SBB16rm</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB8rm" title='llvm::X86::SBB8rm' data-ref="llvm::X86::SBB8rm" data-ref-filename="llvm..X86..SBB8rm">SBB8rm</a>:</td></tr>
<tr><th id="4041">4041</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG8r" title='llvm::X86::NEG8r' data-ref="llvm::X86::NEG8r" data-ref-filename="llvm..X86..NEG8r">NEG8r</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG16r" title='llvm::X86::NEG16r' data-ref="llvm::X86::NEG16r" data-ref-filename="llvm..X86..NEG16r">NEG16r</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG32r" title='llvm::X86::NEG32r' data-ref="llvm::X86::NEG32r" data-ref-filename="llvm..X86..NEG32r">NEG32r</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG64r" title='llvm::X86::NEG64r' data-ref="llvm::X86::NEG64r" data-ref-filename="llvm..X86..NEG64r">NEG64r</a>:</td></tr>
<tr><th id="4042">4042</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR8r1" title='llvm::X86::SAR8r1' data-ref="llvm::X86::SAR8r1" data-ref-filename="llvm..X86..SAR8r1">SAR8r1</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR16r1" title='llvm::X86::SAR16r1' data-ref="llvm::X86::SAR16r1" data-ref-filename="llvm..X86..SAR16r1">SAR16r1</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR32r1" title='llvm::X86::SAR32r1' data-ref="llvm::X86::SAR32r1" data-ref-filename="llvm..X86..SAR32r1">SAR32r1</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SAR64r1" title='llvm::X86::SAR64r1' data-ref="llvm::X86::SAR64r1" data-ref-filename="llvm..X86..SAR64r1">SAR64r1</a>:</td></tr>
<tr><th id="4043">4043</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR8r1" title='llvm::X86::SHR8r1' data-ref="llvm::X86::SHR8r1" data-ref-filename="llvm..X86..SHR8r1">SHR8r1</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR16r1" title='llvm::X86::SHR16r1' data-ref="llvm::X86::SHR16r1" data-ref-filename="llvm..X86..SHR16r1">SHR16r1</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR32r1" title='llvm::X86::SHR32r1' data-ref="llvm::X86::SHR32r1" data-ref-filename="llvm..X86..SHR32r1">SHR32r1</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHR64r1" title='llvm::X86::SHR64r1' data-ref="llvm::X86::SHR64r1" data-ref-filename="llvm..X86..SHR64r1">SHR64r1</a>:</td></tr>
<tr><th id="4044">4044</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL8r1" title='llvm::X86::SHL8r1' data-ref="llvm::X86::SHL8r1" data-ref-filename="llvm..X86..SHL8r1">SHL8r1</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL16r1" title='llvm::X86::SHL16r1' data-ref="llvm::X86::SHL16r1" data-ref-filename="llvm..X86..SHL16r1">SHL16r1</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL32r1" title='llvm::X86::SHL32r1' data-ref="llvm::X86::SHL32r1" data-ref-filename="llvm..X86..SHL32r1">SHL32r1</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHL64r1" title='llvm::X86::SHL64r1' data-ref="llvm::X86::SHL64r1" data-ref-filename="llvm..X86..SHL64r1">SHL64r1</a>:</td></tr>
<tr><th id="4045">4045</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDN32rr" title='llvm::X86::ANDN32rr' data-ref="llvm::X86::ANDN32rr" data-ref-filename="llvm..X86..ANDN32rr">ANDN32rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDN32rm" title='llvm::X86::ANDN32rm' data-ref="llvm::X86::ANDN32rm" data-ref-filename="llvm..X86..ANDN32rm">ANDN32rm</a>:</td></tr>
<tr><th id="4046">4046</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDN64rr" title='llvm::X86::ANDN64rr' data-ref="llvm::X86::ANDN64rr" data-ref-filename="llvm..X86..ANDN64rr">ANDN64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDN64rm" title='llvm::X86::ANDN64rm' data-ref="llvm::X86::ANDN64rm" data-ref-filename="llvm..X86..ANDN64rm">ANDN64rm</a>:</td></tr>
<tr><th id="4047">4047</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSI32rr" title='llvm::X86::BLSI32rr' data-ref="llvm::X86::BLSI32rr" data-ref-filename="llvm..X86..BLSI32rr">BLSI32rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSI32rm" title='llvm::X86::BLSI32rm' data-ref="llvm::X86::BLSI32rm" data-ref-filename="llvm..X86..BLSI32rm">BLSI32rm</a>:</td></tr>
<tr><th id="4048">4048</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSI64rr" title='llvm::X86::BLSI64rr' data-ref="llvm::X86::BLSI64rr" data-ref-filename="llvm..X86..BLSI64rr">BLSI64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSI64rm" title='llvm::X86::BLSI64rm' data-ref="llvm::X86::BLSI64rm" data-ref-filename="llvm..X86..BLSI64rm">BLSI64rm</a>:</td></tr>
<tr><th id="4049">4049</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSMSK32rr" title='llvm::X86::BLSMSK32rr' data-ref="llvm::X86::BLSMSK32rr" data-ref-filename="llvm..X86..BLSMSK32rr">BLSMSK32rr</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSMSK32rm" title='llvm::X86::BLSMSK32rm' data-ref="llvm::X86::BLSMSK32rm" data-ref-filename="llvm..X86..BLSMSK32rm">BLSMSK32rm</a>:</td></tr>
<tr><th id="4050">4050</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSMSK64rr" title='llvm::X86::BLSMSK64rr' data-ref="llvm::X86::BLSMSK64rr" data-ref-filename="llvm..X86..BLSMSK64rr">BLSMSK64rr</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSMSK64rm" title='llvm::X86::BLSMSK64rm' data-ref="llvm::X86::BLSMSK64rm" data-ref-filename="llvm..X86..BLSMSK64rm">BLSMSK64rm</a>:</td></tr>
<tr><th id="4051">4051</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSR32rr" title='llvm::X86::BLSR32rr' data-ref="llvm::X86::BLSR32rr" data-ref-filename="llvm..X86..BLSR32rr">BLSR32rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSR32rm" title='llvm::X86::BLSR32rm' data-ref="llvm::X86::BLSR32rm" data-ref-filename="llvm..X86..BLSR32rm">BLSR32rm</a>:</td></tr>
<tr><th id="4052">4052</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSR64rr" title='llvm::X86::BLSR64rr' data-ref="llvm::X86::BLSR64rr" data-ref-filename="llvm..X86..BLSR64rr">BLSR64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSR64rm" title='llvm::X86::BLSR64rm' data-ref="llvm::X86::BLSR64rm" data-ref-filename="llvm..X86..BLSR64rm">BLSR64rm</a>:</td></tr>
<tr><th id="4053">4053</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BZHI32rr" title='llvm::X86::BZHI32rr' data-ref="llvm::X86::BZHI32rr" data-ref-filename="llvm..X86..BZHI32rr">BZHI32rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BZHI32rm" title='llvm::X86::BZHI32rm' data-ref="llvm::X86::BZHI32rm" data-ref-filename="llvm..X86..BZHI32rm">BZHI32rm</a>:</td></tr>
<tr><th id="4054">4054</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BZHI64rr" title='llvm::X86::BZHI64rr' data-ref="llvm::X86::BZHI64rr" data-ref-filename="llvm..X86..BZHI64rr">BZHI64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BZHI64rm" title='llvm::X86::BZHI64rm' data-ref="llvm::X86::BZHI64rm" data-ref-filename="llvm..X86..BZHI64rm">BZHI64rm</a>:</td></tr>
<tr><th id="4055">4055</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT16rr" title='llvm::X86::LZCNT16rr' data-ref="llvm::X86::LZCNT16rr" data-ref-filename="llvm..X86..LZCNT16rr">LZCNT16rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT16rm" title='llvm::X86::LZCNT16rm' data-ref="llvm::X86::LZCNT16rm" data-ref-filename="llvm..X86..LZCNT16rm">LZCNT16rm</a>:</td></tr>
<tr><th id="4056">4056</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT32rr" title='llvm::X86::LZCNT32rr' data-ref="llvm::X86::LZCNT32rr" data-ref-filename="llvm..X86..LZCNT32rr">LZCNT32rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT32rm" title='llvm::X86::LZCNT32rm' data-ref="llvm::X86::LZCNT32rm" data-ref-filename="llvm..X86..LZCNT32rm">LZCNT32rm</a>:</td></tr>
<tr><th id="4057">4057</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT64rr" title='llvm::X86::LZCNT64rr' data-ref="llvm::X86::LZCNT64rr" data-ref-filename="llvm..X86..LZCNT64rr">LZCNT64rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT64rm" title='llvm::X86::LZCNT64rm' data-ref="llvm::X86::LZCNT64rm" data-ref-filename="llvm..X86..LZCNT64rm">LZCNT64rm</a>:</td></tr>
<tr><th id="4058">4058</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT16rr" title='llvm::X86::POPCNT16rr' data-ref="llvm::X86::POPCNT16rr" data-ref-filename="llvm..X86..POPCNT16rr">POPCNT16rr</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT16rm" title='llvm::X86::POPCNT16rm' data-ref="llvm::X86::POPCNT16rm" data-ref-filename="llvm..X86..POPCNT16rm">POPCNT16rm</a>:</td></tr>
<tr><th id="4059">4059</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT32rr" title='llvm::X86::POPCNT32rr' data-ref="llvm::X86::POPCNT32rr" data-ref-filename="llvm..X86..POPCNT32rr">POPCNT32rr</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT32rm" title='llvm::X86::POPCNT32rm' data-ref="llvm::X86::POPCNT32rm" data-ref-filename="llvm..X86..POPCNT32rm">POPCNT32rm</a>:</td></tr>
<tr><th id="4060">4060</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT64rr" title='llvm::X86::POPCNT64rr' data-ref="llvm::X86::POPCNT64rr" data-ref-filename="llvm..X86..POPCNT64rr">POPCNT64rr</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT64rm" title='llvm::X86::POPCNT64rm' data-ref="llvm::X86::POPCNT64rm" data-ref-filename="llvm..X86..POPCNT64rm">POPCNT64rm</a>:</td></tr>
<tr><th id="4061">4061</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT16rr" title='llvm::X86::TZCNT16rr' data-ref="llvm::X86::TZCNT16rr" data-ref-filename="llvm..X86..TZCNT16rr">TZCNT16rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT16rm" title='llvm::X86::TZCNT16rm' data-ref="llvm::X86::TZCNT16rm" data-ref-filename="llvm..X86..TZCNT16rm">TZCNT16rm</a>:</td></tr>
<tr><th id="4062">4062</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT32rr" title='llvm::X86::TZCNT32rr' data-ref="llvm::X86::TZCNT32rr" data-ref-filename="llvm..X86..TZCNT32rr">TZCNT32rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT32rm" title='llvm::X86::TZCNT32rm' data-ref="llvm::X86::TZCNT32rm" data-ref-filename="llvm..X86..TZCNT32rm">TZCNT32rm</a>:</td></tr>
<tr><th id="4063">4063</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT64rr" title='llvm::X86::TZCNT64rr' data-ref="llvm::X86::TZCNT64rr" data-ref-filename="llvm..X86..TZCNT64rr">TZCNT64rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT64rm" title='llvm::X86::TZCNT64rm' data-ref="llvm::X86::TZCNT64rm" data-ref-filename="llvm..X86..TZCNT64rm">TZCNT64rm</a>:</td></tr>
<tr><th id="4064">4064</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCFILL32rr" title='llvm::X86::BLCFILL32rr' data-ref="llvm::X86::BLCFILL32rr" data-ref-filename="llvm..X86..BLCFILL32rr">BLCFILL32rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCFILL32rm" title='llvm::X86::BLCFILL32rm' data-ref="llvm::X86::BLCFILL32rm" data-ref-filename="llvm..X86..BLCFILL32rm">BLCFILL32rm</a>:</td></tr>
<tr><th id="4065">4065</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCFILL64rr" title='llvm::X86::BLCFILL64rr' data-ref="llvm::X86::BLCFILL64rr" data-ref-filename="llvm..X86..BLCFILL64rr">BLCFILL64rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCFILL64rm" title='llvm::X86::BLCFILL64rm' data-ref="llvm::X86::BLCFILL64rm" data-ref-filename="llvm..X86..BLCFILL64rm">BLCFILL64rm</a>:</td></tr>
<tr><th id="4066">4066</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCI32rr" title='llvm::X86::BLCI32rr' data-ref="llvm::X86::BLCI32rr" data-ref-filename="llvm..X86..BLCI32rr">BLCI32rr</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCI32rm" title='llvm::X86::BLCI32rm' data-ref="llvm::X86::BLCI32rm" data-ref-filename="llvm..X86..BLCI32rm">BLCI32rm</a>:</td></tr>
<tr><th id="4067">4067</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCI64rr" title='llvm::X86::BLCI64rr' data-ref="llvm::X86::BLCI64rr" data-ref-filename="llvm..X86..BLCI64rr">BLCI64rr</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCI64rm" title='llvm::X86::BLCI64rm' data-ref="llvm::X86::BLCI64rm" data-ref-filename="llvm..X86..BLCI64rm">BLCI64rm</a>:</td></tr>
<tr><th id="4068">4068</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCIC32rr" title='llvm::X86::BLCIC32rr' data-ref="llvm::X86::BLCIC32rr" data-ref-filename="llvm..X86..BLCIC32rr">BLCIC32rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCIC32rm" title='llvm::X86::BLCIC32rm' data-ref="llvm::X86::BLCIC32rm" data-ref-filename="llvm..X86..BLCIC32rm">BLCIC32rm</a>:</td></tr>
<tr><th id="4069">4069</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCIC64rr" title='llvm::X86::BLCIC64rr' data-ref="llvm::X86::BLCIC64rr" data-ref-filename="llvm..X86..BLCIC64rr">BLCIC64rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCIC64rm" title='llvm::X86::BLCIC64rm' data-ref="llvm::X86::BLCIC64rm" data-ref-filename="llvm..X86..BLCIC64rm">BLCIC64rm</a>:</td></tr>
<tr><th id="4070">4070</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCMSK32rr" title='llvm::X86::BLCMSK32rr' data-ref="llvm::X86::BLCMSK32rr" data-ref-filename="llvm..X86..BLCMSK32rr">BLCMSK32rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCMSK32rm" title='llvm::X86::BLCMSK32rm' data-ref="llvm::X86::BLCMSK32rm" data-ref-filename="llvm..X86..BLCMSK32rm">BLCMSK32rm</a>:</td></tr>
<tr><th id="4071">4071</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCMSK64rr" title='llvm::X86::BLCMSK64rr' data-ref="llvm::X86::BLCMSK64rr" data-ref-filename="llvm..X86..BLCMSK64rr">BLCMSK64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCMSK64rm" title='llvm::X86::BLCMSK64rm' data-ref="llvm::X86::BLCMSK64rm" data-ref-filename="llvm..X86..BLCMSK64rm">BLCMSK64rm</a>:</td></tr>
<tr><th id="4072">4072</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCS32rr" title='llvm::X86::BLCS32rr' data-ref="llvm::X86::BLCS32rr" data-ref-filename="llvm..X86..BLCS32rr">BLCS32rr</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCS32rm" title='llvm::X86::BLCS32rm' data-ref="llvm::X86::BLCS32rm" data-ref-filename="llvm..X86..BLCS32rm">BLCS32rm</a>:</td></tr>
<tr><th id="4073">4073</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCS64rr" title='llvm::X86::BLCS64rr' data-ref="llvm::X86::BLCS64rr" data-ref-filename="llvm..X86..BLCS64rr">BLCS64rr</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLCS64rm" title='llvm::X86::BLCS64rm' data-ref="llvm::X86::BLCS64rm" data-ref-filename="llvm..X86..BLCS64rm">BLCS64rm</a>:</td></tr>
<tr><th id="4074">4074</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSFILL32rr" title='llvm::X86::BLSFILL32rr' data-ref="llvm::X86::BLSFILL32rr" data-ref-filename="llvm..X86..BLSFILL32rr">BLSFILL32rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSFILL32rm" title='llvm::X86::BLSFILL32rm' data-ref="llvm::X86::BLSFILL32rm" data-ref-filename="llvm..X86..BLSFILL32rm">BLSFILL32rm</a>:</td></tr>
<tr><th id="4075">4075</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSFILL64rr" title='llvm::X86::BLSFILL64rr' data-ref="llvm::X86::BLSFILL64rr" data-ref-filename="llvm..X86..BLSFILL64rr">BLSFILL64rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSFILL64rm" title='llvm::X86::BLSFILL64rm' data-ref="llvm::X86::BLSFILL64rm" data-ref-filename="llvm..X86..BLSFILL64rm">BLSFILL64rm</a>:</td></tr>
<tr><th id="4076">4076</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSIC32rr" title='llvm::X86::BLSIC32rr' data-ref="llvm::X86::BLSIC32rr" data-ref-filename="llvm..X86..BLSIC32rr">BLSIC32rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSIC32rm" title='llvm::X86::BLSIC32rm' data-ref="llvm::X86::BLSIC32rm" data-ref-filename="llvm..X86..BLSIC32rm">BLSIC32rm</a>:</td></tr>
<tr><th id="4077">4077</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSIC64rr" title='llvm::X86::BLSIC64rr' data-ref="llvm::X86::BLSIC64rr" data-ref-filename="llvm..X86..BLSIC64rr">BLSIC64rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSIC64rm" title='llvm::X86::BLSIC64rm' data-ref="llvm::X86::BLSIC64rm" data-ref-filename="llvm..X86..BLSIC64rm">BLSIC64rm</a>:</td></tr>
<tr><th id="4078">4078</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::T1MSKC32rr" title='llvm::X86::T1MSKC32rr' data-ref="llvm::X86::T1MSKC32rr" data-ref-filename="llvm..X86..T1MSKC32rr">T1MSKC32rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::T1MSKC32rm" title='llvm::X86::T1MSKC32rm' data-ref="llvm::X86::T1MSKC32rm" data-ref-filename="llvm..X86..T1MSKC32rm">T1MSKC32rm</a>:</td></tr>
<tr><th id="4079">4079</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::T1MSKC64rr" title='llvm::X86::T1MSKC64rr' data-ref="llvm::X86::T1MSKC64rr" data-ref-filename="llvm..X86..T1MSKC64rr">T1MSKC64rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::T1MSKC64rm" title='llvm::X86::T1MSKC64rm' data-ref="llvm::X86::T1MSKC64rm" data-ref-filename="llvm..X86..T1MSKC64rm">T1MSKC64rm</a>:</td></tr>
<tr><th id="4080">4080</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZMSK32rr" title='llvm::X86::TZMSK32rr' data-ref="llvm::X86::TZMSK32rr" data-ref-filename="llvm..X86..TZMSK32rr">TZMSK32rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZMSK32rm" title='llvm::X86::TZMSK32rm' data-ref="llvm::X86::TZMSK32rm" data-ref-filename="llvm..X86..TZMSK32rm">TZMSK32rm</a>:</td></tr>
<tr><th id="4081">4081</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZMSK64rr" title='llvm::X86::TZMSK64rr' data-ref="llvm::X86::TZMSK64rr" data-ref-filename="llvm..X86..TZMSK64rr">TZMSK64rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZMSK64rm" title='llvm::X86::TZMSK64rm' data-ref="llvm::X86::TZMSK64rm" data-ref-filename="llvm..X86..TZMSK64rm">TZMSK64rm</a>:</td></tr>
<tr><th id="4082">4082</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4083">4083</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTR32rr" title='llvm::X86::BEXTR32rr' data-ref="llvm::X86::BEXTR32rr" data-ref-filename="llvm..X86..BEXTR32rr">BEXTR32rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTR64rr" title='llvm::X86::BEXTR64rr' data-ref="llvm::X86::BEXTR64rr" data-ref-filename="llvm..X86..BEXTR64rr">BEXTR64rr</a>:</td></tr>
<tr><th id="4084">4084</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTR32rm" title='llvm::X86::BEXTR32rm' data-ref="llvm::X86::BEXTR32rm" data-ref-filename="llvm..X86..BEXTR32rm">BEXTR32rm</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTR64rm" title='llvm::X86::BEXTR64rm' data-ref="llvm::X86::BEXTR64rm" data-ref-filename="llvm..X86..BEXTR64rm">BEXTR64rm</a>:</td></tr>
<tr><th id="4085">4085</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTRI32ri" title='llvm::X86::BEXTRI32ri' data-ref="llvm::X86::BEXTRI32ri" data-ref-filename="llvm..X86..BEXTRI32ri">BEXTRI32ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTRI32mi" title='llvm::X86::BEXTRI32mi' data-ref="llvm::X86::BEXTRI32mi" data-ref-filename="llvm..X86..BEXTRI32mi">BEXTRI32mi</a>:</td></tr>
<tr><th id="4086">4086</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTRI64ri" title='llvm::X86::BEXTRI64ri' data-ref="llvm::X86::BEXTRI64ri" data-ref-filename="llvm..X86..BEXTRI64ri">BEXTRI64ri</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BEXTRI64mi" title='llvm::X86::BEXTRI64mi' data-ref="llvm::X86::BEXTRI64mi" data-ref-filename="llvm..X86..BEXTRI64mi">BEXTRI64mi</a>:</td></tr>
<tr><th id="4087">4087</th><td>    <i>// BEXTR doesn't update the sign flag so we can't use it.</i></td></tr>
<tr><th id="4088">4088</th><td>    <a class="local col1 ref" href="#471NoSignFlag" title='NoSignFlag' data-ref="471NoSignFlag" data-ref-filename="471NoSignFlag">NoSignFlag</a> = <b>true</b>;</td></tr>
<tr><th id="4089">4089</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4090">4090</th><td>  }</td></tr>
<tr><th id="4091">4091</th><td>}</td></tr>
<tr><th id="4092">4092</th><td></td></tr>
<tr><th id="4093">4093</th><td><i class="doc" data-doc="_ZL19isUseDefConvertibleRKN4llvm12MachineInstrE">/// Check whether the use can be converted to remove a comparison against zero.</i></td></tr>
<tr><th id="4094">4094</th><td><em>static</em> <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="tu decl def fn" id="_ZL19isUseDefConvertibleRKN4llvm12MachineInstrE" title='isUseDefConvertible' data-type='X86::CondCode isUseDefConvertible(const llvm::MachineInstr &amp; MI)' data-ref="_ZL19isUseDefConvertibleRKN4llvm12MachineInstrE" data-ref-filename="_ZL19isUseDefConvertibleRKN4llvm12MachineInstrE">isUseDefConvertible</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="473MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="473MI" data-ref-filename="473MI">MI</dfn>) {</td></tr>
<tr><th id="4095">4095</th><td>  <b>switch</b> (<a class="local col3 ref" href="#473MI" title='MI' data-ref="473MI" data-ref-filename="473MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4096">4096</th><td>  <b>default</b>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>;</td></tr>
<tr><th id="4097">4097</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG8r" title='llvm::X86::NEG8r' data-ref="llvm::X86::NEG8r" data-ref-filename="llvm..X86..NEG8r">NEG8r</a>:</td></tr>
<tr><th id="4098">4098</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG16r" title='llvm::X86::NEG16r' data-ref="llvm::X86::NEG16r" data-ref-filename="llvm..X86..NEG16r">NEG16r</a>:</td></tr>
<tr><th id="4099">4099</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG32r" title='llvm::X86::NEG32r' data-ref="llvm::X86::NEG32r" data-ref-filename="llvm..X86..NEG32r">NEG32r</a>:</td></tr>
<tr><th id="4100">4100</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NEG64r" title='llvm::X86::NEG64r' data-ref="llvm::X86::NEG64r" data-ref-filename="llvm..X86..NEG64r">NEG64r</a>:</td></tr>
<tr><th id="4101">4101</th><td>    <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_AE" title='llvm::X86::COND_AE' data-ref="llvm::X86::COND_AE" data-ref-filename="llvm..X86..COND_AE">COND_AE</a>;</td></tr>
<tr><th id="4102">4102</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT16rr" title='llvm::X86::LZCNT16rr' data-ref="llvm::X86::LZCNT16rr" data-ref-filename="llvm..X86..LZCNT16rr">LZCNT16rr</a>:</td></tr>
<tr><th id="4103">4103</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT32rr" title='llvm::X86::LZCNT32rr' data-ref="llvm::X86::LZCNT32rr" data-ref-filename="llvm..X86..LZCNT32rr">LZCNT32rr</a>:</td></tr>
<tr><th id="4104">4104</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT64rr" title='llvm::X86::LZCNT64rr' data-ref="llvm::X86::LZCNT64rr" data-ref-filename="llvm..X86..LZCNT64rr">LZCNT64rr</a>:</td></tr>
<tr><th id="4105">4105</th><td>    <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</a>;</td></tr>
<tr><th id="4106">4106</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT16rr" title='llvm::X86::POPCNT16rr' data-ref="llvm::X86::POPCNT16rr" data-ref-filename="llvm..X86..POPCNT16rr">POPCNT16rr</a>:</td></tr>
<tr><th id="4107">4107</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT32rr" title='llvm::X86::POPCNT32rr' data-ref="llvm::X86::POPCNT32rr" data-ref-filename="llvm..X86..POPCNT32rr">POPCNT32rr</a>:</td></tr>
<tr><th id="4108">4108</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT64rr" title='llvm::X86::POPCNT64rr' data-ref="llvm::X86::POPCNT64rr" data-ref-filename="llvm..X86..POPCNT64rr">POPCNT64rr</a>:</td></tr>
<tr><th id="4109">4109</th><td>    <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a>;</td></tr>
<tr><th id="4110">4110</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT16rr" title='llvm::X86::TZCNT16rr' data-ref="llvm::X86::TZCNT16rr" data-ref-filename="llvm..X86..TZCNT16rr">TZCNT16rr</a>:</td></tr>
<tr><th id="4111">4111</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT32rr" title='llvm::X86::TZCNT32rr' data-ref="llvm::X86::TZCNT32rr" data-ref-filename="llvm..X86..TZCNT32rr">TZCNT32rr</a>:</td></tr>
<tr><th id="4112">4112</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT64rr" title='llvm::X86::TZCNT64rr' data-ref="llvm::X86::TZCNT64rr" data-ref-filename="llvm..X86..TZCNT64rr">TZCNT64rr</a>:</td></tr>
<tr><th id="4113">4113</th><td>    <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</a>;</td></tr>
<tr><th id="4114">4114</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSF16rr" title='llvm::X86::BSF16rr' data-ref="llvm::X86::BSF16rr" data-ref-filename="llvm..X86..BSF16rr">BSF16rr</a>:</td></tr>
<tr><th id="4115">4115</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSF32rr" title='llvm::X86::BSF32rr' data-ref="llvm::X86::BSF32rr" data-ref-filename="llvm..X86..BSF32rr">BSF32rr</a>:</td></tr>
<tr><th id="4116">4116</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSF64rr" title='llvm::X86::BSF64rr' data-ref="llvm::X86::BSF64rr" data-ref-filename="llvm..X86..BSF64rr">BSF64rr</a>:</td></tr>
<tr><th id="4117">4117</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSR16rr" title='llvm::X86::BSR16rr' data-ref="llvm::X86::BSR16rr" data-ref-filename="llvm..X86..BSR16rr">BSR16rr</a>:</td></tr>
<tr><th id="4118">4118</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSR32rr" title='llvm::X86::BSR32rr' data-ref="llvm::X86::BSR32rr" data-ref-filename="llvm..X86..BSR32rr">BSR32rr</a>:</td></tr>
<tr><th id="4119">4119</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BSR64rr" title='llvm::X86::BSR64rr' data-ref="llvm::X86::BSR64rr" data-ref-filename="llvm..X86..BSR64rr">BSR64rr</a>:</td></tr>
<tr><th id="4120">4120</th><td>    <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a>;</td></tr>
<tr><th id="4121">4121</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSI32rr" title='llvm::X86::BLSI32rr' data-ref="llvm::X86::BLSI32rr" data-ref-filename="llvm..X86..BLSI32rr">BLSI32rr</a>:</td></tr>
<tr><th id="4122">4122</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSI64rr" title='llvm::X86::BLSI64rr' data-ref="llvm::X86::BLSI64rr" data-ref-filename="llvm..X86..BLSI64rr">BLSI64rr</a>:</td></tr>
<tr><th id="4123">4123</th><td>    <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_AE" title='llvm::X86::COND_AE' data-ref="llvm::X86::COND_AE" data-ref-filename="llvm..X86..COND_AE">COND_AE</a>;</td></tr>
<tr><th id="4124">4124</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSR32rr" title='llvm::X86::BLSR32rr' data-ref="llvm::X86::BLSR32rr" data-ref-filename="llvm..X86..BLSR32rr">BLSR32rr</a>:</td></tr>
<tr><th id="4125">4125</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSR64rr" title='llvm::X86::BLSR64rr' data-ref="llvm::X86::BLSR64rr" data-ref-filename="llvm..X86..BLSR64rr">BLSR64rr</a>:</td></tr>
<tr><th id="4126">4126</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSMSK32rr" title='llvm::X86::BLSMSK32rr' data-ref="llvm::X86::BLSMSK32rr" data-ref-filename="llvm..X86..BLSMSK32rr">BLSMSK32rr</a>:</td></tr>
<tr><th id="4127">4127</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLSMSK64rr" title='llvm::X86::BLSMSK64rr' data-ref="llvm::X86::BLSMSK64rr" data-ref-filename="llvm..X86..BLSMSK64rr">BLSMSK64rr</a>:</td></tr>
<tr><th id="4128">4128</th><td>    <b>return</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</a>;</td></tr>
<tr><th id="4129">4129</th><td>  <i>// TODO: TBM instructions.</i></td></tr>
<tr><th id="4130">4130</th><td>  }</td></tr>
<tr><th id="4131">4131</th><td>}</td></tr>
<tr><th id="4132">4132</th><td></td></tr>
<tr><th id="4133">4133</th><td><i class="doc">/// Check if there exists an earlier instruction that</i></td></tr>
<tr><th id="4134">4134</th><td><i class="doc">/// operates on the same source operands and sets flags in the same way as</i></td></tr>
<tr><th id="4135">4135</th><td><i class="doc">/// Compare; remove Compare if possible.</i></td></tr>
<tr><th id="4136">4136</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" title='llvm::X86InstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="474CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="475SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="475SrcReg" data-ref-filename="475SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="4137">4137</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="476SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="476SrcReg2" data-ref-filename="476SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col7 decl" id="477CmpMask" title='CmpMask' data-type='int' data-ref="477CmpMask" data-ref-filename="477CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="4138">4138</th><td>                                        <em>int</em> <dfn class="local col8 decl" id="478CmpValue" title='CmpValue' data-type='int' data-ref="478CmpValue" data-ref-filename="478CmpValue">CmpValue</dfn>,</td></tr>
<tr><th id="4139">4139</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="479MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="479MRI" data-ref-filename="479MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4140">4140</th><td>  <i>// Check whether we can replace SUB with CMP.</i></td></tr>
<tr><th id="4141">4141</th><td>  <b>switch</b> (<a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4142">4142</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4143">4143</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri32" title='llvm::X86::SUB64ri32' data-ref="llvm::X86::SUB64ri32" data-ref-filename="llvm..X86..SUB64ri32">SUB64ri32</a>:</td></tr>
<tr><th id="4144">4144</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri8" title='llvm::X86::SUB64ri8' data-ref="llvm::X86::SUB64ri8" data-ref-filename="llvm..X86..SUB64ri8">SUB64ri8</a>:</td></tr>
<tr><th id="4145">4145</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri" title='llvm::X86::SUB32ri' data-ref="llvm::X86::SUB32ri" data-ref-filename="llvm..X86..SUB32ri">SUB32ri</a>:</td></tr>
<tr><th id="4146">4146</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri8" title='llvm::X86::SUB32ri8' data-ref="llvm::X86::SUB32ri8" data-ref-filename="llvm..X86..SUB32ri8">SUB32ri8</a>:</td></tr>
<tr><th id="4147">4147</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri" title='llvm::X86::SUB16ri' data-ref="llvm::X86::SUB16ri" data-ref-filename="llvm..X86..SUB16ri">SUB16ri</a>:</td></tr>
<tr><th id="4148">4148</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri8" title='llvm::X86::SUB16ri8' data-ref="llvm::X86::SUB16ri8" data-ref-filename="llvm..X86..SUB16ri8">SUB16ri8</a>:</td></tr>
<tr><th id="4149">4149</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8ri" title='llvm::X86::SUB8ri' data-ref="llvm::X86::SUB8ri" data-ref-filename="llvm..X86..SUB8ri">SUB8ri</a>:</td></tr>
<tr><th id="4150">4150</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rm" title='llvm::X86::SUB64rm' data-ref="llvm::X86::SUB64rm" data-ref-filename="llvm..X86..SUB64rm">SUB64rm</a>:</td></tr>
<tr><th id="4151">4151</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rm" title='llvm::X86::SUB32rm' data-ref="llvm::X86::SUB32rm" data-ref-filename="llvm..X86..SUB32rm">SUB32rm</a>:</td></tr>
<tr><th id="4152">4152</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rm" title='llvm::X86::SUB16rm' data-ref="llvm::X86::SUB16rm" data-ref-filename="llvm..X86..SUB16rm">SUB16rm</a>:</td></tr>
<tr><th id="4153">4153</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rm" title='llvm::X86::SUB8rm' data-ref="llvm::X86::SUB8rm" data-ref-filename="llvm..X86..SUB8rm">SUB8rm</a>:</td></tr>
<tr><th id="4154">4154</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rr" title='llvm::X86::SUB64rr' data-ref="llvm::X86::SUB64rr" data-ref-filename="llvm..X86..SUB64rr">SUB64rr</a>:</td></tr>
<tr><th id="4155">4155</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rr" title='llvm::X86::SUB32rr' data-ref="llvm::X86::SUB32rr" data-ref-filename="llvm..X86..SUB32rr">SUB32rr</a>:</td></tr>
<tr><th id="4156">4156</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rr" title='llvm::X86::SUB16rr' data-ref="llvm::X86::SUB16rr" data-ref-filename="llvm..X86..SUB16rr">SUB16rr</a>:</td></tr>
<tr><th id="4157">4157</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rr" title='llvm::X86::SUB8rr' data-ref="llvm::X86::SUB8rr" data-ref-filename="llvm..X86..SUB8rr">SUB8rr</a>: {</td></tr>
<tr><th id="4158">4158</th><td>    <b>if</b> (!<a class="local col9 ref" href="#479MRI" title='MRI' data-ref="479MRI" data-ref-filename="479MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="4159">4159</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4160">4160</th><td>    <i>// There is no use of the destination register, we can replace SUB with CMP.</i></td></tr>
<tr><th id="4161">4161</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="480NewOpcode" title='NewOpcode' data-type='unsigned int' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="4162">4162</th><td>    <b>switch</b> (<a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4163">4163</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="4164">4164</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rm" title='llvm::X86::SUB64rm' data-ref="llvm::X86::SUB64rm" data-ref-filename="llvm..X86..SUB64rm">SUB64rm</a>:   <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64rm" title='llvm::X86::CMP64rm' data-ref="llvm::X86::CMP64rm" data-ref-filename="llvm..X86..CMP64rm">CMP64rm</a>;   <b>break</b>;</td></tr>
<tr><th id="4165">4165</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rm" title='llvm::X86::SUB32rm' data-ref="llvm::X86::SUB32rm" data-ref-filename="llvm..X86..SUB32rm">SUB32rm</a>:   <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32rm" title='llvm::X86::CMP32rm' data-ref="llvm::X86::CMP32rm" data-ref-filename="llvm..X86..CMP32rm">CMP32rm</a>;   <b>break</b>;</td></tr>
<tr><th id="4166">4166</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rm" title='llvm::X86::SUB16rm' data-ref="llvm::X86::SUB16rm" data-ref-filename="llvm..X86..SUB16rm">SUB16rm</a>:   <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16rm" title='llvm::X86::CMP16rm' data-ref="llvm::X86::CMP16rm" data-ref-filename="llvm..X86..CMP16rm">CMP16rm</a>;   <b>break</b>;</td></tr>
<tr><th id="4167">4167</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rm" title='llvm::X86::SUB8rm' data-ref="llvm::X86::SUB8rm" data-ref-filename="llvm..X86..SUB8rm">SUB8rm</a>:    <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8rm" title='llvm::X86::CMP8rm' data-ref="llvm::X86::CMP8rm" data-ref-filename="llvm..X86..CMP8rm">CMP8rm</a>;    <b>break</b>;</td></tr>
<tr><th id="4168">4168</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64rr" title='llvm::X86::SUB64rr' data-ref="llvm::X86::SUB64rr" data-ref-filename="llvm..X86..SUB64rr">SUB64rr</a>:   <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64rr" title='llvm::X86::CMP64rr' data-ref="llvm::X86::CMP64rr" data-ref-filename="llvm..X86..CMP64rr">CMP64rr</a>;   <b>break</b>;</td></tr>
<tr><th id="4169">4169</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32rr" title='llvm::X86::SUB32rr' data-ref="llvm::X86::SUB32rr" data-ref-filename="llvm..X86..SUB32rr">SUB32rr</a>:   <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32rr" title='llvm::X86::CMP32rr' data-ref="llvm::X86::CMP32rr" data-ref-filename="llvm..X86..CMP32rr">CMP32rr</a>;   <b>break</b>;</td></tr>
<tr><th id="4170">4170</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16rr" title='llvm::X86::SUB16rr' data-ref="llvm::X86::SUB16rr" data-ref-filename="llvm..X86..SUB16rr">SUB16rr</a>:   <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16rr" title='llvm::X86::CMP16rr' data-ref="llvm::X86::CMP16rr" data-ref-filename="llvm..X86..CMP16rr">CMP16rr</a>;   <b>break</b>;</td></tr>
<tr><th id="4171">4171</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8rr" title='llvm::X86::SUB8rr' data-ref="llvm::X86::SUB8rr" data-ref-filename="llvm..X86..SUB8rr">SUB8rr</a>:    <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8rr" title='llvm::X86::CMP8rr' data-ref="llvm::X86::CMP8rr" data-ref-filename="llvm..X86..CMP8rr">CMP8rr</a>;    <b>break</b>;</td></tr>
<tr><th id="4172">4172</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri32" title='llvm::X86::SUB64ri32' data-ref="llvm::X86::SUB64ri32" data-ref-filename="llvm..X86..SUB64ri32">SUB64ri32</a>: <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri32" title='llvm::X86::CMP64ri32' data-ref="llvm::X86::CMP64ri32" data-ref-filename="llvm..X86..CMP64ri32">CMP64ri32</a>; <b>break</b>;</td></tr>
<tr><th id="4173">4173</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB64ri8" title='llvm::X86::SUB64ri8' data-ref="llvm::X86::SUB64ri8" data-ref-filename="llvm..X86..SUB64ri8">SUB64ri8</a>:  <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri8" title='llvm::X86::CMP64ri8' data-ref="llvm::X86::CMP64ri8" data-ref-filename="llvm..X86..CMP64ri8">CMP64ri8</a>;  <b>break</b>;</td></tr>
<tr><th id="4174">4174</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri" title='llvm::X86::SUB32ri' data-ref="llvm::X86::SUB32ri" data-ref-filename="llvm..X86..SUB32ri">SUB32ri</a>:   <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri" title='llvm::X86::CMP32ri' data-ref="llvm::X86::CMP32ri" data-ref-filename="llvm..X86..CMP32ri">CMP32ri</a>;   <b>break</b>;</td></tr>
<tr><th id="4175">4175</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB32ri8" title='llvm::X86::SUB32ri8' data-ref="llvm::X86::SUB32ri8" data-ref-filename="llvm..X86..SUB32ri8">SUB32ri8</a>:  <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri8" title='llvm::X86::CMP32ri8' data-ref="llvm::X86::CMP32ri8" data-ref-filename="llvm..X86..CMP32ri8">CMP32ri8</a>;  <b>break</b>;</td></tr>
<tr><th id="4176">4176</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri" title='llvm::X86::SUB16ri' data-ref="llvm::X86::SUB16ri" data-ref-filename="llvm..X86..SUB16ri">SUB16ri</a>:   <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri" title='llvm::X86::CMP16ri' data-ref="llvm::X86::CMP16ri" data-ref-filename="llvm..X86..CMP16ri">CMP16ri</a>;   <b>break</b>;</td></tr>
<tr><th id="4177">4177</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB16ri8" title='llvm::X86::SUB16ri8' data-ref="llvm::X86::SUB16ri8" data-ref-filename="llvm..X86..SUB16ri8">SUB16ri8</a>:  <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri8" title='llvm::X86::CMP16ri8' data-ref="llvm::X86::CMP16ri8" data-ref-filename="llvm..X86..CMP16ri8">CMP16ri8</a>;  <b>break</b>;</td></tr>
<tr><th id="4178">4178</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUB8ri" title='llvm::X86::SUB8ri' data-ref="llvm::X86::SUB8ri" data-ref-filename="llvm..X86..SUB8ri">SUB8ri</a>:    <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a>;    <b>break</b>;</td></tr>
<tr><th id="4179">4179</th><td>    }</td></tr>
<tr><th id="4180">4180</th><td>    <a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a>));</td></tr>
<tr><th id="4181">4181</th><td>    <a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4182">4182</th><td>    <i>// Fall through to optimize Cmp if Cmp is CMPrr or CMPri.</i></td></tr>
<tr><th id="4183">4183</th><td>    <b>if</b> (<a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64rm" title='llvm::X86::CMP64rm' data-ref="llvm::X86::CMP64rm" data-ref-filename="llvm..X86..CMP64rm">CMP64rm</a> || <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32rm" title='llvm::X86::CMP32rm' data-ref="llvm::X86::CMP32rm" data-ref-filename="llvm..X86..CMP32rm">CMP32rm</a> ||</td></tr>
<tr><th id="4184">4184</th><td>        <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16rm" title='llvm::X86::CMP16rm' data-ref="llvm::X86::CMP16rm" data-ref-filename="llvm..X86..CMP16rm">CMP16rm</a> || <a class="local col0 ref" href="#480NewOpcode" title='NewOpcode' data-ref="480NewOpcode" data-ref-filename="480NewOpcode">NewOpcode</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8rm" title='llvm::X86::CMP8rm' data-ref="llvm::X86::CMP8rm" data-ref-filename="llvm..X86..CMP8rm">CMP8rm</a>)</td></tr>
<tr><th id="4185">4185</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4186">4186</th><td>  }</td></tr>
<tr><th id="4187">4187</th><td>  }</td></tr>
<tr><th id="4188">4188</th><td></td></tr>
<tr><th id="4189">4189</th><td>  <i>// Get the unique definition of SrcReg.</i></td></tr>
<tr><th id="4190">4190</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="481MI" title='MI' data-type='llvm::MachineInstr *' data-ref="481MI" data-ref-filename="481MI">MI</dfn> = <a class="local col9 ref" href="#479MRI" title='MRI' data-ref="479MRI" data-ref-filename="479MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#475SrcReg" title='SrcReg' data-ref="475SrcReg" data-ref-filename="475SrcReg">SrcReg</a>);</td></tr>
<tr><th id="4191">4191</th><td>  <b>if</b> (!<a class="local col1 ref" href="#481MI" title='MI' data-ref="481MI" data-ref-filename="481MI">MI</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4192">4192</th><td></td></tr>
<tr><th id="4193">4193</th><td>  <i>// CmpInstr is the first instruction of the BB.</i></td></tr>
<tr><th id="4194">4194</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="482I" title='I' data-type='MachineBasicBlock::iterator' data-ref="482I" data-ref-filename="482I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>, <dfn class="local col3 decl" id="483Def" title='Def' data-type='MachineBasicBlock::iterator' data-ref="483Def" data-ref-filename="483Def">Def</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#481MI" title='MI' data-ref="481MI" data-ref-filename="481MI">MI</a>;</td></tr>
<tr><th id="4195">4195</th><td></td></tr>
<tr><th id="4196">4196</th><td>  <i>// If we are comparing against zero, check whether we can use MI to update</i></td></tr>
<tr><th id="4197">4197</th><td><i>  // EFLAGS. If MI is not in the same BB as CmpInstr, do not optimize.</i></td></tr>
<tr><th id="4198">4198</th><td>  <em>bool</em> <dfn class="local col4 decl" id="484IsCmpZero" title='IsCmpZero' data-type='bool' data-ref="484IsCmpZero" data-ref-filename="484IsCmpZero">IsCmpZero</dfn> = (<a class="local col7 ref" href="#477CmpMask" title='CmpMask' data-ref="477CmpMask" data-ref-filename="477CmpMask">CmpMask</a> != <var>0</var> &amp;&amp; <a class="local col8 ref" href="#478CmpValue" title='CmpValue' data-ref="478CmpValue" data-ref-filename="478CmpValue">CmpValue</a> == <var>0</var>);</td></tr>
<tr><th id="4199">4199</th><td>  <b>if</b> (<a class="local col4 ref" href="#484IsCmpZero" title='IsCmpZero' data-ref="484IsCmpZero" data-ref-filename="484IsCmpZero">IsCmpZero</a> &amp;&amp; <a class="local col1 ref" href="#481MI" title='MI' data-ref="481MI" data-ref-filename="481MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="4200">4200</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4201">4201</th><td></td></tr>
<tr><th id="4202">4202</th><td>  <i>// If we have a use of the source register between the def and our compare</i></td></tr>
<tr><th id="4203">4203</th><td><i>  // instruction we can eliminate the compare iff the use sets EFLAGS in the</i></td></tr>
<tr><th id="4204">4204</th><td><i>  // right way.</i></td></tr>
<tr><th id="4205">4205</th><td>  <em>bool</em> <dfn class="local col5 decl" id="485ShouldUpdateCC" title='ShouldUpdateCC' data-type='bool' data-ref="485ShouldUpdateCC" data-ref-filename="485ShouldUpdateCC">ShouldUpdateCC</dfn> = <b>false</b>;</td></tr>
<tr><th id="4206">4206</th><td>  <em>bool</em> <dfn class="local col6 decl" id="486NoSignFlag" title='NoSignFlag' data-type='bool' data-ref="486NoSignFlag" data-ref-filename="486NoSignFlag">NoSignFlag</dfn> = <b>false</b>;</td></tr>
<tr><th id="4207">4207</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col7 decl" id="487NewCC" title='NewCC' data-type='X86::CondCode' data-ref="487NewCC" data-ref-filename="487NewCC">NewCC</dfn> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>;</td></tr>
<tr><th id="4208">4208</th><td>  <b>if</b> (<a class="local col4 ref" href="#484IsCmpZero" title='IsCmpZero' data-ref="484IsCmpZero" data-ref-filename="484IsCmpZero">IsCmpZero</a> &amp;&amp; !<a class="tu ref fn" href="#_ZL16isDefConvertibleRKN4llvm12MachineInstrERb" title='isDefConvertible' data-use='c' data-ref="_ZL16isDefConvertibleRKN4llvm12MachineInstrERb" data-ref-filename="_ZL16isDefConvertibleRKN4llvm12MachineInstrERb">isDefConvertible</a>(*<a class="local col1 ref" href="#481MI" title='MI' data-ref="481MI" data-ref-filename="481MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#486NoSignFlag" title='NoSignFlag' data-ref="486NoSignFlag" data-ref-filename="486NoSignFlag">NoSignFlag</a></span>)) {</td></tr>
<tr><th id="4209">4209</th><td>    <i>// Scan forward from the use until we hit the use we're looking for or the</i></td></tr>
<tr><th id="4210">4210</th><td><i>    // compare instruction.</i></td></tr>
<tr><th id="4211">4211</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="488J" title='J' data-type='MachineBasicBlock::iterator' data-ref="488J" data-ref-filename="488J">J</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col1 ref" href="#481MI" title='MI' data-ref="481MI" data-ref-filename="481MI">MI</a>;; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col8 ref" href="#488J" title='J' data-ref="488J" data-ref-filename="488J">J</a>) {</td></tr>
<tr><th id="4212">4212</th><td>      <i>// Do we have a convertible instruction?</i></td></tr>
<tr><th id="4213">4213</th><td>      <a class="local col7 ref" href="#487NewCC" title='NewCC' data-ref="487NewCC" data-ref-filename="487NewCC">NewCC</a> = <a class="tu ref fn" href="#_ZL19isUseDefConvertibleRKN4llvm12MachineInstrE" title='isUseDefConvertible' data-use='c' data-ref="_ZL19isUseDefConvertibleRKN4llvm12MachineInstrE" data-ref-filename="_ZL19isUseDefConvertibleRKN4llvm12MachineInstrE">isUseDefConvertible</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#488J" title='J' data-ref="488J" data-ref-filename="488J">J</a>);</td></tr>
<tr><th id="4214">4214</th><td>      <b>if</b> (<a class="local col7 ref" href="#487NewCC" title='NewCC' data-ref="487NewCC" data-ref-filename="487NewCC">NewCC</a> != <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a> &amp;&amp; <a class="local col8 ref" href="#488J" title='J' data-ref="488J" data-ref-filename="488J">J</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="4215">4215</th><td>          <a class="local col8 ref" href="#488J" title='J' data-ref="488J" data-ref-filename="488J">J</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#475SrcReg" title='SrcReg' data-ref="475SrcReg" data-ref-filename="475SrcReg">SrcReg</a>) {</td></tr>
<tr><th id="4216">4216</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(J-&gt;definesRegister(X86::EFLAGS) &amp;&amp; <q>"Must be an EFLAGS def!"</q>);</td></tr>
<tr><th id="4217">4217</th><td>        <a class="local col5 ref" href="#485ShouldUpdateCC" title='ShouldUpdateCC' data-ref="485ShouldUpdateCC" data-ref-filename="485ShouldUpdateCC">ShouldUpdateCC</a> = <b>true</b>; <i>// Update CC later on.</i></td></tr>
<tr><th id="4218">4218</th><td>        <i>// This is not a def of SrcReg, but still a def of EFLAGS. Keep going</i></td></tr>
<tr><th id="4219">4219</th><td><i>        // with the new def.</i></td></tr>
<tr><th id="4220">4220</th><td>        <a class="local col3 ref" href="#483Def" title='Def' data-ref="483Def" data-ref-filename="483Def">Def</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col8 ref" href="#488J" title='J' data-ref="488J" data-ref-filename="488J">J</a>;</td></tr>
<tr><th id="4221">4221</th><td>        <a class="local col1 ref" href="#481MI" title='MI' data-ref="481MI" data-ref-filename="481MI">MI</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#483Def" title='Def' data-ref="483Def" data-ref-filename="483Def">Def</a>;</td></tr>
<tr><th id="4222">4222</th><td>        <b>break</b>;</td></tr>
<tr><th id="4223">4223</th><td>      }</td></tr>
<tr><th id="4224">4224</th><td></td></tr>
<tr><th id="4225">4225</th><td>      <b>if</b> (<a class="local col8 ref" href="#488J" title='J' data-ref="488J" data-ref-filename="488J">J</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#482I" title='I' data-ref="482I" data-ref-filename="482I">I</a>)</td></tr>
<tr><th id="4226">4226</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4227">4227</th><td>    }</td></tr>
<tr><th id="4228">4228</th><td>  }</td></tr>
<tr><th id="4229">4229</th><td></td></tr>
<tr><th id="4230">4230</th><td>  <i>// We are searching for an earlier instruction that can make CmpInstr</i></td></tr>
<tr><th id="4231">4231</th><td><i>  // redundant and that instruction will be saved in Sub.</i></td></tr>
<tr><th id="4232">4232</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="489Sub" title='Sub' data-type='llvm::MachineInstr *' data-ref="489Sub" data-ref-filename="489Sub">Sub</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4233">4233</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="490TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="490TRI" data-ref-filename="490TRI">TRI</dfn> = &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="4234">4234</th><td></td></tr>
<tr><th id="4235">4235</th><td>  <i>// We iterate backward, starting from the instruction before CmpInstr and</i></td></tr>
<tr><th id="4236">4236</th><td><i>  // stop when reaching the definition of a source register or done with the BB.</i></td></tr>
<tr><th id="4237">4237</th><td><i>  // RI points to the instruction before CmpInstr.</i></td></tr>
<tr><th id="4238">4238</th><td><i>  // If the definition is in this basic block, RE points to the definition;</i></td></tr>
<tr><th id="4239">4239</th><td><i>  // otherwise, RE is the rend of the basic block.</i></td></tr>
<tr><th id="4240">4240</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a></td></tr>
<tr><th id="4241">4241</th><td>      <dfn class="local col1 decl" id="491RI" title='RI' data-type='MachineBasicBlock::reverse_iterator' data-ref="491RI" data-ref-filename="491RI">RI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb1EEC1ERKS2_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#482I" title='I' data-ref="482I" data-ref-filename="482I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>(),</td></tr>
<tr><th id="4242">4242</th><td>      <dfn class="local col2 decl" id="492RE" title='RE' data-type='MachineBasicBlock::reverse_iterator' data-ref="492RE" data-ref-filename="492RE">RE</dfn> = <a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col1 ref" href="#481MI" title='MI' data-ref="481MI" data-ref-filename="481MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</td></tr>
<tr><th id="4243">4243</th><td>               ? <a class="local col3 ref" href="#483Def" title='Def' data-ref="483Def" data-ref-filename="483Def">Def</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>() <i>/* points to MI */</i></td></tr>
<tr><th id="4244">4244</th><td>               : <a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="4245">4245</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="493Movr0Inst" title='Movr0Inst' data-type='llvm::MachineInstr *' data-ref="493Movr0Inst" data-ref-filename="493Movr0Inst">Movr0Inst</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4246">4246</th><td>  <b>for</b> (; <a class="local col1 ref" href="#491RI" title='RI' data-ref="491RI" data-ref-filename="491RI">RI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#492RE" title='RE' data-ref="492RE" data-ref-filename="492RE">RE</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col1 ref" href="#491RI" title='RI' data-ref="491RI" data-ref-filename="491RI">RI</a>) {</td></tr>
<tr><th id="4247">4247</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="494Instr" title='Instr' data-type='llvm::MachineInstr &amp;' data-ref="494Instr" data-ref-filename="494Instr">Instr</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col1 ref" href="#491RI" title='RI' data-ref="491RI" data-ref-filename="491RI">RI</a>;</td></tr>
<tr><th id="4248">4248</th><td>    <i>// Check whether CmpInstr can be made redundant by the current instruction.</i></td></tr>
<tr><th id="4249">4249</th><td>    <b>if</b> (!<a class="local col4 ref" href="#484IsCmpZero" title='IsCmpZero' data-ref="484IsCmpZero" data-ref-filename="484IsCmpZero">IsCmpZero</a> &amp;&amp; <a class="tu ref fn" href="#_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_" title='isRedundantFlagInstr' data-use='c' data-ref="_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_" data-ref-filename="_ZL20isRedundantFlagInstrRKN4llvm12MachineInstrENS_8RegisterES3_iiS2_">isRedundantFlagInstr</a>(<a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#475SrcReg" title='SrcReg' data-ref="475SrcReg" data-ref-filename="475SrcReg">SrcReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#476SrcReg2" title='SrcReg2' data-ref="476SrcReg2" data-ref-filename="476SrcReg2">SrcReg2</a>, <a class="local col7 ref" href="#477CmpMask" title='CmpMask' data-ref="477CmpMask" data-ref-filename="477CmpMask">CmpMask</a>,</td></tr>
<tr><th id="4250">4250</th><td>                                           <a class="local col8 ref" href="#478CmpValue" title='CmpValue' data-ref="478CmpValue" data-ref-filename="478CmpValue">CmpValue</a>, <a class="local col4 ref" href="#494Instr" title='Instr' data-ref="494Instr" data-ref-filename="494Instr">Instr</a>)) {</td></tr>
<tr><th id="4251">4251</th><td>      <a class="local col9 ref" href="#489Sub" title='Sub' data-ref="489Sub" data-ref-filename="489Sub">Sub</a> = &amp;<a class="local col4 ref" href="#494Instr" title='Instr' data-ref="494Instr" data-ref-filename="494Instr">Instr</a>;</td></tr>
<tr><th id="4252">4252</th><td>      <b>break</b>;</td></tr>
<tr><th id="4253">4253</th><td>    }</td></tr>
<tr><th id="4254">4254</th><td></td></tr>
<tr><th id="4255">4255</th><td>    <b>if</b> (<a class="local col4 ref" href="#494Instr" title='Instr' data-ref="494Instr" data-ref-filename="494Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <a class="local col0 ref" href="#490TRI" title='TRI' data-ref="490TRI" data-ref-filename="490TRI">TRI</a>) ||</td></tr>
<tr><th id="4256">4256</th><td>        <a class="local col4 ref" href="#494Instr" title='Instr' data-ref="494Instr" data-ref-filename="494Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <a class="local col0 ref" href="#490TRI" title='TRI' data-ref="490TRI" data-ref-filename="490TRI">TRI</a>)) {</td></tr>
<tr><th id="4257">4257</th><td>      <i>// This instruction modifies or uses EFLAGS.</i></td></tr>
<tr><th id="4258">4258</th><td><i></i></td></tr>
<tr><th id="4259">4259</th><td><i>      // MOV32r0 etc. are implemented with xor which clobbers condition code.</i></td></tr>
<tr><th id="4260">4260</th><td><i>      // They are safe to move up, if the definition to EFLAGS is dead and</i></td></tr>
<tr><th id="4261">4261</th><td><i>      // earlier instructions do not read or write EFLAGS.</i></td></tr>
<tr><th id="4262">4262</th><td>      <b>if</b> (!<a class="local col3 ref" href="#493Movr0Inst" title='Movr0Inst' data-ref="493Movr0Inst" data-ref-filename="493Movr0Inst">Movr0Inst</a> &amp;&amp; <a class="local col4 ref" href="#494Instr" title='Instr' data-ref="494Instr" data-ref-filename="494Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r0" title='llvm::X86::MOV32r0' data-ref="llvm::X86::MOV32r0" data-ref-filename="llvm..X86..MOV32r0">MOV32r0</a> &amp;&amp;</td></tr>
<tr><th id="4263">4263</th><td>          <a class="local col4 ref" href="#494Instr" title='Instr' data-ref="494Instr" data-ref-filename="494Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::registerDefIsDead' data-ref="_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr17registerDefIsDeadENS_8RegisterEPKNS_18TargetRegisterInfoE">registerDefIsDead</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <a class="local col0 ref" href="#490TRI" title='TRI' data-ref="490TRI" data-ref-filename="490TRI">TRI</a>)) {</td></tr>
<tr><th id="4264">4264</th><td>        <a class="local col3 ref" href="#493Movr0Inst" title='Movr0Inst' data-ref="493Movr0Inst" data-ref-filename="493Movr0Inst">Movr0Inst</a> = &amp;<a class="local col4 ref" href="#494Instr" title='Instr' data-ref="494Instr" data-ref-filename="494Instr">Instr</a>;</td></tr>
<tr><th id="4265">4265</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4266">4266</th><td>      }</td></tr>
<tr><th id="4267">4267</th><td></td></tr>
<tr><th id="4268">4268</th><td>      <i>// We can't remove CmpInstr.</i></td></tr>
<tr><th id="4269">4269</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4270">4270</th><td>    }</td></tr>
<tr><th id="4271">4271</th><td>  }</td></tr>
<tr><th id="4272">4272</th><td></td></tr>
<tr><th id="4273">4273</th><td>  <i>// Return false if no candidates exist.</i></td></tr>
<tr><th id="4274">4274</th><td>  <b>if</b> (!<a class="local col4 ref" href="#484IsCmpZero" title='IsCmpZero' data-ref="484IsCmpZero" data-ref-filename="484IsCmpZero">IsCmpZero</a> &amp;&amp; !<a class="local col9 ref" href="#489Sub" title='Sub' data-ref="489Sub" data-ref-filename="489Sub">Sub</a>)</td></tr>
<tr><th id="4275">4275</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4276">4276</th><td></td></tr>
<tr><th id="4277">4277</th><td>  <em>bool</em> <dfn class="local col5 decl" id="495IsSwapped" title='IsSwapped' data-type='bool' data-ref="495IsSwapped" data-ref-filename="495IsSwapped">IsSwapped</dfn> =</td></tr>
<tr><th id="4278">4278</th><td>      (<a class="local col6 ref" href="#476SrcReg2" title='SrcReg2' data-ref="476SrcReg2" data-ref-filename="476SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var> &amp;&amp; <a class="local col9 ref" href="#489Sub" title='Sub' data-ref="489Sub" data-ref-filename="489Sub">Sub</a> &amp;&amp; <a class="local col9 ref" href="#489Sub" title='Sub' data-ref="489Sub" data-ref-filename="489Sub">Sub</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#476SrcReg2" title='SrcReg2' data-ref="476SrcReg2" data-ref-filename="476SrcReg2">SrcReg2</a> &amp;&amp;</td></tr>
<tr><th id="4279">4279</th><td>       <a class="local col9 ref" href="#489Sub" title='Sub' data-ref="489Sub" data-ref-filename="489Sub">Sub</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col5 ref" href="#475SrcReg" title='SrcReg' data-ref="475SrcReg" data-ref-filename="475SrcReg">SrcReg</a>);</td></tr>
<tr><th id="4280">4280</th><td></td></tr>
<tr><th id="4281">4281</th><td>  <i>// Scan forward from the instruction after CmpInstr for uses of EFLAGS.</i></td></tr>
<tr><th id="4282">4282</th><td><i>  // It is safe to remove CmpInstr if EFLAGS is redefined or killed.</i></td></tr>
<tr><th id="4283">4283</th><td><i>  // If we are done with the basic block, we need to check whether EFLAGS is</i></td></tr>
<tr><th id="4284">4284</th><td><i>  // live-out.</i></td></tr>
<tr><th id="4285">4285</th><td>  <em>bool</em> <dfn class="local col6 decl" id="496IsSafe" title='IsSafe' data-type='bool' data-ref="496IsSafe" data-ref-filename="496IsSafe">IsSafe</dfn> = <b>false</b>;</td></tr>
<tr><th id="4286">4286</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a>&gt;, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="497OpsToUpdate" title='OpsToUpdate' data-type='SmallVector&lt;std::pair&lt;MachineInstr *, X86::CondCode&gt;, 4&gt;' data-ref="497OpsToUpdate" data-ref-filename="497OpsToUpdate">OpsToUpdate</dfn>;</td></tr>
<tr><th id="4287">4287</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="498E" title='E' data-type='MachineBasicBlock::iterator' data-ref="498E" data-ref-filename="498E">E</dfn> = <a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="4288">4288</th><td>  <b>for</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#482I" title='I' data-ref="482I" data-ref-filename="482I">I</a>; <a class="local col2 ref" href="#482I" title='I' data-ref="482I" data-ref-filename="482I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#498E" title='E' data-ref="498E" data-ref-filename="498E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#482I" title='I' data-ref="482I" data-ref-filename="482I">I</a>) {</td></tr>
<tr><th id="4289">4289</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="499Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="499Instr" data-ref-filename="499Instr">Instr</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#482I" title='I' data-ref="482I" data-ref-filename="482I">I</a>;</td></tr>
<tr><th id="4290">4290</th><td>    <em>bool</em> <dfn class="local col0 decl" id="500ModifyEFLAGS" title='ModifyEFLAGS' data-type='bool' data-ref="500ModifyEFLAGS" data-ref-filename="500ModifyEFLAGS">ModifyEFLAGS</dfn> = <a class="local col9 ref" href="#499Instr" title='Instr' data-ref="499Instr" data-ref-filename="499Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <a class="local col0 ref" href="#490TRI" title='TRI' data-ref="490TRI" data-ref-filename="490TRI">TRI</a>);</td></tr>
<tr><th id="4291">4291</th><td>    <em>bool</em> <dfn class="local col1 decl" id="501UseEFLAGS" title='UseEFLAGS' data-type='bool' data-ref="501UseEFLAGS" data-ref-filename="501UseEFLAGS">UseEFLAGS</dfn> = <a class="local col9 ref" href="#499Instr" title='Instr' data-ref="499Instr" data-ref-filename="499Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <a class="local col0 ref" href="#490TRI" title='TRI' data-ref="490TRI" data-ref-filename="490TRI">TRI</a>);</td></tr>
<tr><th id="4292">4292</th><td>    <i>// We should check the usage if this instruction uses and updates EFLAGS.</i></td></tr>
<tr><th id="4293">4293</th><td>    <b>if</b> (!<a class="local col1 ref" href="#501UseEFLAGS" title='UseEFLAGS' data-ref="501UseEFLAGS" data-ref-filename="501UseEFLAGS">UseEFLAGS</a> &amp;&amp; <a class="local col0 ref" href="#500ModifyEFLAGS" title='ModifyEFLAGS' data-ref="500ModifyEFLAGS" data-ref-filename="500ModifyEFLAGS">ModifyEFLAGS</a>) {</td></tr>
<tr><th id="4294">4294</th><td>      <i>// It is safe to remove CmpInstr if EFLAGS is updated again.</i></td></tr>
<tr><th id="4295">4295</th><td>      <a class="local col6 ref" href="#496IsSafe" title='IsSafe' data-ref="496IsSafe" data-ref-filename="496IsSafe">IsSafe</a> = <b>true</b>;</td></tr>
<tr><th id="4296">4296</th><td>      <b>break</b>;</td></tr>
<tr><th id="4297">4297</th><td>    }</td></tr>
<tr><th id="4298">4298</th><td>    <b>if</b> (!<a class="local col1 ref" href="#501UseEFLAGS" title='UseEFLAGS' data-ref="501UseEFLAGS" data-ref-filename="501UseEFLAGS">UseEFLAGS</a> &amp;&amp; !<a class="local col0 ref" href="#500ModifyEFLAGS" title='ModifyEFLAGS' data-ref="500ModifyEFLAGS" data-ref-filename="500ModifyEFLAGS">ModifyEFLAGS</a>)</td></tr>
<tr><th id="4299">4299</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4300">4300</th><td></td></tr>
<tr><th id="4301">4301</th><td>    <i>// EFLAGS is used by this instruction.</i></td></tr>
<tr><th id="4302">4302</th><td>    <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col2 decl" id="502OldCC" title='OldCC' data-type='X86::CondCode' data-ref="502OldCC" data-ref-filename="502OldCC">OldCC</dfn> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>;</td></tr>
<tr><th id="4303">4303</th><td>    <b>if</b> (<a class="local col4 ref" href="#484IsCmpZero" title='IsCmpZero' data-ref="484IsCmpZero" data-ref-filename="484IsCmpZero">IsCmpZero</a> || <a class="local col5 ref" href="#495IsSwapped" title='IsSwapped' data-ref="495IsSwapped" data-ref-filename="495IsSwapped">IsSwapped</a>) {</td></tr>
<tr><th id="4304">4304</th><td>      <i>// We decode the condition code from opcode.</i></td></tr>
<tr><th id="4305">4305</th><td>      <b>if</b> (<a class="local col9 ref" href="#499Instr" title='Instr' data-ref="499Instr" data-ref-filename="499Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>())</td></tr>
<tr><th id="4306">4306</th><td>        <a class="local col2 ref" href="#502OldCC" title='OldCC' data-ref="502OldCC" data-ref-filename="502OldCC">OldCC</a> = <span class="namespace">X86::</span><a class="ref fn" href="#_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</a>(<a class="local col9 ref" href="#499Instr" title='Instr' data-ref="499Instr" data-ref-filename="499Instr">Instr</a>);</td></tr>
<tr><th id="4307">4307</th><td>      <b>else</b> {</td></tr>
<tr><th id="4308">4308</th><td>        <a class="local col2 ref" href="#502OldCC" title='OldCC' data-ref="502OldCC" data-ref-filename="502OldCC">OldCC</a> = <span class="namespace">X86::</span><a class="ref fn" href="#_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE" title='llvm::X86::getCondFromSETCC' data-ref="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE">getCondFromSETCC</a>(<a class="local col9 ref" href="#499Instr" title='Instr' data-ref="499Instr" data-ref-filename="499Instr">Instr</a>);</td></tr>
<tr><th id="4309">4309</th><td>        <b>if</b> (<a class="local col2 ref" href="#502OldCC" title='OldCC' data-ref="502OldCC" data-ref-filename="502OldCC">OldCC</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>)</td></tr>
<tr><th id="4310">4310</th><td>          <a class="local col2 ref" href="#502OldCC" title='OldCC' data-ref="502OldCC" data-ref-filename="502OldCC">OldCC</a> = <span class="namespace">X86::</span><a class="ref fn" href="#_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE" title='llvm::X86::getCondFromCMov' data-ref="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE">getCondFromCMov</a>(<a class="local col9 ref" href="#499Instr" title='Instr' data-ref="499Instr" data-ref-filename="499Instr">Instr</a>);</td></tr>
<tr><th id="4311">4311</th><td>      }</td></tr>
<tr><th id="4312">4312</th><td>      <b>if</b> (<a class="local col2 ref" href="#502OldCC" title='OldCC' data-ref="502OldCC" data-ref-filename="502OldCC">OldCC</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4313">4313</th><td>    }</td></tr>
<tr><th id="4314">4314</th><td>    <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col3 decl" id="503ReplacementCC" title='ReplacementCC' data-type='X86::CondCode' data-ref="503ReplacementCC" data-ref-filename="503ReplacementCC">ReplacementCC</dfn> = <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>;</td></tr>
<tr><th id="4315">4315</th><td>    <b>if</b> (<a class="local col4 ref" href="#484IsCmpZero" title='IsCmpZero' data-ref="484IsCmpZero" data-ref-filename="484IsCmpZero">IsCmpZero</a>) {</td></tr>
<tr><th id="4316">4316</th><td>      <b>switch</b> (<a class="local col2 ref" href="#502OldCC" title='OldCC' data-ref="502OldCC" data-ref-filename="502OldCC">OldCC</a>) {</td></tr>
<tr><th id="4317">4317</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="4318">4318</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_A" title='llvm::X86::COND_A' data-ref="llvm::X86::COND_A" data-ref-filename="llvm..X86..COND_A">COND_A</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_AE" title='llvm::X86::COND_AE' data-ref="llvm::X86::COND_AE" data-ref-filename="llvm..X86..COND_AE">COND_AE</a>:</td></tr>
<tr><th id="4319">4319</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_B" title='llvm::X86::COND_B' data-ref="llvm::X86::COND_B" data-ref-filename="llvm..X86..COND_B">COND_B</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_BE" title='llvm::X86::COND_BE' data-ref="llvm::X86::COND_BE" data-ref-filename="llvm..X86..COND_BE">COND_BE</a>:</td></tr>
<tr><th id="4320">4320</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_G" title='llvm::X86::COND_G' data-ref="llvm::X86::COND_G" data-ref-filename="llvm..X86..COND_G">COND_G</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_GE" title='llvm::X86::COND_GE' data-ref="llvm::X86::COND_GE" data-ref-filename="llvm..X86..COND_GE">COND_GE</a>:</td></tr>
<tr><th id="4321">4321</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_L" title='llvm::X86::COND_L' data-ref="llvm::X86::COND_L" data-ref-filename="llvm..X86..COND_L">COND_L</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_LE" title='llvm::X86::COND_LE' data-ref="llvm::X86::COND_LE" data-ref-filename="llvm..X86..COND_LE">COND_LE</a>:</td></tr>
<tr><th id="4322">4322</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_O" title='llvm::X86::COND_O' data-ref="llvm::X86::COND_O" data-ref-filename="llvm..X86..COND_O">COND_O</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NO" title='llvm::X86::COND_NO' data-ref="llvm::X86::COND_NO" data-ref-filename="llvm..X86..COND_NO">COND_NO</a>:</td></tr>
<tr><th id="4323">4323</th><td>        <i>// CF and OF are used, we can't perform this optimization.</i></td></tr>
<tr><th id="4324">4324</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4325">4325</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_S" title='llvm::X86::COND_S' data-ref="llvm::X86::COND_S" data-ref-filename="llvm..X86..COND_S">COND_S</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NS" title='llvm::X86::COND_NS' data-ref="llvm::X86::COND_NS" data-ref-filename="llvm..X86..COND_NS">COND_NS</a>:</td></tr>
<tr><th id="4326">4326</th><td>        <i>// If SF is used, but the instruction doesn't update the SF, then we</i></td></tr>
<tr><th id="4327">4327</th><td><i>        // can't do the optimization.</i></td></tr>
<tr><th id="4328">4328</th><td>        <b>if</b> (<a class="local col6 ref" href="#486NoSignFlag" title='NoSignFlag' data-ref="486NoSignFlag" data-ref-filename="486NoSignFlag">NoSignFlag</a>)</td></tr>
<tr><th id="4329">4329</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4330">4330</th><td>        <b>break</b>;</td></tr>
<tr><th id="4331">4331</th><td>      }</td></tr>
<tr><th id="4332">4332</th><td></td></tr>
<tr><th id="4333">4333</th><td>      <i>// If we're updating the condition code check if we have to reverse the</i></td></tr>
<tr><th id="4334">4334</th><td><i>      // condition.</i></td></tr>
<tr><th id="4335">4335</th><td>      <b>if</b> (<a class="local col5 ref" href="#485ShouldUpdateCC" title='ShouldUpdateCC' data-ref="485ShouldUpdateCC" data-ref-filename="485ShouldUpdateCC">ShouldUpdateCC</a>)</td></tr>
<tr><th id="4336">4336</th><td>        <b>switch</b> (<a class="local col2 ref" href="#502OldCC" title='OldCC' data-ref="502OldCC" data-ref-filename="502OldCC">OldCC</a>) {</td></tr>
<tr><th id="4337">4337</th><td>        <b>default</b>:</td></tr>
<tr><th id="4338">4338</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4339">4339</th><td>        <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_E" title='llvm::X86::COND_E' data-ref="llvm::X86::COND_E" data-ref-filename="llvm..X86..COND_E">COND_E</a>:</td></tr>
<tr><th id="4340">4340</th><td>          <a class="local col3 ref" href="#503ReplacementCC" title='ReplacementCC' data-ref="503ReplacementCC" data-ref-filename="503ReplacementCC">ReplacementCC</a> = <a class="local col7 ref" href="#487NewCC" title='NewCC' data-ref="487NewCC" data-ref-filename="487NewCC">NewCC</a>;</td></tr>
<tr><th id="4341">4341</th><td>          <b>break</b>;</td></tr>
<tr><th id="4342">4342</th><td>        <b>case</b> <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_NE" title='llvm::X86::COND_NE' data-ref="llvm::X86::COND_NE" data-ref-filename="llvm..X86..COND_NE">COND_NE</a>:</td></tr>
<tr><th id="4343">4343</th><td>          <a class="local col3 ref" href="#503ReplacementCC" title='ReplacementCC' data-ref="503ReplacementCC" data-ref-filename="503ReplacementCC">ReplacementCC</a> = <a class="ref fn" href="#_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" title='llvm::X86::GetOppositeBranchCondition' data-ref="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" data-ref-filename="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE">GetOppositeBranchCondition</a>(<a class="local col7 ref" href="#487NewCC" title='NewCC' data-ref="487NewCC" data-ref-filename="487NewCC">NewCC</a>);</td></tr>
<tr><th id="4344">4344</th><td>          <b>break</b>;</td></tr>
<tr><th id="4345">4345</th><td>        }</td></tr>
<tr><th id="4346">4346</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#495IsSwapped" title='IsSwapped' data-ref="495IsSwapped" data-ref-filename="495IsSwapped">IsSwapped</a>) {</td></tr>
<tr><th id="4347">4347</th><td>      <i>// If we have SUB(r1, r2) and CMP(r2, r1), the condition code needs</i></td></tr>
<tr><th id="4348">4348</th><td><i>      // to be changed from r2 &gt; r1 to r1 &lt; r2, from r2 &lt; r1 to r1 &gt; r2, etc.</i></td></tr>
<tr><th id="4349">4349</th><td><i>      // We swap the condition code and synthesize the new opcode.</i></td></tr>
<tr><th id="4350">4350</th><td>      <a class="local col3 ref" href="#503ReplacementCC" title='ReplacementCC' data-ref="503ReplacementCC" data-ref-filename="503ReplacementCC">ReplacementCC</a> = <a class="tu ref fn" href="#_ZL19getSwappedConditionN4llvm3X868CondCodeE" title='getSwappedCondition' data-use='c' data-ref="_ZL19getSwappedConditionN4llvm3X868CondCodeE" data-ref-filename="_ZL19getSwappedConditionN4llvm3X868CondCodeE">getSwappedCondition</a>(<a class="local col2 ref" href="#502OldCC" title='OldCC' data-ref="502OldCC" data-ref-filename="502OldCC">OldCC</a>);</td></tr>
<tr><th id="4351">4351</th><td>      <b>if</b> (<a class="local col3 ref" href="#503ReplacementCC" title='ReplacementCC' data-ref="503ReplacementCC" data-ref-filename="503ReplacementCC">ReplacementCC</a> == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::COND_INVALID" title='llvm::X86::COND_INVALID' data-ref="llvm::X86::COND_INVALID" data-ref-filename="llvm..X86..COND_INVALID">COND_INVALID</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4352">4352</th><td>    }</td></tr>
<tr><th id="4353">4353</th><td></td></tr>
<tr><th id="4354">4354</th><td>    <b>if</b> ((<a class="local col5 ref" href="#485ShouldUpdateCC" title='ShouldUpdateCC' data-ref="485ShouldUpdateCC" data-ref-filename="485ShouldUpdateCC">ShouldUpdateCC</a> || <a class="local col5 ref" href="#495IsSwapped" title='IsSwapped' data-ref="495IsSwapped" data-ref-filename="495IsSwapped">IsSwapped</a>) &amp;&amp; <a class="local col3 ref" href="#503ReplacementCC" title='ReplacementCC' data-ref="503ReplacementCC" data-ref-filename="503ReplacementCC">ReplacementCC</a> != <a class="local col2 ref" href="#502OldCC" title='OldCC' data-ref="502OldCC" data-ref-filename="502OldCC">OldCC</a>) {</td></tr>
<tr><th id="4355">4355</th><td>      <i>// Push the MachineInstr to OpsToUpdate.</i></td></tr>
<tr><th id="4356">4356</th><td><i>      // If it is safe to remove CmpInstr, the condition code of these</i></td></tr>
<tr><th id="4357">4357</th><td><i>      // instructions will be modified.</i></td></tr>
<tr><th id="4358">4358</th><td>      <a class="local col7 ref" href="#497OpsToUpdate" title='OpsToUpdate' data-ref="497OpsToUpdate" data-ref-filename="497OpsToUpdate">OpsToUpdate</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#482I" title='I' data-ref="482I" data-ref-filename="482I">I</a>, <span class='refarg'><a class="local col3 ref" href="#503ReplacementCC" title='ReplacementCC' data-ref="503ReplacementCC" data-ref-filename="503ReplacementCC">ReplacementCC</a></span>));</td></tr>
<tr><th id="4359">4359</th><td>    }</td></tr>
<tr><th id="4360">4360</th><td>    <b>if</b> (<a class="local col0 ref" href="#500ModifyEFLAGS" title='ModifyEFLAGS' data-ref="500ModifyEFLAGS" data-ref-filename="500ModifyEFLAGS">ModifyEFLAGS</a> || <a class="local col9 ref" href="#499Instr" title='Instr' data-ref="499Instr" data-ref-filename="499Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <a class="local col0 ref" href="#490TRI" title='TRI' data-ref="490TRI" data-ref-filename="490TRI">TRI</a>)) {</td></tr>
<tr><th id="4361">4361</th><td>      <i>// It is safe to remove CmpInstr if EFLAGS is updated again or killed.</i></td></tr>
<tr><th id="4362">4362</th><td>      <a class="local col6 ref" href="#496IsSafe" title='IsSafe' data-ref="496IsSafe" data-ref-filename="496IsSafe">IsSafe</a> = <b>true</b>;</td></tr>
<tr><th id="4363">4363</th><td>      <b>break</b>;</td></tr>
<tr><th id="4364">4364</th><td>    }</td></tr>
<tr><th id="4365">4365</th><td>  }</td></tr>
<tr><th id="4366">4366</th><td></td></tr>
<tr><th id="4367">4367</th><td>  <i>// If EFLAGS is not killed nor re-defined, we should check whether it is</i></td></tr>
<tr><th id="4368">4368</th><td><i>  // live-out. If it is live-out, do not optimize.</i></td></tr>
<tr><th id="4369">4369</th><td>  <b>if</b> ((<a class="local col4 ref" href="#484IsCmpZero" title='IsCmpZero' data-ref="484IsCmpZero" data-ref-filename="484IsCmpZero">IsCmpZero</a> || <a class="local col5 ref" href="#495IsSwapped" title='IsSwapped' data-ref="495IsSwapped" data-ref-filename="495IsSwapped">IsSwapped</a>) &amp;&amp; !<a class="local col6 ref" href="#496IsSafe" title='IsSafe' data-ref="496IsSafe" data-ref-filename="496IsSafe">IsSafe</a>) {</td></tr>
<tr><th id="4370">4370</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="504MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="504MBB" data-ref-filename="504MBB">MBB</dfn> = <a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4371">4371</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="505Successor" title='Successor' data-type='llvm::MachineBasicBlock *' data-ref="505Successor" data-ref-filename="505Successor">Successor</dfn> : <a class="local col4 ref" href="#504MBB" title='MBB' data-ref="504MBB" data-ref-filename="504MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>())</td></tr>
<tr><th id="4372">4372</th><td>      <b>if</b> (<a class="local col5 ref" href="#505Successor" title='Successor' data-ref="505Successor" data-ref-filename="505Successor">Successor</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" title='llvm::MachineBasicBlock::isLiveIn' data-ref="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE" data-ref-filename="_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE">isLiveIn</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>))</td></tr>
<tr><th id="4373">4373</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4374">4374</th><td>  }</td></tr>
<tr><th id="4375">4375</th><td></td></tr>
<tr><th id="4376">4376</th><td>  <i>// The instruction to be updated is either Sub or MI.</i></td></tr>
<tr><th id="4377">4377</th><td>  <a class="local col9 ref" href="#489Sub" title='Sub' data-ref="489Sub" data-ref-filename="489Sub">Sub</a> = <a class="local col4 ref" href="#484IsCmpZero" title='IsCmpZero' data-ref="484IsCmpZero" data-ref-filename="484IsCmpZero">IsCmpZero</a> ? <a class="local col1 ref" href="#481MI" title='MI' data-ref="481MI" data-ref-filename="481MI">MI</a> : <a class="local col9 ref" href="#489Sub" title='Sub' data-ref="489Sub" data-ref-filename="489Sub">Sub</a>;</td></tr>
<tr><th id="4378">4378</th><td>  <i>// Move Movr0Inst to the appropriate place before Sub.</i></td></tr>
<tr><th id="4379">4379</th><td>  <b>if</b> (<a class="local col3 ref" href="#493Movr0Inst" title='Movr0Inst' data-ref="493Movr0Inst" data-ref-filename="493Movr0Inst">Movr0Inst</a>) {</td></tr>
<tr><th id="4380">4380</th><td>    <i>// Look backwards until we find a def that doesn't use the current EFLAGS.</i></td></tr>
<tr><th id="4381">4381</th><td>    <a class="local col3 ref" href="#483Def" title='Def' data-ref="483Def" data-ref-filename="483Def">Def</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col9 ref" href="#489Sub" title='Sub' data-ref="489Sub" data-ref-filename="489Sub">Sub</a>;</td></tr>
<tr><th id="4382">4382</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col6 decl" id="506InsertI" title='InsertI' data-type='MachineBasicBlock::reverse_iterator' data-ref="506InsertI" data-ref-filename="506InsertI">InsertI</dfn> = <a class="local col3 ref" href="#483Def" title='Def' data-ref="483Def" data-ref-filename="483Def">Def</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>(),</td></tr>
<tr><th id="4383">4383</th><td>                                        <dfn class="local col7 decl" id="507InsertE" title='InsertE' data-type='MachineBasicBlock::reverse_iterator' data-ref="507InsertE" data-ref-filename="507InsertE">InsertE</dfn> = <a class="local col9 ref" href="#489Sub" title='Sub' data-ref="489Sub" data-ref-filename="489Sub">Sub</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="4384">4384</th><td>    <b>for</b> (; <a class="local col6 ref" href="#506InsertI" title='InsertI' data-ref="506InsertI" data-ref-filename="506InsertI">InsertI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#507InsertE" title='InsertE' data-ref="507InsertE" data-ref-filename="507InsertE">InsertE</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col6 ref" href="#506InsertI" title='InsertI' data-ref="506InsertI" data-ref-filename="506InsertI">InsertI</a>) {</td></tr>
<tr><th id="4385">4385</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="508Instr" title='Instr' data-type='llvm::MachineInstr *' data-ref="508Instr" data-ref-filename="508Instr">Instr</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#506InsertI" title='InsertI' data-ref="506InsertI" data-ref-filename="506InsertI">InsertI</a>;</td></tr>
<tr><th id="4386">4386</th><td>      <b>if</b> (!<a class="local col8 ref" href="#508Instr" title='Instr' data-ref="508Instr" data-ref-filename="508Instr">Instr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <a class="local col0 ref" href="#490TRI" title='TRI' data-ref="490TRI" data-ref-filename="490TRI">TRI</a>) &amp;&amp;</td></tr>
<tr><th id="4387">4387</th><td>          <a class="local col8 ref" href="#508Instr" title='Instr' data-ref="508Instr" data-ref-filename="508Instr">Instr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>, <a class="local col0 ref" href="#490TRI" title='TRI' data-ref="490TRI" data-ref-filename="490TRI">TRI</a>)) {</td></tr>
<tr><th id="4388">4388</th><td>        <a class="local col9 ref" href="#489Sub" title='Sub' data-ref="489Sub" data-ref-filename="489Sub">Sub</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6removeEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::remove' data-ref="_ZN4llvm17MachineBasicBlock6removeEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm17MachineBasicBlock6removeEPNS_12MachineInstrE">remove</a>(<a class="local col3 ref" href="#493Movr0Inst" title='Movr0Inst' data-ref="493Movr0Inst" data-ref-filename="493Movr0Inst">Movr0Inst</a>);</td></tr>
<tr><th id="4389">4389</th><td>        <a class="local col8 ref" href="#508Instr" title='Instr' data-ref="508Instr" data-ref-filename="508Instr">Instr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a><a class="local col8 ref" href="#508Instr" title='Instr' data-ref="508Instr" data-ref-filename="508Instr">Instr</a>),</td></tr>
<tr><th id="4390">4390</th><td>                                   <a class="local col3 ref" href="#493Movr0Inst" title='Movr0Inst' data-ref="493Movr0Inst" data-ref-filename="493Movr0Inst">Movr0Inst</a>);</td></tr>
<tr><th id="4391">4391</th><td>        <b>break</b>;</td></tr>
<tr><th id="4392">4392</th><td>      }</td></tr>
<tr><th id="4393">4393</th><td>    }</td></tr>
<tr><th id="4394">4394</th><td>    <b>if</b> (<a class="local col6 ref" href="#506InsertI" title='InsertI' data-ref="506InsertI" data-ref-filename="506InsertI">InsertI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#507InsertE" title='InsertE' data-ref="507InsertE" data-ref-filename="507InsertE">InsertE</a>)</td></tr>
<tr><th id="4395">4395</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4396">4396</th><td>  }</td></tr>
<tr><th id="4397">4397</th><td></td></tr>
<tr><th id="4398">4398</th><td>  <i>// Make sure Sub instruction defines EFLAGS and mark the def live.</i></td></tr>
<tr><th id="4399">4399</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="509FlagDef" title='FlagDef' data-type='llvm::MachineOperand *' data-ref="509FlagDef" data-ref-filename="509FlagDef">FlagDef</dfn> = <a class="local col9 ref" href="#489Sub" title='Sub' data-ref="489Sub" data-ref-filename="489Sub">Sub</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>);</td></tr>
<tr><th id="4400">4400</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(FlagDef &amp;&amp; <q>"Unable to locate a def EFLAGS operand"</q>);</td></tr>
<tr><th id="4401">4401</th><td>  <a class="local col9 ref" href="#509FlagDef" title='FlagDef' data-ref="509FlagDef" data-ref-filename="509FlagDef">FlagDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>false</b>);</td></tr>
<tr><th id="4402">4402</th><td></td></tr>
<tr><th id="4403">4403</th><td>  <a class="local col4 ref" href="#474CmpInstr" title='CmpInstr' data-ref="474CmpInstr" data-ref-filename="474CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="4404">4404</th><td></td></tr>
<tr><th id="4405">4405</th><td>  <i>// Modify the condition code of instructions in OpsToUpdate.</i></td></tr>
<tr><th id="4406">4406</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="510Op" title='Op' data-type='std::pair&lt;llvm::MachineInstr *, llvm::X86::CondCode&gt; &amp;' data-ref="510Op" data-ref-filename="510Op">Op</dfn> : <a class="local col7 ref" href="#497OpsToUpdate" title='OpsToUpdate' data-ref="497OpsToUpdate" data-ref-filename="497OpsToUpdate">OpsToUpdate</a>) {</td></tr>
<tr><th id="4407">4407</th><td>    <a class="local col0 ref" href="#510Op" title='Op' data-ref="510Op" data-ref-filename="510Op">Op</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::X86::CondCode&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#510Op" title='Op' data-ref="510Op" data-ref-filename="510Op">Op</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::X86::CondCode&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>1</var>)</td></tr>
<tr><th id="4408">4408</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#510Op" title='Op' data-ref="510Op" data-ref-filename="510Op">Op</a>.<span class='ref field' title='std::pair&lt;llvm::MachineInstr *, llvm::X86::CondCode&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="4409">4409</th><td>  }</td></tr>
<tr><th id="4410">4410</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4411">4411</th><td>}</td></tr>
<tr><th id="4412">4412</th><td></td></tr>
<tr><th id="4413">4413</th><td><i class="doc">/// Try to remove the load by folding it to a register</i></td></tr>
<tr><th id="4414">4414</th><td><i class="doc">/// operand at the use. We fold the load instructions if load defines a virtual</i></td></tr>
<tr><th id="4415">4415</th><td><i class="doc">/// register, the virtual register is used once in the same BB, and the</i></td></tr>
<tr><th id="4416">4416</th><td><i class="doc">/// instructions in-between do not load or store, and have no side effects.</i></td></tr>
<tr><th id="4417">4417</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERNS_8RegisterERPS1_" title='llvm::X86InstrInfo::optimizeLoadInstr' data-ref="_ZNK4llvm12X86InstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERNS_8RegisterERPS1_" data-ref-filename="_ZNK4llvm12X86InstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERNS_8RegisterERPS1_">optimizeLoadInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="511MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="511MI" data-ref-filename="511MI">MI</dfn>,</td></tr>
<tr><th id="4418">4418</th><td>                                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="512MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="512MRI" data-ref-filename="512MRI">MRI</dfn>,</td></tr>
<tr><th id="4419">4419</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col3 decl" id="513FoldAsLoadDefReg" title='FoldAsLoadDefReg' data-type='llvm::Register &amp;' data-ref="513FoldAsLoadDefReg" data-ref-filename="513FoldAsLoadDefReg">FoldAsLoadDefReg</dfn>,</td></tr>
<tr><th id="4420">4420</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col4 decl" id="514DefMI" title='DefMI' data-type='llvm::MachineInstr *&amp;' data-ref="514DefMI" data-ref-filename="514DefMI">DefMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4421">4421</th><td>  <i>// Check whether we can move DefMI here.</i></td></tr>
<tr><th id="4422">4422</th><td>  <a class="local col4 ref" href="#514DefMI" title='DefMI' data-ref="514DefMI" data-ref-filename="514DefMI">DefMI</a> = <a class="local col2 ref" href="#512MRI" title='MRI' data-ref="512MRI" data-ref-filename="512MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#513FoldAsLoadDefReg" title='FoldAsLoadDefReg' data-ref="513FoldAsLoadDefReg" data-ref-filename="513FoldAsLoadDefReg">FoldAsLoadDefReg</a>);</td></tr>
<tr><th id="4423">4423</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DefMI);</td></tr>
<tr><th id="4424">4424</th><td>  <em>bool</em> <dfn class="local col5 decl" id="515SawStore" title='SawStore' data-type='bool' data-ref="515SawStore" data-ref-filename="515SawStore">SawStore</dfn> = <b>false</b>;</td></tr>
<tr><th id="4425">4425</th><td>  <b>if</b> (!<a class="local col4 ref" href="#514DefMI" title='DefMI' data-ref="514DefMI" data-ref-filename="514DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" data-ref-filename="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<b>nullptr</b>, <span class='refarg'><a class="local col5 ref" href="#515SawStore" title='SawStore' data-ref="515SawStore" data-ref-filename="515SawStore">SawStore</a></span>))</td></tr>
<tr><th id="4426">4426</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4427">4427</th><td></td></tr>
<tr><th id="4428">4428</th><td>  <i>// Collect information about virtual register operands of MI.</i></td></tr>
<tr><th id="4429">4429</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>1</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="516SrcOperandIds" title='SrcOperandIds' data-type='SmallVector&lt;unsigned int, 1&gt;' data-ref="516SrcOperandIds" data-ref-filename="516SrcOperandIds">SrcOperandIds</dfn>;</td></tr>
<tr><th id="4430">4430</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="517i" title='i' data-type='unsigned int' data-ref="517i" data-ref-filename="517i">i</dfn> = <var>0</var>, <dfn class="local col8 decl" id="518e" title='e' data-type='unsigned int' data-ref="518e" data-ref-filename="518e">e</dfn> = <a class="local col1 ref" href="#511MI" title='MI' data-ref="511MI" data-ref-filename="511MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#517i" title='i' data-ref="517i" data-ref-filename="517i">i</a> != <a class="local col8 ref" href="#518e" title='e' data-ref="518e" data-ref-filename="518e">e</a>; ++<a class="local col7 ref" href="#517i" title='i' data-ref="517i" data-ref-filename="517i">i</a>) {</td></tr>
<tr><th id="4431">4431</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="519MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="519MO" data-ref-filename="519MO">MO</dfn> = <a class="local col1 ref" href="#511MI" title='MI' data-ref="511MI" data-ref-filename="511MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#517i" title='i' data-ref="517i" data-ref-filename="517i">i</a>);</td></tr>
<tr><th id="4432">4432</th><td>    <b>if</b> (!<a class="local col9 ref" href="#519MO" title='MO' data-ref="519MO" data-ref-filename="519MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="4433">4433</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4434">4434</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="520Reg" title='Reg' data-type='llvm::Register' data-ref="520Reg" data-ref-filename="520Reg">Reg</dfn> = <a class="local col9 ref" href="#519MO" title='MO' data-ref="519MO" data-ref-filename="519MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4435">4435</th><td>    <b>if</b> (<a class="local col0 ref" href="#520Reg" title='Reg' data-ref="520Reg" data-ref-filename="520Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col3 ref" href="#513FoldAsLoadDefReg" title='FoldAsLoadDefReg' data-ref="513FoldAsLoadDefReg" data-ref-filename="513FoldAsLoadDefReg">FoldAsLoadDefReg</a>)</td></tr>
<tr><th id="4436">4436</th><td>      <b>continue</b>;</td></tr>
<tr><th id="4437">4437</th><td>    <i>// Do not fold if we have a subreg use or a def.</i></td></tr>
<tr><th id="4438">4438</th><td>    <b>if</b> (<a class="local col9 ref" href="#519MO" title='MO' data-ref="519MO" data-ref-filename="519MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() || <a class="local col9 ref" href="#519MO" title='MO' data-ref="519MO" data-ref-filename="519MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="4439">4439</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4440">4440</th><td>    <a class="local col6 ref" href="#516SrcOperandIds" title='SrcOperandIds' data-ref="516SrcOperandIds" data-ref-filename="516SrcOperandIds">SrcOperandIds</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col7 ref" href="#517i" title='i' data-ref="517i" data-ref-filename="517i">i</a>);</td></tr>
<tr><th id="4441">4441</th><td>  }</td></tr>
<tr><th id="4442">4442</th><td>  <b>if</b> (<a class="local col6 ref" href="#516SrcOperandIds" title='SrcOperandIds' data-ref="516SrcOperandIds" data-ref-filename="516SrcOperandIds">SrcOperandIds</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>())</td></tr>
<tr><th id="4443">4443</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4444">4444</th><td></td></tr>
<tr><th id="4445">4445</th><td>  <i>// Check whether we can fold the def into SrcOperandId.</i></td></tr>
<tr><th id="4446">4446</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="521FoldMI" title='FoldMI' data-type='llvm::MachineInstr *' data-ref="521FoldMI" data-ref-filename="521FoldMI"><a class="local col1 ref" href="#521FoldMI" title='FoldMI' data-ref="521FoldMI" data-ref-filename="521FoldMI">FoldMI</a></dfn> = <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEES2_PNS_13LiveIntervalsE" title='llvm::TargetInstrInfo::foldMemoryOperand' data-ref="_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEES2_PNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm15TargetInstrInfo17foldMemoryOperandERNS_12MachineInstrENS_8ArrayRefIjEES2_PNS_13LiveIntervalsE">foldMemoryOperand</a>(<span class='refarg'><a class="local col1 ref" href="#511MI" title='MI' data-ref="511MI" data-ref-filename="511MI">MI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col6 ref" href="#516SrcOperandIds" title='SrcOperandIds' data-ref="516SrcOperandIds" data-ref-filename="516SrcOperandIds">SrcOperandIds</a>, <span class='refarg'>*<a class="local col4 ref" href="#514DefMI" title='DefMI' data-ref="514DefMI" data-ref-filename="514DefMI">DefMI</a></span>)) {</td></tr>
<tr><th id="4447">4447</th><td>    <a class="local col3 ref" href="#513FoldAsLoadDefReg" title='FoldAsLoadDefReg' data-ref="513FoldAsLoadDefReg" data-ref-filename="513FoldAsLoadDefReg">FoldAsLoadDefReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="4448">4448</th><td>    <b>return</b> <a class="local col1 ref" href="#521FoldMI" title='FoldMI' data-ref="521FoldMI" data-ref-filename="521FoldMI">FoldMI</a>;</td></tr>
<tr><th id="4449">4449</th><td>  }</td></tr>
<tr><th id="4450">4450</th><td></td></tr>
<tr><th id="4451">4451</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="4452">4452</th><td>}</td></tr>
<tr><th id="4453">4453</th><td></td></tr>
<tr><th id="4454">4454</th><td><i class="doc" data-doc="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">/// Expand a single-def pseudo instruction to a two-addr</i></td></tr>
<tr><th id="4455">4455</th><td><i class="doc" data-doc="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">/// instruction with two undef reads of the register being defined.</i></td></tr>
<tr><th id="4456">4456</th><td><i class="doc" data-doc="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">/// This is used for mapping:</i></td></tr>
<tr><th id="4457">4457</th><td><i class="doc" data-doc="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">///   %xmm4 = V_SET0</i></td></tr>
<tr><th id="4458">4458</th><td><i class="doc" data-doc="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">/// to:</i></td></tr>
<tr><th id="4459">4459</th><td><i class="doc" data-doc="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">///   %xmm4 = PXORrr undef %xmm4, undef %xmm4</i></td></tr>
<tr><th id="4460">4460</th><td><i class="doc" data-doc="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">///</i></td></tr>
<tr><th id="4461">4461</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-type='bool Expand2AddrUndef(llvm::MachineInstrBuilder &amp; MIB, const llvm::MCInstrDesc &amp; Desc)' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="522MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="522MIB" data-ref-filename="522MIB">MIB</dfn>,</td></tr>
<tr><th id="4462">4462</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="523Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="523Desc" data-ref-filename="523Desc">Desc</dfn>) {</td></tr>
<tr><th id="4463">4463</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Desc.getNumOperands() == <var>3</var> &amp;&amp; <q>"Expected two-addr instruction."</q>);</td></tr>
<tr><th id="4464">4464</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="524Reg" title='Reg' data-type='llvm::Register' data-ref="524Reg" data-ref-filename="524Reg">Reg</dfn> = <a class="local col2 ref" href="#522MIB" title='MIB' data-ref="522MIB" data-ref-filename="522MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4465">4465</th><td>  <a class="local col2 ref" href="#522MIB" title='MIB' data-ref="522MIB" data-ref-filename="522MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col3 ref" href="#523Desc" title='Desc' data-ref="523Desc" data-ref-filename="523Desc">Desc</a>);</td></tr>
<tr><th id="4466">4466</th><td></td></tr>
<tr><th id="4467">4467</th><td>  <i>// MachineInstr::addOperand() will insert explicit operands before any</i></td></tr>
<tr><th id="4468">4468</th><td><i>  // implicit operands.</i></td></tr>
<tr><th id="4469">4469</th><td>  <a class="local col2 ref" href="#522MIB" title='MIB' data-ref="522MIB" data-ref-filename="522MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#524Reg" title='Reg' data-ref="524Reg" data-ref-filename="524Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#524Reg" title='Reg' data-ref="524Reg" data-ref-filename="524Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="4470">4470</th><td>  <i>// But we don't trust that.</i></td></tr>
<tr><th id="4471">4471</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIB.getReg(<var>1</var>) == Reg &amp;&amp;</td></tr>
<tr><th id="4472">4472</th><td>         MIB.getReg(<var>2</var>) == Reg &amp;&amp; <q>"Misplaced operand"</q>);</td></tr>
<tr><th id="4473">4473</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4474">4474</th><td>}</td></tr>
<tr><th id="4475">4475</th><td></td></tr>
<tr><th id="4476">4476</th><td><i class="doc" data-doc="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">/// Expand a single-def pseudo instruction to a two-addr</i></td></tr>
<tr><th id="4477">4477</th><td><i class="doc" data-doc="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">/// instruction with two %k0 reads.</i></td></tr>
<tr><th id="4478">4478</th><td><i class="doc" data-doc="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">/// This is used for mapping:</i></td></tr>
<tr><th id="4479">4479</th><td><i class="doc" data-doc="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">///   %k4 = K_SET1</i></td></tr>
<tr><th id="4480">4480</th><td><i class="doc" data-doc="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">/// to:</i></td></tr>
<tr><th id="4481">4481</th><td><i class="doc" data-doc="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">///   %k4 = KXNORrr %k0, %k0</i></td></tr>
<tr><th id="4482">4482</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" title='Expand2AddrKreg' data-type='bool Expand2AddrKreg(llvm::MachineInstrBuilder &amp; MIB, const llvm::MCInstrDesc &amp; Desc, llvm::Register Reg)' data-ref="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">Expand2AddrKreg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col5 decl" id="525MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="525MIB" data-ref-filename="525MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="526Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="526Desc" data-ref-filename="526Desc">Desc</dfn>,</td></tr>
<tr><th id="4483">4483</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="527Reg" title='Reg' data-type='llvm::Register' data-ref="527Reg" data-ref-filename="527Reg">Reg</dfn>) {</td></tr>
<tr><th id="4484">4484</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Desc.getNumOperands() == <var>3</var> &amp;&amp; <q>"Expected two-addr instruction."</q>);</td></tr>
<tr><th id="4485">4485</th><td>  <a class="local col5 ref" href="#525MIB" title='MIB' data-ref="525MIB" data-ref-filename="525MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col6 ref" href="#526Desc" title='Desc' data-ref="526Desc" data-ref-filename="526Desc">Desc</a>);</td></tr>
<tr><th id="4486">4486</th><td>  <a class="local col5 ref" href="#525MIB" title='MIB' data-ref="525MIB" data-ref-filename="525MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#527Reg" title='Reg' data-ref="527Reg" data-ref-filename="527Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#527Reg" title='Reg' data-ref="527Reg" data-ref-filename="527Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="4487">4487</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4488">4488</th><td>}</td></tr>
<tr><th id="4489">4489</th><td></td></tr>
<tr><th id="4490">4490</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL13expandMOV32r1RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoEb" title='expandMOV32r1' data-type='bool expandMOV32r1(llvm::MachineInstrBuilder &amp; MIB, const llvm::TargetInstrInfo &amp; TII, bool MinusOne)' data-ref="_ZL13expandMOV32r1RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoEb" data-ref-filename="_ZL13expandMOV32r1RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoEb">expandMOV32r1</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="528MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="528MIB" data-ref-filename="528MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col9 decl" id="529TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="529TII" data-ref-filename="529TII">TII</dfn>,</td></tr>
<tr><th id="4491">4491</th><td>                          <em>bool</em> <dfn class="local col0 decl" id="530MinusOne" title='MinusOne' data-type='bool' data-ref="530MinusOne" data-ref-filename="530MinusOne">MinusOne</dfn>) {</td></tr>
<tr><th id="4492">4492</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="531MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="531MBB" data-ref-filename="531MBB">MBB</dfn> = *<a class="local col8 ref" href="#528MIB" title='MIB' data-ref="528MIB" data-ref-filename="528MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4493">4493</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="532DL" title='DL' data-type='llvm::DebugLoc' data-ref="532DL" data-ref-filename="532DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#528MIB" title='MIB' data-ref="528MIB" data-ref-filename="528MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4494">4494</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="533Reg" title='Reg' data-type='llvm::Register' data-ref="533Reg" data-ref-filename="533Reg">Reg</dfn> = <a class="local col8 ref" href="#528MIB" title='MIB' data-ref="528MIB" data-ref-filename="528MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4495">4495</th><td></td></tr>
<tr><th id="4496">4496</th><td>  <i>// Insert the XOR.</i></td></tr>
<tr><th id="4497">4497</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#531MBB" title='MBB' data-ref="531MBB" data-ref-filename="531MBB">MBB</a></span>, <a class="local col8 ref" href="#528MIB" title='MIB' data-ref="528MIB" data-ref-filename="528MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>(), <a class="local col2 ref" href="#532DL" title='DL' data-ref="532DL" data-ref-filename="532DL">DL</a>, <a class="local col9 ref" href="#529TII" title='TII' data-ref="529TII" data-ref-filename="529TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32rr" title='llvm::X86::XOR32rr' data-ref="llvm::X86::XOR32rr" data-ref-filename="llvm..X86..XOR32rr">XOR32rr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#533Reg" title='Reg' data-ref="533Reg" data-ref-filename="533Reg">Reg</a>)</td></tr>
<tr><th id="4498">4498</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#533Reg" title='Reg' data-ref="533Reg" data-ref-filename="533Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="4499">4499</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#533Reg" title='Reg' data-ref="533Reg" data-ref-filename="533Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="4500">4500</th><td></td></tr>
<tr><th id="4501">4501</th><td>  <i>// Turn the pseudo into an INC or DEC.</i></td></tr>
<tr><th id="4502">4502</th><td>  <a class="local col8 ref" href="#528MIB" title='MIB' data-ref="528MIB" data-ref-filename="528MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col9 ref" href="#529TII" title='TII' data-ref="529TII" data-ref-filename="529TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#530MinusOne" title='MinusOne' data-ref="530MinusOne" data-ref-filename="530MinusOne">MinusOne</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DEC32r" title='llvm::X86::DEC32r' data-ref="llvm::X86::DEC32r" data-ref-filename="llvm..X86..DEC32r">DEC32r</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INC32r" title='llvm::X86::INC32r' data-ref="llvm::X86::INC32r" data-ref-filename="llvm..X86..INC32r">INC32r</a>));</td></tr>
<tr><th id="4503">4503</th><td>  <a class="local col8 ref" href="#528MIB" title='MIB' data-ref="528MIB" data-ref-filename="528MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#533Reg" title='Reg' data-ref="533Reg" data-ref-filename="533Reg">Reg</a>);</td></tr>
<tr><th id="4504">4504</th><td></td></tr>
<tr><th id="4505">4505</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4506">4506</th><td>}</td></tr>
<tr><th id="4507">4507</th><td></td></tr>
<tr><th id="4508">4508</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL18ExpandMOVImmSExti8RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoERKNS_12X86SubtargetE" title='ExpandMOVImmSExti8' data-type='bool ExpandMOVImmSExti8(llvm::MachineInstrBuilder &amp; MIB, const llvm::TargetInstrInfo &amp; TII, const llvm::X86Subtarget &amp; Subtarget)' data-ref="_ZL18ExpandMOVImmSExti8RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoERKNS_12X86SubtargetE" data-ref-filename="_ZL18ExpandMOVImmSExti8RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoERKNS_12X86SubtargetE">ExpandMOVImmSExti8</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="534MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="534MIB" data-ref-filename="534MIB">MIB</dfn>,</td></tr>
<tr><th id="4509">4509</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col5 decl" id="535TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="535TII" data-ref-filename="535TII">TII</dfn>,</td></tr>
<tr><th id="4510">4510</th><td>                               <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col6 decl" id="536Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="536Subtarget" data-ref-filename="536Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="4511">4511</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="537MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="537MBB" data-ref-filename="537MBB">MBB</dfn> = *<a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4512">4512</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="538DL" title='DL' data-type='llvm::DebugLoc' data-ref="538DL" data-ref-filename="538DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4513">4513</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="539Imm" title='Imm' data-type='int64_t' data-ref="539Imm" data-ref-filename="539Imm">Imm</dfn> = <a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4514">4514</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Imm != <var>0</var> &amp;&amp; <q>"Using push/pop for 0 is not efficient."</q>);</td></tr>
<tr><th id="4515">4515</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="540I" title='I' data-type='MachineBasicBlock::iterator' data-ref="540I" data-ref-filename="540I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="4516">4516</th><td></td></tr>
<tr><th id="4517">4517</th><td>  <em>int</em> <dfn class="local col1 decl" id="541StackAdjustment" title='StackAdjustment' data-type='int' data-ref="541StackAdjustment" data-ref-filename="541StackAdjustment">StackAdjustment</dfn>;</td></tr>
<tr><th id="4518">4518</th><td></td></tr>
<tr><th id="4519">4519</th><td>  <b>if</b> (<a class="local col6 ref" href="#536Subtarget" title='Subtarget' data-ref="536Subtarget" data-ref-filename="536Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>()) {</td></tr>
<tr><th id="4520">4520</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIB-&gt;getOpcode() == X86::MOV64ImmSExti8 ||</td></tr>
<tr><th id="4521">4521</th><td>           MIB-&gt;getOpcode() == X86::MOV32ImmSExti8);</td></tr>
<tr><th id="4522">4522</th><td></td></tr>
<tr><th id="4523">4523</th><td>    <i>// Can't use push/pop lowering if the function might write to the red zone.</i></td></tr>
<tr><th id="4524">4524</th><td>    <a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a> *<dfn class="local col2 decl" id="542X86FI" title='X86FI' data-type='llvm::X86MachineFunctionInfo *' data-ref="542X86FI" data-ref-filename="542X86FI">X86FI</dfn> =</td></tr>
<tr><th id="4525">4525</th><td>        <a class="local col7 ref" href="#537MBB" title='MBB' data-ref="537MBB" data-ref-filename="537MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="4526">4526</th><td>    <b>if</b> (<a class="local col2 ref" href="#542X86FI" title='X86FI' data-ref="542X86FI" data-ref-filename="542X86FI">X86FI</a>-&gt;<a class="ref fn" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo14getUsesRedZoneEv" title='llvm::X86MachineFunctionInfo::getUsesRedZone' data-ref="_ZNK4llvm22X86MachineFunctionInfo14getUsesRedZoneEv" data-ref-filename="_ZNK4llvm22X86MachineFunctionInfo14getUsesRedZoneEv">getUsesRedZone</a>()) {</td></tr>
<tr><th id="4527">4527</th><td>      <a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#535TII" title='TII' data-ref="535TII" data-ref-filename="535TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() ==</td></tr>
<tr><th id="4528">4528</th><td>                           <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ImmSExti8" title='llvm::X86::MOV32ImmSExti8' data-ref="llvm::X86::MOV32ImmSExti8" data-ref-filename="llvm..X86..MOV32ImmSExti8">MOV32ImmSExti8</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ri" title='llvm::X86::MOV32ri' data-ref="llvm::X86::MOV32ri" data-ref-filename="llvm..X86..MOV32ri">MOV32ri</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ri" title='llvm::X86::MOV64ri' data-ref="llvm::X86::MOV64ri" data-ref-filename="llvm..X86..MOV64ri">MOV64ri</a>));</td></tr>
<tr><th id="4529">4529</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4530">4530</th><td>    }</td></tr>
<tr><th id="4531">4531</th><td></td></tr>
<tr><th id="4532">4532</th><td>    <i>// 64-bit mode doesn't have 32-bit push/pop, so use 64-bit operations and</i></td></tr>
<tr><th id="4533">4533</th><td><i>    // widen the register if necessary.</i></td></tr>
<tr><th id="4534">4534</th><td>    <a class="local col1 ref" href="#541StackAdjustment" title='StackAdjustment' data-ref="541StackAdjustment" data-ref-filename="541StackAdjustment">StackAdjustment</a> = <var>8</var>;</td></tr>
<tr><th id="4535">4535</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#537MBB" title='MBB' data-ref="537MBB" data-ref-filename="537MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#540I" title='I' data-ref="540I" data-ref-filename="540I">I</a>, <a class="local col8 ref" href="#538DL" title='DL' data-ref="538DL" data-ref-filename="538DL">DL</a>, <a class="local col5 ref" href="#535TII" title='TII' data-ref="535TII" data-ref-filename="535TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH64i8" title='llvm::X86::PUSH64i8' data-ref="llvm::X86::PUSH64i8" data-ref-filename="llvm..X86..PUSH64i8">PUSH64i8</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#539Imm" title='Imm' data-ref="539Imm" data-ref-filename="539Imm">Imm</a>);</td></tr>
<tr><th id="4536">4536</th><td>    <a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#535TII" title='TII' data-ref="535TII" data-ref-filename="535TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POP64r" title='llvm::X86::POP64r' data-ref="llvm::X86::POP64r" data-ref-filename="llvm..X86..POP64r">POP64r</a>));</td></tr>
<tr><th id="4537">4537</th><td>    <a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)</td></tr>
<tr><th id="4538">4538</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="ref fn" href="MCTargetDesc/X86MCTargetDesc.h.html#_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" title='llvm::getX86SubSuperRegister' data-ref="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb" data-ref-filename="_ZN4llvm22getX86SubSuperRegisterENS_10MCRegisterEjb">getX86SubSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>), <var>64</var>));</td></tr>
<tr><th id="4539">4539</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4540">4540</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIB-&gt;getOpcode() == X86::MOV32ImmSExti8);</td></tr>
<tr><th id="4541">4541</th><td>    <a class="local col1 ref" href="#541StackAdjustment" title='StackAdjustment' data-ref="541StackAdjustment" data-ref-filename="541StackAdjustment">StackAdjustment</a> = <var>4</var>;</td></tr>
<tr><th id="4542">4542</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#537MBB" title='MBB' data-ref="537MBB" data-ref-filename="537MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#540I" title='I' data-ref="540I" data-ref-filename="540I">I</a>, <a class="local col8 ref" href="#538DL" title='DL' data-ref="538DL" data-ref-filename="538DL">DL</a>, <a class="local col5 ref" href="#535TII" title='TII' data-ref="535TII" data-ref-filename="535TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH32i8" title='llvm::X86::PUSH32i8' data-ref="llvm::X86::PUSH32i8" data-ref-filename="llvm..X86..PUSH32i8">PUSH32i8</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#539Imm" title='Imm' data-ref="539Imm" data-ref-filename="539Imm">Imm</a>);</td></tr>
<tr><th id="4543">4543</th><td>    <a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col5 ref" href="#535TII" title='TII' data-ref="535TII" data-ref-filename="535TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POP32r" title='llvm::X86::POP32r' data-ref="llvm::X86::POP32r" data-ref-filename="llvm..X86..POP32r">POP32r</a>));</td></tr>
<tr><th id="4544">4544</th><td>  }</td></tr>
<tr><th id="4545">4545</th><td>  <a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4546">4546</th><td>  <a class="local col4 ref" href="#534MIB" title='MIB' data-ref="534MIB" data-ref-filename="534MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" title='llvm::MachineInstr::addImplicitDefUseOperands' data-ref="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12MachineInstr25addImplicitDefUseOperandsERNS_15MachineFunctionE">addImplicitDefUseOperands</a>(<span class='refarg'>*<a class="local col7 ref" href="#537MBB" title='MBB' data-ref="537MBB" data-ref-filename="537MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>);</td></tr>
<tr><th id="4547">4547</th><td></td></tr>
<tr><th id="4548">4548</th><td>  <i>// Build CFI if necessary.</i></td></tr>
<tr><th id="4549">4549</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="543MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="543MF" data-ref-filename="543MF">MF</dfn> = *<a class="local col7 ref" href="#537MBB" title='MBB' data-ref="537MBB" data-ref-filename="537MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4550">4550</th><td>  <em>const</em> <a class="type" href="X86FrameLowering.h.html#llvm::X86FrameLowering" title='llvm::X86FrameLowering' data-ref="llvm::X86FrameLowering" data-ref-filename="llvm..X86FrameLowering">X86FrameLowering</a> *<dfn class="local col4 decl" id="544TFL" title='TFL' data-type='const llvm::X86FrameLowering *' data-ref="544TFL" data-ref-filename="544TFL">TFL</dfn> = <a class="local col6 ref" href="#536Subtarget" title='Subtarget' data-ref="536Subtarget" data-ref-filename="536Subtarget">Subtarget</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16getFrameLoweringEv" title='llvm::X86Subtarget::getFrameLowering' data-ref="_ZNK4llvm12X86Subtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm12X86Subtarget16getFrameLoweringEv">getFrameLowering</a>();</td></tr>
<tr><th id="4551">4551</th><td>  <em>bool</em> <dfn class="local col5 decl" id="545IsWin64Prologue" title='IsWin64Prologue' data-type='bool' data-ref="545IsWin64Prologue" data-ref-filename="545IsWin64Prologue">IsWin64Prologue</dfn> = <a class="local col3 ref" href="#543MF" title='MF' data-ref="543MF" data-ref-filename="543MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>()-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCAsmInfo.h.html#_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv" title='llvm::MCAsmInfo::usesWindowsCFI' data-ref="_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv" data-ref-filename="_ZNK4llvm9MCAsmInfo14usesWindowsCFIEv">usesWindowsCFI</a>();</td></tr>
<tr><th id="4552">4552</th><td>  <em>bool</em> <dfn class="local col6 decl" id="546NeedsDwarfCFI" title='NeedsDwarfCFI' data-type='bool' data-ref="546NeedsDwarfCFI" data-ref-filename="546NeedsDwarfCFI">NeedsDwarfCFI</dfn> = !<a class="local col5 ref" href="#545IsWin64Prologue" title='IsWin64Prologue' data-ref="545IsWin64Prologue" data-ref-filename="545IsWin64Prologue">IsWin64Prologue</a> &amp;&amp; <a class="local col3 ref" href="#543MF" title='MF' data-ref="543MF" data-ref-filename="543MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction15needsFrameMovesEv" title='llvm::MachineFunction::needsFrameMoves' data-ref="_ZNK4llvm15MachineFunction15needsFrameMovesEv" data-ref-filename="_ZNK4llvm15MachineFunction15needsFrameMovesEv">needsFrameMoves</a>();</td></tr>
<tr><th id="4553">4553</th><td>  <em>bool</em> <dfn class="local col7 decl" id="547EmitCFI" title='EmitCFI' data-type='bool' data-ref="547EmitCFI" data-ref-filename="547EmitCFI">EmitCFI</dfn> = !<a class="local col4 ref" href="#544TFL" title='TFL' data-ref="544TFL" data-ref-filename="544TFL">TFL</a>-&gt;<a class="virtual ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" title='llvm::X86FrameLowering::hasFP' data-ref="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16X86FrameLowering5hasFPERKNS_15MachineFunctionE">hasFP</a>(<a class="local col3 ref" href="#543MF" title='MF' data-ref="543MF" data-ref-filename="543MF">MF</a>) &amp;&amp; <a class="local col6 ref" href="#546NeedsDwarfCFI" title='NeedsDwarfCFI' data-ref="546NeedsDwarfCFI" data-ref-filename="546NeedsDwarfCFI">NeedsDwarfCFI</a>;</td></tr>
<tr><th id="4554">4554</th><td>  <b>if</b> (<a class="local col7 ref" href="#547EmitCFI" title='EmitCFI' data-ref="547EmitCFI" data-ref-filename="547EmitCFI">EmitCFI</a>) {</td></tr>
<tr><th id="4555">4555</th><td>    <a class="local col4 ref" href="#544TFL" title='TFL' data-ref="544TFL" data-ref-filename="544TFL">TFL</a>-&gt;<a class="ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering8BuildCFIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16MCCFIInstructionE" title='llvm::X86FrameLowering::BuildCFI' data-ref="_ZNK4llvm16X86FrameLowering8BuildCFIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16MCCFIInstructionE" data-ref-filename="_ZNK4llvm16X86FrameLowering8BuildCFIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16MCCFIInstructionE">BuildCFI</a>(<span class='refarg'><a class="local col7 ref" href="#537MBB" title='MBB' data-ref="537MBB" data-ref-filename="537MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#540I" title='I' data-ref="540I" data-ref-filename="540I">I</a>, <a class="local col8 ref" href="#538DL" title='DL' data-ref="538DL" data-ref-filename="538DL">DL</a>,</td></tr>
<tr><th id="4556">4556</th><td>        <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>::<a class="ref fn" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction21createAdjustCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createAdjustCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction21createAdjustCfaOffsetEPNS_8MCSymbolEi" data-ref-filename="_ZN4llvm16MCCFIInstruction21createAdjustCfaOffsetEPNS_8MCSymbolEi">createAdjustCfaOffset</a>(<b>nullptr</b>, <a class="local col1 ref" href="#541StackAdjustment" title='StackAdjustment' data-ref="541StackAdjustment" data-ref-filename="541StackAdjustment">StackAdjustment</a>));</td></tr>
<tr><th id="4557">4557</th><td>    <a class="local col4 ref" href="#544TFL" title='TFL' data-ref="544TFL" data-ref-filename="544TFL">TFL</a>-&gt;<a class="ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering8BuildCFIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16MCCFIInstructionE" title='llvm::X86FrameLowering::BuildCFI' data-ref="_ZNK4llvm16X86FrameLowering8BuildCFIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16MCCFIInstructionE" data-ref-filename="_ZNK4llvm16X86FrameLowering8BuildCFIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_16MCCFIInstructionE">BuildCFI</a>(<span class='refarg'><a class="local col7 ref" href="#537MBB" title='MBB' data-ref="537MBB" data-ref-filename="537MBB">MBB</a></span>, <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#540I" title='I' data-ref="540I" data-ref-filename="540I">I</a>), <a class="local col8 ref" href="#538DL" title='DL' data-ref="538DL" data-ref-filename="538DL">DL</a>,</td></tr>
<tr><th id="4558">4558</th><td>        <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>::<a class="ref fn" href="../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction21createAdjustCfaOffsetEPNS_8MCSymbolEi" title='llvm::MCCFIInstruction::createAdjustCfaOffset' data-ref="_ZN4llvm16MCCFIInstruction21createAdjustCfaOffsetEPNS_8MCSymbolEi" data-ref-filename="_ZN4llvm16MCCFIInstruction21createAdjustCfaOffsetEPNS_8MCSymbolEi">createAdjustCfaOffset</a>(<b>nullptr</b>, -<a class="local col1 ref" href="#541StackAdjustment" title='StackAdjustment' data-ref="541StackAdjustment" data-ref-filename="541StackAdjustment">StackAdjustment</a>));</td></tr>
<tr><th id="4559">4559</th><td>  }</td></tr>
<tr><th id="4560">4560</th><td></td></tr>
<tr><th id="4561">4561</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4562">4562</th><td>}</td></tr>
<tr><th id="4563">4563</th><td></td></tr>
<tr><th id="4564">4564</th><td><i  data-doc="_ZL20expandLoadStackGuardRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE">// LoadStackGuard has so far only been implemented for 64-bit MachO. Different</i></td></tr>
<tr><th id="4565">4565</th><td><i  data-doc="_ZL20expandLoadStackGuardRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE">// code sequence is needed for other targets.</i></td></tr>
<tr><th id="4566">4566</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL20expandLoadStackGuardRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE" title='expandLoadStackGuard' data-type='void expandLoadStackGuard(llvm::MachineInstrBuilder &amp; MIB, const llvm::TargetInstrInfo &amp; TII)' data-ref="_ZL20expandLoadStackGuardRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE" data-ref-filename="_ZL20expandLoadStackGuardRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE">expandLoadStackGuard</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col8 decl" id="548MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="548MIB" data-ref-filename="548MIB">MIB</dfn>,</td></tr>
<tr><th id="4567">4567</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col9 decl" id="549TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="549TII" data-ref-filename="549TII">TII</dfn>) {</td></tr>
<tr><th id="4568">4568</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="550MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="550MBB" data-ref-filename="550MBB">MBB</dfn> = *<a class="local col8 ref" href="#548MIB" title='MIB' data-ref="548MIB" data-ref-filename="548MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4569">4569</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="551DL" title='DL' data-type='llvm::DebugLoc' data-ref="551DL" data-ref-filename="551DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col8 ref" href="#548MIB" title='MIB' data-ref="548MIB" data-ref-filename="548MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="4570">4570</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="552Reg" title='Reg' data-type='llvm::Register' data-ref="552Reg" data-ref-filename="552Reg">Reg</dfn> = <a class="local col8 ref" href="#548MIB" title='MIB' data-ref="548MIB" data-ref-filename="548MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4571">4571</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col3 decl" id="553GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="553GV" data-ref-filename="553GV">GV</dfn> =</td></tr>
<tr><th id="4572">4572</th><td>      <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a>&gt;((*<a class="local col8 ref" href="#548MIB" title='MIB' data-ref="548MIB" data-ref-filename="548MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getValueEv" title='llvm::MachineMemOperand::getValue' data-ref="_ZNK4llvm17MachineMemOperand8getValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getValueEv">getValue</a>());</td></tr>
<tr><th id="4573">4573</th><td>  <em>auto</em> <dfn class="local col4 decl" id="554Flags" title='Flags' data-type='llvm::MachineMemOperand::Flags' data-ref="554Flags" data-ref-filename="554Flags">Flags</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="4574">4574</th><td>               <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MODereferenceable" title='llvm::MachineMemOperand::MODereferenceable' data-ref="llvm::MachineMemOperand::MODereferenceable" data-ref-filename="llvm..MachineMemOperand..MODereferenceable">MODereferenceable</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailorET_S1_" title='llvm::BitmaskEnumDetail::operator|' data-ref="_ZN4llvm17BitmaskEnumDetailorET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailorET_S1_">|</a></td></tr>
<tr><th id="4575">4575</th><td>               <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOInvariant" title='llvm::MachineMemOperand::MOInvariant' data-ref="llvm::MachineMemOperand::MOInvariant" data-ref-filename="llvm..MachineMemOperand..MOInvariant">MOInvariant</a>;</td></tr>
<tr><th id="4576">4576</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="555MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="555MMO" data-ref-filename="555MMO">MMO</dfn> = <a class="local col0 ref" href="#550MBB" title='MBB' data-ref="550MBB" data-ref-filename="550MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="4577">4577</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getGOT' data-ref="_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18MachinePointerInfo6getGOTERNS_15MachineFunctionE">getGOT</a>(<span class='refarg'>*<a class="local col0 ref" href="#550MBB" title='MBB' data-ref="550MBB" data-ref-filename="550MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>), <a class="local col4 ref" href="#554Flags" title='Flags' data-ref="554Flags" data-ref-filename="554Flags">Flags</a>, <var>8</var>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>8</var>));</td></tr>
<tr><th id="4578">4578</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="556I" title='I' data-type='MachineBasicBlock::iterator' data-ref="556I" data-ref-filename="556I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col8 ref" href="#548MIB" title='MIB' data-ref="548MIB" data-ref-filename="548MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>();</td></tr>
<tr><th id="4579">4579</th><td></td></tr>
<tr><th id="4580">4580</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#550MBB" title='MBB' data-ref="550MBB" data-ref-filename="550MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#556I" title='I' data-ref="556I" data-ref-filename="556I">I</a>, <a class="local col1 ref" href="#551DL" title='DL' data-ref="551DL" data-ref-filename="551DL">DL</a>, <a class="local col9 ref" href="#549TII" title='TII' data-ref="549TII" data-ref-filename="549TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rm" title='llvm::X86::MOV64rm' data-ref="llvm::X86::MOV64rm" data-ref-filename="llvm..X86..MOV64rm">MOV64rm</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#552Reg" title='Reg' data-ref="552Reg" data-ref-filename="552Reg">Reg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="4581">4581</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col3 ref" href="#553GV" title='GV' data-ref="553GV" data-ref-filename="553GV">GV</a>, <var>0</var>, <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTPCREL" title='llvm::X86II::MO_GOTPCREL' data-ref="llvm::X86II::MO_GOTPCREL" data-ref-filename="llvm..X86II..MO_GOTPCREL">MO_GOTPCREL</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>)</td></tr>
<tr><th id="4582">4582</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col5 ref" href="#555MMO" title='MMO' data-ref="555MMO" data-ref-filename="555MMO">MMO</a>);</td></tr>
<tr><th id="4583">4583</th><td>  <a class="local col8 ref" href="#548MIB" title='MIB' data-ref="548MIB" data-ref-filename="548MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE" title='llvm::MachineInstr::setDebugLoc' data-ref="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE" data-ref-filename="_ZN4llvm12MachineInstr11setDebugLocENS_8DebugLocE">setDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col1 ref" href="#551DL" title='DL' data-ref="551DL" data-ref-filename="551DL">DL</a>);</td></tr>
<tr><th id="4584">4584</th><td>  <a class="local col8 ref" href="#548MIB" title='MIB' data-ref="548MIB" data-ref-filename="548MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col9 ref" href="#549TII" title='TII' data-ref="549TII" data-ref-filename="549TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rm" title='llvm::X86::MOV64rm' data-ref="llvm::X86::MOV64rm" data-ref-filename="llvm..X86..MOV64rm">MOV64rm</a>));</td></tr>
<tr><th id="4585">4585</th><td>  <a class="local col8 ref" href="#548MIB" title='MIB' data-ref="548MIB" data-ref-filename="548MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#552Reg" title='Reg' data-ref="552Reg" data-ref-filename="552Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>);</td></tr>
<tr><th id="4586">4586</th><td>}</td></tr>
<tr><th id="4587">4587</th><td></td></tr>
<tr><th id="4588">4588</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL11expandXorFPRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE" title='expandXorFP' data-type='bool expandXorFP(llvm::MachineInstrBuilder &amp; MIB, const llvm::TargetInstrInfo &amp; TII)' data-ref="_ZL11expandXorFPRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE" data-ref-filename="_ZL11expandXorFPRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE">expandXorFP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="557MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="557MIB" data-ref-filename="557MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col8 decl" id="558TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="558TII" data-ref-filename="558TII">TII</dfn>) {</td></tr>
<tr><th id="4589">4589</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="559MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="559MBB" data-ref-filename="559MBB">MBB</dfn> = *<a class="local col7 ref" href="#557MIB" title='MIB' data-ref="557MIB" data-ref-filename="557MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="4590">4590</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="560MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="560MF" data-ref-filename="560MF">MF</dfn> = *<a class="local col9 ref" href="#559MBB" title='MBB' data-ref="559MBB" data-ref-filename="559MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4591">4591</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col1 decl" id="561Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="561Subtarget" data-ref-filename="561Subtarget">Subtarget</dfn> = <a class="local col0 ref" href="#560MF" title='MF' data-ref="560MF" data-ref-filename="560MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="4592">4592</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" data-ref-filename="llvm..X86RegisterInfo">X86RegisterInfo</a> *<dfn class="local col2 decl" id="562TRI" title='TRI' data-type='const llvm::X86RegisterInfo *' data-ref="562TRI" data-ref-filename="562TRI">TRI</dfn> = <a class="local col1 ref" href="#561Subtarget" title='Subtarget' data-ref="561Subtarget" data-ref-filename="561Subtarget">Subtarget</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="4593">4593</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="563XorOp" title='XorOp' data-type='unsigned int' data-ref="563XorOp" data-ref-filename="563XorOp">XorOp</dfn> =</td></tr>
<tr><th id="4594">4594</th><td>      <a class="local col7 ref" href="#557MIB" title='MIB' data-ref="557MIB" data-ref-filename="557MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64_FP" title='llvm::X86::XOR64_FP' data-ref="llvm::X86::XOR64_FP" data-ref-filename="llvm..X86..XOR64_FP">XOR64_FP</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64rr" title='llvm::X86::XOR64rr' data-ref="llvm::X86::XOR64rr" data-ref-filename="llvm..X86..XOR64rr">XOR64rr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32rr" title='llvm::X86::XOR32rr' data-ref="llvm::X86::XOR32rr" data-ref-filename="llvm..X86..XOR32rr">XOR32rr</a>;</td></tr>
<tr><th id="4595">4595</th><td>  <a class="local col7 ref" href="#557MIB" title='MIB' data-ref="557MIB" data-ref-filename="557MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col8 ref" href="#558TII" title='TII' data-ref="558TII" data-ref-filename="558TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#563XorOp" title='XorOp' data-ref="563XorOp" data-ref-filename="563XorOp">XorOp</a>));</td></tr>
<tr><th id="4596">4596</th><td>  <a class="local col7 ref" href="#557MIB" title='MIB' data-ref="557MIB" data-ref-filename="557MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col2 ref" href="#562TRI" title='TRI' data-ref="562TRI" data-ref-filename="562TRI">TRI</a>-&gt;<a class="virtual ref fn" href="X86RegisterInfo.h.html#_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::X86RegisterInfo::getFrameRegister' data-ref="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15X86RegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col0 ref" href="#560MF" title='MF' data-ref="560MF" data-ref-filename="560MF">MF</a>), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="4597">4597</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4598">4598</th><td>}</td></tr>
<tr><th id="4599">4599</th><td></td></tr>
<tr><th id="4600">4600</th><td><i  data-doc="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">// This is used to handle spills for 128/256-bit registers when we have AVX512,</i></td></tr>
<tr><th id="4601">4601</th><td><i  data-doc="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">// but not VLX. If it uses an extended register we need to use an instruction</i></td></tr>
<tr><th id="4602">4602</th><td><i  data-doc="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">// that loads the lower 128/256-bit, but is available with only AVX512F.</i></td></tr>
<tr><th id="4603">4603</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" title='expandNOVLXLoad' data-type='bool expandNOVLXLoad(llvm::MachineInstrBuilder &amp; MIB, const llvm::TargetRegisterInfo * TRI, const llvm::MCInstrDesc &amp; LoadDesc, const llvm::MCInstrDesc &amp; BroadcastDesc, unsigned int SubIdx)' data-ref="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" data-ref-filename="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">expandNOVLXLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="564MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="564MIB" data-ref-filename="564MIB">MIB</dfn>,</td></tr>
<tr><th id="4604">4604</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="565TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="565TRI" data-ref-filename="565TRI">TRI</dfn>,</td></tr>
<tr><th id="4605">4605</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="566LoadDesc" title='LoadDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="566LoadDesc" data-ref-filename="566LoadDesc">LoadDesc</dfn>,</td></tr>
<tr><th id="4606">4606</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="567BroadcastDesc" title='BroadcastDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="567BroadcastDesc" data-ref-filename="567BroadcastDesc">BroadcastDesc</dfn>,</td></tr>
<tr><th id="4607">4607</th><td>                            <em>unsigned</em> <dfn class="local col8 decl" id="568SubIdx" title='SubIdx' data-type='unsigned int' data-ref="568SubIdx" data-ref-filename="568SubIdx">SubIdx</dfn>) {</td></tr>
<tr><th id="4608">4608</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="569DestReg" title='DestReg' data-type='llvm::Register' data-ref="569DestReg" data-ref-filename="569DestReg">DestReg</dfn> = <a class="local col4 ref" href="#564MIB" title='MIB' data-ref="564MIB" data-ref-filename="564MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4609">4609</th><td>  <i>// Check if DestReg is XMM16-31 or YMM16-31.</i></td></tr>
<tr><th id="4610">4610</th><td>  <b>if</b> (<a class="local col5 ref" href="#565TRI" title='TRI' data-ref="565TRI" data-ref-filename="565TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#569DestReg" title='DestReg' data-ref="569DestReg" data-ref-filename="569DestReg">DestReg</a>) &lt; <var>16</var>) {</td></tr>
<tr><th id="4611">4611</th><td>    <i>// We can use a normal VEX encoded load.</i></td></tr>
<tr><th id="4612">4612</th><td>    <a class="local col4 ref" href="#564MIB" title='MIB' data-ref="564MIB" data-ref-filename="564MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col6 ref" href="#566LoadDesc" title='LoadDesc' data-ref="566LoadDesc" data-ref-filename="566LoadDesc">LoadDesc</a>);</td></tr>
<tr><th id="4613">4613</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4614">4614</th><td>    <i>// Use a 128/256-bit VBROADCAST instruction.</i></td></tr>
<tr><th id="4615">4615</th><td>    <a class="local col4 ref" href="#564MIB" title='MIB' data-ref="564MIB" data-ref-filename="564MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col7 ref" href="#567BroadcastDesc" title='BroadcastDesc' data-ref="567BroadcastDesc" data-ref-filename="567BroadcastDesc">BroadcastDesc</a>);</td></tr>
<tr><th id="4616">4616</th><td>    <i>// Change the destination to a 512-bit register.</i></td></tr>
<tr><th id="4617">4617</th><td>    <a class="local col9 ref" href="#569DestReg" title='DestReg' data-ref="569DestReg" data-ref-filename="569DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col5 ref" href="#565TRI" title='TRI' data-ref="565TRI" data-ref-filename="565TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#569DestReg" title='DestReg' data-ref="569DestReg" data-ref-filename="569DestReg">DestReg</a>, <a class="local col8 ref" href="#568SubIdx" title='SubIdx' data-ref="568SubIdx" data-ref-filename="568SubIdx">SubIdx</a>, &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClass" title='llvm::X86::VR512RegClass' data-ref="llvm::X86::VR512RegClass" data-ref-filename="llvm..X86..VR512RegClass">VR512RegClass</a>);</td></tr>
<tr><th id="4618">4618</th><td>    <a class="local col4 ref" href="#564MIB" title='MIB' data-ref="564MIB" data-ref-filename="564MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#569DestReg" title='DestReg' data-ref="569DestReg" data-ref-filename="569DestReg">DestReg</a>);</td></tr>
<tr><th id="4619">4619</th><td>  }</td></tr>
<tr><th id="4620">4620</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4621">4621</th><td>}</td></tr>
<tr><th id="4622">4622</th><td></td></tr>
<tr><th id="4623">4623</th><td><i  data-doc="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">// This is used to handle spills for 128/256-bit registers when we have AVX512,</i></td></tr>
<tr><th id="4624">4624</th><td><i  data-doc="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">// but not VLX. If it uses an extended register we need to use an instruction</i></td></tr>
<tr><th id="4625">4625</th><td><i  data-doc="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">// that stores the lower 128/256-bit, but is available with only AVX512F.</i></td></tr>
<tr><th id="4626">4626</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" title='expandNOVLXStore' data-type='bool expandNOVLXStore(llvm::MachineInstrBuilder &amp; MIB, const llvm::TargetRegisterInfo * TRI, const llvm::MCInstrDesc &amp; StoreDesc, const llvm::MCInstrDesc &amp; ExtractDesc, unsigned int SubIdx)' data-ref="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" data-ref-filename="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">expandNOVLXStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col0 decl" id="570MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="570MIB" data-ref-filename="570MIB">MIB</dfn>,</td></tr>
<tr><th id="4627">4627</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="571TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="571TRI" data-ref-filename="571TRI">TRI</dfn>,</td></tr>
<tr><th id="4628">4628</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="572StoreDesc" title='StoreDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="572StoreDesc" data-ref-filename="572StoreDesc">StoreDesc</dfn>,</td></tr>
<tr><th id="4629">4629</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="573ExtractDesc" title='ExtractDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="573ExtractDesc" data-ref-filename="573ExtractDesc">ExtractDesc</dfn>,</td></tr>
<tr><th id="4630">4630</th><td>                             <em>unsigned</em> <dfn class="local col4 decl" id="574SubIdx" title='SubIdx' data-type='unsigned int' data-ref="574SubIdx" data-ref-filename="574SubIdx">SubIdx</dfn>) {</td></tr>
<tr><th id="4631">4631</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="575SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="575SrcReg" data-ref-filename="575SrcReg">SrcReg</dfn> = <a class="local col0 ref" href="#570MIB" title='MIB' data-ref="570MIB" data-ref-filename="570MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a>);</td></tr>
<tr><th id="4632">4632</th><td>  <i>// Check if DestReg is XMM16-31 or YMM16-31.</i></td></tr>
<tr><th id="4633">4633</th><td>  <b>if</b> (<a class="local col1 ref" href="#571TRI" title='TRI' data-ref="571TRI" data-ref-filename="571TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#575SrcReg" title='SrcReg' data-ref="575SrcReg" data-ref-filename="575SrcReg">SrcReg</a>) &lt; <var>16</var>) {</td></tr>
<tr><th id="4634">4634</th><td>    <i>// We can use a normal VEX encoded store.</i></td></tr>
<tr><th id="4635">4635</th><td>    <a class="local col0 ref" href="#570MIB" title='MIB' data-ref="570MIB" data-ref-filename="570MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col2 ref" href="#572StoreDesc" title='StoreDesc' data-ref="572StoreDesc" data-ref-filename="572StoreDesc">StoreDesc</a>);</td></tr>
<tr><th id="4636">4636</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4637">4637</th><td>    <i>// Use a VEXTRACTF instruction.</i></td></tr>
<tr><th id="4638">4638</th><td>    <a class="local col0 ref" href="#570MIB" title='MIB' data-ref="570MIB" data-ref-filename="570MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col3 ref" href="#573ExtractDesc" title='ExtractDesc' data-ref="573ExtractDesc" data-ref-filename="573ExtractDesc">ExtractDesc</a>);</td></tr>
<tr><th id="4639">4639</th><td>    <i>// Change the destination to a 512-bit register.</i></td></tr>
<tr><th id="4640">4640</th><td>    <a class="local col5 ref" href="#575SrcReg" title='SrcReg' data-ref="575SrcReg" data-ref-filename="575SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#571TRI" title='TRI' data-ref="571TRI" data-ref-filename="571TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#575SrcReg" title='SrcReg' data-ref="575SrcReg" data-ref-filename="575SrcReg">SrcReg</a>, <a class="local col4 ref" href="#574SubIdx" title='SubIdx' data-ref="574SubIdx" data-ref-filename="574SubIdx">SubIdx</a>, &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClass" title='llvm::X86::VR512RegClass' data-ref="llvm::X86::VR512RegClass" data-ref-filename="llvm..X86..VR512RegClass">VR512RegClass</a>);</td></tr>
<tr><th id="4641">4641</th><td>    <a class="local col0 ref" href="#570MIB" title='MIB' data-ref="570MIB" data-ref-filename="570MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#575SrcReg" title='SrcReg' data-ref="575SrcReg" data-ref-filename="575SrcReg">SrcReg</a>);</td></tr>
<tr><th id="4642">4642</th><td>    <a class="local col0 ref" href="#570MIB" title='MIB' data-ref="570MIB" data-ref-filename="570MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x0</var>); <i>// Append immediate to extract from the lower bits.</i></td></tr>
<tr><th id="4643">4643</th><td>  }</td></tr>
<tr><th id="4644">4644</th><td></td></tr>
<tr><th id="4645">4645</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4646">4646</th><td>}</td></tr>
<tr><th id="4647">4647</th><td></td></tr>
<tr><th id="4648">4648</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='expandSHXDROT' data-type='bool expandSHXDROT(llvm::MachineInstrBuilder &amp; MIB, const llvm::MCInstrDesc &amp; Desc)' data-ref="_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">expandSHXDROT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="576MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="576MIB" data-ref-filename="576MIB">MIB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="577Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="577Desc" data-ref-filename="577Desc">Desc</dfn>) {</td></tr>
<tr><th id="4649">4649</th><td>  <a class="local col6 ref" href="#576MIB" title='MIB' data-ref="576MIB" data-ref-filename="576MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col7 ref" href="#577Desc" title='Desc' data-ref="577Desc" data-ref-filename="577Desc">Desc</a>);</td></tr>
<tr><th id="4650">4650</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="578ShiftAmt" title='ShiftAmt' data-type='int64_t' data-ref="578ShiftAmt" data-ref-filename="578ShiftAmt">ShiftAmt</dfn> = <a class="local col6 ref" href="#576MIB" title='MIB' data-ref="576MIB" data-ref-filename="576MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4651">4651</th><td>  <i>// Temporarily remove the immediate so we can add another source register.</i></td></tr>
<tr><th id="4652">4652</th><td>  <a class="local col6 ref" href="#576MIB" title='MIB' data-ref="576MIB" data-ref-filename="576MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4653">4653</th><td>  <i>// Add the register. Don't copy the kill flag if there is one.</i></td></tr>
<tr><th id="4654">4654</th><td>  <a class="local col6 ref" href="#576MIB" title='MIB' data-ref="576MIB" data-ref-filename="576MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col6 ref" href="#576MIB" title='MIB' data-ref="576MIB" data-ref-filename="576MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>),</td></tr>
<tr><th id="4655">4655</th><td>             <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col6 ref" href="#576MIB" title='MIB' data-ref="576MIB" data-ref-filename="576MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()));</td></tr>
<tr><th id="4656">4656</th><td>  <i>// Add back the immediate.</i></td></tr>
<tr><th id="4657">4657</th><td>  <a class="local col6 ref" href="#576MIB" title='MIB' data-ref="576MIB" data-ref-filename="576MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col8 ref" href="#578ShiftAmt" title='ShiftAmt' data-ref="578ShiftAmt" data-ref-filename="578ShiftAmt">ShiftAmt</a>);</td></tr>
<tr><th id="4658">4658</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4659">4659</th><td>}</td></tr>
<tr><th id="4660">4660</th><td></td></tr>
<tr><th id="4661">4661</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::X86InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="579MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="579MI" data-ref-filename="579MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4662">4662</th><td>  <em>bool</em> <dfn class="local col0 decl" id="580HasAVX" title='HasAVX' data-type='bool' data-ref="580HasAVX" data-ref-filename="580HasAVX">HasAVX</dfn> = <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>();</td></tr>
<tr><th id="4663">4663</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="581MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="581MIB" data-ref-filename="581MIB">MIB</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI" data-ref-filename="579MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI" data-ref-filename="579MI">MI</a>);</td></tr>
<tr><th id="4664">4664</th><td>  <b>switch</b> (<a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI" data-ref-filename="579MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="4665">4665</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r0" title='llvm::X86::MOV32r0' data-ref="llvm::X86::MOV32r0" data-ref-filename="llvm..X86..MOV32r0">MOV32r0</a>:</td></tr>
<tr><th id="4666">4666</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32rr" title='llvm::X86::XOR32rr' data-ref="llvm::X86::XOR32rr" data-ref-filename="llvm..X86..XOR32rr">XOR32rr</a>));</td></tr>
<tr><th id="4667">4667</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r1" title='llvm::X86::MOV32r1' data-ref="llvm::X86::MOV32r1" data-ref-filename="llvm..X86..MOV32r1">MOV32r1</a>:</td></tr>
<tr><th id="4668">4668</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL13expandMOV32r1RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoEb" title='expandMOV32r1' data-use='c' data-ref="_ZL13expandMOV32r1RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoEb" data-ref-filename="_ZL13expandMOV32r1RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoEb">expandMOV32r1</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, *<b>this</b>, <i>/*MinusOne=*/</i> <b>false</b>);</td></tr>
<tr><th id="4669">4669</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r_1" title='llvm::X86::MOV32r_1' data-ref="llvm::X86::MOV32r_1" data-ref-filename="llvm..X86..MOV32r_1">MOV32r_1</a>:</td></tr>
<tr><th id="4670">4670</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL13expandMOV32r1RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoEb" title='expandMOV32r1' data-use='c' data-ref="_ZL13expandMOV32r1RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoEb" data-ref-filename="_ZL13expandMOV32r1RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoEb">expandMOV32r1</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, *<b>this</b>, <i>/*MinusOne=*/</i> <b>true</b>);</td></tr>
<tr><th id="4671">4671</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ImmSExti8" title='llvm::X86::MOV32ImmSExti8' data-ref="llvm::X86::MOV32ImmSExti8" data-ref-filename="llvm..X86..MOV32ImmSExti8">MOV32ImmSExti8</a>:</td></tr>
<tr><th id="4672">4672</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ImmSExti8" title='llvm::X86::MOV64ImmSExti8' data-ref="llvm::X86::MOV64ImmSExti8" data-ref-filename="llvm..X86..MOV64ImmSExti8">MOV64ImmSExti8</a>:</td></tr>
<tr><th id="4673">4673</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL18ExpandMOVImmSExti8RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoERKNS_12X86SubtargetE" title='ExpandMOVImmSExti8' data-use='c' data-ref="_ZL18ExpandMOVImmSExti8RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoERKNS_12X86SubtargetE" data-ref-filename="_ZL18ExpandMOVImmSExti8RN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoERKNS_12X86SubtargetE">ExpandMOVImmSExti8</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, *<b>this</b>, <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="4674">4674</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SETB_C32r" title='llvm::X86::SETB_C32r' data-ref="llvm::X86::SETB_C32r" data-ref-filename="llvm..X86..SETB_C32r">SETB_C32r</a>:</td></tr>
<tr><th id="4675">4675</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB32rr" title='llvm::X86::SBB32rr' data-ref="llvm::X86::SBB32rr" data-ref-filename="llvm..X86..SBB32rr">SBB32rr</a>));</td></tr>
<tr><th id="4676">4676</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SETB_C64r" title='llvm::X86::SETB_C64r' data-ref="llvm::X86::SETB_C64r" data-ref-filename="llvm..X86..SETB_C64r">SETB_C64r</a>:</td></tr>
<tr><th id="4677">4677</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SBB64rr" title='llvm::X86::SBB64rr' data-ref="llvm::X86::SBB64rr" data-ref-filename="llvm..X86..SBB64rr">SBB64rr</a>));</td></tr>
<tr><th id="4678">4678</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_SET0" title='llvm::X86::MMX_SET0' data-ref="llvm::X86::MMX_SET0" data-ref-filename="llvm..X86..MMX_SET0">MMX_SET0</a>:</td></tr>
<tr><th id="4679">4679</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_PXORirr" title='llvm::X86::MMX_PXORirr' data-ref="llvm::X86::MMX_PXORirr" data-ref-filename="llvm..X86..MMX_PXORirr">MMX_PXORirr</a>));</td></tr>
<tr><th id="4680">4680</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::V_SET0" title='llvm::X86::V_SET0' data-ref="llvm::X86::V_SET0" data-ref-filename="llvm..X86..V_SET0">V_SET0</a>:</td></tr>
<tr><th id="4681">4681</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0SS" title='llvm::X86::FsFLD0SS' data-ref="llvm::X86::FsFLD0SS" data-ref-filename="llvm..X86..FsFLD0SS">FsFLD0SS</a>:</td></tr>
<tr><th id="4682">4682</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0SD" title='llvm::X86::FsFLD0SD' data-ref="llvm::X86::FsFLD0SD" data-ref-filename="llvm..X86..FsFLD0SD">FsFLD0SD</a>:</td></tr>
<tr><th id="4683">4683</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0F128" title='llvm::X86::FsFLD0F128' data-ref="llvm::X86::FsFLD0F128" data-ref-filename="llvm..X86..FsFLD0F128">FsFLD0F128</a>:</td></tr>
<tr><th id="4684">4684</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#580HasAVX" title='HasAVX' data-ref="580HasAVX" data-ref-filename="580HasAVX">HasAVX</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSrr" title='llvm::X86::VXORPSrr' data-ref="llvm::X86::VXORPSrr" data-ref-filename="llvm..X86..VXORPSrr">VXORPSrr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XORPSrr" title='llvm::X86::XORPSrr' data-ref="llvm::X86::XORPSrr" data-ref-filename="llvm..X86..XORPSrr">XORPSrr</a>));</td></tr>
<tr><th id="4685">4685</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX_SET0" title='llvm::X86::AVX_SET0' data-ref="llvm::X86::AVX_SET0" data-ref-filename="llvm..X86..AVX_SET0">AVX_SET0</a>: {</td></tr>
<tr><th id="4686">4686</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(HasAVX &amp;&amp; <q>"AVX not supported"</q>);</td></tr>
<tr><th id="4687">4687</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="582TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="582TRI" data-ref-filename="582TRI">TRI</dfn> = &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="4688">4688</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="583SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="583SrcReg" data-ref-filename="583SrcReg">SrcReg</dfn> = <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4689">4689</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="584XReg" title='XReg' data-type='llvm::Register' data-ref="584XReg" data-ref-filename="584XReg">XReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col2 ref" href="#582TRI" title='TRI' data-ref="582TRI" data-ref-filename="582TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#583SrcReg" title='SrcReg' data-ref="583SrcReg" data-ref-filename="583SrcReg">SrcReg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_xmm" title='llvm::X86::sub_xmm' data-ref="llvm::X86::sub_xmm" data-ref-filename="llvm..X86..sub_xmm">sub_xmm</a>);</td></tr>
<tr><th id="4690">4690</th><td>    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#584XReg" title='XReg' data-ref="584XReg" data-ref-filename="584XReg">XReg</a>);</td></tr>
<tr><th id="4691">4691</th><td>    <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSrr" title='llvm::X86::VXORPSrr' data-ref="llvm::X86::VXORPSrr" data-ref-filename="llvm..X86..VXORPSrr">VXORPSrr</a>));</td></tr>
<tr><th id="4692">4692</th><td>    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#583SrcReg" title='SrcReg' data-ref="583SrcReg" data-ref-filename="583SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="4693">4693</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4694">4694</th><td>  }</td></tr>
<tr><th id="4695">4695</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_128_SET0" title='llvm::X86::AVX512_128_SET0' data-ref="llvm::X86::AVX512_128_SET0" data-ref-filename="llvm..X86..AVX512_128_SET0">AVX512_128_SET0</a>:</td></tr>
<tr><th id="4696">4696</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0SS" title='llvm::X86::AVX512_FsFLD0SS' data-ref="llvm::X86::AVX512_FsFLD0SS" data-ref-filename="llvm..X86..AVX512_FsFLD0SS">AVX512_FsFLD0SS</a>:</td></tr>
<tr><th id="4697">4697</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0SD" title='llvm::X86::AVX512_FsFLD0SD' data-ref="llvm::X86::AVX512_FsFLD0SD" data-ref-filename="llvm..X86..AVX512_FsFLD0SD">AVX512_FsFLD0SD</a>:</td></tr>
<tr><th id="4698">4698</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0F128" title='llvm::X86::AVX512_FsFLD0F128' data-ref="llvm::X86::AVX512_FsFLD0F128" data-ref-filename="llvm..X86..AVX512_FsFLD0F128">AVX512_FsFLD0F128</a>: {</td></tr>
<tr><th id="4699">4699</th><td>    <em>bool</em> <dfn class="local col5 decl" id="585HasVLX" title='HasVLX' data-type='bool' data-ref="585HasVLX" data-ref-filename="585HasVLX">HasVLX</dfn> = <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>();</td></tr>
<tr><th id="4700">4700</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="586SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="586SrcReg" data-ref-filename="586SrcReg">SrcReg</dfn> = <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4701">4701</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col7 decl" id="587TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="587TRI" data-ref-filename="587TRI">TRI</dfn> = &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="4702">4702</th><td>    <b>if</b> (<a class="local col5 ref" href="#585HasVLX" title='HasVLX' data-ref="585HasVLX" data-ref-filename="585HasVLX">HasVLX</a> || <a class="local col7 ref" href="#587TRI" title='TRI' data-ref="587TRI" data-ref-filename="587TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#586SrcReg" title='SrcReg' data-ref="586SrcReg" data-ref-filename="586SrcReg">SrcReg</a>) &lt; <var>16</var>)</td></tr>
<tr><th id="4703">4703</th><td>      <b>return</b> <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>,</td></tr>
<tr><th id="4704">4704</th><td>                              <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#585HasVLX" title='HasVLX' data-ref="585HasVLX" data-ref-filename="585HasVLX">HasVLX</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rr" title='llvm::X86::VPXORDZ128rr' data-ref="llvm::X86::VPXORDZ128rr" data-ref-filename="llvm..X86..VPXORDZ128rr">VPXORDZ128rr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSrr" title='llvm::X86::VXORPSrr' data-ref="llvm::X86::VXORPSrr" data-ref-filename="llvm..X86..VXORPSrr">VXORPSrr</a>));</td></tr>
<tr><th id="4705">4705</th><td>    <i>// Extended register without VLX. Use a larger XOR.</i></td></tr>
<tr><th id="4706">4706</th><td>    <a class="local col6 ref" href="#586SrcReg" title='SrcReg' data-ref="586SrcReg" data-ref-filename="586SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a></td></tr>
<tr><th id="4707">4707</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col7 ref" href="#587TRI" title='TRI' data-ref="587TRI" data-ref-filename="587TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#586SrcReg" title='SrcReg' data-ref="586SrcReg" data-ref-filename="586SrcReg">SrcReg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_xmm" title='llvm::X86::sub_xmm' data-ref="llvm::X86::sub_xmm" data-ref-filename="llvm..X86..sub_xmm">sub_xmm</a>, &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClass" title='llvm::X86::VR512RegClass' data-ref="llvm::X86::VR512RegClass" data-ref-filename="llvm..X86..VR512RegClass">VR512RegClass</a>);</td></tr>
<tr><th id="4708">4708</th><td>    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#586SrcReg" title='SrcReg' data-ref="586SrcReg" data-ref-filename="586SrcReg">SrcReg</a>);</td></tr>
<tr><th id="4709">4709</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrr" title='llvm::X86::VPXORDZrr' data-ref="llvm::X86::VPXORDZrr" data-ref-filename="llvm..X86..VPXORDZrr">VPXORDZrr</a>));</td></tr>
<tr><th id="4710">4710</th><td>  }</td></tr>
<tr><th id="4711">4711</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_256_SET0" title='llvm::X86::AVX512_256_SET0' data-ref="llvm::X86::AVX512_256_SET0" data-ref-filename="llvm..X86..AVX512_256_SET0">AVX512_256_SET0</a>:</td></tr>
<tr><th id="4712">4712</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SET0" title='llvm::X86::AVX512_512_SET0' data-ref="llvm::X86::AVX512_512_SET0" data-ref-filename="llvm..X86..AVX512_512_SET0">AVX512_512_SET0</a>: {</td></tr>
<tr><th id="4713">4713</th><td>    <em>bool</em> <dfn class="local col8 decl" id="588HasVLX" title='HasVLX' data-type='bool' data-ref="588HasVLX" data-ref-filename="588HasVLX">HasVLX</dfn> = <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasVLXEv" title='llvm::X86Subtarget::hasVLX' data-ref="_ZNK4llvm12X86Subtarget6hasVLXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasVLXEv">hasVLX</a>();</td></tr>
<tr><th id="4714">4714</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="589SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="589SrcReg" data-ref-filename="589SrcReg">SrcReg</dfn> = <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4715">4715</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="590TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="590TRI" data-ref-filename="590TRI">TRI</dfn> = &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="4716">4716</th><td>    <b>if</b> (<a class="local col8 ref" href="#588HasVLX" title='HasVLX' data-ref="588HasVLX" data-ref-filename="588HasVLX">HasVLX</a> || <a class="local col0 ref" href="#590TRI" title='TRI' data-ref="590TRI" data-ref-filename="590TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#589SrcReg" title='SrcReg' data-ref="589SrcReg" data-ref-filename="589SrcReg">SrcReg</a>) &lt; <var>16</var>) {</td></tr>
<tr><th id="4717">4717</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="591XReg" title='XReg' data-type='llvm::Register' data-ref="591XReg" data-ref-filename="591XReg">XReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#590TRI" title='TRI' data-ref="590TRI" data-ref-filename="590TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#589SrcReg" title='SrcReg' data-ref="589SrcReg" data-ref-filename="589SrcReg">SrcReg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_xmm" title='llvm::X86::sub_xmm' data-ref="llvm::X86::sub_xmm" data-ref-filename="llvm..X86..sub_xmm">sub_xmm</a>);</td></tr>
<tr><th id="4718">4718</th><td>      <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#591XReg" title='XReg' data-ref="591XReg" data-ref-filename="591XReg">XReg</a>);</td></tr>
<tr><th id="4719">4719</th><td>      <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>,</td></tr>
<tr><th id="4720">4720</th><td>                       <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#588HasVLX" title='HasVLX' data-ref="588HasVLX" data-ref-filename="588HasVLX">HasVLX</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rr" title='llvm::X86::VPXORDZ128rr' data-ref="llvm::X86::VPXORDZ128rr" data-ref-filename="llvm..X86..VPXORDZ128rr">VPXORDZ128rr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSrr" title='llvm::X86::VXORPSrr' data-ref="llvm::X86::VXORPSrr" data-ref-filename="llvm..X86..VXORPSrr">VXORPSrr</a>));</td></tr>
<tr><th id="4721">4721</th><td>      <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#589SrcReg" title='SrcReg' data-ref="589SrcReg" data-ref-filename="589SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="4722">4722</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4723">4723</th><td>    }</td></tr>
<tr><th id="4724">4724</th><td>    <b>if</b> (<a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI" data-ref-filename="579MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_256_SET0" title='llvm::X86::AVX512_256_SET0' data-ref="llvm::X86::AVX512_256_SET0" data-ref-filename="llvm..X86..AVX512_256_SET0">AVX512_256_SET0</a>) {</td></tr>
<tr><th id="4725">4725</th><td>      <i>// No VLX so we must reference a zmm.</i></td></tr>
<tr><th id="4726">4726</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="592ZReg" title='ZReg' data-type='unsigned int' data-ref="592ZReg" data-ref-filename="592ZReg">ZReg</dfn> =</td></tr>
<tr><th id="4727">4727</th><td>        <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#590TRI" title='TRI' data-ref="590TRI" data-ref-filename="590TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#589SrcReg" title='SrcReg' data-ref="589SrcReg" data-ref-filename="589SrcReg">SrcReg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_ymm" title='llvm::X86::sub_ymm' data-ref="llvm::X86::sub_ymm" data-ref-filename="llvm..X86..sub_ymm">sub_ymm</a>, &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClass" title='llvm::X86::VR512RegClass' data-ref="llvm::X86::VR512RegClass" data-ref-filename="llvm..X86..VR512RegClass">VR512RegClass</a>);</td></tr>
<tr><th id="4728">4728</th><td>      <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#592ZReg" title='ZReg' data-ref="592ZReg" data-ref-filename="592ZReg">ZReg</a>);</td></tr>
<tr><th id="4729">4729</th><td>    }</td></tr>
<tr><th id="4730">4730</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrr" title='llvm::X86::VPXORDZrr' data-ref="llvm::X86::VPXORDZrr" data-ref-filename="llvm..X86..VPXORDZrr">VPXORDZrr</a>));</td></tr>
<tr><th id="4731">4731</th><td>  }</td></tr>
<tr><th id="4732">4732</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::V_SETALLONES" title='llvm::X86::V_SETALLONES' data-ref="llvm::X86::V_SETALLONES" data-ref-filename="llvm..X86..V_SETALLONES">V_SETALLONES</a>:</td></tr>
<tr><th id="4733">4733</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#580HasAVX" title='HasAVX' data-ref="580HasAVX" data-ref-filename="580HasAVX">HasAVX</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDrr" title='llvm::X86::VPCMPEQDrr' data-ref="llvm::X86::VPCMPEQDrr" data-ref-filename="llvm..X86..VPCMPEQDrr">VPCMPEQDrr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PCMPEQDrr" title='llvm::X86::PCMPEQDrr' data-ref="llvm::X86::PCMPEQDrr" data-ref-filename="llvm..X86..PCMPEQDrr">PCMPEQDrr</a>));</td></tr>
<tr><th id="4734">4734</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX2_SETALLONES" title='llvm::X86::AVX2_SETALLONES' data-ref="llvm::X86::AVX2_SETALLONES" data-ref-filename="llvm..X86..AVX2_SETALLONES">AVX2_SETALLONES</a>:</td></tr>
<tr><th id="4735">4735</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='Expand2AddrUndef' data-use='c' data-ref="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL16Expand2AddrUndefRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">Expand2AddrUndef</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPCMPEQDYrr" title='llvm::X86::VPCMPEQDYrr' data-ref="llvm::X86::VPCMPEQDYrr" data-ref-filename="llvm..X86..VPCMPEQDYrr">VPCMPEQDYrr</a>));</td></tr>
<tr><th id="4736">4736</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX1_SETALLONES" title='llvm::X86::AVX1_SETALLONES' data-ref="llvm::X86::AVX1_SETALLONES" data-ref-filename="llvm..X86..AVX1_SETALLONES">AVX1_SETALLONES</a>: {</td></tr>
<tr><th id="4737">4737</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="593Reg" title='Reg' data-type='llvm::Register' data-ref="593Reg" data-ref-filename="593Reg">Reg</dfn> = <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4738">4738</th><td>    <i>// VCMPPSYrri with an immediate 0xf should produce VCMPTRUEPS.</i></td></tr>
<tr><th id="4739">4739</th><td>    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPPSYrri" title='llvm::X86::VCMPPSYrri' data-ref="llvm::X86::VCMPPSYrri" data-ref-filename="llvm..X86..VCMPPSYrri">VCMPPSYrri</a>));</td></tr>
<tr><th id="4740">4740</th><td>    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#593Reg" title='Reg' data-ref="593Reg" data-ref-filename="593Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#593Reg" title='Reg' data-ref="593Reg" data-ref-filename="593Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xf</var>);</td></tr>
<tr><th id="4741">4741</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4742">4742</th><td>  }</td></tr>
<tr><th id="4743">4743</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SETALLONES" title='llvm::X86::AVX512_512_SETALLONES' data-ref="llvm::X86::AVX512_512_SETALLONES" data-ref-filename="llvm..X86..AVX512_512_SETALLONES">AVX512_512_SETALLONES</a>: {</td></tr>
<tr><th id="4744">4744</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="594Reg" title='Reg' data-type='llvm::Register' data-ref="594Reg" data-ref-filename="594Reg">Reg</dfn> = <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4745">4745</th><td>    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrri" title='llvm::X86::VPTERNLOGDZrri' data-ref="llvm::X86::VPTERNLOGDZrri" data-ref-filename="llvm..X86..VPTERNLOGDZrri">VPTERNLOGDZrri</a>));</td></tr>
<tr><th id="4746">4746</th><td>    <i>// VPTERNLOGD needs 3 register inputs and an immediate.</i></td></tr>
<tr><th id="4747">4747</th><td><i>    // 0xff will return 1s for any input.</i></td></tr>
<tr><th id="4748">4748</th><td>    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#594Reg" title='Reg' data-ref="594Reg" data-ref-filename="594Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#594Reg" title='Reg' data-ref="594Reg" data-ref-filename="594Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="4749">4749</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#594Reg" title='Reg' data-ref="594Reg" data-ref-filename="594Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xff</var>);</td></tr>
<tr><th id="4750">4750</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4751">4751</th><td>  }</td></tr>
<tr><th id="4752">4752</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SEXT_MASK_32" title='llvm::X86::AVX512_512_SEXT_MASK_32' data-ref="llvm::X86::AVX512_512_SEXT_MASK_32" data-ref-filename="llvm..X86..AVX512_512_SEXT_MASK_32">AVX512_512_SEXT_MASK_32</a>:</td></tr>
<tr><th id="4753">4753</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SEXT_MASK_64" title='llvm::X86::AVX512_512_SEXT_MASK_64' data-ref="llvm::X86::AVX512_512_SEXT_MASK_64" data-ref-filename="llvm..X86..AVX512_512_SEXT_MASK_64">AVX512_512_SEXT_MASK_64</a>: {</td></tr>
<tr><th id="4754">4754</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="595Reg" title='Reg' data-type='llvm::Register' data-ref="595Reg" data-ref-filename="595Reg">Reg</dfn> = <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4755">4755</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="596MaskReg" title='MaskReg' data-type='llvm::Register' data-ref="596MaskReg" data-ref-filename="596MaskReg">MaskReg</dfn> = <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>1</var>);</td></tr>
<tr><th id="4756">4756</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="597MaskState" title='MaskState' data-type='unsigned int' data-ref="597MaskState" data-ref-filename="597MaskState">MaskState</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm11getRegStateERKNS_14MachineOperandE" title='llvm::getRegState' data-ref="_ZN4llvm11getRegStateERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm11getRegStateERKNS_14MachineOperandE">getRegState</a>(<a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="4757">4757</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="598Opc" title='Opc' data-type='unsigned int' data-ref="598Opc" data-ref-filename="598Opc">Opc</dfn> = (<a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI" data-ref-filename="579MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SEXT_MASK_64" title='llvm::X86::AVX512_512_SEXT_MASK_64' data-ref="llvm::X86::AVX512_512_SEXT_MASK_64" data-ref-filename="llvm..X86..AVX512_512_SEXT_MASK_64">AVX512_512_SEXT_MASK_64</a>) ?</td></tr>
<tr><th id="4758">4758</th><td>                   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGQZrrikz" title='llvm::X86::VPTERNLOGQZrrikz' data-ref="llvm::X86::VPTERNLOGQZrrikz" data-ref-filename="llvm..X86..VPTERNLOGQZrrikz">VPTERNLOGQZrrikz</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPTERNLOGDZrrikz" title='llvm::X86::VPTERNLOGDZrrikz' data-ref="llvm::X86::VPTERNLOGDZrrikz" data-ref-filename="llvm..X86..VPTERNLOGDZrrikz">VPTERNLOGDZrrikz</a>;</td></tr>
<tr><th id="4759">4759</th><td>    <a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI" data-ref-filename="579MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4760">4760</th><td>    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#598Opc" title='Opc' data-ref="598Opc" data-ref-filename="598Opc">Opc</a>));</td></tr>
<tr><th id="4761">4761</th><td>    <i>// VPTERNLOG needs 3 register inputs and an immediate.</i></td></tr>
<tr><th id="4762">4762</th><td><i>    // 0xff will return 1s for any input.</i></td></tr>
<tr><th id="4763">4763</th><td>    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#595Reg" title='Reg' data-ref="595Reg" data-ref-filename="595Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#596MaskReg" title='MaskReg' data-ref="596MaskReg" data-ref-filename="596MaskReg">MaskReg</a>, <a class="local col7 ref" href="#597MaskState" title='MaskState' data-ref="597MaskState" data-ref-filename="597MaskState">MaskState</a>)</td></tr>
<tr><th id="4764">4764</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#595Reg" title='Reg' data-ref="595Reg" data-ref-filename="595Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#595Reg" title='Reg' data-ref="595Reg" data-ref-filename="595Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xff</var>);</td></tr>
<tr><th id="4765">4765</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4766">4766</th><td>  }</td></tr>
<tr><th id="4767">4767</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm_NOVLX" title='llvm::X86::VMOVAPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ128rm_NOVLX">VMOVAPSZ128rm_NOVLX</a>:</td></tr>
<tr><th id="4768">4768</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" title='expandNOVLXLoad' data-use='c' data-ref="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" data-ref-filename="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">expandNOVLXLoad</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrm" title='llvm::X86::VMOVAPSrm' data-ref="llvm::X86::VMOVAPSrm" data-ref-filename="llvm..X86..VMOVAPSrm">VMOVAPSrm</a>),</td></tr>
<tr><th id="4769">4769</th><td>                           <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF32X4rm" title='llvm::X86::VBROADCASTF32X4rm' data-ref="llvm::X86::VBROADCASTF32X4rm" data-ref-filename="llvm..X86..VBROADCASTF32X4rm">VBROADCASTF32X4rm</a>), <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_xmm" title='llvm::X86::sub_xmm' data-ref="llvm::X86::sub_xmm" data-ref-filename="llvm..X86..sub_xmm">sub_xmm</a>);</td></tr>
<tr><th id="4770">4770</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm_NOVLX" title='llvm::X86::VMOVUPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ128rm_NOVLX">VMOVUPSZ128rm_NOVLX</a>:</td></tr>
<tr><th id="4771">4771</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" title='expandNOVLXLoad' data-use='c' data-ref="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" data-ref-filename="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">expandNOVLXLoad</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSrm" title='llvm::X86::VMOVUPSrm' data-ref="llvm::X86::VMOVUPSrm" data-ref-filename="llvm..X86..VMOVUPSrm">VMOVUPSrm</a>),</td></tr>
<tr><th id="4772">4772</th><td>                           <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF32X4rm" title='llvm::X86::VBROADCASTF32X4rm' data-ref="llvm::X86::VBROADCASTF32X4rm" data-ref-filename="llvm..X86..VBROADCASTF32X4rm">VBROADCASTF32X4rm</a>), <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_xmm" title='llvm::X86::sub_xmm' data-ref="llvm::X86::sub_xmm" data-ref-filename="llvm..X86..sub_xmm">sub_xmm</a>);</td></tr>
<tr><th id="4773">4773</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm_NOVLX" title='llvm::X86::VMOVAPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ256rm_NOVLX">VMOVAPSZ256rm_NOVLX</a>:</td></tr>
<tr><th id="4774">4774</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" title='expandNOVLXLoad' data-use='c' data-ref="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" data-ref-filename="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">expandNOVLXLoad</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrm" title='llvm::X86::VMOVAPSYrm' data-ref="llvm::X86::VMOVAPSYrm" data-ref-filename="llvm..X86..VMOVAPSYrm">VMOVAPSYrm</a>),</td></tr>
<tr><th id="4775">4775</th><td>                           <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF64X4rm" title='llvm::X86::VBROADCASTF64X4rm' data-ref="llvm::X86::VBROADCASTF64X4rm" data-ref-filename="llvm..X86..VBROADCASTF64X4rm">VBROADCASTF64X4rm</a>), <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_ymm" title='llvm::X86::sub_ymm' data-ref="llvm::X86::sub_ymm" data-ref-filename="llvm..X86..sub_ymm">sub_ymm</a>);</td></tr>
<tr><th id="4776">4776</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm_NOVLX" title='llvm::X86::VMOVUPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ256rm_NOVLX">VMOVUPSZ256rm_NOVLX</a>:</td></tr>
<tr><th id="4777">4777</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" title='expandNOVLXLoad' data-use='c' data-ref="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" data-ref-filename="_ZL15expandNOVLXLoadRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">expandNOVLXLoad</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYrm" title='llvm::X86::VMOVUPSYrm' data-ref="llvm::X86::VMOVUPSYrm" data-ref-filename="llvm..X86..VMOVUPSYrm">VMOVUPSYrm</a>),</td></tr>
<tr><th id="4778">4778</th><td>                           <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF64X4rm" title='llvm::X86::VBROADCASTF64X4rm' data-ref="llvm::X86::VBROADCASTF64X4rm" data-ref-filename="llvm..X86..VBROADCASTF64X4rm">VBROADCASTF64X4rm</a>), <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_ymm" title='llvm::X86::sub_ymm' data-ref="llvm::X86::sub_ymm" data-ref-filename="llvm..X86..sub_ymm">sub_ymm</a>);</td></tr>
<tr><th id="4779">4779</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128mr_NOVLX" title='llvm::X86::VMOVAPSZ128mr_NOVLX' data-ref="llvm::X86::VMOVAPSZ128mr_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ128mr_NOVLX">VMOVAPSZ128mr_NOVLX</a>:</td></tr>
<tr><th id="4780">4780</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" title='expandNOVLXStore' data-use='c' data-ref="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" data-ref-filename="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">expandNOVLXStore</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSmr" title='llvm::X86::VMOVAPSmr' data-ref="llvm::X86::VMOVAPSmr" data-ref-filename="llvm..X86..VMOVAPSmr">VMOVAPSmr</a>),</td></tr>
<tr><th id="4781">4781</th><td>                            <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x4Zmr" title='llvm::X86::VEXTRACTF32x4Zmr' data-ref="llvm::X86::VEXTRACTF32x4Zmr" data-ref-filename="llvm..X86..VEXTRACTF32x4Zmr">VEXTRACTF32x4Zmr</a>), <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_xmm" title='llvm::X86::sub_xmm' data-ref="llvm::X86::sub_xmm" data-ref-filename="llvm..X86..sub_xmm">sub_xmm</a>);</td></tr>
<tr><th id="4782">4782</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128mr_NOVLX" title='llvm::X86::VMOVUPSZ128mr_NOVLX' data-ref="llvm::X86::VMOVUPSZ128mr_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ128mr_NOVLX">VMOVUPSZ128mr_NOVLX</a>:</td></tr>
<tr><th id="4783">4783</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" title='expandNOVLXStore' data-use='c' data-ref="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" data-ref-filename="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">expandNOVLXStore</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSmr" title='llvm::X86::VMOVUPSmr' data-ref="llvm::X86::VMOVUPSmr" data-ref-filename="llvm..X86..VMOVUPSmr">VMOVUPSmr</a>),</td></tr>
<tr><th id="4784">4784</th><td>                            <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x4Zmr" title='llvm::X86::VEXTRACTF32x4Zmr' data-ref="llvm::X86::VEXTRACTF32x4Zmr" data-ref-filename="llvm..X86..VEXTRACTF32x4Zmr">VEXTRACTF32x4Zmr</a>), <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_xmm" title='llvm::X86::sub_xmm' data-ref="llvm::X86::sub_xmm" data-ref-filename="llvm..X86..sub_xmm">sub_xmm</a>);</td></tr>
<tr><th id="4785">4785</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256mr_NOVLX" title='llvm::X86::VMOVAPSZ256mr_NOVLX' data-ref="llvm::X86::VMOVAPSZ256mr_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ256mr_NOVLX">VMOVAPSZ256mr_NOVLX</a>:</td></tr>
<tr><th id="4786">4786</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" title='expandNOVLXStore' data-use='c' data-ref="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" data-ref-filename="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">expandNOVLXStore</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYmr" title='llvm::X86::VMOVAPSYmr' data-ref="llvm::X86::VMOVAPSYmr" data-ref-filename="llvm..X86..VMOVAPSYmr">VMOVAPSYmr</a>),</td></tr>
<tr><th id="4787">4787</th><td>                            <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x4Zmr" title='llvm::X86::VEXTRACTF64x4Zmr' data-ref="llvm::X86::VEXTRACTF64x4Zmr" data-ref-filename="llvm..X86..VEXTRACTF64x4Zmr">VEXTRACTF64x4Zmr</a>), <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_ymm" title='llvm::X86::sub_ymm' data-ref="llvm::X86::sub_ymm" data-ref-filename="llvm..X86..sub_ymm">sub_ymm</a>);</td></tr>
<tr><th id="4788">4788</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256mr_NOVLX" title='llvm::X86::VMOVUPSZ256mr_NOVLX' data-ref="llvm::X86::VMOVUPSZ256mr_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ256mr_NOVLX">VMOVUPSZ256mr_NOVLX</a>:</td></tr>
<tr><th id="4789">4789</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" title='expandNOVLXStore' data-use='c' data-ref="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j" data-ref-filename="_ZL16expandNOVLXStoreRN4llvm19MachineInstrBuilderEPKNS_18TargetRegisterInfoERKNS_11MCInstrDescES7_j">expandNOVLXStore</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYmr" title='llvm::X86::VMOVUPSYmr' data-ref="llvm::X86::VMOVUPSYmr" data-ref-filename="llvm..X86..VMOVUPSYmr">VMOVUPSYmr</a>),</td></tr>
<tr><th id="4790">4790</th><td>                            <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x4Zmr" title='llvm::X86::VEXTRACTF64x4Zmr' data-ref="llvm::X86::VEXTRACTF64x4Zmr" data-ref-filename="llvm..X86..VEXTRACTF64x4Zmr">VEXTRACTF64x4Zmr</a>), <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_ymm" title='llvm::X86::sub_ymm' data-ref="llvm::X86::sub_ymm" data-ref-filename="llvm..X86..sub_ymm">sub_ymm</a>);</td></tr>
<tr><th id="4791">4791</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ri64" title='llvm::X86::MOV32ri64' data-ref="llvm::X86::MOV32ri64" data-ref-filename="llvm..X86..MOV32ri64">MOV32ri64</a>: {</td></tr>
<tr><th id="4792">4792</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="599Reg" title='Reg' data-type='llvm::Register' data-ref="599Reg" data-ref-filename="599Reg">Reg</dfn> = <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6getRegEj" title='llvm::MachineInstrBuilder::getReg' data-ref="_ZNK4llvm19MachineInstrBuilder6getRegEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6getRegEj">getReg</a>(<var>0</var>);</td></tr>
<tr><th id="4793">4793</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="600Reg32" title='Reg32' data-type='llvm::Register' data-ref="600Reg32" data-ref-filename="600Reg32">Reg32</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#599Reg" title='Reg' data-ref="599Reg" data-ref-filename="599Reg">Reg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_32bit" title='llvm::X86::sub_32bit' data-ref="llvm::X86::sub_32bit" data-ref-filename="llvm..X86..sub_32bit">sub_32bit</a>);</td></tr>
<tr><th id="4794">4794</th><td>    <a class="local col9 ref" href="#579MI" title='MI' data-ref="579MI" data-ref-filename="579MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ri" title='llvm::X86::MOV32ri' data-ref="llvm::X86::MOV32ri" data-ref-filename="llvm..X86..MOV32ri">MOV32ri</a>));</td></tr>
<tr><th id="4795">4795</th><td>    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#600Reg32" title='Reg32' data-ref="600Reg32" data-ref-filename="600Reg32">Reg32</a>);</td></tr>
<tr><th id="4796">4796</th><td>    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#599Reg" title='Reg' data-ref="599Reg" data-ref-filename="599Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="4797">4797</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4798">4798</th><td>  }</td></tr>
<tr><th id="4799">4799</th><td></td></tr>
<tr><th id="4800">4800</th><td>  <i>// KNL does not recognize dependency-breaking idioms for mask registers,</i></td></tr>
<tr><th id="4801">4801</th><td><i>  // so kxnor %k1, %k1, %k2 has a RAW dependence on %k1.</i></td></tr>
<tr><th id="4802">4802</th><td><i>  // Using %k0 as the undef input register is a performance heuristic based</i></td></tr>
<tr><th id="4803">4803</th><td><i>  // on the assumption that %k0 is used less frequently than the other mask</i></td></tr>
<tr><th id="4804">4804</th><td><i>  // registers, since it is not usable as a write mask.</i></td></tr>
<tr><th id="4805">4805</th><td><i>  // FIXME: A more advanced approach would be to choose the best input mask</i></td></tr>
<tr><th id="4806">4806</th><td><i>  // register based on context.</i></td></tr>
<tr><th id="4807">4807</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET0W" title='llvm::X86::KSET0W' data-ref="llvm::X86::KSET0W" data-ref-filename="llvm..X86..KSET0W">KSET0W</a>: <b>return</b> <a class="tu ref fn" href="#_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" title='Expand2AddrKreg' data-use='c' data-ref="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">Expand2AddrKreg</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KXORWrr" title='llvm::X86::KXORWrr' data-ref="llvm::X86::KXORWrr" data-ref-filename="llvm..X86..KXORWrr">KXORWrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::K0" title='llvm::X86::K0' data-ref="llvm::X86::K0" data-ref-filename="llvm..X86..K0">K0</a>);</td></tr>
<tr><th id="4808">4808</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET0D" title='llvm::X86::KSET0D' data-ref="llvm::X86::KSET0D" data-ref-filename="llvm..X86..KSET0D">KSET0D</a>: <b>return</b> <a class="tu ref fn" href="#_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" title='Expand2AddrKreg' data-use='c' data-ref="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">Expand2AddrKreg</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KXORDrr" title='llvm::X86::KXORDrr' data-ref="llvm::X86::KXORDrr" data-ref-filename="llvm..X86..KXORDrr">KXORDrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::K0" title='llvm::X86::K0' data-ref="llvm::X86::K0" data-ref-filename="llvm..X86..K0">K0</a>);</td></tr>
<tr><th id="4809">4809</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET0Q" title='llvm::X86::KSET0Q' data-ref="llvm::X86::KSET0Q" data-ref-filename="llvm..X86..KSET0Q">KSET0Q</a>: <b>return</b> <a class="tu ref fn" href="#_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" title='Expand2AddrKreg' data-use='c' data-ref="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">Expand2AddrKreg</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KXORQrr" title='llvm::X86::KXORQrr' data-ref="llvm::X86::KXORQrr" data-ref-filename="llvm..X86..KXORQrr">KXORQrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::K0" title='llvm::X86::K0' data-ref="llvm::X86::K0" data-ref-filename="llvm..X86..K0">K0</a>);</td></tr>
<tr><th id="4810">4810</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET1W" title='llvm::X86::KSET1W' data-ref="llvm::X86::KSET1W" data-ref-filename="llvm..X86..KSET1W">KSET1W</a>: <b>return</b> <a class="tu ref fn" href="#_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" title='Expand2AddrKreg' data-use='c' data-ref="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">Expand2AddrKreg</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KXNORWrr" title='llvm::X86::KXNORWrr' data-ref="llvm::X86::KXNORWrr" data-ref-filename="llvm..X86..KXNORWrr">KXNORWrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::K0" title='llvm::X86::K0' data-ref="llvm::X86::K0" data-ref-filename="llvm..X86..K0">K0</a>);</td></tr>
<tr><th id="4811">4811</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET1D" title='llvm::X86::KSET1D' data-ref="llvm::X86::KSET1D" data-ref-filename="llvm..X86..KSET1D">KSET1D</a>: <b>return</b> <a class="tu ref fn" href="#_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" title='Expand2AddrKreg' data-use='c' data-ref="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">Expand2AddrKreg</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KXNORDrr" title='llvm::X86::KXNORDrr' data-ref="llvm::X86::KXNORDrr" data-ref-filename="llvm..X86..KXNORDrr">KXNORDrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::K0" title='llvm::X86::K0' data-ref="llvm::X86::K0" data-ref-filename="llvm..X86..K0">K0</a>);</td></tr>
<tr><th id="4812">4812</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KSET1Q" title='llvm::X86::KSET1Q' data-ref="llvm::X86::KSET1Q" data-ref-filename="llvm..X86..KSET1Q">KSET1Q</a>: <b>return</b> <a class="tu ref fn" href="#_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" title='Expand2AddrKreg' data-use='c' data-ref="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZL15Expand2AddrKregRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescENS_8RegisterE">Expand2AddrKreg</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KXNORQrr" title='llvm::X86::KXNORQrr' data-ref="llvm::X86::KXNORQrr" data-ref-filename="llvm..X86..KXNORQrr">KXNORQrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::K0" title='llvm::X86::K0' data-ref="llvm::X86::K0" data-ref-filename="llvm..X86..K0">K0</a>);</td></tr>
<tr><th id="4813">4813</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#135" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD" data-ref-filename="llvm..TargetOpcode..LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>:</td></tr>
<tr><th id="4814">4814</th><td>    <a class="tu ref fn" href="#_ZL20expandLoadStackGuardRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE" title='expandLoadStackGuard' data-use='c' data-ref="_ZL20expandLoadStackGuardRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE" data-ref-filename="_ZL20expandLoadStackGuardRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE">expandLoadStackGuard</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, *<b>this</b>);</td></tr>
<tr><th id="4815">4815</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4816">4816</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64_FP" title='llvm::X86::XOR64_FP' data-ref="llvm::X86::XOR64_FP" data-ref-filename="llvm..X86..XOR64_FP">XOR64_FP</a>:</td></tr>
<tr><th id="4817">4817</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32_FP" title='llvm::X86::XOR32_FP' data-ref="llvm::X86::XOR32_FP" data-ref-filename="llvm..X86..XOR32_FP">XOR32_FP</a>:</td></tr>
<tr><th id="4818">4818</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL11expandXorFPRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE" title='expandXorFP' data-use='c' data-ref="_ZL11expandXorFPRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE" data-ref-filename="_ZL11expandXorFPRN4llvm19MachineInstrBuilderERKNS_15TargetInstrInfoE">expandXorFP</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, *<b>this</b>);</td></tr>
<tr><th id="4819">4819</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLDROT32ri" title='llvm::X86::SHLDROT32ri' data-ref="llvm::X86::SHLDROT32ri" data-ref-filename="llvm..X86..SHLDROT32ri">SHLDROT32ri</a>: <b>return</b> <a class="tu ref fn" href="#_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='expandSHXDROT' data-use='c' data-ref="_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">expandSHXDROT</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD32rri8" title='llvm::X86::SHLD32rri8' data-ref="llvm::X86::SHLD32rri8" data-ref-filename="llvm..X86..SHLD32rri8">SHLD32rri8</a>));</td></tr>
<tr><th id="4820">4820</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLDROT64ri" title='llvm::X86::SHLDROT64ri' data-ref="llvm::X86::SHLDROT64ri" data-ref-filename="llvm..X86..SHLDROT64ri">SHLDROT64ri</a>: <b>return</b> <a class="tu ref fn" href="#_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='expandSHXDROT' data-use='c' data-ref="_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">expandSHXDROT</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHLD64rri8" title='llvm::X86::SHLD64rri8' data-ref="llvm::X86::SHLD64rri8" data-ref-filename="llvm..X86..SHLD64rri8">SHLD64rri8</a>));</td></tr>
<tr><th id="4821">4821</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRDROT32ri" title='llvm::X86::SHRDROT32ri' data-ref="llvm::X86::SHRDROT32ri" data-ref-filename="llvm..X86..SHRDROT32ri">SHRDROT32ri</a>: <b>return</b> <a class="tu ref fn" href="#_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='expandSHXDROT' data-use='c' data-ref="_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">expandSHXDROT</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD32rri8" title='llvm::X86::SHRD32rri8' data-ref="llvm::X86::SHRD32rri8" data-ref-filename="llvm..X86..SHRD32rri8">SHRD32rri8</a>));</td></tr>
<tr><th id="4822">4822</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRDROT64ri" title='llvm::X86::SHRDROT64ri' data-ref="llvm::X86::SHRDROT64ri" data-ref-filename="llvm..X86..SHRDROT64ri">SHRDROT64ri</a>: <b>return</b> <a class="tu ref fn" href="#_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" title='expandSHXDROT' data-use='c' data-ref="_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE" data-ref-filename="_ZL13expandSHXDROTRN4llvm19MachineInstrBuilderERKNS_11MCInstrDescE">expandSHXDROT</a>(<span class='refarg'><a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a></span>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHRD64rri8" title='llvm::X86::SHRD64rri8' data-ref="llvm::X86::SHRD64rri8" data-ref-filename="llvm..X86..SHRD64rri8">SHRD64rri8</a>));</td></tr>
<tr><th id="4823">4823</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8rr_DB" title='llvm::X86::ADD8rr_DB' data-ref="llvm::X86::ADD8rr_DB" data-ref-filename="llvm..X86..ADD8rr_DB">ADD8rr_DB</a>:    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8rr" title='llvm::X86::OR8rr' data-ref="llvm::X86::OR8rr" data-ref-filename="llvm..X86..OR8rr">OR8rr</a>));    <b>break</b>;</td></tr>
<tr><th id="4824">4824</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16rr_DB" title='llvm::X86::ADD16rr_DB' data-ref="llvm::X86::ADD16rr_DB" data-ref-filename="llvm..X86..ADD16rr_DB">ADD16rr_DB</a>:   <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16rr" title='llvm::X86::OR16rr' data-ref="llvm::X86::OR16rr" data-ref-filename="llvm..X86..OR16rr">OR16rr</a>));   <b>break</b>;</td></tr>
<tr><th id="4825">4825</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32rr_DB" title='llvm::X86::ADD32rr_DB' data-ref="llvm::X86::ADD32rr_DB" data-ref-filename="llvm..X86..ADD32rr_DB">ADD32rr_DB</a>:   <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32rr" title='llvm::X86::OR32rr' data-ref="llvm::X86::OR32rr" data-ref-filename="llvm..X86..OR32rr">OR32rr</a>));   <b>break</b>;</td></tr>
<tr><th id="4826">4826</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rr_DB" title='llvm::X86::ADD64rr_DB' data-ref="llvm::X86::ADD64rr_DB" data-ref-filename="llvm..X86..ADD64rr_DB">ADD64rr_DB</a>:   <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64rr" title='llvm::X86::OR64rr' data-ref="llvm::X86::OR64rr" data-ref-filename="llvm..X86..OR64rr">OR64rr</a>));   <b>break</b>;</td></tr>
<tr><th id="4827">4827</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD8ri_DB" title='llvm::X86::ADD8ri_DB' data-ref="llvm::X86::ADD8ri_DB" data-ref-filename="llvm..X86..ADD8ri_DB">ADD8ri_DB</a>:    <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8ri" title='llvm::X86::OR8ri' data-ref="llvm::X86::OR8ri" data-ref-filename="llvm..X86..OR8ri">OR8ri</a>));    <b>break</b>;</td></tr>
<tr><th id="4828">4828</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri_DB" title='llvm::X86::ADD16ri_DB' data-ref="llvm::X86::ADD16ri_DB" data-ref-filename="llvm..X86..ADD16ri_DB">ADD16ri_DB</a>:   <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16ri" title='llvm::X86::OR16ri' data-ref="llvm::X86::OR16ri" data-ref-filename="llvm..X86..OR16ri">OR16ri</a>));   <b>break</b>;</td></tr>
<tr><th id="4829">4829</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri_DB" title='llvm::X86::ADD32ri_DB' data-ref="llvm::X86::ADD32ri_DB" data-ref-filename="llvm..X86..ADD32ri_DB">ADD32ri_DB</a>:   <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32ri" title='llvm::X86::OR32ri' data-ref="llvm::X86::OR32ri" data-ref-filename="llvm..X86..OR32ri">OR32ri</a>));   <b>break</b>;</td></tr>
<tr><th id="4830">4830</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri32_DB" title='llvm::X86::ADD64ri32_DB' data-ref="llvm::X86::ADD64ri32_DB" data-ref-filename="llvm..X86..ADD64ri32_DB">ADD64ri32_DB</a>: <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64ri32" title='llvm::X86::OR64ri32' data-ref="llvm::X86::OR64ri32" data-ref-filename="llvm..X86..OR64ri32">OR64ri32</a>)); <b>break</b>;</td></tr>
<tr><th id="4831">4831</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD16ri8_DB" title='llvm::X86::ADD16ri8_DB' data-ref="llvm::X86::ADD16ri8_DB" data-ref-filename="llvm..X86..ADD16ri8_DB">ADD16ri8_DB</a>:  <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16ri8" title='llvm::X86::OR16ri8' data-ref="llvm::X86::OR16ri8" data-ref-filename="llvm..X86..OR16ri8">OR16ri8</a>));  <b>break</b>;</td></tr>
<tr><th id="4832">4832</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri8_DB" title='llvm::X86::ADD32ri8_DB' data-ref="llvm::X86::ADD32ri8_DB" data-ref-filename="llvm..X86..ADD32ri8_DB">ADD32ri8_DB</a>:  <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32ri8" title='llvm::X86::OR32ri8' data-ref="llvm::X86::OR32ri8" data-ref-filename="llvm..X86..OR32ri8">OR32ri8</a>));  <b>break</b>;</td></tr>
<tr><th id="4833">4833</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64ri8_DB" title='llvm::X86::ADD64ri8_DB' data-ref="llvm::X86::ADD64ri8_DB" data-ref-filename="llvm..X86..ADD64ri8_DB">ADD64ri8_DB</a>:  <a class="local col1 ref" href="#581MIB" title='MIB' data-ref="581MIB" data-ref-filename="581MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64ri8" title='llvm::X86::OR64ri8' data-ref="llvm::X86::OR64ri8" data-ref-filename="llvm..X86..OR64ri8">OR64ri8</a>));  <b>break</b>;</td></tr>
<tr><th id="4834">4834</th><td>  }</td></tr>
<tr><th id="4835">4835</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4836">4836</th><td>}</td></tr>
<tr><th id="4837">4837</th><td></td></tr>
<tr><th id="4838">4838</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">/// Return true for all instructions that only update</i></td></tr>
<tr><th id="4839">4839</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">/// the first 32 or 64-bits of the destination register and leave the rest</i></td></tr>
<tr><th id="4840">4840</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">/// unmodified. This can be used to avoid folding loads if the instructions</i></td></tr>
<tr><th id="4841">4841</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">/// only update part of the destination register, and the non-updated part is</i></td></tr>
<tr><th id="4842">4842</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">/// not needed. e.g. cvtss2sd, sqrtss. Unfolding the load from these</i></td></tr>
<tr><th id="4843">4843</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">/// instructions breaks the partial register dependency and it can improve</i></td></tr>
<tr><th id="4844">4844</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">/// performance. e.g.:</i></td></tr>
<tr><th id="4845">4845</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">///</i></td></tr>
<tr><th id="4846">4846</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">///   movss (%rdi), %xmm0</i></td></tr>
<tr><th id="4847">4847</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">///   cvtss2sd %xmm0, %xmm0</i></td></tr>
<tr><th id="4848">4848</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">///</i></td></tr>
<tr><th id="4849">4849</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">/// Instead of</i></td></tr>
<tr><th id="4850">4850</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">///   cvtss2sd (%rdi), %xmm0</i></td></tr>
<tr><th id="4851">4851</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">///</i></td></tr>
<tr><th id="4852">4852</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">/// FIXME: This should be turned into a TSFlags.</i></td></tr>
<tr><th id="4853">4853</th><td><i class="doc" data-doc="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">///</i></td></tr>
<tr><th id="4854">4854</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb" title='hasPartialRegUpdate' data-type='bool hasPartialRegUpdate(unsigned int Opcode, const llvm::X86Subtarget &amp; Subtarget, bool ForLoadFold = false)' data-ref="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb" data-ref-filename="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">hasPartialRegUpdate</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="601Opcode" title='Opcode' data-type='unsigned int' data-ref="601Opcode" data-ref-filename="601Opcode">Opcode</dfn>,</td></tr>
<tr><th id="4855">4855</th><td>                                <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col2 decl" id="602Subtarget" title='Subtarget' data-type='const llvm::X86Subtarget &amp;' data-ref="602Subtarget" data-ref-filename="602Subtarget">Subtarget</dfn>,</td></tr>
<tr><th id="4856">4856</th><td>                                <em>bool</em> <dfn class="local col3 decl" id="603ForLoadFold" title='ForLoadFold' data-type='bool' data-ref="603ForLoadFold" data-ref-filename="603ForLoadFold">ForLoadFold</dfn> = <b>false</b>) {</td></tr>
<tr><th id="4857">4857</th><td>  <b>switch</b> (<a class="local col1 ref" href="#601Opcode" title='Opcode' data-ref="601Opcode" data-ref-filename="601Opcode">Opcode</a>) {</td></tr>
<tr><th id="4858">4858</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI2SSrr" title='llvm::X86::CVTSI2SSrr' data-ref="llvm::X86::CVTSI2SSrr" data-ref-filename="llvm..X86..CVTSI2SSrr">CVTSI2SSrr</a>:</td></tr>
<tr><th id="4859">4859</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI2SSrm" title='llvm::X86::CVTSI2SSrm' data-ref="llvm::X86::CVTSI2SSrm" data-ref-filename="llvm..X86..CVTSI2SSrm">CVTSI2SSrm</a>:</td></tr>
<tr><th id="4860">4860</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI642SSrr" title='llvm::X86::CVTSI642SSrr' data-ref="llvm::X86::CVTSI642SSrr" data-ref-filename="llvm..X86..CVTSI642SSrr">CVTSI642SSrr</a>:</td></tr>
<tr><th id="4861">4861</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI642SSrm" title='llvm::X86::CVTSI642SSrm' data-ref="llvm::X86::CVTSI642SSrm" data-ref-filename="llvm..X86..CVTSI642SSrm">CVTSI642SSrm</a>:</td></tr>
<tr><th id="4862">4862</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI2SDrr" title='llvm::X86::CVTSI2SDrr' data-ref="llvm::X86::CVTSI2SDrr" data-ref-filename="llvm..X86..CVTSI2SDrr">CVTSI2SDrr</a>:</td></tr>
<tr><th id="4863">4863</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI2SDrm" title='llvm::X86::CVTSI2SDrm' data-ref="llvm::X86::CVTSI2SDrm" data-ref-filename="llvm..X86..CVTSI2SDrm">CVTSI2SDrm</a>:</td></tr>
<tr><th id="4864">4864</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI642SDrr" title='llvm::X86::CVTSI642SDrr' data-ref="llvm::X86::CVTSI642SDrr" data-ref-filename="llvm..X86..CVTSI642SDrr">CVTSI642SDrr</a>:</td></tr>
<tr><th id="4865">4865</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSI642SDrm" title='llvm::X86::CVTSI642SDrm' data-ref="llvm::X86::CVTSI642SDrm" data-ref-filename="llvm..X86..CVTSI642SDrm">CVTSI642SDrm</a>:</td></tr>
<tr><th id="4866">4866</th><td>    <i>// Load folding won't effect the undef register update since the input is</i></td></tr>
<tr><th id="4867">4867</th><td><i>    // a GPR.</i></td></tr>
<tr><th id="4868">4868</th><td>    <b>return</b> !<a class="local col3 ref" href="#603ForLoadFold" title='ForLoadFold' data-ref="603ForLoadFold" data-ref-filename="603ForLoadFold">ForLoadFold</a>;</td></tr>
<tr><th id="4869">4869</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSD2SSrr" title='llvm::X86::CVTSD2SSrr' data-ref="llvm::X86::CVTSD2SSrr" data-ref-filename="llvm..X86..CVTSD2SSrr">CVTSD2SSrr</a>:</td></tr>
<tr><th id="4870">4870</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSD2SSrm" title='llvm::X86::CVTSD2SSrm' data-ref="llvm::X86::CVTSD2SSrm" data-ref-filename="llvm..X86..CVTSD2SSrm">CVTSD2SSrm</a>:</td></tr>
<tr><th id="4871">4871</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSS2SDrr" title='llvm::X86::CVTSS2SDrr' data-ref="llvm::X86::CVTSS2SDrr" data-ref-filename="llvm..X86..CVTSS2SDrr">CVTSS2SDrr</a>:</td></tr>
<tr><th id="4872">4872</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSS2SDrm" title='llvm::X86::CVTSS2SDrm' data-ref="llvm::X86::CVTSS2SDrm" data-ref-filename="llvm..X86..CVTSS2SDrm">CVTSS2SDrm</a>:</td></tr>
<tr><th id="4873">4873</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHPDrm" title='llvm::X86::MOVHPDrm' data-ref="llvm::X86::MOVHPDrm" data-ref-filename="llvm..X86..MOVHPDrm">MOVHPDrm</a>:</td></tr>
<tr><th id="4874">4874</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHPSrm" title='llvm::X86::MOVHPSrm' data-ref="llvm::X86::MOVHPSrm" data-ref-filename="llvm..X86..MOVHPSrm">MOVHPSrm</a>:</td></tr>
<tr><th id="4875">4875</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVLPDrm" title='llvm::X86::MOVLPDrm' data-ref="llvm::X86::MOVLPDrm" data-ref-filename="llvm..X86..MOVLPDrm">MOVLPDrm</a>:</td></tr>
<tr><th id="4876">4876</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVLPSrm" title='llvm::X86::MOVLPSrm' data-ref="llvm::X86::MOVLPSrm" data-ref-filename="llvm..X86..MOVLPSrm">MOVLPSrm</a>:</td></tr>
<tr><th id="4877">4877</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RCPSSr" title='llvm::X86::RCPSSr' data-ref="llvm::X86::RCPSSr" data-ref-filename="llvm..X86..RCPSSr">RCPSSr</a>:</td></tr>
<tr><th id="4878">4878</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RCPSSm" title='llvm::X86::RCPSSm' data-ref="llvm::X86::RCPSSm" data-ref-filename="llvm..X86..RCPSSm">RCPSSm</a>:</td></tr>
<tr><th id="4879">4879</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RCPSSr_Int" title='llvm::X86::RCPSSr_Int' data-ref="llvm::X86::RCPSSr_Int" data-ref-filename="llvm..X86..RCPSSr_Int">RCPSSr_Int</a>:</td></tr>
<tr><th id="4880">4880</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RCPSSm_Int" title='llvm::X86::RCPSSm_Int' data-ref="llvm::X86::RCPSSm_Int" data-ref-filename="llvm..X86..RCPSSm_Int">RCPSSm_Int</a>:</td></tr>
<tr><th id="4881">4881</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROUNDSDr" title='llvm::X86::ROUNDSDr' data-ref="llvm::X86::ROUNDSDr" data-ref-filename="llvm..X86..ROUNDSDr">ROUNDSDr</a>:</td></tr>
<tr><th id="4882">4882</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROUNDSDm" title='llvm::X86::ROUNDSDm' data-ref="llvm::X86::ROUNDSDm" data-ref-filename="llvm..X86..ROUNDSDm">ROUNDSDm</a>:</td></tr>
<tr><th id="4883">4883</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROUNDSSr" title='llvm::X86::ROUNDSSr' data-ref="llvm::X86::ROUNDSSr" data-ref-filename="llvm..X86..ROUNDSSr">ROUNDSSr</a>:</td></tr>
<tr><th id="4884">4884</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROUNDSSm" title='llvm::X86::ROUNDSSm' data-ref="llvm::X86::ROUNDSSm" data-ref-filename="llvm..X86..ROUNDSSm">ROUNDSSm</a>:</td></tr>
<tr><th id="4885">4885</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RSQRTSSr" title='llvm::X86::RSQRTSSr' data-ref="llvm::X86::RSQRTSSr" data-ref-filename="llvm..X86..RSQRTSSr">RSQRTSSr</a>:</td></tr>
<tr><th id="4886">4886</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RSQRTSSm" title='llvm::X86::RSQRTSSm' data-ref="llvm::X86::RSQRTSSm" data-ref-filename="llvm..X86..RSQRTSSm">RSQRTSSm</a>:</td></tr>
<tr><th id="4887">4887</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RSQRTSSr_Int" title='llvm::X86::RSQRTSSr_Int' data-ref="llvm::X86::RSQRTSSr_Int" data-ref-filename="llvm..X86..RSQRTSSr_Int">RSQRTSSr_Int</a>:</td></tr>
<tr><th id="4888">4888</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RSQRTSSm_Int" title='llvm::X86::RSQRTSSm_Int' data-ref="llvm::X86::RSQRTSSm_Int" data-ref-filename="llvm..X86..RSQRTSSm_Int">RSQRTSSm_Int</a>:</td></tr>
<tr><th id="4889">4889</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSSr" title='llvm::X86::SQRTSSr' data-ref="llvm::X86::SQRTSSr" data-ref-filename="llvm..X86..SQRTSSr">SQRTSSr</a>:</td></tr>
<tr><th id="4890">4890</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSSm" title='llvm::X86::SQRTSSm' data-ref="llvm::X86::SQRTSSm" data-ref-filename="llvm..X86..SQRTSSm">SQRTSSm</a>:</td></tr>
<tr><th id="4891">4891</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSSr_Int" title='llvm::X86::SQRTSSr_Int' data-ref="llvm::X86::SQRTSSr_Int" data-ref-filename="llvm..X86..SQRTSSr_Int">SQRTSSr_Int</a>:</td></tr>
<tr><th id="4892">4892</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSSm_Int" title='llvm::X86::SQRTSSm_Int' data-ref="llvm::X86::SQRTSSm_Int" data-ref-filename="llvm..X86..SQRTSSm_Int">SQRTSSm_Int</a>:</td></tr>
<tr><th id="4893">4893</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSDr" title='llvm::X86::SQRTSDr' data-ref="llvm::X86::SQRTSDr" data-ref-filename="llvm..X86..SQRTSDr">SQRTSDr</a>:</td></tr>
<tr><th id="4894">4894</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSDm" title='llvm::X86::SQRTSDm' data-ref="llvm::X86::SQRTSDm" data-ref-filename="llvm..X86..SQRTSDm">SQRTSDm</a>:</td></tr>
<tr><th id="4895">4895</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSDr_Int" title='llvm::X86::SQRTSDr_Int' data-ref="llvm::X86::SQRTSDr_Int" data-ref-filename="llvm..X86..SQRTSDr_Int">SQRTSDr_Int</a>:</td></tr>
<tr><th id="4896">4896</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSDm_Int" title='llvm::X86::SQRTSDm_Int' data-ref="llvm::X86::SQRTSDm_Int" data-ref-filename="llvm..X86..SQRTSDm_Int">SQRTSDm_Int</a>:</td></tr>
<tr><th id="4897">4897</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4898">4898</th><td>  <i>// GPR</i></td></tr>
<tr><th id="4899">4899</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT32rm" title='llvm::X86::POPCNT32rm' data-ref="llvm::X86::POPCNT32rm" data-ref-filename="llvm..X86..POPCNT32rm">POPCNT32rm</a>:</td></tr>
<tr><th id="4900">4900</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT32rr" title='llvm::X86::POPCNT32rr' data-ref="llvm::X86::POPCNT32rr" data-ref-filename="llvm..X86..POPCNT32rr">POPCNT32rr</a>:</td></tr>
<tr><th id="4901">4901</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT64rm" title='llvm::X86::POPCNT64rm' data-ref="llvm::X86::POPCNT64rm" data-ref-filename="llvm..X86..POPCNT64rm">POPCNT64rm</a>:</td></tr>
<tr><th id="4902">4902</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::POPCNT64rr" title='llvm::X86::POPCNT64rr' data-ref="llvm::X86::POPCNT64rr" data-ref-filename="llvm..X86..POPCNT64rr">POPCNT64rr</a>:</td></tr>
<tr><th id="4903">4903</th><td>    <b>return</b> <a class="local col2 ref" href="#602Subtarget" title='Subtarget' data-ref="602Subtarget" data-ref-filename="602Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget18hasPOPCNTFalseDepsEv" title='llvm::X86Subtarget::hasPOPCNTFalseDeps' data-ref="_ZNK4llvm12X86Subtarget18hasPOPCNTFalseDepsEv" data-ref-filename="_ZNK4llvm12X86Subtarget18hasPOPCNTFalseDepsEv">hasPOPCNTFalseDeps</a>();</td></tr>
<tr><th id="4904">4904</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT32rm" title='llvm::X86::LZCNT32rm' data-ref="llvm::X86::LZCNT32rm" data-ref-filename="llvm..X86..LZCNT32rm">LZCNT32rm</a>:</td></tr>
<tr><th id="4905">4905</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT32rr" title='llvm::X86::LZCNT32rr' data-ref="llvm::X86::LZCNT32rr" data-ref-filename="llvm..X86..LZCNT32rr">LZCNT32rr</a>:</td></tr>
<tr><th id="4906">4906</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT64rm" title='llvm::X86::LZCNT64rm' data-ref="llvm::X86::LZCNT64rm" data-ref-filename="llvm..X86..LZCNT64rm">LZCNT64rm</a>:</td></tr>
<tr><th id="4907">4907</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LZCNT64rr" title='llvm::X86::LZCNT64rr' data-ref="llvm::X86::LZCNT64rr" data-ref-filename="llvm..X86..LZCNT64rr">LZCNT64rr</a>:</td></tr>
<tr><th id="4908">4908</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT32rm" title='llvm::X86::TZCNT32rm' data-ref="llvm::X86::TZCNT32rm" data-ref-filename="llvm..X86..TZCNT32rm">TZCNT32rm</a>:</td></tr>
<tr><th id="4909">4909</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT32rr" title='llvm::X86::TZCNT32rr' data-ref="llvm::X86::TZCNT32rr" data-ref-filename="llvm..X86..TZCNT32rr">TZCNT32rr</a>:</td></tr>
<tr><th id="4910">4910</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT64rm" title='llvm::X86::TZCNT64rm' data-ref="llvm::X86::TZCNT64rm" data-ref-filename="llvm..X86..TZCNT64rm">TZCNT64rm</a>:</td></tr>
<tr><th id="4911">4911</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TZCNT64rr" title='llvm::X86::TZCNT64rr' data-ref="llvm::X86::TZCNT64rr" data-ref-filename="llvm..X86..TZCNT64rr">TZCNT64rr</a>:</td></tr>
<tr><th id="4912">4912</th><td>    <b>return</b> <a class="local col2 ref" href="#602Subtarget" title='Subtarget' data-ref="602Subtarget" data-ref-filename="602Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget17hasLZCNTFalseDepsEv" title='llvm::X86Subtarget::hasLZCNTFalseDeps' data-ref="_ZNK4llvm12X86Subtarget17hasLZCNTFalseDepsEv" data-ref-filename="_ZNK4llvm12X86Subtarget17hasLZCNTFalseDepsEv">hasLZCNTFalseDeps</a>();</td></tr>
<tr><th id="4913">4913</th><td>  }</td></tr>
<tr><th id="4914">4914</th><td></td></tr>
<tr><th id="4915">4915</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4916">4916</th><td>}</td></tr>
<tr><th id="4917">4917</th><td></td></tr>
<tr><th id="4918">4918</th><td><i class="doc">/// Inform the BreakFalseDeps pass how many idle</i></td></tr>
<tr><th id="4919">4919</th><td><i class="doc">/// instructions we would like before a partial register update.</i></td></tr>
<tr><th id="4920">4920</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::getPartialRegUpdateClearance' data-ref="_ZNK4llvm12X86InstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">getPartialRegUpdateClearance</dfn>(</td></tr>
<tr><th id="4921">4921</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="604MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="604MI" data-ref-filename="604MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="605OpNum" title='OpNum' data-type='unsigned int' data-ref="605OpNum" data-ref-filename="605OpNum">OpNum</dfn>,</td></tr>
<tr><th id="4922">4922</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="606TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="606TRI" data-ref-filename="606TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4923">4923</th><td>  <b>if</b> (<a class="local col5 ref" href="#605OpNum" title='OpNum' data-ref="605OpNum" data-ref-filename="605OpNum">OpNum</a> != <var>0</var> || !<a class="tu ref fn" href="#_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb" title='hasPartialRegUpdate' data-use='c' data-ref="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb" data-ref-filename="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">hasPartialRegUpdate</a>(<a class="local col4 ref" href="#604MI" title='MI' data-ref="604MI" data-ref-filename="604MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>))</td></tr>
<tr><th id="4924">4924</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4925">4925</th><td></td></tr>
<tr><th id="4926">4926</th><td>  <i>// If MI is marked as reading Reg, the partial register update is wanted.</i></td></tr>
<tr><th id="4927">4927</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="607MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="607MO" data-ref-filename="607MO">MO</dfn> = <a class="local col4 ref" href="#604MI" title='MI' data-ref="604MI" data-ref-filename="604MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="4928">4928</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="608Reg" title='Reg' data-type='llvm::Register' data-ref="608Reg" data-ref-filename="608Reg">Reg</dfn> = <a class="local col7 ref" href="#607MO" title='MO' data-ref="607MO" data-ref-filename="607MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4929">4929</th><td>  <b>if</b> (<a class="local col8 ref" href="#608Reg" title='Reg' data-ref="608Reg" data-ref-filename="608Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="4930">4930</th><td>    <b>if</b> (<a class="local col7 ref" href="#607MO" title='MO' data-ref="607MO" data-ref-filename="607MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv" data-ref-filename="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>() || <a class="local col4 ref" href="#604MI" title='MI' data-ref="604MI" data-ref-filename="604MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20readsVirtualRegisterENS_8RegisterE" title='llvm::MachineInstr::readsVirtualRegister' data-ref="_ZNK4llvm12MachineInstr20readsVirtualRegisterENS_8RegisterE" data-ref-filename="_ZNK4llvm12MachineInstr20readsVirtualRegisterENS_8RegisterE">readsVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#608Reg" title='Reg' data-ref="608Reg" data-ref-filename="608Reg">Reg</a>))</td></tr>
<tr><th id="4931">4931</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4932">4932</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4933">4933</th><td>    <b>if</b> (<a class="local col4 ref" href="#604MI" title='MI' data-ref="604MI" data-ref-filename="604MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#608Reg" title='Reg' data-ref="608Reg" data-ref-filename="608Reg">Reg</a>, <a class="local col6 ref" href="#606TRI" title='TRI' data-ref="606TRI" data-ref-filename="606TRI">TRI</a>))</td></tr>
<tr><th id="4934">4934</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="4935">4935</th><td>  }</td></tr>
<tr><th id="4936">4936</th><td></td></tr>
<tr><th id="4937">4937</th><td>  <i>// If any instructions in the clearance range are reading Reg, insert a</i></td></tr>
<tr><th id="4938">4938</th><td><i>  // dependency breaking instruction, which is inexpensive and is likely to</i></td></tr>
<tr><th id="4939">4939</th><td><i>  // be hidden in other instruction's cycles.</i></td></tr>
<tr><th id="4940">4940</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#PartialRegUpdateClearance" title='PartialRegUpdateClearance' data-use='m' data-ref="PartialRegUpdateClearance" data-ref-filename="PartialRegUpdateClearance">PartialRegUpdateClearance</a>;</td></tr>
<tr><th id="4941">4941</th><td>}</td></tr>
<tr><th id="4942">4942</th><td></td></tr>
<tr><th id="4943">4943</th><td><i  data-doc="_ZL17hasUndefRegUpdatejjb">// Return true for any instruction the copies the high bits of the first source</i></td></tr>
<tr><th id="4944">4944</th><td><i  data-doc="_ZL17hasUndefRegUpdatejjb">// operand into the unused high bits of the destination operand.</i></td></tr>
<tr><th id="4945">4945</th><td><i  data-doc="_ZL17hasUndefRegUpdatejjb">// Also returns true for instructions that have two inputs where one may</i></td></tr>
<tr><th id="4946">4946</th><td><i  data-doc="_ZL17hasUndefRegUpdatejjb">// be undef and we want it to use the same register as the other input.</i></td></tr>
<tr><th id="4947">4947</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17hasUndefRegUpdatejjb" title='hasUndefRegUpdate' data-type='bool hasUndefRegUpdate(unsigned int Opcode, unsigned int OpNum, bool ForLoadFold = false)' data-ref="_ZL17hasUndefRegUpdatejjb" data-ref-filename="_ZL17hasUndefRegUpdatejjb">hasUndefRegUpdate</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="609Opcode" title='Opcode' data-type='unsigned int' data-ref="609Opcode" data-ref-filename="609Opcode">Opcode</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="610OpNum" title='OpNum' data-type='unsigned int' data-ref="610OpNum" data-ref-filename="610OpNum">OpNum</dfn>,</td></tr>
<tr><th id="4948">4948</th><td>                              <em>bool</em> <dfn class="local col1 decl" id="611ForLoadFold" title='ForLoadFold' data-type='bool' data-ref="611ForLoadFold" data-ref-filename="611ForLoadFold">ForLoadFold</dfn> = <b>false</b>) {</td></tr>
<tr><th id="4949">4949</th><td>  <i>// Set the OpNum parameter to the first source operand.</i></td></tr>
<tr><th id="4950">4950</th><td>  <b>switch</b> (<a class="local col9 ref" href="#609Opcode" title='Opcode' data-ref="609Opcode" data-ref-filename="609Opcode">Opcode</a>) {</td></tr>
<tr><th id="4951">4951</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_PUNPCKHBWirr" title='llvm::X86::MMX_PUNPCKHBWirr' data-ref="llvm::X86::MMX_PUNPCKHBWirr" data-ref-filename="llvm..X86..MMX_PUNPCKHBWirr">MMX_PUNPCKHBWirr</a>:</td></tr>
<tr><th id="4952">4952</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_PUNPCKHWDirr" title='llvm::X86::MMX_PUNPCKHWDirr' data-ref="llvm::X86::MMX_PUNPCKHWDirr" data-ref-filename="llvm..X86..MMX_PUNPCKHWDirr">MMX_PUNPCKHWDirr</a>:</td></tr>
<tr><th id="4953">4953</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_PUNPCKHDQirr" title='llvm::X86::MMX_PUNPCKHDQirr' data-ref="llvm::X86::MMX_PUNPCKHDQirr" data-ref-filename="llvm..X86..MMX_PUNPCKHDQirr">MMX_PUNPCKHDQirr</a>:</td></tr>
<tr><th id="4954">4954</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_PUNPCKLBWirr" title='llvm::X86::MMX_PUNPCKLBWirr' data-ref="llvm::X86::MMX_PUNPCKLBWirr" data-ref-filename="llvm..X86..MMX_PUNPCKLBWirr">MMX_PUNPCKLBWirr</a>:</td></tr>
<tr><th id="4955">4955</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_PUNPCKLWDirr" title='llvm::X86::MMX_PUNPCKLWDirr' data-ref="llvm::X86::MMX_PUNPCKLWDirr" data-ref-filename="llvm..X86..MMX_PUNPCKLWDirr">MMX_PUNPCKLWDirr</a>:</td></tr>
<tr><th id="4956">4956</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_PUNPCKLDQirr" title='llvm::X86::MMX_PUNPCKLDQirr' data-ref="llvm::X86::MMX_PUNPCKLDQirr" data-ref-filename="llvm..X86..MMX_PUNPCKLDQirr">MMX_PUNPCKLDQirr</a>:</td></tr>
<tr><th id="4957">4957</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHLPSrr" title='llvm::X86::MOVHLPSrr' data-ref="llvm::X86::MOVHLPSrr" data-ref-filename="llvm..X86..MOVHLPSrr">MOVHLPSrr</a>:</td></tr>
<tr><th id="4958">4958</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PACKSSWBrr" title='llvm::X86::PACKSSWBrr' data-ref="llvm::X86::PACKSSWBrr" data-ref-filename="llvm..X86..PACKSSWBrr">PACKSSWBrr</a>:</td></tr>
<tr><th id="4959">4959</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PACKUSWBrr" title='llvm::X86::PACKUSWBrr' data-ref="llvm::X86::PACKUSWBrr" data-ref-filename="llvm..X86..PACKUSWBrr">PACKUSWBrr</a>:</td></tr>
<tr><th id="4960">4960</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PACKSSDWrr" title='llvm::X86::PACKSSDWrr' data-ref="llvm::X86::PACKSSDWrr" data-ref-filename="llvm..X86..PACKSSDWrr">PACKSSDWrr</a>:</td></tr>
<tr><th id="4961">4961</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PACKUSDWrr" title='llvm::X86::PACKUSDWrr' data-ref="llvm::X86::PACKUSDWrr" data-ref-filename="llvm..X86..PACKUSDWrr">PACKUSDWrr</a>:</td></tr>
<tr><th id="4962">4962</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKHBWrr" title='llvm::X86::PUNPCKHBWrr' data-ref="llvm::X86::PUNPCKHBWrr" data-ref-filename="llvm..X86..PUNPCKHBWrr">PUNPCKHBWrr</a>:</td></tr>
<tr><th id="4963">4963</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKLBWrr" title='llvm::X86::PUNPCKLBWrr' data-ref="llvm::X86::PUNPCKLBWrr" data-ref-filename="llvm..X86..PUNPCKLBWrr">PUNPCKLBWrr</a>:</td></tr>
<tr><th id="4964">4964</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKHWDrr" title='llvm::X86::PUNPCKHWDrr' data-ref="llvm::X86::PUNPCKHWDrr" data-ref-filename="llvm..X86..PUNPCKHWDrr">PUNPCKHWDrr</a>:</td></tr>
<tr><th id="4965">4965</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKLWDrr" title='llvm::X86::PUNPCKLWDrr' data-ref="llvm::X86::PUNPCKLWDrr" data-ref-filename="llvm..X86..PUNPCKLWDrr">PUNPCKLWDrr</a>:</td></tr>
<tr><th id="4966">4966</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKHDQrr" title='llvm::X86::PUNPCKHDQrr' data-ref="llvm::X86::PUNPCKHDQrr" data-ref-filename="llvm..X86..PUNPCKHDQrr">PUNPCKHDQrr</a>:</td></tr>
<tr><th id="4967">4967</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKLDQrr" title='llvm::X86::PUNPCKLDQrr' data-ref="llvm::X86::PUNPCKLDQrr" data-ref-filename="llvm..X86..PUNPCKLDQrr">PUNPCKLDQrr</a>:</td></tr>
<tr><th id="4968">4968</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKHQDQrr" title='llvm::X86::PUNPCKHQDQrr' data-ref="llvm::X86::PUNPCKHQDQrr" data-ref-filename="llvm..X86..PUNPCKHQDQrr">PUNPCKHQDQrr</a>:</td></tr>
<tr><th id="4969">4969</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKLQDQrr" title='llvm::X86::PUNPCKLQDQrr' data-ref="llvm::X86::PUNPCKLQDQrr" data-ref-filename="llvm..X86..PUNPCKLQDQrr">PUNPCKLQDQrr</a>:</td></tr>
<tr><th id="4970">4970</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHUFPDrri" title='llvm::X86::SHUFPDrri' data-ref="llvm::X86::SHUFPDrri" data-ref-filename="llvm..X86..SHUFPDrri">SHUFPDrri</a>:</td></tr>
<tr><th id="4971">4971</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHUFPSrri" title='llvm::X86::SHUFPSrri' data-ref="llvm::X86::SHUFPSrri" data-ref-filename="llvm..X86..SHUFPSrri">SHUFPSrri</a>:</td></tr>
<tr><th id="4972">4972</th><td>    <i>// These instructions are sometimes used with an undef first or second</i></td></tr>
<tr><th id="4973">4973</th><td><i>    // source. Return true here so BreakFalseDeps will assign this source to the</i></td></tr>
<tr><th id="4974">4974</th><td><i>    // same register as the first source to avoid a false dependency.</i></td></tr>
<tr><th id="4975">4975</th><td><i>    // Operand 1 of these instructions is tied so they're separate from their</i></td></tr>
<tr><th id="4976">4976</th><td><i>    // VEX counterparts.</i></td></tr>
<tr><th id="4977">4977</th><td>    <b>return</b> <a class="local col0 ref" href="#610OpNum" title='OpNum' data-ref="610OpNum" data-ref-filename="610OpNum">OpNum</a> == <var>2</var> &amp;&amp; !<a class="local col1 ref" href="#611ForLoadFold" title='ForLoadFold' data-ref="611ForLoadFold" data-ref-filename="611ForLoadFold">ForLoadFold</a>;</td></tr>
<tr><th id="4978">4978</th><td></td></tr>
<tr><th id="4979">4979</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLHPSrr" title='llvm::X86::VMOVLHPSrr' data-ref="llvm::X86::VMOVLHPSrr" data-ref-filename="llvm..X86..VMOVLHPSrr">VMOVLHPSrr</a>:</td></tr>
<tr><th id="4980">4980</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLHPSZrr" title='llvm::X86::VMOVLHPSZrr' data-ref="llvm::X86::VMOVLHPSZrr" data-ref-filename="llvm..X86..VMOVLHPSZrr">VMOVLHPSZrr</a>:</td></tr>
<tr><th id="4981">4981</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPACKSSWBrr" title='llvm::X86::VPACKSSWBrr' data-ref="llvm::X86::VPACKSSWBrr" data-ref-filename="llvm..X86..VPACKSSWBrr">VPACKSSWBrr</a>:</td></tr>
<tr><th id="4982">4982</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPACKUSWBrr" title='llvm::X86::VPACKUSWBrr' data-ref="llvm::X86::VPACKUSWBrr" data-ref-filename="llvm..X86..VPACKUSWBrr">VPACKUSWBrr</a>:</td></tr>
<tr><th id="4983">4983</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPACKSSDWrr" title='llvm::X86::VPACKSSDWrr' data-ref="llvm::X86::VPACKSSDWrr" data-ref-filename="llvm..X86..VPACKSSDWrr">VPACKSSDWrr</a>:</td></tr>
<tr><th id="4984">4984</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPACKUSDWrr" title='llvm::X86::VPACKUSDWrr' data-ref="llvm::X86::VPACKUSDWrr" data-ref-filename="llvm..X86..VPACKUSDWrr">VPACKUSDWrr</a>:</td></tr>
<tr><th id="4985">4985</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPACKSSWBZ128rr" title='llvm::X86::VPACKSSWBZ128rr' data-ref="llvm::X86::VPACKSSWBZ128rr" data-ref-filename="llvm..X86..VPACKSSWBZ128rr">VPACKSSWBZ128rr</a>:</td></tr>
<tr><th id="4986">4986</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPACKUSWBZ128rr" title='llvm::X86::VPACKUSWBZ128rr' data-ref="llvm::X86::VPACKUSWBZ128rr" data-ref-filename="llvm..X86..VPACKUSWBZ128rr">VPACKUSWBZ128rr</a>:</td></tr>
<tr><th id="4987">4987</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPACKSSDWZ128rr" title='llvm::X86::VPACKSSDWZ128rr' data-ref="llvm::X86::VPACKSSDWZ128rr" data-ref-filename="llvm..X86..VPACKSSDWZ128rr">VPACKSSDWZ128rr</a>:</td></tr>
<tr><th id="4988">4988</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPACKUSDWZ128rr" title='llvm::X86::VPACKUSDWZ128rr' data-ref="llvm::X86::VPACKUSDWZ128rr" data-ref-filename="llvm..X86..VPACKUSDWZ128rr">VPACKUSDWZ128rr</a>:</td></tr>
<tr><th id="4989">4989</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERM2F128rr" title='llvm::X86::VPERM2F128rr' data-ref="llvm::X86::VPERM2F128rr" data-ref-filename="llvm..X86..VPERM2F128rr">VPERM2F128rr</a>:</td></tr>
<tr><th id="4990">4990</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERM2I128rr" title='llvm::X86::VPERM2I128rr' data-ref="llvm::X86::VPERM2I128rr" data-ref-filename="llvm..X86..VPERM2I128rr">VPERM2I128rr</a>:</td></tr>
<tr><th id="4991">4991</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFF32X4Z256rri" title='llvm::X86::VSHUFF32X4Z256rri' data-ref="llvm::X86::VSHUFF32X4Z256rri" data-ref-filename="llvm..X86..VSHUFF32X4Z256rri">VSHUFF32X4Z256rri</a>:</td></tr>
<tr><th id="4992">4992</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFF32X4Zrri" title='llvm::X86::VSHUFF32X4Zrri' data-ref="llvm::X86::VSHUFF32X4Zrri" data-ref-filename="llvm..X86..VSHUFF32X4Zrri">VSHUFF32X4Zrri</a>:</td></tr>
<tr><th id="4993">4993</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFF64X2Z256rri" title='llvm::X86::VSHUFF64X2Z256rri' data-ref="llvm::X86::VSHUFF64X2Z256rri" data-ref-filename="llvm..X86..VSHUFF64X2Z256rri">VSHUFF64X2Z256rri</a>:</td></tr>
<tr><th id="4994">4994</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFF64X2Zrri" title='llvm::X86::VSHUFF64X2Zrri' data-ref="llvm::X86::VSHUFF64X2Zrri" data-ref-filename="llvm..X86..VSHUFF64X2Zrri">VSHUFF64X2Zrri</a>:</td></tr>
<tr><th id="4995">4995</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFI32X4Z256rri" title='llvm::X86::VSHUFI32X4Z256rri' data-ref="llvm::X86::VSHUFI32X4Z256rri" data-ref-filename="llvm..X86..VSHUFI32X4Z256rri">VSHUFI32X4Z256rri</a>:</td></tr>
<tr><th id="4996">4996</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFI32X4Zrri" title='llvm::X86::VSHUFI32X4Zrri' data-ref="llvm::X86::VSHUFI32X4Zrri" data-ref-filename="llvm..X86..VSHUFI32X4Zrri">VSHUFI32X4Zrri</a>:</td></tr>
<tr><th id="4997">4997</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFI64X2Z256rri" title='llvm::X86::VSHUFI64X2Z256rri' data-ref="llvm::X86::VSHUFI64X2Z256rri" data-ref-filename="llvm..X86..VSHUFI64X2Z256rri">VSHUFI64X2Z256rri</a>:</td></tr>
<tr><th id="4998">4998</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSHUFI64X2Zrri" title='llvm::X86::VSHUFI64X2Zrri' data-ref="llvm::X86::VSHUFI64X2Zrri" data-ref-filename="llvm..X86..VSHUFI64X2Zrri">VSHUFI64X2Zrri</a>:</td></tr>
<tr><th id="4999">4999</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHBWrr" title='llvm::X86::VPUNPCKHBWrr' data-ref="llvm::X86::VPUNPCKHBWrr" data-ref-filename="llvm..X86..VPUNPCKHBWrr">VPUNPCKHBWrr</a>:</td></tr>
<tr><th id="5000">5000</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLBWrr" title='llvm::X86::VPUNPCKLBWrr' data-ref="llvm::X86::VPUNPCKLBWrr" data-ref-filename="llvm..X86..VPUNPCKLBWrr">VPUNPCKLBWrr</a>:</td></tr>
<tr><th id="5001">5001</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHBWYrr" title='llvm::X86::VPUNPCKHBWYrr' data-ref="llvm::X86::VPUNPCKHBWYrr" data-ref-filename="llvm..X86..VPUNPCKHBWYrr">VPUNPCKHBWYrr</a>:</td></tr>
<tr><th id="5002">5002</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLBWYrr" title='llvm::X86::VPUNPCKLBWYrr' data-ref="llvm::X86::VPUNPCKLBWYrr" data-ref-filename="llvm..X86..VPUNPCKLBWYrr">VPUNPCKLBWYrr</a>:</td></tr>
<tr><th id="5003">5003</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHBWZ128rr" title='llvm::X86::VPUNPCKHBWZ128rr' data-ref="llvm::X86::VPUNPCKHBWZ128rr" data-ref-filename="llvm..X86..VPUNPCKHBWZ128rr">VPUNPCKHBWZ128rr</a>:</td></tr>
<tr><th id="5004">5004</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLBWZ128rr" title='llvm::X86::VPUNPCKLBWZ128rr' data-ref="llvm::X86::VPUNPCKLBWZ128rr" data-ref-filename="llvm..X86..VPUNPCKLBWZ128rr">VPUNPCKLBWZ128rr</a>:</td></tr>
<tr><th id="5005">5005</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHBWZ256rr" title='llvm::X86::VPUNPCKHBWZ256rr' data-ref="llvm::X86::VPUNPCKHBWZ256rr" data-ref-filename="llvm..X86..VPUNPCKHBWZ256rr">VPUNPCKHBWZ256rr</a>:</td></tr>
<tr><th id="5006">5006</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLBWZ256rr" title='llvm::X86::VPUNPCKLBWZ256rr' data-ref="llvm::X86::VPUNPCKLBWZ256rr" data-ref-filename="llvm..X86..VPUNPCKLBWZ256rr">VPUNPCKLBWZ256rr</a>:</td></tr>
<tr><th id="5007">5007</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHBWZrr" title='llvm::X86::VPUNPCKHBWZrr' data-ref="llvm::X86::VPUNPCKHBWZrr" data-ref-filename="llvm..X86..VPUNPCKHBWZrr">VPUNPCKHBWZrr</a>:</td></tr>
<tr><th id="5008">5008</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLBWZrr" title='llvm::X86::VPUNPCKLBWZrr' data-ref="llvm::X86::VPUNPCKLBWZrr" data-ref-filename="llvm..X86..VPUNPCKLBWZrr">VPUNPCKLBWZrr</a>:</td></tr>
<tr><th id="5009">5009</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHWDrr" title='llvm::X86::VPUNPCKHWDrr' data-ref="llvm::X86::VPUNPCKHWDrr" data-ref-filename="llvm..X86..VPUNPCKHWDrr">VPUNPCKHWDrr</a>:</td></tr>
<tr><th id="5010">5010</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLWDrr" title='llvm::X86::VPUNPCKLWDrr' data-ref="llvm::X86::VPUNPCKLWDrr" data-ref-filename="llvm..X86..VPUNPCKLWDrr">VPUNPCKLWDrr</a>:</td></tr>
<tr><th id="5011">5011</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHWDYrr" title='llvm::X86::VPUNPCKHWDYrr' data-ref="llvm::X86::VPUNPCKHWDYrr" data-ref-filename="llvm..X86..VPUNPCKHWDYrr">VPUNPCKHWDYrr</a>:</td></tr>
<tr><th id="5012">5012</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLWDYrr" title='llvm::X86::VPUNPCKLWDYrr' data-ref="llvm::X86::VPUNPCKLWDYrr" data-ref-filename="llvm..X86..VPUNPCKLWDYrr">VPUNPCKLWDYrr</a>:</td></tr>
<tr><th id="5013">5013</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHWDZ128rr" title='llvm::X86::VPUNPCKHWDZ128rr' data-ref="llvm::X86::VPUNPCKHWDZ128rr" data-ref-filename="llvm..X86..VPUNPCKHWDZ128rr">VPUNPCKHWDZ128rr</a>:</td></tr>
<tr><th id="5014">5014</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLWDZ128rr" title='llvm::X86::VPUNPCKLWDZ128rr' data-ref="llvm::X86::VPUNPCKLWDZ128rr" data-ref-filename="llvm..X86..VPUNPCKLWDZ128rr">VPUNPCKLWDZ128rr</a>:</td></tr>
<tr><th id="5015">5015</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHWDZ256rr" title='llvm::X86::VPUNPCKHWDZ256rr' data-ref="llvm::X86::VPUNPCKHWDZ256rr" data-ref-filename="llvm..X86..VPUNPCKHWDZ256rr">VPUNPCKHWDZ256rr</a>:</td></tr>
<tr><th id="5016">5016</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLWDZ256rr" title='llvm::X86::VPUNPCKLWDZ256rr' data-ref="llvm::X86::VPUNPCKLWDZ256rr" data-ref-filename="llvm..X86..VPUNPCKLWDZ256rr">VPUNPCKLWDZ256rr</a>:</td></tr>
<tr><th id="5017">5017</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHWDZrr" title='llvm::X86::VPUNPCKHWDZrr' data-ref="llvm::X86::VPUNPCKHWDZrr" data-ref-filename="llvm..X86..VPUNPCKHWDZrr">VPUNPCKHWDZrr</a>:</td></tr>
<tr><th id="5018">5018</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLWDZrr" title='llvm::X86::VPUNPCKLWDZrr' data-ref="llvm::X86::VPUNPCKLWDZrr" data-ref-filename="llvm..X86..VPUNPCKLWDZrr">VPUNPCKLWDZrr</a>:</td></tr>
<tr><th id="5019">5019</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQrr" title='llvm::X86::VPUNPCKHDQrr' data-ref="llvm::X86::VPUNPCKHDQrr" data-ref-filename="llvm..X86..VPUNPCKHDQrr">VPUNPCKHDQrr</a>:</td></tr>
<tr><th id="5020">5020</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQrr" title='llvm::X86::VPUNPCKLDQrr' data-ref="llvm::X86::VPUNPCKLDQrr" data-ref-filename="llvm..X86..VPUNPCKLDQrr">VPUNPCKLDQrr</a>:</td></tr>
<tr><th id="5021">5021</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQYrr" title='llvm::X86::VPUNPCKHDQYrr' data-ref="llvm::X86::VPUNPCKHDQYrr" data-ref-filename="llvm..X86..VPUNPCKHDQYrr">VPUNPCKHDQYrr</a>:</td></tr>
<tr><th id="5022">5022</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQYrr" title='llvm::X86::VPUNPCKLDQYrr' data-ref="llvm::X86::VPUNPCKLDQYrr" data-ref-filename="llvm..X86..VPUNPCKLDQYrr">VPUNPCKLDQYrr</a>:</td></tr>
<tr><th id="5023">5023</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQZ128rr" title='llvm::X86::VPUNPCKHDQZ128rr' data-ref="llvm::X86::VPUNPCKHDQZ128rr" data-ref-filename="llvm..X86..VPUNPCKHDQZ128rr">VPUNPCKHDQZ128rr</a>:</td></tr>
<tr><th id="5024">5024</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQZ128rr" title='llvm::X86::VPUNPCKLDQZ128rr' data-ref="llvm::X86::VPUNPCKLDQZ128rr" data-ref-filename="llvm..X86..VPUNPCKLDQZ128rr">VPUNPCKLDQZ128rr</a>:</td></tr>
<tr><th id="5025">5025</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQZ256rr" title='llvm::X86::VPUNPCKHDQZ256rr' data-ref="llvm::X86::VPUNPCKHDQZ256rr" data-ref-filename="llvm..X86..VPUNPCKHDQZ256rr">VPUNPCKHDQZ256rr</a>:</td></tr>
<tr><th id="5026">5026</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQZ256rr" title='llvm::X86::VPUNPCKLDQZ256rr' data-ref="llvm::X86::VPUNPCKLDQZ256rr" data-ref-filename="llvm..X86..VPUNPCKLDQZ256rr">VPUNPCKLDQZ256rr</a>:</td></tr>
<tr><th id="5027">5027</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQZrr" title='llvm::X86::VPUNPCKHDQZrr' data-ref="llvm::X86::VPUNPCKHDQZrr" data-ref-filename="llvm..X86..VPUNPCKHDQZrr">VPUNPCKHDQZrr</a>:</td></tr>
<tr><th id="5028">5028</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQZrr" title='llvm::X86::VPUNPCKLDQZrr' data-ref="llvm::X86::VPUNPCKLDQZrr" data-ref-filename="llvm..X86..VPUNPCKLDQZrr">VPUNPCKLDQZrr</a>:</td></tr>
<tr><th id="5029">5029</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQrr" title='llvm::X86::VPUNPCKHQDQrr' data-ref="llvm::X86::VPUNPCKHQDQrr" data-ref-filename="llvm..X86..VPUNPCKHQDQrr">VPUNPCKHQDQrr</a>:</td></tr>
<tr><th id="5030">5030</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQrr" title='llvm::X86::VPUNPCKLQDQrr' data-ref="llvm::X86::VPUNPCKLQDQrr" data-ref-filename="llvm..X86..VPUNPCKLQDQrr">VPUNPCKLQDQrr</a>:</td></tr>
<tr><th id="5031">5031</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQYrr" title='llvm::X86::VPUNPCKHQDQYrr' data-ref="llvm::X86::VPUNPCKHQDQYrr" data-ref-filename="llvm..X86..VPUNPCKHQDQYrr">VPUNPCKHQDQYrr</a>:</td></tr>
<tr><th id="5032">5032</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQYrr" title='llvm::X86::VPUNPCKLQDQYrr' data-ref="llvm::X86::VPUNPCKLQDQYrr" data-ref-filename="llvm..X86..VPUNPCKLQDQYrr">VPUNPCKLQDQYrr</a>:</td></tr>
<tr><th id="5033">5033</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQZ128rr" title='llvm::X86::VPUNPCKHQDQZ128rr' data-ref="llvm::X86::VPUNPCKHQDQZ128rr" data-ref-filename="llvm..X86..VPUNPCKHQDQZ128rr">VPUNPCKHQDQZ128rr</a>:</td></tr>
<tr><th id="5034">5034</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQZ128rr" title='llvm::X86::VPUNPCKLQDQZ128rr' data-ref="llvm::X86::VPUNPCKLQDQZ128rr" data-ref-filename="llvm..X86..VPUNPCKLQDQZ128rr">VPUNPCKLQDQZ128rr</a>:</td></tr>
<tr><th id="5035">5035</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQZ256rr" title='llvm::X86::VPUNPCKHQDQZ256rr' data-ref="llvm::X86::VPUNPCKHQDQZ256rr" data-ref-filename="llvm..X86..VPUNPCKHQDQZ256rr">VPUNPCKHQDQZ256rr</a>:</td></tr>
<tr><th id="5036">5036</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQZ256rr" title='llvm::X86::VPUNPCKLQDQZ256rr' data-ref="llvm::X86::VPUNPCKLQDQZ256rr" data-ref-filename="llvm..X86..VPUNPCKLQDQZ256rr">VPUNPCKLQDQZ256rr</a>:</td></tr>
<tr><th id="5037">5037</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQZrr" title='llvm::X86::VPUNPCKHQDQZrr' data-ref="llvm::X86::VPUNPCKHQDQZrr" data-ref-filename="llvm..X86..VPUNPCKHQDQZrr">VPUNPCKHQDQZrr</a>:</td></tr>
<tr><th id="5038">5038</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQZrr" title='llvm::X86::VPUNPCKLQDQZrr' data-ref="llvm::X86::VPUNPCKLQDQZrr" data-ref-filename="llvm..X86..VPUNPCKLQDQZrr">VPUNPCKLQDQZrr</a>:</td></tr>
<tr><th id="5039">5039</th><td>    <i>// These instructions are sometimes used with an undef first or second</i></td></tr>
<tr><th id="5040">5040</th><td><i>    // source. Return true here so BreakFalseDeps will assign this source to the</i></td></tr>
<tr><th id="5041">5041</th><td><i>    // same register as the first source to avoid a false dependency.</i></td></tr>
<tr><th id="5042">5042</th><td>    <b>return</b> (<a class="local col0 ref" href="#610OpNum" title='OpNum' data-ref="610OpNum" data-ref-filename="610OpNum">OpNum</a> == <var>1</var> || <a class="local col0 ref" href="#610OpNum" title='OpNum' data-ref="610OpNum" data-ref-filename="610OpNum">OpNum</a> == <var>2</var>) &amp;&amp; !<a class="local col1 ref" href="#611ForLoadFold" title='ForLoadFold' data-ref="611ForLoadFold" data-ref-filename="611ForLoadFold">ForLoadFold</a>;</td></tr>
<tr><th id="5043">5043</th><td></td></tr>
<tr><th id="5044">5044</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SSrr" title='llvm::X86::VCVTSI2SSrr' data-ref="llvm::X86::VCVTSI2SSrr" data-ref-filename="llvm..X86..VCVTSI2SSrr">VCVTSI2SSrr</a>:</td></tr>
<tr><th id="5045">5045</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SSrm" title='llvm::X86::VCVTSI2SSrm' data-ref="llvm::X86::VCVTSI2SSrm" data-ref-filename="llvm..X86..VCVTSI2SSrm">VCVTSI2SSrm</a>:</td></tr>
<tr><th id="5046">5046</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SSrr_Int" title='llvm::X86::VCVTSI2SSrr_Int' data-ref="llvm::X86::VCVTSI2SSrr_Int" data-ref-filename="llvm..X86..VCVTSI2SSrr_Int">VCVTSI2SSrr_Int</a>:</td></tr>
<tr><th id="5047">5047</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SSrm_Int" title='llvm::X86::VCVTSI2SSrm_Int' data-ref="llvm::X86::VCVTSI2SSrm_Int" data-ref-filename="llvm..X86..VCVTSI2SSrm_Int">VCVTSI2SSrm_Int</a>:</td></tr>
<tr><th id="5048">5048</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SSrr" title='llvm::X86::VCVTSI642SSrr' data-ref="llvm::X86::VCVTSI642SSrr" data-ref-filename="llvm..X86..VCVTSI642SSrr">VCVTSI642SSrr</a>:</td></tr>
<tr><th id="5049">5049</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SSrm" title='llvm::X86::VCVTSI642SSrm' data-ref="llvm::X86::VCVTSI642SSrm" data-ref-filename="llvm..X86..VCVTSI642SSrm">VCVTSI642SSrm</a>:</td></tr>
<tr><th id="5050">5050</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SSrr_Int" title='llvm::X86::VCVTSI642SSrr_Int' data-ref="llvm::X86::VCVTSI642SSrr_Int" data-ref-filename="llvm..X86..VCVTSI642SSrr_Int">VCVTSI642SSrr_Int</a>:</td></tr>
<tr><th id="5051">5051</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SSrm_Int" title='llvm::X86::VCVTSI642SSrm_Int' data-ref="llvm::X86::VCVTSI642SSrm_Int" data-ref-filename="llvm..X86..VCVTSI642SSrm_Int">VCVTSI642SSrm_Int</a>:</td></tr>
<tr><th id="5052">5052</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SDrr" title='llvm::X86::VCVTSI2SDrr' data-ref="llvm::X86::VCVTSI2SDrr" data-ref-filename="llvm..X86..VCVTSI2SDrr">VCVTSI2SDrr</a>:</td></tr>
<tr><th id="5053">5053</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SDrm" title='llvm::X86::VCVTSI2SDrm' data-ref="llvm::X86::VCVTSI2SDrm" data-ref-filename="llvm..X86..VCVTSI2SDrm">VCVTSI2SDrm</a>:</td></tr>
<tr><th id="5054">5054</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SDrr_Int" title='llvm::X86::VCVTSI2SDrr_Int' data-ref="llvm::X86::VCVTSI2SDrr_Int" data-ref-filename="llvm..X86..VCVTSI2SDrr_Int">VCVTSI2SDrr_Int</a>:</td></tr>
<tr><th id="5055">5055</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SDrm_Int" title='llvm::X86::VCVTSI2SDrm_Int' data-ref="llvm::X86::VCVTSI2SDrm_Int" data-ref-filename="llvm..X86..VCVTSI2SDrm_Int">VCVTSI2SDrm_Int</a>:</td></tr>
<tr><th id="5056">5056</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SDrr" title='llvm::X86::VCVTSI642SDrr' data-ref="llvm::X86::VCVTSI642SDrr" data-ref-filename="llvm..X86..VCVTSI642SDrr">VCVTSI642SDrr</a>:</td></tr>
<tr><th id="5057">5057</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SDrm" title='llvm::X86::VCVTSI642SDrm' data-ref="llvm::X86::VCVTSI642SDrm" data-ref-filename="llvm..X86..VCVTSI642SDrm">VCVTSI642SDrm</a>:</td></tr>
<tr><th id="5058">5058</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SDrr_Int" title='llvm::X86::VCVTSI642SDrr_Int' data-ref="llvm::X86::VCVTSI642SDrr_Int" data-ref-filename="llvm..X86..VCVTSI642SDrr_Int">VCVTSI642SDrr_Int</a>:</td></tr>
<tr><th id="5059">5059</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SDrm_Int" title='llvm::X86::VCVTSI642SDrm_Int' data-ref="llvm::X86::VCVTSI642SDrm_Int" data-ref-filename="llvm..X86..VCVTSI642SDrm_Int">VCVTSI642SDrm_Int</a>:</td></tr>
<tr><th id="5060">5060</th><td>  <i>// AVX-512</i></td></tr>
<tr><th id="5061">5061</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SSZrr" title='llvm::X86::VCVTSI2SSZrr' data-ref="llvm::X86::VCVTSI2SSZrr" data-ref-filename="llvm..X86..VCVTSI2SSZrr">VCVTSI2SSZrr</a>:</td></tr>
<tr><th id="5062">5062</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SSZrm" title='llvm::X86::VCVTSI2SSZrm' data-ref="llvm::X86::VCVTSI2SSZrm" data-ref-filename="llvm..X86..VCVTSI2SSZrm">VCVTSI2SSZrm</a>:</td></tr>
<tr><th id="5063">5063</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SSZrr_Int" title='llvm::X86::VCVTSI2SSZrr_Int' data-ref="llvm::X86::VCVTSI2SSZrr_Int" data-ref-filename="llvm..X86..VCVTSI2SSZrr_Int">VCVTSI2SSZrr_Int</a>:</td></tr>
<tr><th id="5064">5064</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SSZrrb_Int" title='llvm::X86::VCVTSI2SSZrrb_Int' data-ref="llvm::X86::VCVTSI2SSZrrb_Int" data-ref-filename="llvm..X86..VCVTSI2SSZrrb_Int">VCVTSI2SSZrrb_Int</a>:</td></tr>
<tr><th id="5065">5065</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SSZrm_Int" title='llvm::X86::VCVTSI2SSZrm_Int' data-ref="llvm::X86::VCVTSI2SSZrm_Int" data-ref-filename="llvm..X86..VCVTSI2SSZrm_Int">VCVTSI2SSZrm_Int</a>:</td></tr>
<tr><th id="5066">5066</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SSZrr" title='llvm::X86::VCVTSI642SSZrr' data-ref="llvm::X86::VCVTSI642SSZrr" data-ref-filename="llvm..X86..VCVTSI642SSZrr">VCVTSI642SSZrr</a>:</td></tr>
<tr><th id="5067">5067</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SSZrm" title='llvm::X86::VCVTSI642SSZrm' data-ref="llvm::X86::VCVTSI642SSZrm" data-ref-filename="llvm..X86..VCVTSI642SSZrm">VCVTSI642SSZrm</a>:</td></tr>
<tr><th id="5068">5068</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SSZrr_Int" title='llvm::X86::VCVTSI642SSZrr_Int' data-ref="llvm::X86::VCVTSI642SSZrr_Int" data-ref-filename="llvm..X86..VCVTSI642SSZrr_Int">VCVTSI642SSZrr_Int</a>:</td></tr>
<tr><th id="5069">5069</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SSZrrb_Int" title='llvm::X86::VCVTSI642SSZrrb_Int' data-ref="llvm::X86::VCVTSI642SSZrrb_Int" data-ref-filename="llvm..X86..VCVTSI642SSZrrb_Int">VCVTSI642SSZrrb_Int</a>:</td></tr>
<tr><th id="5070">5070</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SSZrm_Int" title='llvm::X86::VCVTSI642SSZrm_Int' data-ref="llvm::X86::VCVTSI642SSZrm_Int" data-ref-filename="llvm..X86..VCVTSI642SSZrm_Int">VCVTSI642SSZrm_Int</a>:</td></tr>
<tr><th id="5071">5071</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SDZrr" title='llvm::X86::VCVTSI2SDZrr' data-ref="llvm::X86::VCVTSI2SDZrr" data-ref-filename="llvm..X86..VCVTSI2SDZrr">VCVTSI2SDZrr</a>:</td></tr>
<tr><th id="5072">5072</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SDZrm" title='llvm::X86::VCVTSI2SDZrm' data-ref="llvm::X86::VCVTSI2SDZrm" data-ref-filename="llvm..X86..VCVTSI2SDZrm">VCVTSI2SDZrm</a>:</td></tr>
<tr><th id="5073">5073</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SDZrr_Int" title='llvm::X86::VCVTSI2SDZrr_Int' data-ref="llvm::X86::VCVTSI2SDZrr_Int" data-ref-filename="llvm..X86..VCVTSI2SDZrr_Int">VCVTSI2SDZrr_Int</a>:</td></tr>
<tr><th id="5074">5074</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI2SDZrm_Int" title='llvm::X86::VCVTSI2SDZrm_Int' data-ref="llvm::X86::VCVTSI2SDZrm_Int" data-ref-filename="llvm..X86..VCVTSI2SDZrm_Int">VCVTSI2SDZrm_Int</a>:</td></tr>
<tr><th id="5075">5075</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SDZrr" title='llvm::X86::VCVTSI642SDZrr' data-ref="llvm::X86::VCVTSI642SDZrr" data-ref-filename="llvm..X86..VCVTSI642SDZrr">VCVTSI642SDZrr</a>:</td></tr>
<tr><th id="5076">5076</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SDZrm" title='llvm::X86::VCVTSI642SDZrm' data-ref="llvm::X86::VCVTSI642SDZrm" data-ref-filename="llvm..X86..VCVTSI642SDZrm">VCVTSI642SDZrm</a>:</td></tr>
<tr><th id="5077">5077</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SDZrr_Int" title='llvm::X86::VCVTSI642SDZrr_Int' data-ref="llvm::X86::VCVTSI642SDZrr_Int" data-ref-filename="llvm..X86..VCVTSI642SDZrr_Int">VCVTSI642SDZrr_Int</a>:</td></tr>
<tr><th id="5078">5078</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SDZrrb_Int" title='llvm::X86::VCVTSI642SDZrrb_Int' data-ref="llvm::X86::VCVTSI642SDZrrb_Int" data-ref-filename="llvm..X86..VCVTSI642SDZrrb_Int">VCVTSI642SDZrrb_Int</a>:</td></tr>
<tr><th id="5079">5079</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSI642SDZrm_Int" title='llvm::X86::VCVTSI642SDZrm_Int' data-ref="llvm::X86::VCVTSI642SDZrm_Int" data-ref-filename="llvm..X86..VCVTSI642SDZrm_Int">VCVTSI642SDZrm_Int</a>:</td></tr>
<tr><th id="5080">5080</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI2SSZrr" title='llvm::X86::VCVTUSI2SSZrr' data-ref="llvm::X86::VCVTUSI2SSZrr" data-ref-filename="llvm..X86..VCVTUSI2SSZrr">VCVTUSI2SSZrr</a>:</td></tr>
<tr><th id="5081">5081</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI2SSZrm" title='llvm::X86::VCVTUSI2SSZrm' data-ref="llvm::X86::VCVTUSI2SSZrm" data-ref-filename="llvm..X86..VCVTUSI2SSZrm">VCVTUSI2SSZrm</a>:</td></tr>
<tr><th id="5082">5082</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI2SSZrr_Int" title='llvm::X86::VCVTUSI2SSZrr_Int' data-ref="llvm::X86::VCVTUSI2SSZrr_Int" data-ref-filename="llvm..X86..VCVTUSI2SSZrr_Int">VCVTUSI2SSZrr_Int</a>:</td></tr>
<tr><th id="5083">5083</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI2SSZrrb_Int" title='llvm::X86::VCVTUSI2SSZrrb_Int' data-ref="llvm::X86::VCVTUSI2SSZrrb_Int" data-ref-filename="llvm..X86..VCVTUSI2SSZrrb_Int">VCVTUSI2SSZrrb_Int</a>:</td></tr>
<tr><th id="5084">5084</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI2SSZrm_Int" title='llvm::X86::VCVTUSI2SSZrm_Int' data-ref="llvm::X86::VCVTUSI2SSZrm_Int" data-ref-filename="llvm..X86..VCVTUSI2SSZrm_Int">VCVTUSI2SSZrm_Int</a>:</td></tr>
<tr><th id="5085">5085</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SSZrr" title='llvm::X86::VCVTUSI642SSZrr' data-ref="llvm::X86::VCVTUSI642SSZrr" data-ref-filename="llvm..X86..VCVTUSI642SSZrr">VCVTUSI642SSZrr</a>:</td></tr>
<tr><th id="5086">5086</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SSZrm" title='llvm::X86::VCVTUSI642SSZrm' data-ref="llvm::X86::VCVTUSI642SSZrm" data-ref-filename="llvm..X86..VCVTUSI642SSZrm">VCVTUSI642SSZrm</a>:</td></tr>
<tr><th id="5087">5087</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SSZrr_Int" title='llvm::X86::VCVTUSI642SSZrr_Int' data-ref="llvm::X86::VCVTUSI642SSZrr_Int" data-ref-filename="llvm..X86..VCVTUSI642SSZrr_Int">VCVTUSI642SSZrr_Int</a>:</td></tr>
<tr><th id="5088">5088</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SSZrrb_Int" title='llvm::X86::VCVTUSI642SSZrrb_Int' data-ref="llvm::X86::VCVTUSI642SSZrrb_Int" data-ref-filename="llvm..X86..VCVTUSI642SSZrrb_Int">VCVTUSI642SSZrrb_Int</a>:</td></tr>
<tr><th id="5089">5089</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SSZrm_Int" title='llvm::X86::VCVTUSI642SSZrm_Int' data-ref="llvm::X86::VCVTUSI642SSZrm_Int" data-ref-filename="llvm..X86..VCVTUSI642SSZrm_Int">VCVTUSI642SSZrm_Int</a>:</td></tr>
<tr><th id="5090">5090</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI2SDZrr" title='llvm::X86::VCVTUSI2SDZrr' data-ref="llvm::X86::VCVTUSI2SDZrr" data-ref-filename="llvm..X86..VCVTUSI2SDZrr">VCVTUSI2SDZrr</a>:</td></tr>
<tr><th id="5091">5091</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI2SDZrm" title='llvm::X86::VCVTUSI2SDZrm' data-ref="llvm::X86::VCVTUSI2SDZrm" data-ref-filename="llvm..X86..VCVTUSI2SDZrm">VCVTUSI2SDZrm</a>:</td></tr>
<tr><th id="5092">5092</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI2SDZrr_Int" title='llvm::X86::VCVTUSI2SDZrr_Int' data-ref="llvm::X86::VCVTUSI2SDZrr_Int" data-ref-filename="llvm..X86..VCVTUSI2SDZrr_Int">VCVTUSI2SDZrr_Int</a>:</td></tr>
<tr><th id="5093">5093</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI2SDZrm_Int" title='llvm::X86::VCVTUSI2SDZrm_Int' data-ref="llvm::X86::VCVTUSI2SDZrm_Int" data-ref-filename="llvm..X86..VCVTUSI2SDZrm_Int">VCVTUSI2SDZrm_Int</a>:</td></tr>
<tr><th id="5094">5094</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SDZrr" title='llvm::X86::VCVTUSI642SDZrr' data-ref="llvm::X86::VCVTUSI642SDZrr" data-ref-filename="llvm..X86..VCVTUSI642SDZrr">VCVTUSI642SDZrr</a>:</td></tr>
<tr><th id="5095">5095</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SDZrm" title='llvm::X86::VCVTUSI642SDZrm' data-ref="llvm::X86::VCVTUSI642SDZrm" data-ref-filename="llvm..X86..VCVTUSI642SDZrm">VCVTUSI642SDZrm</a>:</td></tr>
<tr><th id="5096">5096</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SDZrr_Int" title='llvm::X86::VCVTUSI642SDZrr_Int' data-ref="llvm::X86::VCVTUSI642SDZrr_Int" data-ref-filename="llvm..X86..VCVTUSI642SDZrr_Int">VCVTUSI642SDZrr_Int</a>:</td></tr>
<tr><th id="5097">5097</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SDZrrb_Int" title='llvm::X86::VCVTUSI642SDZrrb_Int' data-ref="llvm::X86::VCVTUSI642SDZrrb_Int" data-ref-filename="llvm..X86..VCVTUSI642SDZrrb_Int">VCVTUSI642SDZrrb_Int</a>:</td></tr>
<tr><th id="5098">5098</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTUSI642SDZrm_Int" title='llvm::X86::VCVTUSI642SDZrm_Int' data-ref="llvm::X86::VCVTUSI642SDZrm_Int" data-ref-filename="llvm..X86..VCVTUSI642SDZrm_Int">VCVTUSI642SDZrm_Int</a>:</td></tr>
<tr><th id="5099">5099</th><td>    <i>// Load folding won't effect the undef register update since the input is</i></td></tr>
<tr><th id="5100">5100</th><td><i>    // a GPR.</i></td></tr>
<tr><th id="5101">5101</th><td>    <b>return</b> <a class="local col0 ref" href="#610OpNum" title='OpNum' data-ref="610OpNum" data-ref-filename="610OpNum">OpNum</a> == <var>1</var> &amp;&amp; !<a class="local col1 ref" href="#611ForLoadFold" title='ForLoadFold' data-ref="611ForLoadFold" data-ref-filename="611ForLoadFold">ForLoadFold</a>;</td></tr>
<tr><th id="5102">5102</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSrr" title='llvm::X86::VCVTSD2SSrr' data-ref="llvm::X86::VCVTSD2SSrr" data-ref-filename="llvm..X86..VCVTSD2SSrr">VCVTSD2SSrr</a>:</td></tr>
<tr><th id="5103">5103</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSrm" title='llvm::X86::VCVTSD2SSrm' data-ref="llvm::X86::VCVTSD2SSrm" data-ref-filename="llvm..X86..VCVTSD2SSrm">VCVTSD2SSrm</a>:</td></tr>
<tr><th id="5104">5104</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSrr_Int" title='llvm::X86::VCVTSD2SSrr_Int' data-ref="llvm::X86::VCVTSD2SSrr_Int" data-ref-filename="llvm..X86..VCVTSD2SSrr_Int">VCVTSD2SSrr_Int</a>:</td></tr>
<tr><th id="5105">5105</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSrm_Int" title='llvm::X86::VCVTSD2SSrm_Int' data-ref="llvm::X86::VCVTSD2SSrm_Int" data-ref-filename="llvm..X86..VCVTSD2SSrm_Int">VCVTSD2SSrm_Int</a>:</td></tr>
<tr><th id="5106">5106</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDrr" title='llvm::X86::VCVTSS2SDrr' data-ref="llvm::X86::VCVTSS2SDrr" data-ref-filename="llvm..X86..VCVTSS2SDrr">VCVTSS2SDrr</a>:</td></tr>
<tr><th id="5107">5107</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDrm" title='llvm::X86::VCVTSS2SDrm' data-ref="llvm::X86::VCVTSS2SDrm" data-ref-filename="llvm..X86..VCVTSS2SDrm">VCVTSS2SDrm</a>:</td></tr>
<tr><th id="5108">5108</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDrr_Int" title='llvm::X86::VCVTSS2SDrr_Int' data-ref="llvm::X86::VCVTSS2SDrr_Int" data-ref-filename="llvm..X86..VCVTSS2SDrr_Int">VCVTSS2SDrr_Int</a>:</td></tr>
<tr><th id="5109">5109</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDrm_Int" title='llvm::X86::VCVTSS2SDrm_Int' data-ref="llvm::X86::VCVTSS2SDrm_Int" data-ref-filename="llvm..X86..VCVTSS2SDrm_Int">VCVTSS2SDrm_Int</a>:</td></tr>
<tr><th id="5110">5110</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCPSSr" title='llvm::X86::VRCPSSr' data-ref="llvm::X86::VRCPSSr" data-ref-filename="llvm..X86..VRCPSSr">VRCPSSr</a>:</td></tr>
<tr><th id="5111">5111</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCPSSr_Int" title='llvm::X86::VRCPSSr_Int' data-ref="llvm::X86::VRCPSSr_Int" data-ref-filename="llvm..X86..VRCPSSr_Int">VRCPSSr_Int</a>:</td></tr>
<tr><th id="5112">5112</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCPSSm" title='llvm::X86::VRCPSSm' data-ref="llvm::X86::VRCPSSm" data-ref-filename="llvm..X86..VRCPSSm">VRCPSSm</a>:</td></tr>
<tr><th id="5113">5113</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCPSSm_Int" title='llvm::X86::VRCPSSm_Int' data-ref="llvm::X86::VRCPSSm_Int" data-ref-filename="llvm..X86..VRCPSSm_Int">VRCPSSm_Int</a>:</td></tr>
<tr><th id="5114">5114</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VROUNDSDr" title='llvm::X86::VROUNDSDr' data-ref="llvm::X86::VROUNDSDr" data-ref-filename="llvm..X86..VROUNDSDr">VROUNDSDr</a>:</td></tr>
<tr><th id="5115">5115</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VROUNDSDm" title='llvm::X86::VROUNDSDm' data-ref="llvm::X86::VROUNDSDm" data-ref-filename="llvm..X86..VROUNDSDm">VROUNDSDm</a>:</td></tr>
<tr><th id="5116">5116</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VROUNDSDr_Int" title='llvm::X86::VROUNDSDr_Int' data-ref="llvm::X86::VROUNDSDr_Int" data-ref-filename="llvm..X86..VROUNDSDr_Int">VROUNDSDr_Int</a>:</td></tr>
<tr><th id="5117">5117</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VROUNDSDm_Int" title='llvm::X86::VROUNDSDm_Int' data-ref="llvm::X86::VROUNDSDm_Int" data-ref-filename="llvm..X86..VROUNDSDm_Int">VROUNDSDm_Int</a>:</td></tr>
<tr><th id="5118">5118</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VROUNDSSr" title='llvm::X86::VROUNDSSr' data-ref="llvm::X86::VROUNDSSr" data-ref-filename="llvm..X86..VROUNDSSr">VROUNDSSr</a>:</td></tr>
<tr><th id="5119">5119</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VROUNDSSm" title='llvm::X86::VROUNDSSm' data-ref="llvm::X86::VROUNDSSm" data-ref-filename="llvm..X86..VROUNDSSm">VROUNDSSm</a>:</td></tr>
<tr><th id="5120">5120</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VROUNDSSr_Int" title='llvm::X86::VROUNDSSr_Int' data-ref="llvm::X86::VROUNDSSr_Int" data-ref-filename="llvm..X86..VROUNDSSr_Int">VROUNDSSr_Int</a>:</td></tr>
<tr><th id="5121">5121</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VROUNDSSm_Int" title='llvm::X86::VROUNDSSm_Int' data-ref="llvm::X86::VROUNDSSm_Int" data-ref-filename="llvm..X86..VROUNDSSm_Int">VROUNDSSm_Int</a>:</td></tr>
<tr><th id="5122">5122</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRTSSr" title='llvm::X86::VRSQRTSSr' data-ref="llvm::X86::VRSQRTSSr" data-ref-filename="llvm..X86..VRSQRTSSr">VRSQRTSSr</a>:</td></tr>
<tr><th id="5123">5123</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRTSSr_Int" title='llvm::X86::VRSQRTSSr_Int' data-ref="llvm::X86::VRSQRTSSr_Int" data-ref-filename="llvm..X86..VRSQRTSSr_Int">VRSQRTSSr_Int</a>:</td></tr>
<tr><th id="5124">5124</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRTSSm" title='llvm::X86::VRSQRTSSm' data-ref="llvm::X86::VRSQRTSSm" data-ref-filename="llvm..X86..VRSQRTSSm">VRSQRTSSm</a>:</td></tr>
<tr><th id="5125">5125</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRTSSm_Int" title='llvm::X86::VRSQRTSSm_Int' data-ref="llvm::X86::VRSQRTSSm_Int" data-ref-filename="llvm..X86..VRSQRTSSm_Int">VRSQRTSSm_Int</a>:</td></tr>
<tr><th id="5126">5126</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSr" title='llvm::X86::VSQRTSSr' data-ref="llvm::X86::VSQRTSSr" data-ref-filename="llvm..X86..VSQRTSSr">VSQRTSSr</a>:</td></tr>
<tr><th id="5127">5127</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSr_Int" title='llvm::X86::VSQRTSSr_Int' data-ref="llvm::X86::VSQRTSSr_Int" data-ref-filename="llvm..X86..VSQRTSSr_Int">VSQRTSSr_Int</a>:</td></tr>
<tr><th id="5128">5128</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSm" title='llvm::X86::VSQRTSSm' data-ref="llvm::X86::VSQRTSSm" data-ref-filename="llvm..X86..VSQRTSSm">VSQRTSSm</a>:</td></tr>
<tr><th id="5129">5129</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSm_Int" title='llvm::X86::VSQRTSSm_Int' data-ref="llvm::X86::VSQRTSSm_Int" data-ref-filename="llvm..X86..VSQRTSSm_Int">VSQRTSSm_Int</a>:</td></tr>
<tr><th id="5130">5130</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDr" title='llvm::X86::VSQRTSDr' data-ref="llvm::X86::VSQRTSDr" data-ref-filename="llvm..X86..VSQRTSDr">VSQRTSDr</a>:</td></tr>
<tr><th id="5131">5131</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDr_Int" title='llvm::X86::VSQRTSDr_Int' data-ref="llvm::X86::VSQRTSDr_Int" data-ref-filename="llvm..X86..VSQRTSDr_Int">VSQRTSDr_Int</a>:</td></tr>
<tr><th id="5132">5132</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDm" title='llvm::X86::VSQRTSDm' data-ref="llvm::X86::VSQRTSDm" data-ref-filename="llvm..X86..VSQRTSDm">VSQRTSDm</a>:</td></tr>
<tr><th id="5133">5133</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDm_Int" title='llvm::X86::VSQRTSDm_Int' data-ref="llvm::X86::VSQRTSDm_Int" data-ref-filename="llvm..X86..VSQRTSDm_Int">VSQRTSDm_Int</a>:</td></tr>
<tr><th id="5134">5134</th><td>  <i>// AVX-512</i></td></tr>
<tr><th id="5135">5135</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSZrr" title='llvm::X86::VCVTSD2SSZrr' data-ref="llvm::X86::VCVTSD2SSZrr" data-ref-filename="llvm..X86..VCVTSD2SSZrr">VCVTSD2SSZrr</a>:</td></tr>
<tr><th id="5136">5136</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSZrr_Int" title='llvm::X86::VCVTSD2SSZrr_Int' data-ref="llvm::X86::VCVTSD2SSZrr_Int" data-ref-filename="llvm..X86..VCVTSD2SSZrr_Int">VCVTSD2SSZrr_Int</a>:</td></tr>
<tr><th id="5137">5137</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSZrrb_Int" title='llvm::X86::VCVTSD2SSZrrb_Int' data-ref="llvm::X86::VCVTSD2SSZrrb_Int" data-ref-filename="llvm..X86..VCVTSD2SSZrrb_Int">VCVTSD2SSZrrb_Int</a>:</td></tr>
<tr><th id="5138">5138</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSZrm" title='llvm::X86::VCVTSD2SSZrm' data-ref="llvm::X86::VCVTSD2SSZrm" data-ref-filename="llvm..X86..VCVTSD2SSZrm">VCVTSD2SSZrm</a>:</td></tr>
<tr><th id="5139">5139</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSZrm_Int" title='llvm::X86::VCVTSD2SSZrm_Int' data-ref="llvm::X86::VCVTSD2SSZrm_Int" data-ref-filename="llvm..X86..VCVTSD2SSZrm_Int">VCVTSD2SSZrm_Int</a>:</td></tr>
<tr><th id="5140">5140</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDZrr" title='llvm::X86::VCVTSS2SDZrr' data-ref="llvm::X86::VCVTSS2SDZrr" data-ref-filename="llvm..X86..VCVTSS2SDZrr">VCVTSS2SDZrr</a>:</td></tr>
<tr><th id="5141">5141</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDZrr_Int" title='llvm::X86::VCVTSS2SDZrr_Int' data-ref="llvm::X86::VCVTSS2SDZrr_Int" data-ref-filename="llvm..X86..VCVTSS2SDZrr_Int">VCVTSS2SDZrr_Int</a>:</td></tr>
<tr><th id="5142">5142</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDZrrb_Int" title='llvm::X86::VCVTSS2SDZrrb_Int' data-ref="llvm::X86::VCVTSS2SDZrrb_Int" data-ref-filename="llvm..X86..VCVTSS2SDZrrb_Int">VCVTSS2SDZrrb_Int</a>:</td></tr>
<tr><th id="5143">5143</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDZrm" title='llvm::X86::VCVTSS2SDZrm' data-ref="llvm::X86::VCVTSS2SDZrm" data-ref-filename="llvm..X86..VCVTSS2SDZrm">VCVTSS2SDZrm</a>:</td></tr>
<tr><th id="5144">5144</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDZrm_Int" title='llvm::X86::VCVTSS2SDZrm_Int' data-ref="llvm::X86::VCVTSS2SDZrm_Int" data-ref-filename="llvm..X86..VCVTSS2SDZrm_Int">VCVTSS2SDZrm_Int</a>:</td></tr>
<tr><th id="5145">5145</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSDZr" title='llvm::X86::VGETEXPSDZr' data-ref="llvm::X86::VGETEXPSDZr" data-ref-filename="llvm..X86..VGETEXPSDZr">VGETEXPSDZr</a>:</td></tr>
<tr><th id="5146">5146</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSDZrb" title='llvm::X86::VGETEXPSDZrb' data-ref="llvm::X86::VGETEXPSDZrb" data-ref-filename="llvm..X86..VGETEXPSDZrb">VGETEXPSDZrb</a>:</td></tr>
<tr><th id="5147">5147</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSDZm" title='llvm::X86::VGETEXPSDZm' data-ref="llvm::X86::VGETEXPSDZm" data-ref-filename="llvm..X86..VGETEXPSDZm">VGETEXPSDZm</a>:</td></tr>
<tr><th id="5148">5148</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSSZr" title='llvm::X86::VGETEXPSSZr' data-ref="llvm::X86::VGETEXPSSZr" data-ref-filename="llvm..X86..VGETEXPSSZr">VGETEXPSSZr</a>:</td></tr>
<tr><th id="5149">5149</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSSZrb" title='llvm::X86::VGETEXPSSZrb' data-ref="llvm::X86::VGETEXPSSZrb" data-ref-filename="llvm..X86..VGETEXPSSZrb">VGETEXPSSZrb</a>:</td></tr>
<tr><th id="5150">5150</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSSZm" title='llvm::X86::VGETEXPSSZm' data-ref="llvm::X86::VGETEXPSSZm" data-ref-filename="llvm..X86..VGETEXPSSZm">VGETEXPSSZm</a>:</td></tr>
<tr><th id="5151">5151</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSDZrri" title='llvm::X86::VGETMANTSDZrri' data-ref="llvm::X86::VGETMANTSDZrri" data-ref-filename="llvm..X86..VGETMANTSDZrri">VGETMANTSDZrri</a>:</td></tr>
<tr><th id="5152">5152</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSDZrrib" title='llvm::X86::VGETMANTSDZrrib' data-ref="llvm::X86::VGETMANTSDZrrib" data-ref-filename="llvm..X86..VGETMANTSDZrrib">VGETMANTSDZrrib</a>:</td></tr>
<tr><th id="5153">5153</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSDZrmi" title='llvm::X86::VGETMANTSDZrmi' data-ref="llvm::X86::VGETMANTSDZrmi" data-ref-filename="llvm..X86..VGETMANTSDZrmi">VGETMANTSDZrmi</a>:</td></tr>
<tr><th id="5154">5154</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSSZrri" title='llvm::X86::VGETMANTSSZrri' data-ref="llvm::X86::VGETMANTSSZrri" data-ref-filename="llvm..X86..VGETMANTSSZrri">VGETMANTSSZrri</a>:</td></tr>
<tr><th id="5155">5155</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSSZrrib" title='llvm::X86::VGETMANTSSZrrib' data-ref="llvm::X86::VGETMANTSSZrrib" data-ref-filename="llvm..X86..VGETMANTSSZrrib">VGETMANTSSZrrib</a>:</td></tr>
<tr><th id="5156">5156</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSSZrmi" title='llvm::X86::VGETMANTSSZrmi' data-ref="llvm::X86::VGETMANTSSZrmi" data-ref-filename="llvm..X86..VGETMANTSSZrmi">VGETMANTSSZrmi</a>:</td></tr>
<tr><th id="5157">5157</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZr" title='llvm::X86::VRNDSCALESDZr' data-ref="llvm::X86::VRNDSCALESDZr" data-ref-filename="llvm..X86..VRNDSCALESDZr">VRNDSCALESDZr</a>:</td></tr>
<tr><th id="5158">5158</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZr_Int" title='llvm::X86::VRNDSCALESDZr_Int' data-ref="llvm::X86::VRNDSCALESDZr_Int" data-ref-filename="llvm..X86..VRNDSCALESDZr_Int">VRNDSCALESDZr_Int</a>:</td></tr>
<tr><th id="5159">5159</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZrb_Int" title='llvm::X86::VRNDSCALESDZrb_Int' data-ref="llvm::X86::VRNDSCALESDZrb_Int" data-ref-filename="llvm..X86..VRNDSCALESDZrb_Int">VRNDSCALESDZrb_Int</a>:</td></tr>
<tr><th id="5160">5160</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZm" title='llvm::X86::VRNDSCALESDZm' data-ref="llvm::X86::VRNDSCALESDZm" data-ref-filename="llvm..X86..VRNDSCALESDZm">VRNDSCALESDZm</a>:</td></tr>
<tr><th id="5161">5161</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZm_Int" title='llvm::X86::VRNDSCALESDZm_Int' data-ref="llvm::X86::VRNDSCALESDZm_Int" data-ref-filename="llvm..X86..VRNDSCALESDZm_Int">VRNDSCALESDZm_Int</a>:</td></tr>
<tr><th id="5162">5162</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZr" title='llvm::X86::VRNDSCALESSZr' data-ref="llvm::X86::VRNDSCALESSZr" data-ref-filename="llvm..X86..VRNDSCALESSZr">VRNDSCALESSZr</a>:</td></tr>
<tr><th id="5163">5163</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZr_Int" title='llvm::X86::VRNDSCALESSZr_Int' data-ref="llvm::X86::VRNDSCALESSZr_Int" data-ref-filename="llvm..X86..VRNDSCALESSZr_Int">VRNDSCALESSZr_Int</a>:</td></tr>
<tr><th id="5164">5164</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZrb_Int" title='llvm::X86::VRNDSCALESSZrb_Int' data-ref="llvm::X86::VRNDSCALESSZrb_Int" data-ref-filename="llvm..X86..VRNDSCALESSZrb_Int">VRNDSCALESSZrb_Int</a>:</td></tr>
<tr><th id="5165">5165</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZm" title='llvm::X86::VRNDSCALESSZm' data-ref="llvm::X86::VRNDSCALESSZm" data-ref-filename="llvm..X86..VRNDSCALESSZm">VRNDSCALESSZm</a>:</td></tr>
<tr><th id="5166">5166</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZm_Int" title='llvm::X86::VRNDSCALESSZm_Int' data-ref="llvm::X86::VRNDSCALESSZm_Int" data-ref-filename="llvm..X86..VRNDSCALESSZm_Int">VRNDSCALESSZm_Int</a>:</td></tr>
<tr><th id="5167">5167</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP14SDZrr" title='llvm::X86::VRCP14SDZrr' data-ref="llvm::X86::VRCP14SDZrr" data-ref-filename="llvm..X86..VRCP14SDZrr">VRCP14SDZrr</a>:</td></tr>
<tr><th id="5168">5168</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP14SDZrm" title='llvm::X86::VRCP14SDZrm' data-ref="llvm::X86::VRCP14SDZrm" data-ref-filename="llvm..X86..VRCP14SDZrm">VRCP14SDZrm</a>:</td></tr>
<tr><th id="5169">5169</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP14SSZrr" title='llvm::X86::VRCP14SSZrr' data-ref="llvm::X86::VRCP14SSZrr" data-ref-filename="llvm..X86..VRCP14SSZrr">VRCP14SSZrr</a>:</td></tr>
<tr><th id="5170">5170</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP14SSZrm" title='llvm::X86::VRCP14SSZrm' data-ref="llvm::X86::VRCP14SSZrm" data-ref-filename="llvm..X86..VRCP14SSZrm">VRCP14SSZrm</a>:</td></tr>
<tr><th id="5171">5171</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SDZr" title='llvm::X86::VRCP28SDZr' data-ref="llvm::X86::VRCP28SDZr" data-ref-filename="llvm..X86..VRCP28SDZr">VRCP28SDZr</a>:</td></tr>
<tr><th id="5172">5172</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SDZrb" title='llvm::X86::VRCP28SDZrb' data-ref="llvm::X86::VRCP28SDZrb" data-ref-filename="llvm..X86..VRCP28SDZrb">VRCP28SDZrb</a>:</td></tr>
<tr><th id="5173">5173</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SDZm" title='llvm::X86::VRCP28SDZm' data-ref="llvm::X86::VRCP28SDZm" data-ref-filename="llvm..X86..VRCP28SDZm">VRCP28SDZm</a>:</td></tr>
<tr><th id="5174">5174</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SSZr" title='llvm::X86::VRCP28SSZr' data-ref="llvm::X86::VRCP28SSZr" data-ref-filename="llvm..X86..VRCP28SSZr">VRCP28SSZr</a>:</td></tr>
<tr><th id="5175">5175</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SSZrb" title='llvm::X86::VRCP28SSZrb' data-ref="llvm::X86::VRCP28SSZrb" data-ref-filename="llvm..X86..VRCP28SSZrb">VRCP28SSZrb</a>:</td></tr>
<tr><th id="5176">5176</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SSZm" title='llvm::X86::VRCP28SSZm' data-ref="llvm::X86::VRCP28SSZm" data-ref-filename="llvm..X86..VRCP28SSZm">VRCP28SSZm</a>:</td></tr>
<tr><th id="5177">5177</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VREDUCESSZrmi" title='llvm::X86::VREDUCESSZrmi' data-ref="llvm::X86::VREDUCESSZrmi" data-ref-filename="llvm..X86..VREDUCESSZrmi">VREDUCESSZrmi</a>:</td></tr>
<tr><th id="5178">5178</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VREDUCESSZrri" title='llvm::X86::VREDUCESSZrri' data-ref="llvm::X86::VREDUCESSZrri" data-ref-filename="llvm..X86..VREDUCESSZrri">VREDUCESSZrri</a>:</td></tr>
<tr><th id="5179">5179</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VREDUCESSZrrib" title='llvm::X86::VREDUCESSZrrib' data-ref="llvm::X86::VREDUCESSZrrib" data-ref-filename="llvm..X86..VREDUCESSZrrib">VREDUCESSZrrib</a>:</td></tr>
<tr><th id="5180">5180</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT14SDZrr" title='llvm::X86::VRSQRT14SDZrr' data-ref="llvm::X86::VRSQRT14SDZrr" data-ref-filename="llvm..X86..VRSQRT14SDZrr">VRSQRT14SDZrr</a>:</td></tr>
<tr><th id="5181">5181</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT14SDZrm" title='llvm::X86::VRSQRT14SDZrm' data-ref="llvm::X86::VRSQRT14SDZrm" data-ref-filename="llvm..X86..VRSQRT14SDZrm">VRSQRT14SDZrm</a>:</td></tr>
<tr><th id="5182">5182</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT14SSZrr" title='llvm::X86::VRSQRT14SSZrr' data-ref="llvm::X86::VRSQRT14SSZrr" data-ref-filename="llvm..X86..VRSQRT14SSZrr">VRSQRT14SSZrr</a>:</td></tr>
<tr><th id="5183">5183</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT14SSZrm" title='llvm::X86::VRSQRT14SSZrm' data-ref="llvm::X86::VRSQRT14SSZrm" data-ref-filename="llvm..X86..VRSQRT14SSZrm">VRSQRT14SSZrm</a>:</td></tr>
<tr><th id="5184">5184</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SDZr" title='llvm::X86::VRSQRT28SDZr' data-ref="llvm::X86::VRSQRT28SDZr" data-ref-filename="llvm..X86..VRSQRT28SDZr">VRSQRT28SDZr</a>:</td></tr>
<tr><th id="5185">5185</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SDZrb" title='llvm::X86::VRSQRT28SDZrb' data-ref="llvm::X86::VRSQRT28SDZrb" data-ref-filename="llvm..X86..VRSQRT28SDZrb">VRSQRT28SDZrb</a>:</td></tr>
<tr><th id="5186">5186</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SDZm" title='llvm::X86::VRSQRT28SDZm' data-ref="llvm::X86::VRSQRT28SDZm" data-ref-filename="llvm..X86..VRSQRT28SDZm">VRSQRT28SDZm</a>:</td></tr>
<tr><th id="5187">5187</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SSZr" title='llvm::X86::VRSQRT28SSZr' data-ref="llvm::X86::VRSQRT28SSZr" data-ref-filename="llvm..X86..VRSQRT28SSZr">VRSQRT28SSZr</a>:</td></tr>
<tr><th id="5188">5188</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SSZrb" title='llvm::X86::VRSQRT28SSZrb' data-ref="llvm::X86::VRSQRT28SSZrb" data-ref-filename="llvm..X86..VRSQRT28SSZrb">VRSQRT28SSZrb</a>:</td></tr>
<tr><th id="5189">5189</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SSZm" title='llvm::X86::VRSQRT28SSZm' data-ref="llvm::X86::VRSQRT28SSZm" data-ref-filename="llvm..X86..VRSQRT28SSZm">VRSQRT28SSZm</a>:</td></tr>
<tr><th id="5190">5190</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZr" title='llvm::X86::VSQRTSSZr' data-ref="llvm::X86::VSQRTSSZr" data-ref-filename="llvm..X86..VSQRTSSZr">VSQRTSSZr</a>:</td></tr>
<tr><th id="5191">5191</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZr_Int" title='llvm::X86::VSQRTSSZr_Int' data-ref="llvm::X86::VSQRTSSZr_Int" data-ref-filename="llvm..X86..VSQRTSSZr_Int">VSQRTSSZr_Int</a>:</td></tr>
<tr><th id="5192">5192</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZrb_Int" title='llvm::X86::VSQRTSSZrb_Int' data-ref="llvm::X86::VSQRTSSZrb_Int" data-ref-filename="llvm..X86..VSQRTSSZrb_Int">VSQRTSSZrb_Int</a>:</td></tr>
<tr><th id="5193">5193</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZm" title='llvm::X86::VSQRTSSZm' data-ref="llvm::X86::VSQRTSSZm" data-ref-filename="llvm..X86..VSQRTSSZm">VSQRTSSZm</a>:</td></tr>
<tr><th id="5194">5194</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZm_Int" title='llvm::X86::VSQRTSSZm_Int' data-ref="llvm::X86::VSQRTSSZm_Int" data-ref-filename="llvm..X86..VSQRTSSZm_Int">VSQRTSSZm_Int</a>:</td></tr>
<tr><th id="5195">5195</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZr" title='llvm::X86::VSQRTSDZr' data-ref="llvm::X86::VSQRTSDZr" data-ref-filename="llvm..X86..VSQRTSDZr">VSQRTSDZr</a>:</td></tr>
<tr><th id="5196">5196</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZr_Int" title='llvm::X86::VSQRTSDZr_Int' data-ref="llvm::X86::VSQRTSDZr_Int" data-ref-filename="llvm..X86..VSQRTSDZr_Int">VSQRTSDZr_Int</a>:</td></tr>
<tr><th id="5197">5197</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZrb_Int" title='llvm::X86::VSQRTSDZrb_Int' data-ref="llvm::X86::VSQRTSDZrb_Int" data-ref-filename="llvm..X86..VSQRTSDZrb_Int">VSQRTSDZrb_Int</a>:</td></tr>
<tr><th id="5198">5198</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZm" title='llvm::X86::VSQRTSDZm' data-ref="llvm::X86::VSQRTSDZm" data-ref-filename="llvm..X86..VSQRTSDZm">VSQRTSDZm</a>:</td></tr>
<tr><th id="5199">5199</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZm_Int" title='llvm::X86::VSQRTSDZm_Int' data-ref="llvm::X86::VSQRTSDZm_Int" data-ref-filename="llvm..X86..VSQRTSDZm_Int">VSQRTSDZm_Int</a>:</td></tr>
<tr><th id="5200">5200</th><td>    <b>return</b> <a class="local col0 ref" href="#610OpNum" title='OpNum' data-ref="610OpNum" data-ref-filename="610OpNum">OpNum</a> == <var>1</var>;</td></tr>
<tr><th id="5201">5201</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrrk" title='llvm::X86::VMOVSSZrrk' data-ref="llvm::X86::VMOVSSZrrk" data-ref-filename="llvm..X86..VMOVSSZrrk">VMOVSSZrrk</a>:</td></tr>
<tr><th id="5202">5202</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrrk" title='llvm::X86::VMOVSDZrrk' data-ref="llvm::X86::VMOVSDZrrk" data-ref-filename="llvm..X86..VMOVSDZrrk">VMOVSDZrrk</a>:</td></tr>
<tr><th id="5203">5203</th><td>    <b>return</b> <a class="local col0 ref" href="#610OpNum" title='OpNum' data-ref="610OpNum" data-ref-filename="610OpNum">OpNum</a> == <var>3</var> &amp;&amp; !<a class="local col1 ref" href="#611ForLoadFold" title='ForLoadFold' data-ref="611ForLoadFold" data-ref-filename="611ForLoadFold">ForLoadFold</a>;</td></tr>
<tr><th id="5204">5204</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrrkz" title='llvm::X86::VMOVSSZrrkz' data-ref="llvm::X86::VMOVSSZrrkz" data-ref-filename="llvm..X86..VMOVSSZrrkz">VMOVSSZrrkz</a>:</td></tr>
<tr><th id="5205">5205</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrrkz" title='llvm::X86::VMOVSDZrrkz' data-ref="llvm::X86::VMOVSDZrrkz" data-ref-filename="llvm..X86..VMOVSDZrrkz">VMOVSDZrrkz</a>:</td></tr>
<tr><th id="5206">5206</th><td>    <b>return</b> <a class="local col0 ref" href="#610OpNum" title='OpNum' data-ref="610OpNum" data-ref-filename="610OpNum">OpNum</a> == <var>2</var> &amp;&amp; !<a class="local col1 ref" href="#611ForLoadFold" title='ForLoadFold' data-ref="611ForLoadFold" data-ref-filename="611ForLoadFold">ForLoadFold</a>;</td></tr>
<tr><th id="5207">5207</th><td>  }</td></tr>
<tr><th id="5208">5208</th><td></td></tr>
<tr><th id="5209">5209</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5210">5210</th><td>}</td></tr>
<tr><th id="5211">5211</th><td></td></tr>
<tr><th id="5212">5212</th><td><i class="doc">/// Inform the BreakFalseDeps pass how many idle instructions we would like</i></td></tr>
<tr><th id="5213">5213</th><td><i class="doc">/// before certain undef register reads.</i></td></tr>
<tr><th id="5214">5214</th><td><i class="doc">///</i></td></tr>
<tr><th id="5215">5215</th><td><i class="doc">/// This catches the VCVTSI2SD family of instructions:</i></td></tr>
<tr><th id="5216">5216</th><td><i class="doc">///</i></td></tr>
<tr><th id="5217">5217</th><td><i class="doc">/// vcvtsi2sdq %rax, undef %xmm0, %xmm14</i></td></tr>
<tr><th id="5218">5218</th><td><i class="doc">///</i></td></tr>
<tr><th id="5219">5219</th><td><i class="doc">/// We should to be careful *not* to catch VXOR idioms which are presumably</i></td></tr>
<tr><th id="5220">5220</th><td><i class="doc">/// handled specially in the pipeline:</i></td></tr>
<tr><th id="5221">5221</th><td><i class="doc">///</i></td></tr>
<tr><th id="5222">5222</th><td><i class="doc">/// vxorps undef %xmm1, undef %xmm1, %xmm1</i></td></tr>
<tr><th id="5223">5223</th><td><i class="doc">///</i></td></tr>
<tr><th id="5224">5224</th><td><i class="doc">/// Like getPartialRegUpdateClearance, this makes a strong assumption that the</i></td></tr>
<tr><th id="5225">5225</th><td><i class="doc">/// high bits that are passed-through are not live.</i></td></tr>
<tr><th id="5226">5226</th><td><em>unsigned</em></td></tr>
<tr><th id="5227">5227</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo20getUndefRegClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::getUndefRegClearance' data-ref="_ZNK4llvm12X86InstrInfo20getUndefRegClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo20getUndefRegClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">getUndefRegClearance</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="612MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="612MI" data-ref-filename="612MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="613OpNum" title='OpNum' data-type='unsigned int' data-ref="613OpNum" data-ref-filename="613OpNum">OpNum</dfn>,</td></tr>
<tr><th id="5228">5228</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="614TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="614TRI" data-ref-filename="614TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5229">5229</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="615MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="615MO" data-ref-filename="615MO">MO</dfn> = <a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#613OpNum" title='OpNum' data-ref="613OpNum" data-ref-filename="613OpNum">OpNum</a>);</td></tr>
<tr><th id="5230">5230</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register18isPhysicalRegisterEj" title='llvm::Register::isPhysicalRegister' data-ref="_ZN4llvm8Register18isPhysicalRegisterEj" data-ref-filename="_ZN4llvm8Register18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#615MO" title='MO' data-ref="615MO" data-ref-filename="615MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &amp;&amp;</td></tr>
<tr><th id="5231">5231</th><td>      <a class="tu ref fn" href="#_ZL17hasUndefRegUpdatejjb" title='hasUndefRegUpdate' data-use='c' data-ref="_ZL17hasUndefRegUpdatejjb" data-ref-filename="_ZL17hasUndefRegUpdatejjb">hasUndefRegUpdate</a>(<a class="local col2 ref" href="#612MI" title='MI' data-ref="612MI" data-ref-filename="612MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col3 ref" href="#613OpNum" title='OpNum' data-ref="613OpNum" data-ref-filename="613OpNum">OpNum</a>))</td></tr>
<tr><th id="5232">5232</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UndefRegClearance" title='UndefRegClearance' data-use='m' data-ref="UndefRegClearance" data-ref-filename="UndefRegClearance">UndefRegClearance</a>;</td></tr>
<tr><th id="5233">5233</th><td></td></tr>
<tr><th id="5234">5234</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="5235">5235</th><td>}</td></tr>
<tr><th id="5236">5236</th><td></td></tr>
<tr><th id="5237">5237</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::breakPartialRegDependency' data-ref="_ZNK4llvm12X86InstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12X86InstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">breakPartialRegDependency</dfn>(</td></tr>
<tr><th id="5238">5238</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="616MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="616MI" data-ref-filename="616MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="617OpNum" title='OpNum' data-type='unsigned int' data-ref="617OpNum" data-ref-filename="617OpNum">OpNum</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="618TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="618TRI" data-ref-filename="618TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5239">5239</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="619Reg" title='Reg' data-type='llvm::Register' data-ref="619Reg" data-ref-filename="619Reg">Reg</dfn> = <a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#617OpNum" title='OpNum' data-ref="617OpNum" data-ref-filename="617OpNum">OpNum</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5240">5240</th><td>  <i>// If MI kills this register, the false dependence is already broken.</i></td></tr>
<tr><th id="5241">5241</th><td>  <b>if</b> (<a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <a class="local col8 ref" href="#618TRI" title='TRI' data-ref="618TRI" data-ref-filename="618TRI">TRI</a>))</td></tr>
<tr><th id="5242">5242</th><td>    <b>return</b>;</td></tr>
<tr><th id="5243">5243</th><td></td></tr>
<tr><th id="5244">5244</th><td>  <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128RegClass" title='llvm::X86::VR128RegClass' data-ref="llvm::X86::VR128RegClass" data-ref-filename="llvm..X86..VR128RegClass">VR128RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>)) {</td></tr>
<tr><th id="5245">5245</th><td>    <i>// These instructions are all floating point domain, so xorps is the best</i></td></tr>
<tr><th id="5246">5246</th><td><i>    // choice.</i></td></tr>
<tr><th id="5247">5247</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="620Opc" title='Opc' data-type='unsigned int' data-ref="620Opc" data-ref-filename="620Opc">Opc</dfn> = <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasAVXEv" title='llvm::X86Subtarget::hasAVX' data-ref="_ZNK4llvm12X86Subtarget6hasAVXEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasAVXEv">hasAVX</a>() ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSrr" title='llvm::X86::VXORPSrr' data-ref="llvm::X86::VXORPSrr" data-ref-filename="llvm..X86..VXORPSrr">VXORPSrr</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XORPSrr" title='llvm::X86::XORPSrr' data-ref="llvm::X86::XORPSrr" data-ref-filename="llvm..X86..XORPSrr">XORPSrr</a>;</td></tr>
<tr><th id="5248">5248</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a></span>, <a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#620Opc" title='Opc' data-ref="620Opc" data-ref-filename="620Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>)</td></tr>
<tr><th id="5249">5249</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="5250">5250</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="5251">5251</th><td>    <a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <a class="local col8 ref" href="#618TRI" title='TRI' data-ref="618TRI" data-ref-filename="618TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="5252">5252</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR256RegClass" title='llvm::X86::VR256RegClass' data-ref="llvm::X86::VR256RegClass" data-ref-filename="llvm..X86..VR256RegClass">VR256RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>)) {</td></tr>
<tr><th id="5253">5253</th><td>    <i>// Use vxorps to clear the full ymm register.</i></td></tr>
<tr><th id="5254">5254</th><td><i>    // It wants to read and write the xmm sub-register.</i></td></tr>
<tr><th id="5255">5255</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="621XReg" title='XReg' data-type='llvm::Register' data-ref="621XReg" data-ref-filename="621XReg">XReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#618TRI" title='TRI' data-ref="618TRI" data-ref-filename="618TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_xmm" title='llvm::X86::sub_xmm' data-ref="llvm::X86::sub_xmm" data-ref-filename="llvm..X86..sub_xmm">sub_xmm</a>);</td></tr>
<tr><th id="5256">5256</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a></span>, <a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSrr" title='llvm::X86::VXORPSrr' data-ref="llvm::X86::VXORPSrr" data-ref-filename="llvm..X86..VXORPSrr">VXORPSrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#621XReg" title='XReg' data-ref="621XReg" data-ref-filename="621XReg">XReg</a>)</td></tr>
<tr><th id="5257">5257</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#621XReg" title='XReg' data-ref="621XReg" data-ref-filename="621XReg">XReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="5258">5258</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#621XReg" title='XReg' data-ref="621XReg" data-ref-filename="621XReg">XReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="5259">5259</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="5260">5260</th><td>    <a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <a class="local col8 ref" href="#618TRI" title='TRI' data-ref="618TRI" data-ref-filename="618TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="5261">5261</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>)) {</td></tr>
<tr><th id="5262">5262</th><td>    <i>// Using XOR32rr because it has shorter encoding and zeros up the upper bits</i></td></tr>
<tr><th id="5263">5263</th><td><i>    // as well.</i></td></tr>
<tr><th id="5264">5264</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="622XReg" title='XReg' data-type='llvm::Register' data-ref="622XReg" data-ref-filename="622XReg">XReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col8 ref" href="#618TRI" title='TRI' data-ref="618TRI" data-ref-filename="618TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_32bit" title='llvm::X86::sub_32bit' data-ref="llvm::X86::sub_32bit" data-ref-filename="llvm..X86..sub_32bit">sub_32bit</a>);</td></tr>
<tr><th id="5265">5265</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a></span>, <a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32rr" title='llvm::X86::XOR32rr' data-ref="llvm::X86::XOR32rr" data-ref-filename="llvm..X86..XOR32rr">XOR32rr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#622XReg" title='XReg' data-ref="622XReg" data-ref-filename="622XReg">XReg</a>)</td></tr>
<tr><th id="5266">5266</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#622XReg" title='XReg' data-ref="622XReg" data-ref-filename="622XReg">XReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="5267">5267</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#622XReg" title='XReg' data-ref="622XReg" data-ref-filename="622XReg">XReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="5268">5268</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="5269">5269</th><td>    <a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <a class="local col8 ref" href="#618TRI" title='TRI' data-ref="618TRI" data-ref-filename="618TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="5270">5270</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>)) {</td></tr>
<tr><th id="5271">5271</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a></span>, <a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32rr" title='llvm::X86::XOR32rr' data-ref="llvm::X86::XOR32rr" data-ref-filename="llvm..X86..XOR32rr">XOR32rr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>)</td></tr>
<tr><th id="5272">5272</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="5273">5273</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="5274">5274</th><td>    <a class="local col6 ref" href="#616MI" title='MI' data-ref="616MI" data-ref-filename="616MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#619Reg" title='Reg' data-ref="619Reg" data-ref-filename="619Reg">Reg</a>, <a class="local col8 ref" href="#618TRI" title='TRI' data-ref="618TRI" data-ref-filename="618TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="5275">5275</th><td>  }</td></tr>
<tr><th id="5276">5276</th><td>}</td></tr>
<tr><th id="5277">5277</th><td></td></tr>
<tr><th id="5278">5278</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi" title='addOperands' data-type='void addOperands(llvm::MachineInstrBuilder &amp; MIB, ArrayRef&lt;llvm::MachineOperand&gt; MOs, int PtrOffset = 0)' data-ref="_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi" data-ref-filename="_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi">addOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="623MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="623MIB" data-ref-filename="623MIB">MIB</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col4 decl" id="624MOs" title='MOs' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="624MOs" data-ref-filename="624MOs">MOs</dfn>,</td></tr>
<tr><th id="5279">5279</th><td>                        <em>int</em> <dfn class="local col5 decl" id="625PtrOffset" title='PtrOffset' data-type='int' data-ref="625PtrOffset" data-ref-filename="625PtrOffset">PtrOffset</dfn> = <var>0</var>) {</td></tr>
<tr><th id="5280">5280</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="626NumAddrOps" title='NumAddrOps' data-type='unsigned int' data-ref="626NumAddrOps" data-ref-filename="626NumAddrOps">NumAddrOps</dfn> = <a class="local col4 ref" href="#624MOs" title='MOs' data-ref="624MOs" data-ref-filename="624MOs">MOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>();</td></tr>
<tr><th id="5281">5281</th><td></td></tr>
<tr><th id="5282">5282</th><td>  <b>if</b> (<a class="local col6 ref" href="#626NumAddrOps" title='NumAddrOps' data-ref="626NumAddrOps" data-ref-filename="626NumAddrOps">NumAddrOps</a> &lt; <var>4</var>) {</td></tr>
<tr><th id="5283">5283</th><td>    <i>// FrameIndex only - add an immediate offset (whether its zero or not).</i></td></tr>
<tr><th id="5284">5284</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="627i" title='i' data-type='unsigned int' data-ref="627i" data-ref-filename="627i">i</dfn> = <var>0</var>; <a class="local col7 ref" href="#627i" title='i' data-ref="627i" data-ref-filename="627i">i</a> != <a class="local col6 ref" href="#626NumAddrOps" title='NumAddrOps' data-ref="626NumAddrOps" data-ref-filename="626NumAddrOps">NumAddrOps</a>; ++<a class="local col7 ref" href="#627i" title='i' data-ref="627i" data-ref-filename="627i">i</a>)</td></tr>
<tr><th id="5285">5285</th><td>      <a class="local col3 ref" href="#623MIB" title='MIB' data-ref="623MIB" data-ref-filename="623MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#624MOs" title='MOs' data-ref="624MOs" data-ref-filename="624MOs">MOs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col7 ref" href="#627i" title='i' data-ref="627i" data-ref-filename="627i">i</a>]</a>);</td></tr>
<tr><th id="5286">5286</th><td>    <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" title='llvm::addOffset' data-ref="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi" data-ref-filename="_ZN4llvmL9addOffsetERKNS_19MachineInstrBuilderEi">addOffset</a>(<a class="local col3 ref" href="#623MIB" title='MIB' data-ref="623MIB" data-ref-filename="623MIB">MIB</a>, <a class="local col5 ref" href="#625PtrOffset" title='PtrOffset' data-ref="625PtrOffset" data-ref-filename="625PtrOffset">PtrOffset</a>);</td></tr>
<tr><th id="5287">5287</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5288">5288</th><td>    <i>// General Memory Addressing - we need to add any offset to an existing</i></td></tr>
<tr><th id="5289">5289</th><td><i>    // offset.</i></td></tr>
<tr><th id="5290">5290</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MOs.size() == <var>5</var> &amp;&amp; <q>"Unexpected memory operand list length"</q>);</td></tr>
<tr><th id="5291">5291</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="628i" title='i' data-type='unsigned int' data-ref="628i" data-ref-filename="628i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#628i" title='i' data-ref="628i" data-ref-filename="628i">i</a> != <a class="local col6 ref" href="#626NumAddrOps" title='NumAddrOps' data-ref="626NumAddrOps" data-ref-filename="626NumAddrOps">NumAddrOps</a>; ++<a class="local col8 ref" href="#628i" title='i' data-ref="628i" data-ref-filename="628i">i</a>) {</td></tr>
<tr><th id="5292">5292</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="629MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="629MO" data-ref-filename="629MO">MO</dfn> = <a class="local col4 ref" href="#624MOs" title='MOs' data-ref="624MOs" data-ref-filename="624MOs">MOs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<a class="local col8 ref" href="#628i" title='i' data-ref="628i" data-ref-filename="628i">i</a>]</a>;</td></tr>
<tr><th id="5293">5293</th><td>      <b>if</b> (<a class="local col8 ref" href="#628i" title='i' data-ref="628i" data-ref-filename="628i">i</a> == <var>3</var> &amp;&amp; <a class="local col5 ref" href="#625PtrOffset" title='PtrOffset' data-ref="625PtrOffset" data-ref-filename="625PtrOffset">PtrOffset</a> != <var>0</var>) {</td></tr>
<tr><th id="5294">5294</th><td>        <a class="local col3 ref" href="#623MIB" title='MIB' data-ref="623MIB" data-ref-filename="623MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder7addDispERKNS_14MachineOperandElh" title='llvm::MachineInstrBuilder::addDisp' data-ref="_ZNK4llvm19MachineInstrBuilder7addDispERKNS_14MachineOperandElh" data-ref-filename="_ZNK4llvm19MachineInstrBuilder7addDispERKNS_14MachineOperandElh">addDisp</a>(<a class="local col9 ref" href="#629MO" title='MO' data-ref="629MO" data-ref-filename="629MO">MO</a>, <a class="local col5 ref" href="#625PtrOffset" title='PtrOffset' data-ref="625PtrOffset" data-ref-filename="625PtrOffset">PtrOffset</a>);</td></tr>
<tr><th id="5295">5295</th><td>      } <b>else</b> {</td></tr>
<tr><th id="5296">5296</th><td>        <a class="local col3 ref" href="#623MIB" title='MIB' data-ref="623MIB" data-ref-filename="623MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#629MO" title='MO' data-ref="629MO" data-ref-filename="629MO">MO</a>);</td></tr>
<tr><th id="5297">5297</th><td>      }</td></tr>
<tr><th id="5298">5298</th><td>    }</td></tr>
<tr><th id="5299">5299</th><td>  }</td></tr>
<tr><th id="5300">5300</th><td>}</td></tr>
<tr><th id="5301">5301</th><td></td></tr>
<tr><th id="5302">5302</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE" title='updateOperandRegConstraints' data-type='void updateOperandRegConstraints(llvm::MachineFunction &amp; MF, llvm::MachineInstr &amp; NewMI, const llvm::TargetInstrInfo &amp; TII)' data-ref="_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE" data-ref-filename="_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE">updateOperandRegConstraints</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="630MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="630MF" data-ref-filename="630MF">MF</dfn>,</td></tr>
<tr><th id="5303">5303</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="631NewMI" title='NewMI' data-type='llvm::MachineInstr &amp;' data-ref="631NewMI" data-ref-filename="631NewMI">NewMI</dfn>,</td></tr>
<tr><th id="5304">5304</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col2 decl" id="632TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="632TII" data-ref-filename="632TII">TII</dfn>) {</td></tr>
<tr><th id="5305">5305</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="633MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="633MRI" data-ref-filename="633MRI">MRI</dfn> = <a class="local col0 ref" href="#630MF" title='MF' data-ref="630MF" data-ref-filename="630MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5306">5306</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="634TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="634TRI" data-ref-filename="634TRI">TRI</dfn> = *<a class="local col3 ref" href="#633MRI" title='MRI' data-ref="633MRI" data-ref-filename="633MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="5307">5307</th><td></td></tr>
<tr><th id="5308">5308</th><td>  <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="635Idx" title='Idx' data-type='int' data-ref="635Idx" data-ref-filename="635Idx">Idx</dfn> : <span class="namespace">llvm::</span><a class="ref fn" href="../../../include/llvm/ADT/Sequence.h.html#_ZN4llvm3seqET_S0_" title='llvm::seq' data-ref="_ZN4llvm3seqET_S0_" data-ref-filename="_ZN4llvm3seqET_S0_">seq</a>&lt;<em>int</em>&gt;(<var>0</var>, <a class="local col1 ref" href="#631NewMI" title='NewMI' data-ref="631NewMI" data-ref-filename="631NewMI">NewMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>())) {</td></tr>
<tr><th id="5309">5309</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="636MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="636MO" data-ref-filename="636MO">MO</dfn> = <a class="local col1 ref" href="#631NewMI" title='NewMI' data-ref="631NewMI" data-ref-filename="631NewMI">NewMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#635Idx" title='Idx' data-ref="635Idx" data-ref-filename="635Idx">Idx</a>);</td></tr>
<tr><th id="5310">5310</th><td>    <i>// We only need to update constraints on virtual register operands.</i></td></tr>
<tr><th id="5311">5311</th><td>    <b>if</b> (!<a class="local col6 ref" href="#636MO" title='MO' data-ref="636MO" data-ref-filename="636MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5312">5312</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5313">5313</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="637Reg" title='Reg' data-type='llvm::Register' data-ref="637Reg" data-ref-filename="637Reg">Reg</dfn> = <a class="local col6 ref" href="#636MO" title='MO' data-ref="636MO" data-ref-filename="636MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5314">5314</th><td>    <b>if</b> (!<a class="local col7 ref" href="#637Reg" title='Reg' data-ref="637Reg" data-ref-filename="637Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="5315">5315</th><td>      <b>continue</b>;</td></tr>
<tr><th id="5316">5316</th><td></td></tr>
<tr><th id="5317">5317</th><td>    <em>auto</em> *<dfn class="local col8 decl" id="638NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="638NewRC" data-ref-filename="638NewRC">NewRC</dfn> = <a class="local col3 ref" href="#633MRI" title='MRI' data-ref="633MRI" data-ref-filename="633MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(</td></tr>
<tr><th id="5318">5318</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#637Reg" title='Reg' data-ref="637Reg" data-ref-filename="637Reg">Reg</a>, <a class="local col2 ref" href="#632TII" title='TII' data-ref="632TII" data-ref-filename="632TII">TII</a>.<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col1 ref" href="#631NewMI" title='NewMI' data-ref="631NewMI" data-ref-filename="631NewMI">NewMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col5 ref" href="#635Idx" title='Idx' data-ref="635Idx" data-ref-filename="635Idx">Idx</a>, &amp;<a class="local col4 ref" href="#634TRI" title='TRI' data-ref="634TRI" data-ref-filename="634TRI">TRI</a>, <a class="local col0 ref" href="#630MF" title='MF' data-ref="630MF" data-ref-filename="630MF">MF</a>));</td></tr>
<tr><th id="5319">5319</th><td>    <b>if</b> (!<a class="local col8 ref" href="#638NewRC" title='NewRC' data-ref="638NewRC" data-ref-filename="638NewRC">NewRC</a>) {</td></tr>
<tr><th id="5320">5320</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="5321">5321</th><td>          dbgs() &lt;&lt; <q>"WARNING: Unable to update register constraint for operand "</q></td></tr>
<tr><th id="5322">5322</th><td>                 &lt;&lt; Idx &lt;&lt; <q>" of instruction:\n"</q>;</td></tr>
<tr><th id="5323">5323</th><td>          NewMI.dump(); dbgs() &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="5324">5324</th><td>    }</td></tr>
<tr><th id="5325">5325</th><td>  }</td></tr>
<tr><th id="5326">5326</th><td>}</td></tr>
<tr><th id="5327">5327</th><td></td></tr>
<tr><th id="5328">5328</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL15FuseTwoAddrInstRN4llvm15MachineFunctionEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoE" title='FuseTwoAddrInst' data-type='llvm::MachineInstr * FuseTwoAddrInst(llvm::MachineFunction &amp; MF, unsigned int Opcode, ArrayRef&lt;llvm::MachineOperand&gt; MOs, MachineBasicBlock::iterator InsertPt, llvm::MachineInstr &amp; MI, const llvm::TargetInstrInfo &amp; TII)' data-ref="_ZL15FuseTwoAddrInstRN4llvm15MachineFunctionEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoE" data-ref-filename="_ZL15FuseTwoAddrInstRN4llvm15MachineFunctionEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoE">FuseTwoAddrInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="639MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="639MF" data-ref-filename="639MF">MF</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="640Opcode" title='Opcode' data-type='unsigned int' data-ref="640Opcode" data-ref-filename="640Opcode">Opcode</dfn>,</td></tr>
<tr><th id="5329">5329</th><td>                                     <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="641MOs" title='MOs' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="641MOs" data-ref-filename="641MOs">MOs</dfn>,</td></tr>
<tr><th id="5330">5330</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="642InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="642InsertPt" data-ref-filename="642InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="5331">5331</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="643MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="643MI" data-ref-filename="643MI">MI</dfn>,</td></tr>
<tr><th id="5332">5332</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col4 decl" id="644TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="644TII" data-ref-filename="644TII">TII</dfn>) {</td></tr>
<tr><th id="5333">5333</th><td>  <i>// Create the base instruction with the memory operand as the first part.</i></td></tr>
<tr><th id="5334">5334</th><td><i>  // Omit the implicit operands, something BuildMI can't do.</i></td></tr>
<tr><th id="5335">5335</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="645NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="645NewMI" data-ref-filename="645NewMI">NewMI</dfn> =</td></tr>
<tr><th id="5336">5336</th><td>      <a class="local col9 ref" href="#639MF" title='MF' data-ref="639MF" data-ref-filename="639MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb" title='llvm::MachineFunction::CreateMachineInstr' data-ref="_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb" data-ref-filename="_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb">CreateMachineInstr</a>(<a class="local col4 ref" href="#644TII" title='TII' data-ref="644TII" data-ref-filename="644TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#640Opcode" title='Opcode' data-ref="640Opcode" data-ref-filename="640Opcode">Opcode</a>), <a class="local col3 ref" href="#643MI" title='MI' data-ref="643MI" data-ref-filename="643MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <b>true</b>);</td></tr>
<tr><th id="5337">5337</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="646MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="646MIB" data-ref-filename="646MIB">MIB</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a><a class="local col9 ref" href="#639MF" title='MF' data-ref="639MF" data-ref-filename="639MF">MF</a>, <a class="local col5 ref" href="#645NewMI" title='NewMI' data-ref="645NewMI" data-ref-filename="645NewMI">NewMI</a>);</td></tr>
<tr><th id="5338">5338</th><td>  <a class="tu ref fn" href="#_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi" title='addOperands' data-use='c' data-ref="_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi" data-ref-filename="_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi">addOperands</a>(<span class='refarg'><a class="local col6 ref" href="#646MIB" title='MIB' data-ref="646MIB" data-ref-filename="646MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col1 ref" href="#641MOs" title='MOs' data-ref="641MOs" data-ref-filename="641MOs">MOs</a>);</td></tr>
<tr><th id="5339">5339</th><td></td></tr>
<tr><th id="5340">5340</th><td>  <i>// Loop over the rest of the ri operands, converting them over.</i></td></tr>
<tr><th id="5341">5341</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="647NumOps" title='NumOps' data-type='unsigned int' data-ref="647NumOps" data-ref-filename="647NumOps">NumOps</dfn> = <a class="local col3 ref" href="#643MI" title='MI' data-ref="643MI" data-ref-filename="643MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>2</var>;</td></tr>
<tr><th id="5342">5342</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="648i" title='i' data-type='unsigned int' data-ref="648i" data-ref-filename="648i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#648i" title='i' data-ref="648i" data-ref-filename="648i">i</a> != <a class="local col7 ref" href="#647NumOps" title='NumOps' data-ref="647NumOps" data-ref-filename="647NumOps">NumOps</a>; ++<a class="local col8 ref" href="#648i" title='i' data-ref="648i" data-ref-filename="648i">i</a>) {</td></tr>
<tr><th id="5343">5343</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="649MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="649MO" data-ref-filename="649MO">MO</dfn> = <a class="local col3 ref" href="#643MI" title='MI' data-ref="643MI" data-ref-filename="643MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#648i" title='i' data-ref="648i" data-ref-filename="648i">i</a> + <var>2</var>);</td></tr>
<tr><th id="5344">5344</th><td>    <a class="local col6 ref" href="#646MIB" title='MIB' data-ref="646MIB" data-ref-filename="646MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#649MO" title='MO' data-ref="649MO" data-ref-filename="649MO">MO</a>);</td></tr>
<tr><th id="5345">5345</th><td>  }</td></tr>
<tr><th id="5346">5346</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="650i" title='i' data-type='unsigned int' data-ref="650i" data-ref-filename="650i">i</dfn> = <a class="local col7 ref" href="#647NumOps" title='NumOps' data-ref="647NumOps" data-ref-filename="647NumOps">NumOps</a> + <var>2</var>, <dfn class="local col1 decl" id="651e" title='e' data-type='unsigned int' data-ref="651e" data-ref-filename="651e">e</dfn> = <a class="local col3 ref" href="#643MI" title='MI' data-ref="643MI" data-ref-filename="643MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col0 ref" href="#650i" title='i' data-ref="650i" data-ref-filename="650i">i</a> != <a class="local col1 ref" href="#651e" title='e' data-ref="651e" data-ref-filename="651e">e</a>; ++<a class="local col0 ref" href="#650i" title='i' data-ref="650i" data-ref-filename="650i">i</a>) {</td></tr>
<tr><th id="5347">5347</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="652MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="652MO" data-ref-filename="652MO">MO</dfn> = <a class="local col3 ref" href="#643MI" title='MI' data-ref="643MI" data-ref-filename="643MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#650i" title='i' data-ref="650i" data-ref-filename="650i">i</a>);</td></tr>
<tr><th id="5348">5348</th><td>    <a class="local col6 ref" href="#646MIB" title='MIB' data-ref="646MIB" data-ref-filename="646MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#652MO" title='MO' data-ref="652MO" data-ref-filename="652MO">MO</a>);</td></tr>
<tr><th id="5349">5349</th><td>  }</td></tr>
<tr><th id="5350">5350</th><td></td></tr>
<tr><th id="5351">5351</th><td>  <a class="tu ref fn" href="#_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE" title='updateOperandRegConstraints' data-use='c' data-ref="_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE" data-ref-filename="_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE">updateOperandRegConstraints</a>(<span class='refarg'><a class="local col9 ref" href="#639MF" title='MF' data-ref="639MF" data-ref-filename="639MF">MF</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#645NewMI" title='NewMI' data-ref="645NewMI" data-ref-filename="645NewMI">NewMI</a></span>, <a class="local col4 ref" href="#644TII" title='TII' data-ref="644TII" data-ref-filename="644TII">TII</a>);</td></tr>
<tr><th id="5352">5352</th><td></td></tr>
<tr><th id="5353">5353</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="653MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="653MBB" data-ref-filename="653MBB">MBB</dfn> = <a class="local col2 ref" href="#642InsertPt" title='InsertPt' data-ref="642InsertPt" data-ref-filename="642InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5354">5354</th><td>  <a class="local col3 ref" href="#653MBB" title='MBB' data-ref="653MBB" data-ref-filename="653MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#642InsertPt" title='InsertPt' data-ref="642InsertPt" data-ref-filename="642InsertPt">InsertPt</a>, <a class="local col5 ref" href="#645NewMI" title='NewMI' data-ref="645NewMI" data-ref-filename="645NewMI">NewMI</a>);</td></tr>
<tr><th id="5355">5355</th><td></td></tr>
<tr><th id="5356">5356</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#646MIB" title='MIB' data-ref="646MIB" data-ref-filename="646MIB">MIB</a>;</td></tr>
<tr><th id="5357">5357</th><td>}</td></tr>
<tr><th id="5358">5358</th><td></td></tr>
<tr><th id="5359">5359</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi" title='FuseInst' data-type='llvm::MachineInstr * FuseInst(llvm::MachineFunction &amp; MF, unsigned int Opcode, unsigned int OpNo, ArrayRef&lt;llvm::MachineOperand&gt; MOs, MachineBasicBlock::iterator InsertPt, llvm::MachineInstr &amp; MI, const llvm::TargetInstrInfo &amp; TII, int PtrOffset = 0)' data-ref="_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi" data-ref-filename="_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi">FuseInst</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="654MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="654MF" data-ref-filename="654MF">MF</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="655Opcode" title='Opcode' data-type='unsigned int' data-ref="655Opcode" data-ref-filename="655Opcode">Opcode</dfn>,</td></tr>
<tr><th id="5360">5360</th><td>                              <em>unsigned</em> <dfn class="local col6 decl" id="656OpNo" title='OpNo' data-type='unsigned int' data-ref="656OpNo" data-ref-filename="656OpNo">OpNo</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="657MOs" title='MOs' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="657MOs" data-ref-filename="657MOs">MOs</dfn>,</td></tr>
<tr><th id="5361">5361</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="658InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="658InsertPt" data-ref-filename="658InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="5362">5362</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="659MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="659MI" data-ref-filename="659MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col0 decl" id="660TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="660TII" data-ref-filename="660TII">TII</dfn>,</td></tr>
<tr><th id="5363">5363</th><td>                              <em>int</em> <dfn class="local col1 decl" id="661PtrOffset" title='PtrOffset' data-type='int' data-ref="661PtrOffset" data-ref-filename="661PtrOffset">PtrOffset</dfn> = <var>0</var>) {</td></tr>
<tr><th id="5364">5364</th><td>  <i>// Omit the implicit operands, something BuildMI can't do.</i></td></tr>
<tr><th id="5365">5365</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="662NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="662NewMI" data-ref-filename="662NewMI">NewMI</dfn> =</td></tr>
<tr><th id="5366">5366</th><td>      <a class="local col4 ref" href="#654MF" title='MF' data-ref="654MF" data-ref-filename="654MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb" title='llvm::MachineFunction::CreateMachineInstr' data-ref="_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb" data-ref-filename="_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb">CreateMachineInstr</a>(<a class="local col0 ref" href="#660TII" title='TII' data-ref="660TII" data-ref-filename="660TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#655Opcode" title='Opcode' data-ref="655Opcode" data-ref-filename="655Opcode">Opcode</a>), <a class="local col9 ref" href="#659MI" title='MI' data-ref="659MI" data-ref-filename="659MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <b>true</b>);</td></tr>
<tr><th id="5367">5367</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="663MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="663MIB" data-ref-filename="663MIB">MIB</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a><a class="local col4 ref" href="#654MF" title='MF' data-ref="654MF" data-ref-filename="654MF">MF</a>, <a class="local col2 ref" href="#662NewMI" title='NewMI' data-ref="662NewMI" data-ref-filename="662NewMI">NewMI</a>);</td></tr>
<tr><th id="5368">5368</th><td></td></tr>
<tr><th id="5369">5369</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="664i" title='i' data-type='unsigned int' data-ref="664i" data-ref-filename="664i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="665e" title='e' data-type='unsigned int' data-ref="665e" data-ref-filename="665e">e</dfn> = <a class="local col9 ref" href="#659MI" title='MI' data-ref="659MI" data-ref-filename="659MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#664i" title='i' data-ref="664i" data-ref-filename="664i">i</a> != <a class="local col5 ref" href="#665e" title='e' data-ref="665e" data-ref-filename="665e">e</a>; ++<a class="local col4 ref" href="#664i" title='i' data-ref="664i" data-ref-filename="664i">i</a>) {</td></tr>
<tr><th id="5370">5370</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="666MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="666MO" data-ref-filename="666MO">MO</dfn> = <a class="local col9 ref" href="#659MI" title='MI' data-ref="659MI" data-ref-filename="659MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#664i" title='i' data-ref="664i" data-ref-filename="664i">i</a>);</td></tr>
<tr><th id="5371">5371</th><td>    <b>if</b> (<a class="local col4 ref" href="#664i" title='i' data-ref="664i" data-ref-filename="664i">i</a> == <a class="local col6 ref" href="#656OpNo" title='OpNo' data-ref="656OpNo" data-ref-filename="656OpNo">OpNo</a>) {</td></tr>
<tr><th id="5372">5372</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isReg() &amp;&amp; <q>"Expected to fold into reg operand!"</q>);</td></tr>
<tr><th id="5373">5373</th><td>      <a class="tu ref fn" href="#_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi" title='addOperands' data-use='c' data-ref="_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi" data-ref-filename="_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi">addOperands</a>(<span class='refarg'><a class="local col3 ref" href="#663MIB" title='MIB' data-ref="663MIB" data-ref-filename="663MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col7 ref" href="#657MOs" title='MOs' data-ref="657MOs" data-ref-filename="657MOs">MOs</a>, <a class="local col1 ref" href="#661PtrOffset" title='PtrOffset' data-ref="661PtrOffset" data-ref-filename="661PtrOffset">PtrOffset</a>);</td></tr>
<tr><th id="5374">5374</th><td>    } <b>else</b> {</td></tr>
<tr><th id="5375">5375</th><td>      <a class="local col3 ref" href="#663MIB" title='MIB' data-ref="663MIB" data-ref-filename="663MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#666MO" title='MO' data-ref="666MO" data-ref-filename="666MO">MO</a>);</td></tr>
<tr><th id="5376">5376</th><td>    }</td></tr>
<tr><th id="5377">5377</th><td>  }</td></tr>
<tr><th id="5378">5378</th><td></td></tr>
<tr><th id="5379">5379</th><td>  <a class="tu ref fn" href="#_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE" title='updateOperandRegConstraints' data-use='c' data-ref="_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE" data-ref-filename="_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE">updateOperandRegConstraints</a>(<span class='refarg'><a class="local col4 ref" href="#654MF" title='MF' data-ref="654MF" data-ref-filename="654MF">MF</a></span>, <span class='refarg'>*<a class="local col2 ref" href="#662NewMI" title='NewMI' data-ref="662NewMI" data-ref-filename="662NewMI">NewMI</a></span>, <a class="local col0 ref" href="#660TII" title='TII' data-ref="660TII" data-ref-filename="660TII">TII</a>);</td></tr>
<tr><th id="5380">5380</th><td></td></tr>
<tr><th id="5381">5381</th><td>  <i>// Copy the NoFPExcept flag from the instruction we're fusing.</i></td></tr>
<tr><th id="5382">5382</th><td>  <b>if</b> (<a class="local col9 ref" href="#659MI" title='MI' data-ref="659MI" data-ref-filename="659MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoFPExcept" title='llvm::MachineInstr::NoFPExcept' data-ref="llvm::MachineInstr::NoFPExcept" data-ref-filename="llvm..MachineInstr..NoFPExcept">NoFPExcept</a>))</td></tr>
<tr><th id="5383">5383</th><td>    <a class="local col2 ref" href="#662NewMI" title='NewMI' data-ref="662NewMI" data-ref-filename="662NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" title='llvm::MachineInstr::setFlag' data-ref="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr7setFlagENS0_6MIFlagE">setFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoFPExcept" title='llvm::MachineInstr::NoFPExcept' data-ref="llvm::MachineInstr::NoFPExcept" data-ref-filename="llvm..MachineInstr..NoFPExcept">NoFPExcept</a>);</td></tr>
<tr><th id="5384">5384</th><td></td></tr>
<tr><th id="5385">5385</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="667MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="667MBB" data-ref-filename="667MBB">MBB</dfn> = <a class="local col8 ref" href="#658InsertPt" title='InsertPt' data-ref="658InsertPt" data-ref-filename="658InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5386">5386</th><td>  <a class="local col7 ref" href="#667MBB" title='MBB' data-ref="667MBB" data-ref-filename="667MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#658InsertPt" title='InsertPt' data-ref="658InsertPt" data-ref-filename="658InsertPt">InsertPt</a>, <a class="local col2 ref" href="#662NewMI" title='NewMI' data-ref="662NewMI" data-ref-filename="662NewMI">NewMI</a>);</td></tr>
<tr><th id="5387">5387</th><td></td></tr>
<tr><th id="5388">5388</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#663MIB" title='MIB' data-ref="663MIB" data-ref-filename="663MIB">MIB</a>;</td></tr>
<tr><th id="5389">5389</th><td>}</td></tr>
<tr><th id="5390">5390</th><td></td></tr>
<tr><th id="5391">5391</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZL10MakeM0InstRKN4llvm15TargetInstrInfoEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS7_" title='MakeM0Inst' data-type='llvm::MachineInstr * MakeM0Inst(const llvm::TargetInstrInfo &amp; TII, unsigned int Opcode, ArrayRef&lt;llvm::MachineOperand&gt; MOs, MachineBasicBlock::iterator InsertPt, llvm::MachineInstr &amp; MI)' data-ref="_ZL10MakeM0InstRKN4llvm15TargetInstrInfoEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS7_" data-ref-filename="_ZL10MakeM0InstRKN4llvm15TargetInstrInfoEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS7_">MakeM0Inst</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col8 decl" id="668TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="668TII" data-ref-filename="668TII">TII</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="669Opcode" title='Opcode' data-type='unsigned int' data-ref="669Opcode" data-ref-filename="669Opcode">Opcode</dfn>,</td></tr>
<tr><th id="5392">5392</th><td>                                <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="670MOs" title='MOs' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="670MOs" data-ref-filename="670MOs">MOs</dfn>,</td></tr>
<tr><th id="5393">5393</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="671InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="671InsertPt" data-ref-filename="671InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="5394">5394</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="672MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="672MI" data-ref-filename="672MI">MI</dfn>) {</td></tr>
<tr><th id="5395">5395</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="673MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="673MIB" data-ref-filename="673MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#671InsertPt" title='InsertPt' data-ref="671InsertPt" data-ref-filename="671InsertPt">InsertPt</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#671InsertPt" title='InsertPt' data-ref="671InsertPt" data-ref-filename="671InsertPt">InsertPt</a>,</td></tr>
<tr><th id="5396">5396</th><td>                                    <a class="local col2 ref" href="#672MI" title='MI' data-ref="672MI" data-ref-filename="672MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col8 ref" href="#668TII" title='TII' data-ref="668TII" data-ref-filename="668TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#669Opcode" title='Opcode' data-ref="669Opcode" data-ref-filename="669Opcode">Opcode</a>));</td></tr>
<tr><th id="5397">5397</th><td>  <a class="tu ref fn" href="#_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi" title='addOperands' data-use='c' data-ref="_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi" data-ref-filename="_ZL11addOperandsRN4llvm19MachineInstrBuilderENS_8ArrayRefINS_14MachineOperandEEEi">addOperands</a>(<span class='refarg'><a class="local col3 ref" href="#673MIB" title='MIB' data-ref="673MIB" data-ref-filename="673MIB">MIB</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col0 ref" href="#670MOs" title='MOs' data-ref="670MOs" data-ref-filename="670MOs">MOs</a>);</td></tr>
<tr><th id="5398">5398</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col3 ref" href="#673MIB" title='MIB' data-ref="673MIB" data-ref-filename="673MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="5399">5399</th><td>}</td></tr>
<tr><th id="5400">5400</th><td></td></tr>
<tr><th id="5401">5401</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026" title='llvm::X86InstrInfo::foldMemoryOperandCustom' data-ref="_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026" data-ref-filename="_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026">foldMemoryOperandCustom</dfn>(</td></tr>
<tr><th id="5402">5402</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="674MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="674MF" data-ref-filename="674MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="675MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="675MI" data-ref-filename="675MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="676OpNum" title='OpNum' data-type='unsigned int' data-ref="676OpNum" data-ref-filename="676OpNum">OpNum</dfn>,</td></tr>
<tr><th id="5403">5403</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col7 decl" id="677MOs" title='MOs' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="677MOs" data-ref-filename="677MOs">MOs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="678InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="678InsertPt" data-ref-filename="678InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="5404">5404</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="679Size" title='Size' data-type='unsigned int' data-ref="679Size" data-ref-filename="679Size">Size</dfn>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col0 decl" id="680Alignment" title='Alignment' data-type='llvm::Align' data-ref="680Alignment" data-ref-filename="680Alignment">Alignment</dfn>) <em>const</em> {</td></tr>
<tr><th id="5405">5405</th><td>  <b>switch</b> (<a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5406">5406</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSERTPSrr" title='llvm::X86::INSERTPSrr' data-ref="llvm::X86::INSERTPSrr" data-ref-filename="llvm..X86..INSERTPSrr">INSERTPSrr</a>:</td></tr>
<tr><th id="5407">5407</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTPSrr" title='llvm::X86::VINSERTPSrr' data-ref="llvm::X86::VINSERTPSrr" data-ref-filename="llvm..X86..VINSERTPSrr">VINSERTPSrr</a>:</td></tr>
<tr><th id="5408">5408</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTPSZrr" title='llvm::X86::VINSERTPSZrr' data-ref="llvm::X86::VINSERTPSZrr" data-ref-filename="llvm..X86..VINSERTPSZrr">VINSERTPSZrr</a>:</td></tr>
<tr><th id="5409">5409</th><td>    <i>// Attempt to convert the load of inserted vector into a fold load</i></td></tr>
<tr><th id="5410">5410</th><td><i>    // of a single float.</i></td></tr>
<tr><th id="5411">5411</th><td>    <b>if</b> (<a class="local col6 ref" href="#676OpNum" title='OpNum' data-ref="676OpNum" data-ref-filename="676OpNum">OpNum</a> == <var>2</var>) {</td></tr>
<tr><th id="5412">5412</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="681Imm" title='Imm' data-type='unsigned int' data-ref="681Imm" data-ref-filename="681Imm">Imm</dfn> = <a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5413">5413</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="682ZMask" title='ZMask' data-type='unsigned int' data-ref="682ZMask" data-ref-filename="682ZMask">ZMask</dfn> = <a class="local col1 ref" href="#681Imm" title='Imm' data-ref="681Imm" data-ref-filename="681Imm">Imm</a> &amp; <var>15</var>;</td></tr>
<tr><th id="5414">5414</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="683DstIdx" title='DstIdx' data-type='unsigned int' data-ref="683DstIdx" data-ref-filename="683DstIdx">DstIdx</dfn> = (<a class="local col1 ref" href="#681Imm" title='Imm' data-ref="681Imm" data-ref-filename="681Imm">Imm</a> &gt;&gt; <var>4</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5415">5415</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="684SrcIdx" title='SrcIdx' data-type='unsigned int' data-ref="684SrcIdx" data-ref-filename="684SrcIdx">SrcIdx</dfn> = (<a class="local col1 ref" href="#681Imm" title='Imm' data-ref="681Imm" data-ref-filename="681Imm">Imm</a> &gt;&gt; <var>6</var>) &amp; <var>3</var>;</td></tr>
<tr><th id="5416">5416</th><td></td></tr>
<tr><th id="5417">5417</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="685TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="685TRI" data-ref-filename="685TRI">TRI</dfn> = *<a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="5418">5418</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="686RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="686RC" data-ref-filename="686RC">RC</dfn> = <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col6 ref" href="#676OpNum" title='OpNum' data-ref="676OpNum" data-ref-filename="676OpNum">OpNum</a>, &amp;<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>, <a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a>);</td></tr>
<tr><th id="5419">5419</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="687RCSize" title='RCSize' data-type='unsigned int' data-ref="687RCSize" data-ref-filename="687RCSize">RCSize</dfn> = <a class="local col5 ref" href="#685TRI" title='TRI' data-ref="685TRI" data-ref-filename="685TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col6 ref" href="#686RC" title='RC' data-ref="686RC" data-ref-filename="686RC">RC</a>) / <var>8</var>;</td></tr>
<tr><th id="5420">5420</th><td>      <b>if</b> ((<a class="local col9 ref" href="#679Size" title='Size' data-ref="679Size" data-ref-filename="679Size">Size</a> == <var>0</var> || <a class="local col9 ref" href="#679Size" title='Size' data-ref="679Size" data-ref-filename="679Size">Size</a> &gt;= <var>16</var>) &amp;&amp; <a class="local col7 ref" href="#687RCSize" title='RCSize' data-ref="687RCSize" data-ref-filename="687RCSize">RCSize</a> &gt;= <var>16</var> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col0 ref" href="#680Alignment" title='Alignment' data-ref="680Alignment" data-ref-filename="680Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignES0_" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignES0_" data-ref-filename="_ZN4llvmgeENS_5AlignES0_">&gt;=</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>)) {</td></tr>
<tr><th id="5421">5421</th><td>        <em>int</em> <dfn class="local col8 decl" id="688PtrOffset" title='PtrOffset' data-type='int' data-ref="688PtrOffset" data-ref-filename="688PtrOffset">PtrOffset</dfn> = <a class="local col4 ref" href="#684SrcIdx" title='SrcIdx' data-ref="684SrcIdx" data-ref-filename="684SrcIdx">SrcIdx</a> * <var>4</var>;</td></tr>
<tr><th id="5422">5422</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="689NewImm" title='NewImm' data-type='unsigned int' data-ref="689NewImm" data-ref-filename="689NewImm">NewImm</dfn> = (<a class="local col3 ref" href="#683DstIdx" title='DstIdx' data-ref="683DstIdx" data-ref-filename="683DstIdx">DstIdx</a> &lt;&lt; <var>4</var>) | <a class="local col2 ref" href="#682ZMask" title='ZMask' data-ref="682ZMask" data-ref-filename="682ZMask">ZMask</a>;</td></tr>
<tr><th id="5423">5423</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="690NewOpCode" title='NewOpCode' data-type='unsigned int' data-ref="690NewOpCode" data-ref-filename="690NewOpCode">NewOpCode</dfn> =</td></tr>
<tr><th id="5424">5424</th><td>            (<a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTPSZrr" title='llvm::X86::VINSERTPSZrr' data-ref="llvm::X86::VINSERTPSZrr" data-ref-filename="llvm..X86..VINSERTPSZrr">VINSERTPSZrr</a>) ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTPSZrm" title='llvm::X86::VINSERTPSZrm' data-ref="llvm::X86::VINSERTPSZrm" data-ref-filename="llvm..X86..VINSERTPSZrm">VINSERTPSZrm</a> :</td></tr>
<tr><th id="5425">5425</th><td>            (<a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTPSrr" title='llvm::X86::VINSERTPSrr' data-ref="llvm::X86::VINSERTPSrr" data-ref-filename="llvm..X86..VINSERTPSrr">VINSERTPSrr</a>)  ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTPSrm" title='llvm::X86::VINSERTPSrm' data-ref="llvm::X86::VINSERTPSrm" data-ref-filename="llvm..X86..VINSERTPSrm">VINSERTPSrm</a>  :</td></tr>
<tr><th id="5426">5426</th><td>                                                    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSERTPSrm" title='llvm::X86::INSERTPSrm' data-ref="llvm::X86::INSERTPSrm" data-ref-filename="llvm..X86..INSERTPSrm">INSERTPSrm</a>;</td></tr>
<tr><th id="5427">5427</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="691NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="691NewMI" data-ref-filename="691NewMI">NewMI</dfn> =</td></tr>
<tr><th id="5428">5428</th><td>            <a class="tu ref fn" href="#_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi" title='FuseInst' data-use='c' data-ref="_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi" data-ref-filename="_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi">FuseInst</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <a class="local col0 ref" href="#690NewOpCode" title='NewOpCode' data-ref="690NewOpCode" data-ref-filename="690NewOpCode">NewOpCode</a>, <a class="local col6 ref" href="#676OpNum" title='OpNum' data-ref="676OpNum" data-ref-filename="676OpNum">OpNum</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col7 ref" href="#677MOs" title='MOs' data-ref="677MOs" data-ref-filename="677MOs">MOs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#678InsertPt" title='InsertPt' data-ref="678InsertPt" data-ref-filename="678InsertPt">InsertPt</a>, <span class='refarg'><a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a></span>, *<b>this</b>, <a class="local col8 ref" href="#688PtrOffset" title='PtrOffset' data-ref="688PtrOffset" data-ref-filename="688PtrOffset">PtrOffset</a>);</td></tr>
<tr><th id="5429">5429</th><td>        <a class="local col1 ref" href="#691NewMI" title='NewMI' data-ref="691NewMI" data-ref-filename="691NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#691NewMI" title='NewMI' data-ref="691NewMI" data-ref-filename="691NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#689NewImm" title='NewImm' data-ref="689NewImm" data-ref-filename="689NewImm">NewImm</a>);</td></tr>
<tr><th id="5430">5430</th><td>        <b>return</b> <a class="local col1 ref" href="#691NewMI" title='NewMI' data-ref="691NewMI" data-ref-filename="691NewMI">NewMI</a>;</td></tr>
<tr><th id="5431">5431</th><td>      }</td></tr>
<tr><th id="5432">5432</th><td>    }</td></tr>
<tr><th id="5433">5433</th><td>    <b>break</b>;</td></tr>
<tr><th id="5434">5434</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHLPSrr" title='llvm::X86::MOVHLPSrr' data-ref="llvm::X86::MOVHLPSrr" data-ref-filename="llvm..X86..MOVHLPSrr">MOVHLPSrr</a>:</td></tr>
<tr><th id="5435">5435</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSrr" title='llvm::X86::VMOVHLPSrr' data-ref="llvm::X86::VMOVHLPSrr" data-ref-filename="llvm..X86..VMOVHLPSrr">VMOVHLPSrr</a>:</td></tr>
<tr><th id="5436">5436</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSZrr" title='llvm::X86::VMOVHLPSZrr' data-ref="llvm::X86::VMOVHLPSZrr" data-ref-filename="llvm..X86..VMOVHLPSZrr">VMOVHLPSZrr</a>:</td></tr>
<tr><th id="5437">5437</th><td>    <i>// Move the upper 64-bits of the second operand to the lower 64-bits.</i></td></tr>
<tr><th id="5438">5438</th><td><i>    // To fold the load, adjust the pointer to the upper and use (V)MOVLPS.</i></td></tr>
<tr><th id="5439">5439</th><td><i>    // TODO: In most cases AVX doesn't have a 8-byte alignment requirement.</i></td></tr>
<tr><th id="5440">5440</th><td>    <b>if</b> (<a class="local col6 ref" href="#676OpNum" title='OpNum' data-ref="676OpNum" data-ref-filename="676OpNum">OpNum</a> == <var>2</var>) {</td></tr>
<tr><th id="5441">5441</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="692TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="692TRI" data-ref-filename="692TRI">TRI</dfn> = *<a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="5442">5442</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="693RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="693RC" data-ref-filename="693RC">RC</dfn> = <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col6 ref" href="#676OpNum" title='OpNum' data-ref="676OpNum" data-ref-filename="676OpNum">OpNum</a>, &amp;<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>, <a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a>);</td></tr>
<tr><th id="5443">5443</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="694RCSize" title='RCSize' data-type='unsigned int' data-ref="694RCSize" data-ref-filename="694RCSize">RCSize</dfn> = <a class="local col2 ref" href="#692TRI" title='TRI' data-ref="692TRI" data-ref-filename="692TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col3 ref" href="#693RC" title='RC' data-ref="693RC" data-ref-filename="693RC">RC</a>) / <var>8</var>;</td></tr>
<tr><th id="5444">5444</th><td>      <b>if</b> ((<a class="local col9 ref" href="#679Size" title='Size' data-ref="679Size" data-ref-filename="679Size">Size</a> == <var>0</var> || <a class="local col9 ref" href="#679Size" title='Size' data-ref="679Size" data-ref-filename="679Size">Size</a> &gt;= <var>16</var>) &amp;&amp; <a class="local col4 ref" href="#694RCSize" title='RCSize' data-ref="694RCSize" data-ref-filename="694RCSize">RCSize</a> &gt;= <var>16</var> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col0 ref" href="#680Alignment" title='Alignment' data-ref="680Alignment" data-ref-filename="680Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignES0_" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignES0_" data-ref-filename="_ZN4llvmgeENS_5AlignES0_">&gt;=</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>8</var>)) {</td></tr>
<tr><th id="5445">5445</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="695NewOpCode" title='NewOpCode' data-type='unsigned int' data-ref="695NewOpCode" data-ref-filename="695NewOpCode">NewOpCode</dfn> =</td></tr>
<tr><th id="5446">5446</th><td>            (<a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSZrr" title='llvm::X86::VMOVHLPSZrr' data-ref="llvm::X86::VMOVHLPSZrr" data-ref-filename="llvm..X86..VMOVHLPSZrr">VMOVHLPSZrr</a>) ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLPSZ128rm" title='llvm::X86::VMOVLPSZ128rm' data-ref="llvm::X86::VMOVLPSZ128rm" data-ref-filename="llvm..X86..VMOVLPSZ128rm">VMOVLPSZ128rm</a> :</td></tr>
<tr><th id="5447">5447</th><td>            (<a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHLPSrr" title='llvm::X86::VMOVHLPSrr' data-ref="llvm::X86::VMOVHLPSrr" data-ref-filename="llvm..X86..VMOVHLPSrr">VMOVHLPSrr</a>)  ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLPSrm" title='llvm::X86::VMOVLPSrm' data-ref="llvm::X86::VMOVLPSrm" data-ref-filename="llvm..X86..VMOVLPSrm">VMOVLPSrm</a>     :</td></tr>
<tr><th id="5448">5448</th><td>                                                   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVLPSrm" title='llvm::X86::MOVLPSrm' data-ref="llvm::X86::MOVLPSrm" data-ref-filename="llvm..X86..MOVLPSrm">MOVLPSrm</a>;</td></tr>
<tr><th id="5449">5449</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="696NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="696NewMI" data-ref-filename="696NewMI">NewMI</dfn> =</td></tr>
<tr><th id="5450">5450</th><td>            <a class="tu ref fn" href="#_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi" title='FuseInst' data-use='c' data-ref="_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi" data-ref-filename="_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi">FuseInst</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <a class="local col5 ref" href="#695NewOpCode" title='NewOpCode' data-ref="695NewOpCode" data-ref-filename="695NewOpCode">NewOpCode</a>, <a class="local col6 ref" href="#676OpNum" title='OpNum' data-ref="676OpNum" data-ref-filename="676OpNum">OpNum</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col7 ref" href="#677MOs" title='MOs' data-ref="677MOs" data-ref-filename="677MOs">MOs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#678InsertPt" title='InsertPt' data-ref="678InsertPt" data-ref-filename="678InsertPt">InsertPt</a>, <span class='refarg'><a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a></span>, *<b>this</b>, <var>8</var>);</td></tr>
<tr><th id="5451">5451</th><td>        <b>return</b> <a class="local col6 ref" href="#696NewMI" title='NewMI' data-ref="696NewMI" data-ref-filename="696NewMI">NewMI</a>;</td></tr>
<tr><th id="5452">5452</th><td>      }</td></tr>
<tr><th id="5453">5453</th><td>    }</td></tr>
<tr><th id="5454">5454</th><td>    <b>break</b>;</td></tr>
<tr><th id="5455">5455</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKLPDrr" title='llvm::X86::UNPCKLPDrr' data-ref="llvm::X86::UNPCKLPDrr" data-ref-filename="llvm..X86..UNPCKLPDrr">UNPCKLPDrr</a>:</td></tr>
<tr><th id="5456">5456</th><td>    <i>// If we won't be able to fold this to the memory form of UNPCKL, use</i></td></tr>
<tr><th id="5457">5457</th><td><i>    // MOVHPD instead. Done as custom because we can't have this in the load</i></td></tr>
<tr><th id="5458">5458</th><td><i>    // table twice.</i></td></tr>
<tr><th id="5459">5459</th><td>    <b>if</b> (<a class="local col6 ref" href="#676OpNum" title='OpNum' data-ref="676OpNum" data-ref-filename="676OpNum">OpNum</a> == <var>2</var>) {</td></tr>
<tr><th id="5460">5460</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="697TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="697TRI" data-ref-filename="697TRI">TRI</dfn> = *<a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="5461">5461</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="698RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="698RC" data-ref-filename="698RC">RC</dfn> = <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col6 ref" href="#676OpNum" title='OpNum' data-ref="676OpNum" data-ref-filename="676OpNum">OpNum</a>, &amp;<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>, <a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a>);</td></tr>
<tr><th id="5462">5462</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="699RCSize" title='RCSize' data-type='unsigned int' data-ref="699RCSize" data-ref-filename="699RCSize">RCSize</dfn> = <a class="local col7 ref" href="#697TRI" title='TRI' data-ref="697TRI" data-ref-filename="697TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col8 ref" href="#698RC" title='RC' data-ref="698RC" data-ref-filename="698RC">RC</a>) / <var>8</var>;</td></tr>
<tr><th id="5463">5463</th><td>      <b>if</b> ((<a class="local col9 ref" href="#679Size" title='Size' data-ref="679Size" data-ref-filename="679Size">Size</a> == <var>0</var> || <a class="local col9 ref" href="#679Size" title='Size' data-ref="679Size" data-ref-filename="679Size">Size</a> &gt;= <var>16</var>) &amp;&amp; <a class="local col9 ref" href="#699RCSize" title='RCSize' data-ref="699RCSize" data-ref-filename="699RCSize">RCSize</a> &gt;= <var>16</var> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col0 ref" href="#680Alignment" title='Alignment' data-ref="680Alignment" data-ref-filename="680Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmltENS_5AlignES0_" title='llvm::operator&lt;' data-ref="_ZN4llvmltENS_5AlignES0_" data-ref-filename="_ZN4llvmltENS_5AlignES0_">&lt;</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>16</var>)) {</td></tr>
<tr><th id="5464">5464</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="700NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="700NewMI" data-ref-filename="700NewMI">NewMI</dfn> =</td></tr>
<tr><th id="5465">5465</th><td>            <a class="tu ref fn" href="#_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi" title='FuseInst' data-use='c' data-ref="_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi" data-ref-filename="_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi">FuseInst</a>(<span class='refarg'><a class="local col4 ref" href="#674MF" title='MF' data-ref="674MF" data-ref-filename="674MF">MF</a></span>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHPDrm" title='llvm::X86::MOVHPDrm' data-ref="llvm::X86::MOVHPDrm" data-ref-filename="llvm..X86..MOVHPDrm">MOVHPDrm</a>, <a class="local col6 ref" href="#676OpNum" title='OpNum' data-ref="676OpNum" data-ref-filename="676OpNum">OpNum</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col7 ref" href="#677MOs" title='MOs' data-ref="677MOs" data-ref-filename="677MOs">MOs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#678InsertPt" title='InsertPt' data-ref="678InsertPt" data-ref-filename="678InsertPt">InsertPt</a>, <span class='refarg'><a class="local col5 ref" href="#675MI" title='MI' data-ref="675MI" data-ref-filename="675MI">MI</a></span>, *<b>this</b>);</td></tr>
<tr><th id="5466">5466</th><td>        <b>return</b> <a class="local col0 ref" href="#700NewMI" title='NewMI' data-ref="700NewMI" data-ref-filename="700NewMI">NewMI</a>;</td></tr>
<tr><th id="5467">5467</th><td>      }</td></tr>
<tr><th id="5468">5468</th><td>    }</td></tr>
<tr><th id="5469">5469</th><td>    <b>break</b>;</td></tr>
<tr><th id="5470">5470</th><td>  }</td></tr>
<tr><th id="5471">5471</th><td></td></tr>
<tr><th id="5472">5472</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5473">5473</th><td>}</td></tr>
<tr><th id="5474">5474</th><td></td></tr>
<tr><th id="5475">5475</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE" title='shouldPreventUndefRegUpdateMemFold' data-type='bool shouldPreventUndefRegUpdateMemFold(llvm::MachineFunction &amp; MF, llvm::MachineInstr &amp; MI)' data-ref="_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE" data-ref-filename="_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE">shouldPreventUndefRegUpdateMemFold</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="701MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="701MF" data-ref-filename="701MF">MF</dfn>,</td></tr>
<tr><th id="5476">5476</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="702MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="702MI" data-ref-filename="702MI">MI</dfn>) {</td></tr>
<tr><th id="5477">5477</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL17hasUndefRegUpdatejjb" title='hasUndefRegUpdate' data-use='c' data-ref="_ZL17hasUndefRegUpdatejjb" data-ref-filename="_ZL17hasUndefRegUpdatejjb">hasUndefRegUpdate</a>(<a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI" data-ref-filename="702MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <var>1</var>, <i>/*ForLoadFold*/</i><b>true</b>) ||</td></tr>
<tr><th id="5478">5478</th><td>      !<a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI" data-ref-filename="702MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5479">5479</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5480">5480</th><td></td></tr>
<tr><th id="5481">5481</th><td>  <i>// The are two cases we need to handle depending on where in the pipeline</i></td></tr>
<tr><th id="5482">5482</th><td><i>  // the folding attempt is being made.</i></td></tr>
<tr><th id="5483">5483</th><td><i>  // -Register has the undef flag set.</i></td></tr>
<tr><th id="5484">5484</th><td><i>  // -Register is produced by the IMPLICIT_DEF instruction.</i></td></tr>
<tr><th id="5485">5485</th><td></td></tr>
<tr><th id="5486">5486</th><td>  <b>if</b> (<a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI" data-ref-filename="702MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="5487">5487</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5488">5488</th><td></td></tr>
<tr><th id="5489">5489</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="703RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="703RegInfo" data-ref-filename="703RegInfo">RegInfo</dfn> = <a class="local col1 ref" href="#701MF" title='MF' data-ref="701MF" data-ref-filename="701MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5490">5490</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="704VRegDef" title='VRegDef' data-type='llvm::MachineInstr *' data-ref="704VRegDef" data-ref-filename="704VRegDef">VRegDef</dfn> = <a class="local col3 ref" href="#703RegInfo" title='RegInfo' data-ref="703RegInfo" data-ref-filename="703RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col2 ref" href="#702MI" title='MI' data-ref="702MI" data-ref-filename="702MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5491">5491</th><td>  <b>return</b> <a class="local col4 ref" href="#704VRegDef" title='VRegDef' data-ref="704VRegDef" data-ref-filename="704VRegDef">VRegDef</a> &amp;&amp; <a class="local col4 ref" href="#704VRegDef" title='VRegDef' data-ref="704VRegDef" data-ref-filename="704VRegDef">VRegDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv" data-ref-filename="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>();</td></tr>
<tr><th id="5492">5492</th><td>}</td></tr>
<tr><th id="5493">5493</th><td></td></tr>
<tr><th id="5494">5494</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674" data-ref-filename="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674">foldMemoryOperandImpl</dfn>(</td></tr>
<tr><th id="5495">5495</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="705MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="705MF" data-ref-filename="705MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="706MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="706MI" data-ref-filename="706MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="707OpNum" title='OpNum' data-type='unsigned int' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</dfn>,</td></tr>
<tr><th id="5496">5496</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="708MOs" title='MOs' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="708MOs" data-ref-filename="708MOs">MOs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="709InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="709InsertPt" data-ref-filename="709InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="5497">5497</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="710Size" title='Size' data-type='unsigned int' data-ref="710Size" data-ref-filename="710Size">Size</dfn>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col1 decl" id="711Alignment" title='Alignment' data-type='llvm::Align' data-ref="711Alignment" data-ref-filename="711Alignment">Alignment</dfn>, <em>bool</em> <dfn class="local col2 decl" id="712AllowCommute" title='AllowCommute' data-type='bool' data-ref="712AllowCommute" data-ref-filename="712AllowCommute">AllowCommute</dfn>) <em>const</em> {</td></tr>
<tr><th id="5498">5498</th><td>  <em>bool</em> <dfn class="local col3 decl" id="713isSlowTwoMemOps" title='isSlowTwoMemOps' data-type='bool' data-ref="713isSlowTwoMemOps" data-ref-filename="713isSlowTwoMemOps">isSlowTwoMemOps</dfn> = <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget13slowTwoMemOpsEv" title='llvm::X86Subtarget::slowTwoMemOps' data-ref="_ZNK4llvm12X86Subtarget13slowTwoMemOpsEv" data-ref-filename="_ZNK4llvm12X86Subtarget13slowTwoMemOpsEv">slowTwoMemOps</a>();</td></tr>
<tr><th id="5499">5499</th><td>  <em>bool</em> <dfn class="local col4 decl" id="714isTwoAddrFold" title='isTwoAddrFold' data-type='bool' data-ref="714isTwoAddrFold" data-ref-filename="714isTwoAddrFold">isTwoAddrFold</dfn> = <b>false</b>;</td></tr>
<tr><th id="5500">5500</th><td></td></tr>
<tr><th id="5501">5501</th><td>  <i>// For CPUs that favor the register form of a call or push,</i></td></tr>
<tr><th id="5502">5502</th><td><i>  // do not fold loads into calls or pushes, unless optimizing for size</i></td></tr>
<tr><th id="5503">5503</th><td><i>  // aggressively.</i></td></tr>
<tr><th id="5504">5504</th><td>  <b>if</b> (<a class="local col3 ref" href="#713isSlowTwoMemOps" title='isSlowTwoMemOps' data-ref="713isSlowTwoMemOps" data-ref-filename="713isSlowTwoMemOps">isSlowTwoMemOps</a> &amp;&amp; !<a class="local col5 ref" href="#705MF" title='MF' data-ref="705MF" data-ref-filename="705MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv" data-ref-filename="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>() &amp;&amp;</td></tr>
<tr><th id="5505">5505</th><td>      (<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL32r" title='llvm::X86::CALL32r' data-ref="llvm::X86::CALL32r" data-ref-filename="llvm..X86..CALL32r">CALL32r</a> || <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64r" title='llvm::X86::CALL64r' data-ref="llvm::X86::CALL64r" data-ref-filename="llvm..X86..CALL64r">CALL64r</a> ||</td></tr>
<tr><th id="5506">5506</th><td>       <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH16r" title='llvm::X86::PUSH16r' data-ref="llvm::X86::PUSH16r" data-ref-filename="llvm..X86..PUSH16r">PUSH16r</a> || <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH32r" title='llvm::X86::PUSH32r' data-ref="llvm::X86::PUSH32r" data-ref-filename="llvm..X86..PUSH32r">PUSH32r</a> ||</td></tr>
<tr><th id="5507">5507</th><td>       <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUSH64r" title='llvm::X86::PUSH64r' data-ref="llvm::X86::PUSH64r" data-ref-filename="llvm..X86..PUSH64r">PUSH64r</a>))</td></tr>
<tr><th id="5508">5508</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5509">5509</th><td></td></tr>
<tr><th id="5510">5510</th><td>  <i>// Avoid partial and undef register update stalls unless optimizing for size.</i></td></tr>
<tr><th id="5511">5511</th><td>  <b>if</b> (!<a class="local col5 ref" href="#705MF" title='MF' data-ref="705MF" data-ref-filename="705MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv" data-ref-filename="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>() &amp;&amp;</td></tr>
<tr><th id="5512">5512</th><td>      (<a class="tu ref fn" href="#_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb" title='hasPartialRegUpdate' data-use='c' data-ref="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb" data-ref-filename="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">hasPartialRegUpdate</a>(<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>, <i>/*ForLoadFold*/</i><b>true</b>) ||</td></tr>
<tr><th id="5513">5513</th><td>       <a class="tu ref fn" href="#_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE" title='shouldPreventUndefRegUpdateMemFold' data-use='c' data-ref="_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE" data-ref-filename="_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE">shouldPreventUndefRegUpdateMemFold</a>(<span class='refarg'><a class="local col5 ref" href="#705MF" title='MF' data-ref="705MF" data-ref-filename="705MF">MF</a></span>, <span class='refarg'><a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a></span>)))</td></tr>
<tr><th id="5514">5514</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5515">5515</th><td></td></tr>
<tr><th id="5516">5516</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="715NumOps" title='NumOps' data-type='unsigned int' data-ref="715NumOps" data-ref-filename="715NumOps">NumOps</dfn> = <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="5517">5517</th><td>  <em>bool</em> <dfn class="local col6 decl" id="716isTwoAddr" title='isTwoAddr' data-type='bool' data-ref="716isTwoAddr" data-ref-filename="716isTwoAddr">isTwoAddr</dfn> =</td></tr>
<tr><th id="5518">5518</th><td>      <a class="local col5 ref" href="#715NumOps" title='NumOps' data-ref="715NumOps" data-ref-filename="715NumOps">NumOps</a> &gt; <var>1</var> &amp;&amp; <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<var>1</var>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>) != -<var>1</var>;</td></tr>
<tr><th id="5519">5519</th><td></td></tr>
<tr><th id="5520">5520</th><td>  <i>// FIXME: AsmPrinter doesn't know how to handle</i></td></tr>
<tr><th id="5521">5521</th><td><i>  // X86II::MO_GOT_ABSOLUTE_ADDRESS after folding.</i></td></tr>
<tr><th id="5522">5522</th><td>  <b>if</b> (<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri" title='llvm::X86::ADD32ri' data-ref="llvm::X86::ADD32ri" data-ref-filename="llvm..X86..ADD32ri">ADD32ri</a> &amp;&amp;</td></tr>
<tr><th id="5523">5523</th><td>      <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS" title='llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS' data-ref="llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS" data-ref-filename="llvm..X86II..MO_GOT_ABSOLUTE_ADDRESS">MO_GOT_ABSOLUTE_ADDRESS</a>)</td></tr>
<tr><th id="5524">5524</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5525">5525</th><td></td></tr>
<tr><th id="5526">5526</th><td>  <i>// GOTTPOFF relocation loads can only be folded into add instructions.</i></td></tr>
<tr><th id="5527">5527</th><td><i>  // FIXME: Need to exclude other relocations that only support specific</i></td></tr>
<tr><th id="5528">5528</th><td><i>  // instructions.</i></td></tr>
<tr><th id="5529">5529</th><td>  <b>if</b> (<a class="local col8 ref" href="#708MOs" title='MOs' data-ref="708MOs" data-ref-filename="708MOs">MOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a> &amp;&amp;</td></tr>
<tr><th id="5530">5530</th><td>      <a class="local col8 ref" href="#708MOs" title='MOs' data-ref="708MOs" data-ref-filename="708MOs">MOs</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>() == <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTTPOFF" title='llvm::X86II::MO_GOTTPOFF' data-ref="llvm::X86II::MO_GOTTPOFF" data-ref-filename="llvm..X86II..MO_GOTTPOFF">MO_GOTTPOFF</a> &amp;&amp;</td></tr>
<tr><th id="5531">5531</th><td>      <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rr" title='llvm::X86::ADD64rr' data-ref="llvm::X86::ADD64rr" data-ref-filename="llvm..X86..ADD64rr">ADD64rr</a>)</td></tr>
<tr><th id="5532">5532</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5533">5533</th><td></td></tr>
<tr><th id="5534">5534</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="717NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="5535">5535</th><td></td></tr>
<tr><th id="5536">5536</th><td>  <i>// Attempt to fold any custom cases we have.</i></td></tr>
<tr><th id="5537">5537</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="718CustomMI" title='CustomMI' data-type='llvm::MachineInstr *' data-ref="718CustomMI" data-ref-filename="718CustomMI"><a class="local col8 ref" href="#718CustomMI" title='CustomMI' data-ref="718CustomMI" data-ref-filename="718CustomMI">CustomMI</a></dfn> = <a class="member fn" href="#_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026" title='llvm::X86InstrInfo::foldMemoryOperandCustom' data-ref="_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026" data-ref-filename="_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026">foldMemoryOperandCustom</a>(</td></tr>
<tr><th id="5538">5538</th><td>          <span class='refarg'><a class="local col5 ref" href="#705MF" title='MF' data-ref="705MF" data-ref-filename="705MF">MF</a></span>, <span class='refarg'><a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a></span>, <a class="local col7 ref" href="#707OpNum" title='OpNum' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col8 ref" href="#708MOs" title='MOs' data-ref="708MOs" data-ref-filename="708MOs">MOs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#709InsertPt" title='InsertPt' data-ref="709InsertPt" data-ref-filename="709InsertPt">InsertPt</a>, <a class="local col0 ref" href="#710Size" title='Size' data-ref="710Size" data-ref-filename="710Size">Size</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col1 ref" href="#711Alignment" title='Alignment' data-ref="711Alignment" data-ref-filename="711Alignment">Alignment</a>))</td></tr>
<tr><th id="5539">5539</th><td>    <b>return</b> <a class="local col8 ref" href="#718CustomMI" title='CustomMI' data-ref="718CustomMI" data-ref-filename="718CustomMI">CustomMI</a>;</td></tr>
<tr><th id="5540">5540</th><td></td></tr>
<tr><th id="5541">5541</th><td>  <em>const</em> <a class="type" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry" title='llvm::X86MemoryFoldTableEntry' data-ref="llvm::X86MemoryFoldTableEntry" data-ref-filename="llvm..X86MemoryFoldTableEntry">X86MemoryFoldTableEntry</a> *<dfn class="local col9 decl" id="719I" title='I' data-type='const llvm::X86MemoryFoldTableEntry *' data-ref="719I" data-ref-filename="719I">I</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="5542">5542</th><td></td></tr>
<tr><th id="5543">5543</th><td>  <i>// Folding a memory location into the two-address part of a two-address</i></td></tr>
<tr><th id="5544">5544</th><td><i>  // instruction is different than folding it other places.  It requires</i></td></tr>
<tr><th id="5545">5545</th><td><i>  // replacing the *two* registers with the memory location.</i></td></tr>
<tr><th id="5546">5546</th><td>  <b>if</b> (<a class="local col6 ref" href="#716isTwoAddr" title='isTwoAddr' data-ref="716isTwoAddr" data-ref-filename="716isTwoAddr">isTwoAddr</a> &amp;&amp; <a class="local col5 ref" href="#715NumOps" title='NumOps' data-ref="715NumOps" data-ref-filename="715NumOps">NumOps</a> &gt;= <var>2</var> &amp;&amp; <a class="local col7 ref" href="#707OpNum" title='OpNum' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</a> &lt; <var>2</var> &amp;&amp; <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="5547">5547</th><td>      <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="5548">5548</th><td>      <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="5549">5549</th><td>    <a class="local col9 ref" href="#719I" title='I' data-ref="719I" data-ref-filename="719I">I</a> = <a class="ref fn" href="X86InstrFoldTables.h.html#_ZN4llvm22lookupTwoAddrFoldTableEj" title='llvm::lookupTwoAddrFoldTable' data-ref="_ZN4llvm22lookupTwoAddrFoldTableEj" data-ref-filename="_ZN4llvm22lookupTwoAddrFoldTableEj">lookupTwoAddrFoldTable</a>(<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="5550">5550</th><td>    <a class="local col4 ref" href="#714isTwoAddrFold" title='isTwoAddrFold' data-ref="714isTwoAddrFold" data-ref-filename="714isTwoAddrFold">isTwoAddrFold</a> = <b>true</b>;</td></tr>
<tr><th id="5551">5551</th><td>  } <b>else</b> {</td></tr>
<tr><th id="5552">5552</th><td>    <b>if</b> (<a class="local col7 ref" href="#707OpNum" title='OpNum' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</a> == <var>0</var>) {</td></tr>
<tr><th id="5553">5553</th><td>      <b>if</b> (<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32r0" title='llvm::X86::MOV32r0' data-ref="llvm::X86::MOV32r0" data-ref-filename="llvm..X86..MOV32r0">MOV32r0</a>) {</td></tr>
<tr><th id="5554">5554</th><td>        <a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a> = <a class="tu ref fn" href="#_ZL10MakeM0InstRKN4llvm15TargetInstrInfoEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS7_" title='MakeM0Inst' data-use='c' data-ref="_ZL10MakeM0InstRKN4llvm15TargetInstrInfoEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS7_" data-ref-filename="_ZL10MakeM0InstRKN4llvm15TargetInstrInfoEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS7_">MakeM0Inst</a>(*<b>this</b>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32mi" title='llvm::X86::MOV32mi' data-ref="llvm::X86::MOV32mi" data-ref-filename="llvm..X86..MOV32mi">MOV32mi</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col8 ref" href="#708MOs" title='MOs' data-ref="708MOs" data-ref-filename="708MOs">MOs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#709InsertPt" title='InsertPt' data-ref="709InsertPt" data-ref-filename="709InsertPt">InsertPt</a>, <span class='refarg'><a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a></span>);</td></tr>
<tr><th id="5555">5555</th><td>        <b>if</b> (<a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a>)</td></tr>
<tr><th id="5556">5556</th><td>          <b>return</b> <a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a>;</td></tr>
<tr><th id="5557">5557</th><td>      }</td></tr>
<tr><th id="5558">5558</th><td>    }</td></tr>
<tr><th id="5559">5559</th><td></td></tr>
<tr><th id="5560">5560</th><td>    <a class="local col9 ref" href="#719I" title='I' data-ref="719I" data-ref-filename="719I">I</a> = <a class="ref fn" href="X86InstrFoldTables.h.html#_ZN4llvm15lookupFoldTableEjj" title='llvm::lookupFoldTable' data-ref="_ZN4llvm15lookupFoldTableEjj" data-ref-filename="_ZN4llvm15lookupFoldTableEjj">lookupFoldTable</a>(<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col7 ref" href="#707OpNum" title='OpNum' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</a>);</td></tr>
<tr><th id="5561">5561</th><td>  }</td></tr>
<tr><th id="5562">5562</th><td></td></tr>
<tr><th id="5563">5563</th><td>  <b>if</b> (<a class="local col9 ref" href="#719I" title='I' data-ref="719I" data-ref-filename="719I">I</a> != <b>nullptr</b>) {</td></tr>
<tr><th id="5564">5564</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="720Opcode" title='Opcode' data-type='unsigned int' data-ref="720Opcode" data-ref-filename="720Opcode">Opcode</dfn> = <a class="local col9 ref" href="#719I" title='I' data-ref="719I" data-ref-filename="719I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::DstOp" title='llvm::X86MemoryFoldTableEntry::DstOp' data-ref="llvm::X86MemoryFoldTableEntry::DstOp" data-ref-filename="llvm..X86MemoryFoldTableEntry..DstOp">DstOp</a>;</td></tr>
<tr><th id="5565">5565</th><td>    <em>bool</em> <dfn class="local col1 decl" id="721FoldedLoad" title='FoldedLoad' data-type='bool' data-ref="721FoldedLoad" data-ref-filename="721FoldedLoad">FoldedLoad</dfn> =</td></tr>
<tr><th id="5566">5566</th><td>        <a class="local col4 ref" href="#714isTwoAddrFold" title='isTwoAddrFold' data-ref="714isTwoAddrFold" data-ref-filename="714isTwoAddrFold">isTwoAddrFold</a> || (<a class="local col7 ref" href="#707OpNum" title='OpNum' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</a> == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#719I" title='I' data-ref="719I" data-ref-filename="719I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_FOLDED_LOAD" title='llvm::TB_FOLDED_LOAD' data-ref="llvm::TB_FOLDED_LOAD" data-ref-filename="llvm..TB_FOLDED_LOAD">TB_FOLDED_LOAD</a>) || <a class="local col7 ref" href="#707OpNum" title='OpNum' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</a> &gt; <var>0</var>;</td></tr>
<tr><th id="5567">5567</th><td>    <em>bool</em> <dfn class="local col2 decl" id="722FoldedStore" title='FoldedStore' data-type='bool' data-ref="722FoldedStore" data-ref-filename="722FoldedStore">FoldedStore</dfn> =</td></tr>
<tr><th id="5568">5568</th><td>        <a class="local col4 ref" href="#714isTwoAddrFold" title='isTwoAddrFold' data-ref="714isTwoAddrFold" data-ref-filename="714isTwoAddrFold">isTwoAddrFold</a> || (<a class="local col7 ref" href="#707OpNum" title='OpNum' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</a> == <var>0</var> &amp;&amp; <a class="local col9 ref" href="#719I" title='I' data-ref="719I" data-ref-filename="719I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_FOLDED_STORE" title='llvm::TB_FOLDED_STORE' data-ref="llvm::TB_FOLDED_STORE" data-ref-filename="llvm..TB_FOLDED_STORE">TB_FOLDED_STORE</a>);</td></tr>
<tr><th id="5569">5569</th><td>    <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::MaybeAlign" title='llvm::MaybeAlign' data-ref="llvm::MaybeAlign" data-ref-filename="llvm..MaybeAlign">MaybeAlign</a> <dfn class="local col3 decl" id="723MinAlign" title='MinAlign' data-type='llvm::MaybeAlign' data-ref="723MinAlign" data-ref-filename="723MinAlign">MinAlign</dfn> =</td></tr>
<tr><th id="5570">5570</th><td>        <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm16decodeMaybeAlignEj" title='llvm::decodeMaybeAlign' data-ref="_ZN4llvm16decodeMaybeAlignEj" data-ref-filename="_ZN4llvm16decodeMaybeAlignEj">decodeMaybeAlign</a>((<a class="local col9 ref" href="#719I" title='I' data-ref="719I" data-ref-filename="719I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_ALIGN_MASK" title='llvm::TB_ALIGN_MASK' data-ref="llvm::TB_ALIGN_MASK" data-ref-filename="llvm..TB_ALIGN_MASK">TB_ALIGN_MASK</a>) &gt;&gt; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_ALIGN_SHIFT" title='llvm::TB_ALIGN_SHIFT' data-ref="llvm::TB_ALIGN_SHIFT" data-ref-filename="llvm..TB_ALIGN_SHIFT">TB_ALIGN_SHIFT</a>);</td></tr>
<tr><th id="5571">5571</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZNK4llvm8OptionalcvbEv" title='llvm::Optional::operator bool' data-ref="_ZNK4llvm8OptionalcvbEv" data-ref-filename="_ZNK4llvm8OptionalcvbEv"></a><a class="local col3 ref" href="#723MinAlign" title='MinAlign' data-ref="723MinAlign" data-ref-filename="723MinAlign">MinAlign</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col1 ref" href="#711Alignment" title='Alignment' data-ref="711Alignment" data-ref-filename="711Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmltENS_5AlignES0_" title='llvm::operator&lt;' data-ref="_ZN4llvmltENS_5AlignES0_" data-ref-filename="_ZN4llvmltENS_5AlignES0_">&lt;</a> <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZNR4llvm8OptionaldeEv" title='llvm::Optional::operator*' data-ref="_ZNR4llvm8OptionaldeEv" data-ref-filename="_ZNR4llvm8OptionaldeEv">*</a><a class="local col3 ref" href="#723MinAlign" title='MinAlign' data-ref="723MinAlign" data-ref-filename="723MinAlign">MinAlign</a>)</td></tr>
<tr><th id="5572">5572</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5573">5573</th><td>    <em>bool</em> <dfn class="local col4 decl" id="724NarrowToMOV32rm" title='NarrowToMOV32rm' data-type='bool' data-ref="724NarrowToMOV32rm" data-ref-filename="724NarrowToMOV32rm">NarrowToMOV32rm</dfn> = <b>false</b>;</td></tr>
<tr><th id="5574">5574</th><td>    <b>if</b> (<a class="local col0 ref" href="#710Size" title='Size' data-ref="710Size" data-ref-filename="710Size">Size</a>) {</td></tr>
<tr><th id="5575">5575</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="725TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="725TRI" data-ref-filename="725TRI">TRI</dfn> = *<a class="local col5 ref" href="#705MF" title='MF' data-ref="705MF" data-ref-filename="705MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="5576">5576</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="726RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="726RC" data-ref-filename="726RC">RC</dfn> = <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col7 ref" href="#707OpNum" title='OpNum' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</a>,</td></tr>
<tr><th id="5577">5577</th><td>                                                  &amp;<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>, <a class="local col5 ref" href="#705MF" title='MF' data-ref="705MF" data-ref-filename="705MF">MF</a>);</td></tr>
<tr><th id="5578">5578</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="727RCSize" title='RCSize' data-type='unsigned int' data-ref="727RCSize" data-ref-filename="727RCSize">RCSize</dfn> = <a class="local col5 ref" href="#725TRI" title='TRI' data-ref="725TRI" data-ref-filename="725TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col6 ref" href="#726RC" title='RC' data-ref="726RC" data-ref-filename="726RC">RC</a>) / <var>8</var>;</td></tr>
<tr><th id="5579">5579</th><td>      <i>// Check if it's safe to fold the load. If the size of the object is</i></td></tr>
<tr><th id="5580">5580</th><td><i>      // narrower than the load width, then it's not.</i></td></tr>
<tr><th id="5581">5581</th><td><i>      // FIXME: Allow scalar intrinsic instructions like ADDSSrm_Int.</i></td></tr>
<tr><th id="5582">5582</th><td>      <b>if</b> (<a class="local col1 ref" href="#721FoldedLoad" title='FoldedLoad' data-ref="721FoldedLoad" data-ref-filename="721FoldedLoad">FoldedLoad</a> &amp;&amp; <a class="local col0 ref" href="#710Size" title='Size' data-ref="710Size" data-ref-filename="710Size">Size</a> &lt; <a class="local col7 ref" href="#727RCSize" title='RCSize' data-ref="727RCSize" data-ref-filename="727RCSize">RCSize</a>) {</td></tr>
<tr><th id="5583">5583</th><td>        <i>// If this is a 64-bit load, but the spill slot is 32, then we can do</i></td></tr>
<tr><th id="5584">5584</th><td><i>        // a 32-bit load which is implicitly zero-extended. This likely is</i></td></tr>
<tr><th id="5585">5585</th><td><i>        // due to live interval analysis remat'ing a load from stack slot.</i></td></tr>
<tr><th id="5586">5586</th><td>        <b>if</b> (<a class="local col0 ref" href="#720Opcode" title='Opcode' data-ref="720Opcode" data-ref-filename="720Opcode">Opcode</a> != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rm" title='llvm::X86::MOV64rm' data-ref="llvm::X86::MOV64rm" data-ref-filename="llvm..X86..MOV64rm">MOV64rm</a> || <a class="local col7 ref" href="#727RCSize" title='RCSize' data-ref="727RCSize" data-ref-filename="727RCSize">RCSize</a> != <var>8</var> || <a class="local col0 ref" href="#710Size" title='Size' data-ref="710Size" data-ref-filename="710Size">Size</a> != <var>4</var>)</td></tr>
<tr><th id="5587">5587</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5588">5588</th><td>        <b>if</b> (<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() || <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="5589">5589</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5590">5590</th><td>        <a class="local col0 ref" href="#720Opcode" title='Opcode' data-ref="720Opcode" data-ref-filename="720Opcode">Opcode</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rm" title='llvm::X86::MOV32rm' data-ref="llvm::X86::MOV32rm" data-ref-filename="llvm..X86..MOV32rm">MOV32rm</a>;</td></tr>
<tr><th id="5591">5591</th><td>        <a class="local col4 ref" href="#724NarrowToMOV32rm" title='NarrowToMOV32rm' data-ref="724NarrowToMOV32rm" data-ref-filename="724NarrowToMOV32rm">NarrowToMOV32rm</a> = <b>true</b>;</td></tr>
<tr><th id="5592">5592</th><td>      }</td></tr>
<tr><th id="5593">5593</th><td>      <i>// For stores, make sure the size of the object is equal to the size of</i></td></tr>
<tr><th id="5594">5594</th><td><i>      // the store. If the object is larger, the extra bits would be garbage. If</i></td></tr>
<tr><th id="5595">5595</th><td><i>      // the object is smaller we might overwrite another object or fault.</i></td></tr>
<tr><th id="5596">5596</th><td>      <b>if</b> (<a class="local col2 ref" href="#722FoldedStore" title='FoldedStore' data-ref="722FoldedStore" data-ref-filename="722FoldedStore">FoldedStore</a> &amp;&amp; <a class="local col0 ref" href="#710Size" title='Size' data-ref="710Size" data-ref-filename="710Size">Size</a> != <a class="local col7 ref" href="#727RCSize" title='RCSize' data-ref="727RCSize" data-ref-filename="727RCSize">RCSize</a>)</td></tr>
<tr><th id="5597">5597</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5598">5598</th><td>    }</td></tr>
<tr><th id="5599">5599</th><td></td></tr>
<tr><th id="5600">5600</th><td>    <b>if</b> (<a class="local col4 ref" href="#714isTwoAddrFold" title='isTwoAddrFold' data-ref="714isTwoAddrFold" data-ref-filename="714isTwoAddrFold">isTwoAddrFold</a>)</td></tr>
<tr><th id="5601">5601</th><td>      <a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a> = <a class="tu ref fn" href="#_ZL15FuseTwoAddrInstRN4llvm15MachineFunctionEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoE" title='FuseTwoAddrInst' data-use='c' data-ref="_ZL15FuseTwoAddrInstRN4llvm15MachineFunctionEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoE" data-ref-filename="_ZL15FuseTwoAddrInstRN4llvm15MachineFunctionEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoE">FuseTwoAddrInst</a>(<span class='refarg'><a class="local col5 ref" href="#705MF" title='MF' data-ref="705MF" data-ref-filename="705MF">MF</a></span>, <a class="local col0 ref" href="#720Opcode" title='Opcode' data-ref="720Opcode" data-ref-filename="720Opcode">Opcode</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col8 ref" href="#708MOs" title='MOs' data-ref="708MOs" data-ref-filename="708MOs">MOs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#709InsertPt" title='InsertPt' data-ref="709InsertPt" data-ref-filename="709InsertPt">InsertPt</a>, <span class='refarg'><a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a></span>, *<b>this</b>);</td></tr>
<tr><th id="5602">5602</th><td>    <b>else</b></td></tr>
<tr><th id="5603">5603</th><td>      <a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a> = <a class="tu ref fn" href="#_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi" title='FuseInst' data-use='c' data-ref="_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi" data-ref-filename="_ZL8FuseInstRN4llvm15MachineFunctionEjjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS6_RKNS_15TargetInstrInfoEi">FuseInst</a>(<span class='refarg'><a class="local col5 ref" href="#705MF" title='MF' data-ref="705MF" data-ref-filename="705MF">MF</a></span>, <a class="local col0 ref" href="#720Opcode" title='Opcode' data-ref="720Opcode" data-ref-filename="720Opcode">Opcode</a>, <a class="local col7 ref" href="#707OpNum" title='OpNum' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col8 ref" href="#708MOs" title='MOs' data-ref="708MOs" data-ref-filename="708MOs">MOs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#709InsertPt" title='InsertPt' data-ref="709InsertPt" data-ref-filename="709InsertPt">InsertPt</a>, <span class='refarg'><a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a></span>, *<b>this</b>);</td></tr>
<tr><th id="5604">5604</th><td></td></tr>
<tr><th id="5605">5605</th><td>    <b>if</b> (<a class="local col4 ref" href="#724NarrowToMOV32rm" title='NarrowToMOV32rm' data-ref="724NarrowToMOV32rm" data-ref-filename="724NarrowToMOV32rm">NarrowToMOV32rm</a>) {</td></tr>
<tr><th id="5606">5606</th><td>      <i>// If this is the special case where we use a MOV32rm to load a 32-bit</i></td></tr>
<tr><th id="5607">5607</th><td><i>      // value and zero-extend the top bits. Change the destination register</i></td></tr>
<tr><th id="5608">5608</th><td><i>      // to a 32-bit one.</i></td></tr>
<tr><th id="5609">5609</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="728DstReg" title='DstReg' data-type='llvm::Register' data-ref="728DstReg" data-ref-filename="728DstReg">DstReg</dfn> = <a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5610">5610</th><td>      <b>if</b> (<a class="local col8 ref" href="#728DstReg" title='DstReg' data-ref="728DstReg" data-ref-filename="728DstReg">DstReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register10isPhysicalEv" title='llvm::Register::isPhysical' data-ref="_ZNK4llvm8Register10isPhysicalEv" data-ref-filename="_ZNK4llvm8Register10isPhysicalEv">isPhysical</a>())</td></tr>
<tr><th id="5611">5611</th><td>        <a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#728DstReg" title='DstReg' data-ref="728DstReg" data-ref-filename="728DstReg">DstReg</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_32bit" title='llvm::X86::sub_32bit' data-ref="llvm::X86::sub_32bit" data-ref-filename="llvm..X86..sub_32bit">sub_32bit</a>));</td></tr>
<tr><th id="5612">5612</th><td>      <b>else</b></td></tr>
<tr><th id="5613">5613</th><td>        <a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_32bit" title='llvm::X86::sub_32bit' data-ref="llvm::X86::sub_32bit" data-ref-filename="llvm..X86..sub_32bit">sub_32bit</a>);</td></tr>
<tr><th id="5614">5614</th><td>    }</td></tr>
<tr><th id="5615">5615</th><td>    <b>return</b> <a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a>;</td></tr>
<tr><th id="5616">5616</th><td>  }</td></tr>
<tr><th id="5617">5617</th><td></td></tr>
<tr><th id="5618">5618</th><td>  <i>// If the instruction and target operand are commutable, commute the</i></td></tr>
<tr><th id="5619">5619</th><td><i>  // instruction and try again.</i></td></tr>
<tr><th id="5620">5620</th><td>  <b>if</b> (<a class="local col2 ref" href="#712AllowCommute" title='AllowCommute' data-ref="712AllowCommute" data-ref-filename="712AllowCommute">AllowCommute</a>) {</td></tr>
<tr><th id="5621">5621</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="729CommuteOpIdx1" title='CommuteOpIdx1' data-type='unsigned int' data-ref="729CommuteOpIdx1" data-ref-filename="729CommuteOpIdx1">CommuteOpIdx1</dfn> = <a class="local col7 ref" href="#707OpNum" title='OpNum' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</a>, <dfn class="local col0 decl" id="730CommuteOpIdx2" title='CommuteOpIdx2' data-type='unsigned int' data-ref="730CommuteOpIdx2" data-ref-filename="730CommuteOpIdx2">CommuteOpIdx2</dfn> = <a class="member" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex" data-ref-filename="llvm..TargetInstrInfo..CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>;</td></tr>
<tr><th id="5622">5622</th><td>    <b>if</b> (<a class="virtual member fn" href="#_ZNK4llvm12X86InstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::X86InstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm12X86InstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm12X86InstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</a>(<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#729CommuteOpIdx1" title='CommuteOpIdx1' data-ref="729CommuteOpIdx1" data-ref-filename="729CommuteOpIdx1">CommuteOpIdx1</a></span>, <span class='refarg'><a class="local col0 ref" href="#730CommuteOpIdx2" title='CommuteOpIdx2' data-ref="730CommuteOpIdx2" data-ref-filename="730CommuteOpIdx2">CommuteOpIdx2</a></span>)) {</td></tr>
<tr><th id="5623">5623</th><td>      <em>bool</em> <dfn class="local col1 decl" id="731HasDef" title='HasDef' data-type='bool' data-ref="731HasDef" data-ref-filename="731HasDef">HasDef</dfn> = <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="5624">5624</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="732Reg0" title='Reg0' data-type='llvm::Register' data-ref="732Reg0" data-ref-filename="732Reg0">Reg0</dfn> = <a class="local col1 ref" href="#731HasDef" title='HasDef' data-ref="731HasDef" data-ref-filename="731HasDef">HasDef</a> ? <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() : <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a><a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej">(</a>);</td></tr>
<tr><th id="5625">5625</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="733Reg1" title='Reg1' data-type='llvm::Register' data-ref="733Reg1" data-ref-filename="733Reg1">Reg1</dfn> = <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#729CommuteOpIdx1" title='CommuteOpIdx1' data-ref="729CommuteOpIdx1" data-ref-filename="729CommuteOpIdx1">CommuteOpIdx1</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5626">5626</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="734Reg2" title='Reg2' data-type='llvm::Register' data-ref="734Reg2" data-ref-filename="734Reg2">Reg2</dfn> = <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#730CommuteOpIdx2" title='CommuteOpIdx2' data-ref="730CommuteOpIdx2" data-ref-filename="730CommuteOpIdx2">CommuteOpIdx2</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5627">5627</th><td>      <em>bool</em> <dfn class="local col5 decl" id="735Tied1" title='Tied1' data-type='bool' data-ref="735Tied1" data-ref-filename="735Tied1">Tied1</dfn> =</td></tr>
<tr><th id="5628">5628</th><td>          <var>0</var> == <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col9 ref" href="#729CommuteOpIdx1" title='CommuteOpIdx1' data-ref="729CommuteOpIdx1" data-ref-filename="729CommuteOpIdx1">CommuteOpIdx1</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>);</td></tr>
<tr><th id="5629">5629</th><td>      <em>bool</em> <dfn class="local col6 decl" id="736Tied2" title='Tied2' data-type='bool' data-ref="736Tied2" data-ref-filename="736Tied2">Tied2</dfn> =</td></tr>
<tr><th id="5630">5630</th><td>          <var>0</var> == <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" title='llvm::MCInstrDesc::getOperandConstraint' data-ref="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE" data-ref-filename="_ZNK4llvm11MCInstrDesc20getOperandConstraintEjNS_4MCOI17OperandConstraintE">getOperandConstraint</a>(<a class="local col0 ref" href="#730CommuteOpIdx2" title='CommuteOpIdx2' data-ref="730CommuteOpIdx2" data-ref-filename="730CommuteOpIdx2">CommuteOpIdx2</a>, <span class="namespace">MCOI::</span><a class="enum" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::TIED_TO" title='llvm::MCOI::TIED_TO' data-ref="llvm::MCOI::TIED_TO" data-ref-filename="llvm..MCOI..TIED_TO">TIED_TO</a>);</td></tr>
<tr><th id="5631">5631</th><td></td></tr>
<tr><th id="5632">5632</th><td>      <i>// If either of the commutable operands are tied to the destination</i></td></tr>
<tr><th id="5633">5633</th><td><i>      // then we can not commute + fold.</i></td></tr>
<tr><th id="5634">5634</th><td>      <b>if</b> ((<a class="local col1 ref" href="#731HasDef" title='HasDef' data-ref="731HasDef" data-ref-filename="731HasDef">HasDef</a> &amp;&amp; <a class="local col2 ref" href="#732Reg0" title='Reg0' data-ref="732Reg0" data-ref-filename="732Reg0">Reg0</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col3 ref" href="#733Reg1" title='Reg1' data-ref="733Reg1" data-ref-filename="733Reg1">Reg1</a> &amp;&amp; <a class="local col5 ref" href="#735Tied1" title='Tied1' data-ref="735Tied1" data-ref-filename="735Tied1">Tied1</a>) ||</td></tr>
<tr><th id="5635">5635</th><td>          (<a class="local col1 ref" href="#731HasDef" title='HasDef' data-ref="731HasDef" data-ref-filename="731HasDef">HasDef</a> &amp;&amp; <a class="local col2 ref" href="#732Reg0" title='Reg0' data-ref="732Reg0" data-ref-filename="732Reg0">Reg0</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#734Reg2" title='Reg2' data-ref="734Reg2" data-ref-filename="734Reg2">Reg2</a> &amp;&amp; <a class="local col6 ref" href="#736Tied2" title='Tied2' data-ref="736Tied2" data-ref-filename="736Tied2">Tied2</a>))</td></tr>
<tr><th id="5636">5636</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5637">5637</th><td></td></tr>
<tr><th id="5638">5638</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="737CommutedMI" title='CommutedMI' data-type='llvm::MachineInstr *' data-ref="737CommutedMI" data-ref-filename="737CommutedMI">CommutedMI</dfn> =</td></tr>
<tr><th id="5639">5639</th><td>          <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'><a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a></span>, <b>false</b>, <a class="local col9 ref" href="#729CommuteOpIdx1" title='CommuteOpIdx1' data-ref="729CommuteOpIdx1" data-ref-filename="729CommuteOpIdx1">CommuteOpIdx1</a>, <a class="local col0 ref" href="#730CommuteOpIdx2" title='CommuteOpIdx2' data-ref="730CommuteOpIdx2" data-ref-filename="730CommuteOpIdx2">CommuteOpIdx2</a>);</td></tr>
<tr><th id="5640">5640</th><td>      <b>if</b> (!<a class="local col7 ref" href="#737CommutedMI" title='CommutedMI' data-ref="737CommutedMI" data-ref-filename="737CommutedMI">CommutedMI</a>) {</td></tr>
<tr><th id="5641">5641</th><td>        <i>// Unable to commute.</i></td></tr>
<tr><th id="5642">5642</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5643">5643</th><td>      }</td></tr>
<tr><th id="5644">5644</th><td>      <b>if</b> (<a class="local col7 ref" href="#737CommutedMI" title='CommutedMI' data-ref="737CommutedMI" data-ref-filename="737CommutedMI">CommutedMI</a> != &amp;<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>) {</td></tr>
<tr><th id="5645">5645</th><td>        <i>// New instruction. We can't fold from this.</i></td></tr>
<tr><th id="5646">5646</th><td>        <a class="local col7 ref" href="#737CommutedMI" title='CommutedMI' data-ref="737CommutedMI" data-ref-filename="737CommutedMI">CommutedMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5647">5647</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5648">5648</th><td>      }</td></tr>
<tr><th id="5649">5649</th><td></td></tr>
<tr><th id="5650">5650</th><td>      <i>// Attempt to fold with the commuted version of the instruction.</i></td></tr>
<tr><th id="5651">5651</th><td>      <a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a> = <a class="member fn" href="#_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674" data-ref-filename="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674">foldMemoryOperandImpl</a>(<span class='refarg'><a class="local col5 ref" href="#705MF" title='MF' data-ref="705MF" data-ref-filename="705MF">MF</a></span>, <span class='refarg'><a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a></span>, <a class="local col0 ref" href="#730CommuteOpIdx2" title='CommuteOpIdx2' data-ref="730CommuteOpIdx2" data-ref-filename="730CommuteOpIdx2">CommuteOpIdx2</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;llvm::MachineOperand&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_" data-ref-filename="_ZN4llvm8ArrayRefINS_14MachineOperandEEC1ERKS2_"></a><a class="local col8 ref" href="#708MOs" title='MOs' data-ref="708MOs" data-ref-filename="708MOs">MOs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#709InsertPt" title='InsertPt' data-ref="709InsertPt" data-ref-filename="709InsertPt">InsertPt</a>, <a class="local col0 ref" href="#710Size" title='Size' data-ref="710Size" data-ref-filename="710Size">Size</a>,</td></tr>
<tr><th id="5652">5652</th><td>                                    <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col1 ref" href="#711Alignment" title='Alignment' data-ref="711Alignment" data-ref-filename="711Alignment">Alignment</a>, <i>/*AllowCommute=*/</i><b>false</b>);</td></tr>
<tr><th id="5653">5653</th><td>      <b>if</b> (<a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a>)</td></tr>
<tr><th id="5654">5654</th><td>        <b>return</b> <a class="local col7 ref" href="#717NewMI" title='NewMI' data-ref="717NewMI" data-ref-filename="717NewMI">NewMI</a>;</td></tr>
<tr><th id="5655">5655</th><td></td></tr>
<tr><th id="5656">5656</th><td>      <i>// Folding failed again - undo the commute before returning.</i></td></tr>
<tr><th id="5657">5657</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="738UncommutedMI" title='UncommutedMI' data-type='llvm::MachineInstr *' data-ref="738UncommutedMI" data-ref-filename="738UncommutedMI">UncommutedMI</dfn> =</td></tr>
<tr><th id="5658">5658</th><td>          <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'><a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a></span>, <b>false</b>, <a class="local col9 ref" href="#729CommuteOpIdx1" title='CommuteOpIdx1' data-ref="729CommuteOpIdx1" data-ref-filename="729CommuteOpIdx1">CommuteOpIdx1</a>, <a class="local col0 ref" href="#730CommuteOpIdx2" title='CommuteOpIdx2' data-ref="730CommuteOpIdx2" data-ref-filename="730CommuteOpIdx2">CommuteOpIdx2</a>);</td></tr>
<tr><th id="5659">5659</th><td>      <b>if</b> (!<a class="local col8 ref" href="#738UncommutedMI" title='UncommutedMI' data-ref="738UncommutedMI" data-ref-filename="738UncommutedMI">UncommutedMI</a>) {</td></tr>
<tr><th id="5660">5660</th><td>        <i>// Unable to commute.</i></td></tr>
<tr><th id="5661">5661</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5662">5662</th><td>      }</td></tr>
<tr><th id="5663">5663</th><td>      <b>if</b> (<a class="local col8 ref" href="#738UncommutedMI" title='UncommutedMI' data-ref="738UncommutedMI" data-ref-filename="738UncommutedMI">UncommutedMI</a> != &amp;<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>) {</td></tr>
<tr><th id="5664">5664</th><td>        <i>// New instruction. It doesn't need to be kept.</i></td></tr>
<tr><th id="5665">5665</th><td>        <a class="local col8 ref" href="#738UncommutedMI" title='UncommutedMI' data-ref="738UncommutedMI" data-ref-filename="738UncommutedMI">UncommutedMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5666">5666</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5667">5667</th><td>      }</td></tr>
<tr><th id="5668">5668</th><td></td></tr>
<tr><th id="5669">5669</th><td>      <i>// Return here to prevent duplicate fuse failure report.</i></td></tr>
<tr><th id="5670">5670</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5671">5671</th><td>    }</td></tr>
<tr><th id="5672">5672</th><td>  }</td></tr>
<tr><th id="5673">5673</th><td></td></tr>
<tr><th id="5674">5674</th><td>  <i>// No fusion</i></td></tr>
<tr><th id="5675">5675</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#PrintFailedFusing" title='PrintFailedFusing' data-use='m' data-ref="PrintFailedFusing" data-ref-filename="PrintFailedFusing">PrintFailedFusing</a> &amp;&amp; !<a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>())</td></tr>
<tr><th id="5676">5676</th><td>    <a class="ref fn" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv" data-ref-filename="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"We failed to fuse operand "</q> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj" data-ref-filename="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#707OpNum" title='OpNum' data-ref="707OpNum" data-ref-filename="707OpNum">OpNum</a> <a class="ref fn" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc" data-ref-filename="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" in "</q> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" data-ref-filename="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col6 ref" href="#706MI" title='MI' data-ref="706MI" data-ref-filename="706MI">MI</a>;</td></tr>
<tr><th id="5677">5677</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5678">5678</th><td>}</td></tr>
<tr><th id="5679">5679</th><td></td></tr>
<tr><th id="5680">5680</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="5681">5681</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_13641444" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_13641444" data-ref-filename="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_13641444">foldMemoryOperandImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="739MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="739MF" data-ref-filename="739MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="740MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="740MI" data-ref-filename="740MI">MI</dfn>,</td></tr>
<tr><th id="5682">5682</th><td>                                    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="741Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="741Ops" data-ref-filename="741Ops">Ops</dfn>,</td></tr>
<tr><th id="5683">5683</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="742InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="742InsertPt" data-ref-filename="742InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="5684">5684</th><td>                                    <em>int</em> <dfn class="local col3 decl" id="743FrameIndex" title='FrameIndex' data-type='int' data-ref="743FrameIndex" data-ref-filename="743FrameIndex">FrameIndex</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col4 decl" id="744LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="744LIS" data-ref-filename="744LIS">LIS</dfn>,</td></tr>
<tr><th id="5685">5685</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap" data-ref-filename="llvm..VirtRegMap">VirtRegMap</a> *<dfn class="local col5 decl" id="745VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="745VRM" data-ref-filename="745VRM">VRM</dfn>) <em>const</em> {</td></tr>
<tr><th id="5686">5686</th><td>  <i>// Check switch flag</i></td></tr>
<tr><th id="5687">5687</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#NoFusing" title='NoFusing' data-use='m' data-ref="NoFusing" data-ref-filename="NoFusing">NoFusing</a>)</td></tr>
<tr><th id="5688">5688</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5689">5689</th><td></td></tr>
<tr><th id="5690">5690</th><td>  <i>// Avoid partial and undef register update stalls unless optimizing for size.</i></td></tr>
<tr><th id="5691">5691</th><td>  <b>if</b> (!<a class="local col9 ref" href="#739MF" title='MF' data-ref="739MF" data-ref-filename="739MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv" data-ref-filename="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>() &amp;&amp;</td></tr>
<tr><th id="5692">5692</th><td>      (<a class="tu ref fn" href="#_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb" title='hasPartialRegUpdate' data-use='c' data-ref="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb" data-ref-filename="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">hasPartialRegUpdate</a>(<a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>, <i>/*ForLoadFold*/</i><b>true</b>) ||</td></tr>
<tr><th id="5693">5693</th><td>       <a class="tu ref fn" href="#_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE" title='shouldPreventUndefRegUpdateMemFold' data-use='c' data-ref="_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE" data-ref-filename="_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE">shouldPreventUndefRegUpdateMemFold</a>(<span class='refarg'><a class="local col9 ref" href="#739MF" title='MF' data-ref="739MF" data-ref-filename="739MF">MF</a></span>, <span class='refarg'><a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a></span>)))</td></tr>
<tr><th id="5694">5694</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5695">5695</th><td></td></tr>
<tr><th id="5696">5696</th><td>  <i>// Don't fold subreg spills, or reloads that use a high subreg.</i></td></tr>
<tr><th id="5697">5697</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="746Op" title='Op' data-type='unsigned int' data-ref="746Op" data-ref-filename="746Op">Op</dfn> : <a class="local col1 ref" href="#741Ops" title='Ops' data-ref="741Ops" data-ref-filename="741Ops">Ops</a>) {</td></tr>
<tr><th id="5698">5698</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="747MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="747MO" data-ref-filename="747MO">MO</dfn> = <a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#746Op" title='Op' data-ref="746Op" data-ref-filename="746Op">Op</a>);</td></tr>
<tr><th id="5699">5699</th><td>    <em>auto</em> <dfn class="local col8 decl" id="748SubReg" title='SubReg' data-type='unsigned int' data-ref="748SubReg" data-ref-filename="748SubReg">SubReg</dfn> = <a class="local col7 ref" href="#747MO" title='MO' data-ref="747MO" data-ref-filename="747MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="5700">5700</th><td>    <b>if</b> (<a class="local col8 ref" href="#748SubReg" title='SubReg' data-ref="748SubReg" data-ref-filename="748SubReg">SubReg</a> &amp;&amp; (<a class="local col7 ref" href="#747MO" title='MO' data-ref="747MO" data-ref-filename="747MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col8 ref" href="#748SubReg" title='SubReg' data-ref="748SubReg" data-ref-filename="748SubReg">SubReg</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::sub_8bit_hi" title='llvm::X86::sub_8bit_hi' data-ref="llvm::X86::sub_8bit_hi" data-ref-filename="llvm..X86..sub_8bit_hi">sub_8bit_hi</a>))</td></tr>
<tr><th id="5701">5701</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5702">5702</th><td>  }</td></tr>
<tr><th id="5703">5703</th><td></td></tr>
<tr><th id="5704">5704</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col9 decl" id="749MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="749MFI" data-ref-filename="749MFI">MFI</dfn> = <a class="local col9 ref" href="#739MF" title='MF' data-ref="739MF" data-ref-filename="739MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="5705">5705</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="750Size" title='Size' data-type='unsigned int' data-ref="750Size" data-ref-filename="750Size">Size</dfn> = <a class="local col9 ref" href="#749MFI" title='MFI' data-ref="749MFI" data-ref-filename="749MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col3 ref" href="#743FrameIndex" title='FrameIndex' data-ref="743FrameIndex" data-ref-filename="743FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="5706">5706</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col1 decl" id="751Alignment" title='Alignment' data-type='llvm::Align' data-ref="751Alignment" data-ref-filename="751Alignment">Alignment</dfn> = <a class="local col9 ref" href="#749MFI" title='MFI' data-ref="749MFI" data-ref-filename="749MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col3 ref" href="#743FrameIndex" title='FrameIndex' data-ref="743FrameIndex" data-ref-filename="743FrameIndex">FrameIndex</a>);</td></tr>
<tr><th id="5707">5707</th><td>  <i>// If the function stack isn't realigned we don't want to fold instructions</i></td></tr>
<tr><th id="5708">5708</th><td><i>  // that need increased alignment.</i></td></tr>
<tr><th id="5709">5709</th><td>  <b>if</b> (!<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</a>(<a class="local col9 ref" href="#739MF" title='MF' data-ref="739MF" data-ref-filename="739MF">MF</a>))</td></tr>
<tr><th id="5710">5710</th><td>    <a class="local col1 ref" href="#751Alignment" title='Alignment' data-ref="751Alignment" data-ref-filename="751Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignaSERKS0_" title='llvm::Align::operator=' data-ref="_ZN4llvm5AlignaSERKS0_" data-ref-filename="_ZN4llvm5AlignaSERKS0_">=</a></td></tr>
<tr><th id="5711">5711</th><td>        <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col1 ref" href="#751Alignment" title='Alignment' data-ref="751Alignment" data-ref-filename="751Alignment">Alignment</a>, <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16getFrameLoweringEv" title='llvm::X86Subtarget::getFrameLowering' data-ref="_ZNK4llvm12X86Subtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm12X86Subtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetFrameLowering.h.html#_ZNK4llvm19TargetFrameLowering13getStackAlignEv" title='llvm::TargetFrameLowering::getStackAlign' data-ref="_ZNK4llvm19TargetFrameLowering13getStackAlignEv" data-ref-filename="_ZNK4llvm19TargetFrameLowering13getStackAlignEv">getStackAlign</a>());</td></tr>
<tr><th id="5712">5712</th><td>  <b>if</b> (<a class="local col1 ref" href="#741Ops" title='Ops' data-ref="741Ops" data-ref-filename="741Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <a class="local col1 ref" href="#741Ops" title='Ops' data-ref="741Ops" data-ref-filename="741Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>0</var> &amp;&amp; <a class="local col1 ref" href="#741Ops" title='Ops' data-ref="741Ops" data-ref-filename="741Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> == <var>1</var>) {</td></tr>
<tr><th id="5713">5713</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="752NewOpc" title='NewOpc' data-type='unsigned int' data-ref="752NewOpc" data-ref-filename="752NewOpc">NewOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="5714">5714</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="753RCSize" title='RCSize' data-type='unsigned int' data-ref="753RCSize" data-ref-filename="753RCSize">RCSize</dfn> = <var>0</var>;</td></tr>
<tr><th id="5715">5715</th><td>    <b>switch</b> (<a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5716">5716</th><td>    <b>default</b>: <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5717">5717</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8rr" title='llvm::X86::TEST8rr' data-ref="llvm::X86::TEST8rr" data-ref-filename="llvm..X86..TEST8rr">TEST8rr</a>:  <a class="local col2 ref" href="#752NewOpc" title='NewOpc' data-ref="752NewOpc" data-ref-filename="752NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a>; <a class="local col3 ref" href="#753RCSize" title='RCSize' data-ref="753RCSize" data-ref-filename="753RCSize">RCSize</a> = <var>1</var>; <b>break</b>;</td></tr>
<tr><th id="5718">5718</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16rr" title='llvm::X86::TEST16rr' data-ref="llvm::X86::TEST16rr" data-ref-filename="llvm..X86..TEST16rr">TEST16rr</a>: <a class="local col2 ref" href="#752NewOpc" title='NewOpc' data-ref="752NewOpc" data-ref-filename="752NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri8" title='llvm::X86::CMP16ri8' data-ref="llvm::X86::CMP16ri8" data-ref-filename="llvm..X86..CMP16ri8">CMP16ri8</a>; <a class="local col3 ref" href="#753RCSize" title='RCSize' data-ref="753RCSize" data-ref-filename="753RCSize">RCSize</a> = <var>2</var>; <b>break</b>;</td></tr>
<tr><th id="5719">5719</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32rr" title='llvm::X86::TEST32rr' data-ref="llvm::X86::TEST32rr" data-ref-filename="llvm..X86..TEST32rr">TEST32rr</a>: <a class="local col2 ref" href="#752NewOpc" title='NewOpc' data-ref="752NewOpc" data-ref-filename="752NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri8" title='llvm::X86::CMP32ri8' data-ref="llvm::X86::CMP32ri8" data-ref-filename="llvm..X86..CMP32ri8">CMP32ri8</a>; <a class="local col3 ref" href="#753RCSize" title='RCSize' data-ref="753RCSize" data-ref-filename="753RCSize">RCSize</a> = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="5720">5720</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64rr" title='llvm::X86::TEST64rr' data-ref="llvm::X86::TEST64rr" data-ref-filename="llvm..X86..TEST64rr">TEST64rr</a>: <a class="local col2 ref" href="#752NewOpc" title='NewOpc' data-ref="752NewOpc" data-ref-filename="752NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri8" title='llvm::X86::CMP64ri8' data-ref="llvm::X86::CMP64ri8" data-ref-filename="llvm..X86..CMP64ri8">CMP64ri8</a>; <a class="local col3 ref" href="#753RCSize" title='RCSize' data-ref="753RCSize" data-ref-filename="753RCSize">RCSize</a> = <var>8</var>; <b>break</b>;</td></tr>
<tr><th id="5721">5721</th><td>    }</td></tr>
<tr><th id="5722">5722</th><td>    <i>// Check if it's safe to fold the load. If the size of the object is</i></td></tr>
<tr><th id="5723">5723</th><td><i>    // narrower than the load width, then it's not.</i></td></tr>
<tr><th id="5724">5724</th><td>    <b>if</b> (<a class="local col0 ref" href="#750Size" title='Size' data-ref="750Size" data-ref-filename="750Size">Size</a> &lt; <a class="local col3 ref" href="#753RCSize" title='RCSize' data-ref="753RCSize" data-ref-filename="753RCSize">RCSize</a>)</td></tr>
<tr><th id="5725">5725</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5726">5726</th><td>    <i>// Change to CMPXXri r, 0 first.</i></td></tr>
<tr><th id="5727">5727</th><td>    <a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#752NewOpc" title='NewOpc' data-ref="752NewOpc" data-ref-filename="752NewOpc">NewOpc</a>));</td></tr>
<tr><th id="5728">5728</th><td>    <a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<var>0</var>);</td></tr>
<tr><th id="5729">5729</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#741Ops" title='Ops' data-ref="741Ops" data-ref-filename="741Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="5730">5730</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5731">5731</th><td></td></tr>
<tr><th id="5732">5732</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674" data-ref-filename="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674">foldMemoryOperandImpl</a>(<span class='refarg'><a class="local col9 ref" href="#739MF" title='MF' data-ref="739MF" data-ref-filename="739MF">MF</a></span>, <span class='refarg'><a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a></span>, <a class="local col1 ref" href="#741Ops" title='Ops' data-ref="741Ops" data-ref-filename="741Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>,</td></tr>
<tr><th id="5733">5733</th><td>                               <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERKT_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand8CreateFIEi" title='llvm::MachineOperand::CreateFI' data-ref="_ZN4llvm14MachineOperand8CreateFIEi" data-ref-filename="_ZN4llvm14MachineOperand8CreateFIEi">CreateFI</a>(<a class="local col3 ref" href="#743FrameIndex" title='FrameIndex' data-ref="743FrameIndex" data-ref-filename="743FrameIndex">FrameIndex</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#742InsertPt" title='InsertPt' data-ref="742InsertPt" data-ref-filename="742InsertPt">InsertPt</a>,</td></tr>
<tr><th id="5734">5734</th><td>                               <a class="local col0 ref" href="#750Size" title='Size' data-ref="750Size" data-ref-filename="750Size">Size</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col1 ref" href="#751Alignment" title='Alignment' data-ref="751Alignment" data-ref-filename="751Alignment">Alignment</a>, <i>/*AllowCommute=*/</i><b>true</b>);</td></tr>
<tr><th id="5735">5735</th><td>}</td></tr>
<tr><th id="5736">5736</th><td></td></tr>
<tr><th id="5737">5737</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">/// Check if<span class="command"> \p</span> <span class="arg">LoadMI</span> is a partial register load that we can't fold into<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="5738">5738</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">/// because the latter uses contents that wouldn't be defined in the folded</i></td></tr>
<tr><th id="5739">5739</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">/// version.  For instance, this transformation isn't legal:</i></td></tr>
<tr><th id="5740">5740</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">///   movss (%rdi), %xmm0</i></td></tr>
<tr><th id="5741">5741</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">///   addps %xmm0, %xmm0</i></td></tr>
<tr><th id="5742">5742</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">/// -&gt;</i></td></tr>
<tr><th id="5743">5743</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">///   addps (%rdi), %xmm0</i></td></tr>
<tr><th id="5744">5744</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">///</i></td></tr>
<tr><th id="5745">5745</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">/// But this one is:</i></td></tr>
<tr><th id="5746">5746</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">///   movss (%rdi), %xmm0</i></td></tr>
<tr><th id="5747">5747</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">///   addss %xmm0, %xmm0</i></td></tr>
<tr><th id="5748">5748</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">/// -&gt;</i></td></tr>
<tr><th id="5749">5749</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">///   addss (%rdi), %xmm0</i></td></tr>
<tr><th id="5750">5750</th><td><i class="doc" data-doc="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">///</i></td></tr>
<tr><th id="5751">5751</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE" title='isNonFoldablePartialRegisterLoad' data-type='bool isNonFoldablePartialRegisterLoad(const llvm::MachineInstr &amp; LoadMI, const llvm::MachineInstr &amp; UserMI, const llvm::MachineFunction &amp; MF)' data-ref="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE" data-ref-filename="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">isNonFoldablePartialRegisterLoad</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="754LoadMI" title='LoadMI' data-type='const llvm::MachineInstr &amp;' data-ref="754LoadMI" data-ref-filename="754LoadMI">LoadMI</dfn>,</td></tr>
<tr><th id="5752">5752</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="755UserMI" title='UserMI' data-type='const llvm::MachineInstr &amp;' data-ref="755UserMI" data-ref-filename="755UserMI">UserMI</dfn>,</td></tr>
<tr><th id="5753">5753</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="756MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="756MF" data-ref-filename="756MF">MF</dfn>) {</td></tr>
<tr><th id="5754">5754</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="757Opc" title='Opc' data-type='unsigned int' data-ref="757Opc" data-ref-filename="757Opc">Opc</dfn> = <a class="local col4 ref" href="#754LoadMI" title='LoadMI' data-ref="754LoadMI" data-ref-filename="754LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5755">5755</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="758UserOpc" title='UserOpc' data-type='unsigned int' data-ref="758UserOpc" data-ref-filename="758UserOpc">UserOpc</dfn> = <a class="local col5 ref" href="#755UserMI" title='UserMI' data-ref="755UserMI" data-ref-filename="755UserMI">UserMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5756">5756</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col9 decl" id="759TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="759TRI" data-ref-filename="759TRI">TRI</dfn> = *<a class="local col6 ref" href="#756MF" title='MF' data-ref="756MF" data-ref-filename="756MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="5757">5757</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="760RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="760RC" data-ref-filename="760RC">RC</dfn> =</td></tr>
<tr><th id="5758">5758</th><td>      <a class="local col6 ref" href="#756MF" title='MF' data-ref="756MF" data-ref-filename="756MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col4 ref" href="#754LoadMI" title='LoadMI' data-ref="754LoadMI" data-ref-filename="754LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="5759">5759</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="761RegSize" title='RegSize' data-type='unsigned int' data-ref="761RegSize" data-ref-filename="761RegSize">RegSize</dfn> = <a class="local col9 ref" href="#759TRI" title='TRI' data-ref="759TRI" data-ref-filename="759TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getRegSizeInBits' data-ref="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsERKNS_19TargetRegisterClassE">getRegSizeInBits</a>(*<a class="local col0 ref" href="#760RC" title='RC' data-ref="760RC" data-ref-filename="760RC">RC</a>);</td></tr>
<tr><th id="5760">5760</th><td></td></tr>
<tr><th id="5761">5761</th><td>  <b>if</b> ((<a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm" title='llvm::X86::MOVSSrm' data-ref="llvm::X86::MOVSSrm" data-ref-filename="llvm..X86..MOVSSrm">MOVSSrm</a> || <a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm" title='llvm::X86::VMOVSSrm' data-ref="llvm::X86::VMOVSSrm" data-ref-filename="llvm..X86..VMOVSSrm">VMOVSSrm</a> || <a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm" title='llvm::X86::VMOVSSZrm' data-ref="llvm::X86::VMOVSSZrm" data-ref-filename="llvm..X86..VMOVSSZrm">VMOVSSZrm</a> ||</td></tr>
<tr><th id="5762">5762</th><td>       <a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm_alt" title='llvm::X86::MOVSSrm_alt' data-ref="llvm::X86::MOVSSrm_alt" data-ref-filename="llvm..X86..MOVSSrm_alt">MOVSSrm_alt</a> || <a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm_alt" title='llvm::X86::VMOVSSrm_alt' data-ref="llvm::X86::VMOVSSrm_alt" data-ref-filename="llvm..X86..VMOVSSrm_alt">VMOVSSrm_alt</a> ||</td></tr>
<tr><th id="5763">5763</th><td>       <a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm_alt" title='llvm::X86::VMOVSSZrm_alt' data-ref="llvm::X86::VMOVSSZrm_alt" data-ref-filename="llvm..X86..VMOVSSZrm_alt">VMOVSSZrm_alt</a>) &amp;&amp;</td></tr>
<tr><th id="5764">5764</th><td>      <a class="local col1 ref" href="#761RegSize" title='RegSize' data-ref="761RegSize" data-ref-filename="761RegSize">RegSize</a> &gt; <var>32</var>) {</td></tr>
<tr><th id="5765">5765</th><td>    <i>// These instructions only load 32 bits, we can't fold them if the</i></td></tr>
<tr><th id="5766">5766</th><td><i>    // destination register is wider than 32 bits (4 bytes), and its user</i></td></tr>
<tr><th id="5767">5767</th><td><i>    // instruction isn't scalar (SS).</i></td></tr>
<tr><th id="5768">5768</th><td>    <b>switch</b> (<a class="local col8 ref" href="#758UserOpc" title='UserOpc' data-ref="758UserOpc" data-ref-filename="758UserOpc">UserOpc</a>) {</td></tr>
<tr><th id="5769">5769</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSS2SDrr_Int" title='llvm::X86::CVTSS2SDrr_Int' data-ref="llvm::X86::CVTSS2SDrr_Int" data-ref-filename="llvm..X86..CVTSS2SDrr_Int">CVTSS2SDrr_Int</a>:</td></tr>
<tr><th id="5770">5770</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDrr_Int" title='llvm::X86::VCVTSS2SDrr_Int' data-ref="llvm::X86::VCVTSS2SDrr_Int" data-ref-filename="llvm..X86..VCVTSS2SDrr_Int">VCVTSS2SDrr_Int</a>:</td></tr>
<tr><th id="5771">5771</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDZrr_Int" title='llvm::X86::VCVTSS2SDZrr_Int' data-ref="llvm::X86::VCVTSS2SDZrr_Int" data-ref-filename="llvm..X86..VCVTSS2SDZrr_Int">VCVTSS2SDZrr_Int</a>:</td></tr>
<tr><th id="5772">5772</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDZrr_Intk" title='llvm::X86::VCVTSS2SDZrr_Intk' data-ref="llvm::X86::VCVTSS2SDZrr_Intk" data-ref-filename="llvm..X86..VCVTSS2SDZrr_Intk">VCVTSS2SDZrr_Intk</a>:</td></tr>
<tr><th id="5773">5773</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SDZrr_Intkz" title='llvm::X86::VCVTSS2SDZrr_Intkz' data-ref="llvm::X86::VCVTSS2SDZrr_Intkz" data-ref-filename="llvm..X86..VCVTSS2SDZrr_Intkz">VCVTSS2SDZrr_Intkz</a>:</td></tr>
<tr><th id="5774">5774</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSS2SIrr_Int" title='llvm::X86::CVTSS2SIrr_Int' data-ref="llvm::X86::CVTSS2SIrr_Int" data-ref-filename="llvm..X86..CVTSS2SIrr_Int">CVTSS2SIrr_Int</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSS2SI64rr_Int" title='llvm::X86::CVTSS2SI64rr_Int' data-ref="llvm::X86::CVTSS2SI64rr_Int" data-ref-filename="llvm..X86..CVTSS2SI64rr_Int">CVTSS2SI64rr_Int</a>:</td></tr>
<tr><th id="5775">5775</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SIrr_Int" title='llvm::X86::VCVTSS2SIrr_Int' data-ref="llvm::X86::VCVTSS2SIrr_Int" data-ref-filename="llvm..X86..VCVTSS2SIrr_Int">VCVTSS2SIrr_Int</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SI64rr_Int" title='llvm::X86::VCVTSS2SI64rr_Int' data-ref="llvm::X86::VCVTSS2SI64rr_Int" data-ref-filename="llvm..X86..VCVTSS2SI64rr_Int">VCVTSS2SI64rr_Int</a>:</td></tr>
<tr><th id="5776">5776</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SIZrr_Int" title='llvm::X86::VCVTSS2SIZrr_Int' data-ref="llvm::X86::VCVTSS2SIZrr_Int" data-ref-filename="llvm..X86..VCVTSS2SIZrr_Int">VCVTSS2SIZrr_Int</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2SI64Zrr_Int" title='llvm::X86::VCVTSS2SI64Zrr_Int' data-ref="llvm::X86::VCVTSS2SI64Zrr_Int" data-ref-filename="llvm..X86..VCVTSS2SI64Zrr_Int">VCVTSS2SI64Zrr_Int</a>:</td></tr>
<tr><th id="5777">5777</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTTSS2SIrr_Int" title='llvm::X86::CVTTSS2SIrr_Int' data-ref="llvm::X86::CVTTSS2SIrr_Int" data-ref-filename="llvm..X86..CVTTSS2SIrr_Int">CVTTSS2SIrr_Int</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTTSS2SI64rr_Int" title='llvm::X86::CVTTSS2SI64rr_Int' data-ref="llvm::X86::CVTTSS2SI64rr_Int" data-ref-filename="llvm..X86..CVTTSS2SI64rr_Int">CVTTSS2SI64rr_Int</a>:</td></tr>
<tr><th id="5778">5778</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2SIrr_Int" title='llvm::X86::VCVTTSS2SIrr_Int' data-ref="llvm::X86::VCVTTSS2SIrr_Int" data-ref-filename="llvm..X86..VCVTTSS2SIrr_Int">VCVTTSS2SIrr_Int</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2SI64rr_Int" title='llvm::X86::VCVTTSS2SI64rr_Int' data-ref="llvm::X86::VCVTTSS2SI64rr_Int" data-ref-filename="llvm..X86..VCVTTSS2SI64rr_Int">VCVTTSS2SI64rr_Int</a>:</td></tr>
<tr><th id="5779">5779</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2SIZrr_Int" title='llvm::X86::VCVTTSS2SIZrr_Int' data-ref="llvm::X86::VCVTTSS2SIZrr_Int" data-ref-filename="llvm..X86..VCVTTSS2SIZrr_Int">VCVTTSS2SIZrr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2SI64Zrr_Int" title='llvm::X86::VCVTTSS2SI64Zrr_Int' data-ref="llvm::X86::VCVTTSS2SI64Zrr_Int" data-ref-filename="llvm..X86..VCVTTSS2SI64Zrr_Int">VCVTTSS2SI64Zrr_Int</a>:</td></tr>
<tr><th id="5780">5780</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2USIZrr_Int" title='llvm::X86::VCVTSS2USIZrr_Int' data-ref="llvm::X86::VCVTSS2USIZrr_Int" data-ref-filename="llvm..X86..VCVTSS2USIZrr_Int">VCVTSS2USIZrr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSS2USI64Zrr_Int" title='llvm::X86::VCVTSS2USI64Zrr_Int' data-ref="llvm::X86::VCVTSS2USI64Zrr_Int" data-ref-filename="llvm..X86..VCVTSS2USI64Zrr_Int">VCVTSS2USI64Zrr_Int</a>:</td></tr>
<tr><th id="5781">5781</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2USIZrr_Int" title='llvm::X86::VCVTTSS2USIZrr_Int' data-ref="llvm::X86::VCVTTSS2USIZrr_Int" data-ref-filename="llvm..X86..VCVTTSS2USIZrr_Int">VCVTTSS2USIZrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSS2USI64Zrr_Int" title='llvm::X86::VCVTTSS2USI64Zrr_Int' data-ref="llvm::X86::VCVTTSS2USI64Zrr_Int" data-ref-filename="llvm..X86..VCVTTSS2USI64Zrr_Int">VCVTTSS2USI64Zrr_Int</a>:</td></tr>
<tr><th id="5782">5782</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RCPSSr_Int" title='llvm::X86::RCPSSr_Int' data-ref="llvm::X86::RCPSSr_Int" data-ref-filename="llvm..X86..RCPSSr_Int">RCPSSr_Int</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCPSSr_Int" title='llvm::X86::VRCPSSr_Int' data-ref="llvm::X86::VRCPSSr_Int" data-ref-filename="llvm..X86..VRCPSSr_Int">VRCPSSr_Int</a>:</td></tr>
<tr><th id="5783">5783</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RSQRTSSr_Int" title='llvm::X86::RSQRTSSr_Int' data-ref="llvm::X86::RSQRTSSr_Int" data-ref-filename="llvm..X86..RSQRTSSr_Int">RSQRTSSr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRTSSr_Int" title='llvm::X86::VRSQRTSSr_Int' data-ref="llvm::X86::VRSQRTSSr_Int" data-ref-filename="llvm..X86..VRSQRTSSr_Int">VRSQRTSSr_Int</a>:</td></tr>
<tr><th id="5784">5784</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROUNDSSr_Int" title='llvm::X86::ROUNDSSr_Int' data-ref="llvm::X86::ROUNDSSr_Int" data-ref-filename="llvm..X86..ROUNDSSr_Int">ROUNDSSr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VROUNDSSr_Int" title='llvm::X86::VROUNDSSr_Int' data-ref="llvm::X86::VROUNDSSr_Int" data-ref-filename="llvm..X86..VROUNDSSr_Int">VROUNDSSr_Int</a>:</td></tr>
<tr><th id="5785">5785</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::COMISSrr_Int" title='llvm::X86::COMISSrr_Int' data-ref="llvm::X86::COMISSrr_Int" data-ref-filename="llvm..X86..COMISSrr_Int">COMISSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCOMISSrr_Int" title='llvm::X86::VCOMISSrr_Int' data-ref="llvm::X86::VCOMISSrr_Int" data-ref-filename="llvm..X86..VCOMISSrr_Int">VCOMISSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCOMISSZrr_Int" title='llvm::X86::VCOMISSZrr_Int' data-ref="llvm::X86::VCOMISSZrr_Int" data-ref-filename="llvm..X86..VCOMISSZrr_Int">VCOMISSZrr_Int</a>:</td></tr>
<tr><th id="5786">5786</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UCOMISSrr_Int" title='llvm::X86::UCOMISSrr_Int' data-ref="llvm::X86::UCOMISSrr_Int" data-ref-filename="llvm..X86..UCOMISSrr_Int">UCOMISSrr_Int</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUCOMISSrr_Int" title='llvm::X86::VUCOMISSrr_Int' data-ref="llvm::X86::VUCOMISSrr_Int" data-ref-filename="llvm..X86..VUCOMISSrr_Int">VUCOMISSrr_Int</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUCOMISSZrr_Int" title='llvm::X86::VUCOMISSZrr_Int' data-ref="llvm::X86::VUCOMISSZrr_Int" data-ref-filename="llvm..X86..VUCOMISSZrr_Int">VUCOMISSZrr_Int</a>:</td></tr>
<tr><th id="5787">5787</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADDSSrr_Int" title='llvm::X86::ADDSSrr_Int' data-ref="llvm::X86::ADDSSrr_Int" data-ref-filename="llvm..X86..ADDSSrr_Int">ADDSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSSrr_Int" title='llvm::X86::VADDSSrr_Int' data-ref="llvm::X86::VADDSSrr_Int" data-ref-filename="llvm..X86..VADDSSrr_Int">VADDSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSSZrr_Int" title='llvm::X86::VADDSSZrr_Int' data-ref="llvm::X86::VADDSSZrr_Int" data-ref-filename="llvm..X86..VADDSSZrr_Int">VADDSSZrr_Int</a>:</td></tr>
<tr><th id="5788">5788</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMPSSrr_Int" title='llvm::X86::CMPSSrr_Int' data-ref="llvm::X86::CMPSSrr_Int" data-ref-filename="llvm..X86..CMPSSrr_Int">CMPSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSSrr_Int" title='llvm::X86::VCMPSSrr_Int' data-ref="llvm::X86::VCMPSSrr_Int" data-ref-filename="llvm..X86..VCMPSSrr_Int">VCMPSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSSZrr_Int" title='llvm::X86::VCMPSSZrr_Int' data-ref="llvm::X86::VCMPSSZrr_Int" data-ref-filename="llvm..X86..VCMPSSZrr_Int">VCMPSSZrr_Int</a>:</td></tr>
<tr><th id="5789">5789</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVSSrr_Int" title='llvm::X86::DIVSSrr_Int' data-ref="llvm::X86::DIVSSrr_Int" data-ref-filename="llvm..X86..DIVSSrr_Int">DIVSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSrr_Int" title='llvm::X86::VDIVSSrr_Int' data-ref="llvm::X86::VDIVSSrr_Int" data-ref-filename="llvm..X86..VDIVSSrr_Int">VDIVSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrr_Int" title='llvm::X86::VDIVSSZrr_Int' data-ref="llvm::X86::VDIVSSZrr_Int" data-ref-filename="llvm..X86..VDIVSSZrr_Int">VDIVSSZrr_Int</a>:</td></tr>
<tr><th id="5790">5790</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MAXSSrr_Int" title='llvm::X86::MAXSSrr_Int' data-ref="llvm::X86::MAXSSrr_Int" data-ref-filename="llvm..X86..MAXSSrr_Int">MAXSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXSSrr_Int" title='llvm::X86::VMAXSSrr_Int' data-ref="llvm::X86::VMAXSSrr_Int" data-ref-filename="llvm..X86..VMAXSSrr_Int">VMAXSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXSSZrr_Int" title='llvm::X86::VMAXSSZrr_Int' data-ref="llvm::X86::VMAXSSZrr_Int" data-ref-filename="llvm..X86..VMAXSSZrr_Int">VMAXSSZrr_Int</a>:</td></tr>
<tr><th id="5791">5791</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MINSSrr_Int" title='llvm::X86::MINSSrr_Int' data-ref="llvm::X86::MINSSrr_Int" data-ref-filename="llvm..X86..MINSSrr_Int">MINSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINSSrr_Int" title='llvm::X86::VMINSSrr_Int' data-ref="llvm::X86::VMINSSrr_Int" data-ref-filename="llvm..X86..VMINSSrr_Int">VMINSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINSSZrr_Int" title='llvm::X86::VMINSSZrr_Int' data-ref="llvm::X86::VMINSSZrr_Int" data-ref-filename="llvm..X86..VMINSSZrr_Int">VMINSSZrr_Int</a>:</td></tr>
<tr><th id="5792">5792</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULSSrr_Int" title='llvm::X86::MULSSrr_Int' data-ref="llvm::X86::MULSSrr_Int" data-ref-filename="llvm..X86..MULSSrr_Int">MULSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSSrr_Int" title='llvm::X86::VMULSSrr_Int' data-ref="llvm::X86::VMULSSrr_Int" data-ref-filename="llvm..X86..VMULSSrr_Int">VMULSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSSZrr_Int" title='llvm::X86::VMULSSZrr_Int' data-ref="llvm::X86::VMULSSZrr_Int" data-ref-filename="llvm..X86..VMULSSZrr_Int">VMULSSZrr_Int</a>:</td></tr>
<tr><th id="5793">5793</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSSr_Int" title='llvm::X86::SQRTSSr_Int' data-ref="llvm::X86::SQRTSSr_Int" data-ref-filename="llvm..X86..SQRTSSr_Int">SQRTSSr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSr_Int" title='llvm::X86::VSQRTSSr_Int' data-ref="llvm::X86::VSQRTSSr_Int" data-ref-filename="llvm..X86..VSQRTSSr_Int">VSQRTSSr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZr_Int" title='llvm::X86::VSQRTSSZr_Int' data-ref="llvm::X86::VSQRTSSZr_Int" data-ref-filename="llvm..X86..VSQRTSSZr_Int">VSQRTSSZr_Int</a>:</td></tr>
<tr><th id="5794">5794</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUBSSrr_Int" title='llvm::X86::SUBSSrr_Int' data-ref="llvm::X86::SUBSSrr_Int" data-ref-filename="llvm..X86..SUBSSrr_Int">SUBSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSUBSSrr_Int" title='llvm::X86::VSUBSSrr_Int' data-ref="llvm::X86::VSUBSSrr_Int" data-ref-filename="llvm..X86..VSUBSSrr_Int">VSUBSSrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSUBSSZrr_Int" title='llvm::X86::VSUBSSZrr_Int' data-ref="llvm::X86::VSUBSSZrr_Int" data-ref-filename="llvm..X86..VSUBSSZrr_Int">VSUBSSZrr_Int</a>:</td></tr>
<tr><th id="5795">5795</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSSZrr_Intk" title='llvm::X86::VADDSSZrr_Intk' data-ref="llvm::X86::VADDSSZrr_Intk" data-ref-filename="llvm..X86..VADDSSZrr_Intk">VADDSSZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSSZrr_Intkz" title='llvm::X86::VADDSSZrr_Intkz' data-ref="llvm::X86::VADDSSZrr_Intkz" data-ref-filename="llvm..X86..VADDSSZrr_Intkz">VADDSSZrr_Intkz</a>:</td></tr>
<tr><th id="5796">5796</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSSZrr_Intk" title='llvm::X86::VCMPSSZrr_Intk' data-ref="llvm::X86::VCMPSSZrr_Intk" data-ref-filename="llvm..X86..VCMPSSZrr_Intk">VCMPSSZrr_Intk</a>:</td></tr>
<tr><th id="5797">5797</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrr_Intk" title='llvm::X86::VDIVSSZrr_Intk' data-ref="llvm::X86::VDIVSSZrr_Intk" data-ref-filename="llvm..X86..VDIVSSZrr_Intk">VDIVSSZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrr_Intkz" title='llvm::X86::VDIVSSZrr_Intkz' data-ref="llvm::X86::VDIVSSZrr_Intkz" data-ref-filename="llvm..X86..VDIVSSZrr_Intkz">VDIVSSZrr_Intkz</a>:</td></tr>
<tr><th id="5798">5798</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXSSZrr_Intk" title='llvm::X86::VMAXSSZrr_Intk' data-ref="llvm::X86::VMAXSSZrr_Intk" data-ref-filename="llvm..X86..VMAXSSZrr_Intk">VMAXSSZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXSSZrr_Intkz" title='llvm::X86::VMAXSSZrr_Intkz' data-ref="llvm::X86::VMAXSSZrr_Intkz" data-ref-filename="llvm..X86..VMAXSSZrr_Intkz">VMAXSSZrr_Intkz</a>:</td></tr>
<tr><th id="5799">5799</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINSSZrr_Intk" title='llvm::X86::VMINSSZrr_Intk' data-ref="llvm::X86::VMINSSZrr_Intk" data-ref-filename="llvm..X86..VMINSSZrr_Intk">VMINSSZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINSSZrr_Intkz" title='llvm::X86::VMINSSZrr_Intkz' data-ref="llvm::X86::VMINSSZrr_Intkz" data-ref-filename="llvm..X86..VMINSSZrr_Intkz">VMINSSZrr_Intkz</a>:</td></tr>
<tr><th id="5800">5800</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSSZrr_Intk" title='llvm::X86::VMULSSZrr_Intk' data-ref="llvm::X86::VMULSSZrr_Intk" data-ref-filename="llvm..X86..VMULSSZrr_Intk">VMULSSZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSSZrr_Intkz" title='llvm::X86::VMULSSZrr_Intkz' data-ref="llvm::X86::VMULSSZrr_Intkz" data-ref-filename="llvm..X86..VMULSSZrr_Intkz">VMULSSZrr_Intkz</a>:</td></tr>
<tr><th id="5801">5801</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZr_Intk" title='llvm::X86::VSQRTSSZr_Intk' data-ref="llvm::X86::VSQRTSSZr_Intk" data-ref-filename="llvm..X86..VSQRTSSZr_Intk">VSQRTSSZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZr_Intkz" title='llvm::X86::VSQRTSSZr_Intkz' data-ref="llvm::X86::VSQRTSSZr_Intkz" data-ref-filename="llvm..X86..VSQRTSSZr_Intkz">VSQRTSSZr_Intkz</a>:</td></tr>
<tr><th id="5802">5802</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSUBSSZrr_Intk" title='llvm::X86::VSUBSSZrr_Intk' data-ref="llvm::X86::VSUBSSZrr_Intk" data-ref-filename="llvm..X86..VSUBSSZrr_Intk">VSUBSSZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSUBSSZrr_Intkz" title='llvm::X86::VSUBSSZrr_Intkz' data-ref="llvm::X86::VSUBSSZrr_Intkz" data-ref-filename="llvm..X86..VSUBSSZrr_Intkz">VSUBSSZrr_Intkz</a>:</td></tr>
<tr><th id="5803">5803</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADDSS4rr_Int" title='llvm::X86::VFMADDSS4rr_Int' data-ref="llvm::X86::VFMADDSS4rr_Int" data-ref-filename="llvm..X86..VFMADDSS4rr_Int">VFMADDSS4rr_Int</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADDSS4rr_Int" title='llvm::X86::VFNMADDSS4rr_Int' data-ref="llvm::X86::VFNMADDSS4rr_Int" data-ref-filename="llvm..X86..VFNMADDSS4rr_Int">VFNMADDSS4rr_Int</a>:</td></tr>
<tr><th id="5804">5804</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUBSS4rr_Int" title='llvm::X86::VFMSUBSS4rr_Int' data-ref="llvm::X86::VFMSUBSS4rr_Int" data-ref-filename="llvm..X86..VFMSUBSS4rr_Int">VFMSUBSS4rr_Int</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUBSS4rr_Int" title='llvm::X86::VFNMSUBSS4rr_Int' data-ref="llvm::X86::VFNMSUBSS4rr_Int" data-ref-filename="llvm..X86..VFNMSUBSS4rr_Int">VFNMSUBSS4rr_Int</a>:</td></tr>
<tr><th id="5805">5805</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD132SSr_Int" title='llvm::X86::VFMADD132SSr_Int' data-ref="llvm::X86::VFMADD132SSr_Int" data-ref-filename="llvm..X86..VFMADD132SSr_Int">VFMADD132SSr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD132SSr_Int" title='llvm::X86::VFNMADD132SSr_Int' data-ref="llvm::X86::VFNMADD132SSr_Int" data-ref-filename="llvm..X86..VFNMADD132SSr_Int">VFNMADD132SSr_Int</a>:</td></tr>
<tr><th id="5806">5806</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD213SSr_Int" title='llvm::X86::VFMADD213SSr_Int' data-ref="llvm::X86::VFMADD213SSr_Int" data-ref-filename="llvm..X86..VFMADD213SSr_Int">VFMADD213SSr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD213SSr_Int" title='llvm::X86::VFNMADD213SSr_Int' data-ref="llvm::X86::VFNMADD213SSr_Int" data-ref-filename="llvm..X86..VFNMADD213SSr_Int">VFNMADD213SSr_Int</a>:</td></tr>
<tr><th id="5807">5807</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD231SSr_Int" title='llvm::X86::VFMADD231SSr_Int' data-ref="llvm::X86::VFMADD231SSr_Int" data-ref-filename="llvm..X86..VFMADD231SSr_Int">VFMADD231SSr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD231SSr_Int" title='llvm::X86::VFNMADD231SSr_Int' data-ref="llvm::X86::VFNMADD231SSr_Int" data-ref-filename="llvm..X86..VFNMADD231SSr_Int">VFNMADD231SSr_Int</a>:</td></tr>
<tr><th id="5808">5808</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB132SSr_Int" title='llvm::X86::VFMSUB132SSr_Int' data-ref="llvm::X86::VFMSUB132SSr_Int" data-ref-filename="llvm..X86..VFMSUB132SSr_Int">VFMSUB132SSr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB132SSr_Int" title='llvm::X86::VFNMSUB132SSr_Int' data-ref="llvm::X86::VFNMSUB132SSr_Int" data-ref-filename="llvm..X86..VFNMSUB132SSr_Int">VFNMSUB132SSr_Int</a>:</td></tr>
<tr><th id="5809">5809</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB213SSr_Int" title='llvm::X86::VFMSUB213SSr_Int' data-ref="llvm::X86::VFMSUB213SSr_Int" data-ref-filename="llvm..X86..VFMSUB213SSr_Int">VFMSUB213SSr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB213SSr_Int" title='llvm::X86::VFNMSUB213SSr_Int' data-ref="llvm::X86::VFNMSUB213SSr_Int" data-ref-filename="llvm..X86..VFNMSUB213SSr_Int">VFNMSUB213SSr_Int</a>:</td></tr>
<tr><th id="5810">5810</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB231SSr_Int" title='llvm::X86::VFMSUB231SSr_Int' data-ref="llvm::X86::VFMSUB231SSr_Int" data-ref-filename="llvm..X86..VFMSUB231SSr_Int">VFMSUB231SSr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB231SSr_Int" title='llvm::X86::VFNMSUB231SSr_Int' data-ref="llvm::X86::VFNMSUB231SSr_Int" data-ref-filename="llvm..X86..VFNMSUB231SSr_Int">VFNMSUB231SSr_Int</a>:</td></tr>
<tr><th id="5811">5811</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD132SSZr_Int" title='llvm::X86::VFMADD132SSZr_Int' data-ref="llvm::X86::VFMADD132SSZr_Int" data-ref-filename="llvm..X86..VFMADD132SSZr_Int">VFMADD132SSZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD132SSZr_Int" title='llvm::X86::VFNMADD132SSZr_Int' data-ref="llvm::X86::VFNMADD132SSZr_Int" data-ref-filename="llvm..X86..VFNMADD132SSZr_Int">VFNMADD132SSZr_Int</a>:</td></tr>
<tr><th id="5812">5812</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD213SSZr_Int" title='llvm::X86::VFMADD213SSZr_Int' data-ref="llvm::X86::VFMADD213SSZr_Int" data-ref-filename="llvm..X86..VFMADD213SSZr_Int">VFMADD213SSZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD213SSZr_Int" title='llvm::X86::VFNMADD213SSZr_Int' data-ref="llvm::X86::VFNMADD213SSZr_Int" data-ref-filename="llvm..X86..VFNMADD213SSZr_Int">VFNMADD213SSZr_Int</a>:</td></tr>
<tr><th id="5813">5813</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD231SSZr_Int" title='llvm::X86::VFMADD231SSZr_Int' data-ref="llvm::X86::VFMADD231SSZr_Int" data-ref-filename="llvm..X86..VFMADD231SSZr_Int">VFMADD231SSZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD231SSZr_Int" title='llvm::X86::VFNMADD231SSZr_Int' data-ref="llvm::X86::VFNMADD231SSZr_Int" data-ref-filename="llvm..X86..VFNMADD231SSZr_Int">VFNMADD231SSZr_Int</a>:</td></tr>
<tr><th id="5814">5814</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB132SSZr_Int" title='llvm::X86::VFMSUB132SSZr_Int' data-ref="llvm::X86::VFMSUB132SSZr_Int" data-ref-filename="llvm..X86..VFMSUB132SSZr_Int">VFMSUB132SSZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB132SSZr_Int" title='llvm::X86::VFNMSUB132SSZr_Int' data-ref="llvm::X86::VFNMSUB132SSZr_Int" data-ref-filename="llvm..X86..VFNMSUB132SSZr_Int">VFNMSUB132SSZr_Int</a>:</td></tr>
<tr><th id="5815">5815</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB213SSZr_Int" title='llvm::X86::VFMSUB213SSZr_Int' data-ref="llvm::X86::VFMSUB213SSZr_Int" data-ref-filename="llvm..X86..VFMSUB213SSZr_Int">VFMSUB213SSZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB213SSZr_Int" title='llvm::X86::VFNMSUB213SSZr_Int' data-ref="llvm::X86::VFNMSUB213SSZr_Int" data-ref-filename="llvm..X86..VFNMSUB213SSZr_Int">VFNMSUB213SSZr_Int</a>:</td></tr>
<tr><th id="5816">5816</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB231SSZr_Int" title='llvm::X86::VFMSUB231SSZr_Int' data-ref="llvm::X86::VFMSUB231SSZr_Int" data-ref-filename="llvm..X86..VFMSUB231SSZr_Int">VFMSUB231SSZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB231SSZr_Int" title='llvm::X86::VFNMSUB231SSZr_Int' data-ref="llvm::X86::VFNMSUB231SSZr_Int" data-ref-filename="llvm..X86..VFNMSUB231SSZr_Int">VFNMSUB231SSZr_Int</a>:</td></tr>
<tr><th id="5817">5817</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD132SSZr_Intk" title='llvm::X86::VFMADD132SSZr_Intk' data-ref="llvm::X86::VFMADD132SSZr_Intk" data-ref-filename="llvm..X86..VFMADD132SSZr_Intk">VFMADD132SSZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD132SSZr_Intk" title='llvm::X86::VFNMADD132SSZr_Intk' data-ref="llvm::X86::VFNMADD132SSZr_Intk" data-ref-filename="llvm..X86..VFNMADD132SSZr_Intk">VFNMADD132SSZr_Intk</a>:</td></tr>
<tr><th id="5818">5818</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD213SSZr_Intk" title='llvm::X86::VFMADD213SSZr_Intk' data-ref="llvm::X86::VFMADD213SSZr_Intk" data-ref-filename="llvm..X86..VFMADD213SSZr_Intk">VFMADD213SSZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD213SSZr_Intk" title='llvm::X86::VFNMADD213SSZr_Intk' data-ref="llvm::X86::VFNMADD213SSZr_Intk" data-ref-filename="llvm..X86..VFNMADD213SSZr_Intk">VFNMADD213SSZr_Intk</a>:</td></tr>
<tr><th id="5819">5819</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD231SSZr_Intk" title='llvm::X86::VFMADD231SSZr_Intk' data-ref="llvm::X86::VFMADD231SSZr_Intk" data-ref-filename="llvm..X86..VFMADD231SSZr_Intk">VFMADD231SSZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD231SSZr_Intk" title='llvm::X86::VFNMADD231SSZr_Intk' data-ref="llvm::X86::VFNMADD231SSZr_Intk" data-ref-filename="llvm..X86..VFNMADD231SSZr_Intk">VFNMADD231SSZr_Intk</a>:</td></tr>
<tr><th id="5820">5820</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB132SSZr_Intk" title='llvm::X86::VFMSUB132SSZr_Intk' data-ref="llvm::X86::VFMSUB132SSZr_Intk" data-ref-filename="llvm..X86..VFMSUB132SSZr_Intk">VFMSUB132SSZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB132SSZr_Intk" title='llvm::X86::VFNMSUB132SSZr_Intk' data-ref="llvm::X86::VFNMSUB132SSZr_Intk" data-ref-filename="llvm..X86..VFNMSUB132SSZr_Intk">VFNMSUB132SSZr_Intk</a>:</td></tr>
<tr><th id="5821">5821</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB213SSZr_Intk" title='llvm::X86::VFMSUB213SSZr_Intk' data-ref="llvm::X86::VFMSUB213SSZr_Intk" data-ref-filename="llvm..X86..VFMSUB213SSZr_Intk">VFMSUB213SSZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB213SSZr_Intk" title='llvm::X86::VFNMSUB213SSZr_Intk' data-ref="llvm::X86::VFNMSUB213SSZr_Intk" data-ref-filename="llvm..X86..VFNMSUB213SSZr_Intk">VFNMSUB213SSZr_Intk</a>:</td></tr>
<tr><th id="5822">5822</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB231SSZr_Intk" title='llvm::X86::VFMSUB231SSZr_Intk' data-ref="llvm::X86::VFMSUB231SSZr_Intk" data-ref-filename="llvm..X86..VFMSUB231SSZr_Intk">VFMSUB231SSZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB231SSZr_Intk" title='llvm::X86::VFNMSUB231SSZr_Intk' data-ref="llvm::X86::VFNMSUB231SSZr_Intk" data-ref-filename="llvm..X86..VFNMSUB231SSZr_Intk">VFNMSUB231SSZr_Intk</a>:</td></tr>
<tr><th id="5823">5823</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD132SSZr_Intkz" title='llvm::X86::VFMADD132SSZr_Intkz' data-ref="llvm::X86::VFMADD132SSZr_Intkz" data-ref-filename="llvm..X86..VFMADD132SSZr_Intkz">VFMADD132SSZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD132SSZr_Intkz" title='llvm::X86::VFNMADD132SSZr_Intkz' data-ref="llvm::X86::VFNMADD132SSZr_Intkz" data-ref-filename="llvm..X86..VFNMADD132SSZr_Intkz">VFNMADD132SSZr_Intkz</a>:</td></tr>
<tr><th id="5824">5824</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD213SSZr_Intkz" title='llvm::X86::VFMADD213SSZr_Intkz' data-ref="llvm::X86::VFMADD213SSZr_Intkz" data-ref-filename="llvm..X86..VFMADD213SSZr_Intkz">VFMADD213SSZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD213SSZr_Intkz" title='llvm::X86::VFNMADD213SSZr_Intkz' data-ref="llvm::X86::VFNMADD213SSZr_Intkz" data-ref-filename="llvm..X86..VFNMADD213SSZr_Intkz">VFNMADD213SSZr_Intkz</a>:</td></tr>
<tr><th id="5825">5825</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD231SSZr_Intkz" title='llvm::X86::VFMADD231SSZr_Intkz' data-ref="llvm::X86::VFMADD231SSZr_Intkz" data-ref-filename="llvm..X86..VFMADD231SSZr_Intkz">VFMADD231SSZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD231SSZr_Intkz" title='llvm::X86::VFNMADD231SSZr_Intkz' data-ref="llvm::X86::VFNMADD231SSZr_Intkz" data-ref-filename="llvm..X86..VFNMADD231SSZr_Intkz">VFNMADD231SSZr_Intkz</a>:</td></tr>
<tr><th id="5826">5826</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB132SSZr_Intkz" title='llvm::X86::VFMSUB132SSZr_Intkz' data-ref="llvm::X86::VFMSUB132SSZr_Intkz" data-ref-filename="llvm..X86..VFMSUB132SSZr_Intkz">VFMSUB132SSZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB132SSZr_Intkz" title='llvm::X86::VFNMSUB132SSZr_Intkz' data-ref="llvm::X86::VFNMSUB132SSZr_Intkz" data-ref-filename="llvm..X86..VFNMSUB132SSZr_Intkz">VFNMSUB132SSZr_Intkz</a>:</td></tr>
<tr><th id="5827">5827</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB213SSZr_Intkz" title='llvm::X86::VFMSUB213SSZr_Intkz' data-ref="llvm::X86::VFMSUB213SSZr_Intkz" data-ref-filename="llvm..X86..VFMSUB213SSZr_Intkz">VFMSUB213SSZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB213SSZr_Intkz" title='llvm::X86::VFNMSUB213SSZr_Intkz' data-ref="llvm::X86::VFNMSUB213SSZr_Intkz" data-ref-filename="llvm..X86..VFNMSUB213SSZr_Intkz">VFNMSUB213SSZr_Intkz</a>:</td></tr>
<tr><th id="5828">5828</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB231SSZr_Intkz" title='llvm::X86::VFMSUB231SSZr_Intkz' data-ref="llvm::X86::VFMSUB231SSZr_Intkz" data-ref-filename="llvm..X86..VFMSUB231SSZr_Intkz">VFMSUB231SSZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB231SSZr_Intkz" title='llvm::X86::VFNMSUB231SSZr_Intkz' data-ref="llvm::X86::VFNMSUB231SSZr_Intkz" data-ref-filename="llvm..X86..VFNMSUB231SSZr_Intkz">VFNMSUB231SSZr_Intkz</a>:</td></tr>
<tr><th id="5829">5829</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFIXUPIMMSSZrri" title='llvm::X86::VFIXUPIMMSSZrri' data-ref="llvm::X86::VFIXUPIMMSSZrri" data-ref-filename="llvm..X86..VFIXUPIMMSSZrri">VFIXUPIMMSSZrri</a>:</td></tr>
<tr><th id="5830">5830</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFIXUPIMMSSZrrik" title='llvm::X86::VFIXUPIMMSSZrrik' data-ref="llvm::X86::VFIXUPIMMSSZrrik" data-ref-filename="llvm..X86..VFIXUPIMMSSZrrik">VFIXUPIMMSSZrrik</a>:</td></tr>
<tr><th id="5831">5831</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFIXUPIMMSSZrrikz" title='llvm::X86::VFIXUPIMMSSZrrikz' data-ref="llvm::X86::VFIXUPIMMSSZrrikz" data-ref-filename="llvm..X86..VFIXUPIMMSSZrrikz">VFIXUPIMMSSZrrikz</a>:</td></tr>
<tr><th id="5832">5832</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFPCLASSSSZrr" title='llvm::X86::VFPCLASSSSZrr' data-ref="llvm::X86::VFPCLASSSSZrr" data-ref-filename="llvm..X86..VFPCLASSSSZrr">VFPCLASSSSZrr</a>:</td></tr>
<tr><th id="5833">5833</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFPCLASSSSZrrk" title='llvm::X86::VFPCLASSSSZrrk' data-ref="llvm::X86::VFPCLASSSSZrrk" data-ref-filename="llvm..X86..VFPCLASSSSZrrk">VFPCLASSSSZrrk</a>:</td></tr>
<tr><th id="5834">5834</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSSZr" title='llvm::X86::VGETEXPSSZr' data-ref="llvm::X86::VGETEXPSSZr" data-ref-filename="llvm..X86..VGETEXPSSZr">VGETEXPSSZr</a>:</td></tr>
<tr><th id="5835">5835</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSSZrk" title='llvm::X86::VGETEXPSSZrk' data-ref="llvm::X86::VGETEXPSSZrk" data-ref-filename="llvm..X86..VGETEXPSSZrk">VGETEXPSSZrk</a>:</td></tr>
<tr><th id="5836">5836</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSSZrkz" title='llvm::X86::VGETEXPSSZrkz' data-ref="llvm::X86::VGETEXPSSZrkz" data-ref-filename="llvm..X86..VGETEXPSSZrkz">VGETEXPSSZrkz</a>:</td></tr>
<tr><th id="5837">5837</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSSZrri" title='llvm::X86::VGETMANTSSZrri' data-ref="llvm::X86::VGETMANTSSZrri" data-ref-filename="llvm..X86..VGETMANTSSZrri">VGETMANTSSZrri</a>:</td></tr>
<tr><th id="5838">5838</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSSZrrik" title='llvm::X86::VGETMANTSSZrrik' data-ref="llvm::X86::VGETMANTSSZrrik" data-ref-filename="llvm..X86..VGETMANTSSZrrik">VGETMANTSSZrrik</a>:</td></tr>
<tr><th id="5839">5839</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSSZrrikz" title='llvm::X86::VGETMANTSSZrrikz' data-ref="llvm::X86::VGETMANTSSZrrikz" data-ref-filename="llvm..X86..VGETMANTSSZrrikz">VGETMANTSSZrrikz</a>:</td></tr>
<tr><th id="5840">5840</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRANGESSZrri" title='llvm::X86::VRANGESSZrri' data-ref="llvm::X86::VRANGESSZrri" data-ref-filename="llvm..X86..VRANGESSZrri">VRANGESSZrri</a>:</td></tr>
<tr><th id="5841">5841</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRANGESSZrrik" title='llvm::X86::VRANGESSZrrik' data-ref="llvm::X86::VRANGESSZrrik" data-ref-filename="llvm..X86..VRANGESSZrrik">VRANGESSZrrik</a>:</td></tr>
<tr><th id="5842">5842</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRANGESSZrrikz" title='llvm::X86::VRANGESSZrrikz' data-ref="llvm::X86::VRANGESSZrrikz" data-ref-filename="llvm..X86..VRANGESSZrrikz">VRANGESSZrrikz</a>:</td></tr>
<tr><th id="5843">5843</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP14SSZrr" title='llvm::X86::VRCP14SSZrr' data-ref="llvm::X86::VRCP14SSZrr" data-ref-filename="llvm..X86..VRCP14SSZrr">VRCP14SSZrr</a>:</td></tr>
<tr><th id="5844">5844</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP14SSZrrk" title='llvm::X86::VRCP14SSZrrk' data-ref="llvm::X86::VRCP14SSZrrk" data-ref-filename="llvm..X86..VRCP14SSZrrk">VRCP14SSZrrk</a>:</td></tr>
<tr><th id="5845">5845</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP14SSZrrkz" title='llvm::X86::VRCP14SSZrrkz' data-ref="llvm::X86::VRCP14SSZrrkz" data-ref-filename="llvm..X86..VRCP14SSZrrkz">VRCP14SSZrrkz</a>:</td></tr>
<tr><th id="5846">5846</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SSZr" title='llvm::X86::VRCP28SSZr' data-ref="llvm::X86::VRCP28SSZr" data-ref-filename="llvm..X86..VRCP28SSZr">VRCP28SSZr</a>:</td></tr>
<tr><th id="5847">5847</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SSZrk" title='llvm::X86::VRCP28SSZrk' data-ref="llvm::X86::VRCP28SSZrk" data-ref-filename="llvm..X86..VRCP28SSZrk">VRCP28SSZrk</a>:</td></tr>
<tr><th id="5848">5848</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SSZrkz" title='llvm::X86::VRCP28SSZrkz' data-ref="llvm::X86::VRCP28SSZrkz" data-ref-filename="llvm..X86..VRCP28SSZrkz">VRCP28SSZrkz</a>:</td></tr>
<tr><th id="5849">5849</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VREDUCESSZrri" title='llvm::X86::VREDUCESSZrri' data-ref="llvm::X86::VREDUCESSZrri" data-ref-filename="llvm..X86..VREDUCESSZrri">VREDUCESSZrri</a>:</td></tr>
<tr><th id="5850">5850</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VREDUCESSZrrik" title='llvm::X86::VREDUCESSZrrik' data-ref="llvm::X86::VREDUCESSZrrik" data-ref-filename="llvm..X86..VREDUCESSZrrik">VREDUCESSZrrik</a>:</td></tr>
<tr><th id="5851">5851</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VREDUCESSZrrikz" title='llvm::X86::VREDUCESSZrrikz' data-ref="llvm::X86::VREDUCESSZrrikz" data-ref-filename="llvm..X86..VREDUCESSZrrikz">VREDUCESSZrrikz</a>:</td></tr>
<tr><th id="5852">5852</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZr_Int" title='llvm::X86::VRNDSCALESSZr_Int' data-ref="llvm::X86::VRNDSCALESSZr_Int" data-ref-filename="llvm..X86..VRNDSCALESSZr_Int">VRNDSCALESSZr_Int</a>:</td></tr>
<tr><th id="5853">5853</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZr_Intk" title='llvm::X86::VRNDSCALESSZr_Intk' data-ref="llvm::X86::VRNDSCALESSZr_Intk" data-ref-filename="llvm..X86..VRNDSCALESSZr_Intk">VRNDSCALESSZr_Intk</a>:</td></tr>
<tr><th id="5854">5854</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESSZr_Intkz" title='llvm::X86::VRNDSCALESSZr_Intkz' data-ref="llvm::X86::VRNDSCALESSZr_Intkz" data-ref-filename="llvm..X86..VRNDSCALESSZr_Intkz">VRNDSCALESSZr_Intkz</a>:</td></tr>
<tr><th id="5855">5855</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT14SSZrr" title='llvm::X86::VRSQRT14SSZrr' data-ref="llvm::X86::VRSQRT14SSZrr" data-ref-filename="llvm..X86..VRSQRT14SSZrr">VRSQRT14SSZrr</a>:</td></tr>
<tr><th id="5856">5856</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT14SSZrrk" title='llvm::X86::VRSQRT14SSZrrk' data-ref="llvm::X86::VRSQRT14SSZrrk" data-ref-filename="llvm..X86..VRSQRT14SSZrrk">VRSQRT14SSZrrk</a>:</td></tr>
<tr><th id="5857">5857</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT14SSZrrkz" title='llvm::X86::VRSQRT14SSZrrkz' data-ref="llvm::X86::VRSQRT14SSZrrkz" data-ref-filename="llvm..X86..VRSQRT14SSZrrkz">VRSQRT14SSZrrkz</a>:</td></tr>
<tr><th id="5858">5858</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SSZr" title='llvm::X86::VRSQRT28SSZr' data-ref="llvm::X86::VRSQRT28SSZr" data-ref-filename="llvm..X86..VRSQRT28SSZr">VRSQRT28SSZr</a>:</td></tr>
<tr><th id="5859">5859</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SSZrk" title='llvm::X86::VRSQRT28SSZrk' data-ref="llvm::X86::VRSQRT28SSZrk" data-ref-filename="llvm..X86..VRSQRT28SSZrk">VRSQRT28SSZrk</a>:</td></tr>
<tr><th id="5860">5860</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SSZrkz" title='llvm::X86::VRSQRT28SSZrkz' data-ref="llvm::X86::VRSQRT28SSZrkz" data-ref-filename="llvm..X86..VRSQRT28SSZrkz">VRSQRT28SSZrkz</a>:</td></tr>
<tr><th id="5861">5861</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCALEFSSZrr" title='llvm::X86::VSCALEFSSZrr' data-ref="llvm::X86::VSCALEFSSZrr" data-ref-filename="llvm..X86..VSCALEFSSZrr">VSCALEFSSZrr</a>:</td></tr>
<tr><th id="5862">5862</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCALEFSSZrrk" title='llvm::X86::VSCALEFSSZrrk' data-ref="llvm::X86::VSCALEFSSZrrk" data-ref-filename="llvm..X86..VSCALEFSSZrrk">VSCALEFSSZrrk</a>:</td></tr>
<tr><th id="5863">5863</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCALEFSSZrrkz" title='llvm::X86::VSCALEFSSZrrkz' data-ref="llvm::X86::VSCALEFSSZrrkz" data-ref-filename="llvm..X86..VSCALEFSSZrrkz">VSCALEFSSZrrkz</a>:</td></tr>
<tr><th id="5864">5864</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5865">5865</th><td>    <b>default</b>:</td></tr>
<tr><th id="5866">5866</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5867">5867</th><td>    }</td></tr>
<tr><th id="5868">5868</th><td>  }</td></tr>
<tr><th id="5869">5869</th><td></td></tr>
<tr><th id="5870">5870</th><td>  <b>if</b> ((<a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm" title='llvm::X86::MOVSDrm' data-ref="llvm::X86::MOVSDrm" data-ref-filename="llvm..X86..MOVSDrm">MOVSDrm</a> || <a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm" title='llvm::X86::VMOVSDrm' data-ref="llvm::X86::VMOVSDrm" data-ref-filename="llvm..X86..VMOVSDrm">VMOVSDrm</a> || <a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm" title='llvm::X86::VMOVSDZrm' data-ref="llvm::X86::VMOVSDZrm" data-ref-filename="llvm..X86..VMOVSDZrm">VMOVSDZrm</a> ||</td></tr>
<tr><th id="5871">5871</th><td>       <a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm_alt" title='llvm::X86::MOVSDrm_alt' data-ref="llvm::X86::MOVSDrm_alt" data-ref-filename="llvm..X86..MOVSDrm_alt">MOVSDrm_alt</a> || <a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm_alt" title='llvm::X86::VMOVSDrm_alt' data-ref="llvm::X86::VMOVSDrm_alt" data-ref-filename="llvm..X86..VMOVSDrm_alt">VMOVSDrm_alt</a> ||</td></tr>
<tr><th id="5872">5872</th><td>       <a class="local col7 ref" href="#757Opc" title='Opc' data-ref="757Opc" data-ref-filename="757Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm_alt" title='llvm::X86::VMOVSDZrm_alt' data-ref="llvm::X86::VMOVSDZrm_alt" data-ref-filename="llvm..X86..VMOVSDZrm_alt">VMOVSDZrm_alt</a>) &amp;&amp;</td></tr>
<tr><th id="5873">5873</th><td>      <a class="local col1 ref" href="#761RegSize" title='RegSize' data-ref="761RegSize" data-ref-filename="761RegSize">RegSize</a> &gt; <var>64</var>) {</td></tr>
<tr><th id="5874">5874</th><td>    <i>// These instructions only load 64 bits, we can't fold them if the</i></td></tr>
<tr><th id="5875">5875</th><td><i>    // destination register is wider than 64 bits (8 bytes), and its user</i></td></tr>
<tr><th id="5876">5876</th><td><i>    // instruction isn't scalar (SD).</i></td></tr>
<tr><th id="5877">5877</th><td>    <b>switch</b> (<a class="local col8 ref" href="#758UserOpc" title='UserOpc' data-ref="758UserOpc" data-ref-filename="758UserOpc">UserOpc</a>) {</td></tr>
<tr><th id="5878">5878</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSD2SSrr_Int" title='llvm::X86::CVTSD2SSrr_Int' data-ref="llvm::X86::CVTSD2SSrr_Int" data-ref-filename="llvm..X86..CVTSD2SSrr_Int">CVTSD2SSrr_Int</a>:</td></tr>
<tr><th id="5879">5879</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSrr_Int" title='llvm::X86::VCVTSD2SSrr_Int' data-ref="llvm::X86::VCVTSD2SSrr_Int" data-ref-filename="llvm..X86..VCVTSD2SSrr_Int">VCVTSD2SSrr_Int</a>:</td></tr>
<tr><th id="5880">5880</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSZrr_Int" title='llvm::X86::VCVTSD2SSZrr_Int' data-ref="llvm::X86::VCVTSD2SSZrr_Int" data-ref-filename="llvm..X86..VCVTSD2SSZrr_Int">VCVTSD2SSZrr_Int</a>:</td></tr>
<tr><th id="5881">5881</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSZrr_Intk" title='llvm::X86::VCVTSD2SSZrr_Intk' data-ref="llvm::X86::VCVTSD2SSZrr_Intk" data-ref-filename="llvm..X86..VCVTSD2SSZrr_Intk">VCVTSD2SSZrr_Intk</a>:</td></tr>
<tr><th id="5882">5882</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SSZrr_Intkz" title='llvm::X86::VCVTSD2SSZrr_Intkz' data-ref="llvm::X86::VCVTSD2SSZrr_Intkz" data-ref-filename="llvm..X86..VCVTSD2SSZrr_Intkz">VCVTSD2SSZrr_Intkz</a>:</td></tr>
<tr><th id="5883">5883</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSD2SIrr_Int" title='llvm::X86::CVTSD2SIrr_Int' data-ref="llvm::X86::CVTSD2SIrr_Int" data-ref-filename="llvm..X86..CVTSD2SIrr_Int">CVTSD2SIrr_Int</a>:     <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTSD2SI64rr_Int" title='llvm::X86::CVTSD2SI64rr_Int' data-ref="llvm::X86::CVTSD2SI64rr_Int" data-ref-filename="llvm..X86..CVTSD2SI64rr_Int">CVTSD2SI64rr_Int</a>:</td></tr>
<tr><th id="5884">5884</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SIrr_Int" title='llvm::X86::VCVTSD2SIrr_Int' data-ref="llvm::X86::VCVTSD2SIrr_Int" data-ref-filename="llvm..X86..VCVTSD2SIrr_Int">VCVTSD2SIrr_Int</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SI64rr_Int" title='llvm::X86::VCVTSD2SI64rr_Int' data-ref="llvm::X86::VCVTSD2SI64rr_Int" data-ref-filename="llvm..X86..VCVTSD2SI64rr_Int">VCVTSD2SI64rr_Int</a>:</td></tr>
<tr><th id="5885">5885</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SIZrr_Int" title='llvm::X86::VCVTSD2SIZrr_Int' data-ref="llvm::X86::VCVTSD2SIZrr_Int" data-ref-filename="llvm..X86..VCVTSD2SIZrr_Int">VCVTSD2SIZrr_Int</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2SI64Zrr_Int" title='llvm::X86::VCVTSD2SI64Zrr_Int' data-ref="llvm::X86::VCVTSD2SI64Zrr_Int" data-ref-filename="llvm..X86..VCVTSD2SI64Zrr_Int">VCVTSD2SI64Zrr_Int</a>:</td></tr>
<tr><th id="5886">5886</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTTSD2SIrr_Int" title='llvm::X86::CVTTSD2SIrr_Int' data-ref="llvm::X86::CVTTSD2SIrr_Int" data-ref-filename="llvm..X86..CVTTSD2SIrr_Int">CVTTSD2SIrr_Int</a>:    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CVTTSD2SI64rr_Int" title='llvm::X86::CVTTSD2SI64rr_Int' data-ref="llvm::X86::CVTTSD2SI64rr_Int" data-ref-filename="llvm..X86..CVTTSD2SI64rr_Int">CVTTSD2SI64rr_Int</a>:</td></tr>
<tr><th id="5887">5887</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2SIrr_Int" title='llvm::X86::VCVTTSD2SIrr_Int' data-ref="llvm::X86::VCVTTSD2SIrr_Int" data-ref-filename="llvm..X86..VCVTTSD2SIrr_Int">VCVTTSD2SIrr_Int</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2SI64rr_Int" title='llvm::X86::VCVTTSD2SI64rr_Int' data-ref="llvm::X86::VCVTTSD2SI64rr_Int" data-ref-filename="llvm..X86..VCVTTSD2SI64rr_Int">VCVTTSD2SI64rr_Int</a>:</td></tr>
<tr><th id="5888">5888</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2SIZrr_Int" title='llvm::X86::VCVTTSD2SIZrr_Int' data-ref="llvm::X86::VCVTTSD2SIZrr_Int" data-ref-filename="llvm..X86..VCVTTSD2SIZrr_Int">VCVTTSD2SIZrr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2SI64Zrr_Int" title='llvm::X86::VCVTTSD2SI64Zrr_Int' data-ref="llvm::X86::VCVTTSD2SI64Zrr_Int" data-ref-filename="llvm..X86..VCVTTSD2SI64Zrr_Int">VCVTTSD2SI64Zrr_Int</a>:</td></tr>
<tr><th id="5889">5889</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2USIZrr_Int" title='llvm::X86::VCVTSD2USIZrr_Int' data-ref="llvm::X86::VCVTSD2USIZrr_Int" data-ref-filename="llvm..X86..VCVTSD2USIZrr_Int">VCVTSD2USIZrr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTSD2USI64Zrr_Int" title='llvm::X86::VCVTSD2USI64Zrr_Int' data-ref="llvm::X86::VCVTSD2USI64Zrr_Int" data-ref-filename="llvm..X86..VCVTSD2USI64Zrr_Int">VCVTSD2USI64Zrr_Int</a>:</td></tr>
<tr><th id="5890">5890</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2USIZrr_Int" title='llvm::X86::VCVTTSD2USIZrr_Int' data-ref="llvm::X86::VCVTTSD2USIZrr_Int" data-ref-filename="llvm..X86..VCVTTSD2USIZrr_Int">VCVTTSD2USIZrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCVTTSD2USI64Zrr_Int" title='llvm::X86::VCVTTSD2USI64Zrr_Int' data-ref="llvm::X86::VCVTTSD2USI64Zrr_Int" data-ref-filename="llvm..X86..VCVTTSD2USI64Zrr_Int">VCVTTSD2USI64Zrr_Int</a>:</td></tr>
<tr><th id="5891">5891</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ROUNDSDr_Int" title='llvm::X86::ROUNDSDr_Int' data-ref="llvm::X86::ROUNDSDr_Int" data-ref-filename="llvm..X86..ROUNDSDr_Int">ROUNDSDr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VROUNDSDr_Int" title='llvm::X86::VROUNDSDr_Int' data-ref="llvm::X86::VROUNDSDr_Int" data-ref-filename="llvm..X86..VROUNDSDr_Int">VROUNDSDr_Int</a>:</td></tr>
<tr><th id="5892">5892</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::COMISDrr_Int" title='llvm::X86::COMISDrr_Int' data-ref="llvm::X86::COMISDrr_Int" data-ref-filename="llvm..X86..COMISDrr_Int">COMISDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCOMISDrr_Int" title='llvm::X86::VCOMISDrr_Int' data-ref="llvm::X86::VCOMISDrr_Int" data-ref-filename="llvm..X86..VCOMISDrr_Int">VCOMISDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCOMISDZrr_Int" title='llvm::X86::VCOMISDZrr_Int' data-ref="llvm::X86::VCOMISDZrr_Int" data-ref-filename="llvm..X86..VCOMISDZrr_Int">VCOMISDZrr_Int</a>:</td></tr>
<tr><th id="5893">5893</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UCOMISDrr_Int" title='llvm::X86::UCOMISDrr_Int' data-ref="llvm::X86::UCOMISDrr_Int" data-ref-filename="llvm..X86..UCOMISDrr_Int">UCOMISDrr_Int</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUCOMISDrr_Int" title='llvm::X86::VUCOMISDrr_Int' data-ref="llvm::X86::VUCOMISDrr_Int" data-ref-filename="llvm..X86..VUCOMISDrr_Int">VUCOMISDrr_Int</a>:<b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUCOMISDZrr_Int" title='llvm::X86::VUCOMISDZrr_Int' data-ref="llvm::X86::VUCOMISDZrr_Int" data-ref-filename="llvm..X86..VUCOMISDZrr_Int">VUCOMISDZrr_Int</a>:</td></tr>
<tr><th id="5894">5894</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADDSDrr_Int" title='llvm::X86::ADDSDrr_Int' data-ref="llvm::X86::ADDSDrr_Int" data-ref-filename="llvm..X86..ADDSDrr_Int">ADDSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSDrr_Int" title='llvm::X86::VADDSDrr_Int' data-ref="llvm::X86::VADDSDrr_Int" data-ref-filename="llvm..X86..VADDSDrr_Int">VADDSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSDZrr_Int" title='llvm::X86::VADDSDZrr_Int' data-ref="llvm::X86::VADDSDZrr_Int" data-ref-filename="llvm..X86..VADDSDZrr_Int">VADDSDZrr_Int</a>:</td></tr>
<tr><th id="5895">5895</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMPSDrr_Int" title='llvm::X86::CMPSDrr_Int' data-ref="llvm::X86::CMPSDrr_Int" data-ref-filename="llvm..X86..CMPSDrr_Int">CMPSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSDrr_Int" title='llvm::X86::VCMPSDrr_Int' data-ref="llvm::X86::VCMPSDrr_Int" data-ref-filename="llvm..X86..VCMPSDrr_Int">VCMPSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSDZrr_Int" title='llvm::X86::VCMPSDZrr_Int' data-ref="llvm::X86::VCMPSDZrr_Int" data-ref-filename="llvm..X86..VCMPSDZrr_Int">VCMPSDZrr_Int</a>:</td></tr>
<tr><th id="5896">5896</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVSDrr_Int" title='llvm::X86::DIVSDrr_Int' data-ref="llvm::X86::DIVSDrr_Int" data-ref-filename="llvm..X86..DIVSDrr_Int">DIVSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDrr_Int" title='llvm::X86::VDIVSDrr_Int' data-ref="llvm::X86::VDIVSDrr_Int" data-ref-filename="llvm..X86..VDIVSDrr_Int">VDIVSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrr_Int" title='llvm::X86::VDIVSDZrr_Int' data-ref="llvm::X86::VDIVSDZrr_Int" data-ref-filename="llvm..X86..VDIVSDZrr_Int">VDIVSDZrr_Int</a>:</td></tr>
<tr><th id="5897">5897</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MAXSDrr_Int" title='llvm::X86::MAXSDrr_Int' data-ref="llvm::X86::MAXSDrr_Int" data-ref-filename="llvm..X86..MAXSDrr_Int">MAXSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXSDrr_Int" title='llvm::X86::VMAXSDrr_Int' data-ref="llvm::X86::VMAXSDrr_Int" data-ref-filename="llvm..X86..VMAXSDrr_Int">VMAXSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXSDZrr_Int" title='llvm::X86::VMAXSDZrr_Int' data-ref="llvm::X86::VMAXSDZrr_Int" data-ref-filename="llvm..X86..VMAXSDZrr_Int">VMAXSDZrr_Int</a>:</td></tr>
<tr><th id="5898">5898</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MINSDrr_Int" title='llvm::X86::MINSDrr_Int' data-ref="llvm::X86::MINSDrr_Int" data-ref-filename="llvm..X86..MINSDrr_Int">MINSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINSDrr_Int" title='llvm::X86::VMINSDrr_Int' data-ref="llvm::X86::VMINSDrr_Int" data-ref-filename="llvm..X86..VMINSDrr_Int">VMINSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINSDZrr_Int" title='llvm::X86::VMINSDZrr_Int' data-ref="llvm::X86::VMINSDZrr_Int" data-ref-filename="llvm..X86..VMINSDZrr_Int">VMINSDZrr_Int</a>:</td></tr>
<tr><th id="5899">5899</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULSDrr_Int" title='llvm::X86::MULSDrr_Int' data-ref="llvm::X86::MULSDrr_Int" data-ref-filename="llvm..X86..MULSDrr_Int">MULSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSDrr_Int" title='llvm::X86::VMULSDrr_Int' data-ref="llvm::X86::VMULSDrr_Int" data-ref-filename="llvm..X86..VMULSDrr_Int">VMULSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSDZrr_Int" title='llvm::X86::VMULSDZrr_Int' data-ref="llvm::X86::VMULSDZrr_Int" data-ref-filename="llvm..X86..VMULSDZrr_Int">VMULSDZrr_Int</a>:</td></tr>
<tr><th id="5900">5900</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSDr_Int" title='llvm::X86::SQRTSDr_Int' data-ref="llvm::X86::SQRTSDr_Int" data-ref-filename="llvm..X86..SQRTSDr_Int">SQRTSDr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDr_Int" title='llvm::X86::VSQRTSDr_Int' data-ref="llvm::X86::VSQRTSDr_Int" data-ref-filename="llvm..X86..VSQRTSDr_Int">VSQRTSDr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZr_Int" title='llvm::X86::VSQRTSDZr_Int' data-ref="llvm::X86::VSQRTSDZr_Int" data-ref-filename="llvm..X86..VSQRTSDZr_Int">VSQRTSDZr_Int</a>:</td></tr>
<tr><th id="5901">5901</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SUBSDrr_Int" title='llvm::X86::SUBSDrr_Int' data-ref="llvm::X86::SUBSDrr_Int" data-ref-filename="llvm..X86..SUBSDrr_Int">SUBSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSUBSDrr_Int" title='llvm::X86::VSUBSDrr_Int' data-ref="llvm::X86::VSUBSDrr_Int" data-ref-filename="llvm..X86..VSUBSDrr_Int">VSUBSDrr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSUBSDZrr_Int" title='llvm::X86::VSUBSDZrr_Int' data-ref="llvm::X86::VSUBSDZrr_Int" data-ref-filename="llvm..X86..VSUBSDZrr_Int">VSUBSDZrr_Int</a>:</td></tr>
<tr><th id="5902">5902</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSDZrr_Intk" title='llvm::X86::VADDSDZrr_Intk' data-ref="llvm::X86::VADDSDZrr_Intk" data-ref-filename="llvm..X86..VADDSDZrr_Intk">VADDSDZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSDZrr_Intkz" title='llvm::X86::VADDSDZrr_Intkz' data-ref="llvm::X86::VADDSDZrr_Intkz" data-ref-filename="llvm..X86..VADDSDZrr_Intkz">VADDSDZrr_Intkz</a>:</td></tr>
<tr><th id="5903">5903</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VCMPSDZrr_Intk" title='llvm::X86::VCMPSDZrr_Intk' data-ref="llvm::X86::VCMPSDZrr_Intk" data-ref-filename="llvm..X86..VCMPSDZrr_Intk">VCMPSDZrr_Intk</a>:</td></tr>
<tr><th id="5904">5904</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrr_Intk" title='llvm::X86::VDIVSDZrr_Intk' data-ref="llvm::X86::VDIVSDZrr_Intk" data-ref-filename="llvm..X86..VDIVSDZrr_Intk">VDIVSDZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrr_Intkz" title='llvm::X86::VDIVSDZrr_Intkz' data-ref="llvm::X86::VDIVSDZrr_Intkz" data-ref-filename="llvm..X86..VDIVSDZrr_Intkz">VDIVSDZrr_Intkz</a>:</td></tr>
<tr><th id="5905">5905</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXSDZrr_Intk" title='llvm::X86::VMAXSDZrr_Intk' data-ref="llvm::X86::VMAXSDZrr_Intk" data-ref-filename="llvm..X86..VMAXSDZrr_Intk">VMAXSDZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXSDZrr_Intkz" title='llvm::X86::VMAXSDZrr_Intkz' data-ref="llvm::X86::VMAXSDZrr_Intkz" data-ref-filename="llvm..X86..VMAXSDZrr_Intkz">VMAXSDZrr_Intkz</a>:</td></tr>
<tr><th id="5906">5906</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINSDZrr_Intk" title='llvm::X86::VMINSDZrr_Intk' data-ref="llvm::X86::VMINSDZrr_Intk" data-ref-filename="llvm..X86..VMINSDZrr_Intk">VMINSDZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINSDZrr_Intkz" title='llvm::X86::VMINSDZrr_Intkz' data-ref="llvm::X86::VMINSDZrr_Intkz" data-ref-filename="llvm..X86..VMINSDZrr_Intkz">VMINSDZrr_Intkz</a>:</td></tr>
<tr><th id="5907">5907</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSDZrr_Intk" title='llvm::X86::VMULSDZrr_Intk' data-ref="llvm::X86::VMULSDZrr_Intk" data-ref-filename="llvm..X86..VMULSDZrr_Intk">VMULSDZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSDZrr_Intkz" title='llvm::X86::VMULSDZrr_Intkz' data-ref="llvm::X86::VMULSDZrr_Intkz" data-ref-filename="llvm..X86..VMULSDZrr_Intkz">VMULSDZrr_Intkz</a>:</td></tr>
<tr><th id="5908">5908</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZr_Intk" title='llvm::X86::VSQRTSDZr_Intk' data-ref="llvm::X86::VSQRTSDZr_Intk" data-ref-filename="llvm..X86..VSQRTSDZr_Intk">VSQRTSDZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZr_Intkz" title='llvm::X86::VSQRTSDZr_Intkz' data-ref="llvm::X86::VSQRTSDZr_Intkz" data-ref-filename="llvm..X86..VSQRTSDZr_Intkz">VSQRTSDZr_Intkz</a>:</td></tr>
<tr><th id="5909">5909</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSUBSDZrr_Intk" title='llvm::X86::VSUBSDZrr_Intk' data-ref="llvm::X86::VSUBSDZrr_Intk" data-ref-filename="llvm..X86..VSUBSDZrr_Intk">VSUBSDZrr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSUBSDZrr_Intkz" title='llvm::X86::VSUBSDZrr_Intkz' data-ref="llvm::X86::VSUBSDZrr_Intkz" data-ref-filename="llvm..X86..VSUBSDZrr_Intkz">VSUBSDZrr_Intkz</a>:</td></tr>
<tr><th id="5910">5910</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADDSD4rr_Int" title='llvm::X86::VFMADDSD4rr_Int' data-ref="llvm::X86::VFMADDSD4rr_Int" data-ref-filename="llvm..X86..VFMADDSD4rr_Int">VFMADDSD4rr_Int</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADDSD4rr_Int" title='llvm::X86::VFNMADDSD4rr_Int' data-ref="llvm::X86::VFNMADDSD4rr_Int" data-ref-filename="llvm..X86..VFNMADDSD4rr_Int">VFNMADDSD4rr_Int</a>:</td></tr>
<tr><th id="5911">5911</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUBSD4rr_Int" title='llvm::X86::VFMSUBSD4rr_Int' data-ref="llvm::X86::VFMSUBSD4rr_Int" data-ref-filename="llvm..X86..VFMSUBSD4rr_Int">VFMSUBSD4rr_Int</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUBSD4rr_Int" title='llvm::X86::VFNMSUBSD4rr_Int' data-ref="llvm::X86::VFNMSUBSD4rr_Int" data-ref-filename="llvm..X86..VFNMSUBSD4rr_Int">VFNMSUBSD4rr_Int</a>:</td></tr>
<tr><th id="5912">5912</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD132SDr_Int" title='llvm::X86::VFMADD132SDr_Int' data-ref="llvm::X86::VFMADD132SDr_Int" data-ref-filename="llvm..X86..VFMADD132SDr_Int">VFMADD132SDr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD132SDr_Int" title='llvm::X86::VFNMADD132SDr_Int' data-ref="llvm::X86::VFNMADD132SDr_Int" data-ref-filename="llvm..X86..VFNMADD132SDr_Int">VFNMADD132SDr_Int</a>:</td></tr>
<tr><th id="5913">5913</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD213SDr_Int" title='llvm::X86::VFMADD213SDr_Int' data-ref="llvm::X86::VFMADD213SDr_Int" data-ref-filename="llvm..X86..VFMADD213SDr_Int">VFMADD213SDr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD213SDr_Int" title='llvm::X86::VFNMADD213SDr_Int' data-ref="llvm::X86::VFNMADD213SDr_Int" data-ref-filename="llvm..X86..VFNMADD213SDr_Int">VFNMADD213SDr_Int</a>:</td></tr>
<tr><th id="5914">5914</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD231SDr_Int" title='llvm::X86::VFMADD231SDr_Int' data-ref="llvm::X86::VFMADD231SDr_Int" data-ref-filename="llvm..X86..VFMADD231SDr_Int">VFMADD231SDr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD231SDr_Int" title='llvm::X86::VFNMADD231SDr_Int' data-ref="llvm::X86::VFNMADD231SDr_Int" data-ref-filename="llvm..X86..VFNMADD231SDr_Int">VFNMADD231SDr_Int</a>:</td></tr>
<tr><th id="5915">5915</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB132SDr_Int" title='llvm::X86::VFMSUB132SDr_Int' data-ref="llvm::X86::VFMSUB132SDr_Int" data-ref-filename="llvm..X86..VFMSUB132SDr_Int">VFMSUB132SDr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB132SDr_Int" title='llvm::X86::VFNMSUB132SDr_Int' data-ref="llvm::X86::VFNMSUB132SDr_Int" data-ref-filename="llvm..X86..VFNMSUB132SDr_Int">VFNMSUB132SDr_Int</a>:</td></tr>
<tr><th id="5916">5916</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB213SDr_Int" title='llvm::X86::VFMSUB213SDr_Int' data-ref="llvm::X86::VFMSUB213SDr_Int" data-ref-filename="llvm..X86..VFMSUB213SDr_Int">VFMSUB213SDr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB213SDr_Int" title='llvm::X86::VFNMSUB213SDr_Int' data-ref="llvm::X86::VFNMSUB213SDr_Int" data-ref-filename="llvm..X86..VFNMSUB213SDr_Int">VFNMSUB213SDr_Int</a>:</td></tr>
<tr><th id="5917">5917</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB231SDr_Int" title='llvm::X86::VFMSUB231SDr_Int' data-ref="llvm::X86::VFMSUB231SDr_Int" data-ref-filename="llvm..X86..VFMSUB231SDr_Int">VFMSUB231SDr_Int</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB231SDr_Int" title='llvm::X86::VFNMSUB231SDr_Int' data-ref="llvm::X86::VFNMSUB231SDr_Int" data-ref-filename="llvm..X86..VFNMSUB231SDr_Int">VFNMSUB231SDr_Int</a>:</td></tr>
<tr><th id="5918">5918</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD132SDZr_Int" title='llvm::X86::VFMADD132SDZr_Int' data-ref="llvm::X86::VFMADD132SDZr_Int" data-ref-filename="llvm..X86..VFMADD132SDZr_Int">VFMADD132SDZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD132SDZr_Int" title='llvm::X86::VFNMADD132SDZr_Int' data-ref="llvm::X86::VFNMADD132SDZr_Int" data-ref-filename="llvm..X86..VFNMADD132SDZr_Int">VFNMADD132SDZr_Int</a>:</td></tr>
<tr><th id="5919">5919</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD213SDZr_Int" title='llvm::X86::VFMADD213SDZr_Int' data-ref="llvm::X86::VFMADD213SDZr_Int" data-ref-filename="llvm..X86..VFMADD213SDZr_Int">VFMADD213SDZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD213SDZr_Int" title='llvm::X86::VFNMADD213SDZr_Int' data-ref="llvm::X86::VFNMADD213SDZr_Int" data-ref-filename="llvm..X86..VFNMADD213SDZr_Int">VFNMADD213SDZr_Int</a>:</td></tr>
<tr><th id="5920">5920</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD231SDZr_Int" title='llvm::X86::VFMADD231SDZr_Int' data-ref="llvm::X86::VFMADD231SDZr_Int" data-ref-filename="llvm..X86..VFMADD231SDZr_Int">VFMADD231SDZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD231SDZr_Int" title='llvm::X86::VFNMADD231SDZr_Int' data-ref="llvm::X86::VFNMADD231SDZr_Int" data-ref-filename="llvm..X86..VFNMADD231SDZr_Int">VFNMADD231SDZr_Int</a>:</td></tr>
<tr><th id="5921">5921</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB132SDZr_Int" title='llvm::X86::VFMSUB132SDZr_Int' data-ref="llvm::X86::VFMSUB132SDZr_Int" data-ref-filename="llvm..X86..VFMSUB132SDZr_Int">VFMSUB132SDZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB132SDZr_Int" title='llvm::X86::VFNMSUB132SDZr_Int' data-ref="llvm::X86::VFNMSUB132SDZr_Int" data-ref-filename="llvm..X86..VFNMSUB132SDZr_Int">VFNMSUB132SDZr_Int</a>:</td></tr>
<tr><th id="5922">5922</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB213SDZr_Int" title='llvm::X86::VFMSUB213SDZr_Int' data-ref="llvm::X86::VFMSUB213SDZr_Int" data-ref-filename="llvm..X86..VFMSUB213SDZr_Int">VFMSUB213SDZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB213SDZr_Int" title='llvm::X86::VFNMSUB213SDZr_Int' data-ref="llvm::X86::VFNMSUB213SDZr_Int" data-ref-filename="llvm..X86..VFNMSUB213SDZr_Int">VFNMSUB213SDZr_Int</a>:</td></tr>
<tr><th id="5923">5923</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB231SDZr_Int" title='llvm::X86::VFMSUB231SDZr_Int' data-ref="llvm::X86::VFMSUB231SDZr_Int" data-ref-filename="llvm..X86..VFMSUB231SDZr_Int">VFMSUB231SDZr_Int</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB231SDZr_Int" title='llvm::X86::VFNMSUB231SDZr_Int' data-ref="llvm::X86::VFNMSUB231SDZr_Int" data-ref-filename="llvm..X86..VFNMSUB231SDZr_Int">VFNMSUB231SDZr_Int</a>:</td></tr>
<tr><th id="5924">5924</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD132SDZr_Intk" title='llvm::X86::VFMADD132SDZr_Intk' data-ref="llvm::X86::VFMADD132SDZr_Intk" data-ref-filename="llvm..X86..VFMADD132SDZr_Intk">VFMADD132SDZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD132SDZr_Intk" title='llvm::X86::VFNMADD132SDZr_Intk' data-ref="llvm::X86::VFNMADD132SDZr_Intk" data-ref-filename="llvm..X86..VFNMADD132SDZr_Intk">VFNMADD132SDZr_Intk</a>:</td></tr>
<tr><th id="5925">5925</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD213SDZr_Intk" title='llvm::X86::VFMADD213SDZr_Intk' data-ref="llvm::X86::VFMADD213SDZr_Intk" data-ref-filename="llvm..X86..VFMADD213SDZr_Intk">VFMADD213SDZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD213SDZr_Intk" title='llvm::X86::VFNMADD213SDZr_Intk' data-ref="llvm::X86::VFNMADD213SDZr_Intk" data-ref-filename="llvm..X86..VFNMADD213SDZr_Intk">VFNMADD213SDZr_Intk</a>:</td></tr>
<tr><th id="5926">5926</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD231SDZr_Intk" title='llvm::X86::VFMADD231SDZr_Intk' data-ref="llvm::X86::VFMADD231SDZr_Intk" data-ref-filename="llvm..X86..VFMADD231SDZr_Intk">VFMADD231SDZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD231SDZr_Intk" title='llvm::X86::VFNMADD231SDZr_Intk' data-ref="llvm::X86::VFNMADD231SDZr_Intk" data-ref-filename="llvm..X86..VFNMADD231SDZr_Intk">VFNMADD231SDZr_Intk</a>:</td></tr>
<tr><th id="5927">5927</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB132SDZr_Intk" title='llvm::X86::VFMSUB132SDZr_Intk' data-ref="llvm::X86::VFMSUB132SDZr_Intk" data-ref-filename="llvm..X86..VFMSUB132SDZr_Intk">VFMSUB132SDZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB132SDZr_Intk" title='llvm::X86::VFNMSUB132SDZr_Intk' data-ref="llvm::X86::VFNMSUB132SDZr_Intk" data-ref-filename="llvm..X86..VFNMSUB132SDZr_Intk">VFNMSUB132SDZr_Intk</a>:</td></tr>
<tr><th id="5928">5928</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB213SDZr_Intk" title='llvm::X86::VFMSUB213SDZr_Intk' data-ref="llvm::X86::VFMSUB213SDZr_Intk" data-ref-filename="llvm..X86..VFMSUB213SDZr_Intk">VFMSUB213SDZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB213SDZr_Intk" title='llvm::X86::VFNMSUB213SDZr_Intk' data-ref="llvm::X86::VFNMSUB213SDZr_Intk" data-ref-filename="llvm..X86..VFNMSUB213SDZr_Intk">VFNMSUB213SDZr_Intk</a>:</td></tr>
<tr><th id="5929">5929</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB231SDZr_Intk" title='llvm::X86::VFMSUB231SDZr_Intk' data-ref="llvm::X86::VFMSUB231SDZr_Intk" data-ref-filename="llvm..X86..VFMSUB231SDZr_Intk">VFMSUB231SDZr_Intk</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB231SDZr_Intk" title='llvm::X86::VFNMSUB231SDZr_Intk' data-ref="llvm::X86::VFNMSUB231SDZr_Intk" data-ref-filename="llvm..X86..VFNMSUB231SDZr_Intk">VFNMSUB231SDZr_Intk</a>:</td></tr>
<tr><th id="5930">5930</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD132SDZr_Intkz" title='llvm::X86::VFMADD132SDZr_Intkz' data-ref="llvm::X86::VFMADD132SDZr_Intkz" data-ref-filename="llvm..X86..VFMADD132SDZr_Intkz">VFMADD132SDZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD132SDZr_Intkz" title='llvm::X86::VFNMADD132SDZr_Intkz' data-ref="llvm::X86::VFNMADD132SDZr_Intkz" data-ref-filename="llvm..X86..VFNMADD132SDZr_Intkz">VFNMADD132SDZr_Intkz</a>:</td></tr>
<tr><th id="5931">5931</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD213SDZr_Intkz" title='llvm::X86::VFMADD213SDZr_Intkz' data-ref="llvm::X86::VFMADD213SDZr_Intkz" data-ref-filename="llvm..X86..VFMADD213SDZr_Intkz">VFMADD213SDZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD213SDZr_Intkz" title='llvm::X86::VFNMADD213SDZr_Intkz' data-ref="llvm::X86::VFNMADD213SDZr_Intkz" data-ref-filename="llvm..X86..VFNMADD213SDZr_Intkz">VFNMADD213SDZr_Intkz</a>:</td></tr>
<tr><th id="5932">5932</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMADD231SDZr_Intkz" title='llvm::X86::VFMADD231SDZr_Intkz' data-ref="llvm::X86::VFMADD231SDZr_Intkz" data-ref-filename="llvm..X86..VFMADD231SDZr_Intkz">VFMADD231SDZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMADD231SDZr_Intkz" title='llvm::X86::VFNMADD231SDZr_Intkz' data-ref="llvm::X86::VFNMADD231SDZr_Intkz" data-ref-filename="llvm..X86..VFNMADD231SDZr_Intkz">VFNMADD231SDZr_Intkz</a>:</td></tr>
<tr><th id="5933">5933</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB132SDZr_Intkz" title='llvm::X86::VFMSUB132SDZr_Intkz' data-ref="llvm::X86::VFMSUB132SDZr_Intkz" data-ref-filename="llvm..X86..VFMSUB132SDZr_Intkz">VFMSUB132SDZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB132SDZr_Intkz" title='llvm::X86::VFNMSUB132SDZr_Intkz' data-ref="llvm::X86::VFNMSUB132SDZr_Intkz" data-ref-filename="llvm..X86..VFNMSUB132SDZr_Intkz">VFNMSUB132SDZr_Intkz</a>:</td></tr>
<tr><th id="5934">5934</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB213SDZr_Intkz" title='llvm::X86::VFMSUB213SDZr_Intkz' data-ref="llvm::X86::VFMSUB213SDZr_Intkz" data-ref-filename="llvm..X86..VFMSUB213SDZr_Intkz">VFMSUB213SDZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB213SDZr_Intkz" title='llvm::X86::VFNMSUB213SDZr_Intkz' data-ref="llvm::X86::VFNMSUB213SDZr_Intkz" data-ref-filename="llvm..X86..VFNMSUB213SDZr_Intkz">VFNMSUB213SDZr_Intkz</a>:</td></tr>
<tr><th id="5935">5935</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFMSUB231SDZr_Intkz" title='llvm::X86::VFMSUB231SDZr_Intkz' data-ref="llvm::X86::VFMSUB231SDZr_Intkz" data-ref-filename="llvm..X86..VFMSUB231SDZr_Intkz">VFMSUB231SDZr_Intkz</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFNMSUB231SDZr_Intkz" title='llvm::X86::VFNMSUB231SDZr_Intkz' data-ref="llvm::X86::VFNMSUB231SDZr_Intkz" data-ref-filename="llvm..X86..VFNMSUB231SDZr_Intkz">VFNMSUB231SDZr_Intkz</a>:</td></tr>
<tr><th id="5936">5936</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFIXUPIMMSDZrri" title='llvm::X86::VFIXUPIMMSDZrri' data-ref="llvm::X86::VFIXUPIMMSDZrri" data-ref-filename="llvm..X86..VFIXUPIMMSDZrri">VFIXUPIMMSDZrri</a>:</td></tr>
<tr><th id="5937">5937</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFIXUPIMMSDZrrik" title='llvm::X86::VFIXUPIMMSDZrrik' data-ref="llvm::X86::VFIXUPIMMSDZrrik" data-ref-filename="llvm..X86..VFIXUPIMMSDZrrik">VFIXUPIMMSDZrrik</a>:</td></tr>
<tr><th id="5938">5938</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFIXUPIMMSDZrrikz" title='llvm::X86::VFIXUPIMMSDZrrikz' data-ref="llvm::X86::VFIXUPIMMSDZrrikz" data-ref-filename="llvm..X86..VFIXUPIMMSDZrrikz">VFIXUPIMMSDZrrikz</a>:</td></tr>
<tr><th id="5939">5939</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFPCLASSSDZrr" title='llvm::X86::VFPCLASSSDZrr' data-ref="llvm::X86::VFPCLASSSDZrr" data-ref-filename="llvm..X86..VFPCLASSSDZrr">VFPCLASSSDZrr</a>:</td></tr>
<tr><th id="5940">5940</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VFPCLASSSDZrrk" title='llvm::X86::VFPCLASSSDZrrk' data-ref="llvm::X86::VFPCLASSSDZrrk" data-ref-filename="llvm..X86..VFPCLASSSDZrrk">VFPCLASSSDZrrk</a>:</td></tr>
<tr><th id="5941">5941</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSDZr" title='llvm::X86::VGETEXPSDZr' data-ref="llvm::X86::VGETEXPSDZr" data-ref-filename="llvm..X86..VGETEXPSDZr">VGETEXPSDZr</a>:</td></tr>
<tr><th id="5942">5942</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSDZrk" title='llvm::X86::VGETEXPSDZrk' data-ref="llvm::X86::VGETEXPSDZrk" data-ref-filename="llvm..X86..VGETEXPSDZrk">VGETEXPSDZrk</a>:</td></tr>
<tr><th id="5943">5943</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETEXPSDZrkz" title='llvm::X86::VGETEXPSDZrkz' data-ref="llvm::X86::VGETEXPSDZrkz" data-ref-filename="llvm..X86..VGETEXPSDZrkz">VGETEXPSDZrkz</a>:</td></tr>
<tr><th id="5944">5944</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSDZrri" title='llvm::X86::VGETMANTSDZrri' data-ref="llvm::X86::VGETMANTSDZrri" data-ref-filename="llvm..X86..VGETMANTSDZrri">VGETMANTSDZrri</a>:</td></tr>
<tr><th id="5945">5945</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSDZrrik" title='llvm::X86::VGETMANTSDZrrik' data-ref="llvm::X86::VGETMANTSDZrrik" data-ref-filename="llvm..X86..VGETMANTSDZrrik">VGETMANTSDZrrik</a>:</td></tr>
<tr><th id="5946">5946</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGETMANTSDZrrikz" title='llvm::X86::VGETMANTSDZrrikz' data-ref="llvm::X86::VGETMANTSDZrrikz" data-ref-filename="llvm..X86..VGETMANTSDZrrikz">VGETMANTSDZrrikz</a>:</td></tr>
<tr><th id="5947">5947</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRANGESDZrri" title='llvm::X86::VRANGESDZrri' data-ref="llvm::X86::VRANGESDZrri" data-ref-filename="llvm..X86..VRANGESDZrri">VRANGESDZrri</a>:</td></tr>
<tr><th id="5948">5948</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRANGESDZrrik" title='llvm::X86::VRANGESDZrrik' data-ref="llvm::X86::VRANGESDZrrik" data-ref-filename="llvm..X86..VRANGESDZrrik">VRANGESDZrrik</a>:</td></tr>
<tr><th id="5949">5949</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRANGESDZrrikz" title='llvm::X86::VRANGESDZrrikz' data-ref="llvm::X86::VRANGESDZrrikz" data-ref-filename="llvm..X86..VRANGESDZrrikz">VRANGESDZrrikz</a>:</td></tr>
<tr><th id="5950">5950</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP14SDZrr" title='llvm::X86::VRCP14SDZrr' data-ref="llvm::X86::VRCP14SDZrr" data-ref-filename="llvm..X86..VRCP14SDZrr">VRCP14SDZrr</a>:</td></tr>
<tr><th id="5951">5951</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP14SDZrrk" title='llvm::X86::VRCP14SDZrrk' data-ref="llvm::X86::VRCP14SDZrrk" data-ref-filename="llvm..X86..VRCP14SDZrrk">VRCP14SDZrrk</a>:</td></tr>
<tr><th id="5952">5952</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP14SDZrrkz" title='llvm::X86::VRCP14SDZrrkz' data-ref="llvm::X86::VRCP14SDZrrkz" data-ref-filename="llvm..X86..VRCP14SDZrrkz">VRCP14SDZrrkz</a>:</td></tr>
<tr><th id="5953">5953</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SDZr" title='llvm::X86::VRCP28SDZr' data-ref="llvm::X86::VRCP28SDZr" data-ref-filename="llvm..X86..VRCP28SDZr">VRCP28SDZr</a>:</td></tr>
<tr><th id="5954">5954</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SDZrk" title='llvm::X86::VRCP28SDZrk' data-ref="llvm::X86::VRCP28SDZrk" data-ref-filename="llvm..X86..VRCP28SDZrk">VRCP28SDZrk</a>:</td></tr>
<tr><th id="5955">5955</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRCP28SDZrkz" title='llvm::X86::VRCP28SDZrkz' data-ref="llvm::X86::VRCP28SDZrkz" data-ref-filename="llvm..X86..VRCP28SDZrkz">VRCP28SDZrkz</a>:</td></tr>
<tr><th id="5956">5956</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VREDUCESDZrri" title='llvm::X86::VREDUCESDZrri' data-ref="llvm::X86::VREDUCESDZrri" data-ref-filename="llvm..X86..VREDUCESDZrri">VREDUCESDZrri</a>:</td></tr>
<tr><th id="5957">5957</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VREDUCESDZrrik" title='llvm::X86::VREDUCESDZrrik' data-ref="llvm::X86::VREDUCESDZrrik" data-ref-filename="llvm..X86..VREDUCESDZrrik">VREDUCESDZrrik</a>:</td></tr>
<tr><th id="5958">5958</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VREDUCESDZrrikz" title='llvm::X86::VREDUCESDZrrikz' data-ref="llvm::X86::VREDUCESDZrrikz" data-ref-filename="llvm..X86..VREDUCESDZrrikz">VREDUCESDZrrikz</a>:</td></tr>
<tr><th id="5959">5959</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZr_Int" title='llvm::X86::VRNDSCALESDZr_Int' data-ref="llvm::X86::VRNDSCALESDZr_Int" data-ref-filename="llvm..X86..VRNDSCALESDZr_Int">VRNDSCALESDZr_Int</a>:</td></tr>
<tr><th id="5960">5960</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZr_Intk" title='llvm::X86::VRNDSCALESDZr_Intk' data-ref="llvm::X86::VRNDSCALESDZr_Intk" data-ref-filename="llvm..X86..VRNDSCALESDZr_Intk">VRNDSCALESDZr_Intk</a>:</td></tr>
<tr><th id="5961">5961</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRNDSCALESDZr_Intkz" title='llvm::X86::VRNDSCALESDZr_Intkz' data-ref="llvm::X86::VRNDSCALESDZr_Intkz" data-ref-filename="llvm..X86..VRNDSCALESDZr_Intkz">VRNDSCALESDZr_Intkz</a>:</td></tr>
<tr><th id="5962">5962</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT14SDZrr" title='llvm::X86::VRSQRT14SDZrr' data-ref="llvm::X86::VRSQRT14SDZrr" data-ref-filename="llvm..X86..VRSQRT14SDZrr">VRSQRT14SDZrr</a>:</td></tr>
<tr><th id="5963">5963</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT14SDZrrk" title='llvm::X86::VRSQRT14SDZrrk' data-ref="llvm::X86::VRSQRT14SDZrrk" data-ref-filename="llvm..X86..VRSQRT14SDZrrk">VRSQRT14SDZrrk</a>:</td></tr>
<tr><th id="5964">5964</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT14SDZrrkz" title='llvm::X86::VRSQRT14SDZrrkz' data-ref="llvm::X86::VRSQRT14SDZrrkz" data-ref-filename="llvm..X86..VRSQRT14SDZrrkz">VRSQRT14SDZrrkz</a>:</td></tr>
<tr><th id="5965">5965</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SDZr" title='llvm::X86::VRSQRT28SDZr' data-ref="llvm::X86::VRSQRT28SDZr" data-ref-filename="llvm..X86..VRSQRT28SDZr">VRSQRT28SDZr</a>:</td></tr>
<tr><th id="5966">5966</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SDZrk" title='llvm::X86::VRSQRT28SDZrk' data-ref="llvm::X86::VRSQRT28SDZrk" data-ref-filename="llvm..X86..VRSQRT28SDZrk">VRSQRT28SDZrk</a>:</td></tr>
<tr><th id="5967">5967</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VRSQRT28SDZrkz" title='llvm::X86::VRSQRT28SDZrkz' data-ref="llvm::X86::VRSQRT28SDZrkz" data-ref-filename="llvm..X86..VRSQRT28SDZrkz">VRSQRT28SDZrkz</a>:</td></tr>
<tr><th id="5968">5968</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCALEFSDZrr" title='llvm::X86::VSCALEFSDZrr' data-ref="llvm::X86::VSCALEFSDZrr" data-ref-filename="llvm..X86..VSCALEFSDZrr">VSCALEFSDZrr</a>:</td></tr>
<tr><th id="5969">5969</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCALEFSDZrrk" title='llvm::X86::VSCALEFSDZrrk' data-ref="llvm::X86::VSCALEFSDZrrk" data-ref-filename="llvm..X86..VSCALEFSDZrrk">VSCALEFSDZrrk</a>:</td></tr>
<tr><th id="5970">5970</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCALEFSDZrrkz" title='llvm::X86::VSCALEFSDZrrkz' data-ref="llvm::X86::VSCALEFSDZrrkz" data-ref-filename="llvm..X86..VSCALEFSDZrrkz">VSCALEFSDZrrkz</a>:</td></tr>
<tr><th id="5971">5971</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5972">5972</th><td>    <b>default</b>:</td></tr>
<tr><th id="5973">5973</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5974">5974</th><td>    }</td></tr>
<tr><th id="5975">5975</th><td>  }</td></tr>
<tr><th id="5976">5976</th><td></td></tr>
<tr><th id="5977">5977</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5978">5978</th><td>}</td></tr>
<tr><th id="5979">5979</th><td></td></tr>
<tr><th id="5980">5980</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES4_PNS_13LiveIntervalsE" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES4_PNS_13LiveIntervalsE" data-ref-filename="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES4_PNS_13LiveIntervalsE">foldMemoryOperandImpl</dfn>(</td></tr>
<tr><th id="5981">5981</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="762MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="762MF" data-ref-filename="762MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="763MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="763MI" data-ref-filename="763MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="764Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="764Ops" data-ref-filename="764Ops">Ops</dfn>,</td></tr>
<tr><th id="5982">5982</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="765InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="765InsertPt" data-ref-filename="765InsertPt">InsertPt</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="766LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</dfn>,</td></tr>
<tr><th id="5983">5983</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="local col7 decl" id="767LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="767LIS" data-ref-filename="767LIS">LIS</dfn>) <em>const</em> {</td></tr>
<tr><th id="5984">5984</th><td></td></tr>
<tr><th id="5985">5985</th><td>  <i>// TODO: Support the case where LoadMI loads a wide register, but MI</i></td></tr>
<tr><th id="5986">5986</th><td><i>  // only uses a subreg.</i></td></tr>
<tr><th id="5987">5987</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col8 decl" id="768Op" title='Op' data-type='unsigned int' data-ref="768Op" data-ref-filename="768Op">Op</dfn> : <a class="local col4 ref" href="#764Ops" title='Ops' data-ref="764Ops" data-ref-filename="764Ops">Ops</a>) {</td></tr>
<tr><th id="5988">5988</th><td>    <b>if</b> (<a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#768Op" title='Op' data-ref="768Op" data-ref-filename="768Op">Op</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="5989">5989</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5990">5990</th><td>  }</td></tr>
<tr><th id="5991">5991</th><td></td></tr>
<tr><th id="5992">5992</th><td>  <i>// If loading from a FrameIndex, fold directly from the FrameIndex.</i></td></tr>
<tr><th id="5993">5993</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="769NumOps" title='NumOps' data-type='unsigned int' data-ref="769NumOps" data-ref-filename="769NumOps">NumOps</dfn> = <a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="5994">5994</th><td>  <em>int</em> <dfn class="local col0 decl" id="770FrameIndex" title='FrameIndex' data-type='int' data-ref="770FrameIndex" data-ref-filename="770FrameIndex">FrameIndex</dfn>;</td></tr>
<tr><th id="5995">5995</th><td>  <b>if</b> (<a class="virtual member fn" href="#_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</a>(<a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>, <span class='refarg'><a class="local col0 ref" href="#770FrameIndex" title='FrameIndex' data-ref="770FrameIndex" data-ref-filename="770FrameIndex">FrameIndex</a></span>)) {</td></tr>
<tr><th id="5996">5996</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE" title='isNonFoldablePartialRegisterLoad' data-use='c' data-ref="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE" data-ref-filename="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">isNonFoldablePartialRegisterLoad</a>(<a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>, <a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>, <a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>))</td></tr>
<tr><th id="5997">5997</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5998">5998</th><td>    <b>return</b> <a class="virtual member fn" href="#_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_13641444" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_13641444" data-ref-filename="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_13641444">foldMemoryOperandImpl</a>(<span class='refarg'><a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a></span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#41" title='llvm::ArrayRef&lt;unsigned int&gt;::ArrayRef' data-ref="_ZN4llvm8ArrayRefIjEC1ERKS1_" data-ref-filename="_ZN4llvm8ArrayRefIjEC1ERKS1_"></a><a class="local col4 ref" href="#764Ops" title='Ops' data-ref="764Ops" data-ref-filename="764Ops">Ops</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#765InsertPt" title='InsertPt' data-ref="765InsertPt" data-ref-filename="765InsertPt">InsertPt</a>, <a class="local col0 ref" href="#770FrameIndex" title='FrameIndex' data-ref="770FrameIndex" data-ref-filename="770FrameIndex">FrameIndex</a>, <a class="local col7 ref" href="#767LIS" title='LIS' data-ref="767LIS" data-ref-filename="767LIS">LIS</a>);</td></tr>
<tr><th id="5999">5999</th><td>  }</td></tr>
<tr><th id="6000">6000</th><td></td></tr>
<tr><th id="6001">6001</th><td>  <i>// Check switch flag</i></td></tr>
<tr><th id="6002">6002</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#NoFusing" title='NoFusing' data-use='m' data-ref="NoFusing" data-ref-filename="NoFusing">NoFusing</a>) <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6003">6003</th><td></td></tr>
<tr><th id="6004">6004</th><td>  <i>// Avoid partial and undef register update stalls unless optimizing for size.</i></td></tr>
<tr><th id="6005">6005</th><td>  <b>if</b> (!<a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv" data-ref-filename="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>() &amp;&amp;</td></tr>
<tr><th id="6006">6006</th><td>      (<a class="tu ref fn" href="#_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb" title='hasPartialRegUpdate' data-use='c' data-ref="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb" data-ref-filename="_ZL19hasPartialRegUpdatejRKN4llvm12X86SubtargetEb">hasPartialRegUpdate</a>(<a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>, <i>/*ForLoadFold*/</i><b>true</b>) ||</td></tr>
<tr><th id="6007">6007</th><td>       <a class="tu ref fn" href="#_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE" title='shouldPreventUndefRegUpdateMemFold' data-use='c' data-ref="_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE" data-ref-filename="_ZL34shouldPreventUndefRegUpdateMemFoldRN4llvm15MachineFunctionERNS_12MachineInstrE">shouldPreventUndefRegUpdateMemFold</a>(<span class='refarg'><a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a></span>)))</td></tr>
<tr><th id="6008">6008</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6009">6009</th><td></td></tr>
<tr><th id="6010">6010</th><td>  <i>// Determine the alignment of the load.</i></td></tr>
<tr><th id="6011">6011</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Ev" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Ev" data-ref-filename="_ZN4llvm5AlignC1Ev"></a><dfn class="local col1 decl" id="771Alignment" title='Alignment' data-type='llvm::Align' data-ref="771Alignment" data-ref-filename="771Alignment">Alignment</dfn>;</td></tr>
<tr><th id="6012">6012</th><td>  <b>if</b> (<a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="6013">6013</th><td>    <a class="local col1 ref" href="#771Alignment" title='Alignment' data-ref="771Alignment" data-ref-filename="771Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignaSEOS0_" title='llvm::Align::operator=' data-ref="_ZN4llvm5AlignaSEOS0_" data-ref-filename="_ZN4llvm5AlignaSEOS0_">=</a> (*<a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>();</td></tr>
<tr><th id="6014">6014</th><td>  <b>else</b></td></tr>
<tr><th id="6015">6015</th><td>    <b>switch</b> (<a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="6016">6016</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SET0" title='llvm::X86::AVX512_512_SET0' data-ref="llvm::X86::AVX512_512_SET0" data-ref-filename="llvm..X86..AVX512_512_SET0">AVX512_512_SET0</a>:</td></tr>
<tr><th id="6017">6017</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SETALLONES" title='llvm::X86::AVX512_512_SETALLONES' data-ref="llvm::X86::AVX512_512_SETALLONES" data-ref-filename="llvm..X86..AVX512_512_SETALLONES">AVX512_512_SETALLONES</a>:</td></tr>
<tr><th id="6018">6018</th><td>      <a class="local col1 ref" href="#771Alignment" title='Alignment' data-ref="771Alignment" data-ref-filename="771Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignaSEOS0_" title='llvm::Align::operator=' data-ref="_ZN4llvm5AlignaSEOS0_" data-ref-filename="_ZN4llvm5AlignaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>64</var>);</td></tr>
<tr><th id="6019">6019</th><td>      <b>break</b>;</td></tr>
<tr><th id="6020">6020</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX2_SETALLONES" title='llvm::X86::AVX2_SETALLONES' data-ref="llvm::X86::AVX2_SETALLONES" data-ref-filename="llvm..X86..AVX2_SETALLONES">AVX2_SETALLONES</a>:</td></tr>
<tr><th id="6021">6021</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX1_SETALLONES" title='llvm::X86::AVX1_SETALLONES' data-ref="llvm::X86::AVX1_SETALLONES" data-ref-filename="llvm..X86..AVX1_SETALLONES">AVX1_SETALLONES</a>:</td></tr>
<tr><th id="6022">6022</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX_SET0" title='llvm::X86::AVX_SET0' data-ref="llvm::X86::AVX_SET0" data-ref-filename="llvm..X86..AVX_SET0">AVX_SET0</a>:</td></tr>
<tr><th id="6023">6023</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_256_SET0" title='llvm::X86::AVX512_256_SET0' data-ref="llvm::X86::AVX512_256_SET0" data-ref-filename="llvm..X86..AVX512_256_SET0">AVX512_256_SET0</a>:</td></tr>
<tr><th id="6024">6024</th><td>      <a class="local col1 ref" href="#771Alignment" title='Alignment' data-ref="771Alignment" data-ref-filename="771Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignaSEOS0_" title='llvm::Align::operator=' data-ref="_ZN4llvm5AlignaSEOS0_" data-ref-filename="_ZN4llvm5AlignaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>32</var>);</td></tr>
<tr><th id="6025">6025</th><td>      <b>break</b>;</td></tr>
<tr><th id="6026">6026</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::V_SET0" title='llvm::X86::V_SET0' data-ref="llvm::X86::V_SET0" data-ref-filename="llvm..X86..V_SET0">V_SET0</a>:</td></tr>
<tr><th id="6027">6027</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::V_SETALLONES" title='llvm::X86::V_SETALLONES' data-ref="llvm::X86::V_SETALLONES" data-ref-filename="llvm..X86..V_SETALLONES">V_SETALLONES</a>:</td></tr>
<tr><th id="6028">6028</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_128_SET0" title='llvm::X86::AVX512_128_SET0' data-ref="llvm::X86::AVX512_128_SET0" data-ref-filename="llvm..X86..AVX512_128_SET0">AVX512_128_SET0</a>:</td></tr>
<tr><th id="6029">6029</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0F128" title='llvm::X86::FsFLD0F128' data-ref="llvm::X86::FsFLD0F128" data-ref-filename="llvm..X86..FsFLD0F128">FsFLD0F128</a>:</td></tr>
<tr><th id="6030">6030</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0F128" title='llvm::X86::AVX512_FsFLD0F128' data-ref="llvm::X86::AVX512_FsFLD0F128" data-ref-filename="llvm..X86..AVX512_FsFLD0F128">AVX512_FsFLD0F128</a>:</td></tr>
<tr><th id="6031">6031</th><td>      <a class="local col1 ref" href="#771Alignment" title='Alignment' data-ref="771Alignment" data-ref-filename="771Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignaSEOS0_" title='llvm::Align::operator=' data-ref="_ZN4llvm5AlignaSEOS0_" data-ref-filename="_ZN4llvm5AlignaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>16</var>);</td></tr>
<tr><th id="6032">6032</th><td>      <b>break</b>;</td></tr>
<tr><th id="6033">6033</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_SET0" title='llvm::X86::MMX_SET0' data-ref="llvm::X86::MMX_SET0" data-ref-filename="llvm..X86..MMX_SET0">MMX_SET0</a>:</td></tr>
<tr><th id="6034">6034</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0SD" title='llvm::X86::FsFLD0SD' data-ref="llvm::X86::FsFLD0SD" data-ref-filename="llvm..X86..FsFLD0SD">FsFLD0SD</a>:</td></tr>
<tr><th id="6035">6035</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0SD" title='llvm::X86::AVX512_FsFLD0SD' data-ref="llvm::X86::AVX512_FsFLD0SD" data-ref-filename="llvm..X86..AVX512_FsFLD0SD">AVX512_FsFLD0SD</a>:</td></tr>
<tr><th id="6036">6036</th><td>      <a class="local col1 ref" href="#771Alignment" title='Alignment' data-ref="771Alignment" data-ref-filename="771Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignaSEOS0_" title='llvm::Align::operator=' data-ref="_ZN4llvm5AlignaSEOS0_" data-ref-filename="_ZN4llvm5AlignaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>8</var>);</td></tr>
<tr><th id="6037">6037</th><td>      <b>break</b>;</td></tr>
<tr><th id="6038">6038</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0SS" title='llvm::X86::FsFLD0SS' data-ref="llvm::X86::FsFLD0SS" data-ref-filename="llvm..X86..FsFLD0SS">FsFLD0SS</a>:</td></tr>
<tr><th id="6039">6039</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0SS" title='llvm::X86::AVX512_FsFLD0SS' data-ref="llvm::X86::AVX512_FsFLD0SS" data-ref-filename="llvm..X86..AVX512_FsFLD0SS">AVX512_FsFLD0SS</a>:</td></tr>
<tr><th id="6040">6040</th><td>      <a class="local col1 ref" href="#771Alignment" title='Alignment' data-ref="771Alignment" data-ref-filename="771Alignment">Alignment</a> <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignaSEOS0_" title='llvm::Align::operator=' data-ref="_ZN4llvm5AlignaSEOS0_" data-ref-filename="_ZN4llvm5AlignaSEOS0_">=</a> <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>);</td></tr>
<tr><th id="6041">6041</th><td>      <b>break</b>;</td></tr>
<tr><th id="6042">6042</th><td>    <b>default</b>:</td></tr>
<tr><th id="6043">6043</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6044">6044</th><td>    }</td></tr>
<tr><th id="6045">6045</th><td>  <b>if</b> (<a class="local col4 ref" href="#764Ops" title='Ops' data-ref="764Ops" data-ref-filename="764Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>2</var> &amp;&amp; <a class="local col4 ref" href="#764Ops" title='Ops' data-ref="764Ops" data-ref-filename="764Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a> == <var>0</var> &amp;&amp; <a class="local col4 ref" href="#764Ops" title='Ops' data-ref="764Ops" data-ref-filename="764Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a> == <var>1</var>) {</td></tr>
<tr><th id="6046">6046</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="772NewOpc" title='NewOpc' data-type='unsigned int' data-ref="772NewOpc" data-ref-filename="772NewOpc">NewOpc</dfn> = <var>0</var>;</td></tr>
<tr><th id="6047">6047</th><td>    <b>switch</b> (<a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="6048">6048</th><td>    <b>default</b>: <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6049">6049</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8rr" title='llvm::X86::TEST8rr' data-ref="llvm::X86::TEST8rr" data-ref-filename="llvm..X86..TEST8rr">TEST8rr</a>:  <a class="local col2 ref" href="#772NewOpc" title='NewOpc' data-ref="772NewOpc" data-ref-filename="772NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a>; <b>break</b>;</td></tr>
<tr><th id="6050">6050</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16rr" title='llvm::X86::TEST16rr' data-ref="llvm::X86::TEST16rr" data-ref-filename="llvm..X86..TEST16rr">TEST16rr</a>: <a class="local col2 ref" href="#772NewOpc" title='NewOpc' data-ref="772NewOpc" data-ref-filename="772NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri8" title='llvm::X86::CMP16ri8' data-ref="llvm::X86::CMP16ri8" data-ref-filename="llvm..X86..CMP16ri8">CMP16ri8</a>; <b>break</b>;</td></tr>
<tr><th id="6051">6051</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32rr" title='llvm::X86::TEST32rr' data-ref="llvm::X86::TEST32rr" data-ref-filename="llvm..X86..TEST32rr">TEST32rr</a>: <a class="local col2 ref" href="#772NewOpc" title='NewOpc' data-ref="772NewOpc" data-ref-filename="772NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri8" title='llvm::X86::CMP32ri8' data-ref="llvm::X86::CMP32ri8" data-ref-filename="llvm..X86..CMP32ri8">CMP32ri8</a>; <b>break</b>;</td></tr>
<tr><th id="6052">6052</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64rr" title='llvm::X86::TEST64rr' data-ref="llvm::X86::TEST64rr" data-ref-filename="llvm..X86..TEST64rr">TEST64rr</a>: <a class="local col2 ref" href="#772NewOpc" title='NewOpc' data-ref="772NewOpc" data-ref-filename="772NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri8" title='llvm::X86::CMP64ri8' data-ref="llvm::X86::CMP64ri8" data-ref-filename="llvm..X86..CMP64ri8">CMP64ri8</a>; <b>break</b>;</td></tr>
<tr><th id="6053">6053</th><td>    }</td></tr>
<tr><th id="6054">6054</th><td>    <i>// Change to CMPXXri r, 0 first.</i></td></tr>
<tr><th id="6055">6055</th><td>    <a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#772NewOpc" title='NewOpc' data-ref="772NewOpc" data-ref-filename="772NewOpc">NewOpc</a>));</td></tr>
<tr><th id="6056">6056</th><td>    <a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<var>0</var>);</td></tr>
<tr><th id="6057">6057</th><td>  } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#764Ops" title='Ops' data-ref="764Ops" data-ref-filename="764Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>1</var>)</td></tr>
<tr><th id="6058">6058</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6059">6059</th><td></td></tr>
<tr><th id="6060">6060</th><td>  <i>// Make sure the subregisters match.</i></td></tr>
<tr><th id="6061">6061</th><td><i>  // Otherwise we risk changing the size of the load.</i></td></tr>
<tr><th id="6062">6062</th><td>  <b>if</b> (<a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() != <a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#764Ops" title='Ops' data-ref="764Ops" data-ref-filename="764Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>())</td></tr>
<tr><th id="6063">6063</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6064">6064</th><td></td></tr>
<tr><th id="6065">6065</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>,<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="773MOs" title='MOs' data-type='SmallVector&lt;llvm::MachineOperand, X86::AddrNumOperands&gt;' data-ref="773MOs" data-ref-filename="773MOs">MOs</dfn>;</td></tr>
<tr><th id="6066">6066</th><td>  <b>switch</b> (<a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="6067">6067</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_SET0" title='llvm::X86::MMX_SET0' data-ref="llvm::X86::MMX_SET0" data-ref-filename="llvm..X86..MMX_SET0">MMX_SET0</a>:</td></tr>
<tr><th id="6068">6068</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::V_SET0" title='llvm::X86::V_SET0' data-ref="llvm::X86::V_SET0" data-ref-filename="llvm..X86..V_SET0">V_SET0</a>:</td></tr>
<tr><th id="6069">6069</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::V_SETALLONES" title='llvm::X86::V_SETALLONES' data-ref="llvm::X86::V_SETALLONES" data-ref-filename="llvm..X86..V_SETALLONES">V_SETALLONES</a>:</td></tr>
<tr><th id="6070">6070</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX2_SETALLONES" title='llvm::X86::AVX2_SETALLONES' data-ref="llvm::X86::AVX2_SETALLONES" data-ref-filename="llvm..X86..AVX2_SETALLONES">AVX2_SETALLONES</a>:</td></tr>
<tr><th id="6071">6071</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX1_SETALLONES" title='llvm::X86::AVX1_SETALLONES' data-ref="llvm::X86::AVX1_SETALLONES" data-ref-filename="llvm..X86..AVX1_SETALLONES">AVX1_SETALLONES</a>:</td></tr>
<tr><th id="6072">6072</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX_SET0" title='llvm::X86::AVX_SET0' data-ref="llvm::X86::AVX_SET0" data-ref-filename="llvm..X86..AVX_SET0">AVX_SET0</a>:</td></tr>
<tr><th id="6073">6073</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_128_SET0" title='llvm::X86::AVX512_128_SET0' data-ref="llvm::X86::AVX512_128_SET0" data-ref-filename="llvm..X86..AVX512_128_SET0">AVX512_128_SET0</a>:</td></tr>
<tr><th id="6074">6074</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_256_SET0" title='llvm::X86::AVX512_256_SET0' data-ref="llvm::X86::AVX512_256_SET0" data-ref-filename="llvm..X86..AVX512_256_SET0">AVX512_256_SET0</a>:</td></tr>
<tr><th id="6075">6075</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SET0" title='llvm::X86::AVX512_512_SET0' data-ref="llvm::X86::AVX512_512_SET0" data-ref-filename="llvm..X86..AVX512_512_SET0">AVX512_512_SET0</a>:</td></tr>
<tr><th id="6076">6076</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SETALLONES" title='llvm::X86::AVX512_512_SETALLONES' data-ref="llvm::X86::AVX512_512_SETALLONES" data-ref-filename="llvm..X86..AVX512_512_SETALLONES">AVX512_512_SETALLONES</a>:</td></tr>
<tr><th id="6077">6077</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0SD" title='llvm::X86::FsFLD0SD' data-ref="llvm::X86::FsFLD0SD" data-ref-filename="llvm..X86..FsFLD0SD">FsFLD0SD</a>:</td></tr>
<tr><th id="6078">6078</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0SD" title='llvm::X86::AVX512_FsFLD0SD' data-ref="llvm::X86::AVX512_FsFLD0SD" data-ref-filename="llvm..X86..AVX512_FsFLD0SD">AVX512_FsFLD0SD</a>:</td></tr>
<tr><th id="6079">6079</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0SS" title='llvm::X86::FsFLD0SS' data-ref="llvm::X86::FsFLD0SS" data-ref-filename="llvm..X86..FsFLD0SS">FsFLD0SS</a>:</td></tr>
<tr><th id="6080">6080</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0SS" title='llvm::X86::AVX512_FsFLD0SS' data-ref="llvm::X86::AVX512_FsFLD0SS" data-ref-filename="llvm..X86..AVX512_FsFLD0SS">AVX512_FsFLD0SS</a>:</td></tr>
<tr><th id="6081">6081</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0F128" title='llvm::X86::FsFLD0F128' data-ref="llvm::X86::FsFLD0F128" data-ref-filename="llvm..X86..FsFLD0F128">FsFLD0F128</a>:</td></tr>
<tr><th id="6082">6082</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0F128" title='llvm::X86::AVX512_FsFLD0F128' data-ref="llvm::X86::AVX512_FsFLD0F128" data-ref-filename="llvm..X86..AVX512_FsFLD0F128">AVX512_FsFLD0F128</a>: {</td></tr>
<tr><th id="6083">6083</th><td>    <i>// Folding a V_SET0 or V_SETALLONES as a load, to ease register pressure.</i></td></tr>
<tr><th id="6084">6084</th><td><i>    // Create a constant-pool entry and operands to load from it.</i></td></tr>
<tr><th id="6085">6085</th><td><i></i></td></tr>
<tr><th id="6086">6086</th><td><i>    // Medium and large mode can't fold loads this way.</i></td></tr>
<tr><th id="6087">6087</th><td>    <b>if</b> (<a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() != <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Small" title='llvm::CodeModel::Small' data-ref="llvm::CodeModel::Small" data-ref-filename="llvm..CodeModel..Small">Small</a> &amp;&amp;</td></tr>
<tr><th id="6088">6088</th><td>        <a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() != <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Kernel" title='llvm::CodeModel::Kernel' data-ref="llvm::CodeModel::Kernel" data-ref-filename="llvm..CodeModel..Kernel">Kernel</a>)</td></tr>
<tr><th id="6089">6089</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6090">6090</th><td></td></tr>
<tr><th id="6091">6091</th><td>    <i>// x86-32 PIC requires a PIC base register for constant pools.</i></td></tr>
<tr><th id="6092">6092</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="774PICBase" title='PICBase' data-type='unsigned int' data-ref="774PICBase" data-ref-filename="774PICBase">PICBase</dfn> = <var>0</var>;</td></tr>
<tr><th id="6093">6093</th><td>    <b>if</b> (<a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv" data-ref-filename="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>()) {</td></tr>
<tr><th id="6094">6094</th><td>      <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>())</td></tr>
<tr><th id="6095">6095</th><td>        <a class="local col4 ref" href="#774PICBase" title='PICBase' data-ref="774PICBase" data-ref-filename="774PICBase">PICBase</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>;</td></tr>
<tr><th id="6096">6096</th><td>      <b>else</b></td></tr>
<tr><th id="6097">6097</th><td>        <i>// FIXME: PICBase = getGlobalBaseReg(&amp;MF);</i></td></tr>
<tr><th id="6098">6098</th><td><i>        // This doesn't work for several reasons.</i></td></tr>
<tr><th id="6099">6099</th><td><i>        // 1. GlobalBaseReg may have been spilled.</i></td></tr>
<tr><th id="6100">6100</th><td><i>        // 2. It may not be live at MI.</i></td></tr>
<tr><th id="6101">6101</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6102">6102</th><td>    }</td></tr>
<tr><th id="6103">6103</th><td></td></tr>
<tr><th id="6104">6104</th><td>    <i>// Create a constant-pool entry.</i></td></tr>
<tr><th id="6105">6105</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool" data-ref-filename="llvm..MachineConstantPool">MachineConstantPool</a> &amp;<dfn class="local col5 decl" id="775MCP" title='MCP' data-type='llvm::MachineConstantPool &amp;' data-ref="775MCP" data-ref-filename="775MCP">MCP</dfn> = *<a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv" data-ref-filename="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="6106">6106</th><td>    <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col6 decl" id="776Ty" title='Ty' data-type='llvm::Type *' data-ref="776Ty" data-ref-filename="776Ty">Ty</dfn>;</td></tr>
<tr><th id="6107">6107</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="777Opc" title='Opc' data-type='unsigned int' data-ref="777Opc" data-ref-filename="777Opc">Opc</dfn> = <a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="6108">6108</th><td>    <b>if</b> (<a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0SS" title='llvm::X86::FsFLD0SS' data-ref="llvm::X86::FsFLD0SS" data-ref-filename="llvm..X86..FsFLD0SS">FsFLD0SS</a> || <a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0SS" title='llvm::X86::AVX512_FsFLD0SS' data-ref="llvm::X86::AVX512_FsFLD0SS" data-ref-filename="llvm..X86..AVX512_FsFLD0SS">AVX512_FsFLD0SS</a>)</td></tr>
<tr><th id="6109">6109</th><td>      <a class="local col6 ref" href="#776Ty" title='Ty' data-ref="776Ty" data-ref-filename="776Ty">Ty</a> = <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a>::<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getFloatTyERNS_11LLVMContextE" title='llvm::Type::getFloatTy' data-ref="_ZN4llvm4Type10getFloatTyERNS_11LLVMContextE" data-ref-filename="_ZN4llvm4Type10getFloatTyERNS_11LLVMContextE">getFloatTy</a>(<span class='refarg'><a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>);</td></tr>
<tr><th id="6110">6110</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0SD" title='llvm::X86::FsFLD0SD' data-ref="llvm::X86::FsFLD0SD" data-ref-filename="llvm..X86..FsFLD0SD">FsFLD0SD</a> || <a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0SD" title='llvm::X86::AVX512_FsFLD0SD' data-ref="llvm::X86::AVX512_FsFLD0SD" data-ref-filename="llvm..X86..AVX512_FsFLD0SD">AVX512_FsFLD0SD</a>)</td></tr>
<tr><th id="6111">6111</th><td>      <a class="local col6 ref" href="#776Ty" title='Ty' data-ref="776Ty" data-ref-filename="776Ty">Ty</a> = <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a>::<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type11getDoubleTyERNS_11LLVMContextE" title='llvm::Type::getDoubleTy' data-ref="_ZN4llvm4Type11getDoubleTyERNS_11LLVMContextE" data-ref-filename="_ZN4llvm4Type11getDoubleTyERNS_11LLVMContextE">getDoubleTy</a>(<span class='refarg'><a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>);</td></tr>
<tr><th id="6112">6112</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::FsFLD0F128" title='llvm::X86::FsFLD0F128' data-ref="llvm::X86::FsFLD0F128" data-ref-filename="llvm..X86..FsFLD0F128">FsFLD0F128</a> || <a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_FsFLD0F128" title='llvm::X86::AVX512_FsFLD0F128' data-ref="llvm::X86::AVX512_FsFLD0F128" data-ref-filename="llvm..X86..AVX512_FsFLD0F128">AVX512_FsFLD0F128</a>)</td></tr>
<tr><th id="6113">6113</th><td>      <a class="local col6 ref" href="#776Ty" title='Ty' data-ref="776Ty" data-ref-filename="776Ty">Ty</a> = <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a>::<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getFP128TyERNS_11LLVMContextE" title='llvm::Type::getFP128Ty' data-ref="_ZN4llvm4Type10getFP128TyERNS_11LLVMContextE" data-ref-filename="_ZN4llvm4Type10getFP128TyERNS_11LLVMContextE">getFP128Ty</a>(<span class='refarg'><a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>);</td></tr>
<tr><th id="6114">6114</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SET0" title='llvm::X86::AVX512_512_SET0' data-ref="llvm::X86::AVX512_512_SET0" data-ref-filename="llvm..X86..AVX512_512_SET0">AVX512_512_SET0</a> || <a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SETALLONES" title='llvm::X86::AVX512_512_SETALLONES' data-ref="llvm::X86::AVX512_512_SETALLONES" data-ref-filename="llvm..X86..AVX512_512_SETALLONES">AVX512_512_SETALLONES</a>)</td></tr>
<tr><th id="6115">6115</th><td>      <a class="local col6 ref" href="#776Ty" title='Ty' data-ref="776Ty" data-ref-filename="776Ty">Ty</a> = <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::FixedVectorType" title='llvm::FixedVectorType' data-ref="llvm::FixedVectorType" data-ref-filename="llvm..FixedVectorType">FixedVectorType</a>::<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm15FixedVectorType3getEPNS_4TypeEj" title='llvm::FixedVectorType::get' data-ref="_ZN4llvm15FixedVectorType3getEPNS_4TypeEj" data-ref-filename="_ZN4llvm15FixedVectorType3getEPNS_4TypeEj">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a>::<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" data-ref-filename="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'><a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>),</td></tr>
<tr><th id="6116">6116</th><td>                                <var>16</var>);</td></tr>
<tr><th id="6117">6117</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX2_SETALLONES" title='llvm::X86::AVX2_SETALLONES' data-ref="llvm::X86::AVX2_SETALLONES" data-ref-filename="llvm..X86..AVX2_SETALLONES">AVX2_SETALLONES</a> || <a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX_SET0" title='llvm::X86::AVX_SET0' data-ref="llvm::X86::AVX_SET0" data-ref-filename="llvm..X86..AVX_SET0">AVX_SET0</a> ||</td></tr>
<tr><th id="6118">6118</th><td>             <a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_256_SET0" title='llvm::X86::AVX512_256_SET0' data-ref="llvm::X86::AVX512_256_SET0" data-ref-filename="llvm..X86..AVX512_256_SET0">AVX512_256_SET0</a> || <a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX1_SETALLONES" title='llvm::X86::AVX1_SETALLONES' data-ref="llvm::X86::AVX1_SETALLONES" data-ref-filename="llvm..X86..AVX1_SETALLONES">AVX1_SETALLONES</a>)</td></tr>
<tr><th id="6119">6119</th><td>      <a class="local col6 ref" href="#776Ty" title='Ty' data-ref="776Ty" data-ref-filename="776Ty">Ty</a> = <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::FixedVectorType" title='llvm::FixedVectorType' data-ref="llvm::FixedVectorType" data-ref-filename="llvm..FixedVectorType">FixedVectorType</a>::<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm15FixedVectorType3getEPNS_4TypeEj" title='llvm::FixedVectorType::get' data-ref="_ZN4llvm15FixedVectorType3getEPNS_4TypeEj" data-ref-filename="_ZN4llvm15FixedVectorType3getEPNS_4TypeEj">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a>::<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" data-ref-filename="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'><a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>),</td></tr>
<tr><th id="6120">6120</th><td>                                <var>8</var>);</td></tr>
<tr><th id="6121">6121</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_SET0" title='llvm::X86::MMX_SET0' data-ref="llvm::X86::MMX_SET0" data-ref-filename="llvm..X86..MMX_SET0">MMX_SET0</a>)</td></tr>
<tr><th id="6122">6122</th><td>      <a class="local col6 ref" href="#776Ty" title='Ty' data-ref="776Ty" data-ref-filename="776Ty">Ty</a> = <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::FixedVectorType" title='llvm::FixedVectorType' data-ref="llvm::FixedVectorType" data-ref-filename="llvm..FixedVectorType">FixedVectorType</a>::<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm15FixedVectorType3getEPNS_4TypeEj" title='llvm::FixedVectorType::get' data-ref="_ZN4llvm15FixedVectorType3getEPNS_4TypeEj" data-ref-filename="_ZN4llvm15FixedVectorType3getEPNS_4TypeEj">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a>::<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" data-ref-filename="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'><a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>),</td></tr>
<tr><th id="6123">6123</th><td>                                <var>2</var>);</td></tr>
<tr><th id="6124">6124</th><td>    <b>else</b></td></tr>
<tr><th id="6125">6125</th><td>      <a class="local col6 ref" href="#776Ty" title='Ty' data-ref="776Ty" data-ref-filename="776Ty">Ty</a> = <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::FixedVectorType" title='llvm::FixedVectorType' data-ref="llvm::FixedVectorType" data-ref-filename="llvm..FixedVectorType">FixedVectorType</a>::<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZN4llvm15FixedVectorType3getEPNS_4TypeEj" title='llvm::FixedVectorType::get' data-ref="_ZN4llvm15FixedVectorType3getEPNS_4TypeEj" data-ref-filename="_ZN4llvm15FixedVectorType3getEPNS_4TypeEj">get</a>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a>::<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" title='llvm::Type::getInt32Ty' data-ref="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE" data-ref-filename="_ZN4llvm4Type10getInt32TyERNS_11LLVMContextE">getInt32Ty</a>(<span class='refarg'><a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>),</td></tr>
<tr><th id="6126">6126</th><td>                                <var>4</var>);</td></tr>
<tr><th id="6127">6127</th><td></td></tr>
<tr><th id="6128">6128</th><td>    <em>bool</em> <dfn class="local col8 decl" id="778IsAllOnes" title='IsAllOnes' data-type='bool' data-ref="778IsAllOnes" data-ref-filename="778IsAllOnes">IsAllOnes</dfn> = (<a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::V_SETALLONES" title='llvm::X86::V_SETALLONES' data-ref="llvm::X86::V_SETALLONES" data-ref-filename="llvm..X86..V_SETALLONES">V_SETALLONES</a> || <a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX2_SETALLONES" title='llvm::X86::AVX2_SETALLONES' data-ref="llvm::X86::AVX2_SETALLONES" data-ref-filename="llvm..X86..AVX2_SETALLONES">AVX2_SETALLONES</a> ||</td></tr>
<tr><th id="6129">6129</th><td>                      <a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX512_512_SETALLONES" title='llvm::X86::AVX512_512_SETALLONES' data-ref="llvm::X86::AVX512_512_SETALLONES" data-ref-filename="llvm..X86..AVX512_512_SETALLONES">AVX512_512_SETALLONES</a> ||</td></tr>
<tr><th id="6130">6130</th><td>                      <a class="local col7 ref" href="#777Opc" title='Opc' data-ref="777Opc" data-ref-filename="777Opc">Opc</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AVX1_SETALLONES" title='llvm::X86::AVX1_SETALLONES' data-ref="llvm::X86::AVX1_SETALLONES" data-ref-filename="llvm..X86..AVX1_SETALLONES">AVX1_SETALLONES</a>);</td></tr>
<tr><th id="6131">6131</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col9 decl" id="779C" title='C' data-type='const llvm::Constant *' data-ref="779C" data-ref-filename="779C">C</dfn> = <a class="local col8 ref" href="#778IsAllOnes" title='IsAllOnes' data-ref="778IsAllOnes" data-ref-filename="778IsAllOnes">IsAllOnes</a> ? <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>::<a class="ref fn" href="../../../include/llvm/IR/Constant.h.html#_ZN4llvm8Constant15getAllOnesValueEPNS_4TypeE" title='llvm::Constant::getAllOnesValue' data-ref="_ZN4llvm8Constant15getAllOnesValueEPNS_4TypeE" data-ref-filename="_ZN4llvm8Constant15getAllOnesValueEPNS_4TypeE">getAllOnesValue</a>(<a class="local col6 ref" href="#776Ty" title='Ty' data-ref="776Ty" data-ref-filename="776Ty">Ty</a>) :</td></tr>
<tr><th id="6132">6132</th><td>                                    <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a>::<a class="ref fn" href="../../../include/llvm/IR/Constant.h.html#_ZN4llvm8Constant12getNullValueEPNS_4TypeE" title='llvm::Constant::getNullValue' data-ref="_ZN4llvm8Constant12getNullValueEPNS_4TypeE" data-ref-filename="_ZN4llvm8Constant12getNullValueEPNS_4TypeE">getNullValue</a>(<a class="local col6 ref" href="#776Ty" title='Ty' data-ref="776Ty" data-ref-filename="776Ty">Ty</a>);</td></tr>
<tr><th id="6133">6133</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="780CPI" title='CPI' data-type='unsigned int' data-ref="780CPI" data-ref-filename="780CPI">CPI</dfn> = <a class="local col5 ref" href="#775MCP" title='MCP' data-ref="775MCP" data-ref-filename="775MCP">MCP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE" data-ref-filename="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE">getConstantPoolIndex</a>(<a class="local col9 ref" href="#779C" title='C' data-ref="779C" data-ref-filename="779C">C</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col1 ref" href="#771Alignment" title='Alignment' data-ref="771Alignment" data-ref-filename="771Alignment">Alignment</a>);</td></tr>
<tr><th id="6134">6134</th><td></td></tr>
<tr><th id="6135">6135</th><td>    <i>// Create operands to load from the constant pool entry.</i></td></tr>
<tr><th id="6136">6136</th><td>    <a class="local col3 ref" href="#773MOs" title='MOs' data-ref="773MOs" data-ref-filename="773MOs">MOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#774PICBase" title='PICBase' data-ref="774PICBase" data-ref-filename="774PICBase">PICBase</a>, <b>false</b>));</td></tr>
<tr><th id="6137">6137</th><td>    <a class="local col3 ref" href="#773MOs" title='MOs' data-ref="773MOs" data-ref-filename="773MOs">MOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>1</var>));</td></tr>
<tr><th id="6138">6138</th><td>    <a class="local col3 ref" href="#773MOs" title='MOs' data-ref="773MOs" data-ref-filename="773MOs">MOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>false</b>));</td></tr>
<tr><th id="6139">6139</th><td>    <a class="local col3 ref" href="#773MOs" title='MOs' data-ref="773MOs" data-ref-filename="773MOs">MOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateCPIEjij" title='llvm::MachineOperand::CreateCPI' data-ref="_ZN4llvm14MachineOperand9CreateCPIEjij" data-ref-filename="_ZN4llvm14MachineOperand9CreateCPIEjij">CreateCPI</a>(<a class="local col0 ref" href="#780CPI" title='CPI' data-ref="780CPI" data-ref-filename="780CPI">CPI</a>, <var>0</var>));</td></tr>
<tr><th id="6140">6140</th><td>    <a class="local col3 ref" href="#773MOs" title='MOs' data-ref="773MOs" data-ref-filename="773MOs">MOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <b>false</b>));</td></tr>
<tr><th id="6141">6141</th><td>    <b>break</b>;</td></tr>
<tr><th id="6142">6142</th><td>  }</td></tr>
<tr><th id="6143">6143</th><td>  <b>default</b>: {</td></tr>
<tr><th id="6144">6144</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE" title='isNonFoldablePartialRegisterLoad' data-use='c' data-ref="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE" data-ref-filename="_ZL32isNonFoldablePartialRegisterLoadRKN4llvm12MachineInstrES2_RKNS_15MachineFunctionE">isNonFoldablePartialRegisterLoad</a>(<a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>, <a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a>, <a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a>))</td></tr>
<tr><th id="6145">6145</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="6146">6146</th><td></td></tr>
<tr><th id="6147">6147</th><td>    <i>// Folding a normal load. Just copy the load's address operands.</i></td></tr>
<tr><th id="6148">6148</th><td>    <a class="local col3 ref" href="#773MOs" title='MOs' data-ref="773MOs" data-ref-filename="773MOs">MOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendETL0__S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendETL0__S1_" data-ref-filename="_ZN4llvm15SmallVectorImpl6appendETL0__S1_">append</a>(<a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv" data-ref-filename="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="local col9 ref" href="#769NumOps" title='NumOps' data-ref="769NumOps" data-ref-filename="769NumOps">NumOps</a> - <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a>,</td></tr>
<tr><th id="6149">6149</th><td>               <a class="local col6 ref" href="#766LoadMI" title='LoadMI' data-ref="766LoadMI" data-ref-filename="766LoadMI">LoadMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14operands_beginEv" title='llvm::MachineInstr::operands_begin' data-ref="_ZN4llvm12MachineInstr14operands_beginEv" data-ref-filename="_ZN4llvm12MachineInstr14operands_beginEv">operands_begin</a>() + <a class="local col9 ref" href="#769NumOps" title='NumOps' data-ref="769NumOps" data-ref-filename="769NumOps">NumOps</a>);</td></tr>
<tr><th id="6150">6150</th><td>    <b>break</b>;</td></tr>
<tr><th id="6151">6151</th><td>  }</td></tr>
<tr><th id="6152">6152</th><td>  }</td></tr>
<tr><th id="6153">6153</th><td>  <b>return</b> <a class="member fn" href="#_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674" data-ref-filename="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674">foldMemoryOperandImpl</a>(<span class='refarg'><a class="local col2 ref" href="#762MF" title='MF' data-ref="762MF" data-ref-filename="762MF">MF</a></span>, <span class='refarg'><a class="local col3 ref" href="#763MI" title='MI' data-ref="763MI" data-ref-filename="763MI">MI</a></span>, <a class="local col4 ref" href="#764Ops" title='Ops' data-ref="764Ops" data-ref-filename="764Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col3 ref" href="#773MOs" title='MOs' data-ref="773MOs" data-ref-filename="773MOs">MOs</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#765InsertPt" title='InsertPt' data-ref="765InsertPt" data-ref-filename="765InsertPt">InsertPt</a>,</td></tr>
<tr><th id="6154">6154</th><td>                               <i>/*Size=*/</i><var>0</var>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col1 ref" href="#771Alignment" title='Alignment' data-ref="771Alignment" data-ref-filename="771Alignment">Alignment</a>, <i>/*AllowCommute=*/</i><b>true</b>);</td></tr>
<tr><th id="6155">6155</th><td>}</td></tr>
<tr><th id="6156">6156</th><td></td></tr>
<tr><th id="6157">6157</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *, <var>2</var>&gt;</td></tr>
<tr><th id="6158">6158</th><td><dfn class="tu decl def fn" id="_ZL15extractLoadMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" title='extractLoadMMOs' data-type='SmallVector&lt;llvm::MachineMemOperand *, 2&gt; extractLoadMMOs(ArrayRef&lt;llvm::MachineMemOperand *&gt; MMOs, llvm::MachineFunction &amp; MF)' data-ref="_ZL15extractLoadMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" data-ref-filename="_ZL15extractLoadMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE">extractLoadMMOs</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *&gt; <dfn class="local col1 decl" id="781MMOs" title='MMOs' data-type='ArrayRef&lt;llvm::MachineMemOperand *&gt;' data-ref="781MMOs" data-ref-filename="781MMOs">MMOs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="782MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="782MF" data-ref-filename="782MF">MF</dfn>) {</td></tr>
<tr><th id="6159">6159</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *, <var>2</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="783LoadMMOs" title='LoadMMOs' data-type='SmallVector&lt;llvm::MachineMemOperand *, 2&gt;' data-ref="783LoadMMOs" data-ref-filename="783LoadMMOs">LoadMMOs</dfn>;</td></tr>
<tr><th id="6160">6160</th><td></td></tr>
<tr><th id="6161">6161</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="784MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="784MMO" data-ref-filename="784MMO">MMO</dfn> : <a class="local col1 ref" href="#781MMOs" title='MMOs' data-ref="781MMOs" data-ref-filename="781MMOs">MMOs</a>) {</td></tr>
<tr><th id="6162">6162</th><td>    <b>if</b> (!<a class="local col4 ref" href="#784MMO" title='MMO' data-ref="784MMO" data-ref-filename="784MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand6isLoadEv" title='llvm::MachineMemOperand::isLoad' data-ref="_ZNK4llvm17MachineMemOperand6isLoadEv" data-ref-filename="_ZNK4llvm17MachineMemOperand6isLoadEv">isLoad</a>())</td></tr>
<tr><th id="6163">6163</th><td>      <b>continue</b>;</td></tr>
<tr><th id="6164">6164</th><td></td></tr>
<tr><th id="6165">6165</th><td>    <b>if</b> (!<a class="local col4 ref" href="#784MMO" title='MMO' data-ref="784MMO" data-ref-filename="784MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7isStoreEv" title='llvm::MachineMemOperand::isStore' data-ref="_ZNK4llvm17MachineMemOperand7isStoreEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7isStoreEv">isStore</a>()) {</td></tr>
<tr><th id="6166">6166</th><td>      <i>// Reuse the MMO.</i></td></tr>
<tr><th id="6167">6167</th><td>      <a class="local col3 ref" href="#783LoadMMOs" title='LoadMMOs' data-ref="783LoadMMOs" data-ref-filename="783LoadMMOs">LoadMMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#784MMO" title='MMO' data-ref="784MMO" data-ref-filename="784MMO">MMO</a>);</td></tr>
<tr><th id="6168">6168</th><td>    } <b>else</b> {</td></tr>
<tr><th id="6169">6169</th><td>      <i>// Clone the MMO and unset the store flag.</i></td></tr>
<tr><th id="6170">6170</th><td>      <a class="local col3 ref" href="#783LoadMMOs" title='LoadMMOs' data-ref="783LoadMMOs" data-ref-filename="783LoadMMOs">LoadMMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col2 ref" href="#782MF" title='MF' data-ref="782MF" data-ref-filename="782MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandENS1_5FlagsE" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandENS1_5FlagsE" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandENS1_5FlagsE">getMachineMemOperand</a>(</td></tr>
<tr><th id="6171">6171</th><td>          <a class="local col4 ref" href="#784MMO" title='MMO' data-ref="784MMO" data-ref-filename="784MMO">MMO</a>, <a class="local col4 ref" href="#784MMO" title='MMO' data-ref="784MMO" data-ref-filename="784MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>() <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailcoET_" title='llvm::BitmaskEnumDetail::operator~' data-ref="_ZN4llvm17BitmaskEnumDetailcoET_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailcoET_">~</a><a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>));</td></tr>
<tr><th id="6172">6172</th><td>    }</td></tr>
<tr><th id="6173">6173</th><td>  }</td></tr>
<tr><th id="6174">6174</th><td></td></tr>
<tr><th id="6175">6175</th><td>  <b>return</b> <a class="local col3 ref" href="#783LoadMMOs" title='LoadMMOs' data-ref="783LoadMMOs" data-ref-filename="783LoadMMOs">LoadMMOs</a>;</td></tr>
<tr><th id="6176">6176</th><td>}</td></tr>
<tr><th id="6177">6177</th><td></td></tr>
<tr><th id="6178">6178</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *, <var>2</var>&gt;</td></tr>
<tr><th id="6179">6179</th><td><dfn class="tu decl def fn" id="_ZL16extractStoreMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" title='extractStoreMMOs' data-type='SmallVector&lt;llvm::MachineMemOperand *, 2&gt; extractStoreMMOs(ArrayRef&lt;llvm::MachineMemOperand *&gt; MMOs, llvm::MachineFunction &amp; MF)' data-ref="_ZL16extractStoreMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" data-ref-filename="_ZL16extractStoreMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE">extractStoreMMOs</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *&gt; <dfn class="local col5 decl" id="785MMOs" title='MMOs' data-type='ArrayRef&lt;llvm::MachineMemOperand *&gt;' data-ref="785MMOs" data-ref-filename="785MMOs">MMOs</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="786MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="786MF" data-ref-filename="786MF">MF</dfn>) {</td></tr>
<tr><th id="6180">6180</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *, <var>2</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="787StoreMMOs" title='StoreMMOs' data-type='SmallVector&lt;llvm::MachineMemOperand *, 2&gt;' data-ref="787StoreMMOs" data-ref-filename="787StoreMMOs">StoreMMOs</dfn>;</td></tr>
<tr><th id="6181">6181</th><td></td></tr>
<tr><th id="6182">6182</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="788MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="788MMO" data-ref-filename="788MMO">MMO</dfn> : <a class="local col5 ref" href="#785MMOs" title='MMOs' data-ref="785MMOs" data-ref-filename="785MMOs">MMOs</a>) {</td></tr>
<tr><th id="6183">6183</th><td>    <b>if</b> (!<a class="local col8 ref" href="#788MMO" title='MMO' data-ref="788MMO" data-ref-filename="788MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7isStoreEv" title='llvm::MachineMemOperand::isStore' data-ref="_ZNK4llvm17MachineMemOperand7isStoreEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7isStoreEv">isStore</a>())</td></tr>
<tr><th id="6184">6184</th><td>      <b>continue</b>;</td></tr>
<tr><th id="6185">6185</th><td></td></tr>
<tr><th id="6186">6186</th><td>    <b>if</b> (!<a class="local col8 ref" href="#788MMO" title='MMO' data-ref="788MMO" data-ref-filename="788MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand6isLoadEv" title='llvm::MachineMemOperand::isLoad' data-ref="_ZNK4llvm17MachineMemOperand6isLoadEv" data-ref-filename="_ZNK4llvm17MachineMemOperand6isLoadEv">isLoad</a>()) {</td></tr>
<tr><th id="6187">6187</th><td>      <i>// Reuse the MMO.</i></td></tr>
<tr><th id="6188">6188</th><td>      <a class="local col7 ref" href="#787StoreMMOs" title='StoreMMOs' data-ref="787StoreMMOs" data-ref-filename="787StoreMMOs">StoreMMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#788MMO" title='MMO' data-ref="788MMO" data-ref-filename="788MMO">MMO</a>);</td></tr>
<tr><th id="6189">6189</th><td>    } <b>else</b> {</td></tr>
<tr><th id="6190">6190</th><td>      <i>// Clone the MMO and unset the load flag.</i></td></tr>
<tr><th id="6191">6191</th><td>      <a class="local col7 ref" href="#787StoreMMOs" title='StoreMMOs' data-ref="787StoreMMOs" data-ref-filename="787StoreMMOs">StoreMMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#786MF" title='MF' data-ref="786MF" data-ref-filename="786MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandENS1_5FlagsE" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandENS1_5FlagsE" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandEPKNS_17MachineMemOperandENS1_5FlagsE">getMachineMemOperand</a>(</td></tr>
<tr><th id="6192">6192</th><td>          <a class="local col8 ref" href="#788MMO" title='MMO' data-ref="788MMO" data-ref-filename="788MMO">MMO</a>, <a class="local col8 ref" href="#788MMO" title='MMO' data-ref="788MMO" data-ref-filename="788MMO">MMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getFlagsEv" title='llvm::MachineMemOperand::getFlags' data-ref="_ZNK4llvm17MachineMemOperand8getFlagsEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getFlagsEv">getFlags</a>() <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailanET_S1_" title='llvm::BitmaskEnumDetail::operator&amp;' data-ref="_ZN4llvm17BitmaskEnumDetailanET_S1_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailanET_S1_">&amp;</a> <a class="ref fn" href="../../../include/llvm/ADT/BitmaskEnum.h.html#_ZN4llvm17BitmaskEnumDetailcoET_" title='llvm::BitmaskEnumDetail::operator~' data-ref="_ZN4llvm17BitmaskEnumDetailcoET_" data-ref-filename="_ZN4llvm17BitmaskEnumDetailcoET_">~</a><a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>));</td></tr>
<tr><th id="6193">6193</th><td>    }</td></tr>
<tr><th id="6194">6194</th><td>  }</td></tr>
<tr><th id="6195">6195</th><td></td></tr>
<tr><th id="6196">6196</th><td>  <b>return</b> <a class="local col7 ref" href="#787StoreMMOs" title='StoreMMOs' data-ref="787StoreMMOs" data-ref-filename="787StoreMMOs">StoreMMOs</a>;</td></tr>
<tr><th id="6197">6197</th><td>}</td></tr>
<tr><th id="6198">6198</th><td></td></tr>
<tr><th id="6199">6199</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL18getBroadcastOpcodePKN4llvm23X86MemoryFoldTableEntryEPKNS_19TargetRegisterClassERKNS_12X86SubtargetE" title='getBroadcastOpcode' data-type='unsigned int getBroadcastOpcode(const llvm::X86MemoryFoldTableEntry * I, const llvm::TargetRegisterClass * RC, const llvm::X86Subtarget &amp; STI)' data-ref="_ZL18getBroadcastOpcodePKN4llvm23X86MemoryFoldTableEntryEPKNS_19TargetRegisterClassERKNS_12X86SubtargetE" data-ref-filename="_ZL18getBroadcastOpcodePKN4llvm23X86MemoryFoldTableEntryEPKNS_19TargetRegisterClassERKNS_12X86SubtargetE">getBroadcastOpcode</dfn>(<em>const</em> <a class="type" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry" title='llvm::X86MemoryFoldTableEntry' data-ref="llvm::X86MemoryFoldTableEntry" data-ref-filename="llvm..X86MemoryFoldTableEntry">X86MemoryFoldTableEntry</a> *<dfn class="local col9 decl" id="789I" title='I' data-type='const llvm::X86MemoryFoldTableEntry *' data-ref="789I" data-ref-filename="789I">I</dfn>,</td></tr>
<tr><th id="6200">6200</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="790RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="790RC" data-ref-filename="790RC">RC</dfn>,</td></tr>
<tr><th id="6201">6201</th><td>                                   <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col1 decl" id="791STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="791STI" data-ref-filename="791STI">STI</dfn>) {</td></tr>
<tr><th id="6202">6202</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(STI.hasAVX512() &amp;&amp; <q>"Expected at least AVX512!"</q>);</td></tr>
<tr><th id="6203">6203</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="792SpillSize" title='SpillSize' data-type='unsigned int' data-ref="792SpillSize" data-ref-filename="792SpillSize">SpillSize</dfn> = <a class="local col1 ref" href="#791STI" title='STI' data-ref="791STI" data-ref-filename="791STI">STI</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col0 ref" href="#790RC" title='RC' data-ref="790RC" data-ref-filename="790RC">RC</a>);</td></tr>
<tr><th id="6204">6204</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((SpillSize == <var>64</var> || STI.hasVLX()) &amp;&amp;</td></tr>
<tr><th id="6205">6205</th><td>         <q>"Can't broadcast less than 64 bytes without AVX512VL!"</q>);</td></tr>
<tr><th id="6206">6206</th><td></td></tr>
<tr><th id="6207">6207</th><td>  <b>switch</b> (<a class="local col9 ref" href="#789I" title='I' data-ref="789I" data-ref-filename="789I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_BCAST_MASK" title='llvm::TB_BCAST_MASK' data-ref="llvm::TB_BCAST_MASK" data-ref-filename="llvm..TB_BCAST_MASK">TB_BCAST_MASK</a>) {</td></tr>
<tr><th id="6208">6208</th><td>  <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected broadcast type!"</q>);</td></tr>
<tr><th id="6209">6209</th><td>  <b>case</b> <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_BCAST_D" title='llvm::TB_BCAST_D' data-ref="llvm::TB_BCAST_D" data-ref-filename="llvm..TB_BCAST_D">TB_BCAST_D</a>:</td></tr>
<tr><th id="6210">6210</th><td>    <b>switch</b> (<a class="local col2 ref" href="#792SpillSize" title='SpillSize' data-ref="792SpillSize" data-ref-filename="792SpillSize">SpillSize</a>) {</td></tr>
<tr><th id="6211">6211</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown spill size"</q>);</td></tr>
<tr><th id="6212">6212</th><td>    <b>case</b> <var>16</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ128rm" title='llvm::X86::VPBROADCASTDZ128rm' data-ref="llvm::X86::VPBROADCASTDZ128rm" data-ref-filename="llvm..X86..VPBROADCASTDZ128rm">VPBROADCASTDZ128rm</a>;</td></tr>
<tr><th id="6213">6213</th><td>    <b>case</b> <var>32</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ256rm" title='llvm::X86::VPBROADCASTDZ256rm' data-ref="llvm::X86::VPBROADCASTDZ256rm" data-ref-filename="llvm..X86..VPBROADCASTDZ256rm">VPBROADCASTDZ256rm</a>;</td></tr>
<tr><th id="6214">6214</th><td>    <b>case</b> <var>64</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZrm" title='llvm::X86::VPBROADCASTDZrm' data-ref="llvm::X86::VPBROADCASTDZrm" data-ref-filename="llvm..X86..VPBROADCASTDZrm">VPBROADCASTDZrm</a>;</td></tr>
<tr><th id="6215">6215</th><td>    }</td></tr>
<tr><th id="6216">6216</th><td>    <b>break</b>;</td></tr>
<tr><th id="6217">6217</th><td>  <b>case</b> <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_BCAST_Q" title='llvm::TB_BCAST_Q' data-ref="llvm::TB_BCAST_Q" data-ref-filename="llvm..TB_BCAST_Q">TB_BCAST_Q</a>:</td></tr>
<tr><th id="6218">6218</th><td>    <b>switch</b> (<a class="local col2 ref" href="#792SpillSize" title='SpillSize' data-ref="792SpillSize" data-ref-filename="792SpillSize">SpillSize</a>) {</td></tr>
<tr><th id="6219">6219</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown spill size"</q>);</td></tr>
<tr><th id="6220">6220</th><td>    <b>case</b> <var>16</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ128rm" title='llvm::X86::VPBROADCASTQZ128rm' data-ref="llvm::X86::VPBROADCASTQZ128rm" data-ref-filename="llvm..X86..VPBROADCASTQZ128rm">VPBROADCASTQZ128rm</a>;</td></tr>
<tr><th id="6221">6221</th><td>    <b>case</b> <var>32</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ256rm" title='llvm::X86::VPBROADCASTQZ256rm' data-ref="llvm::X86::VPBROADCASTQZ256rm" data-ref-filename="llvm..X86..VPBROADCASTQZ256rm">VPBROADCASTQZ256rm</a>;</td></tr>
<tr><th id="6222">6222</th><td>    <b>case</b> <var>64</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZrm" title='llvm::X86::VPBROADCASTQZrm' data-ref="llvm::X86::VPBROADCASTQZrm" data-ref-filename="llvm..X86..VPBROADCASTQZrm">VPBROADCASTQZrm</a>;</td></tr>
<tr><th id="6223">6223</th><td>    }</td></tr>
<tr><th id="6224">6224</th><td>    <b>break</b>;</td></tr>
<tr><th id="6225">6225</th><td>  <b>case</b> <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_BCAST_SS" title='llvm::TB_BCAST_SS' data-ref="llvm::TB_BCAST_SS" data-ref-filename="llvm..TB_BCAST_SS">TB_BCAST_SS</a>:</td></tr>
<tr><th id="6226">6226</th><td>    <b>switch</b> (<a class="local col2 ref" href="#792SpillSize" title='SpillSize' data-ref="792SpillSize" data-ref-filename="792SpillSize">SpillSize</a>) {</td></tr>
<tr><th id="6227">6227</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown spill size"</q>);</td></tr>
<tr><th id="6228">6228</th><td>    <b>case</b> <var>16</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ128rm" title='llvm::X86::VBROADCASTSSZ128rm' data-ref="llvm::X86::VBROADCASTSSZ128rm" data-ref-filename="llvm..X86..VBROADCASTSSZ128rm">VBROADCASTSSZ128rm</a>;</td></tr>
<tr><th id="6229">6229</th><td>    <b>case</b> <var>32</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ256rm" title='llvm::X86::VBROADCASTSSZ256rm' data-ref="llvm::X86::VBROADCASTSSZ256rm" data-ref-filename="llvm..X86..VBROADCASTSSZ256rm">VBROADCASTSSZ256rm</a>;</td></tr>
<tr><th id="6230">6230</th><td>    <b>case</b> <var>64</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZrm" title='llvm::X86::VBROADCASTSSZrm' data-ref="llvm::X86::VBROADCASTSSZrm" data-ref-filename="llvm..X86..VBROADCASTSSZrm">VBROADCASTSSZrm</a>;</td></tr>
<tr><th id="6231">6231</th><td>    }</td></tr>
<tr><th id="6232">6232</th><td>    <b>break</b>;</td></tr>
<tr><th id="6233">6233</th><td>  <b>case</b> <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_BCAST_SD" title='llvm::TB_BCAST_SD' data-ref="llvm::TB_BCAST_SD" data-ref-filename="llvm..TB_BCAST_SD">TB_BCAST_SD</a>:</td></tr>
<tr><th id="6234">6234</th><td>    <b>switch</b> (<a class="local col2 ref" href="#792SpillSize" title='SpillSize' data-ref="792SpillSize" data-ref-filename="792SpillSize">SpillSize</a>) {</td></tr>
<tr><th id="6235">6235</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown spill size"</q>);</td></tr>
<tr><th id="6236">6236</th><td>    <b>case</b> <var>16</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPZ128rm" title='llvm::X86::VMOVDDUPZ128rm' data-ref="llvm::X86::VMOVDDUPZ128rm" data-ref-filename="llvm..X86..VMOVDDUPZ128rm">VMOVDDUPZ128rm</a>;</td></tr>
<tr><th id="6237">6237</th><td>    <b>case</b> <var>32</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZ256rm" title='llvm::X86::VBROADCASTSDZ256rm' data-ref="llvm::X86::VBROADCASTSDZ256rm" data-ref-filename="llvm..X86..VBROADCASTSDZ256rm">VBROADCASTSDZ256rm</a>;</td></tr>
<tr><th id="6238">6238</th><td>    <b>case</b> <var>64</var>: <b>return</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZrm" title='llvm::X86::VBROADCASTSDZrm' data-ref="llvm::X86::VBROADCASTSDZrm" data-ref-filename="llvm..X86..VBROADCASTSDZrm">VBROADCASTSDZrm</a>;</td></tr>
<tr><th id="6239">6239</th><td>    }</td></tr>
<tr><th id="6240">6240</th><td>    <b>break</b>;</td></tr>
<tr><th id="6241">6241</th><td>  }</td></tr>
<tr><th id="6242">6242</th><td>}</td></tr>
<tr><th id="6243">6243</th><td></td></tr>
<tr><th id="6244">6244</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE" title='llvm::X86InstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE" data-ref-filename="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE">unfoldMemoryOperand</dfn>(</td></tr>
<tr><th id="6245">6245</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="793MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="793MF" data-ref-filename="793MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="794MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="794MI" data-ref-filename="794MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="795Reg" title='Reg' data-type='unsigned int' data-ref="795Reg" data-ref-filename="795Reg">Reg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="796UnfoldLoad" title='UnfoldLoad' data-type='bool' data-ref="796UnfoldLoad" data-ref-filename="796UnfoldLoad">UnfoldLoad</dfn>,</td></tr>
<tr><th id="6246">6246</th><td>    <em>bool</em> <dfn class="local col7 decl" id="797UnfoldStore" title='UnfoldStore' data-type='bool' data-ref="797UnfoldStore" data-ref-filename="797UnfoldStore">UnfoldStore</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="798NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="798NewMIs" data-ref-filename="798NewMIs">NewMIs</dfn>) <em>const</em> {</td></tr>
<tr><th id="6247">6247</th><td>  <em>const</em> <a class="type" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry" title='llvm::X86MemoryFoldTableEntry' data-ref="llvm::X86MemoryFoldTableEntry" data-ref-filename="llvm..X86MemoryFoldTableEntry">X86MemoryFoldTableEntry</a> *<dfn class="local col9 decl" id="799I" title='I' data-type='const llvm::X86MemoryFoldTableEntry *' data-ref="799I" data-ref-filename="799I">I</dfn> = <a class="ref fn" href="X86InstrFoldTables.h.html#_ZN4llvm17lookupUnfoldTableEj" title='llvm::lookupUnfoldTable' data-ref="_ZN4llvm17lookupUnfoldTableEj" data-ref-filename="_ZN4llvm17lookupUnfoldTableEj">lookupUnfoldTable</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="6248">6248</th><td>  <b>if</b> (<a class="local col9 ref" href="#799I" title='I' data-ref="799I" data-ref-filename="799I">I</a> == <b>nullptr</b>)</td></tr>
<tr><th id="6249">6249</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6250">6250</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="800Opc" title='Opc' data-type='unsigned int' data-ref="800Opc" data-ref-filename="800Opc">Opc</dfn> = <a class="local col9 ref" href="#799I" title='I' data-ref="799I" data-ref-filename="799I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::DstOp" title='llvm::X86MemoryFoldTableEntry::DstOp' data-ref="llvm::X86MemoryFoldTableEntry::DstOp" data-ref-filename="llvm..X86MemoryFoldTableEntry..DstOp">DstOp</a>;</td></tr>
<tr><th id="6251">6251</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="801Index" title='Index' data-type='unsigned int' data-ref="801Index" data-ref-filename="801Index">Index</dfn> = <a class="local col9 ref" href="#799I" title='I' data-ref="799I" data-ref-filename="799I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_INDEX_MASK" title='llvm::TB_INDEX_MASK' data-ref="llvm::TB_INDEX_MASK" data-ref-filename="llvm..TB_INDEX_MASK">TB_INDEX_MASK</a>;</td></tr>
<tr><th id="6252">6252</th><td>  <em>bool</em> <dfn class="local col2 decl" id="802FoldedLoad" title='FoldedLoad' data-type='bool' data-ref="802FoldedLoad" data-ref-filename="802FoldedLoad">FoldedLoad</dfn> = <a class="local col9 ref" href="#799I" title='I' data-ref="799I" data-ref-filename="799I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_FOLDED_LOAD" title='llvm::TB_FOLDED_LOAD' data-ref="llvm::TB_FOLDED_LOAD" data-ref-filename="llvm..TB_FOLDED_LOAD">TB_FOLDED_LOAD</a>;</td></tr>
<tr><th id="6253">6253</th><td>  <em>bool</em> <dfn class="local col3 decl" id="803FoldedStore" title='FoldedStore' data-type='bool' data-ref="803FoldedStore" data-ref-filename="803FoldedStore">FoldedStore</dfn> = <a class="local col9 ref" href="#799I" title='I' data-ref="799I" data-ref-filename="799I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_FOLDED_STORE" title='llvm::TB_FOLDED_STORE' data-ref="llvm::TB_FOLDED_STORE" data-ref-filename="llvm..TB_FOLDED_STORE">TB_FOLDED_STORE</a>;</td></tr>
<tr><th id="6254">6254</th><td>  <em>bool</em> <dfn class="local col4 decl" id="804FoldedBCast" title='FoldedBCast' data-type='bool' data-ref="804FoldedBCast" data-ref-filename="804FoldedBCast">FoldedBCast</dfn> = <a class="local col9 ref" href="#799I" title='I' data-ref="799I" data-ref-filename="799I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_FOLDED_BCAST" title='llvm::TB_FOLDED_BCAST' data-ref="llvm::TB_FOLDED_BCAST" data-ref-filename="llvm..TB_FOLDED_BCAST">TB_FOLDED_BCAST</a>;</td></tr>
<tr><th id="6255">6255</th><td>  <b>if</b> (<a class="local col6 ref" href="#796UnfoldLoad" title='UnfoldLoad' data-ref="796UnfoldLoad" data-ref-filename="796UnfoldLoad">UnfoldLoad</a> &amp;&amp; !<a class="local col2 ref" href="#802FoldedLoad" title='FoldedLoad' data-ref="802FoldedLoad" data-ref-filename="802FoldedLoad">FoldedLoad</a>)</td></tr>
<tr><th id="6256">6256</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6257">6257</th><td>  <a class="local col6 ref" href="#796UnfoldLoad" title='UnfoldLoad' data-ref="796UnfoldLoad" data-ref-filename="796UnfoldLoad">UnfoldLoad</a> &amp;= <a class="local col2 ref" href="#802FoldedLoad" title='FoldedLoad' data-ref="802FoldedLoad" data-ref-filename="802FoldedLoad">FoldedLoad</a>;</td></tr>
<tr><th id="6258">6258</th><td>  <b>if</b> (<a class="local col7 ref" href="#797UnfoldStore" title='UnfoldStore' data-ref="797UnfoldStore" data-ref-filename="797UnfoldStore">UnfoldStore</a> &amp;&amp; !<a class="local col3 ref" href="#803FoldedStore" title='FoldedStore' data-ref="803FoldedStore" data-ref-filename="803FoldedStore">FoldedStore</a>)</td></tr>
<tr><th id="6259">6259</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6260">6260</th><td>  <a class="local col7 ref" href="#797UnfoldStore" title='UnfoldStore' data-ref="797UnfoldStore" data-ref-filename="797UnfoldStore">UnfoldStore</a> &amp;= <a class="local col3 ref" href="#803FoldedStore" title='FoldedStore' data-ref="803FoldedStore" data-ref-filename="803FoldedStore">FoldedStore</a>;</td></tr>
<tr><th id="6261">6261</th><td></td></tr>
<tr><th id="6262">6262</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col5 decl" id="805MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="805MCID" data-ref-filename="805MCID">MCID</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#800Opc" title='Opc' data-ref="800Opc" data-ref-filename="800Opc">Opc</a>);</td></tr>
<tr><th id="6263">6263</th><td></td></tr>
<tr><th id="6264">6264</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="806RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="806RC" data-ref-filename="806RC">RC</dfn> = <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col5 ref" href="#805MCID" title='MCID' data-ref="805MCID" data-ref-filename="805MCID">MCID</a>, <a class="local col1 ref" href="#801Index" title='Index' data-ref="801Index" data-ref-filename="801Index">Index</a>, &amp;<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>, <a class="local col3 ref" href="#793MF" title='MF' data-ref="793MF" data-ref-filename="793MF">MF</a>);</td></tr>
<tr><th id="6265">6265</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col7 decl" id="807TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="807TRI" data-ref-filename="807TRI">TRI</dfn> = *<a class="local col3 ref" href="#793MF" title='MF' data-ref="793MF" data-ref-filename="793MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="6266">6266</th><td>  <i>// TODO: Check if 32-byte or greater accesses are slow too?</i></td></tr>
<tr><th id="6267">6267</th><td>  <b>if</b> (!<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>() &amp;&amp; <a class="local col6 ref" href="#806RC" title='RC' data-ref="806RC" data-ref-filename="806RC">RC</a> == &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128RegClass" title='llvm::X86::VR128RegClass' data-ref="llvm::X86::VR128RegClass" data-ref-filename="llvm..X86..VR128RegClass">VR128RegClass</a> &amp;&amp;</td></tr>
<tr><th id="6268">6268</th><td>      <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget20isUnalignedMem16SlowEv" title='llvm::X86Subtarget::isUnalignedMem16Slow' data-ref="_ZNK4llvm12X86Subtarget20isUnalignedMem16SlowEv" data-ref-filename="_ZNK4llvm12X86Subtarget20isUnalignedMem16SlowEv">isUnalignedMem16Slow</a>())</td></tr>
<tr><th id="6269">6269</th><td>    <i>// Without memoperands, loadRegFromAddr and storeRegToStackSlot will</i></td></tr>
<tr><th id="6270">6270</th><td><i>    // conservatively assume the address is unaligned. That's bad for</i></td></tr>
<tr><th id="6271">6271</th><td><i>    // performance.</i></td></tr>
<tr><th id="6272">6272</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6273">6273</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>, <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="808AddrOps" title='AddrOps' data-type='SmallVector&lt;llvm::MachineOperand, X86::AddrNumOperands&gt;' data-ref="808AddrOps" data-ref-filename="808AddrOps">AddrOps</dfn>;</td></tr>
<tr><th id="6274">6274</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>,<var>2</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col9 decl" id="809BeforeOps" title='BeforeOps' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="809BeforeOps" data-ref-filename="809BeforeOps">BeforeOps</dfn>;</td></tr>
<tr><th id="6275">6275</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>,<var>2</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="810AfterOps" title='AfterOps' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="810AfterOps" data-ref-filename="810AfterOps">AfterOps</dfn>;</td></tr>
<tr><th id="6276">6276</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>,<var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="811ImpOps" title='ImpOps' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="811ImpOps" data-ref-filename="811ImpOps">ImpOps</dfn>;</td></tr>
<tr><th id="6277">6277</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="812i" title='i' data-type='unsigned int' data-ref="812i" data-ref-filename="812i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="813e" title='e' data-type='unsigned int' data-ref="813e" data-ref-filename="813e">e</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#812i" title='i' data-ref="812i" data-ref-filename="812i">i</a> != <a class="local col3 ref" href="#813e" title='e' data-ref="813e" data-ref-filename="813e">e</a>; ++<a class="local col2 ref" href="#812i" title='i' data-ref="812i" data-ref-filename="812i">i</a>) {</td></tr>
<tr><th id="6278">6278</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="814Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="814Op" data-ref-filename="814Op">Op</dfn> = <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#812i" title='i' data-ref="812i" data-ref-filename="812i">i</a>);</td></tr>
<tr><th id="6279">6279</th><td>    <b>if</b> (<a class="local col2 ref" href="#812i" title='i' data-ref="812i" data-ref-filename="812i">i</a> &gt;= <a class="local col1 ref" href="#801Index" title='Index' data-ref="801Index" data-ref-filename="801Index">Index</a> &amp;&amp; <a class="local col2 ref" href="#812i" title='i' data-ref="812i" data-ref-filename="812i">i</a> &lt; <a class="local col1 ref" href="#801Index" title='Index' data-ref="801Index" data-ref-filename="801Index">Index</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a>)</td></tr>
<tr><th id="6280">6280</th><td>      <a class="local col8 ref" href="#808AddrOps" title='AddrOps' data-ref="808AddrOps" data-ref-filename="808AddrOps">AddrOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#814Op" title='Op' data-ref="814Op" data-ref-filename="814Op">Op</a>);</td></tr>
<tr><th id="6281">6281</th><td>    <b>else</b> <b>if</b> (<a class="local col4 ref" href="#814Op" title='Op' data-ref="814Op" data-ref-filename="814Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#814Op" title='Op' data-ref="814Op" data-ref-filename="814Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="6282">6282</th><td>      <a class="local col1 ref" href="#811ImpOps" title='ImpOps' data-ref="811ImpOps" data-ref-filename="811ImpOps">ImpOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#814Op" title='Op' data-ref="814Op" data-ref-filename="814Op">Op</a>);</td></tr>
<tr><th id="6283">6283</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#812i" title='i' data-ref="812i" data-ref-filename="812i">i</a> &lt; <a class="local col1 ref" href="#801Index" title='Index' data-ref="801Index" data-ref-filename="801Index">Index</a>)</td></tr>
<tr><th id="6284">6284</th><td>      <a class="local col9 ref" href="#809BeforeOps" title='BeforeOps' data-ref="809BeforeOps" data-ref-filename="809BeforeOps">BeforeOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#814Op" title='Op' data-ref="814Op" data-ref-filename="814Op">Op</a>);</td></tr>
<tr><th id="6285">6285</th><td>    <b>else</b> <b>if</b> (<a class="local col2 ref" href="#812i" title='i' data-ref="812i" data-ref-filename="812i">i</a> &gt; <a class="local col1 ref" href="#801Index" title='Index' data-ref="801Index" data-ref-filename="801Index">Index</a>)</td></tr>
<tr><th id="6286">6286</th><td>      <a class="local col0 ref" href="#810AfterOps" title='AfterOps' data-ref="810AfterOps" data-ref-filename="810AfterOps">AfterOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#814Op" title='Op' data-ref="814Op" data-ref-filename="814Op">Op</a>);</td></tr>
<tr><th id="6287">6287</th><td>  }</td></tr>
<tr><th id="6288">6288</th><td></td></tr>
<tr><th id="6289">6289</th><td>  <i>// Emit the load or broadcast instruction.</i></td></tr>
<tr><th id="6290">6290</th><td>  <b>if</b> (<a class="local col6 ref" href="#796UnfoldLoad" title='UnfoldLoad' data-ref="796UnfoldLoad" data-ref-filename="796UnfoldLoad">UnfoldLoad</a>) {</td></tr>
<tr><th id="6291">6291</th><td>    <em>auto</em> <dfn class="local col5 decl" id="815MMOs" title='MMOs' data-type='llvm::SmallVector&lt;llvm::MachineMemOperand *, 2&gt;' data-ref="815MMOs" data-ref-filename="815MMOs">MMOs</dfn> = <a class="tu ref fn" href="#_ZL15extractLoadMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" title='extractLoadMMOs' data-use='c' data-ref="_ZL15extractLoadMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" data-ref-filename="_ZL15extractLoadMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE">extractLoadMMOs</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>(), <span class='refarg'><a class="local col3 ref" href="#793MF" title='MF' data-ref="793MF" data-ref-filename="793MF">MF</a></span>);</td></tr>
<tr><th id="6292">6292</th><td></td></tr>
<tr><th id="6293">6293</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="816Opc" title='Opc' data-type='unsigned int' data-ref="816Opc" data-ref-filename="816Opc">Opc</dfn>;</td></tr>
<tr><th id="6294">6294</th><td>    <b>if</b> (<a class="local col4 ref" href="#804FoldedBCast" title='FoldedBCast' data-ref="804FoldedBCast" data-ref-filename="804FoldedBCast">FoldedBCast</a>) {</td></tr>
<tr><th id="6295">6295</th><td>      <a class="local col6 ref" href="#816Opc" title='Opc' data-ref="816Opc" data-ref-filename="816Opc">Opc</a> = <a class="tu ref fn" href="#_ZL18getBroadcastOpcodePKN4llvm23X86MemoryFoldTableEntryEPKNS_19TargetRegisterClassERKNS_12X86SubtargetE" title='getBroadcastOpcode' data-use='c' data-ref="_ZL18getBroadcastOpcodePKN4llvm23X86MemoryFoldTableEntryEPKNS_19TargetRegisterClassERKNS_12X86SubtargetE" data-ref-filename="_ZL18getBroadcastOpcodePKN4llvm23X86MemoryFoldTableEntryEPKNS_19TargetRegisterClassERKNS_12X86SubtargetE">getBroadcastOpcode</a>(<a class="local col9 ref" href="#799I" title='I' data-ref="799I" data-ref-filename="799I">I</a>, <a class="local col6 ref" href="#806RC" title='RC' data-ref="806RC" data-ref-filename="806RC">RC</a>, <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="6296">6296</th><td>    } <b>else</b> {</td></tr>
<tr><th id="6297">6297</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="817Alignment" title='Alignment' data-type='unsigned int' data-ref="817Alignment" data-ref-filename="817Alignment">Alignment</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col7 ref" href="#807TRI" title='TRI' data-ref="807TRI" data-ref-filename="807TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col6 ref" href="#806RC" title='RC' data-ref="806RC" data-ref-filename="806RC">RC</a>), <var>16</var>);</td></tr>
<tr><th id="6298">6298</th><td>      <em>bool</em> <dfn class="local col8 decl" id="818isAligned" title='isAligned' data-type='bool' data-ref="818isAligned" data-ref-filename="818isAligned">isAligned</dfn> = !<a class="local col5 ref" href="#815MMOs" title='MMOs' data-ref="815MMOs" data-ref-filename="815MMOs">MMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <a class="local col5 ref" href="#815MMOs" title='MMOs' data-ref="815MMOs" data-ref-filename="815MMOs">MMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>() <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <a class="local col7 ref" href="#817Alignment" title='Alignment' data-ref="817Alignment" data-ref-filename="817Alignment">Alignment</a>;</td></tr>
<tr><th id="6299">6299</th><td>      <a class="local col6 ref" href="#816Opc" title='Opc' data-ref="816Opc" data-ref-filename="816Opc">Opc</a> = <a class="tu ref fn" href="#_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" title='getLoadRegOpcode' data-use='c' data-ref="_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" data-ref-filename="_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE">getLoadRegOpcode</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#795Reg" title='Reg' data-ref="795Reg" data-ref-filename="795Reg">Reg</a>, <a class="local col6 ref" href="#806RC" title='RC' data-ref="806RC" data-ref-filename="806RC">RC</a>, <a class="local col8 ref" href="#818isAligned" title='isAligned' data-ref="818isAligned" data-ref-filename="818isAligned">isAligned</a>, <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="6300">6300</th><td>    }</td></tr>
<tr><th id="6301">6301</th><td></td></tr>
<tr><th id="6302">6302</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col9 decl" id="819DL" title='DL' data-type='llvm::DebugLoc' data-ref="819DL" data-ref-filename="819DL">DL</dfn>;</td></tr>
<tr><th id="6303">6303</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="820MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="820MIB" data-ref-filename="820MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#793MF" title='MF' data-ref="793MF" data-ref-filename="793MF">MF</a></span>, <a class="local col9 ref" href="#819DL" title='DL' data-ref="819DL" data-ref-filename="819DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#816Opc" title='Opc' data-ref="816Opc" data-ref-filename="816Opc">Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#795Reg" title='Reg' data-ref="795Reg" data-ref-filename="795Reg">Reg</a>);</td></tr>
<tr><th id="6304">6304</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="821i" title='i' data-type='unsigned int' data-ref="821i" data-ref-filename="821i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="822e" title='e' data-type='unsigned int' data-ref="822e" data-ref-filename="822e">e</dfn> = <a class="local col8 ref" href="#808AddrOps" title='AddrOps' data-ref="808AddrOps" data-ref-filename="808AddrOps">AddrOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#821i" title='i' data-ref="821i" data-ref-filename="821i">i</a> != <a class="local col2 ref" href="#822e" title='e' data-ref="822e" data-ref-filename="822e">e</a>; ++<a class="local col1 ref" href="#821i" title='i' data-ref="821i" data-ref-filename="821i">i</a>)</td></tr>
<tr><th id="6305">6305</th><td>      <a class="local col0 ref" href="#820MIB" title='MIB' data-ref="820MIB" data-ref-filename="820MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#808AddrOps" title='AddrOps' data-ref="808AddrOps" data-ref-filename="808AddrOps">AddrOps</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#821i" title='i' data-ref="821i" data-ref-filename="821i">i</a>]</a>);</td></tr>
<tr><th id="6306">6306</th><td>    <a class="local col0 ref" href="#820MIB" title='MIB' data-ref="820MIB" data-ref-filename="820MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstrBuilder::setMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col5 ref" href="#815MMOs" title='MMOs' data-ref="815MMOs" data-ref-filename="815MMOs">MMOs</a>);</td></tr>
<tr><th id="6307">6307</th><td>    <a class="local col8 ref" href="#798NewMIs" title='NewMIs' data-ref="798NewMIs" data-ref-filename="798NewMIs">NewMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#820MIB" title='MIB' data-ref="820MIB" data-ref-filename="820MIB">MIB</a>);</td></tr>
<tr><th id="6308">6308</th><td></td></tr>
<tr><th id="6309">6309</th><td>    <b>if</b> (<a class="local col7 ref" href="#797UnfoldStore" title='UnfoldStore' data-ref="797UnfoldStore" data-ref-filename="797UnfoldStore">UnfoldStore</a>) {</td></tr>
<tr><th id="6310">6310</th><td>      <i>// Address operands cannot be marked isKill.</i></td></tr>
<tr><th id="6311">6311</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="823i" title='i' data-type='unsigned int' data-ref="823i" data-ref-filename="823i">i</dfn> = <var>1</var>; <a class="local col3 ref" href="#823i" title='i' data-ref="823i" data-ref-filename="823i">i</a> != <var>1</var> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a>; ++<a class="local col3 ref" href="#823i" title='i' data-ref="823i" data-ref-filename="823i">i</a>) {</td></tr>
<tr><th id="6312">6312</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="824MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="824MO" data-ref-filename="824MO">MO</dfn> = <a class="local col8 ref" href="#798NewMIs" title='NewMIs' data-ref="798NewMIs" data-ref-filename="798NewMIs">NewMIs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#823i" title='i' data-ref="823i" data-ref-filename="823i">i</a>);</td></tr>
<tr><th id="6313">6313</th><td>        <b>if</b> (<a class="local col4 ref" href="#824MO" title='MO' data-ref="824MO" data-ref-filename="824MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="6314">6314</th><td>          <a class="local col4 ref" href="#824MO" title='MO' data-ref="824MO" data-ref-filename="824MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="6315">6315</th><td>      }</td></tr>
<tr><th id="6316">6316</th><td>    }</td></tr>
<tr><th id="6317">6317</th><td>  }</td></tr>
<tr><th id="6318">6318</th><td></td></tr>
<tr><th id="6319">6319</th><td>  <i>// Emit the data processing instruction.</i></td></tr>
<tr><th id="6320">6320</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="825DataMI" title='DataMI' data-type='llvm::MachineInstr *' data-ref="825DataMI" data-ref-filename="825DataMI">DataMI</dfn> = <a class="local col3 ref" href="#793MF" title='MF' data-ref="793MF" data-ref-filename="793MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb" title='llvm::MachineFunction::CreateMachineInstr' data-ref="_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb" data-ref-filename="_ZN4llvm15MachineFunction18CreateMachineInstrERKNS_11MCInstrDescERKNS_8DebugLocEb">CreateMachineInstr</a>(<a class="local col5 ref" href="#805MCID" title='MCID' data-ref="805MCID" data-ref-filename="805MCID">MCID</a>, <a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <b>true</b>);</td></tr>
<tr><th id="6321">6321</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="826MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="826MIB" data-ref-filename="826MIB">MIB</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionEPNS_12MachineInstrE">(</a><a class="local col3 ref" href="#793MF" title='MF' data-ref="793MF" data-ref-filename="793MF">MF</a>, <a class="local col5 ref" href="#825DataMI" title='DataMI' data-ref="825DataMI" data-ref-filename="825DataMI">DataMI</a>);</td></tr>
<tr><th id="6322">6322</th><td></td></tr>
<tr><th id="6323">6323</th><td>  <b>if</b> (<a class="local col3 ref" href="#803FoldedStore" title='FoldedStore' data-ref="803FoldedStore" data-ref-filename="803FoldedStore">FoldedStore</a>)</td></tr>
<tr><th id="6324">6324</th><td>    <a class="local col6 ref" href="#826MIB" title='MIB' data-ref="826MIB" data-ref-filename="826MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#795Reg" title='Reg' data-ref="795Reg" data-ref-filename="795Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="6325">6325</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="827BeforeOp" title='BeforeOp' data-type='llvm::MachineOperand &amp;' data-ref="827BeforeOp" data-ref-filename="827BeforeOp">BeforeOp</dfn> : <a class="local col9 ref" href="#809BeforeOps" title='BeforeOps' data-ref="809BeforeOps" data-ref-filename="809BeforeOps">BeforeOps</a>)</td></tr>
<tr><th id="6326">6326</th><td>    <a class="local col6 ref" href="#826MIB" title='MIB' data-ref="826MIB" data-ref-filename="826MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#827BeforeOp" title='BeforeOp' data-ref="827BeforeOp" data-ref-filename="827BeforeOp">BeforeOp</a>);</td></tr>
<tr><th id="6327">6327</th><td>  <b>if</b> (<a class="local col2 ref" href="#802FoldedLoad" title='FoldedLoad' data-ref="802FoldedLoad" data-ref-filename="802FoldedLoad">FoldedLoad</a>)</td></tr>
<tr><th id="6328">6328</th><td>    <a class="local col6 ref" href="#826MIB" title='MIB' data-ref="826MIB" data-ref-filename="826MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#795Reg" title='Reg' data-ref="795Reg" data-ref-filename="795Reg">Reg</a>);</td></tr>
<tr><th id="6329">6329</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="828AfterOp" title='AfterOp' data-type='llvm::MachineOperand &amp;' data-ref="828AfterOp" data-ref-filename="828AfterOp">AfterOp</dfn> : <a class="local col0 ref" href="#810AfterOps" title='AfterOps' data-ref="810AfterOps" data-ref-filename="810AfterOps">AfterOps</a>)</td></tr>
<tr><th id="6330">6330</th><td>    <a class="local col6 ref" href="#826MIB" title='MIB' data-ref="826MIB" data-ref-filename="826MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#828AfterOp" title='AfterOp' data-ref="828AfterOp" data-ref-filename="828AfterOp">AfterOp</a>);</td></tr>
<tr><th id="6331">6331</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="829ImpOp" title='ImpOp' data-type='llvm::MachineOperand &amp;' data-ref="829ImpOp" data-ref-filename="829ImpOp">ImpOp</dfn> : <a class="local col1 ref" href="#811ImpOps" title='ImpOps' data-ref="811ImpOps" data-ref-filename="811ImpOps">ImpOps</a>) {</td></tr>
<tr><th id="6332">6332</th><td>    <a class="local col6 ref" href="#826MIB" title='MIB' data-ref="826MIB" data-ref-filename="826MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col9 ref" href="#829ImpOp" title='ImpOp' data-ref="829ImpOp" data-ref-filename="829ImpOp">ImpOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="6333">6333</th><td>               <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm14getDefRegStateEb" title='llvm::getDefRegState' data-ref="_ZN4llvm14getDefRegStateEb" data-ref-filename="_ZN4llvm14getDefRegStateEb">getDefRegState</a>(<a class="local col9 ref" href="#829ImpOp" title='ImpOp' data-ref="829ImpOp" data-ref-filename="829ImpOp">ImpOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) |</td></tr>
<tr><th id="6334">6334</th><td>               <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> |</td></tr>
<tr><th id="6335">6335</th><td>               <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#829ImpOp" title='ImpOp' data-ref="829ImpOp" data-ref-filename="829ImpOp">ImpOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) |</td></tr>
<tr><th id="6336">6336</th><td>               <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col9 ref" href="#829ImpOp" title='ImpOp' data-ref="829ImpOp" data-ref-filename="829ImpOp">ImpOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) |</td></tr>
<tr><th id="6337">6337</th><td>               <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col9 ref" href="#829ImpOp" title='ImpOp' data-ref="829ImpOp" data-ref-filename="829ImpOp">ImpOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()));</td></tr>
<tr><th id="6338">6338</th><td>  }</td></tr>
<tr><th id="6339">6339</th><td>  <i>// Change CMP32ri r, 0 back to TEST32rr r, r, etc.</i></td></tr>
<tr><th id="6340">6340</th><td>  <b>switch</b> (<a class="local col5 ref" href="#825DataMI" title='DataMI' data-ref="825DataMI" data-ref-filename="825DataMI">DataMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="6341">6341</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6342">6342</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri32" title='llvm::X86::CMP64ri32' data-ref="llvm::X86::CMP64ri32" data-ref-filename="llvm..X86..CMP64ri32">CMP64ri32</a>:</td></tr>
<tr><th id="6343">6343</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri8" title='llvm::X86::CMP64ri8' data-ref="llvm::X86::CMP64ri8" data-ref-filename="llvm..X86..CMP64ri8">CMP64ri8</a>:</td></tr>
<tr><th id="6344">6344</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri" title='llvm::X86::CMP32ri' data-ref="llvm::X86::CMP32ri" data-ref-filename="llvm..X86..CMP32ri">CMP32ri</a>:</td></tr>
<tr><th id="6345">6345</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri8" title='llvm::X86::CMP32ri8' data-ref="llvm::X86::CMP32ri8" data-ref-filename="llvm..X86..CMP32ri8">CMP32ri8</a>:</td></tr>
<tr><th id="6346">6346</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri" title='llvm::X86::CMP16ri' data-ref="llvm::X86::CMP16ri" data-ref-filename="llvm..X86..CMP16ri">CMP16ri</a>:</td></tr>
<tr><th id="6347">6347</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri8" title='llvm::X86::CMP16ri8' data-ref="llvm::X86::CMP16ri8" data-ref-filename="llvm..X86..CMP16ri8">CMP16ri8</a>:</td></tr>
<tr><th id="6348">6348</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a>: {</td></tr>
<tr><th id="6349">6349</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="830MO0" title='MO0' data-type='llvm::MachineOperand &amp;' data-ref="830MO0" data-ref-filename="830MO0">MO0</dfn> = <a class="local col5 ref" href="#825DataMI" title='DataMI' data-ref="825DataMI" data-ref-filename="825DataMI">DataMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="6350">6350</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="831MO1" title='MO1' data-type='llvm::MachineOperand &amp;' data-ref="831MO1" data-ref-filename="831MO1">MO1</dfn> = <a class="local col5 ref" href="#825DataMI" title='DataMI' data-ref="825DataMI" data-ref-filename="825DataMI">DataMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="6351">6351</th><td>    <b>if</b> (<a class="local col1 ref" href="#831MO1" title='MO1' data-ref="831MO1" data-ref-filename="831MO1">MO1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="6352">6352</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="832NewOpc" title='NewOpc' data-type='unsigned int' data-ref="832NewOpc" data-ref-filename="832NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="6353">6353</th><td>      <b>switch</b> (<a class="local col5 ref" href="#825DataMI" title='DataMI' data-ref="825DataMI" data-ref-filename="825DataMI">DataMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="6354">6354</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="6355">6355</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri8" title='llvm::X86::CMP64ri8' data-ref="llvm::X86::CMP64ri8" data-ref-filename="llvm..X86..CMP64ri8">CMP64ri8</a>:</td></tr>
<tr><th id="6356">6356</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri32" title='llvm::X86::CMP64ri32' data-ref="llvm::X86::CMP64ri32" data-ref-filename="llvm..X86..CMP64ri32">CMP64ri32</a>: <a class="local col2 ref" href="#832NewOpc" title='NewOpc' data-ref="832NewOpc" data-ref-filename="832NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64rr" title='llvm::X86::TEST64rr' data-ref="llvm::X86::TEST64rr" data-ref-filename="llvm..X86..TEST64rr">TEST64rr</a>; <b>break</b>;</td></tr>
<tr><th id="6357">6357</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri8" title='llvm::X86::CMP32ri8' data-ref="llvm::X86::CMP32ri8" data-ref-filename="llvm..X86..CMP32ri8">CMP32ri8</a>:</td></tr>
<tr><th id="6358">6358</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri" title='llvm::X86::CMP32ri' data-ref="llvm::X86::CMP32ri" data-ref-filename="llvm..X86..CMP32ri">CMP32ri</a>:   <a class="local col2 ref" href="#832NewOpc" title='NewOpc' data-ref="832NewOpc" data-ref-filename="832NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32rr" title='llvm::X86::TEST32rr' data-ref="llvm::X86::TEST32rr" data-ref-filename="llvm..X86..TEST32rr">TEST32rr</a>; <b>break</b>;</td></tr>
<tr><th id="6359">6359</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri8" title='llvm::X86::CMP16ri8' data-ref="llvm::X86::CMP16ri8" data-ref-filename="llvm..X86..CMP16ri8">CMP16ri8</a>:</td></tr>
<tr><th id="6360">6360</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri" title='llvm::X86::CMP16ri' data-ref="llvm::X86::CMP16ri" data-ref-filename="llvm..X86..CMP16ri">CMP16ri</a>:   <a class="local col2 ref" href="#832NewOpc" title='NewOpc' data-ref="832NewOpc" data-ref-filename="832NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16rr" title='llvm::X86::TEST16rr' data-ref="llvm::X86::TEST16rr" data-ref-filename="llvm..X86..TEST16rr">TEST16rr</a>; <b>break</b>;</td></tr>
<tr><th id="6361">6361</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a>:    <a class="local col2 ref" href="#832NewOpc" title='NewOpc' data-ref="832NewOpc" data-ref-filename="832NewOpc">NewOpc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8rr" title='llvm::X86::TEST8rr' data-ref="llvm::X86::TEST8rr" data-ref-filename="llvm..X86..TEST8rr">TEST8rr</a>; <b>break</b>;</td></tr>
<tr><th id="6362">6362</th><td>      }</td></tr>
<tr><th id="6363">6363</th><td>      <a class="local col5 ref" href="#825DataMI" title='DataMI' data-ref="825DataMI" data-ref-filename="825DataMI">DataMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#832NewOpc" title='NewOpc' data-ref="832NewOpc" data-ref-filename="832NewOpc">NewOpc</a>));</td></tr>
<tr><th id="6364">6364</th><td>      <a class="local col1 ref" href="#831MO1" title='MO1' data-ref="831MO1" data-ref-filename="831MO1">MO1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="local col0 ref" href="#830MO0" title='MO0' data-ref="830MO0" data-ref-filename="830MO0">MO0</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <b>false</b>);</td></tr>
<tr><th id="6365">6365</th><td>    }</td></tr>
<tr><th id="6366">6366</th><td>  }</td></tr>
<tr><th id="6367">6367</th><td>  }</td></tr>
<tr><th id="6368">6368</th><td>  <a class="local col8 ref" href="#798NewMIs" title='NewMIs' data-ref="798NewMIs" data-ref-filename="798NewMIs">NewMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#825DataMI" title='DataMI' data-ref="825DataMI" data-ref-filename="825DataMI">DataMI</a>);</td></tr>
<tr><th id="6369">6369</th><td></td></tr>
<tr><th id="6370">6370</th><td>  <i>// Emit the store instruction.</i></td></tr>
<tr><th id="6371">6371</th><td>  <b>if</b> (<a class="local col7 ref" href="#797UnfoldStore" title='UnfoldStore' data-ref="797UnfoldStore" data-ref-filename="797UnfoldStore">UnfoldStore</a>) {</td></tr>
<tr><th id="6372">6372</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="833DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="833DstRC" data-ref-filename="833DstRC">DstRC</dfn> = <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col5 ref" href="#805MCID" title='MCID' data-ref="805MCID" data-ref-filename="805MCID">MCID</a>, <var>0</var>, &amp;<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>, <a class="local col3 ref" href="#793MF" title='MF' data-ref="793MF" data-ref-filename="793MF">MF</a>);</td></tr>
<tr><th id="6373">6373</th><td>    <em>auto</em> <dfn class="local col4 decl" id="834MMOs" title='MMOs' data-type='llvm::SmallVector&lt;llvm::MachineMemOperand *, 2&gt;' data-ref="834MMOs" data-ref-filename="834MMOs">MMOs</dfn> = <a class="tu ref fn" href="#_ZL16extractStoreMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" title='extractStoreMMOs' data-use='c' data-ref="_ZL16extractStoreMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" data-ref-filename="_ZL16extractStoreMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE">extractStoreMMOs</a>(<a class="local col4 ref" href="#794MI" title='MI' data-ref="794MI" data-ref-filename="794MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>(), <span class='refarg'><a class="local col3 ref" href="#793MF" title='MF' data-ref="793MF" data-ref-filename="793MF">MF</a></span>);</td></tr>
<tr><th id="6374">6374</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="835Alignment" title='Alignment' data-type='unsigned int' data-ref="835Alignment" data-ref-filename="835Alignment">Alignment</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col7 ref" href="#807TRI" title='TRI' data-ref="807TRI" data-ref-filename="807TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col3 ref" href="#833DstRC" title='DstRC' data-ref="833DstRC" data-ref-filename="833DstRC">DstRC</a>), <var>16</var>);</td></tr>
<tr><th id="6375">6375</th><td>    <em>bool</em> <dfn class="local col6 decl" id="836isAligned" title='isAligned' data-type='bool' data-ref="836isAligned" data-ref-filename="836isAligned">isAligned</dfn> = !<a class="local col4 ref" href="#834MMOs" title='MMOs' data-ref="834MMOs" data-ref-filename="834MMOs">MMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <a class="local col4 ref" href="#834MMOs" title='MMOs' data-ref="834MMOs" data-ref-filename="834MMOs">MMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>() <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <a class="local col5 ref" href="#835Alignment" title='Alignment' data-ref="835Alignment" data-ref-filename="835Alignment">Alignment</a>;</td></tr>
<tr><th id="6376">6376</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="837Opc" title='Opc' data-type='unsigned int' data-ref="837Opc" data-ref-filename="837Opc">Opc</dfn> = <a class="tu ref fn" href="#_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" title='getStoreRegOpcode' data-use='c' data-ref="_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" data-ref-filename="_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE">getStoreRegOpcode</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#795Reg" title='Reg' data-ref="795Reg" data-ref-filename="795Reg">Reg</a>, <a class="local col3 ref" href="#833DstRC" title='DstRC' data-ref="833DstRC" data-ref-filename="833DstRC">DstRC</a>, <a class="local col6 ref" href="#836isAligned" title='isAligned' data-ref="836isAligned" data-ref-filename="836isAligned">isAligned</a>, <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="6377">6377</th><td>    <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col8 decl" id="838DL" title='DL' data-type='llvm::DebugLoc' data-ref="838DL" data-ref-filename="838DL">DL</dfn>;</td></tr>
<tr><th id="6378">6378</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="839MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="839MIB" data-ref-filename="839MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#793MF" title='MF' data-ref="793MF" data-ref-filename="793MF">MF</a></span>, <a class="local col8 ref" href="#838DL" title='DL' data-ref="838DL" data-ref-filename="838DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#837Opc" title='Opc' data-ref="837Opc" data-ref-filename="837Opc">Opc</a>));</td></tr>
<tr><th id="6379">6379</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="840i" title='i' data-type='unsigned int' data-ref="840i" data-ref-filename="840i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="841e" title='e' data-type='unsigned int' data-ref="841e" data-ref-filename="841e">e</dfn> = <a class="local col8 ref" href="#808AddrOps" title='AddrOps' data-ref="808AddrOps" data-ref-filename="808AddrOps">AddrOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col0 ref" href="#840i" title='i' data-ref="840i" data-ref-filename="840i">i</a> != <a class="local col1 ref" href="#841e" title='e' data-ref="841e" data-ref-filename="841e">e</a>; ++<a class="local col0 ref" href="#840i" title='i' data-ref="840i" data-ref-filename="840i">i</a>)</td></tr>
<tr><th id="6380">6380</th><td>      <a class="local col9 ref" href="#839MIB" title='MIB' data-ref="839MIB" data-ref-filename="839MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#808AddrOps" title='AddrOps' data-ref="808AddrOps" data-ref-filename="808AddrOps">AddrOps</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col0 ref" href="#840i" title='i' data-ref="840i" data-ref-filename="840i">i</a>]</a>);</td></tr>
<tr><th id="6381">6381</th><td>    <a class="local col9 ref" href="#839MIB" title='MIB' data-ref="839MIB" data-ref-filename="839MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#795Reg" title='Reg' data-ref="795Reg" data-ref-filename="795Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="6382">6382</th><td>    <a class="local col9 ref" href="#839MIB" title='MIB' data-ref="839MIB" data-ref-filename="839MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstrBuilder::setMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col4 ref" href="#834MMOs" title='MMOs' data-ref="834MMOs" data-ref-filename="834MMOs">MMOs</a>);</td></tr>
<tr><th id="6383">6383</th><td>    <a class="local col8 ref" href="#798NewMIs" title='NewMIs' data-ref="798NewMIs" data-ref-filename="798NewMIs">NewMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#839MIB" title='MIB' data-ref="839MIB" data-ref-filename="839MIB">MIB</a>);</td></tr>
<tr><th id="6384">6384</th><td>  }</td></tr>
<tr><th id="6385">6385</th><td></td></tr>
<tr><th id="6386">6386</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6387">6387</th><td>}</td></tr>
<tr><th id="6388">6388</th><td></td></tr>
<tr><th id="6389">6389</th><td><em>bool</em></td></tr>
<tr><th id="6390">6390</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE" title='llvm::X86InstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE" data-ref-filename="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE">unfoldMemoryOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="842DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="842DAG" data-ref-filename="842DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="843N" title='N' data-type='llvm::SDNode *' data-ref="843N" data-ref-filename="843N">N</dfn>,</td></tr>
<tr><th id="6391">6391</th><td>                                  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a>*&gt; &amp;<dfn class="local col4 decl" id="844NewNodes" title='NewNodes' data-type='SmallVectorImpl&lt;llvm::SDNode *&gt; &amp;' data-ref="844NewNodes" data-ref-filename="844NewNodes">NewNodes</dfn>) <em>const</em> {</td></tr>
<tr><th id="6392">6392</th><td>  <b>if</b> (!<a class="local col3 ref" href="#843N" title='N' data-ref="843N" data-ref-filename="843N">N</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="6393">6393</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6394">6394</th><td></td></tr>
<tr><th id="6395">6395</th><td>  <em>const</em> <a class="type" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry" title='llvm::X86MemoryFoldTableEntry' data-ref="llvm::X86MemoryFoldTableEntry" data-ref-filename="llvm..X86MemoryFoldTableEntry">X86MemoryFoldTableEntry</a> *<dfn class="local col5 decl" id="845I" title='I' data-type='const llvm::X86MemoryFoldTableEntry *' data-ref="845I" data-ref-filename="845I">I</dfn> = <a class="ref fn" href="X86InstrFoldTables.h.html#_ZN4llvm17lookupUnfoldTableEj" title='llvm::lookupUnfoldTable' data-ref="_ZN4llvm17lookupUnfoldTableEj" data-ref-filename="_ZN4llvm17lookupUnfoldTableEj">lookupUnfoldTable</a>(<a class="local col3 ref" href="#843N" title='N' data-ref="843N" data-ref-filename="843N">N</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>());</td></tr>
<tr><th id="6396">6396</th><td>  <b>if</b> (<a class="local col5 ref" href="#845I" title='I' data-ref="845I" data-ref-filename="845I">I</a> == <b>nullptr</b>)</td></tr>
<tr><th id="6397">6397</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6398">6398</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="846Opc" title='Opc' data-type='unsigned int' data-ref="846Opc" data-ref-filename="846Opc">Opc</dfn> = <a class="local col5 ref" href="#845I" title='I' data-ref="845I" data-ref-filename="845I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::DstOp" title='llvm::X86MemoryFoldTableEntry::DstOp' data-ref="llvm::X86MemoryFoldTableEntry::DstOp" data-ref-filename="llvm..X86MemoryFoldTableEntry..DstOp">DstOp</a>;</td></tr>
<tr><th id="6399">6399</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="847Index" title='Index' data-type='unsigned int' data-ref="847Index" data-ref-filename="847Index">Index</dfn> = <a class="local col5 ref" href="#845I" title='I' data-ref="845I" data-ref-filename="845I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_INDEX_MASK" title='llvm::TB_INDEX_MASK' data-ref="llvm::TB_INDEX_MASK" data-ref-filename="llvm..TB_INDEX_MASK">TB_INDEX_MASK</a>;</td></tr>
<tr><th id="6400">6400</th><td>  <em>bool</em> <dfn class="local col8 decl" id="848FoldedLoad" title='FoldedLoad' data-type='bool' data-ref="848FoldedLoad" data-ref-filename="848FoldedLoad">FoldedLoad</dfn> = <a class="local col5 ref" href="#845I" title='I' data-ref="845I" data-ref-filename="845I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_FOLDED_LOAD" title='llvm::TB_FOLDED_LOAD' data-ref="llvm::TB_FOLDED_LOAD" data-ref-filename="llvm..TB_FOLDED_LOAD">TB_FOLDED_LOAD</a>;</td></tr>
<tr><th id="6401">6401</th><td>  <em>bool</em> <dfn class="local col9 decl" id="849FoldedStore" title='FoldedStore' data-type='bool' data-ref="849FoldedStore" data-ref-filename="849FoldedStore">FoldedStore</dfn> = <a class="local col5 ref" href="#845I" title='I' data-ref="845I" data-ref-filename="845I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_FOLDED_STORE" title='llvm::TB_FOLDED_STORE' data-ref="llvm::TB_FOLDED_STORE" data-ref-filename="llvm..TB_FOLDED_STORE">TB_FOLDED_STORE</a>;</td></tr>
<tr><th id="6402">6402</th><td>  <em>bool</em> <dfn class="local col0 decl" id="850FoldedBCast" title='FoldedBCast' data-type='bool' data-ref="850FoldedBCast" data-ref-filename="850FoldedBCast">FoldedBCast</dfn> = <a class="local col5 ref" href="#845I" title='I' data-ref="845I" data-ref-filename="845I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_FOLDED_BCAST" title='llvm::TB_FOLDED_BCAST' data-ref="llvm::TB_FOLDED_BCAST" data-ref-filename="llvm..TB_FOLDED_BCAST">TB_FOLDED_BCAST</a>;</td></tr>
<tr><th id="6403">6403</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="851MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="851MCID" data-ref-filename="851MCID">MCID</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#846Opc" title='Opc' data-ref="846Opc" data-ref-filename="846Opc">Opc</a>);</td></tr>
<tr><th id="6404">6404</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="852MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="852MF" data-ref-filename="852MF">MF</dfn> = <a class="local col2 ref" href="#842DAG" title='DAG' data-ref="842DAG" data-ref-filename="842DAG">DAG</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG18getMachineFunctionEv" title='llvm::SelectionDAG::getMachineFunction' data-ref="_ZNK4llvm12SelectionDAG18getMachineFunctionEv" data-ref-filename="_ZNK4llvm12SelectionDAG18getMachineFunctionEv">getMachineFunction</a>();</td></tr>
<tr><th id="6405">6405</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col3 decl" id="853TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="853TRI" data-ref-filename="853TRI">TRI</dfn> = *<a class="local col2 ref" href="#852MF" title='MF' data-ref="852MF" data-ref-filename="852MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="6406">6406</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="854RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="854RC" data-ref-filename="854RC">RC</dfn> = <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col1 ref" href="#851MCID" title='MCID' data-ref="851MCID" data-ref-filename="851MCID">MCID</a>, <a class="local col7 ref" href="#847Index" title='Index' data-ref="847Index" data-ref-filename="847Index">Index</a>, &amp;<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>, <a class="local col2 ref" href="#852MF" title='MF' data-ref="852MF" data-ref-filename="852MF">MF</a>);</td></tr>
<tr><th id="6407">6407</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="855NumDefs" title='NumDefs' data-type='unsigned int' data-ref="855NumDefs" data-ref-filename="855NumDefs">NumDefs</dfn> = <a class="local col1 ref" href="#851MCID" title='MCID' data-ref="851MCID" data-ref-filename="851MCID">MCID</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::NumDefs" title='llvm::MCInstrDesc::NumDefs' data-ref="llvm::MCInstrDesc::NumDefs" data-ref-filename="llvm..MCInstrDesc..NumDefs">NumDefs</a>;</td></tr>
<tr><th id="6408">6408</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col6 decl" id="856AddrOps" title='AddrOps' data-type='std::vector&lt;SDValue&gt;' data-ref="856AddrOps" data-ref-filename="856AddrOps">AddrOps</dfn>;</td></tr>
<tr><th id="6409">6409</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col7 decl" id="857BeforeOps" title='BeforeOps' data-type='std::vector&lt;SDValue&gt;' data-ref="857BeforeOps" data-ref-filename="857BeforeOps">BeforeOps</dfn>;</td></tr>
<tr><th id="6410">6410</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col8 decl" id="858AfterOps" title='AfterOps' data-type='std::vector&lt;SDValue&gt;' data-ref="858AfterOps" data-ref-filename="858AfterOps">AfterOps</dfn>;</td></tr>
<tr><th id="6411">6411</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> <dfn class="local col9 decl" id="859dl" title='dl' data-type='llvm::SDLoc' data-ref="859dl" data-ref-filename="859dl">dl</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1EPKNS_6SDNodeE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1EPKNS_6SDNodeE" data-ref-filename="_ZN4llvm5SDLocC1EPKNS_6SDNodeE">(</a><a class="local col3 ref" href="#843N" title='N' data-ref="843N" data-ref-filename="843N">N</a>);</td></tr>
<tr><th id="6412">6412</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="860NumOps" title='NumOps' data-type='unsigned int' data-ref="860NumOps" data-ref-filename="860NumOps">NumOps</dfn> = <a class="local col3 ref" href="#843N" title='N' data-ref="843N" data-ref-filename="843N">N</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode14getNumOperandsEv" title='llvm::SDNode::getNumOperands' data-ref="_ZNK4llvm6SDNode14getNumOperandsEv" data-ref-filename="_ZNK4llvm6SDNode14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="6413">6413</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="861i" title='i' data-type='unsigned int' data-ref="861i" data-ref-filename="861i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#861i" title='i' data-ref="861i" data-ref-filename="861i">i</a> != <a class="local col0 ref" href="#860NumOps" title='NumOps' data-ref="860NumOps" data-ref-filename="860NumOps">NumOps</a>-<var>1</var>; ++<a class="local col1 ref" href="#861i" title='i' data-ref="861i" data-ref-filename="861i">i</a>) {</td></tr>
<tr><th id="6414">6414</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col2 decl" id="862Op" title='Op' data-type='llvm::SDValue' data-ref="862Op" data-ref-filename="862Op">Op</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_" data-ref-filename="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#843N" title='N' data-ref="843N" data-ref-filename="843N">N</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#861i" title='i' data-ref="861i" data-ref-filename="861i">i</a>);</td></tr>
<tr><th id="6415">6415</th><td>    <b>if</b> (<a class="local col1 ref" href="#861i" title='i' data-ref="861i" data-ref-filename="861i">i</a> &gt;= <a class="local col7 ref" href="#847Index" title='Index' data-ref="847Index" data-ref-filename="847Index">Index</a>-<a class="local col5 ref" href="#855NumDefs" title='NumDefs' data-ref="855NumDefs" data-ref-filename="855NumDefs">NumDefs</a> &amp;&amp; <a class="local col1 ref" href="#861i" title='i' data-ref="861i" data-ref-filename="861i">i</a> &lt; <a class="local col7 ref" href="#847Index" title='Index' data-ref="847Index" data-ref-filename="847Index">Index</a>-<a class="local col5 ref" href="#855NumDefs" title='NumDefs' data-ref="855NumDefs" data-ref-filename="855NumDefs">NumDefs</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands" data-ref-filename="llvm..X86..AddrNumOperands">AddrNumOperands</a>)</td></tr>
<tr><th id="6416">6416</th><td>      <a class="local col6 ref" href="#856AddrOps" title='AddrOps' data-ref="856AddrOps" data-ref-filename="856AddrOps">AddrOps</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col2 ref" href="#862Op" title='Op' data-ref="862Op" data-ref-filename="862Op">Op</a>);</td></tr>
<tr><th id="6417">6417</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#861i" title='i' data-ref="861i" data-ref-filename="861i">i</a> &lt; <a class="local col7 ref" href="#847Index" title='Index' data-ref="847Index" data-ref-filename="847Index">Index</a>-<a class="local col5 ref" href="#855NumDefs" title='NumDefs' data-ref="855NumDefs" data-ref-filename="855NumDefs">NumDefs</a>)</td></tr>
<tr><th id="6418">6418</th><td>      <a class="local col7 ref" href="#857BeforeOps" title='BeforeOps' data-ref="857BeforeOps" data-ref-filename="857BeforeOps">BeforeOps</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col2 ref" href="#862Op" title='Op' data-ref="862Op" data-ref-filename="862Op">Op</a>);</td></tr>
<tr><th id="6419">6419</th><td>    <b>else</b> <b>if</b> (<a class="local col1 ref" href="#861i" title='i' data-ref="861i" data-ref-filename="861i">i</a> &gt; <a class="local col7 ref" href="#847Index" title='Index' data-ref="847Index" data-ref-filename="847Index">Index</a>-<a class="local col5 ref" href="#855NumDefs" title='NumDefs' data-ref="855NumDefs" data-ref-filename="855NumDefs">NumDefs</a>)</td></tr>
<tr><th id="6420">6420</th><td>      <a class="local col8 ref" href="#858AfterOps" title='AfterOps' data-ref="858AfterOps" data-ref-filename="858AfterOps">AfterOps</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col2 ref" href="#862Op" title='Op' data-ref="862Op" data-ref-filename="862Op">Op</a>);</td></tr>
<tr><th id="6421">6421</th><td>  }</td></tr>
<tr><th id="6422">6422</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="863Chain" title='Chain' data-type='llvm::SDValue' data-ref="863Chain" data-ref-filename="863Chain">Chain</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_" data-ref-filename="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#843N" title='N' data-ref="843N" data-ref-filename="843N">N</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#860NumOps" title='NumOps' data-ref="860NumOps" data-ref-filename="860NumOps">NumOps</a>-<var>1</var>);</td></tr>
<tr><th id="6423">6423</th><td>  <a class="local col6 ref" href="#856AddrOps" title='AddrOps' data-ref="856AddrOps" data-ref-filename="856AddrOps">AddrOps</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col3 ref" href="#863Chain" title='Chain' data-ref="863Chain" data-ref-filename="863Chain">Chain</a>);</td></tr>
<tr><th id="6424">6424</th><td></td></tr>
<tr><th id="6425">6425</th><td>  <i>// Emit the load instruction.</i></td></tr>
<tr><th id="6426">6426</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="864Load" title='Load' data-type='llvm::SDNode *' data-ref="864Load" data-ref-filename="864Load">Load</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="6427">6427</th><td>  <b>if</b> (<a class="local col8 ref" href="#848FoldedLoad" title='FoldedLoad' data-ref="848FoldedLoad" data-ref-filename="848FoldedLoad">FoldedLoad</a>) {</td></tr>
<tr><th id="6428">6428</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col5 decl" id="865VT" title='VT' data-type='llvm::EVT' data-ref="865VT" data-ref-filename="865VT">VT</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a>*<a class="local col3 ref" href="#853TRI" title='TRI' data-ref="853TRI" data-ref-filename="853TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::legalclasstypes_begin' data-ref="_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE">legalclasstypes_begin</a>(*<a class="local col4 ref" href="#854RC" title='RC' data-ref="854RC" data-ref-filename="854RC">RC</a>);</td></tr>
<tr><th id="6429">6429</th><td>    <em>auto</em> <dfn class="local col6 decl" id="866MMOs" title='MMOs' data-type='llvm::SmallVector&lt;llvm::MachineMemOperand *, 2&gt;' data-ref="866MMOs" data-ref-filename="866MMOs">MMOs</dfn> = <a class="tu ref fn" href="#_ZL15extractLoadMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" title='extractLoadMMOs' data-use='c' data-ref="_ZL15extractLoadMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" data-ref-filename="_ZL15extractLoadMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE">extractLoadMMOs</a>(<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode" data-ref-filename="llvm..MachineSDNode">MachineSDNode</a>&gt;(<a class="local col3 ref" href="#843N" title='N' data-ref="843N" data-ref-filename="843N">N</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode11memoperandsEv" title='llvm::MachineSDNode::memoperands' data-ref="_ZNK4llvm13MachineSDNode11memoperandsEv" data-ref-filename="_ZNK4llvm13MachineSDNode11memoperandsEv">memoperands</a>(), <span class='refarg'><a class="local col2 ref" href="#852MF" title='MF' data-ref="852MF" data-ref-filename="852MF">MF</a></span>);</td></tr>
<tr><th id="6430">6430</th><td>    <b>if</b> (<a class="local col6 ref" href="#866MMOs" title='MMOs' data-ref="866MMOs" data-ref-filename="866MMOs">MMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <a class="local col4 ref" href="#854RC" title='RC' data-ref="854RC" data-ref-filename="854RC">RC</a> == &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128RegClass" title='llvm::X86::VR128RegClass' data-ref="llvm::X86::VR128RegClass" data-ref-filename="llvm..X86..VR128RegClass">VR128RegClass</a> &amp;&amp;</td></tr>
<tr><th id="6431">6431</th><td>        <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget20isUnalignedMem16SlowEv" title='llvm::X86Subtarget::isUnalignedMem16Slow' data-ref="_ZNK4llvm12X86Subtarget20isUnalignedMem16SlowEv" data-ref-filename="_ZNK4llvm12X86Subtarget20isUnalignedMem16SlowEv">isUnalignedMem16Slow</a>())</td></tr>
<tr><th id="6432">6432</th><td>      <i>// Do not introduce a slow unaligned load.</i></td></tr>
<tr><th id="6433">6433</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6434">6434</th><td>    <i>// FIXME: If a VR128 can have size 32, we should be checking if a 32-byte</i></td></tr>
<tr><th id="6435">6435</th><td><i>    // memory access is slow above.</i></td></tr>
<tr><th id="6436">6436</th><td></td></tr>
<tr><th id="6437">6437</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="867Opc" title='Opc' data-type='unsigned int' data-ref="867Opc" data-ref-filename="867Opc">Opc</dfn>;</td></tr>
<tr><th id="6438">6438</th><td>    <b>if</b> (<a class="local col0 ref" href="#850FoldedBCast" title='FoldedBCast' data-ref="850FoldedBCast" data-ref-filename="850FoldedBCast">FoldedBCast</a>) {</td></tr>
<tr><th id="6439">6439</th><td>      <a class="local col7 ref" href="#867Opc" title='Opc' data-ref="867Opc" data-ref-filename="867Opc">Opc</a> = <a class="tu ref fn" href="#_ZL18getBroadcastOpcodePKN4llvm23X86MemoryFoldTableEntryEPKNS_19TargetRegisterClassERKNS_12X86SubtargetE" title='getBroadcastOpcode' data-use='c' data-ref="_ZL18getBroadcastOpcodePKN4llvm23X86MemoryFoldTableEntryEPKNS_19TargetRegisterClassERKNS_12X86SubtargetE" data-ref-filename="_ZL18getBroadcastOpcodePKN4llvm23X86MemoryFoldTableEntryEPKNS_19TargetRegisterClassERKNS_12X86SubtargetE">getBroadcastOpcode</a>(<a class="local col5 ref" href="#845I" title='I' data-ref="845I" data-ref-filename="845I">I</a>, <a class="local col4 ref" href="#854RC" title='RC' data-ref="854RC" data-ref-filename="854RC">RC</a>, <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="6440">6440</th><td>    } <b>else</b> {</td></tr>
<tr><th id="6441">6441</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="868Alignment" title='Alignment' data-type='unsigned int' data-ref="868Alignment" data-ref-filename="868Alignment">Alignment</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col3 ref" href="#853TRI" title='TRI' data-ref="853TRI" data-ref-filename="853TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col4 ref" href="#854RC" title='RC' data-ref="854RC" data-ref-filename="854RC">RC</a>), <var>16</var>);</td></tr>
<tr><th id="6442">6442</th><td>      <em>bool</em> <dfn class="local col9 decl" id="869isAligned" title='isAligned' data-type='bool' data-ref="869isAligned" data-ref-filename="869isAligned">isAligned</dfn> = !<a class="local col6 ref" href="#866MMOs" title='MMOs' data-ref="866MMOs" data-ref-filename="866MMOs">MMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <a class="local col6 ref" href="#866MMOs" title='MMOs' data-ref="866MMOs" data-ref-filename="866MMOs">MMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>() <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <a class="local col8 ref" href="#868Alignment" title='Alignment' data-ref="868Alignment" data-ref-filename="868Alignment">Alignment</a>;</td></tr>
<tr><th id="6443">6443</th><td>      <a class="local col7 ref" href="#867Opc" title='Opc' data-ref="867Opc" data-ref-filename="867Opc">Opc</a> = <a class="tu ref fn" href="#_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" title='getLoadRegOpcode' data-use='c' data-ref="_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" data-ref-filename="_ZL16getLoadRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE">getLoadRegOpcode</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <a class="local col4 ref" href="#854RC" title='RC' data-ref="854RC" data-ref-filename="854RC">RC</a>, <a class="local col9 ref" href="#869isAligned" title='isAligned' data-ref="869isAligned" data-ref-filename="869isAligned">isAligned</a>, <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>);</td></tr>
<tr><th id="6444">6444</th><td>    }</td></tr>
<tr><th id="6445">6445</th><td></td></tr>
<tr><th id="6446">6446</th><td>    <a class="local col4 ref" href="#864Load" title='Load' data-ref="864Load" data-ref-filename="864Load">Load</a> = <a class="local col2 ref" href="#842DAG" title='DAG' data-ref="842DAG" data-ref-filename="842DAG">DAG</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE" data-ref-filename="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTES4_NS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="local col7 ref" href="#867Opc" title='Opc' data-ref="867Opc" data-ref-filename="867Opc">Opc</a>, <a class="local col9 ref" href="#859dl" title='dl' data-ref="859dl" data-ref-filename="859dl">dl</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#35" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_" data-ref-filename="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col5 ref" href="#865VT" title='VT' data-ref="865VT" data-ref-filename="865VT">VT</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::Other" title='llvm::MVT::Other' data-ref="llvm::MVT::Other" data-ref-filename="llvm..MVT..Other">Other</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E"></a><a class="local col6 ref" href="#856AddrOps" title='AddrOps' data-ref="856AddrOps" data-ref-filename="856AddrOps">AddrOps</a>);</td></tr>
<tr><th id="6447">6447</th><td>    <a class="local col4 ref" href="#844NewNodes" title='NewNodes' data-ref="844NewNodes" data-ref-filename="844NewNodes">NewNodes</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#864Load" title='Load' data-ref="864Load" data-ref-filename="864Load">Load</a>);</td></tr>
<tr><th id="6448">6448</th><td></td></tr>
<tr><th id="6449">6449</th><td>    <i>// Preserve memory reference information.</i></td></tr>
<tr><th id="6450">6450</th><td>    <a class="local col2 ref" href="#842DAG" title='DAG' data-ref="842DAG" data-ref-filename="842DAG">DAG</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" data-ref-filename="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode" data-ref-filename="llvm..MachineSDNode">MachineSDNode</a>&gt;(<a class="local col4 ref" href="#864Load" title='Load' data-ref="864Load" data-ref-filename="864Load">Load</a>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col6 ref" href="#866MMOs" title='MMOs' data-ref="866MMOs" data-ref-filename="866MMOs">MMOs</a>);</td></tr>
<tr><th id="6451">6451</th><td>  }</td></tr>
<tr><th id="6452">6452</th><td></td></tr>
<tr><th id="6453">6453</th><td>  <i>// Emit the data processing instruction.</i></td></tr>
<tr><th id="6454">6454</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col0 decl" id="870VTs" title='VTs' data-type='std::vector&lt;EVT&gt;' data-ref="870VTs" data-ref-filename="870VTs">VTs</dfn>;</td></tr>
<tr><th id="6455">6455</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="871DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="871DstRC" data-ref-filename="871DstRC">DstRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="6456">6456</th><td>  <b>if</b> (<a class="local col1 ref" href="#851MCID" title='MCID' data-ref="851MCID" data-ref-filename="851MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() &gt; <var>0</var>) {</td></tr>
<tr><th id="6457">6457</th><td>    <a class="local col1 ref" href="#871DstRC" title='DstRC' data-ref="871DstRC" data-ref-filename="871DstRC">DstRC</a> = <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col1 ref" href="#851MCID" title='MCID' data-ref="851MCID" data-ref-filename="851MCID">MCID</a>, <var>0</var>, &amp;<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>, <a class="local col2 ref" href="#852MF" title='MF' data-ref="852MF" data-ref-filename="852MF">MF</a>);</td></tr>
<tr><th id="6458">6458</th><td>    <a class="local col0 ref" href="#870VTs" title='VTs' data-ref="870VTs" data-ref-filename="870VTs">VTs</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a>*<a class="local col3 ref" href="#853TRI" title='TRI' data-ref="853TRI" data-ref-filename="853TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::legalclasstypes_begin' data-ref="_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21legalclasstypes_beginERKNS_19TargetRegisterClassE">legalclasstypes_begin</a>(*<a class="local col1 ref" href="#871DstRC" title='DstRC' data-ref="871DstRC" data-ref-filename="871DstRC">DstRC</a>));</td></tr>
<tr><th id="6459">6459</th><td>  }</td></tr>
<tr><th id="6460">6460</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="872i" title='i' data-type='unsigned int' data-ref="872i" data-ref-filename="872i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="873e" title='e' data-type='unsigned int' data-ref="873e" data-ref-filename="873e">e</dfn> = <a class="local col3 ref" href="#843N" title='N' data-ref="843N" data-ref-filename="843N">N</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getNumValuesEv" title='llvm::SDNode::getNumValues' data-ref="_ZNK4llvm6SDNode12getNumValuesEv" data-ref-filename="_ZNK4llvm6SDNode12getNumValuesEv">getNumValues</a>(); <a class="local col2 ref" href="#872i" title='i' data-ref="872i" data-ref-filename="872i">i</a> != <a class="local col3 ref" href="#873e" title='e' data-ref="873e" data-ref-filename="873e">e</a>; ++<a class="local col2 ref" href="#872i" title='i' data-ref="872i" data-ref-filename="872i">i</a>) {</td></tr>
<tr><th id="6461">6461</th><td>    <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col4 decl" id="874VT" title='VT' data-type='llvm::EVT' data-ref="874VT" data-ref-filename="874VT">VT</dfn> = <a class="local col3 ref" href="#843N" title='N' data-ref="843N" data-ref-filename="843N">N</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj" data-ref-filename="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<a class="local col2 ref" href="#872i" title='i' data-ref="872i" data-ref-filename="872i">i</a>);</td></tr>
<tr><th id="6462">6462</th><td>    <b>if</b> (<a class="local col4 ref" href="#874VT" title='VT' data-ref="874VT" data-ref-filename="874VT">VT</a> <a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVTneES0_" title='llvm::EVT::operator!=' data-ref="_ZNK4llvm3EVTneES0_" data-ref-filename="_ZNK4llvm3EVTneES0_">!=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::Other" title='llvm::MVT::Other' data-ref="llvm::MVT::Other" data-ref-filename="llvm..MVT..Other">Other</a> &amp;&amp; <a class="local col2 ref" href="#872i" title='i' data-ref="872i" data-ref-filename="872i">i</a> &gt;= (<em>unsigned</em>)<a class="local col1 ref" href="#851MCID" title='MCID' data-ref="851MCID" data-ref-filename="851MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>())</td></tr>
<tr><th id="6463">6463</th><td>      <a class="local col0 ref" href="#870VTs" title='VTs' data-ref="870VTs" data-ref-filename="870VTs">VTs</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col4 ref" href="#874VT" title='VT' data-ref="874VT" data-ref-filename="874VT">VT</a>);</td></tr>
<tr><th id="6464">6464</th><td>  }</td></tr>
<tr><th id="6465">6465</th><td>  <b>if</b> (<a class="local col4 ref" href="#864Load" title='Load' data-ref="864Load" data-ref-filename="864Load">Load</a>)</td></tr>
<tr><th id="6466">6466</th><td>    <a class="local col7 ref" href="#857BeforeOps" title='BeforeOps' data-ref="857BeforeOps" data-ref-filename="857BeforeOps">BeforeOps</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a><a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj" data-ref-filename="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col4 ref" href="#864Load" title='Load' data-ref="864Load" data-ref-filename="864Load">Load</a>, <var>0</var>));</td></tr>
<tr><th id="6467">6467</th><td>  <span class="namespace">llvm::</span><a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12append_rangeERT_OT0_" title='llvm::append_range' data-ref="_ZN4llvm12append_rangeERT_OT0_" data-ref-filename="_ZN4llvm12append_rangeERT_OT0_">append_range</a>(<span class='refarg'><a class="local col7 ref" href="#857BeforeOps" title='BeforeOps' data-ref="857BeforeOps" data-ref-filename="857BeforeOps">BeforeOps</a></span>, <span class='refarg'><a class="local col8 ref" href="#858AfterOps" title='AfterOps' data-ref="858AfterOps" data-ref-filename="858AfterOps">AfterOps</a></span>);</td></tr>
<tr><th id="6468">6468</th><td>  <i>// Change CMP32ri r, 0 back to TEST32rr r, r, etc.</i></td></tr>
<tr><th id="6469">6469</th><td>  <b>switch</b> (<a class="local col6 ref" href="#846Opc" title='Opc' data-ref="846Opc" data-ref-filename="846Opc">Opc</a>) {</td></tr>
<tr><th id="6470">6470</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6471">6471</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri32" title='llvm::X86::CMP64ri32' data-ref="llvm::X86::CMP64ri32" data-ref-filename="llvm..X86..CMP64ri32">CMP64ri32</a>:</td></tr>
<tr><th id="6472">6472</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri8" title='llvm::X86::CMP64ri8' data-ref="llvm::X86::CMP64ri8" data-ref-filename="llvm..X86..CMP64ri8">CMP64ri8</a>:</td></tr>
<tr><th id="6473">6473</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri" title='llvm::X86::CMP32ri' data-ref="llvm::X86::CMP32ri" data-ref-filename="llvm..X86..CMP32ri">CMP32ri</a>:</td></tr>
<tr><th id="6474">6474</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri8" title='llvm::X86::CMP32ri8' data-ref="llvm::X86::CMP32ri8" data-ref-filename="llvm..X86..CMP32ri8">CMP32ri8</a>:</td></tr>
<tr><th id="6475">6475</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri" title='llvm::X86::CMP16ri' data-ref="llvm::X86::CMP16ri" data-ref-filename="llvm..X86..CMP16ri">CMP16ri</a>:</td></tr>
<tr><th id="6476">6476</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri8" title='llvm::X86::CMP16ri8' data-ref="llvm::X86::CMP16ri8" data-ref-filename="llvm..X86..CMP16ri8">CMP16ri8</a>:</td></tr>
<tr><th id="6477">6477</th><td>    <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a>:</td></tr>
<tr><th id="6478">6478</th><td>      <b>if</b> (<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm14isNullConstantENS_7SDValueE" title='llvm::isNullConstant' data-ref="_ZN4llvm14isNullConstantENS_7SDValueE" data-ref-filename="_ZN4llvm14isNullConstantENS_7SDValueE">isNullConstant</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_" data-ref-filename="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col7 ref" href="#857BeforeOps" title='BeforeOps' data-ref="857BeforeOps" data-ref-filename="857BeforeOps">BeforeOps</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>1</var>]</span>)) {</td></tr>
<tr><th id="6479">6479</th><td>        <b>switch</b> (<a class="local col6 ref" href="#846Opc" title='Opc' data-ref="846Opc" data-ref-filename="846Opc">Opc</a>) {</td></tr>
<tr><th id="6480">6480</th><td>          <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unreachable!"</q>);</td></tr>
<tr><th id="6481">6481</th><td>          <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri8" title='llvm::X86::CMP64ri8' data-ref="llvm::X86::CMP64ri8" data-ref-filename="llvm..X86..CMP64ri8">CMP64ri8</a>:</td></tr>
<tr><th id="6482">6482</th><td>          <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP64ri32" title='llvm::X86::CMP64ri32' data-ref="llvm::X86::CMP64ri32" data-ref-filename="llvm..X86..CMP64ri32">CMP64ri32</a>: <a class="local col6 ref" href="#846Opc" title='Opc' data-ref="846Opc" data-ref-filename="846Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST64rr" title='llvm::X86::TEST64rr' data-ref="llvm::X86::TEST64rr" data-ref-filename="llvm..X86..TEST64rr">TEST64rr</a>; <b>break</b>;</td></tr>
<tr><th id="6483">6483</th><td>          <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri8" title='llvm::X86::CMP32ri8' data-ref="llvm::X86::CMP32ri8" data-ref-filename="llvm..X86..CMP32ri8">CMP32ri8</a>:</td></tr>
<tr><th id="6484">6484</th><td>          <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP32ri" title='llvm::X86::CMP32ri' data-ref="llvm::X86::CMP32ri" data-ref-filename="llvm..X86..CMP32ri">CMP32ri</a>:   <a class="local col6 ref" href="#846Opc" title='Opc' data-ref="846Opc" data-ref-filename="846Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST32rr" title='llvm::X86::TEST32rr' data-ref="llvm::X86::TEST32rr" data-ref-filename="llvm..X86..TEST32rr">TEST32rr</a>; <b>break</b>;</td></tr>
<tr><th id="6485">6485</th><td>          <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri8" title='llvm::X86::CMP16ri8' data-ref="llvm::X86::CMP16ri8" data-ref-filename="llvm..X86..CMP16ri8">CMP16ri8</a>:</td></tr>
<tr><th id="6486">6486</th><td>          <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP16ri" title='llvm::X86::CMP16ri' data-ref="llvm::X86::CMP16ri" data-ref-filename="llvm..X86..CMP16ri">CMP16ri</a>:   <a class="local col6 ref" href="#846Opc" title='Opc' data-ref="846Opc" data-ref-filename="846Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST16rr" title='llvm::X86::TEST16rr' data-ref="llvm::X86::TEST16rr" data-ref-filename="llvm..X86..TEST16rr">TEST16rr</a>; <b>break</b>;</td></tr>
<tr><th id="6487">6487</th><td>          <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CMP8ri" title='llvm::X86::CMP8ri' data-ref="llvm::X86::CMP8ri" data-ref-filename="llvm..X86..CMP8ri">CMP8ri</a>:    <a class="local col6 ref" href="#846Opc" title='Opc' data-ref="846Opc" data-ref-filename="846Opc">Opc</a> = <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TEST8rr" title='llvm::X86::TEST8rr' data-ref="llvm::X86::TEST8rr" data-ref-filename="llvm..X86..TEST8rr">TEST8rr</a>; <b>break</b>;</td></tr>
<tr><th id="6488">6488</th><td>        }</td></tr>
<tr><th id="6489">6489</th><td>        <a class="local col7 ref" href="#857BeforeOps" title='BeforeOps' data-ref="857BeforeOps" data-ref-filename="857BeforeOps">BeforeOps</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>1</var>]</span> <a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::operator=' data-ref="_ZN4llvm7SDValueaSERKS0_" data-ref-filename="_ZN4llvm7SDValueaSERKS0_">=</a> <a class="local col7 ref" href="#857BeforeOps" title='BeforeOps' data-ref="857BeforeOps" data-ref-filename="857BeforeOps">BeforeOps</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>;</td></tr>
<tr><th id="6490">6490</th><td>      }</td></tr>
<tr><th id="6491">6491</th><td>  }</td></tr>
<tr><th id="6492">6492</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col5 decl" id="875NewNode" title='NewNode' data-type='llvm::SDNode *' data-ref="875NewNode" data-ref-filename="875NewNode">NewNode</dfn>= <a class="local col2 ref" href="#842DAG" title='DAG' data-ref="842DAG" data-ref-filename="842DAG">DAG</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE" data-ref-filename="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_8ArrayRefINS_3EVTEEENS4_INS_7SDValueEEE">getMachineNode</a>(<a class="local col6 ref" href="#846Opc" title='Opc' data-ref="846Opc" data-ref-filename="846Opc">Opc</a>, <a class="local col9 ref" href="#859dl" title='dl' data-ref="859dl" data-ref-filename="859dl">dl</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E"></a><a class="local col0 ref" href="#870VTs" title='VTs' data-ref="870VTs" data-ref-filename="870VTs">VTs</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E"></a><a class="local col7 ref" href="#857BeforeOps" title='BeforeOps' data-ref="857BeforeOps" data-ref-filename="857BeforeOps">BeforeOps</a>);</td></tr>
<tr><th id="6493">6493</th><td>  <a class="local col4 ref" href="#844NewNodes" title='NewNodes' data-ref="844NewNodes" data-ref-filename="844NewNodes">NewNodes</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#875NewNode" title='NewNode' data-ref="875NewNode" data-ref-filename="875NewNode">NewNode</a>);</td></tr>
<tr><th id="6494">6494</th><td></td></tr>
<tr><th id="6495">6495</th><td>  <i>// Emit the store instruction.</i></td></tr>
<tr><th id="6496">6496</th><td>  <b>if</b> (<a class="local col9 ref" href="#849FoldedStore" title='FoldedStore' data-ref="849FoldedStore" data-ref-filename="849FoldedStore">FoldedStore</a>) {</td></tr>
<tr><th id="6497">6497</th><td>    <a class="local col6 ref" href="#856AddrOps" title='AddrOps' data-ref="856AddrOps" data-ref-filename="856AddrOps">AddrOps</a>.<span class='ref fn' title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv" data-ref-filename="_ZNSt6vector8pop_backEv">pop_back</span>();</td></tr>
<tr><th id="6498">6498</th><td>    <a class="local col6 ref" href="#856AddrOps" title='AddrOps' data-ref="856AddrOps" data-ref-filename="856AddrOps">AddrOps</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_" data-ref-filename="_ZNSt6vector9push_backEOT_">push_back</span>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a><a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm7SDValueC1EPNS_6SDNodeEj" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1EPNS_6SDNodeEj" data-ref-filename="_ZN4llvm7SDValueC1EPNS_6SDNodeEj">(</a><a class="local col5 ref" href="#875NewNode" title='NewNode' data-ref="875NewNode" data-ref-filename="875NewNode">NewNode</a>, <var>0</var>));</td></tr>
<tr><th id="6499">6499</th><td>    <a class="local col6 ref" href="#856AddrOps" title='AddrOps' data-ref="856AddrOps" data-ref-filename="856AddrOps">AddrOps</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col3 ref" href="#863Chain" title='Chain' data-ref="863Chain" data-ref-filename="863Chain">Chain</a>);</td></tr>
<tr><th id="6500">6500</th><td>    <em>auto</em> <dfn class="local col6 decl" id="876MMOs" title='MMOs' data-type='llvm::SmallVector&lt;llvm::MachineMemOperand *, 2&gt;' data-ref="876MMOs" data-ref-filename="876MMOs">MMOs</dfn> = <a class="tu ref fn" href="#_ZL16extractStoreMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" title='extractStoreMMOs' data-use='c' data-ref="_ZL16extractStoreMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE" data-ref-filename="_ZL16extractStoreMMOsN4llvm8ArrayRefIPNS_17MachineMemOperandEEERNS_15MachineFunctionE">extractStoreMMOs</a>(<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode" data-ref-filename="llvm..MachineSDNode">MachineSDNode</a>&gt;(<a class="local col3 ref" href="#843N" title='N' data-ref="843N" data-ref-filename="843N">N</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm13MachineSDNode11memoperandsEv" title='llvm::MachineSDNode::memoperands' data-ref="_ZNK4llvm13MachineSDNode11memoperandsEv" data-ref-filename="_ZNK4llvm13MachineSDNode11memoperandsEv">memoperands</a>(), <span class='refarg'><a class="local col2 ref" href="#852MF" title='MF' data-ref="852MF" data-ref-filename="852MF">MF</a></span>);</td></tr>
<tr><th id="6501">6501</th><td>    <b>if</b> (<a class="local col6 ref" href="#876MMOs" title='MMOs' data-ref="876MMOs" data-ref-filename="876MMOs">MMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <a class="local col4 ref" href="#854RC" title='RC' data-ref="854RC" data-ref-filename="854RC">RC</a> == &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR128RegClass" title='llvm::X86::VR128RegClass' data-ref="llvm::X86::VR128RegClass" data-ref-filename="llvm..X86..VR128RegClass">VR128RegClass</a> &amp;&amp;</td></tr>
<tr><th id="6502">6502</th><td>        <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget20isUnalignedMem16SlowEv" title='llvm::X86Subtarget::isUnalignedMem16Slow' data-ref="_ZNK4llvm12X86Subtarget20isUnalignedMem16SlowEv" data-ref-filename="_ZNK4llvm12X86Subtarget20isUnalignedMem16SlowEv">isUnalignedMem16Slow</a>())</td></tr>
<tr><th id="6503">6503</th><td>      <i>// Do not introduce a slow unaligned store.</i></td></tr>
<tr><th id="6504">6504</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6505">6505</th><td>    <i>// FIXME: If a VR128 can have size 32, we should be checking if a 32-byte</i></td></tr>
<tr><th id="6506">6506</th><td><i>    // memory access is slow above.</i></td></tr>
<tr><th id="6507">6507</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="877Alignment" title='Alignment' data-type='unsigned int' data-ref="877Alignment" data-ref-filename="877Alignment">Alignment</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>&gt;(<a class="local col3 ref" href="#853TRI" title='TRI' data-ref="853TRI" data-ref-filename="853TRI">TRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getSpillSize' data-ref="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo12getSpillSizeERKNS_19TargetRegisterClassE">getSpillSize</a>(*<a class="local col4 ref" href="#854RC" title='RC' data-ref="854RC" data-ref-filename="854RC">RC</a>), <var>16</var>);</td></tr>
<tr><th id="6508">6508</th><td>    <em>bool</em> <dfn class="local col8 decl" id="878isAligned" title='isAligned' data-type='bool' data-ref="878isAligned" data-ref-filename="878isAligned">isAligned</dfn> = !<a class="local col6 ref" href="#876MMOs" title='MMOs' data-ref="876MMOs" data-ref-filename="876MMOs">MMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <a class="local col6 ref" href="#876MMOs" title='MMOs' data-ref="876MMOs" data-ref-filename="876MMOs">MMOs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand8getAlignEv" title='llvm::MachineMemOperand::getAlign' data-ref="_ZNK4llvm17MachineMemOperand8getAlignEv" data-ref-filename="_ZNK4llvm17MachineMemOperand8getAlignEv">getAlign</a>() <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmgeENS_5AlignEm" title='llvm::operator&gt;=' data-ref="_ZN4llvmgeENS_5AlignEm" data-ref-filename="_ZN4llvmgeENS_5AlignEm">&gt;=</a> <a class="local col7 ref" href="#877Alignment" title='Alignment' data-ref="877Alignment" data-ref-filename="877Alignment">Alignment</a>;</td></tr>
<tr><th id="6509">6509</th><td>    <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col9 decl" id="879Store" title='Store' data-type='llvm::SDNode *' data-ref="879Store" data-ref-filename="879Store">Store</dfn> =</td></tr>
<tr><th id="6510">6510</th><td>        <a class="local col2 ref" href="#842DAG" title='DAG' data-ref="842DAG" data-ref-filename="842DAG">DAG</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" title='llvm::SelectionDAG::getMachineNode' data-ref="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE" data-ref-filename="_ZN4llvm12SelectionDAG14getMachineNodeEjRKNS_5SDLocENS_3EVTENS_8ArrayRefINS_7SDValueEEE">getMachineNode</a>(<a class="tu ref fn" href="#_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" title='getStoreRegOpcode' data-use='c' data-ref="_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE" data-ref-filename="_ZL17getStoreRegOpcodeN4llvm8RegisterEPKNS_19TargetRegisterClassEbRKNS_12X86SubtargetE">getStoreRegOpcode</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, <a class="local col1 ref" href="#871DstRC" title='DstRC' data-ref="871DstRC" data-ref-filename="871DstRC">DstRC</a>, <a class="local col8 ref" href="#878isAligned" title='isAligned' data-ref="878isAligned" data-ref-filename="878isAligned">isAligned</a>, <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>),</td></tr>
<tr><th id="6511">6511</th><td>                           <a class="local col9 ref" href="#859dl" title='dl' data-ref="859dl" data-ref-filename="859dl">dl</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE" data-ref-filename="_ZN4llvm3EVTC1ENS_3MVT15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::Other" title='llvm::MVT::Other' data-ref="llvm::MVT::Other" data-ref-filename="llvm..MVT..Other">Other</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt6vectorIT_TL0__E"></a><a class="local col6 ref" href="#856AddrOps" title='AddrOps' data-ref="856AddrOps" data-ref-filename="856AddrOps">AddrOps</a>);</td></tr>
<tr><th id="6512">6512</th><td>    <a class="local col4 ref" href="#844NewNodes" title='NewNodes' data-ref="844NewNodes" data-ref-filename="844NewNodes">NewNodes</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col9 ref" href="#879Store" title='Store' data-ref="879Store" data-ref-filename="879Store">Store</a>);</td></tr>
<tr><th id="6513">6513</th><td></td></tr>
<tr><th id="6514">6514</th><td>    <i>// Preserve memory reference information.</i></td></tr>
<tr><th id="6515">6515</th><td>    <a class="local col2 ref" href="#842DAG" title='DAG' data-ref="842DAG" data-ref-filename="842DAG">DAG</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::SelectionDAG::setNodeMemRefs' data-ref="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE" data-ref-filename="_ZN4llvm12SelectionDAG14setNodeMemRefsEPNS_13MachineSDNodeENS_8ArrayRefIPNS_17MachineMemOperandEEE">setNodeMemRefs</a>(<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_" data-ref-filename="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode" data-ref-filename="llvm..MachineSDNode">MachineSDNode</a>&gt;(<a class="local col9 ref" href="#879Store" title='Store' data-ref="879Store" data-ref-filename="879Store">Store</a>), <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col6 ref" href="#876MMOs" title='MMOs' data-ref="876MMOs" data-ref-filename="876MMOs">MMOs</a>);</td></tr>
<tr><th id="6516">6516</th><td>  }</td></tr>
<tr><th id="6517">6517</th><td></td></tr>
<tr><th id="6518">6518</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6519">6519</th><td>}</td></tr>
<tr><th id="6520">6520</th><td></td></tr>
<tr><th id="6521">6521</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj" title='llvm::X86InstrInfo::getOpcodeAfterMemoryUnfold' data-ref="_ZNK4llvm12X86InstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj" data-ref-filename="_ZNK4llvm12X86InstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj">getOpcodeAfterMemoryUnfold</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="880Opc" title='Opc' data-type='unsigned int' data-ref="880Opc" data-ref-filename="880Opc">Opc</dfn>,</td></tr>
<tr><th id="6522">6522</th><td>                                      <em>bool</em> <dfn class="local col1 decl" id="881UnfoldLoad" title='UnfoldLoad' data-type='bool' data-ref="881UnfoldLoad" data-ref-filename="881UnfoldLoad">UnfoldLoad</dfn>, <em>bool</em> <dfn class="local col2 decl" id="882UnfoldStore" title='UnfoldStore' data-type='bool' data-ref="882UnfoldStore" data-ref-filename="882UnfoldStore">UnfoldStore</dfn>,</td></tr>
<tr><th id="6523">6523</th><td>                                      <em>unsigned</em> *<dfn class="local col3 decl" id="883LoadRegIndex" title='LoadRegIndex' data-type='unsigned int *' data-ref="883LoadRegIndex" data-ref-filename="883LoadRegIndex">LoadRegIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="6524">6524</th><td>  <em>const</em> <a class="type" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry" title='llvm::X86MemoryFoldTableEntry' data-ref="llvm::X86MemoryFoldTableEntry" data-ref-filename="llvm..X86MemoryFoldTableEntry">X86MemoryFoldTableEntry</a> *<dfn class="local col4 decl" id="884I" title='I' data-type='const llvm::X86MemoryFoldTableEntry *' data-ref="884I" data-ref-filename="884I">I</dfn> = <a class="ref fn" href="X86InstrFoldTables.h.html#_ZN4llvm17lookupUnfoldTableEj" title='llvm::lookupUnfoldTable' data-ref="_ZN4llvm17lookupUnfoldTableEj" data-ref-filename="_ZN4llvm17lookupUnfoldTableEj">lookupUnfoldTable</a>(<a class="local col0 ref" href="#880Opc" title='Opc' data-ref="880Opc" data-ref-filename="880Opc">Opc</a>);</td></tr>
<tr><th id="6525">6525</th><td>  <b>if</b> (<a class="local col4 ref" href="#884I" title='I' data-ref="884I" data-ref-filename="884I">I</a> == <b>nullptr</b>)</td></tr>
<tr><th id="6526">6526</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="6527">6527</th><td>  <em>bool</em> <dfn class="local col5 decl" id="885FoldedLoad" title='FoldedLoad' data-type='bool' data-ref="885FoldedLoad" data-ref-filename="885FoldedLoad">FoldedLoad</dfn> = <a class="local col4 ref" href="#884I" title='I' data-ref="884I" data-ref-filename="884I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_FOLDED_LOAD" title='llvm::TB_FOLDED_LOAD' data-ref="llvm::TB_FOLDED_LOAD" data-ref-filename="llvm..TB_FOLDED_LOAD">TB_FOLDED_LOAD</a>;</td></tr>
<tr><th id="6528">6528</th><td>  <em>bool</em> <dfn class="local col6 decl" id="886FoldedStore" title='FoldedStore' data-type='bool' data-ref="886FoldedStore" data-ref-filename="886FoldedStore">FoldedStore</dfn> = <a class="local col4 ref" href="#884I" title='I' data-ref="884I" data-ref-filename="884I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_FOLDED_STORE" title='llvm::TB_FOLDED_STORE' data-ref="llvm::TB_FOLDED_STORE" data-ref-filename="llvm..TB_FOLDED_STORE">TB_FOLDED_STORE</a>;</td></tr>
<tr><th id="6529">6529</th><td>  <b>if</b> (<a class="local col1 ref" href="#881UnfoldLoad" title='UnfoldLoad' data-ref="881UnfoldLoad" data-ref-filename="881UnfoldLoad">UnfoldLoad</a> &amp;&amp; !<a class="local col5 ref" href="#885FoldedLoad" title='FoldedLoad' data-ref="885FoldedLoad" data-ref-filename="885FoldedLoad">FoldedLoad</a>)</td></tr>
<tr><th id="6530">6530</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="6531">6531</th><td>  <b>if</b> (<a class="local col2 ref" href="#882UnfoldStore" title='UnfoldStore' data-ref="882UnfoldStore" data-ref-filename="882UnfoldStore">UnfoldStore</a> &amp;&amp; !<a class="local col6 ref" href="#886FoldedStore" title='FoldedStore' data-ref="886FoldedStore" data-ref-filename="886FoldedStore">FoldedStore</a>)</td></tr>
<tr><th id="6532">6532</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="6533">6533</th><td>  <b>if</b> (<a class="local col3 ref" href="#883LoadRegIndex" title='LoadRegIndex' data-ref="883LoadRegIndex" data-ref-filename="883LoadRegIndex">LoadRegIndex</a>)</td></tr>
<tr><th id="6534">6534</th><td>    *<a class="local col3 ref" href="#883LoadRegIndex" title='LoadRegIndex' data-ref="883LoadRegIndex" data-ref-filename="883LoadRegIndex">LoadRegIndex</a> = <a class="local col4 ref" href="#884I" title='I' data-ref="884I" data-ref-filename="884I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::Flags" title='llvm::X86MemoryFoldTableEntry::Flags' data-ref="llvm::X86MemoryFoldTableEntry::Flags" data-ref-filename="llvm..X86MemoryFoldTableEntry..Flags">Flags</a> &amp; <a class="enum" href="X86InstrFoldTables.h.html#llvm::TB_INDEX_MASK" title='llvm::TB_INDEX_MASK' data-ref="llvm::TB_INDEX_MASK" data-ref-filename="llvm..TB_INDEX_MASK">TB_INDEX_MASK</a>;</td></tr>
<tr><th id="6535">6535</th><td>  <b>return</b> <a class="local col4 ref" href="#884I" title='I' data-ref="884I" data-ref-filename="884I">I</a>-&gt;<a class="ref field" href="X86InstrFoldTables.h.html#llvm::X86MemoryFoldTableEntry::DstOp" title='llvm::X86MemoryFoldTableEntry::DstOp' data-ref="llvm::X86MemoryFoldTableEntry::DstOp" data-ref-filename="llvm..X86MemoryFoldTableEntry..DstOp">DstOp</a>;</td></tr>
<tr><th id="6536">6536</th><td>}</td></tr>
<tr><th id="6537">6537</th><td></td></tr>
<tr><th id="6538">6538</th><td><em>bool</em></td></tr>
<tr><th id="6539">6539</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::X86InstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" data-ref-filename="_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col7 decl" id="887Load1" title='Load1' data-type='llvm::SDNode *' data-ref="887Load1" data-ref-filename="887Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col8 decl" id="888Load2" title='Load2' data-type='llvm::SDNode *' data-ref="888Load2" data-ref-filename="888Load2">Load2</dfn>,</td></tr>
<tr><th id="6540">6540</th><td>                                     <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col9 decl" id="889Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="889Offset1" data-ref-filename="889Offset1">Offset1</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="890Offset2" title='Offset2' data-type='int64_t &amp;' data-ref="890Offset2" data-ref-filename="890Offset2">Offset2</dfn>) <em>const</em> {</td></tr>
<tr><th id="6541">6541</th><td>  <b>if</b> (!<a class="local col7 ref" href="#887Load1" title='Load1' data-ref="887Load1" data-ref-filename="887Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>() || !<a class="local col8 ref" href="#888Load2" title='Load2' data-ref="888Load2" data-ref-filename="888Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode15isMachineOpcodeEv" title='llvm::SDNode::isMachineOpcode' data-ref="_ZNK4llvm6SDNode15isMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode15isMachineOpcodeEv">isMachineOpcode</a>())</td></tr>
<tr><th id="6542">6542</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6543">6543</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="891Opc1" title='Opc1' data-type='unsigned int' data-ref="891Opc1" data-ref-filename="891Opc1">Opc1</dfn> = <a class="local col7 ref" href="#887Load1" title='Load1' data-ref="887Load1" data-ref-filename="887Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="6544">6544</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="892Opc2" title='Opc2' data-type='unsigned int' data-ref="892Opc2" data-ref-filename="892Opc2">Opc2</dfn> = <a class="local col8 ref" href="#888Load2" title='Load2' data-ref="888Load2" data-ref-filename="888Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="6545">6545</th><td>  <b>switch</b> (<a class="local col1 ref" href="#891Opc1" title='Opc1' data-ref="891Opc1" data-ref-filename="891Opc1">Opc1</a>) {</td></tr>
<tr><th id="6546">6546</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6547">6547</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm" title='llvm::X86::MOV8rm' data-ref="llvm::X86::MOV8rm" data-ref-filename="llvm..X86..MOV8rm">MOV8rm</a>:</td></tr>
<tr><th id="6548">6548</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rm" title='llvm::X86::MOV16rm' data-ref="llvm::X86::MOV16rm" data-ref-filename="llvm..X86..MOV16rm">MOV16rm</a>:</td></tr>
<tr><th id="6549">6549</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rm" title='llvm::X86::MOV32rm' data-ref="llvm::X86::MOV32rm" data-ref-filename="llvm..X86..MOV32rm">MOV32rm</a>:</td></tr>
<tr><th id="6550">6550</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rm" title='llvm::X86::MOV64rm' data-ref="llvm::X86::MOV64rm" data-ref-filename="llvm..X86..MOV64rm">MOV64rm</a>:</td></tr>
<tr><th id="6551">6551</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp32m" title='llvm::X86::LD_Fp32m' data-ref="llvm::X86::LD_Fp32m" data-ref-filename="llvm..X86..LD_Fp32m">LD_Fp32m</a>:</td></tr>
<tr><th id="6552">6552</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp64m" title='llvm::X86::LD_Fp64m' data-ref="llvm::X86::LD_Fp64m" data-ref-filename="llvm..X86..LD_Fp64m">LD_Fp64m</a>:</td></tr>
<tr><th id="6553">6553</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp80m" title='llvm::X86::LD_Fp80m' data-ref="llvm::X86::LD_Fp80m" data-ref-filename="llvm..X86..LD_Fp80m">LD_Fp80m</a>:</td></tr>
<tr><th id="6554">6554</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm" title='llvm::X86::MOVSSrm' data-ref="llvm::X86::MOVSSrm" data-ref-filename="llvm..X86..MOVSSrm">MOVSSrm</a>:</td></tr>
<tr><th id="6555">6555</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm_alt" title='llvm::X86::MOVSSrm_alt' data-ref="llvm::X86::MOVSSrm_alt" data-ref-filename="llvm..X86..MOVSSrm_alt">MOVSSrm_alt</a>:</td></tr>
<tr><th id="6556">6556</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm" title='llvm::X86::MOVSDrm' data-ref="llvm::X86::MOVSDrm" data-ref-filename="llvm..X86..MOVSDrm">MOVSDrm</a>:</td></tr>
<tr><th id="6557">6557</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm_alt" title='llvm::X86::MOVSDrm_alt' data-ref="llvm::X86::MOVSDrm_alt" data-ref-filename="llvm..X86..MOVSDrm_alt">MOVSDrm_alt</a>:</td></tr>
<tr><th id="6558">6558</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVD64rm" title='llvm::X86::MMX_MOVD64rm' data-ref="llvm::X86::MMX_MOVD64rm" data-ref-filename="llvm..X86..MMX_MOVD64rm">MMX_MOVD64rm</a>:</td></tr>
<tr><th id="6559">6559</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVQ64rm" title='llvm::X86::MMX_MOVQ64rm' data-ref="llvm::X86::MMX_MOVQ64rm" data-ref-filename="llvm..X86..MMX_MOVQ64rm">MMX_MOVQ64rm</a>:</td></tr>
<tr><th id="6560">6560</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPSrm" title='llvm::X86::MOVAPSrm' data-ref="llvm::X86::MOVAPSrm" data-ref-filename="llvm..X86..MOVAPSrm">MOVAPSrm</a>:</td></tr>
<tr><th id="6561">6561</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPSrm" title='llvm::X86::MOVUPSrm' data-ref="llvm::X86::MOVUPSrm" data-ref-filename="llvm..X86..MOVUPSrm">MOVUPSrm</a>:</td></tr>
<tr><th id="6562">6562</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPDrm" title='llvm::X86::MOVAPDrm' data-ref="llvm::X86::MOVAPDrm" data-ref-filename="llvm..X86..MOVAPDrm">MOVAPDrm</a>:</td></tr>
<tr><th id="6563">6563</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPDrm" title='llvm::X86::MOVUPDrm' data-ref="llvm::X86::MOVUPDrm" data-ref-filename="llvm..X86..MOVUPDrm">MOVUPDrm</a>:</td></tr>
<tr><th id="6564">6564</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQArm" title='llvm::X86::MOVDQArm' data-ref="llvm::X86::MOVDQArm" data-ref-filename="llvm..X86..MOVDQArm">MOVDQArm</a>:</td></tr>
<tr><th id="6565">6565</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQUrm" title='llvm::X86::MOVDQUrm' data-ref="llvm::X86::MOVDQUrm" data-ref-filename="llvm..X86..MOVDQUrm">MOVDQUrm</a>:</td></tr>
<tr><th id="6566">6566</th><td>  <i>// AVX load instructions</i></td></tr>
<tr><th id="6567">6567</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm" title='llvm::X86::VMOVSSrm' data-ref="llvm::X86::VMOVSSrm" data-ref-filename="llvm..X86..VMOVSSrm">VMOVSSrm</a>:</td></tr>
<tr><th id="6568">6568</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm_alt" title='llvm::X86::VMOVSSrm_alt' data-ref="llvm::X86::VMOVSSrm_alt" data-ref-filename="llvm..X86..VMOVSSrm_alt">VMOVSSrm_alt</a>:</td></tr>
<tr><th id="6569">6569</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm" title='llvm::X86::VMOVSDrm' data-ref="llvm::X86::VMOVSDrm" data-ref-filename="llvm..X86..VMOVSDrm">VMOVSDrm</a>:</td></tr>
<tr><th id="6570">6570</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm_alt" title='llvm::X86::VMOVSDrm_alt' data-ref="llvm::X86::VMOVSDrm_alt" data-ref-filename="llvm..X86..VMOVSDrm_alt">VMOVSDrm_alt</a>:</td></tr>
<tr><th id="6571">6571</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrm" title='llvm::X86::VMOVAPSrm' data-ref="llvm::X86::VMOVAPSrm" data-ref-filename="llvm..X86..VMOVAPSrm">VMOVAPSrm</a>:</td></tr>
<tr><th id="6572">6572</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSrm" title='llvm::X86::VMOVUPSrm' data-ref="llvm::X86::VMOVUPSrm" data-ref-filename="llvm..X86..VMOVUPSrm">VMOVUPSrm</a>:</td></tr>
<tr><th id="6573">6573</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDrm" title='llvm::X86::VMOVAPDrm' data-ref="llvm::X86::VMOVAPDrm" data-ref-filename="llvm..X86..VMOVAPDrm">VMOVAPDrm</a>:</td></tr>
<tr><th id="6574">6574</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDrm" title='llvm::X86::VMOVUPDrm' data-ref="llvm::X86::VMOVUPDrm" data-ref-filename="llvm..X86..VMOVUPDrm">VMOVUPDrm</a>:</td></tr>
<tr><th id="6575">6575</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQArm" title='llvm::X86::VMOVDQArm' data-ref="llvm::X86::VMOVDQArm" data-ref-filename="llvm..X86..VMOVDQArm">VMOVDQArm</a>:</td></tr>
<tr><th id="6576">6576</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUrm" title='llvm::X86::VMOVDQUrm' data-ref="llvm::X86::VMOVDQUrm" data-ref-filename="llvm..X86..VMOVDQUrm">VMOVDQUrm</a>:</td></tr>
<tr><th id="6577">6577</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrm" title='llvm::X86::VMOVAPSYrm' data-ref="llvm::X86::VMOVAPSYrm" data-ref-filename="llvm..X86..VMOVAPSYrm">VMOVAPSYrm</a>:</td></tr>
<tr><th id="6578">6578</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYrm" title='llvm::X86::VMOVUPSYrm' data-ref="llvm::X86::VMOVUPSYrm" data-ref-filename="llvm..X86..VMOVUPSYrm">VMOVUPSYrm</a>:</td></tr>
<tr><th id="6579">6579</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDYrm" title='llvm::X86::VMOVAPDYrm' data-ref="llvm::X86::VMOVAPDYrm" data-ref-filename="llvm..X86..VMOVAPDYrm">VMOVAPDYrm</a>:</td></tr>
<tr><th id="6580">6580</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDYrm" title='llvm::X86::VMOVUPDYrm' data-ref="llvm::X86::VMOVUPDYrm" data-ref-filename="llvm..X86..VMOVUPDYrm">VMOVUPDYrm</a>:</td></tr>
<tr><th id="6581">6581</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAYrm" title='llvm::X86::VMOVDQAYrm' data-ref="llvm::X86::VMOVDQAYrm" data-ref-filename="llvm..X86..VMOVDQAYrm">VMOVDQAYrm</a>:</td></tr>
<tr><th id="6582">6582</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUYrm" title='llvm::X86::VMOVDQUYrm' data-ref="llvm::X86::VMOVDQUYrm" data-ref-filename="llvm..X86..VMOVDQUYrm">VMOVDQUYrm</a>:</td></tr>
<tr><th id="6583">6583</th><td>  <i>// AVX512 load instructions</i></td></tr>
<tr><th id="6584">6584</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm" title='llvm::X86::VMOVSSZrm' data-ref="llvm::X86::VMOVSSZrm" data-ref-filename="llvm..X86..VMOVSSZrm">VMOVSSZrm</a>:</td></tr>
<tr><th id="6585">6585</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm_alt" title='llvm::X86::VMOVSSZrm_alt' data-ref="llvm::X86::VMOVSSZrm_alt" data-ref-filename="llvm..X86..VMOVSSZrm_alt">VMOVSSZrm_alt</a>:</td></tr>
<tr><th id="6586">6586</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm" title='llvm::X86::VMOVSDZrm' data-ref="llvm::X86::VMOVSDZrm" data-ref-filename="llvm..X86..VMOVSDZrm">VMOVSDZrm</a>:</td></tr>
<tr><th id="6587">6587</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm_alt" title='llvm::X86::VMOVSDZrm_alt' data-ref="llvm::X86::VMOVSDZrm_alt" data-ref-filename="llvm..X86..VMOVSDZrm_alt">VMOVSDZrm_alt</a>:</td></tr>
<tr><th id="6588">6588</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm" title='llvm::X86::VMOVAPSZ128rm' data-ref="llvm::X86::VMOVAPSZ128rm" data-ref-filename="llvm..X86..VMOVAPSZ128rm">VMOVAPSZ128rm</a>:</td></tr>
<tr><th id="6589">6589</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm" title='llvm::X86::VMOVUPSZ128rm' data-ref="llvm::X86::VMOVUPSZ128rm" data-ref-filename="llvm..X86..VMOVUPSZ128rm">VMOVUPSZ128rm</a>:</td></tr>
<tr><th id="6590">6590</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm_NOVLX" title='llvm::X86::VMOVAPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ128rm_NOVLX">VMOVAPSZ128rm_NOVLX</a>:</td></tr>
<tr><th id="6591">6591</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm_NOVLX" title='llvm::X86::VMOVUPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ128rm_NOVLX">VMOVUPSZ128rm_NOVLX</a>:</td></tr>
<tr><th id="6592">6592</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128rm" title='llvm::X86::VMOVAPDZ128rm' data-ref="llvm::X86::VMOVAPDZ128rm" data-ref-filename="llvm..X86..VMOVAPDZ128rm">VMOVAPDZ128rm</a>:</td></tr>
<tr><th id="6593">6593</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ128rm" title='llvm::X86::VMOVUPDZ128rm' data-ref="llvm::X86::VMOVUPDZ128rm" data-ref-filename="llvm..X86..VMOVUPDZ128rm">VMOVUPDZ128rm</a>:</td></tr>
<tr><th id="6594">6594</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z128rm" title='llvm::X86::VMOVDQU8Z128rm' data-ref="llvm::X86::VMOVDQU8Z128rm" data-ref-filename="llvm..X86..VMOVDQU8Z128rm">VMOVDQU8Z128rm</a>:</td></tr>
<tr><th id="6595">6595</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z128rm" title='llvm::X86::VMOVDQU16Z128rm' data-ref="llvm::X86::VMOVDQU16Z128rm" data-ref-filename="llvm..X86..VMOVDQU16Z128rm">VMOVDQU16Z128rm</a>:</td></tr>
<tr><th id="6596">6596</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128rm" title='llvm::X86::VMOVDQA32Z128rm' data-ref="llvm::X86::VMOVDQA32Z128rm" data-ref-filename="llvm..X86..VMOVDQA32Z128rm">VMOVDQA32Z128rm</a>:</td></tr>
<tr><th id="6597">6597</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z128rm" title='llvm::X86::VMOVDQU32Z128rm' data-ref="llvm::X86::VMOVDQU32Z128rm" data-ref-filename="llvm..X86..VMOVDQU32Z128rm">VMOVDQU32Z128rm</a>:</td></tr>
<tr><th id="6598">6598</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128rm" title='llvm::X86::VMOVDQA64Z128rm' data-ref="llvm::X86::VMOVDQA64Z128rm" data-ref-filename="llvm..X86..VMOVDQA64Z128rm">VMOVDQA64Z128rm</a>:</td></tr>
<tr><th id="6599">6599</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z128rm" title='llvm::X86::VMOVDQU64Z128rm' data-ref="llvm::X86::VMOVDQU64Z128rm" data-ref-filename="llvm..X86..VMOVDQU64Z128rm">VMOVDQU64Z128rm</a>:</td></tr>
<tr><th id="6600">6600</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm" title='llvm::X86::VMOVAPSZ256rm' data-ref="llvm::X86::VMOVAPSZ256rm" data-ref-filename="llvm..X86..VMOVAPSZ256rm">VMOVAPSZ256rm</a>:</td></tr>
<tr><th id="6601">6601</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm" title='llvm::X86::VMOVUPSZ256rm' data-ref="llvm::X86::VMOVUPSZ256rm" data-ref-filename="llvm..X86..VMOVUPSZ256rm">VMOVUPSZ256rm</a>:</td></tr>
<tr><th id="6602">6602</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm_NOVLX" title='llvm::X86::VMOVAPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ256rm_NOVLX">VMOVAPSZ256rm_NOVLX</a>:</td></tr>
<tr><th id="6603">6603</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm_NOVLX" title='llvm::X86::VMOVUPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ256rm_NOVLX">VMOVUPSZ256rm_NOVLX</a>:</td></tr>
<tr><th id="6604">6604</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256rm" title='llvm::X86::VMOVAPDZ256rm' data-ref="llvm::X86::VMOVAPDZ256rm" data-ref-filename="llvm..X86..VMOVAPDZ256rm">VMOVAPDZ256rm</a>:</td></tr>
<tr><th id="6605">6605</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ256rm" title='llvm::X86::VMOVUPDZ256rm' data-ref="llvm::X86::VMOVUPDZ256rm" data-ref-filename="llvm..X86..VMOVUPDZ256rm">VMOVUPDZ256rm</a>:</td></tr>
<tr><th id="6606">6606</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z256rm" title='llvm::X86::VMOVDQU8Z256rm' data-ref="llvm::X86::VMOVDQU8Z256rm" data-ref-filename="llvm..X86..VMOVDQU8Z256rm">VMOVDQU8Z256rm</a>:</td></tr>
<tr><th id="6607">6607</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z256rm" title='llvm::X86::VMOVDQU16Z256rm' data-ref="llvm::X86::VMOVDQU16Z256rm" data-ref-filename="llvm..X86..VMOVDQU16Z256rm">VMOVDQU16Z256rm</a>:</td></tr>
<tr><th id="6608">6608</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256rm" title='llvm::X86::VMOVDQA32Z256rm' data-ref="llvm::X86::VMOVDQA32Z256rm" data-ref-filename="llvm..X86..VMOVDQA32Z256rm">VMOVDQA32Z256rm</a>:</td></tr>
<tr><th id="6609">6609</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z256rm" title='llvm::X86::VMOVDQU32Z256rm' data-ref="llvm::X86::VMOVDQU32Z256rm" data-ref-filename="llvm..X86..VMOVDQU32Z256rm">VMOVDQU32Z256rm</a>:</td></tr>
<tr><th id="6610">6610</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256rm" title='llvm::X86::VMOVDQA64Z256rm' data-ref="llvm::X86::VMOVDQA64Z256rm" data-ref-filename="llvm..X86..VMOVDQA64Z256rm">VMOVDQA64Z256rm</a>:</td></tr>
<tr><th id="6611">6611</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z256rm" title='llvm::X86::VMOVDQU64Z256rm' data-ref="llvm::X86::VMOVDQU64Z256rm" data-ref-filename="llvm..X86..VMOVDQU64Z256rm">VMOVDQU64Z256rm</a>:</td></tr>
<tr><th id="6612">6612</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrm" title='llvm::X86::VMOVAPSZrm' data-ref="llvm::X86::VMOVAPSZrm" data-ref-filename="llvm..X86..VMOVAPSZrm">VMOVAPSZrm</a>:</td></tr>
<tr><th id="6613">6613</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZrm" title='llvm::X86::VMOVUPSZrm' data-ref="llvm::X86::VMOVUPSZrm" data-ref-filename="llvm..X86..VMOVUPSZrm">VMOVUPSZrm</a>:</td></tr>
<tr><th id="6614">6614</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZrm" title='llvm::X86::VMOVAPDZrm' data-ref="llvm::X86::VMOVAPDZrm" data-ref-filename="llvm..X86..VMOVAPDZrm">VMOVAPDZrm</a>:</td></tr>
<tr><th id="6615">6615</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZrm" title='llvm::X86::VMOVUPDZrm' data-ref="llvm::X86::VMOVUPDZrm" data-ref-filename="llvm..X86..VMOVUPDZrm">VMOVUPDZrm</a>:</td></tr>
<tr><th id="6616">6616</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Zrm" title='llvm::X86::VMOVDQU8Zrm' data-ref="llvm::X86::VMOVDQU8Zrm" data-ref-filename="llvm..X86..VMOVDQU8Zrm">VMOVDQU8Zrm</a>:</td></tr>
<tr><th id="6617">6617</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Zrm" title='llvm::X86::VMOVDQU16Zrm' data-ref="llvm::X86::VMOVDQU16Zrm" data-ref-filename="llvm..X86..VMOVDQU16Zrm">VMOVDQU16Zrm</a>:</td></tr>
<tr><th id="6618">6618</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zrm" title='llvm::X86::VMOVDQA32Zrm' data-ref="llvm::X86::VMOVDQA32Zrm" data-ref-filename="llvm..X86..VMOVDQA32Zrm">VMOVDQA32Zrm</a>:</td></tr>
<tr><th id="6619">6619</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Zrm" title='llvm::X86::VMOVDQU32Zrm' data-ref="llvm::X86::VMOVDQU32Zrm" data-ref-filename="llvm..X86..VMOVDQU32Zrm">VMOVDQU32Zrm</a>:</td></tr>
<tr><th id="6620">6620</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zrm" title='llvm::X86::VMOVDQA64Zrm' data-ref="llvm::X86::VMOVDQA64Zrm" data-ref-filename="llvm..X86..VMOVDQA64Zrm">VMOVDQA64Zrm</a>:</td></tr>
<tr><th id="6621">6621</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Zrm" title='llvm::X86::VMOVDQU64Zrm' data-ref="llvm::X86::VMOVDQU64Zrm" data-ref-filename="llvm..X86..VMOVDQU64Zrm">VMOVDQU64Zrm</a>:</td></tr>
<tr><th id="6622">6622</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVBkm" title='llvm::X86::KMOVBkm' data-ref="llvm::X86::KMOVBkm" data-ref-filename="llvm..X86..KMOVBkm">KMOVBkm</a>:</td></tr>
<tr><th id="6623">6623</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVWkm" title='llvm::X86::KMOVWkm' data-ref="llvm::X86::KMOVWkm" data-ref-filename="llvm..X86..KMOVWkm">KMOVWkm</a>:</td></tr>
<tr><th id="6624">6624</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVDkm" title='llvm::X86::KMOVDkm' data-ref="llvm::X86::KMOVDkm" data-ref-filename="llvm..X86..KMOVDkm">KMOVDkm</a>:</td></tr>
<tr><th id="6625">6625</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVQkm" title='llvm::X86::KMOVQkm' data-ref="llvm::X86::KMOVQkm" data-ref-filename="llvm..X86..KMOVQkm">KMOVQkm</a>:</td></tr>
<tr><th id="6626">6626</th><td>    <b>break</b>;</td></tr>
<tr><th id="6627">6627</th><td>  }</td></tr>
<tr><th id="6628">6628</th><td>  <b>switch</b> (<a class="local col2 ref" href="#892Opc2" title='Opc2' data-ref="892Opc2" data-ref-filename="892Opc2">Opc2</a>) {</td></tr>
<tr><th id="6629">6629</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6630">6630</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rm" title='llvm::X86::MOV8rm' data-ref="llvm::X86::MOV8rm" data-ref-filename="llvm..X86..MOV8rm">MOV8rm</a>:</td></tr>
<tr><th id="6631">6631</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rm" title='llvm::X86::MOV16rm' data-ref="llvm::X86::MOV16rm" data-ref-filename="llvm..X86..MOV16rm">MOV16rm</a>:</td></tr>
<tr><th id="6632">6632</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rm" title='llvm::X86::MOV32rm' data-ref="llvm::X86::MOV32rm" data-ref-filename="llvm..X86..MOV32rm">MOV32rm</a>:</td></tr>
<tr><th id="6633">6633</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rm" title='llvm::X86::MOV64rm' data-ref="llvm::X86::MOV64rm" data-ref-filename="llvm..X86..MOV64rm">MOV64rm</a>:</td></tr>
<tr><th id="6634">6634</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp32m" title='llvm::X86::LD_Fp32m' data-ref="llvm::X86::LD_Fp32m" data-ref-filename="llvm..X86..LD_Fp32m">LD_Fp32m</a>:</td></tr>
<tr><th id="6635">6635</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp64m" title='llvm::X86::LD_Fp64m' data-ref="llvm::X86::LD_Fp64m" data-ref-filename="llvm..X86..LD_Fp64m">LD_Fp64m</a>:</td></tr>
<tr><th id="6636">6636</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp80m" title='llvm::X86::LD_Fp80m' data-ref="llvm::X86::LD_Fp80m" data-ref-filename="llvm..X86..LD_Fp80m">LD_Fp80m</a>:</td></tr>
<tr><th id="6637">6637</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm" title='llvm::X86::MOVSSrm' data-ref="llvm::X86::MOVSSrm" data-ref-filename="llvm..X86..MOVSSrm">MOVSSrm</a>:</td></tr>
<tr><th id="6638">6638</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm_alt" title='llvm::X86::MOVSSrm_alt' data-ref="llvm::X86::MOVSSrm_alt" data-ref-filename="llvm..X86..MOVSSrm_alt">MOVSSrm_alt</a>:</td></tr>
<tr><th id="6639">6639</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm" title='llvm::X86::MOVSDrm' data-ref="llvm::X86::MOVSDrm" data-ref-filename="llvm..X86..MOVSDrm">MOVSDrm</a>:</td></tr>
<tr><th id="6640">6640</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm_alt" title='llvm::X86::MOVSDrm_alt' data-ref="llvm::X86::MOVSDrm_alt" data-ref-filename="llvm..X86..MOVSDrm_alt">MOVSDrm_alt</a>:</td></tr>
<tr><th id="6641">6641</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVD64rm" title='llvm::X86::MMX_MOVD64rm' data-ref="llvm::X86::MMX_MOVD64rm" data-ref-filename="llvm..X86..MMX_MOVD64rm">MMX_MOVD64rm</a>:</td></tr>
<tr><th id="6642">6642</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVQ64rm" title='llvm::X86::MMX_MOVQ64rm' data-ref="llvm::X86::MMX_MOVQ64rm" data-ref-filename="llvm..X86..MMX_MOVQ64rm">MMX_MOVQ64rm</a>:</td></tr>
<tr><th id="6643">6643</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPSrm" title='llvm::X86::MOVAPSrm' data-ref="llvm::X86::MOVAPSrm" data-ref-filename="llvm..X86..MOVAPSrm">MOVAPSrm</a>:</td></tr>
<tr><th id="6644">6644</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPSrm" title='llvm::X86::MOVUPSrm' data-ref="llvm::X86::MOVUPSrm" data-ref-filename="llvm..X86..MOVUPSrm">MOVUPSrm</a>:</td></tr>
<tr><th id="6645">6645</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPDrm" title='llvm::X86::MOVAPDrm' data-ref="llvm::X86::MOVAPDrm" data-ref-filename="llvm..X86..MOVAPDrm">MOVAPDrm</a>:</td></tr>
<tr><th id="6646">6646</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPDrm" title='llvm::X86::MOVUPDrm' data-ref="llvm::X86::MOVUPDrm" data-ref-filename="llvm..X86..MOVUPDrm">MOVUPDrm</a>:</td></tr>
<tr><th id="6647">6647</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQArm" title='llvm::X86::MOVDQArm' data-ref="llvm::X86::MOVDQArm" data-ref-filename="llvm..X86..MOVDQArm">MOVDQArm</a>:</td></tr>
<tr><th id="6648">6648</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQUrm" title='llvm::X86::MOVDQUrm' data-ref="llvm::X86::MOVDQUrm" data-ref-filename="llvm..X86..MOVDQUrm">MOVDQUrm</a>:</td></tr>
<tr><th id="6649">6649</th><td>  <i>// AVX load instructions</i></td></tr>
<tr><th id="6650">6650</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm" title='llvm::X86::VMOVSSrm' data-ref="llvm::X86::VMOVSSrm" data-ref-filename="llvm..X86..VMOVSSrm">VMOVSSrm</a>:</td></tr>
<tr><th id="6651">6651</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm_alt" title='llvm::X86::VMOVSSrm_alt' data-ref="llvm::X86::VMOVSSrm_alt" data-ref-filename="llvm..X86..VMOVSSrm_alt">VMOVSSrm_alt</a>:</td></tr>
<tr><th id="6652">6652</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm" title='llvm::X86::VMOVSDrm' data-ref="llvm::X86::VMOVSDrm" data-ref-filename="llvm..X86..VMOVSDrm">VMOVSDrm</a>:</td></tr>
<tr><th id="6653">6653</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm_alt" title='llvm::X86::VMOVSDrm_alt' data-ref="llvm::X86::VMOVSDrm_alt" data-ref-filename="llvm..X86..VMOVSDrm_alt">VMOVSDrm_alt</a>:</td></tr>
<tr><th id="6654">6654</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrm" title='llvm::X86::VMOVAPSrm' data-ref="llvm::X86::VMOVAPSrm" data-ref-filename="llvm..X86..VMOVAPSrm">VMOVAPSrm</a>:</td></tr>
<tr><th id="6655">6655</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSrm" title='llvm::X86::VMOVUPSrm' data-ref="llvm::X86::VMOVUPSrm" data-ref-filename="llvm..X86..VMOVUPSrm">VMOVUPSrm</a>:</td></tr>
<tr><th id="6656">6656</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDrm" title='llvm::X86::VMOVAPDrm' data-ref="llvm::X86::VMOVAPDrm" data-ref-filename="llvm..X86..VMOVAPDrm">VMOVAPDrm</a>:</td></tr>
<tr><th id="6657">6657</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDrm" title='llvm::X86::VMOVUPDrm' data-ref="llvm::X86::VMOVUPDrm" data-ref-filename="llvm..X86..VMOVUPDrm">VMOVUPDrm</a>:</td></tr>
<tr><th id="6658">6658</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQArm" title='llvm::X86::VMOVDQArm' data-ref="llvm::X86::VMOVDQArm" data-ref-filename="llvm..X86..VMOVDQArm">VMOVDQArm</a>:</td></tr>
<tr><th id="6659">6659</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUrm" title='llvm::X86::VMOVDQUrm' data-ref="llvm::X86::VMOVDQUrm" data-ref-filename="llvm..X86..VMOVDQUrm">VMOVDQUrm</a>:</td></tr>
<tr><th id="6660">6660</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrm" title='llvm::X86::VMOVAPSYrm' data-ref="llvm::X86::VMOVAPSYrm" data-ref-filename="llvm..X86..VMOVAPSYrm">VMOVAPSYrm</a>:</td></tr>
<tr><th id="6661">6661</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYrm" title='llvm::X86::VMOVUPSYrm' data-ref="llvm::X86::VMOVUPSYrm" data-ref-filename="llvm..X86..VMOVUPSYrm">VMOVUPSYrm</a>:</td></tr>
<tr><th id="6662">6662</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDYrm" title='llvm::X86::VMOVAPDYrm' data-ref="llvm::X86::VMOVAPDYrm" data-ref-filename="llvm..X86..VMOVAPDYrm">VMOVAPDYrm</a>:</td></tr>
<tr><th id="6663">6663</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDYrm" title='llvm::X86::VMOVUPDYrm' data-ref="llvm::X86::VMOVUPDYrm" data-ref-filename="llvm..X86..VMOVUPDYrm">VMOVUPDYrm</a>:</td></tr>
<tr><th id="6664">6664</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAYrm" title='llvm::X86::VMOVDQAYrm' data-ref="llvm::X86::VMOVDQAYrm" data-ref-filename="llvm..X86..VMOVDQAYrm">VMOVDQAYrm</a>:</td></tr>
<tr><th id="6665">6665</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUYrm" title='llvm::X86::VMOVDQUYrm' data-ref="llvm::X86::VMOVDQUYrm" data-ref-filename="llvm..X86..VMOVDQUYrm">VMOVDQUYrm</a>:</td></tr>
<tr><th id="6666">6666</th><td>  <i>// AVX512 load instructions</i></td></tr>
<tr><th id="6667">6667</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm" title='llvm::X86::VMOVSSZrm' data-ref="llvm::X86::VMOVSSZrm" data-ref-filename="llvm..X86..VMOVSSZrm">VMOVSSZrm</a>:</td></tr>
<tr><th id="6668">6668</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm_alt" title='llvm::X86::VMOVSSZrm_alt' data-ref="llvm::X86::VMOVSSZrm_alt" data-ref-filename="llvm..X86..VMOVSSZrm_alt">VMOVSSZrm_alt</a>:</td></tr>
<tr><th id="6669">6669</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm" title='llvm::X86::VMOVSDZrm' data-ref="llvm::X86::VMOVSDZrm" data-ref-filename="llvm..X86..VMOVSDZrm">VMOVSDZrm</a>:</td></tr>
<tr><th id="6670">6670</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm_alt" title='llvm::X86::VMOVSDZrm_alt' data-ref="llvm::X86::VMOVSDZrm_alt" data-ref-filename="llvm..X86..VMOVSDZrm_alt">VMOVSDZrm_alt</a>:</td></tr>
<tr><th id="6671">6671</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm" title='llvm::X86::VMOVAPSZ128rm' data-ref="llvm::X86::VMOVAPSZ128rm" data-ref-filename="llvm..X86..VMOVAPSZ128rm">VMOVAPSZ128rm</a>:</td></tr>
<tr><th id="6672">6672</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm" title='llvm::X86::VMOVUPSZ128rm' data-ref="llvm::X86::VMOVUPSZ128rm" data-ref-filename="llvm..X86..VMOVUPSZ128rm">VMOVUPSZ128rm</a>:</td></tr>
<tr><th id="6673">6673</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm_NOVLX" title='llvm::X86::VMOVAPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ128rm_NOVLX">VMOVAPSZ128rm_NOVLX</a>:</td></tr>
<tr><th id="6674">6674</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm_NOVLX" title='llvm::X86::VMOVUPSZ128rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ128rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ128rm_NOVLX">VMOVUPSZ128rm_NOVLX</a>:</td></tr>
<tr><th id="6675">6675</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128rm" title='llvm::X86::VMOVAPDZ128rm' data-ref="llvm::X86::VMOVAPDZ128rm" data-ref-filename="llvm..X86..VMOVAPDZ128rm">VMOVAPDZ128rm</a>:</td></tr>
<tr><th id="6676">6676</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ128rm" title='llvm::X86::VMOVUPDZ128rm' data-ref="llvm::X86::VMOVUPDZ128rm" data-ref-filename="llvm..X86..VMOVUPDZ128rm">VMOVUPDZ128rm</a>:</td></tr>
<tr><th id="6677">6677</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z128rm" title='llvm::X86::VMOVDQU8Z128rm' data-ref="llvm::X86::VMOVDQU8Z128rm" data-ref-filename="llvm..X86..VMOVDQU8Z128rm">VMOVDQU8Z128rm</a>:</td></tr>
<tr><th id="6678">6678</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z128rm" title='llvm::X86::VMOVDQU16Z128rm' data-ref="llvm::X86::VMOVDQU16Z128rm" data-ref-filename="llvm..X86..VMOVDQU16Z128rm">VMOVDQU16Z128rm</a>:</td></tr>
<tr><th id="6679">6679</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128rm" title='llvm::X86::VMOVDQA32Z128rm' data-ref="llvm::X86::VMOVDQA32Z128rm" data-ref-filename="llvm..X86..VMOVDQA32Z128rm">VMOVDQA32Z128rm</a>:</td></tr>
<tr><th id="6680">6680</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z128rm" title='llvm::X86::VMOVDQU32Z128rm' data-ref="llvm::X86::VMOVDQU32Z128rm" data-ref-filename="llvm..X86..VMOVDQU32Z128rm">VMOVDQU32Z128rm</a>:</td></tr>
<tr><th id="6681">6681</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128rm" title='llvm::X86::VMOVDQA64Z128rm' data-ref="llvm::X86::VMOVDQA64Z128rm" data-ref-filename="llvm..X86..VMOVDQA64Z128rm">VMOVDQA64Z128rm</a>:</td></tr>
<tr><th id="6682">6682</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z128rm" title='llvm::X86::VMOVDQU64Z128rm' data-ref="llvm::X86::VMOVDQU64Z128rm" data-ref-filename="llvm..X86..VMOVDQU64Z128rm">VMOVDQU64Z128rm</a>:</td></tr>
<tr><th id="6683">6683</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm" title='llvm::X86::VMOVAPSZ256rm' data-ref="llvm::X86::VMOVAPSZ256rm" data-ref-filename="llvm..X86..VMOVAPSZ256rm">VMOVAPSZ256rm</a>:</td></tr>
<tr><th id="6684">6684</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm" title='llvm::X86::VMOVUPSZ256rm' data-ref="llvm::X86::VMOVUPSZ256rm" data-ref-filename="llvm..X86..VMOVUPSZ256rm">VMOVUPSZ256rm</a>:</td></tr>
<tr><th id="6685">6685</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm_NOVLX" title='llvm::X86::VMOVAPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVAPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVAPSZ256rm_NOVLX">VMOVAPSZ256rm_NOVLX</a>:</td></tr>
<tr><th id="6686">6686</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm_NOVLX" title='llvm::X86::VMOVUPSZ256rm_NOVLX' data-ref="llvm::X86::VMOVUPSZ256rm_NOVLX" data-ref-filename="llvm..X86..VMOVUPSZ256rm_NOVLX">VMOVUPSZ256rm_NOVLX</a>:</td></tr>
<tr><th id="6687">6687</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256rm" title='llvm::X86::VMOVAPDZ256rm' data-ref="llvm::X86::VMOVAPDZ256rm" data-ref-filename="llvm..X86..VMOVAPDZ256rm">VMOVAPDZ256rm</a>:</td></tr>
<tr><th id="6688">6688</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ256rm" title='llvm::X86::VMOVUPDZ256rm' data-ref="llvm::X86::VMOVUPDZ256rm" data-ref-filename="llvm..X86..VMOVUPDZ256rm">VMOVUPDZ256rm</a>:</td></tr>
<tr><th id="6689">6689</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Z256rm" title='llvm::X86::VMOVDQU8Z256rm' data-ref="llvm::X86::VMOVDQU8Z256rm" data-ref-filename="llvm..X86..VMOVDQU8Z256rm">VMOVDQU8Z256rm</a>:</td></tr>
<tr><th id="6690">6690</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Z256rm" title='llvm::X86::VMOVDQU16Z256rm' data-ref="llvm::X86::VMOVDQU16Z256rm" data-ref-filename="llvm..X86..VMOVDQU16Z256rm">VMOVDQU16Z256rm</a>:</td></tr>
<tr><th id="6691">6691</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256rm" title='llvm::X86::VMOVDQA32Z256rm' data-ref="llvm::X86::VMOVDQA32Z256rm" data-ref-filename="llvm..X86..VMOVDQA32Z256rm">VMOVDQA32Z256rm</a>:</td></tr>
<tr><th id="6692">6692</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z256rm" title='llvm::X86::VMOVDQU32Z256rm' data-ref="llvm::X86::VMOVDQU32Z256rm" data-ref-filename="llvm..X86..VMOVDQU32Z256rm">VMOVDQU32Z256rm</a>:</td></tr>
<tr><th id="6693">6693</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256rm" title='llvm::X86::VMOVDQA64Z256rm' data-ref="llvm::X86::VMOVDQA64Z256rm" data-ref-filename="llvm..X86..VMOVDQA64Z256rm">VMOVDQA64Z256rm</a>:</td></tr>
<tr><th id="6694">6694</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z256rm" title='llvm::X86::VMOVDQU64Z256rm' data-ref="llvm::X86::VMOVDQU64Z256rm" data-ref-filename="llvm..X86..VMOVDQU64Z256rm">VMOVDQU64Z256rm</a>:</td></tr>
<tr><th id="6695">6695</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrm" title='llvm::X86::VMOVAPSZrm' data-ref="llvm::X86::VMOVAPSZrm" data-ref-filename="llvm..X86..VMOVAPSZrm">VMOVAPSZrm</a>:</td></tr>
<tr><th id="6696">6696</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZrm" title='llvm::X86::VMOVUPSZrm' data-ref="llvm::X86::VMOVUPSZrm" data-ref-filename="llvm..X86..VMOVUPSZrm">VMOVUPSZrm</a>:</td></tr>
<tr><th id="6697">6697</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZrm" title='llvm::X86::VMOVAPDZrm' data-ref="llvm::X86::VMOVAPDZrm" data-ref-filename="llvm..X86..VMOVAPDZrm">VMOVAPDZrm</a>:</td></tr>
<tr><th id="6698">6698</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZrm" title='llvm::X86::VMOVUPDZrm' data-ref="llvm::X86::VMOVUPDZrm" data-ref-filename="llvm..X86..VMOVUPDZrm">VMOVUPDZrm</a>:</td></tr>
<tr><th id="6699">6699</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU8Zrm" title='llvm::X86::VMOVDQU8Zrm' data-ref="llvm::X86::VMOVDQU8Zrm" data-ref-filename="llvm..X86..VMOVDQU8Zrm">VMOVDQU8Zrm</a>:</td></tr>
<tr><th id="6700">6700</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU16Zrm" title='llvm::X86::VMOVDQU16Zrm' data-ref="llvm::X86::VMOVDQU16Zrm" data-ref-filename="llvm..X86..VMOVDQU16Zrm">VMOVDQU16Zrm</a>:</td></tr>
<tr><th id="6701">6701</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zrm" title='llvm::X86::VMOVDQA32Zrm' data-ref="llvm::X86::VMOVDQA32Zrm" data-ref-filename="llvm..X86..VMOVDQA32Zrm">VMOVDQA32Zrm</a>:</td></tr>
<tr><th id="6702">6702</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Zrm" title='llvm::X86::VMOVDQU32Zrm' data-ref="llvm::X86::VMOVDQU32Zrm" data-ref-filename="llvm..X86..VMOVDQU32Zrm">VMOVDQU32Zrm</a>:</td></tr>
<tr><th id="6703">6703</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zrm" title='llvm::X86::VMOVDQA64Zrm' data-ref="llvm::X86::VMOVDQA64Zrm" data-ref-filename="llvm..X86..VMOVDQA64Zrm">VMOVDQA64Zrm</a>:</td></tr>
<tr><th id="6704">6704</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Zrm" title='llvm::X86::VMOVDQU64Zrm' data-ref="llvm::X86::VMOVDQU64Zrm" data-ref-filename="llvm..X86..VMOVDQU64Zrm">VMOVDQU64Zrm</a>:</td></tr>
<tr><th id="6705">6705</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVBkm" title='llvm::X86::KMOVBkm' data-ref="llvm::X86::KMOVBkm" data-ref-filename="llvm..X86..KMOVBkm">KMOVBkm</a>:</td></tr>
<tr><th id="6706">6706</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVWkm" title='llvm::X86::KMOVWkm' data-ref="llvm::X86::KMOVWkm" data-ref-filename="llvm..X86..KMOVWkm">KMOVWkm</a>:</td></tr>
<tr><th id="6707">6707</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVDkm" title='llvm::X86::KMOVDkm' data-ref="llvm::X86::KMOVDkm" data-ref-filename="llvm..X86..KMOVDkm">KMOVDkm</a>:</td></tr>
<tr><th id="6708">6708</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KMOVQkm" title='llvm::X86::KMOVQkm' data-ref="llvm::X86::KMOVQkm" data-ref-filename="llvm..X86..KMOVQkm">KMOVQkm</a>:</td></tr>
<tr><th id="6709">6709</th><td>    <b>break</b>;</td></tr>
<tr><th id="6710">6710</th><td>  }</td></tr>
<tr><th id="6711">6711</th><td></td></tr>
<tr><th id="6712">6712</th><td>  <i>// Lambda to check if both the loads have the same value for an operand index.</i></td></tr>
<tr><th id="6713">6713</th><td>  <em>auto</em> <dfn class="local col3 decl" id="893HasSameOp" title='HasSameOp' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/X86/X86InstrInfo.cpp:6713:20)' data-ref="893HasSameOp" data-ref-filename="893HasSameOp">HasSameOp</dfn> = [&amp;](<em>int</em> <dfn class="local col4 decl" id="894I" title='I' data-type='int' data-ref="894I" data-ref-filename="894I">I</dfn>) {</td></tr>
<tr><th id="6714">6714</th><td>    <b>return</b> <a class="local col7 ref" href="#887Load1" title='Load1' data-ref="887Load1" data-ref-filename="887Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#894I" title='I' data-ref="894I" data-ref-filename="894I">I</a>) <a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValueeqERKS0_" title='llvm::SDValue::operator==' data-ref="_ZNK4llvm7SDValueeqERKS0_" data-ref-filename="_ZNK4llvm7SDValueeqERKS0_">==</a> <a class="local col8 ref" href="#888Load2" title='Load2' data-ref="888Load2" data-ref-filename="888Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#894I" title='I' data-ref="894I" data-ref-filename="894I">I</a>);</td></tr>
<tr><th id="6715">6715</th><td>  };</td></tr>
<tr><th id="6716">6716</th><td></td></tr>
<tr><th id="6717">6717</th><td>  <i>// All operands except the displacement should match.</i></td></tr>
<tr><th id="6718">6718</th><td>  <b>if</b> (!<a class="local col3 ref" href="#893HasSameOp" title='HasSameOp' data-ref="893HasSameOp" data-ref-filename="893HasSameOp">HasSameOp</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi" title='llvm::X86InstrInfo::areLoadsFromSameBasePtr(llvm::SDNode *, llvm::SDNode *, int64_t &amp;, int64_t &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi" data-ref-filename="_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi">(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg" data-ref-filename="llvm..X86..AddrBaseReg">AddrBaseReg</a>)</a> || !<a class="local col3 ref" href="#893HasSameOp" title='HasSameOp' data-ref="893HasSameOp" data-ref-filename="893HasSameOp">HasSameOp</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi" title='llvm::X86InstrInfo::areLoadsFromSameBasePtr(llvm::SDNode *, llvm::SDNode *, int64_t &amp;, int64_t &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi" data-ref-filename="_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi">(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt" data-ref-filename="llvm..X86..AddrScaleAmt">AddrScaleAmt</a>)</a> ||</td></tr>
<tr><th id="6719">6719</th><td>      !<a class="local col3 ref" href="#893HasSameOp" title='HasSameOp' data-ref="893HasSameOp" data-ref-filename="893HasSameOp">HasSameOp</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi" title='llvm::X86InstrInfo::areLoadsFromSameBasePtr(llvm::SDNode *, llvm::SDNode *, int64_t &amp;, int64_t &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi" data-ref-filename="_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi">(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg" data-ref-filename="llvm..X86..AddrIndexReg">AddrIndexReg</a>)</a> || !<a class="local col3 ref" href="#893HasSameOp" title='HasSameOp' data-ref="893HasSameOp" data-ref-filename="893HasSameOp">HasSameOp</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi" title='llvm::X86InstrInfo::areLoadsFromSameBasePtr(llvm::SDNode *, llvm::SDNode *, int64_t &amp;, int64_t &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi" data-ref-filename="_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi">(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg" data-ref-filename="llvm..X86..AddrSegmentReg">AddrSegmentReg</a>)</a>)</td></tr>
<tr><th id="6720">6720</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6721">6721</th><td></td></tr>
<tr><th id="6722">6722</th><td>  <i>// Chain Operand must be the same.</i></td></tr>
<tr><th id="6723">6723</th><td>  <b>if</b> (!<a class="local col3 ref" href="#893HasSameOp" title='HasSameOp' data-ref="893HasSameOp" data-ref-filename="893HasSameOp">HasSameOp</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi" title='llvm::X86InstrInfo::areLoadsFromSameBasePtr(llvm::SDNode *, llvm::SDNode *, int64_t &amp;, int64_t &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi" data-ref-filename="_ZZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_ENK3$_1clEi">(<var>5</var>)</a>)</td></tr>
<tr><th id="6724">6724</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6725">6725</th><td></td></tr>
<tr><th id="6726">6726</th><td>  <i>// Now let's examine if the displacements are constants.</i></td></tr>
<tr><th id="6727">6727</th><td>  <em>auto</em> <dfn class="local col5 decl" id="895Disp1" title='Disp1' data-type='llvm::ConstantSDNode *' data-ref="895Disp1" data-ref-filename="895Disp1">Disp1</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_" data-ref-filename="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col7 ref" href="#887Load1" title='Load1' data-ref="887Load1" data-ref-filename="887Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>));</td></tr>
<tr><th id="6728">6728</th><td>  <em>auto</em> <dfn class="local col6 decl" id="896Disp2" title='Disp2' data-type='llvm::ConstantSDNode *' data-ref="896Disp2" data-ref-filename="896Disp2">Disp2</dfn> = <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castERKT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castERKT0_" data-ref-filename="_ZN4llvm8dyn_castERKT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::ConstantSDNode" title='llvm::ConstantSDNode' data-ref="llvm::ConstantSDNode" data-ref-filename="llvm..ConstantSDNode">ConstantSDNode</a>&gt;(<a class="local col8 ref" href="#888Load2" title='Load2' data-ref="888Load2" data-ref-filename="888Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode10getOperandEj" title='llvm::SDNode::getOperand' data-ref="_ZNK4llvm6SDNode10getOperandEj" data-ref-filename="_ZNK4llvm6SDNode10getOperandEj">getOperand</a>(<span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp" data-ref-filename="llvm..X86..AddrDisp">AddrDisp</a>));</td></tr>
<tr><th id="6729">6729</th><td>  <b>if</b> (!<a class="local col5 ref" href="#895Disp1" title='Disp1' data-ref="895Disp1" data-ref-filename="895Disp1">Disp1</a> || !<a class="local col6 ref" href="#896Disp2" title='Disp2' data-ref="896Disp2" data-ref-filename="896Disp2">Disp2</a>)</td></tr>
<tr><th id="6730">6730</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6731">6731</th><td></td></tr>
<tr><th id="6732">6732</th><td>  <a class="local col9 ref" href="#889Offset1" title='Offset1' data-ref="889Offset1" data-ref-filename="889Offset1">Offset1</a> = <a class="local col5 ref" href="#895Disp1" title='Disp1' data-ref="895Disp1" data-ref-filename="895Disp1">Disp1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="6733">6733</th><td>  <a class="local col0 ref" href="#890Offset2" title='Offset2' data-ref="890Offset2" data-ref-filename="890Offset2">Offset2</a> = <a class="local col6 ref" href="#896Disp2" title='Disp2' data-ref="896Disp2" data-ref-filename="896Disp2">Disp2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm14ConstantSDNode12getSExtValueEv" title='llvm::ConstantSDNode::getSExtValue' data-ref="_ZNK4llvm14ConstantSDNode12getSExtValueEv" data-ref-filename="_ZNK4llvm14ConstantSDNode12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="6734">6734</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6735">6735</th><td>}</td></tr>
<tr><th id="6736">6736</th><td></td></tr>
<tr><th id="6737">6737</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::X86InstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm12X86InstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" data-ref-filename="_ZNK4llvm12X86InstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col7 decl" id="897Load1" title='Load1' data-type='llvm::SDNode *' data-ref="897Load1" data-ref-filename="897Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col8 decl" id="898Load2" title='Load2' data-type='llvm::SDNode *' data-ref="898Load2" data-ref-filename="898Load2">Load2</dfn>,</td></tr>
<tr><th id="6738">6738</th><td>                                           <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="899Offset1" title='Offset1' data-type='int64_t' data-ref="899Offset1" data-ref-filename="899Offset1">Offset1</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="900Offset2" title='Offset2' data-type='int64_t' data-ref="900Offset2" data-ref-filename="900Offset2">Offset2</dfn>,</td></tr>
<tr><th id="6739">6739</th><td>                                           <em>unsigned</em> <dfn class="local col1 decl" id="901NumLoads" title='NumLoads' data-type='unsigned int' data-ref="901NumLoads" data-ref-filename="901NumLoads">NumLoads</dfn>) <em>const</em> {</td></tr>
<tr><th id="6740">6740</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset2 &gt; Offset1);</td></tr>
<tr><th id="6741">6741</th><td>  <b>if</b> ((<a class="local col0 ref" href="#900Offset2" title='Offset2' data-ref="900Offset2" data-ref-filename="900Offset2">Offset2</a> - <a class="local col9 ref" href="#899Offset1" title='Offset1' data-ref="899Offset1" data-ref-filename="899Offset1">Offset1</a>) / <var>8</var> &gt; <var>64</var>)</td></tr>
<tr><th id="6742">6742</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6743">6743</th><td></td></tr>
<tr><th id="6744">6744</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="902Opc1" title='Opc1' data-type='unsigned int' data-ref="902Opc1" data-ref-filename="902Opc1">Opc1</dfn> = <a class="local col7 ref" href="#897Load1" title='Load1' data-ref="897Load1" data-ref-filename="897Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="6745">6745</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="903Opc2" title='Opc2' data-type='unsigned int' data-ref="903Opc2" data-ref-filename="903Opc2">Opc2</dfn> = <a class="local col8 ref" href="#898Load2" title='Load2' data-ref="898Load2" data-ref-filename="898Load2">Load2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode16getMachineOpcodeEv" title='llvm::SDNode::getMachineOpcode' data-ref="_ZNK4llvm6SDNode16getMachineOpcodeEv" data-ref-filename="_ZNK4llvm6SDNode16getMachineOpcodeEv">getMachineOpcode</a>();</td></tr>
<tr><th id="6746">6746</th><td>  <b>if</b> (<a class="local col2 ref" href="#902Opc1" title='Opc1' data-ref="902Opc1" data-ref-filename="902Opc1">Opc1</a> != <a class="local col3 ref" href="#903Opc2" title='Opc2' data-ref="903Opc2" data-ref-filename="903Opc2">Opc2</a>)</td></tr>
<tr><th id="6747">6747</th><td>    <b>return</b> <b>false</b>;  <i>// FIXME: overly conservative?</i></td></tr>
<tr><th id="6748">6748</th><td></td></tr>
<tr><th id="6749">6749</th><td>  <b>switch</b> (<a class="local col2 ref" href="#902Opc1" title='Opc1' data-ref="902Opc1" data-ref-filename="902Opc1">Opc1</a>) {</td></tr>
<tr><th id="6750">6750</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="6751">6751</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp32m" title='llvm::X86::LD_Fp32m' data-ref="llvm::X86::LD_Fp32m" data-ref-filename="llvm..X86..LD_Fp32m">LD_Fp32m</a>:</td></tr>
<tr><th id="6752">6752</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp64m" title='llvm::X86::LD_Fp64m' data-ref="llvm::X86::LD_Fp64m" data-ref-filename="llvm..X86..LD_Fp64m">LD_Fp64m</a>:</td></tr>
<tr><th id="6753">6753</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LD_Fp80m" title='llvm::X86::LD_Fp80m' data-ref="llvm::X86::LD_Fp80m" data-ref-filename="llvm..X86..LD_Fp80m">LD_Fp80m</a>:</td></tr>
<tr><th id="6754">6754</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVD64rm" title='llvm::X86::MMX_MOVD64rm' data-ref="llvm::X86::MMX_MOVD64rm" data-ref-filename="llvm..X86..MMX_MOVD64rm">MMX_MOVD64rm</a>:</td></tr>
<tr><th id="6755">6755</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MMX_MOVQ64rm" title='llvm::X86::MMX_MOVQ64rm' data-ref="llvm::X86::MMX_MOVQ64rm" data-ref-filename="llvm..X86..MMX_MOVQ64rm">MMX_MOVQ64rm</a>:</td></tr>
<tr><th id="6756">6756</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6757">6757</th><td>  }</td></tr>
<tr><th id="6758">6758</th><td></td></tr>
<tr><th id="6759">6759</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col4 decl" id="904VT" title='VT' data-type='llvm::EVT' data-ref="904VT" data-ref-filename="904VT">VT</dfn> = <a class="local col7 ref" href="#897Load1" title='Load1' data-ref="897Load1" data-ref-filename="897Load1">Load1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm6SDNode12getValueTypeEj" title='llvm::SDNode::getValueType' data-ref="_ZNK4llvm6SDNode12getValueTypeEj" data-ref-filename="_ZNK4llvm6SDNode12getValueTypeEj">getValueType</a>(<var>0</var>);</td></tr>
<tr><th id="6760">6760</th><td>  <b>switch</b> (<a class="local col4 ref" href="#904VT" title='VT' data-ref="904VT" data-ref-filename="904VT">VT</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/ValueTypes.h.html#_ZNK4llvm3EVT11getSimpleVTEv" title='llvm::EVT::getSimpleVT' data-ref="_ZNK4llvm3EVT11getSimpleVTEv" data-ref-filename="_ZNK4llvm3EVT11getSimpleVTEv">getSimpleVT</a>().<a class="ref field" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::SimpleTy" title='llvm::MVT::SimpleTy' data-ref="llvm::MVT::SimpleTy" data-ref-filename="llvm..MVT..SimpleTy">SimpleTy</a>) {</td></tr>
<tr><th id="6761">6761</th><td>  <b>default</b>:</td></tr>
<tr><th id="6762">6762</th><td>    <i>// XMM registers. In 64-bit mode we can be a bit more aggressive since we</i></td></tr>
<tr><th id="6763">6763</th><td><i>    // have 16 of them to play with.</i></td></tr>
<tr><th id="6764">6764</th><td>    <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>()) {</td></tr>
<tr><th id="6765">6765</th><td>      <b>if</b> (<a class="local col1 ref" href="#901NumLoads" title='NumLoads' data-ref="901NumLoads" data-ref-filename="901NumLoads">NumLoads</a> &gt;= <var>3</var>)</td></tr>
<tr><th id="6766">6766</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6767">6767</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#901NumLoads" title='NumLoads' data-ref="901NumLoads" data-ref-filename="901NumLoads">NumLoads</a>) {</td></tr>
<tr><th id="6768">6768</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6769">6769</th><td>    }</td></tr>
<tr><th id="6770">6770</th><td>    <b>break</b>;</td></tr>
<tr><th id="6771">6771</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i8" title='llvm::MVT::i8' data-ref="llvm::MVT::i8" data-ref-filename="llvm..MVT..i8">i8</a>:</td></tr>
<tr><th id="6772">6772</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i16" title='llvm::MVT::i16' data-ref="llvm::MVT::i16" data-ref-filename="llvm..MVT..i16">i16</a>:</td></tr>
<tr><th id="6773">6773</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>:</td></tr>
<tr><th id="6774">6774</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i64" title='llvm::MVT::i64' data-ref="llvm::MVT::i64" data-ref-filename="llvm..MVT..i64">i64</a>:</td></tr>
<tr><th id="6775">6775</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f32" title='llvm::MVT::f32' data-ref="llvm::MVT::f32" data-ref-filename="llvm..MVT..f32">f32</a>:</td></tr>
<tr><th id="6776">6776</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::f64" title='llvm::MVT::f64' data-ref="llvm::MVT::f64" data-ref-filename="llvm..MVT..f64">f64</a>:</td></tr>
<tr><th id="6777">6777</th><td>    <b>if</b> (<a class="local col1 ref" href="#901NumLoads" title='NumLoads' data-ref="901NumLoads" data-ref-filename="901NumLoads">NumLoads</a>)</td></tr>
<tr><th id="6778">6778</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6779">6779</th><td>    <b>break</b>;</td></tr>
<tr><th id="6780">6780</th><td>  }</td></tr>
<tr><th id="6781">6781</th><td></td></tr>
<tr><th id="6782">6782</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6783">6783</th><td>}</td></tr>
<tr><th id="6784">6784</th><td></td></tr>
<tr><th id="6785">6785</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::X86InstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm12X86InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12X86InstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="905MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="905MI" data-ref-filename="905MI">MI</dfn>,</td></tr>
<tr><th id="6786">6786</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="906MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="906MBB" data-ref-filename="906MBB">MBB</dfn>,</td></tr>
<tr><th id="6787">6787</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="907MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="907MF" data-ref-filename="907MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="6788">6788</th><td></td></tr>
<tr><th id="6789">6789</th><td>  <i>// ENDBR instructions should not be scheduled around.</i></td></tr>
<tr><th id="6790">6790</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="908Opcode" title='Opcode' data-type='unsigned int' data-ref="908Opcode" data-ref-filename="908Opcode">Opcode</dfn> = <a class="local col5 ref" href="#905MI" title='MI' data-ref="905MI" data-ref-filename="905MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="6791">6791</th><td>  <b>if</b> (<a class="local col8 ref" href="#908Opcode" title='Opcode' data-ref="908Opcode" data-ref-filename="908Opcode">Opcode</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ENDBR64" title='llvm::X86::ENDBR64' data-ref="llvm::X86::ENDBR64" data-ref-filename="llvm..X86..ENDBR64">ENDBR64</a> || <a class="local col8 ref" href="#908Opcode" title='Opcode' data-ref="908Opcode" data-ref-filename="908Opcode">Opcode</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ENDBR32" title='llvm::X86::ENDBR32' data-ref="llvm::X86::ENDBR32" data-ref-filename="llvm..X86..ENDBR32">ENDBR32</a>)</td></tr>
<tr><th id="6792">6792</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="6793">6793</th><td></td></tr>
<tr><th id="6794">6794</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</a>(<a class="local col5 ref" href="#905MI" title='MI' data-ref="905MI" data-ref-filename="905MI">MI</a>, <a class="local col6 ref" href="#906MBB" title='MBB' data-ref="906MBB" data-ref-filename="906MBB">MBB</a>, <a class="local col7 ref" href="#907MF" title='MF' data-ref="907MF" data-ref-filename="907MF">MF</a>);</td></tr>
<tr><th id="6795">6795</th><td>}</td></tr>
<tr><th id="6796">6796</th><td></td></tr>
<tr><th id="6797">6797</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::</td></tr>
<tr><th id="6798">6798</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::X86InstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm12X86InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm12X86InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="909Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="909Cond" data-ref-filename="909Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="6799">6799</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Cond.size() == <var>1</var> &amp;&amp; <q>"Invalid X86 branch condition!"</q>);</td></tr>
<tr><th id="6800">6800</th><td>  <span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a> <dfn class="local col0 decl" id="910CC" title='CC' data-type='X86::CondCode' data-ref="910CC" data-ref-filename="910CC">CC</dfn> = <b>static_cast</b>&lt;<span class="namespace">X86::</span><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode" data-ref-filename="llvm..X86..CondCode">CondCode</a>&gt;(<a class="local col9 ref" href="#909Cond" title='Cond' data-ref="909Cond" data-ref-filename="909Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="6801">6801</th><td>  <a class="local col9 ref" href="#909Cond" title='Cond' data-ref="909Cond" data-ref-filename="909Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="ref fn" href="#_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" title='llvm::X86::GetOppositeBranchCondition' data-ref="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" data-ref-filename="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE">GetOppositeBranchCondition</a>(<a class="local col0 ref" href="#910CC" title='CC' data-ref="910CC" data-ref-filename="910CC">CC</a>));</td></tr>
<tr><th id="6802">6802</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="6803">6803</th><td>}</td></tr>
<tr><th id="6804">6804</th><td></td></tr>
<tr><th id="6805">6805</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::</td></tr>
<tr><th id="6806">6806</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE" title='llvm::X86InstrInfo::isSafeToMoveRegClassDefs' data-ref="_ZNK4llvm12X86InstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12X86InstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE">isSafeToMoveRegClassDefs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="911RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="911RC" data-ref-filename="911RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="6807">6807</th><td>  <i>// FIXME: Return false for x87 stack register classes for now. We can't</i></td></tr>
<tr><th id="6808">6808</th><td><i>  // allow any loads of these registers before FpGet_ST0_80.</i></td></tr>
<tr><th id="6809">6809</th><td>  <b>return</b> !(<a class="local col1 ref" href="#911RC" title='RC' data-ref="911RC" data-ref-filename="911RC">RC</a> == &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::CCRRegClass" title='llvm::X86::CCRRegClass' data-ref="llvm::X86::CCRRegClass" data-ref-filename="llvm..X86..CCRRegClass">CCRRegClass</a> || <a class="local col1 ref" href="#911RC" title='RC' data-ref="911RC" data-ref-filename="911RC">RC</a> == &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::DFCCRRegClass" title='llvm::X86::DFCCRRegClass' data-ref="llvm::X86::DFCCRRegClass" data-ref-filename="llvm..X86..DFCCRRegClass">DFCCRRegClass</a> ||</td></tr>
<tr><th id="6810">6810</th><td>           <a class="local col1 ref" href="#911RC" title='RC' data-ref="911RC" data-ref-filename="911RC">RC</a> == &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RFP32RegClass" title='llvm::X86::RFP32RegClass' data-ref="llvm::X86::RFP32RegClass" data-ref-filename="llvm..X86..RFP32RegClass">RFP32RegClass</a> || <a class="local col1 ref" href="#911RC" title='RC' data-ref="911RC" data-ref-filename="911RC">RC</a> == &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RFP64RegClass" title='llvm::X86::RFP64RegClass' data-ref="llvm::X86::RFP64RegClass" data-ref-filename="llvm..X86..RFP64RegClass">RFP64RegClass</a> ||</td></tr>
<tr><th id="6811">6811</th><td>           <a class="local col1 ref" href="#911RC" title='RC' data-ref="911RC" data-ref-filename="911RC">RC</a> == &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RFP80RegClass" title='llvm::X86::RFP80RegClass' data-ref="llvm::X86::RFP80RegClass" data-ref-filename="llvm..X86..RFP80RegClass">RFP80RegClass</a>);</td></tr>
<tr><th id="6812">6812</th><td>}</td></tr>
<tr><th id="6813">6813</th><td></td></tr>
<tr><th id="6814">6814</th><td><i class="doc">/// Return a virtual register initialized with the</i></td></tr>
<tr><th id="6815">6815</th><td><i class="doc">/// the global base register value. Output instructions required to</i></td></tr>
<tr><th id="6816">6816</th><td><i class="doc">/// initialize the register in the function entry block, if necessary.</i></td></tr>
<tr><th id="6817">6817</th><td><i class="doc">///</i></td></tr>
<tr><th id="6818">6818</th><td><i class="doc">/// TODO: Eliminate this and move the code to X86MachineFunctionInfo.</i></td></tr>
<tr><th id="6819">6819</th><td><i class="doc">///</i></td></tr>
<tr><th id="6820">6820</th><td><em>unsigned</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE" title='llvm::X86InstrInfo::getGlobalBaseReg' data-ref="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE">getGlobalBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="912MF" title='MF' data-type='llvm::MachineFunction *' data-ref="912MF" data-ref-filename="912MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="6821">6821</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!Subtarget.is64Bit() ||</td></tr>
<tr><th id="6822">6822</th><td>          MF-&gt;getTarget().getCodeModel() == CodeModel::Medium ||</td></tr>
<tr><th id="6823">6823</th><td>          MF-&gt;getTarget().getCodeModel() == CodeModel::Large) &amp;&amp;</td></tr>
<tr><th id="6824">6824</th><td>         <q>"X86-64 PIC uses RIP relative addressing"</q>);</td></tr>
<tr><th id="6825">6825</th><td></td></tr>
<tr><th id="6826">6826</th><td>  <a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a> *<dfn class="local col3 decl" id="913X86FI" title='X86FI' data-type='llvm::X86MachineFunctionInfo *' data-ref="913X86FI" data-ref-filename="913X86FI">X86FI</dfn> = <a class="local col2 ref" href="#912MF" title='MF' data-ref="912MF" data-ref-filename="912MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="6827">6827</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="914GlobalBaseReg" title='GlobalBaseReg' data-type='llvm::Register' data-ref="914GlobalBaseReg" data-ref-filename="914GlobalBaseReg">GlobalBaseReg</dfn> = <a class="local col3 ref" href="#913X86FI" title='X86FI' data-ref="913X86FI" data-ref-filename="913X86FI">X86FI</a>-&gt;<a class="ref fn" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo16getGlobalBaseRegEv" title='llvm::X86MachineFunctionInfo::getGlobalBaseReg' data-ref="_ZNK4llvm22X86MachineFunctionInfo16getGlobalBaseRegEv" data-ref-filename="_ZNK4llvm22X86MachineFunctionInfo16getGlobalBaseRegEv">getGlobalBaseReg</a>();</td></tr>
<tr><th id="6828">6828</th><td>  <b>if</b> (<a class="local col4 ref" href="#914GlobalBaseReg" title='GlobalBaseReg' data-ref="914GlobalBaseReg" data-ref-filename="914GlobalBaseReg">GlobalBaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>)</td></tr>
<tr><th id="6829">6829</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#914GlobalBaseReg" title='GlobalBaseReg' data-ref="914GlobalBaseReg" data-ref-filename="914GlobalBaseReg">GlobalBaseReg</a>;</td></tr>
<tr><th id="6830">6830</th><td></td></tr>
<tr><th id="6831">6831</th><td>  <i>// Create the register. The code to initialize it is inserted</i></td></tr>
<tr><th id="6832">6832</th><td><i>  // later, by the CGBR pass (below).</i></td></tr>
<tr><th id="6833">6833</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="915RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="915RegInfo" data-ref-filename="915RegInfo">RegInfo</dfn> = <a class="local col2 ref" href="#912MF" title='MF' data-ref="912MF" data-ref-filename="912MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="6834">6834</th><td>  <a class="local col4 ref" href="#914GlobalBaseReg" title='GlobalBaseReg' data-ref="914GlobalBaseReg" data-ref-filename="914GlobalBaseReg">GlobalBaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#915RegInfo" title='RegInfo' data-ref="915RegInfo" data-ref-filename="915RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(</td></tr>
<tr><th id="6835">6835</th><td>      <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() ? &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64_NOSPRegClass" title='llvm::X86::GR64_NOSPRegClass' data-ref="llvm::X86::GR64_NOSPRegClass" data-ref-filename="llvm..X86..GR64_NOSPRegClass">GR64_NOSPRegClass</a> : &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32_NOSPRegClass" title='llvm::X86::GR32_NOSPRegClass' data-ref="llvm::X86::GR32_NOSPRegClass" data-ref-filename="llvm..X86..GR32_NOSPRegClass">GR32_NOSPRegClass</a>);</td></tr>
<tr><th id="6836">6836</th><td>  <a class="local col3 ref" href="#913X86FI" title='X86FI' data-ref="913X86FI" data-ref-filename="913X86FI">X86FI</a>-&gt;<a class="ref fn" href="X86MachineFunctionInfo.h.html#_ZN4llvm22X86MachineFunctionInfo16setGlobalBaseRegENS_8RegisterE" title='llvm::X86MachineFunctionInfo::setGlobalBaseReg' data-ref="_ZN4llvm22X86MachineFunctionInfo16setGlobalBaseRegENS_8RegisterE" data-ref-filename="_ZN4llvm22X86MachineFunctionInfo16setGlobalBaseRegENS_8RegisterE">setGlobalBaseReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#914GlobalBaseReg" title='GlobalBaseReg' data-ref="914GlobalBaseReg" data-ref-filename="914GlobalBaseReg">GlobalBaseReg</a>);</td></tr>
<tr><th id="6837">6837</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col4 ref" href="#914GlobalBaseReg" title='GlobalBaseReg' data-ref="914GlobalBaseReg" data-ref-filename="914GlobalBaseReg">GlobalBaseReg</a>;</td></tr>
<tr><th id="6838">6838</th><td>}</td></tr>
<tr><th id="6839">6839</th><td></td></tr>
<tr><th id="6840">6840</th><td><i  data-doc="ReplaceableInstrs">// These are the replaceable SSE instructions. Some of these have Int variants</i></td></tr>
<tr><th id="6841">6841</th><td><i  data-doc="ReplaceableInstrs">// that we don't include here. We don't want to replace instructions selected</i></td></tr>
<tr><th id="6842">6842</th><td><i  data-doc="ReplaceableInstrs">// by intrinsics.</i></td></tr>
<tr><th id="6843">6843</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl def" id="ReplaceableInstrs" title='ReplaceableInstrs' data-type='const uint16_t [164][3]' data-ref="ReplaceableInstrs" data-ref-filename="ReplaceableInstrs">ReplaceableInstrs</dfn>[][<var>3</var>] = {</td></tr>
<tr><th id="6844">6844</th><td>  <i>//PackedSingle     PackedDouble    PackedInt</i></td></tr>
<tr><th id="6845">6845</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPSmr" title='llvm::X86::MOVAPSmr' data-ref="llvm::X86::MOVAPSmr" data-ref-filename="llvm..X86..MOVAPSmr">MOVAPSmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPDmr" title='llvm::X86::MOVAPDmr' data-ref="llvm::X86::MOVAPDmr" data-ref-filename="llvm..X86..MOVAPDmr">MOVAPDmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQAmr" title='llvm::X86::MOVDQAmr' data-ref="llvm::X86::MOVDQAmr" data-ref-filename="llvm..X86..MOVDQAmr">MOVDQAmr</a>  },</td></tr>
<tr><th id="6846">6846</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPSrm" title='llvm::X86::MOVAPSrm' data-ref="llvm::X86::MOVAPSrm" data-ref-filename="llvm..X86..MOVAPSrm">MOVAPSrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPDrm" title='llvm::X86::MOVAPDrm' data-ref="llvm::X86::MOVAPDrm" data-ref-filename="llvm..X86..MOVAPDrm">MOVAPDrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQArm" title='llvm::X86::MOVDQArm' data-ref="llvm::X86::MOVDQArm" data-ref-filename="llvm..X86..MOVDQArm">MOVDQArm</a>  },</td></tr>
<tr><th id="6847">6847</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPSrr" title='llvm::X86::MOVAPSrr' data-ref="llvm::X86::MOVAPSrr" data-ref-filename="llvm..X86..MOVAPSrr">MOVAPSrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVAPDrr" title='llvm::X86::MOVAPDrr' data-ref="llvm::X86::MOVAPDrr" data-ref-filename="llvm..X86..MOVAPDrr">MOVAPDrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQArr" title='llvm::X86::MOVDQArr' data-ref="llvm::X86::MOVDQArr" data-ref-filename="llvm..X86..MOVDQArr">MOVDQArr</a>  },</td></tr>
<tr><th id="6848">6848</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPSmr" title='llvm::X86::MOVUPSmr' data-ref="llvm::X86::MOVUPSmr" data-ref-filename="llvm..X86..MOVUPSmr">MOVUPSmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPDmr" title='llvm::X86::MOVUPDmr' data-ref="llvm::X86::MOVUPDmr" data-ref-filename="llvm..X86..MOVUPDmr">MOVUPDmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQUmr" title='llvm::X86::MOVDQUmr' data-ref="llvm::X86::MOVDQUmr" data-ref-filename="llvm..X86..MOVDQUmr">MOVDQUmr</a>  },</td></tr>
<tr><th id="6849">6849</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPSrm" title='llvm::X86::MOVUPSrm' data-ref="llvm::X86::MOVUPSrm" data-ref-filename="llvm..X86..MOVUPSrm">MOVUPSrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVUPDrm" title='llvm::X86::MOVUPDrm' data-ref="llvm::X86::MOVUPDrm" data-ref-filename="llvm..X86..MOVUPDrm">MOVUPDrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDQUrm" title='llvm::X86::MOVDQUrm' data-ref="llvm::X86::MOVDQUrm" data-ref-filename="llvm..X86..MOVDQUrm">MOVDQUrm</a>  },</td></tr>
<tr><th id="6850">6850</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVLPSmr" title='llvm::X86::MOVLPSmr' data-ref="llvm::X86::MOVLPSmr" data-ref-filename="llvm..X86..MOVLPSmr">MOVLPSmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVLPDmr" title='llvm::X86::MOVLPDmr' data-ref="llvm::X86::MOVLPDmr" data-ref-filename="llvm..X86..MOVLPDmr">MOVLPDmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVPQI2QImr" title='llvm::X86::MOVPQI2QImr' data-ref="llvm::X86::MOVPQI2QImr" data-ref-filename="llvm..X86..MOVPQI2QImr">MOVPQI2QImr</a> },</td></tr>
<tr><th id="6851">6851</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDmr" title='llvm::X86::MOVSDmr' data-ref="llvm::X86::MOVSDmr" data-ref-filename="llvm..X86..MOVSDmr">MOVSDmr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDmr" title='llvm::X86::MOVSDmr' data-ref="llvm::X86::MOVSDmr" data-ref-filename="llvm..X86..MOVSDmr">MOVSDmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVPQI2QImr" title='llvm::X86::MOVPQI2QImr' data-ref="llvm::X86::MOVPQI2QImr" data-ref-filename="llvm..X86..MOVPQI2QImr">MOVPQI2QImr</a> },</td></tr>
<tr><th id="6852">6852</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSmr" title='llvm::X86::MOVSSmr' data-ref="llvm::X86::MOVSSmr" data-ref-filename="llvm..X86..MOVSSmr">MOVSSmr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSmr" title='llvm::X86::MOVSSmr' data-ref="llvm::X86::MOVSSmr" data-ref-filename="llvm..X86..MOVSSmr">MOVSSmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVPDI2DImr" title='llvm::X86::MOVPDI2DImr' data-ref="llvm::X86::MOVPDI2DImr" data-ref-filename="llvm..X86..MOVPDI2DImr">MOVPDI2DImr</a> },</td></tr>
<tr><th id="6853">6853</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm" title='llvm::X86::MOVSDrm' data-ref="llvm::X86::MOVSDrm" data-ref-filename="llvm..X86..MOVSDrm">MOVSDrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm" title='llvm::X86::MOVSDrm' data-ref="llvm::X86::MOVSDrm" data-ref-filename="llvm..X86..MOVSDrm">MOVSDrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVQI2PQIrm" title='llvm::X86::MOVQI2PQIrm' data-ref="llvm::X86::MOVQI2PQIrm" data-ref-filename="llvm..X86..MOVQI2PQIrm">MOVQI2PQIrm</a> },</td></tr>
<tr><th id="6854">6854</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm_alt" title='llvm::X86::MOVSDrm_alt' data-ref="llvm::X86::MOVSDrm_alt" data-ref-filename="llvm..X86..MOVSDrm_alt">MOVSDrm_alt</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSDrm_alt" title='llvm::X86::MOVSDrm_alt' data-ref="llvm::X86::MOVSDrm_alt" data-ref-filename="llvm..X86..MOVSDrm_alt">MOVSDrm_alt</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVQI2PQIrm" title='llvm::X86::MOVQI2PQIrm' data-ref="llvm::X86::MOVQI2PQIrm" data-ref-filename="llvm..X86..MOVQI2PQIrm">MOVQI2PQIrm</a> },</td></tr>
<tr><th id="6855">6855</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm" title='llvm::X86::MOVSSrm' data-ref="llvm::X86::MOVSSrm" data-ref-filename="llvm..X86..MOVSSrm">MOVSSrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm" title='llvm::X86::MOVSSrm' data-ref="llvm::X86::MOVSSrm" data-ref-filename="llvm..X86..MOVSSrm">MOVSSrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDI2PDIrm" title='llvm::X86::MOVDI2PDIrm' data-ref="llvm::X86::MOVDI2PDIrm" data-ref-filename="llvm..X86..MOVDI2PDIrm">MOVDI2PDIrm</a> },</td></tr>
<tr><th id="6856">6856</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm_alt" title='llvm::X86::MOVSSrm_alt' data-ref="llvm::X86::MOVSSrm_alt" data-ref-filename="llvm..X86..MOVSSrm_alt">MOVSSrm_alt</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSSrm_alt" title='llvm::X86::MOVSSrm_alt' data-ref="llvm::X86::MOVSSrm_alt" data-ref-filename="llvm..X86..MOVSSrm_alt">MOVSSrm_alt</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVDI2PDIrm" title='llvm::X86::MOVDI2PDIrm' data-ref="llvm::X86::MOVDI2PDIrm" data-ref-filename="llvm..X86..MOVDI2PDIrm">MOVDI2PDIrm</a> },</td></tr>
<tr><th id="6857">6857</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVNTPSmr" title='llvm::X86::MOVNTPSmr' data-ref="llvm::X86::MOVNTPSmr" data-ref-filename="llvm..X86..MOVNTPSmr">MOVNTPSmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVNTPDmr" title='llvm::X86::MOVNTPDmr' data-ref="llvm::X86::MOVNTPDmr" data-ref-filename="llvm..X86..MOVNTPDmr">MOVNTPDmr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVNTDQmr" title='llvm::X86::MOVNTDQmr' data-ref="llvm::X86::MOVNTDQmr" data-ref-filename="llvm..X86..MOVNTDQmr">MOVNTDQmr</a> },</td></tr>
<tr><th id="6858">6858</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDNPSrm" title='llvm::X86::ANDNPSrm' data-ref="llvm::X86::ANDNPSrm" data-ref-filename="llvm..X86..ANDNPSrm">ANDNPSrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDNPDrm" title='llvm::X86::ANDNPDrm' data-ref="llvm::X86::ANDNPDrm" data-ref-filename="llvm..X86..ANDNPDrm">ANDNPDrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PANDNrm" title='llvm::X86::PANDNrm' data-ref="llvm::X86::PANDNrm" data-ref-filename="llvm..X86..PANDNrm">PANDNrm</a>   },</td></tr>
<tr><th id="6859">6859</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDNPSrr" title='llvm::X86::ANDNPSrr' data-ref="llvm::X86::ANDNPSrr" data-ref-filename="llvm..X86..ANDNPSrr">ANDNPSrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDNPDrr" title='llvm::X86::ANDNPDrr' data-ref="llvm::X86::ANDNPDrr" data-ref-filename="llvm..X86..ANDNPDrr">ANDNPDrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PANDNrr" title='llvm::X86::PANDNrr' data-ref="llvm::X86::PANDNrr" data-ref-filename="llvm..X86..PANDNrr">PANDNrr</a>   },</td></tr>
<tr><th id="6860">6860</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDPSrm" title='llvm::X86::ANDPSrm' data-ref="llvm::X86::ANDPSrm" data-ref-filename="llvm..X86..ANDPSrm">ANDPSrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDPDrm" title='llvm::X86::ANDPDrm' data-ref="llvm::X86::ANDPDrm" data-ref-filename="llvm..X86..ANDPDrm">ANDPDrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PANDrm" title='llvm::X86::PANDrm' data-ref="llvm::X86::PANDrm" data-ref-filename="llvm..X86..PANDrm">PANDrm</a>    },</td></tr>
<tr><th id="6861">6861</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDPSrr" title='llvm::X86::ANDPSrr' data-ref="llvm::X86::ANDPSrr" data-ref-filename="llvm..X86..ANDPSrr">ANDPSrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDPDrr" title='llvm::X86::ANDPDrr' data-ref="llvm::X86::ANDPDrr" data-ref-filename="llvm..X86..ANDPDrr">ANDPDrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PANDrr" title='llvm::X86::PANDrr' data-ref="llvm::X86::PANDrr" data-ref-filename="llvm..X86..PANDrr">PANDrr</a>    },</td></tr>
<tr><th id="6862">6862</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ORPSrm" title='llvm::X86::ORPSrm' data-ref="llvm::X86::ORPSrm" data-ref-filename="llvm..X86..ORPSrm">ORPSrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ORPDrm" title='llvm::X86::ORPDrm' data-ref="llvm::X86::ORPDrm" data-ref-filename="llvm..X86..ORPDrm">ORPDrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PORrm" title='llvm::X86::PORrm' data-ref="llvm::X86::PORrm" data-ref-filename="llvm..X86..PORrm">PORrm</a>     },</td></tr>
<tr><th id="6863">6863</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ORPSrr" title='llvm::X86::ORPSrr' data-ref="llvm::X86::ORPSrr" data-ref-filename="llvm..X86..ORPSrr">ORPSrr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ORPDrr" title='llvm::X86::ORPDrr' data-ref="llvm::X86::ORPDrr" data-ref-filename="llvm..X86..ORPDrr">ORPDrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PORrr" title='llvm::X86::PORrr' data-ref="llvm::X86::PORrr" data-ref-filename="llvm..X86..PORrr">PORrr</a>     },</td></tr>
<tr><th id="6864">6864</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XORPSrm" title='llvm::X86::XORPSrm' data-ref="llvm::X86::XORPSrm" data-ref-filename="llvm..X86..XORPSrm">XORPSrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XORPDrm" title='llvm::X86::XORPDrm' data-ref="llvm::X86::XORPDrm" data-ref-filename="llvm..X86..XORPDrm">XORPDrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PXORrm" title='llvm::X86::PXORrm' data-ref="llvm::X86::PXORrm" data-ref-filename="llvm..X86..PXORrm">PXORrm</a>    },</td></tr>
<tr><th id="6865">6865</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XORPSrr" title='llvm::X86::XORPSrr' data-ref="llvm::X86::XORPSrr" data-ref-filename="llvm..X86..XORPSrr">XORPSrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XORPDrr" title='llvm::X86::XORPDrr' data-ref="llvm::X86::XORPDrr" data-ref-filename="llvm..X86..XORPDrr">XORPDrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PXORrr" title='llvm::X86::PXORrr' data-ref="llvm::X86::PXORrr" data-ref-filename="llvm..X86..PXORrr">PXORrr</a>    },</td></tr>
<tr><th id="6866">6866</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKLPDrm" title='llvm::X86::UNPCKLPDrm' data-ref="llvm::X86::UNPCKLPDrm" data-ref-filename="llvm..X86..UNPCKLPDrm">UNPCKLPDrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKLPDrm" title='llvm::X86::UNPCKLPDrm' data-ref="llvm::X86::UNPCKLPDrm" data-ref-filename="llvm..X86..UNPCKLPDrm">UNPCKLPDrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKLQDQrm" title='llvm::X86::PUNPCKLQDQrm' data-ref="llvm::X86::PUNPCKLQDQrm" data-ref-filename="llvm..X86..PUNPCKLQDQrm">PUNPCKLQDQrm</a> },</td></tr>
<tr><th id="6867">6867</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVLHPSrr" title='llvm::X86::MOVLHPSrr' data-ref="llvm::X86::MOVLHPSrr" data-ref-filename="llvm..X86..MOVLHPSrr">MOVLHPSrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKLPDrr" title='llvm::X86::UNPCKLPDrr' data-ref="llvm::X86::UNPCKLPDrr" data-ref-filename="llvm..X86..UNPCKLPDrr">UNPCKLPDrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKLQDQrr" title='llvm::X86::PUNPCKLQDQrr' data-ref="llvm::X86::PUNPCKLQDQrr" data-ref-filename="llvm..X86..PUNPCKLQDQrr">PUNPCKLQDQrr</a> },</td></tr>
<tr><th id="6868">6868</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPDrm" title='llvm::X86::UNPCKHPDrm' data-ref="llvm::X86::UNPCKHPDrm" data-ref-filename="llvm..X86..UNPCKHPDrm">UNPCKHPDrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPDrm" title='llvm::X86::UNPCKHPDrm' data-ref="llvm::X86::UNPCKHPDrm" data-ref-filename="llvm..X86..UNPCKHPDrm">UNPCKHPDrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKHQDQrm" title='llvm::X86::PUNPCKHQDQrm' data-ref="llvm::X86::PUNPCKHQDQrm" data-ref-filename="llvm..X86..PUNPCKHQDQrm">PUNPCKHQDQrm</a> },</td></tr>
<tr><th id="6869">6869</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPDrr" title='llvm::X86::UNPCKHPDrr' data-ref="llvm::X86::UNPCKHPDrr" data-ref-filename="llvm..X86..UNPCKHPDrr">UNPCKHPDrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPDrr" title='llvm::X86::UNPCKHPDrr' data-ref="llvm::X86::UNPCKHPDrr" data-ref-filename="llvm..X86..UNPCKHPDrr">UNPCKHPDrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKHQDQrr" title='llvm::X86::PUNPCKHQDQrr' data-ref="llvm::X86::PUNPCKHQDQrr" data-ref-filename="llvm..X86..PUNPCKHQDQrr">PUNPCKHQDQrr</a> },</td></tr>
<tr><th id="6870">6870</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKLPSrm" title='llvm::X86::UNPCKLPSrm' data-ref="llvm::X86::UNPCKLPSrm" data-ref-filename="llvm..X86..UNPCKLPSrm">UNPCKLPSrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKLPSrm" title='llvm::X86::UNPCKLPSrm' data-ref="llvm::X86::UNPCKLPSrm" data-ref-filename="llvm..X86..UNPCKLPSrm">UNPCKLPSrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKLDQrm" title='llvm::X86::PUNPCKLDQrm' data-ref="llvm::X86::PUNPCKLDQrm" data-ref-filename="llvm..X86..PUNPCKLDQrm">PUNPCKLDQrm</a> },</td></tr>
<tr><th id="6871">6871</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKLPSrr" title='llvm::X86::UNPCKLPSrr' data-ref="llvm::X86::UNPCKLPSrr" data-ref-filename="llvm..X86..UNPCKLPSrr">UNPCKLPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKLPSrr" title='llvm::X86::UNPCKLPSrr' data-ref="llvm::X86::UNPCKLPSrr" data-ref-filename="llvm..X86..UNPCKLPSrr">UNPCKLPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKLDQrr" title='llvm::X86::PUNPCKLDQrr' data-ref="llvm::X86::PUNPCKLDQrr" data-ref-filename="llvm..X86..PUNPCKLDQrr">PUNPCKLDQrr</a> },</td></tr>
<tr><th id="6872">6872</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPSrm" title='llvm::X86::UNPCKHPSrm' data-ref="llvm::X86::UNPCKHPSrm" data-ref-filename="llvm..X86..UNPCKHPSrm">UNPCKHPSrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPSrm" title='llvm::X86::UNPCKHPSrm' data-ref="llvm::X86::UNPCKHPSrm" data-ref-filename="llvm..X86..UNPCKHPSrm">UNPCKHPSrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKHDQrm" title='llvm::X86::PUNPCKHDQrm' data-ref="llvm::X86::PUNPCKHDQrm" data-ref-filename="llvm..X86..PUNPCKHDQrm">PUNPCKHDQrm</a> },</td></tr>
<tr><th id="6873">6873</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPSrr" title='llvm::X86::UNPCKHPSrr' data-ref="llvm::X86::UNPCKHPSrr" data-ref-filename="llvm..X86..UNPCKHPSrr">UNPCKHPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPSrr" title='llvm::X86::UNPCKHPSrr' data-ref="llvm::X86::UNPCKHPSrr" data-ref-filename="llvm..X86..UNPCKHPSrr">UNPCKHPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PUNPCKHDQrr" title='llvm::X86::PUNPCKHDQrr' data-ref="llvm::X86::PUNPCKHDQrr" data-ref-filename="llvm..X86..PUNPCKHDQrr">PUNPCKHDQrr</a> },</td></tr>
<tr><th id="6874">6874</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::EXTRACTPSmr" title='llvm::X86::EXTRACTPSmr' data-ref="llvm::X86::EXTRACTPSmr" data-ref-filename="llvm..X86..EXTRACTPSmr">EXTRACTPSmr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::EXTRACTPSmr" title='llvm::X86::EXTRACTPSmr' data-ref="llvm::X86::EXTRACTPSmr" data-ref-filename="llvm..X86..EXTRACTPSmr">EXTRACTPSmr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PEXTRDmr" title='llvm::X86::PEXTRDmr' data-ref="llvm::X86::PEXTRDmr" data-ref-filename="llvm..X86..PEXTRDmr">PEXTRDmr</a> },</td></tr>
<tr><th id="6875">6875</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::EXTRACTPSrr" title='llvm::X86::EXTRACTPSrr' data-ref="llvm::X86::EXTRACTPSrr" data-ref-filename="llvm..X86..EXTRACTPSrr">EXTRACTPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::EXTRACTPSrr" title='llvm::X86::EXTRACTPSrr' data-ref="llvm::X86::EXTRACTPSrr" data-ref-filename="llvm..X86..EXTRACTPSrr">EXTRACTPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PEXTRDrr" title='llvm::X86::PEXTRDrr' data-ref="llvm::X86::PEXTRDrr" data-ref-filename="llvm..X86..PEXTRDrr">PEXTRDrr</a> },</td></tr>
<tr><th id="6876">6876</th><td>  <i>// AVX 128-bit support</i></td></tr>
<tr><th id="6877">6877</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSmr" title='llvm::X86::VMOVAPSmr' data-ref="llvm::X86::VMOVAPSmr" data-ref-filename="llvm..X86..VMOVAPSmr">VMOVAPSmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDmr" title='llvm::X86::VMOVAPDmr' data-ref="llvm::X86::VMOVAPDmr" data-ref-filename="llvm..X86..VMOVAPDmr">VMOVAPDmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAmr" title='llvm::X86::VMOVDQAmr' data-ref="llvm::X86::VMOVDQAmr" data-ref-filename="llvm..X86..VMOVDQAmr">VMOVDQAmr</a>  },</td></tr>
<tr><th id="6878">6878</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrm" title='llvm::X86::VMOVAPSrm' data-ref="llvm::X86::VMOVAPSrm" data-ref-filename="llvm..X86..VMOVAPSrm">VMOVAPSrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDrm" title='llvm::X86::VMOVAPDrm' data-ref="llvm::X86::VMOVAPDrm" data-ref-filename="llvm..X86..VMOVAPDrm">VMOVAPDrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQArm" title='llvm::X86::VMOVDQArm' data-ref="llvm::X86::VMOVDQArm" data-ref-filename="llvm..X86..VMOVDQArm">VMOVDQArm</a>  },</td></tr>
<tr><th id="6879">6879</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSrr" title='llvm::X86::VMOVAPSrr' data-ref="llvm::X86::VMOVAPSrr" data-ref-filename="llvm..X86..VMOVAPSrr">VMOVAPSrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDrr" title='llvm::X86::VMOVAPDrr' data-ref="llvm::X86::VMOVAPDrr" data-ref-filename="llvm..X86..VMOVAPDrr">VMOVAPDrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQArr" title='llvm::X86::VMOVDQArr' data-ref="llvm::X86::VMOVDQArr" data-ref-filename="llvm..X86..VMOVDQArr">VMOVDQArr</a>  },</td></tr>
<tr><th id="6880">6880</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSmr" title='llvm::X86::VMOVUPSmr' data-ref="llvm::X86::VMOVUPSmr" data-ref-filename="llvm..X86..VMOVUPSmr">VMOVUPSmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDmr" title='llvm::X86::VMOVUPDmr' data-ref="llvm::X86::VMOVUPDmr" data-ref-filename="llvm..X86..VMOVUPDmr">VMOVUPDmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUmr" title='llvm::X86::VMOVDQUmr' data-ref="llvm::X86::VMOVDQUmr" data-ref-filename="llvm..X86..VMOVDQUmr">VMOVDQUmr</a>  },</td></tr>
<tr><th id="6881">6881</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSrm" title='llvm::X86::VMOVUPSrm' data-ref="llvm::X86::VMOVUPSrm" data-ref-filename="llvm..X86..VMOVUPSrm">VMOVUPSrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDrm" title='llvm::X86::VMOVUPDrm' data-ref="llvm::X86::VMOVUPDrm" data-ref-filename="llvm..X86..VMOVUPDrm">VMOVUPDrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUrm" title='llvm::X86::VMOVDQUrm' data-ref="llvm::X86::VMOVDQUrm" data-ref-filename="llvm..X86..VMOVDQUrm">VMOVDQUrm</a>  },</td></tr>
<tr><th id="6882">6882</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLPSmr" title='llvm::X86::VMOVLPSmr' data-ref="llvm::X86::VMOVLPSmr" data-ref-filename="llvm..X86..VMOVLPSmr">VMOVLPSmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLPDmr" title='llvm::X86::VMOVLPDmr' data-ref="llvm::X86::VMOVLPDmr" data-ref-filename="llvm..X86..VMOVLPDmr">VMOVLPDmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVPQI2QImr" title='llvm::X86::VMOVPQI2QImr' data-ref="llvm::X86::VMOVPQI2QImr" data-ref-filename="llvm..X86..VMOVPQI2QImr">VMOVPQI2QImr</a> },</td></tr>
<tr><th id="6883">6883</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDmr" title='llvm::X86::VMOVSDmr' data-ref="llvm::X86::VMOVSDmr" data-ref-filename="llvm..X86..VMOVSDmr">VMOVSDmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDmr" title='llvm::X86::VMOVSDmr' data-ref="llvm::X86::VMOVSDmr" data-ref-filename="llvm..X86..VMOVSDmr">VMOVSDmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVPQI2QImr" title='llvm::X86::VMOVPQI2QImr' data-ref="llvm::X86::VMOVPQI2QImr" data-ref-filename="llvm..X86..VMOVPQI2QImr">VMOVPQI2QImr</a> },</td></tr>
<tr><th id="6884">6884</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSmr" title='llvm::X86::VMOVSSmr' data-ref="llvm::X86::VMOVSSmr" data-ref-filename="llvm..X86..VMOVSSmr">VMOVSSmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSmr" title='llvm::X86::VMOVSSmr' data-ref="llvm::X86::VMOVSSmr" data-ref-filename="llvm..X86..VMOVSSmr">VMOVSSmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVPDI2DImr" title='llvm::X86::VMOVPDI2DImr' data-ref="llvm::X86::VMOVPDI2DImr" data-ref-filename="llvm..X86..VMOVPDI2DImr">VMOVPDI2DImr</a> },</td></tr>
<tr><th id="6885">6885</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm" title='llvm::X86::VMOVSDrm' data-ref="llvm::X86::VMOVSDrm" data-ref-filename="llvm..X86..VMOVSDrm">VMOVSDrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm" title='llvm::X86::VMOVSDrm' data-ref="llvm::X86::VMOVSDrm" data-ref-filename="llvm..X86..VMOVSDrm">VMOVSDrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVQI2PQIrm" title='llvm::X86::VMOVQI2PQIrm' data-ref="llvm::X86::VMOVQI2PQIrm" data-ref-filename="llvm..X86..VMOVQI2PQIrm">VMOVQI2PQIrm</a> },</td></tr>
<tr><th id="6886">6886</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm_alt" title='llvm::X86::VMOVSDrm_alt' data-ref="llvm::X86::VMOVSDrm_alt" data-ref-filename="llvm..X86..VMOVSDrm_alt">VMOVSDrm_alt</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDrm_alt" title='llvm::X86::VMOVSDrm_alt' data-ref="llvm::X86::VMOVSDrm_alt" data-ref-filename="llvm..X86..VMOVSDrm_alt">VMOVSDrm_alt</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVQI2PQIrm" title='llvm::X86::VMOVQI2PQIrm' data-ref="llvm::X86::VMOVQI2PQIrm" data-ref-filename="llvm..X86..VMOVQI2PQIrm">VMOVQI2PQIrm</a> },</td></tr>
<tr><th id="6887">6887</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm" title='llvm::X86::VMOVSSrm' data-ref="llvm::X86::VMOVSSrm" data-ref-filename="llvm..X86..VMOVSSrm">VMOVSSrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm" title='llvm::X86::VMOVSSrm' data-ref="llvm::X86::VMOVSSrm" data-ref-filename="llvm..X86..VMOVSSrm">VMOVSSrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDI2PDIrm" title='llvm::X86::VMOVDI2PDIrm' data-ref="llvm::X86::VMOVDI2PDIrm" data-ref-filename="llvm..X86..VMOVDI2PDIrm">VMOVDI2PDIrm</a> },</td></tr>
<tr><th id="6888">6888</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm_alt" title='llvm::X86::VMOVSSrm_alt' data-ref="llvm::X86::VMOVSSrm_alt" data-ref-filename="llvm..X86..VMOVSSrm_alt">VMOVSSrm_alt</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSrm_alt" title='llvm::X86::VMOVSSrm_alt' data-ref="llvm::X86::VMOVSSrm_alt" data-ref-filename="llvm..X86..VMOVSSrm_alt">VMOVSSrm_alt</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDI2PDIrm" title='llvm::X86::VMOVDI2PDIrm' data-ref="llvm::X86::VMOVDI2PDIrm" data-ref-filename="llvm..X86..VMOVDI2PDIrm">VMOVDI2PDIrm</a> },</td></tr>
<tr><th id="6889">6889</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTPSmr" title='llvm::X86::VMOVNTPSmr' data-ref="llvm::X86::VMOVNTPSmr" data-ref-filename="llvm..X86..VMOVNTPSmr">VMOVNTPSmr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTPDmr" title='llvm::X86::VMOVNTPDmr' data-ref="llvm::X86::VMOVNTPDmr" data-ref-filename="llvm..X86..VMOVNTPDmr">VMOVNTPDmr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTDQmr" title='llvm::X86::VMOVNTDQmr' data-ref="llvm::X86::VMOVNTDQmr" data-ref-filename="llvm..X86..VMOVNTDQmr">VMOVNTDQmr</a> },</td></tr>
<tr><th id="6890">6890</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSrm" title='llvm::X86::VANDNPSrm' data-ref="llvm::X86::VANDNPSrm" data-ref-filename="llvm..X86..VANDNPSrm">VANDNPSrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDrm" title='llvm::X86::VANDNPDrm' data-ref="llvm::X86::VANDNPDrm" data-ref-filename="llvm..X86..VANDNPDrm">VANDNPDrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNrm" title='llvm::X86::VPANDNrm' data-ref="llvm::X86::VPANDNrm" data-ref-filename="llvm..X86..VPANDNrm">VPANDNrm</a>   },</td></tr>
<tr><th id="6891">6891</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSrr" title='llvm::X86::VANDNPSrr' data-ref="llvm::X86::VANDNPSrr" data-ref-filename="llvm..X86..VANDNPSrr">VANDNPSrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDrr" title='llvm::X86::VANDNPDrr' data-ref="llvm::X86::VANDNPDrr" data-ref-filename="llvm..X86..VANDNPDrr">VANDNPDrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNrr" title='llvm::X86::VPANDNrr' data-ref="llvm::X86::VPANDNrr" data-ref-filename="llvm..X86..VPANDNrr">VPANDNrr</a>   },</td></tr>
<tr><th id="6892">6892</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSrm" title='llvm::X86::VANDPSrm' data-ref="llvm::X86::VANDPSrm" data-ref-filename="llvm..X86..VANDPSrm">VANDPSrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDrm" title='llvm::X86::VANDPDrm' data-ref="llvm::X86::VANDPDrm" data-ref-filename="llvm..X86..VANDPDrm">VANDPDrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDrm" title='llvm::X86::VPANDrm' data-ref="llvm::X86::VPANDrm" data-ref-filename="llvm..X86..VPANDrm">VPANDrm</a>    },</td></tr>
<tr><th id="6893">6893</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSrr" title='llvm::X86::VANDPSrr' data-ref="llvm::X86::VANDPSrr" data-ref-filename="llvm..X86..VANDPSrr">VANDPSrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDrr" title='llvm::X86::VANDPDrr' data-ref="llvm::X86::VANDPDrr" data-ref-filename="llvm..X86..VANDPDrr">VANDPDrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDrr" title='llvm::X86::VPANDrr' data-ref="llvm::X86::VPANDrr" data-ref-filename="llvm..X86..VPANDrr">VPANDrr</a>    },</td></tr>
<tr><th id="6894">6894</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSrm" title='llvm::X86::VORPSrm' data-ref="llvm::X86::VORPSrm" data-ref-filename="llvm..X86..VORPSrm">VORPSrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDrm" title='llvm::X86::VORPDrm' data-ref="llvm::X86::VORPDrm" data-ref-filename="llvm..X86..VORPDrm">VORPDrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORrm" title='llvm::X86::VPORrm' data-ref="llvm::X86::VPORrm" data-ref-filename="llvm..X86..VPORrm">VPORrm</a>     },</td></tr>
<tr><th id="6895">6895</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSrr" title='llvm::X86::VORPSrr' data-ref="llvm::X86::VORPSrr" data-ref-filename="llvm..X86..VORPSrr">VORPSrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDrr" title='llvm::X86::VORPDrr' data-ref="llvm::X86::VORPDrr" data-ref-filename="llvm..X86..VORPDrr">VORPDrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORrr" title='llvm::X86::VPORrr' data-ref="llvm::X86::VPORrr" data-ref-filename="llvm..X86..VPORrr">VPORrr</a>     },</td></tr>
<tr><th id="6896">6896</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSrm" title='llvm::X86::VXORPSrm' data-ref="llvm::X86::VXORPSrm" data-ref-filename="llvm..X86..VXORPSrm">VXORPSrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDrm" title='llvm::X86::VXORPDrm' data-ref="llvm::X86::VXORPDrm" data-ref-filename="llvm..X86..VXORPDrm">VXORPDrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORrm" title='llvm::X86::VPXORrm' data-ref="llvm::X86::VPXORrm" data-ref-filename="llvm..X86..VPXORrm">VPXORrm</a>    },</td></tr>
<tr><th id="6897">6897</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSrr" title='llvm::X86::VXORPSrr' data-ref="llvm::X86::VXORPSrr" data-ref-filename="llvm..X86..VXORPSrr">VXORPSrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDrr" title='llvm::X86::VXORPDrr' data-ref="llvm::X86::VXORPDrr" data-ref-filename="llvm..X86..VXORPDrr">VXORPDrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORrr" title='llvm::X86::VPXORrr' data-ref="llvm::X86::VPXORrr" data-ref-filename="llvm..X86..VPXORrr">VPXORrr</a>    },</td></tr>
<tr><th id="6898">6898</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDrm" title='llvm::X86::VUNPCKLPDrm' data-ref="llvm::X86::VUNPCKLPDrm" data-ref-filename="llvm..X86..VUNPCKLPDrm">VUNPCKLPDrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDrm" title='llvm::X86::VUNPCKLPDrm' data-ref="llvm::X86::VUNPCKLPDrm" data-ref-filename="llvm..X86..VUNPCKLPDrm">VUNPCKLPDrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQrm" title='llvm::X86::VPUNPCKLQDQrm' data-ref="llvm::X86::VPUNPCKLQDQrm" data-ref-filename="llvm..X86..VPUNPCKLQDQrm">VPUNPCKLQDQrm</a> },</td></tr>
<tr><th id="6899">6899</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLHPSrr" title='llvm::X86::VMOVLHPSrr' data-ref="llvm::X86::VMOVLHPSrr" data-ref-filename="llvm..X86..VMOVLHPSrr">VMOVLHPSrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDrr" title='llvm::X86::VUNPCKLPDrr' data-ref="llvm::X86::VUNPCKLPDrr" data-ref-filename="llvm..X86..VUNPCKLPDrr">VUNPCKLPDrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQrr" title='llvm::X86::VPUNPCKLQDQrr' data-ref="llvm::X86::VPUNPCKLQDQrr" data-ref-filename="llvm..X86..VPUNPCKLQDQrr">VPUNPCKLQDQrr</a> },</td></tr>
<tr><th id="6900">6900</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDrm" title='llvm::X86::VUNPCKHPDrm' data-ref="llvm::X86::VUNPCKHPDrm" data-ref-filename="llvm..X86..VUNPCKHPDrm">VUNPCKHPDrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDrm" title='llvm::X86::VUNPCKHPDrm' data-ref="llvm::X86::VUNPCKHPDrm" data-ref-filename="llvm..X86..VUNPCKHPDrm">VUNPCKHPDrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQrm" title='llvm::X86::VPUNPCKHQDQrm' data-ref="llvm::X86::VPUNPCKHQDQrm" data-ref-filename="llvm..X86..VPUNPCKHQDQrm">VPUNPCKHQDQrm</a> },</td></tr>
<tr><th id="6901">6901</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDrr" title='llvm::X86::VUNPCKHPDrr' data-ref="llvm::X86::VUNPCKHPDrr" data-ref-filename="llvm..X86..VUNPCKHPDrr">VUNPCKHPDrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDrr" title='llvm::X86::VUNPCKHPDrr' data-ref="llvm::X86::VUNPCKHPDrr" data-ref-filename="llvm..X86..VUNPCKHPDrr">VUNPCKHPDrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQrr" title='llvm::X86::VPUNPCKHQDQrr' data-ref="llvm::X86::VPUNPCKHQDQrr" data-ref-filename="llvm..X86..VPUNPCKHQDQrr">VPUNPCKHQDQrr</a> },</td></tr>
<tr><th id="6902">6902</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSrm" title='llvm::X86::VUNPCKLPSrm' data-ref="llvm::X86::VUNPCKLPSrm" data-ref-filename="llvm..X86..VUNPCKLPSrm">VUNPCKLPSrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSrm" title='llvm::X86::VUNPCKLPSrm' data-ref="llvm::X86::VUNPCKLPSrm" data-ref-filename="llvm..X86..VUNPCKLPSrm">VUNPCKLPSrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQrm" title='llvm::X86::VPUNPCKLDQrm' data-ref="llvm::X86::VPUNPCKLDQrm" data-ref-filename="llvm..X86..VPUNPCKLDQrm">VPUNPCKLDQrm</a> },</td></tr>
<tr><th id="6903">6903</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSrr" title='llvm::X86::VUNPCKLPSrr' data-ref="llvm::X86::VUNPCKLPSrr" data-ref-filename="llvm..X86..VUNPCKLPSrr">VUNPCKLPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSrr" title='llvm::X86::VUNPCKLPSrr' data-ref="llvm::X86::VUNPCKLPSrr" data-ref-filename="llvm..X86..VUNPCKLPSrr">VUNPCKLPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQrr" title='llvm::X86::VPUNPCKLDQrr' data-ref="llvm::X86::VPUNPCKLDQrr" data-ref-filename="llvm..X86..VPUNPCKLDQrr">VPUNPCKLDQrr</a> },</td></tr>
<tr><th id="6904">6904</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSrm" title='llvm::X86::VUNPCKHPSrm' data-ref="llvm::X86::VUNPCKHPSrm" data-ref-filename="llvm..X86..VUNPCKHPSrm">VUNPCKHPSrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSrm" title='llvm::X86::VUNPCKHPSrm' data-ref="llvm::X86::VUNPCKHPSrm" data-ref-filename="llvm..X86..VUNPCKHPSrm">VUNPCKHPSrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQrm" title='llvm::X86::VPUNPCKHDQrm' data-ref="llvm::X86::VPUNPCKHDQrm" data-ref-filename="llvm..X86..VPUNPCKHDQrm">VPUNPCKHDQrm</a> },</td></tr>
<tr><th id="6905">6905</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSrr" title='llvm::X86::VUNPCKHPSrr' data-ref="llvm::X86::VUNPCKHPSrr" data-ref-filename="llvm..X86..VUNPCKHPSrr">VUNPCKHPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSrr" title='llvm::X86::VUNPCKHPSrr' data-ref="llvm::X86::VUNPCKHPSrr" data-ref-filename="llvm..X86..VUNPCKHPSrr">VUNPCKHPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQrr" title='llvm::X86::VPUNPCKHDQrr' data-ref="llvm::X86::VPUNPCKHDQrr" data-ref-filename="llvm..X86..VPUNPCKHDQrr">VPUNPCKHDQrr</a> },</td></tr>
<tr><th id="6906">6906</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTPSmr" title='llvm::X86::VEXTRACTPSmr' data-ref="llvm::X86::VEXTRACTPSmr" data-ref-filename="llvm..X86..VEXTRACTPSmr">VEXTRACTPSmr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTPSmr" title='llvm::X86::VEXTRACTPSmr' data-ref="llvm::X86::VEXTRACTPSmr" data-ref-filename="llvm..X86..VEXTRACTPSmr">VEXTRACTPSmr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPEXTRDmr" title='llvm::X86::VPEXTRDmr' data-ref="llvm::X86::VPEXTRDmr" data-ref-filename="llvm..X86..VPEXTRDmr">VPEXTRDmr</a> },</td></tr>
<tr><th id="6907">6907</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTPSrr" title='llvm::X86::VEXTRACTPSrr' data-ref="llvm::X86::VEXTRACTPSrr" data-ref-filename="llvm..X86..VEXTRACTPSrr">VEXTRACTPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTPSrr" title='llvm::X86::VEXTRACTPSrr' data-ref="llvm::X86::VEXTRACTPSrr" data-ref-filename="llvm..X86..VEXTRACTPSrr">VEXTRACTPSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPEXTRDrr" title='llvm::X86::VPEXTRDrr' data-ref="llvm::X86::VPEXTRDrr" data-ref-filename="llvm..X86..VPEXTRDrr">VPEXTRDrr</a> },</td></tr>
<tr><th id="6908">6908</th><td>  <i>// AVX 256-bit support</i></td></tr>
<tr><th id="6909">6909</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYmr" title='llvm::X86::VMOVAPSYmr' data-ref="llvm::X86::VMOVAPSYmr" data-ref-filename="llvm..X86..VMOVAPSYmr">VMOVAPSYmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDYmr" title='llvm::X86::VMOVAPDYmr' data-ref="llvm::X86::VMOVAPDYmr" data-ref-filename="llvm..X86..VMOVAPDYmr">VMOVAPDYmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAYmr" title='llvm::X86::VMOVDQAYmr' data-ref="llvm::X86::VMOVDQAYmr" data-ref-filename="llvm..X86..VMOVDQAYmr">VMOVDQAYmr</a>  },</td></tr>
<tr><th id="6910">6910</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrm" title='llvm::X86::VMOVAPSYrm' data-ref="llvm::X86::VMOVAPSYrm" data-ref-filename="llvm..X86..VMOVAPSYrm">VMOVAPSYrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDYrm" title='llvm::X86::VMOVAPDYrm' data-ref="llvm::X86::VMOVAPDYrm" data-ref-filename="llvm..X86..VMOVAPDYrm">VMOVAPDYrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAYrm" title='llvm::X86::VMOVDQAYrm' data-ref="llvm::X86::VMOVDQAYrm" data-ref-filename="llvm..X86..VMOVDQAYrm">VMOVDQAYrm</a>  },</td></tr>
<tr><th id="6911">6911</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSYrr" title='llvm::X86::VMOVAPSYrr' data-ref="llvm::X86::VMOVAPSYrr" data-ref-filename="llvm..X86..VMOVAPSYrr">VMOVAPSYrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDYrr" title='llvm::X86::VMOVAPDYrr' data-ref="llvm::X86::VMOVAPDYrr" data-ref-filename="llvm..X86..VMOVAPDYrr">VMOVAPDYrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQAYrr" title='llvm::X86::VMOVDQAYrr' data-ref="llvm::X86::VMOVDQAYrr" data-ref-filename="llvm..X86..VMOVDQAYrr">VMOVDQAYrr</a>  },</td></tr>
<tr><th id="6912">6912</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYmr" title='llvm::X86::VMOVUPSYmr' data-ref="llvm::X86::VMOVUPSYmr" data-ref-filename="llvm..X86..VMOVUPSYmr">VMOVUPSYmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDYmr" title='llvm::X86::VMOVUPDYmr' data-ref="llvm::X86::VMOVUPDYmr" data-ref-filename="llvm..X86..VMOVUPDYmr">VMOVUPDYmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUYmr" title='llvm::X86::VMOVDQUYmr' data-ref="llvm::X86::VMOVDQUYmr" data-ref-filename="llvm..X86..VMOVDQUYmr">VMOVDQUYmr</a>  },</td></tr>
<tr><th id="6913">6913</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSYrm" title='llvm::X86::VMOVUPSYrm' data-ref="llvm::X86::VMOVUPSYrm" data-ref-filename="llvm..X86..VMOVUPSYrm">VMOVUPSYrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDYrm" title='llvm::X86::VMOVUPDYrm' data-ref="llvm::X86::VMOVUPDYrm" data-ref-filename="llvm..X86..VMOVUPDYrm">VMOVUPDYrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQUYrm" title='llvm::X86::VMOVDQUYrm' data-ref="llvm::X86::VMOVDQUYrm" data-ref-filename="llvm..X86..VMOVDQUYrm">VMOVDQUYrm</a>  },</td></tr>
<tr><th id="6914">6914</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTPSYmr" title='llvm::X86::VMOVNTPSYmr' data-ref="llvm::X86::VMOVNTPSYmr" data-ref-filename="llvm..X86..VMOVNTPSYmr">VMOVNTPSYmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTPDYmr" title='llvm::X86::VMOVNTPDYmr' data-ref="llvm::X86::VMOVNTPDYmr" data-ref-filename="llvm..X86..VMOVNTPDYmr">VMOVNTPDYmr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTDQYmr" title='llvm::X86::VMOVNTDQYmr' data-ref="llvm::X86::VMOVNTDQYmr" data-ref-filename="llvm..X86..VMOVNTDQYmr">VMOVNTDQYmr</a> },</td></tr>
<tr><th id="6915">6915</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSYrm" title='llvm::X86::VPERMPSYrm' data-ref="llvm::X86::VPERMPSYrm" data-ref-filename="llvm..X86..VPERMPSYrm">VPERMPSYrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSYrm" title='llvm::X86::VPERMPSYrm' data-ref="llvm::X86::VPERMPSYrm" data-ref-filename="llvm..X86..VPERMPSYrm">VPERMPSYrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMDYrm" title='llvm::X86::VPERMDYrm' data-ref="llvm::X86::VPERMDYrm" data-ref-filename="llvm..X86..VPERMDYrm">VPERMDYrm</a> },</td></tr>
<tr><th id="6916">6916</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSYrr" title='llvm::X86::VPERMPSYrr' data-ref="llvm::X86::VPERMPSYrr" data-ref-filename="llvm..X86..VPERMPSYrr">VPERMPSYrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSYrr" title='llvm::X86::VPERMPSYrr' data-ref="llvm::X86::VPERMPSYrr" data-ref-filename="llvm..X86..VPERMPSYrr">VPERMPSYrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMDYrr" title='llvm::X86::VPERMDYrr' data-ref="llvm::X86::VPERMDYrr" data-ref-filename="llvm..X86..VPERMDYrr">VPERMDYrr</a> },</td></tr>
<tr><th id="6917">6917</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDYmi" title='llvm::X86::VPERMPDYmi' data-ref="llvm::X86::VPERMPDYmi" data-ref-filename="llvm..X86..VPERMPDYmi">VPERMPDYmi</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDYmi" title='llvm::X86::VPERMPDYmi' data-ref="llvm::X86::VPERMPDYmi" data-ref-filename="llvm..X86..VPERMPDYmi">VPERMPDYmi</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMQYmi" title='llvm::X86::VPERMQYmi' data-ref="llvm::X86::VPERMQYmi" data-ref-filename="llvm..X86..VPERMQYmi">VPERMQYmi</a> },</td></tr>
<tr><th id="6918">6918</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDYri" title='llvm::X86::VPERMPDYri' data-ref="llvm::X86::VPERMPDYri" data-ref-filename="llvm..X86..VPERMPDYri">VPERMPDYri</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDYri" title='llvm::X86::VPERMPDYri' data-ref="llvm::X86::VPERMPDYri" data-ref-filename="llvm..X86..VPERMPDYri">VPERMPDYri</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMQYri" title='llvm::X86::VPERMQYri' data-ref="llvm::X86::VPERMQYri" data-ref-filename="llvm..X86..VPERMQYri">VPERMQYri</a> },</td></tr>
<tr><th id="6919">6919</th><td>  <i>// AVX512 support</i></td></tr>
<tr><th id="6920">6920</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLPSZ128mr" title='llvm::X86::VMOVLPSZ128mr' data-ref="llvm::X86::VMOVLPSZ128mr" data-ref-filename="llvm..X86..VMOVLPSZ128mr">VMOVLPSZ128mr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLPDZ128mr" title='llvm::X86::VMOVLPDZ128mr' data-ref="llvm::X86::VMOVLPDZ128mr" data-ref-filename="llvm..X86..VMOVLPDZ128mr">VMOVLPDZ128mr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVPQI2QIZmr" title='llvm::X86::VMOVPQI2QIZmr' data-ref="llvm::X86::VMOVPQI2QIZmr" data-ref-filename="llvm..X86..VMOVPQI2QIZmr">VMOVPQI2QIZmr</a>  },</td></tr>
<tr><th id="6921">6921</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTPSZ128mr" title='llvm::X86::VMOVNTPSZ128mr' data-ref="llvm::X86::VMOVNTPSZ128mr" data-ref-filename="llvm..X86..VMOVNTPSZ128mr">VMOVNTPSZ128mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTPDZ128mr" title='llvm::X86::VMOVNTPDZ128mr' data-ref="llvm::X86::VMOVNTPDZ128mr" data-ref-filename="llvm..X86..VMOVNTPDZ128mr">VMOVNTPDZ128mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTDQZ128mr" title='llvm::X86::VMOVNTDQZ128mr' data-ref="llvm::X86::VMOVNTDQZ128mr" data-ref-filename="llvm..X86..VMOVNTDQZ128mr">VMOVNTDQZ128mr</a> },</td></tr>
<tr><th id="6922">6922</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTPSZ256mr" title='llvm::X86::VMOVNTPSZ256mr' data-ref="llvm::X86::VMOVNTPSZ256mr" data-ref-filename="llvm..X86..VMOVNTPSZ256mr">VMOVNTPSZ256mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTPDZ256mr" title='llvm::X86::VMOVNTPDZ256mr' data-ref="llvm::X86::VMOVNTPDZ256mr" data-ref-filename="llvm..X86..VMOVNTPDZ256mr">VMOVNTPDZ256mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTDQZ256mr" title='llvm::X86::VMOVNTDQZ256mr' data-ref="llvm::X86::VMOVNTDQZ256mr" data-ref-filename="llvm..X86..VMOVNTDQZ256mr">VMOVNTDQZ256mr</a> },</td></tr>
<tr><th id="6923">6923</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTPSZmr" title='llvm::X86::VMOVNTPSZmr' data-ref="llvm::X86::VMOVNTPSZmr" data-ref-filename="llvm..X86..VMOVNTPSZmr">VMOVNTPSZmr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTPDZmr" title='llvm::X86::VMOVNTPDZmr' data-ref="llvm::X86::VMOVNTPDZmr" data-ref-filename="llvm..X86..VMOVNTPDZmr">VMOVNTPDZmr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVNTDQZmr" title='llvm::X86::VMOVNTDQZmr' data-ref="llvm::X86::VMOVNTDQZmr" data-ref-filename="llvm..X86..VMOVNTDQZmr">VMOVNTDQZmr</a>    },</td></tr>
<tr><th id="6924">6924</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZmr" title='llvm::X86::VMOVSDZmr' data-ref="llvm::X86::VMOVSDZmr" data-ref-filename="llvm..X86..VMOVSDZmr">VMOVSDZmr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZmr" title='llvm::X86::VMOVSDZmr' data-ref="llvm::X86::VMOVSDZmr" data-ref-filename="llvm..X86..VMOVSDZmr">VMOVSDZmr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVPQI2QIZmr" title='llvm::X86::VMOVPQI2QIZmr' data-ref="llvm::X86::VMOVPQI2QIZmr" data-ref-filename="llvm..X86..VMOVPQI2QIZmr">VMOVPQI2QIZmr</a>  },</td></tr>
<tr><th id="6925">6925</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZmr" title='llvm::X86::VMOVSSZmr' data-ref="llvm::X86::VMOVSSZmr" data-ref-filename="llvm..X86..VMOVSSZmr">VMOVSSZmr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZmr" title='llvm::X86::VMOVSSZmr' data-ref="llvm::X86::VMOVSSZmr" data-ref-filename="llvm..X86..VMOVSSZmr">VMOVSSZmr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVPDI2DIZmr" title='llvm::X86::VMOVPDI2DIZmr' data-ref="llvm::X86::VMOVPDI2DIZmr" data-ref-filename="llvm..X86..VMOVPDI2DIZmr">VMOVPDI2DIZmr</a>  },</td></tr>
<tr><th id="6926">6926</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm" title='llvm::X86::VMOVSDZrm' data-ref="llvm::X86::VMOVSDZrm" data-ref-filename="llvm..X86..VMOVSDZrm">VMOVSDZrm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm" title='llvm::X86::VMOVSDZrm' data-ref="llvm::X86::VMOVSDZrm" data-ref-filename="llvm..X86..VMOVSDZrm">VMOVSDZrm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVQI2PQIZrm" title='llvm::X86::VMOVQI2PQIZrm' data-ref="llvm::X86::VMOVQI2PQIZrm" data-ref-filename="llvm..X86..VMOVQI2PQIZrm">VMOVQI2PQIZrm</a>  },</td></tr>
<tr><th id="6927">6927</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm_alt" title='llvm::X86::VMOVSDZrm_alt' data-ref="llvm::X86::VMOVSDZrm_alt" data-ref-filename="llvm..X86..VMOVSDZrm_alt">VMOVSDZrm_alt</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSDZrm_alt" title='llvm::X86::VMOVSDZrm_alt' data-ref="llvm::X86::VMOVSDZrm_alt" data-ref-filename="llvm..X86..VMOVSDZrm_alt">VMOVSDZrm_alt</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVQI2PQIZrm" title='llvm::X86::VMOVQI2PQIZrm' data-ref="llvm::X86::VMOVQI2PQIZrm" data-ref-filename="llvm..X86..VMOVQI2PQIZrm">VMOVQI2PQIZrm</a>  },</td></tr>
<tr><th id="6928">6928</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm" title='llvm::X86::VMOVSSZrm' data-ref="llvm::X86::VMOVSSZrm" data-ref-filename="llvm..X86..VMOVSSZrm">VMOVSSZrm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm" title='llvm::X86::VMOVSSZrm' data-ref="llvm::X86::VMOVSSZrm" data-ref-filename="llvm..X86..VMOVSSZrm">VMOVSSZrm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDI2PDIZrm" title='llvm::X86::VMOVDI2PDIZrm' data-ref="llvm::X86::VMOVDI2PDIZrm" data-ref-filename="llvm..X86..VMOVDI2PDIZrm">VMOVDI2PDIZrm</a>  },</td></tr>
<tr><th id="6929">6929</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm_alt" title='llvm::X86::VMOVSSZrm_alt' data-ref="llvm::X86::VMOVSSZrm_alt" data-ref-filename="llvm..X86..VMOVSSZrm_alt">VMOVSSZrm_alt</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVSSZrm_alt" title='llvm::X86::VMOVSSZrm_alt' data-ref="llvm::X86::VMOVSSZrm_alt" data-ref-filename="llvm..X86..VMOVSSZrm_alt">VMOVSSZrm_alt</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDI2PDIZrm" title='llvm::X86::VMOVDI2PDIZrm' data-ref="llvm::X86::VMOVDI2PDIZrm" data-ref-filename="llvm..X86..VMOVDI2PDIZrm">VMOVDI2PDIZrm</a>  },</td></tr>
<tr><th id="6930">6930</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ128rr" title='llvm::X86::VBROADCASTSSZ128rr' data-ref="llvm::X86::VBROADCASTSSZ128rr" data-ref-filename="llvm..X86..VBROADCASTSSZ128rr">VBROADCASTSSZ128rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ128rr" title='llvm::X86::VBROADCASTSSZ128rr' data-ref="llvm::X86::VBROADCASTSSZ128rr" data-ref-filename="llvm..X86..VBROADCASTSSZ128rr">VBROADCASTSSZ128rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ128rr" title='llvm::X86::VPBROADCASTDZ128rr' data-ref="llvm::X86::VPBROADCASTDZ128rr" data-ref-filename="llvm..X86..VPBROADCASTDZ128rr">VPBROADCASTDZ128rr</a> },</td></tr>
<tr><th id="6931">6931</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ128rm" title='llvm::X86::VBROADCASTSSZ128rm' data-ref="llvm::X86::VBROADCASTSSZ128rm" data-ref-filename="llvm..X86..VBROADCASTSSZ128rm">VBROADCASTSSZ128rm</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ128rm" title='llvm::X86::VBROADCASTSSZ128rm' data-ref="llvm::X86::VBROADCASTSSZ128rm" data-ref-filename="llvm..X86..VBROADCASTSSZ128rm">VBROADCASTSSZ128rm</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ128rm" title='llvm::X86::VPBROADCASTDZ128rm' data-ref="llvm::X86::VPBROADCASTDZ128rm" data-ref-filename="llvm..X86..VPBROADCASTDZ128rm">VPBROADCASTDZ128rm</a> },</td></tr>
<tr><th id="6932">6932</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ256rr" title='llvm::X86::VBROADCASTSSZ256rr' data-ref="llvm::X86::VBROADCASTSSZ256rr" data-ref-filename="llvm..X86..VBROADCASTSSZ256rr">VBROADCASTSSZ256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ256rr" title='llvm::X86::VBROADCASTSSZ256rr' data-ref="llvm::X86::VBROADCASTSSZ256rr" data-ref-filename="llvm..X86..VBROADCASTSSZ256rr">VBROADCASTSSZ256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ256rr" title='llvm::X86::VPBROADCASTDZ256rr' data-ref="llvm::X86::VPBROADCASTDZ256rr" data-ref-filename="llvm..X86..VPBROADCASTDZ256rr">VPBROADCASTDZ256rr</a> },</td></tr>
<tr><th id="6933">6933</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ256rm" title='llvm::X86::VBROADCASTSSZ256rm' data-ref="llvm::X86::VBROADCASTSSZ256rm" data-ref-filename="llvm..X86..VBROADCASTSSZ256rm">VBROADCASTSSZ256rm</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZ256rm" title='llvm::X86::VBROADCASTSSZ256rm' data-ref="llvm::X86::VBROADCASTSSZ256rm" data-ref-filename="llvm..X86..VBROADCASTSSZ256rm">VBROADCASTSSZ256rm</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZ256rm" title='llvm::X86::VPBROADCASTDZ256rm' data-ref="llvm::X86::VPBROADCASTDZ256rm" data-ref-filename="llvm..X86..VPBROADCASTDZ256rm">VPBROADCASTDZ256rm</a> },</td></tr>
<tr><th id="6934">6934</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZrr" title='llvm::X86::VBROADCASTSSZrr' data-ref="llvm::X86::VBROADCASTSSZrr" data-ref-filename="llvm..X86..VBROADCASTSSZrr">VBROADCASTSSZrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZrr" title='llvm::X86::VBROADCASTSSZrr' data-ref="llvm::X86::VBROADCASTSSZrr" data-ref-filename="llvm..X86..VBROADCASTSSZrr">VBROADCASTSSZrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZrr" title='llvm::X86::VPBROADCASTDZrr' data-ref="llvm::X86::VPBROADCASTDZrr" data-ref-filename="llvm..X86..VPBROADCASTDZrr">VPBROADCASTDZrr</a> },</td></tr>
<tr><th id="6935">6935</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZrm" title='llvm::X86::VBROADCASTSSZrm' data-ref="llvm::X86::VBROADCASTSSZrm" data-ref-filename="llvm..X86..VBROADCASTSSZrm">VBROADCASTSSZrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSZrm" title='llvm::X86::VBROADCASTSSZrm' data-ref="llvm::X86::VBROADCASTSSZrm" data-ref-filename="llvm..X86..VBROADCASTSSZrm">VBROADCASTSSZrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDZrm" title='llvm::X86::VPBROADCASTDZrm' data-ref="llvm::X86::VPBROADCASTDZrm" data-ref-filename="llvm..X86..VPBROADCASTDZrm">VPBROADCASTDZrm</a> },</td></tr>
<tr><th id="6936">6936</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPZ128rr" title='llvm::X86::VMOVDDUPZ128rr' data-ref="llvm::X86::VMOVDDUPZ128rr" data-ref-filename="llvm..X86..VMOVDDUPZ128rr">VMOVDDUPZ128rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPZ128rr" title='llvm::X86::VMOVDDUPZ128rr' data-ref="llvm::X86::VMOVDDUPZ128rr" data-ref-filename="llvm..X86..VMOVDDUPZ128rr">VMOVDDUPZ128rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ128rr" title='llvm::X86::VPBROADCASTQZ128rr' data-ref="llvm::X86::VPBROADCASTQZ128rr" data-ref-filename="llvm..X86..VPBROADCASTQZ128rr">VPBROADCASTQZ128rr</a> },</td></tr>
<tr><th id="6937">6937</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPZ128rm" title='llvm::X86::VMOVDDUPZ128rm' data-ref="llvm::X86::VMOVDDUPZ128rm" data-ref-filename="llvm..X86..VMOVDDUPZ128rm">VMOVDDUPZ128rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPZ128rm" title='llvm::X86::VMOVDDUPZ128rm' data-ref="llvm::X86::VMOVDDUPZ128rm" data-ref-filename="llvm..X86..VMOVDDUPZ128rm">VMOVDDUPZ128rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ128rm" title='llvm::X86::VPBROADCASTQZ128rm' data-ref="llvm::X86::VPBROADCASTQZ128rm" data-ref-filename="llvm..X86..VPBROADCASTQZ128rm">VPBROADCASTQZ128rm</a> },</td></tr>
<tr><th id="6938">6938</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZ256rr" title='llvm::X86::VBROADCASTSDZ256rr' data-ref="llvm::X86::VBROADCASTSDZ256rr" data-ref-filename="llvm..X86..VBROADCASTSDZ256rr">VBROADCASTSDZ256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZ256rr" title='llvm::X86::VBROADCASTSDZ256rr' data-ref="llvm::X86::VBROADCASTSDZ256rr" data-ref-filename="llvm..X86..VBROADCASTSDZ256rr">VBROADCASTSDZ256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ256rr" title='llvm::X86::VPBROADCASTQZ256rr' data-ref="llvm::X86::VPBROADCASTQZ256rr" data-ref-filename="llvm..X86..VPBROADCASTQZ256rr">VPBROADCASTQZ256rr</a> },</td></tr>
<tr><th id="6939">6939</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZ256rm" title='llvm::X86::VBROADCASTSDZ256rm' data-ref="llvm::X86::VBROADCASTSDZ256rm" data-ref-filename="llvm..X86..VBROADCASTSDZ256rm">VBROADCASTSDZ256rm</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZ256rm" title='llvm::X86::VBROADCASTSDZ256rm' data-ref="llvm::X86::VBROADCASTSDZ256rm" data-ref-filename="llvm..X86..VBROADCASTSDZ256rm">VBROADCASTSDZ256rm</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZ256rm" title='llvm::X86::VPBROADCASTQZ256rm' data-ref="llvm::X86::VPBROADCASTQZ256rm" data-ref-filename="llvm..X86..VPBROADCASTQZ256rm">VPBROADCASTQZ256rm</a> },</td></tr>
<tr><th id="6940">6940</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZrr" title='llvm::X86::VBROADCASTSDZrr' data-ref="llvm::X86::VBROADCASTSDZrr" data-ref-filename="llvm..X86..VBROADCASTSDZrr">VBROADCASTSDZrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZrr" title='llvm::X86::VBROADCASTSDZrr' data-ref="llvm::X86::VBROADCASTSDZrr" data-ref-filename="llvm..X86..VBROADCASTSDZrr">VBROADCASTSDZrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZrr" title='llvm::X86::VPBROADCASTQZrr' data-ref="llvm::X86::VPBROADCASTQZrr" data-ref-filename="llvm..X86..VPBROADCASTQZrr">VPBROADCASTQZrr</a> },</td></tr>
<tr><th id="6941">6941</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZrm" title='llvm::X86::VBROADCASTSDZrm' data-ref="llvm::X86::VBROADCASTSDZrm" data-ref-filename="llvm..X86..VBROADCASTSDZrm">VBROADCASTSDZrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDZrm" title='llvm::X86::VBROADCASTSDZrm' data-ref="llvm::X86::VBROADCASTSDZrm" data-ref-filename="llvm..X86..VBROADCASTSDZrm">VBROADCASTSDZrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQZrm" title='llvm::X86::VPBROADCASTQZrm' data-ref="llvm::X86::VPBROADCASTQZrm" data-ref-filename="llvm..X86..VPBROADCASTQZrm">VPBROADCASTQZrm</a> },</td></tr>
<tr><th id="6942">6942</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x4Zrr" title='llvm::X86::VINSERTF32x4Zrr' data-ref="llvm::X86::VINSERTF32x4Zrr" data-ref-filename="llvm..X86..VINSERTF32x4Zrr">VINSERTF32x4Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x4Zrr" title='llvm::X86::VINSERTF32x4Zrr' data-ref="llvm::X86::VINSERTF32x4Zrr" data-ref-filename="llvm..X86..VINSERTF32x4Zrr">VINSERTF32x4Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI32x4Zrr" title='llvm::X86::VINSERTI32x4Zrr' data-ref="llvm::X86::VINSERTI32x4Zrr" data-ref-filename="llvm..X86..VINSERTI32x4Zrr">VINSERTI32x4Zrr</a> },</td></tr>
<tr><th id="6943">6943</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x4Zrm" title='llvm::X86::VINSERTF32x4Zrm' data-ref="llvm::X86::VINSERTF32x4Zrm" data-ref-filename="llvm..X86..VINSERTF32x4Zrm">VINSERTF32x4Zrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x4Zrm" title='llvm::X86::VINSERTF32x4Zrm' data-ref="llvm::X86::VINSERTF32x4Zrm" data-ref-filename="llvm..X86..VINSERTF32x4Zrm">VINSERTF32x4Zrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI32x4Zrm" title='llvm::X86::VINSERTI32x4Zrm' data-ref="llvm::X86::VINSERTI32x4Zrm" data-ref-filename="llvm..X86..VINSERTI32x4Zrm">VINSERTI32x4Zrm</a> },</td></tr>
<tr><th id="6944">6944</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x8Zrr" title='llvm::X86::VINSERTF32x8Zrr' data-ref="llvm::X86::VINSERTF32x8Zrr" data-ref-filename="llvm..X86..VINSERTF32x8Zrr">VINSERTF32x8Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x8Zrr" title='llvm::X86::VINSERTF32x8Zrr' data-ref="llvm::X86::VINSERTF32x8Zrr" data-ref-filename="llvm..X86..VINSERTF32x8Zrr">VINSERTF32x8Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI32x8Zrr" title='llvm::X86::VINSERTI32x8Zrr' data-ref="llvm::X86::VINSERTI32x8Zrr" data-ref-filename="llvm..X86..VINSERTI32x8Zrr">VINSERTI32x8Zrr</a> },</td></tr>
<tr><th id="6945">6945</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x8Zrm" title='llvm::X86::VINSERTF32x8Zrm' data-ref="llvm::X86::VINSERTF32x8Zrm" data-ref-filename="llvm..X86..VINSERTF32x8Zrm">VINSERTF32x8Zrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x8Zrm" title='llvm::X86::VINSERTF32x8Zrm' data-ref="llvm::X86::VINSERTF32x8Zrm" data-ref-filename="llvm..X86..VINSERTF32x8Zrm">VINSERTF32x8Zrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI32x8Zrm" title='llvm::X86::VINSERTI32x8Zrm' data-ref="llvm::X86::VINSERTI32x8Zrm" data-ref-filename="llvm..X86..VINSERTI32x8Zrm">VINSERTI32x8Zrm</a> },</td></tr>
<tr><th id="6946">6946</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x2Zrr" title='llvm::X86::VINSERTF64x2Zrr' data-ref="llvm::X86::VINSERTF64x2Zrr" data-ref-filename="llvm..X86..VINSERTF64x2Zrr">VINSERTF64x2Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x2Zrr" title='llvm::X86::VINSERTF64x2Zrr' data-ref="llvm::X86::VINSERTF64x2Zrr" data-ref-filename="llvm..X86..VINSERTF64x2Zrr">VINSERTF64x2Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI64x2Zrr" title='llvm::X86::VINSERTI64x2Zrr' data-ref="llvm::X86::VINSERTI64x2Zrr" data-ref-filename="llvm..X86..VINSERTI64x2Zrr">VINSERTI64x2Zrr</a> },</td></tr>
<tr><th id="6947">6947</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x2Zrm" title='llvm::X86::VINSERTF64x2Zrm' data-ref="llvm::X86::VINSERTF64x2Zrm" data-ref-filename="llvm..X86..VINSERTF64x2Zrm">VINSERTF64x2Zrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x2Zrm" title='llvm::X86::VINSERTF64x2Zrm' data-ref="llvm::X86::VINSERTF64x2Zrm" data-ref-filename="llvm..X86..VINSERTF64x2Zrm">VINSERTF64x2Zrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI64x2Zrm" title='llvm::X86::VINSERTI64x2Zrm' data-ref="llvm::X86::VINSERTI64x2Zrm" data-ref-filename="llvm..X86..VINSERTI64x2Zrm">VINSERTI64x2Zrm</a> },</td></tr>
<tr><th id="6948">6948</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x4Zrr" title='llvm::X86::VINSERTF64x4Zrr' data-ref="llvm::X86::VINSERTF64x4Zrr" data-ref-filename="llvm..X86..VINSERTF64x4Zrr">VINSERTF64x4Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x4Zrr" title='llvm::X86::VINSERTF64x4Zrr' data-ref="llvm::X86::VINSERTF64x4Zrr" data-ref-filename="llvm..X86..VINSERTF64x4Zrr">VINSERTF64x4Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI64x4Zrr" title='llvm::X86::VINSERTI64x4Zrr' data-ref="llvm::X86::VINSERTI64x4Zrr" data-ref-filename="llvm..X86..VINSERTI64x4Zrr">VINSERTI64x4Zrr</a> },</td></tr>
<tr><th id="6949">6949</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x4Zrm" title='llvm::X86::VINSERTF64x4Zrm' data-ref="llvm::X86::VINSERTF64x4Zrm" data-ref-filename="llvm..X86..VINSERTF64x4Zrm">VINSERTF64x4Zrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x4Zrm" title='llvm::X86::VINSERTF64x4Zrm' data-ref="llvm::X86::VINSERTF64x4Zrm" data-ref-filename="llvm..X86..VINSERTF64x4Zrm">VINSERTF64x4Zrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI64x4Zrm" title='llvm::X86::VINSERTI64x4Zrm' data-ref="llvm::X86::VINSERTI64x4Zrm" data-ref-filename="llvm..X86..VINSERTI64x4Zrm">VINSERTI64x4Zrm</a> },</td></tr>
<tr><th id="6950">6950</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x4Z256rr" title='llvm::X86::VINSERTF32x4Z256rr' data-ref="llvm::X86::VINSERTF32x4Z256rr" data-ref-filename="llvm..X86..VINSERTF32x4Z256rr">VINSERTF32x4Z256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x4Z256rr" title='llvm::X86::VINSERTF32x4Z256rr' data-ref="llvm::X86::VINSERTF32x4Z256rr" data-ref-filename="llvm..X86..VINSERTF32x4Z256rr">VINSERTF32x4Z256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI32x4Z256rr" title='llvm::X86::VINSERTI32x4Z256rr' data-ref="llvm::X86::VINSERTI32x4Z256rr" data-ref-filename="llvm..X86..VINSERTI32x4Z256rr">VINSERTI32x4Z256rr</a> },</td></tr>
<tr><th id="6951">6951</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x4Z256rm" title='llvm::X86::VINSERTF32x4Z256rm' data-ref="llvm::X86::VINSERTF32x4Z256rm" data-ref-filename="llvm..X86..VINSERTF32x4Z256rm">VINSERTF32x4Z256rm</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF32x4Z256rm" title='llvm::X86::VINSERTF32x4Z256rm' data-ref="llvm::X86::VINSERTF32x4Z256rm" data-ref-filename="llvm..X86..VINSERTF32x4Z256rm">VINSERTF32x4Z256rm</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI32x4Z256rm" title='llvm::X86::VINSERTI32x4Z256rm' data-ref="llvm::X86::VINSERTI32x4Z256rm" data-ref-filename="llvm..X86..VINSERTI32x4Z256rm">VINSERTI32x4Z256rm</a> },</td></tr>
<tr><th id="6952">6952</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x2Z256rr" title='llvm::X86::VINSERTF64x2Z256rr' data-ref="llvm::X86::VINSERTF64x2Z256rr" data-ref-filename="llvm..X86..VINSERTF64x2Z256rr">VINSERTF64x2Z256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x2Z256rr" title='llvm::X86::VINSERTF64x2Z256rr' data-ref="llvm::X86::VINSERTF64x2Z256rr" data-ref-filename="llvm..X86..VINSERTF64x2Z256rr">VINSERTF64x2Z256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI64x2Z256rr" title='llvm::X86::VINSERTI64x2Z256rr' data-ref="llvm::X86::VINSERTI64x2Z256rr" data-ref-filename="llvm..X86..VINSERTI64x2Z256rr">VINSERTI64x2Z256rr</a> },</td></tr>
<tr><th id="6953">6953</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x2Z256rm" title='llvm::X86::VINSERTF64x2Z256rm' data-ref="llvm::X86::VINSERTF64x2Z256rm" data-ref-filename="llvm..X86..VINSERTF64x2Z256rm">VINSERTF64x2Z256rm</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF64x2Z256rm" title='llvm::X86::VINSERTF64x2Z256rm' data-ref="llvm::X86::VINSERTF64x2Z256rm" data-ref-filename="llvm..X86..VINSERTF64x2Z256rm">VINSERTF64x2Z256rm</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI64x2Z256rm" title='llvm::X86::VINSERTI64x2Z256rm' data-ref="llvm::X86::VINSERTI64x2Z256rm" data-ref-filename="llvm..X86..VINSERTI64x2Z256rm">VINSERTI64x2Z256rm</a> },</td></tr>
<tr><th id="6954">6954</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x4Zrr" title='llvm::X86::VEXTRACTF32x4Zrr' data-ref="llvm::X86::VEXTRACTF32x4Zrr" data-ref-filename="llvm..X86..VEXTRACTF32x4Zrr">VEXTRACTF32x4Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x4Zrr" title='llvm::X86::VEXTRACTF32x4Zrr' data-ref="llvm::X86::VEXTRACTF32x4Zrr" data-ref-filename="llvm..X86..VEXTRACTF32x4Zrr">VEXTRACTF32x4Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI32x4Zrr" title='llvm::X86::VEXTRACTI32x4Zrr' data-ref="llvm::X86::VEXTRACTI32x4Zrr" data-ref-filename="llvm..X86..VEXTRACTI32x4Zrr">VEXTRACTI32x4Zrr</a> },</td></tr>
<tr><th id="6955">6955</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x4Zmr" title='llvm::X86::VEXTRACTF32x4Zmr' data-ref="llvm::X86::VEXTRACTF32x4Zmr" data-ref-filename="llvm..X86..VEXTRACTF32x4Zmr">VEXTRACTF32x4Zmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x4Zmr" title='llvm::X86::VEXTRACTF32x4Zmr' data-ref="llvm::X86::VEXTRACTF32x4Zmr" data-ref-filename="llvm..X86..VEXTRACTF32x4Zmr">VEXTRACTF32x4Zmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI32x4Zmr" title='llvm::X86::VEXTRACTI32x4Zmr' data-ref="llvm::X86::VEXTRACTI32x4Zmr" data-ref-filename="llvm..X86..VEXTRACTI32x4Zmr">VEXTRACTI32x4Zmr</a> },</td></tr>
<tr><th id="6956">6956</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x8Zrr" title='llvm::X86::VEXTRACTF32x8Zrr' data-ref="llvm::X86::VEXTRACTF32x8Zrr" data-ref-filename="llvm..X86..VEXTRACTF32x8Zrr">VEXTRACTF32x8Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x8Zrr" title='llvm::X86::VEXTRACTF32x8Zrr' data-ref="llvm::X86::VEXTRACTF32x8Zrr" data-ref-filename="llvm..X86..VEXTRACTF32x8Zrr">VEXTRACTF32x8Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI32x8Zrr" title='llvm::X86::VEXTRACTI32x8Zrr' data-ref="llvm::X86::VEXTRACTI32x8Zrr" data-ref-filename="llvm..X86..VEXTRACTI32x8Zrr">VEXTRACTI32x8Zrr</a> },</td></tr>
<tr><th id="6957">6957</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x8Zmr" title='llvm::X86::VEXTRACTF32x8Zmr' data-ref="llvm::X86::VEXTRACTF32x8Zmr" data-ref-filename="llvm..X86..VEXTRACTF32x8Zmr">VEXTRACTF32x8Zmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x8Zmr" title='llvm::X86::VEXTRACTF32x8Zmr' data-ref="llvm::X86::VEXTRACTF32x8Zmr" data-ref-filename="llvm..X86..VEXTRACTF32x8Zmr">VEXTRACTF32x8Zmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI32x8Zmr" title='llvm::X86::VEXTRACTI32x8Zmr' data-ref="llvm::X86::VEXTRACTI32x8Zmr" data-ref-filename="llvm..X86..VEXTRACTI32x8Zmr">VEXTRACTI32x8Zmr</a> },</td></tr>
<tr><th id="6958">6958</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x2Zrr" title='llvm::X86::VEXTRACTF64x2Zrr' data-ref="llvm::X86::VEXTRACTF64x2Zrr" data-ref-filename="llvm..X86..VEXTRACTF64x2Zrr">VEXTRACTF64x2Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x2Zrr" title='llvm::X86::VEXTRACTF64x2Zrr' data-ref="llvm::X86::VEXTRACTF64x2Zrr" data-ref-filename="llvm..X86..VEXTRACTF64x2Zrr">VEXTRACTF64x2Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI64x2Zrr" title='llvm::X86::VEXTRACTI64x2Zrr' data-ref="llvm::X86::VEXTRACTI64x2Zrr" data-ref-filename="llvm..X86..VEXTRACTI64x2Zrr">VEXTRACTI64x2Zrr</a> },</td></tr>
<tr><th id="6959">6959</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x2Zmr" title='llvm::X86::VEXTRACTF64x2Zmr' data-ref="llvm::X86::VEXTRACTF64x2Zmr" data-ref-filename="llvm..X86..VEXTRACTF64x2Zmr">VEXTRACTF64x2Zmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x2Zmr" title='llvm::X86::VEXTRACTF64x2Zmr' data-ref="llvm::X86::VEXTRACTF64x2Zmr" data-ref-filename="llvm..X86..VEXTRACTF64x2Zmr">VEXTRACTF64x2Zmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI64x2Zmr" title='llvm::X86::VEXTRACTI64x2Zmr' data-ref="llvm::X86::VEXTRACTI64x2Zmr" data-ref-filename="llvm..X86..VEXTRACTI64x2Zmr">VEXTRACTI64x2Zmr</a> },</td></tr>
<tr><th id="6960">6960</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x4Zrr" title='llvm::X86::VEXTRACTF64x4Zrr' data-ref="llvm::X86::VEXTRACTF64x4Zrr" data-ref-filename="llvm..X86..VEXTRACTF64x4Zrr">VEXTRACTF64x4Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x4Zrr" title='llvm::X86::VEXTRACTF64x4Zrr' data-ref="llvm::X86::VEXTRACTF64x4Zrr" data-ref-filename="llvm..X86..VEXTRACTF64x4Zrr">VEXTRACTF64x4Zrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI64x4Zrr" title='llvm::X86::VEXTRACTI64x4Zrr' data-ref="llvm::X86::VEXTRACTI64x4Zrr" data-ref-filename="llvm..X86..VEXTRACTI64x4Zrr">VEXTRACTI64x4Zrr</a> },</td></tr>
<tr><th id="6961">6961</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x4Zmr" title='llvm::X86::VEXTRACTF64x4Zmr' data-ref="llvm::X86::VEXTRACTF64x4Zmr" data-ref-filename="llvm..X86..VEXTRACTF64x4Zmr">VEXTRACTF64x4Zmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x4Zmr" title='llvm::X86::VEXTRACTF64x4Zmr' data-ref="llvm::X86::VEXTRACTF64x4Zmr" data-ref-filename="llvm..X86..VEXTRACTF64x4Zmr">VEXTRACTF64x4Zmr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI64x4Zmr" title='llvm::X86::VEXTRACTI64x4Zmr' data-ref="llvm::X86::VEXTRACTI64x4Zmr" data-ref-filename="llvm..X86..VEXTRACTI64x4Zmr">VEXTRACTI64x4Zmr</a> },</td></tr>
<tr><th id="6962">6962</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x4Z256rr" title='llvm::X86::VEXTRACTF32x4Z256rr' data-ref="llvm::X86::VEXTRACTF32x4Z256rr" data-ref-filename="llvm..X86..VEXTRACTF32x4Z256rr">VEXTRACTF32x4Z256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x4Z256rr" title='llvm::X86::VEXTRACTF32x4Z256rr' data-ref="llvm::X86::VEXTRACTF32x4Z256rr" data-ref-filename="llvm..X86..VEXTRACTF32x4Z256rr">VEXTRACTF32x4Z256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI32x4Z256rr" title='llvm::X86::VEXTRACTI32x4Z256rr' data-ref="llvm::X86::VEXTRACTI32x4Z256rr" data-ref-filename="llvm..X86..VEXTRACTI32x4Z256rr">VEXTRACTI32x4Z256rr</a> },</td></tr>
<tr><th id="6963">6963</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x4Z256mr" title='llvm::X86::VEXTRACTF32x4Z256mr' data-ref="llvm::X86::VEXTRACTF32x4Z256mr" data-ref-filename="llvm..X86..VEXTRACTF32x4Z256mr">VEXTRACTF32x4Z256mr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF32x4Z256mr" title='llvm::X86::VEXTRACTF32x4Z256mr' data-ref="llvm::X86::VEXTRACTF32x4Z256mr" data-ref-filename="llvm..X86..VEXTRACTF32x4Z256mr">VEXTRACTF32x4Z256mr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI32x4Z256mr" title='llvm::X86::VEXTRACTI32x4Z256mr' data-ref="llvm::X86::VEXTRACTI32x4Z256mr" data-ref-filename="llvm..X86..VEXTRACTI32x4Z256mr">VEXTRACTI32x4Z256mr</a> },</td></tr>
<tr><th id="6964">6964</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x2Z256rr" title='llvm::X86::VEXTRACTF64x2Z256rr' data-ref="llvm::X86::VEXTRACTF64x2Z256rr" data-ref-filename="llvm..X86..VEXTRACTF64x2Z256rr">VEXTRACTF64x2Z256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x2Z256rr" title='llvm::X86::VEXTRACTF64x2Z256rr' data-ref="llvm::X86::VEXTRACTF64x2Z256rr" data-ref-filename="llvm..X86..VEXTRACTF64x2Z256rr">VEXTRACTF64x2Z256rr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI64x2Z256rr" title='llvm::X86::VEXTRACTI64x2Z256rr' data-ref="llvm::X86::VEXTRACTI64x2Z256rr" data-ref-filename="llvm..X86..VEXTRACTI64x2Z256rr">VEXTRACTI64x2Z256rr</a> },</td></tr>
<tr><th id="6965">6965</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x2Z256mr" title='llvm::X86::VEXTRACTF64x2Z256mr' data-ref="llvm::X86::VEXTRACTF64x2Z256mr" data-ref-filename="llvm..X86..VEXTRACTF64x2Z256mr">VEXTRACTF64x2Z256mr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF64x2Z256mr" title='llvm::X86::VEXTRACTF64x2Z256mr' data-ref="llvm::X86::VEXTRACTF64x2Z256mr" data-ref-filename="llvm..X86..VEXTRACTF64x2Z256mr">VEXTRACTF64x2Z256mr</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI64x2Z256mr" title='llvm::X86::VEXTRACTI64x2Z256mr' data-ref="llvm::X86::VEXTRACTI64x2Z256mr" data-ref-filename="llvm..X86..VEXTRACTI64x2Z256mr">VEXTRACTI64x2Z256mr</a> },</td></tr>
<tr><th id="6966">6966</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSmi" title='llvm::X86::VPERMILPSmi' data-ref="llvm::X86::VPERMILPSmi" data-ref-filename="llvm..X86..VPERMILPSmi">VPERMILPSmi</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSmi" title='llvm::X86::VPERMILPSmi' data-ref="llvm::X86::VPERMILPSmi" data-ref-filename="llvm..X86..VPERMILPSmi">VPERMILPSmi</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFDmi" title='llvm::X86::VPSHUFDmi' data-ref="llvm::X86::VPSHUFDmi" data-ref-filename="llvm..X86..VPSHUFDmi">VPSHUFDmi</a> },</td></tr>
<tr><th id="6967">6967</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSri" title='llvm::X86::VPERMILPSri' data-ref="llvm::X86::VPERMILPSri" data-ref-filename="llvm..X86..VPERMILPSri">VPERMILPSri</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSri" title='llvm::X86::VPERMILPSri' data-ref="llvm::X86::VPERMILPSri" data-ref-filename="llvm..X86..VPERMILPSri">VPERMILPSri</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFDri" title='llvm::X86::VPSHUFDri' data-ref="llvm::X86::VPSHUFDri" data-ref-filename="llvm..X86..VPSHUFDri">VPSHUFDri</a> },</td></tr>
<tr><th id="6968">6968</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ128mi" title='llvm::X86::VPERMILPSZ128mi' data-ref="llvm::X86::VPERMILPSZ128mi" data-ref-filename="llvm..X86..VPERMILPSZ128mi">VPERMILPSZ128mi</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ128mi" title='llvm::X86::VPERMILPSZ128mi' data-ref="llvm::X86::VPERMILPSZ128mi" data-ref-filename="llvm..X86..VPERMILPSZ128mi">VPERMILPSZ128mi</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFDZ128mi" title='llvm::X86::VPSHUFDZ128mi' data-ref="llvm::X86::VPSHUFDZ128mi" data-ref-filename="llvm..X86..VPSHUFDZ128mi">VPSHUFDZ128mi</a> },</td></tr>
<tr><th id="6969">6969</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ128ri" title='llvm::X86::VPERMILPSZ128ri' data-ref="llvm::X86::VPERMILPSZ128ri" data-ref-filename="llvm..X86..VPERMILPSZ128ri">VPERMILPSZ128ri</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ128ri" title='llvm::X86::VPERMILPSZ128ri' data-ref="llvm::X86::VPERMILPSZ128ri" data-ref-filename="llvm..X86..VPERMILPSZ128ri">VPERMILPSZ128ri</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFDZ128ri" title='llvm::X86::VPSHUFDZ128ri' data-ref="llvm::X86::VPSHUFDZ128ri" data-ref-filename="llvm..X86..VPSHUFDZ128ri">VPSHUFDZ128ri</a> },</td></tr>
<tr><th id="6970">6970</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ256mi" title='llvm::X86::VPERMILPSZ256mi' data-ref="llvm::X86::VPERMILPSZ256mi" data-ref-filename="llvm..X86..VPERMILPSZ256mi">VPERMILPSZ256mi</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ256mi" title='llvm::X86::VPERMILPSZ256mi' data-ref="llvm::X86::VPERMILPSZ256mi" data-ref-filename="llvm..X86..VPERMILPSZ256mi">VPERMILPSZ256mi</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFDZ256mi" title='llvm::X86::VPSHUFDZ256mi' data-ref="llvm::X86::VPSHUFDZ256mi" data-ref-filename="llvm..X86..VPSHUFDZ256mi">VPSHUFDZ256mi</a> },</td></tr>
<tr><th id="6971">6971</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ256ri" title='llvm::X86::VPERMILPSZ256ri' data-ref="llvm::X86::VPERMILPSZ256ri" data-ref-filename="llvm..X86..VPERMILPSZ256ri">VPERMILPSZ256ri</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZ256ri" title='llvm::X86::VPERMILPSZ256ri' data-ref="llvm::X86::VPERMILPSZ256ri" data-ref-filename="llvm..X86..VPERMILPSZ256ri">VPERMILPSZ256ri</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFDZ256ri" title='llvm::X86::VPSHUFDZ256ri' data-ref="llvm::X86::VPSHUFDZ256ri" data-ref-filename="llvm..X86..VPSHUFDZ256ri">VPSHUFDZ256ri</a> },</td></tr>
<tr><th id="6972">6972</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZmi" title='llvm::X86::VPERMILPSZmi' data-ref="llvm::X86::VPERMILPSZmi" data-ref-filename="llvm..X86..VPERMILPSZmi">VPERMILPSZmi</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZmi" title='llvm::X86::VPERMILPSZmi' data-ref="llvm::X86::VPERMILPSZmi" data-ref-filename="llvm..X86..VPERMILPSZmi">VPERMILPSZmi</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFDZmi" title='llvm::X86::VPSHUFDZmi' data-ref="llvm::X86::VPSHUFDZmi" data-ref-filename="llvm..X86..VPSHUFDZmi">VPSHUFDZmi</a> },</td></tr>
<tr><th id="6973">6973</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZri" title='llvm::X86::VPERMILPSZri' data-ref="llvm::X86::VPERMILPSZri" data-ref-filename="llvm..X86..VPERMILPSZri">VPERMILPSZri</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSZri" title='llvm::X86::VPERMILPSZri' data-ref="llvm::X86::VPERMILPSZri" data-ref-filename="llvm..X86..VPERMILPSZri">VPERMILPSZri</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFDZri" title='llvm::X86::VPSHUFDZri' data-ref="llvm::X86::VPSHUFDZri" data-ref-filename="llvm..X86..VPSHUFDZri">VPSHUFDZri</a> },</td></tr>
<tr><th id="6974">6974</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSZ256rm" title='llvm::X86::VPERMPSZ256rm' data-ref="llvm::X86::VPERMPSZ256rm" data-ref-filename="llvm..X86..VPERMPSZ256rm">VPERMPSZ256rm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSZ256rm" title='llvm::X86::VPERMPSZ256rm' data-ref="llvm::X86::VPERMPSZ256rm" data-ref-filename="llvm..X86..VPERMPSZ256rm">VPERMPSZ256rm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMDZ256rm" title='llvm::X86::VPERMDZ256rm' data-ref="llvm::X86::VPERMDZ256rm" data-ref-filename="llvm..X86..VPERMDZ256rm">VPERMDZ256rm</a> },</td></tr>
<tr><th id="6975">6975</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSZ256rr" title='llvm::X86::VPERMPSZ256rr' data-ref="llvm::X86::VPERMPSZ256rr" data-ref-filename="llvm..X86..VPERMPSZ256rr">VPERMPSZ256rr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSZ256rr" title='llvm::X86::VPERMPSZ256rr' data-ref="llvm::X86::VPERMPSZ256rr" data-ref-filename="llvm..X86..VPERMPSZ256rr">VPERMPSZ256rr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMDZ256rr" title='llvm::X86::VPERMDZ256rr' data-ref="llvm::X86::VPERMDZ256rr" data-ref-filename="llvm..X86..VPERMDZ256rr">VPERMDZ256rr</a> },</td></tr>
<tr><th id="6976">6976</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZ256mi" title='llvm::X86::VPERMPDZ256mi' data-ref="llvm::X86::VPERMPDZ256mi" data-ref-filename="llvm..X86..VPERMPDZ256mi">VPERMPDZ256mi</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZ256mi" title='llvm::X86::VPERMPDZ256mi' data-ref="llvm::X86::VPERMPDZ256mi" data-ref-filename="llvm..X86..VPERMPDZ256mi">VPERMPDZ256mi</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMQZ256mi" title='llvm::X86::VPERMQZ256mi' data-ref="llvm::X86::VPERMQZ256mi" data-ref-filename="llvm..X86..VPERMQZ256mi">VPERMQZ256mi</a> },</td></tr>
<tr><th id="6977">6977</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZ256ri" title='llvm::X86::VPERMPDZ256ri' data-ref="llvm::X86::VPERMPDZ256ri" data-ref-filename="llvm..X86..VPERMPDZ256ri">VPERMPDZ256ri</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZ256ri" title='llvm::X86::VPERMPDZ256ri' data-ref="llvm::X86::VPERMPDZ256ri" data-ref-filename="llvm..X86..VPERMPDZ256ri">VPERMPDZ256ri</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMQZ256ri" title='llvm::X86::VPERMQZ256ri' data-ref="llvm::X86::VPERMQZ256ri" data-ref-filename="llvm..X86..VPERMQZ256ri">VPERMQZ256ri</a> },</td></tr>
<tr><th id="6978">6978</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZ256rm" title='llvm::X86::VPERMPDZ256rm' data-ref="llvm::X86::VPERMPDZ256rm" data-ref-filename="llvm..X86..VPERMPDZ256rm">VPERMPDZ256rm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZ256rm" title='llvm::X86::VPERMPDZ256rm' data-ref="llvm::X86::VPERMPDZ256rm" data-ref-filename="llvm..X86..VPERMPDZ256rm">VPERMPDZ256rm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMQZ256rm" title='llvm::X86::VPERMQZ256rm' data-ref="llvm::X86::VPERMQZ256rm" data-ref-filename="llvm..X86..VPERMQZ256rm">VPERMQZ256rm</a> },</td></tr>
<tr><th id="6979">6979</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZ256rr" title='llvm::X86::VPERMPDZ256rr' data-ref="llvm::X86::VPERMPDZ256rr" data-ref-filename="llvm..X86..VPERMPDZ256rr">VPERMPDZ256rr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZ256rr" title='llvm::X86::VPERMPDZ256rr' data-ref="llvm::X86::VPERMPDZ256rr" data-ref-filename="llvm..X86..VPERMPDZ256rr">VPERMPDZ256rr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMQZ256rr" title='llvm::X86::VPERMQZ256rr' data-ref="llvm::X86::VPERMQZ256rr" data-ref-filename="llvm..X86..VPERMQZ256rr">VPERMQZ256rr</a> },</td></tr>
<tr><th id="6980">6980</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSZrm" title='llvm::X86::VPERMPSZrm' data-ref="llvm::X86::VPERMPSZrm" data-ref-filename="llvm..X86..VPERMPSZrm">VPERMPSZrm</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSZrm" title='llvm::X86::VPERMPSZrm' data-ref="llvm::X86::VPERMPSZrm" data-ref-filename="llvm..X86..VPERMPSZrm">VPERMPSZrm</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMDZrm" title='llvm::X86::VPERMDZrm' data-ref="llvm::X86::VPERMDZrm" data-ref-filename="llvm..X86..VPERMDZrm">VPERMDZrm</a> },</td></tr>
<tr><th id="6981">6981</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSZrr" title='llvm::X86::VPERMPSZrr' data-ref="llvm::X86::VPERMPSZrr" data-ref-filename="llvm..X86..VPERMPSZrr">VPERMPSZrr</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPSZrr" title='llvm::X86::VPERMPSZrr' data-ref="llvm::X86::VPERMPSZrr" data-ref-filename="llvm..X86..VPERMPSZrr">VPERMPSZrr</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMDZrr" title='llvm::X86::VPERMDZrr' data-ref="llvm::X86::VPERMDZrr" data-ref-filename="llvm..X86..VPERMDZrr">VPERMDZrr</a> },</td></tr>
<tr><th id="6982">6982</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZmi" title='llvm::X86::VPERMPDZmi' data-ref="llvm::X86::VPERMPDZmi" data-ref-filename="llvm..X86..VPERMPDZmi">VPERMPDZmi</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZmi" title='llvm::X86::VPERMPDZmi' data-ref="llvm::X86::VPERMPDZmi" data-ref-filename="llvm..X86..VPERMPDZmi">VPERMPDZmi</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMQZmi" title='llvm::X86::VPERMQZmi' data-ref="llvm::X86::VPERMQZmi" data-ref-filename="llvm..X86..VPERMQZmi">VPERMQZmi</a> },</td></tr>
<tr><th id="6983">6983</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZri" title='llvm::X86::VPERMPDZri' data-ref="llvm::X86::VPERMPDZri" data-ref-filename="llvm..X86..VPERMPDZri">VPERMPDZri</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZri" title='llvm::X86::VPERMPDZri' data-ref="llvm::X86::VPERMPDZri" data-ref-filename="llvm..X86..VPERMPDZri">VPERMPDZri</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMQZri" title='llvm::X86::VPERMQZri' data-ref="llvm::X86::VPERMQZri" data-ref-filename="llvm..X86..VPERMQZri">VPERMQZri</a> },</td></tr>
<tr><th id="6984">6984</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZrm" title='llvm::X86::VPERMPDZrm' data-ref="llvm::X86::VPERMPDZrm" data-ref-filename="llvm..X86..VPERMPDZrm">VPERMPDZrm</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZrm" title='llvm::X86::VPERMPDZrm' data-ref="llvm::X86::VPERMPDZrm" data-ref-filename="llvm..X86..VPERMPDZrm">VPERMPDZrm</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMQZrm" title='llvm::X86::VPERMQZrm' data-ref="llvm::X86::VPERMQZrm" data-ref-filename="llvm..X86..VPERMQZrm">VPERMQZrm</a> },</td></tr>
<tr><th id="6985">6985</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZrr" title='llvm::X86::VPERMPDZrr' data-ref="llvm::X86::VPERMPDZrr" data-ref-filename="llvm..X86..VPERMPDZrr">VPERMPDZrr</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMPDZrr" title='llvm::X86::VPERMPDZrr' data-ref="llvm::X86::VPERMPDZrr" data-ref-filename="llvm..X86..VPERMPDZrr">VPERMPDZrr</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMQZrr" title='llvm::X86::VPERMQZrr' data-ref="llvm::X86::VPERMQZrr" data-ref-filename="llvm..X86..VPERMQZrr">VPERMQZrr</a> },</td></tr>
<tr><th id="6986">6986</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDZ256rm" title='llvm::X86::VUNPCKLPDZ256rm' data-ref="llvm::X86::VUNPCKLPDZ256rm" data-ref-filename="llvm..X86..VUNPCKLPDZ256rm">VUNPCKLPDZ256rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDZ256rm" title='llvm::X86::VUNPCKLPDZ256rm' data-ref="llvm::X86::VUNPCKLPDZ256rm" data-ref-filename="llvm..X86..VUNPCKLPDZ256rm">VUNPCKLPDZ256rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQZ256rm" title='llvm::X86::VPUNPCKLQDQZ256rm' data-ref="llvm::X86::VPUNPCKLQDQZ256rm" data-ref-filename="llvm..X86..VPUNPCKLQDQZ256rm">VPUNPCKLQDQZ256rm</a> },</td></tr>
<tr><th id="6987">6987</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDZ256rr" title='llvm::X86::VUNPCKLPDZ256rr' data-ref="llvm::X86::VUNPCKLPDZ256rr" data-ref-filename="llvm..X86..VUNPCKLPDZ256rr">VUNPCKLPDZ256rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDZ256rr" title='llvm::X86::VUNPCKLPDZ256rr' data-ref="llvm::X86::VUNPCKLPDZ256rr" data-ref-filename="llvm..X86..VUNPCKLPDZ256rr">VUNPCKLPDZ256rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQZ256rr" title='llvm::X86::VPUNPCKLQDQZ256rr' data-ref="llvm::X86::VPUNPCKLQDQZ256rr" data-ref-filename="llvm..X86..VPUNPCKLQDQZ256rr">VPUNPCKLQDQZ256rr</a> },</td></tr>
<tr><th id="6988">6988</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ256rm" title='llvm::X86::VUNPCKHPDZ256rm' data-ref="llvm::X86::VUNPCKHPDZ256rm" data-ref-filename="llvm..X86..VUNPCKHPDZ256rm">VUNPCKHPDZ256rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ256rm" title='llvm::X86::VUNPCKHPDZ256rm' data-ref="llvm::X86::VUNPCKHPDZ256rm" data-ref-filename="llvm..X86..VUNPCKHPDZ256rm">VUNPCKHPDZ256rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQZ256rm" title='llvm::X86::VPUNPCKHQDQZ256rm' data-ref="llvm::X86::VPUNPCKHQDQZ256rm" data-ref-filename="llvm..X86..VPUNPCKHQDQZ256rm">VPUNPCKHQDQZ256rm</a> },</td></tr>
<tr><th id="6989">6989</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ256rr" title='llvm::X86::VUNPCKHPDZ256rr' data-ref="llvm::X86::VUNPCKHPDZ256rr" data-ref-filename="llvm..X86..VUNPCKHPDZ256rr">VUNPCKHPDZ256rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ256rr" title='llvm::X86::VUNPCKHPDZ256rr' data-ref="llvm::X86::VUNPCKHPDZ256rr" data-ref-filename="llvm..X86..VUNPCKHPDZ256rr">VUNPCKHPDZ256rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQZ256rr" title='llvm::X86::VPUNPCKHQDQZ256rr' data-ref="llvm::X86::VPUNPCKHQDQZ256rr" data-ref-filename="llvm..X86..VPUNPCKHQDQZ256rr">VPUNPCKHQDQZ256rr</a> },</td></tr>
<tr><th id="6990">6990</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZ256rm" title='llvm::X86::VUNPCKLPSZ256rm' data-ref="llvm::X86::VUNPCKLPSZ256rm" data-ref-filename="llvm..X86..VUNPCKLPSZ256rm">VUNPCKLPSZ256rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZ256rm" title='llvm::X86::VUNPCKLPSZ256rm' data-ref="llvm::X86::VUNPCKLPSZ256rm" data-ref-filename="llvm..X86..VUNPCKLPSZ256rm">VUNPCKLPSZ256rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQZ256rm" title='llvm::X86::VPUNPCKLDQZ256rm' data-ref="llvm::X86::VPUNPCKLDQZ256rm" data-ref-filename="llvm..X86..VPUNPCKLDQZ256rm">VPUNPCKLDQZ256rm</a> },</td></tr>
<tr><th id="6991">6991</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZ256rr" title='llvm::X86::VUNPCKLPSZ256rr' data-ref="llvm::X86::VUNPCKLPSZ256rr" data-ref-filename="llvm..X86..VUNPCKLPSZ256rr">VUNPCKLPSZ256rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZ256rr" title='llvm::X86::VUNPCKLPSZ256rr' data-ref="llvm::X86::VUNPCKLPSZ256rr" data-ref-filename="llvm..X86..VUNPCKLPSZ256rr">VUNPCKLPSZ256rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQZ256rr" title='llvm::X86::VPUNPCKLDQZ256rr' data-ref="llvm::X86::VPUNPCKLDQZ256rr" data-ref-filename="llvm..X86..VPUNPCKLDQZ256rr">VPUNPCKLDQZ256rr</a> },</td></tr>
<tr><th id="6992">6992</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZ256rm" title='llvm::X86::VUNPCKHPSZ256rm' data-ref="llvm::X86::VUNPCKHPSZ256rm" data-ref-filename="llvm..X86..VUNPCKHPSZ256rm">VUNPCKHPSZ256rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZ256rm" title='llvm::X86::VUNPCKHPSZ256rm' data-ref="llvm::X86::VUNPCKHPSZ256rm" data-ref-filename="llvm..X86..VUNPCKHPSZ256rm">VUNPCKHPSZ256rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQZ256rm" title='llvm::X86::VPUNPCKHDQZ256rm' data-ref="llvm::X86::VPUNPCKHDQZ256rm" data-ref-filename="llvm..X86..VPUNPCKHDQZ256rm">VPUNPCKHDQZ256rm</a> },</td></tr>
<tr><th id="6993">6993</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZ256rr" title='llvm::X86::VUNPCKHPSZ256rr' data-ref="llvm::X86::VUNPCKHPSZ256rr" data-ref-filename="llvm..X86..VUNPCKHPSZ256rr">VUNPCKHPSZ256rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZ256rr" title='llvm::X86::VUNPCKHPSZ256rr' data-ref="llvm::X86::VUNPCKHPSZ256rr" data-ref-filename="llvm..X86..VUNPCKHPSZ256rr">VUNPCKHPSZ256rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQZ256rr" title='llvm::X86::VPUNPCKHDQZ256rr' data-ref="llvm::X86::VPUNPCKHDQZ256rr" data-ref-filename="llvm..X86..VPUNPCKHDQZ256rr">VPUNPCKHDQZ256rr</a> },</td></tr>
<tr><th id="6994">6994</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDZ128rm" title='llvm::X86::VUNPCKLPDZ128rm' data-ref="llvm::X86::VUNPCKLPDZ128rm" data-ref-filename="llvm..X86..VUNPCKLPDZ128rm">VUNPCKLPDZ128rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDZ128rm" title='llvm::X86::VUNPCKLPDZ128rm' data-ref="llvm::X86::VUNPCKLPDZ128rm" data-ref-filename="llvm..X86..VUNPCKLPDZ128rm">VUNPCKLPDZ128rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQZ128rm" title='llvm::X86::VPUNPCKLQDQZ128rm' data-ref="llvm::X86::VPUNPCKLQDQZ128rm" data-ref-filename="llvm..X86..VPUNPCKLQDQZ128rm">VPUNPCKLQDQZ128rm</a> },</td></tr>
<tr><th id="6995">6995</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLHPSZrr" title='llvm::X86::VMOVLHPSZrr' data-ref="llvm::X86::VMOVLHPSZrr" data-ref-filename="llvm..X86..VMOVLHPSZrr">VMOVLHPSZrr</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDZ128rr" title='llvm::X86::VUNPCKLPDZ128rr' data-ref="llvm::X86::VUNPCKLPDZ128rr" data-ref-filename="llvm..X86..VUNPCKLPDZ128rr">VUNPCKLPDZ128rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQZ128rr" title='llvm::X86::VPUNPCKLQDQZ128rr' data-ref="llvm::X86::VPUNPCKLQDQZ128rr" data-ref-filename="llvm..X86..VPUNPCKLQDQZ128rr">VPUNPCKLQDQZ128rr</a> },</td></tr>
<tr><th id="6996">6996</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ128rm" title='llvm::X86::VUNPCKHPDZ128rm' data-ref="llvm::X86::VUNPCKHPDZ128rm" data-ref-filename="llvm..X86..VUNPCKHPDZ128rm">VUNPCKHPDZ128rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ128rm" title='llvm::X86::VUNPCKHPDZ128rm' data-ref="llvm::X86::VUNPCKHPDZ128rm" data-ref-filename="llvm..X86..VUNPCKHPDZ128rm">VUNPCKHPDZ128rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQZ128rm" title='llvm::X86::VPUNPCKHQDQZ128rm' data-ref="llvm::X86::VPUNPCKHQDQZ128rm" data-ref-filename="llvm..X86..VPUNPCKHQDQZ128rm">VPUNPCKHQDQZ128rm</a> },</td></tr>
<tr><th id="6997">6997</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ128rr" title='llvm::X86::VUNPCKHPDZ128rr' data-ref="llvm::X86::VUNPCKHPDZ128rr" data-ref-filename="llvm..X86..VUNPCKHPDZ128rr">VUNPCKHPDZ128rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZ128rr" title='llvm::X86::VUNPCKHPDZ128rr' data-ref="llvm::X86::VUNPCKHPDZ128rr" data-ref-filename="llvm..X86..VUNPCKHPDZ128rr">VUNPCKHPDZ128rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQZ128rr" title='llvm::X86::VPUNPCKHQDQZ128rr' data-ref="llvm::X86::VPUNPCKHQDQZ128rr" data-ref-filename="llvm..X86..VPUNPCKHQDQZ128rr">VPUNPCKHQDQZ128rr</a> },</td></tr>
<tr><th id="6998">6998</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZ128rm" title='llvm::X86::VUNPCKLPSZ128rm' data-ref="llvm::X86::VUNPCKLPSZ128rm" data-ref-filename="llvm..X86..VUNPCKLPSZ128rm">VUNPCKLPSZ128rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZ128rm" title='llvm::X86::VUNPCKLPSZ128rm' data-ref="llvm::X86::VUNPCKLPSZ128rm" data-ref-filename="llvm..X86..VUNPCKLPSZ128rm">VUNPCKLPSZ128rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQZ128rm" title='llvm::X86::VPUNPCKLDQZ128rm' data-ref="llvm::X86::VPUNPCKLDQZ128rm" data-ref-filename="llvm..X86..VPUNPCKLDQZ128rm">VPUNPCKLDQZ128rm</a> },</td></tr>
<tr><th id="6999">6999</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZ128rr" title='llvm::X86::VUNPCKLPSZ128rr' data-ref="llvm::X86::VUNPCKLPSZ128rr" data-ref-filename="llvm..X86..VUNPCKLPSZ128rr">VUNPCKLPSZ128rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZ128rr" title='llvm::X86::VUNPCKLPSZ128rr' data-ref="llvm::X86::VUNPCKLPSZ128rr" data-ref-filename="llvm..X86..VUNPCKLPSZ128rr">VUNPCKLPSZ128rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQZ128rr" title='llvm::X86::VPUNPCKLDQZ128rr' data-ref="llvm::X86::VPUNPCKLDQZ128rr" data-ref-filename="llvm..X86..VPUNPCKLDQZ128rr">VPUNPCKLDQZ128rr</a> },</td></tr>
<tr><th id="7000">7000</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZ128rm" title='llvm::X86::VUNPCKHPSZ128rm' data-ref="llvm::X86::VUNPCKHPSZ128rm" data-ref-filename="llvm..X86..VUNPCKHPSZ128rm">VUNPCKHPSZ128rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZ128rm" title='llvm::X86::VUNPCKHPSZ128rm' data-ref="llvm::X86::VUNPCKHPSZ128rm" data-ref-filename="llvm..X86..VUNPCKHPSZ128rm">VUNPCKHPSZ128rm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQZ128rm" title='llvm::X86::VPUNPCKHDQZ128rm' data-ref="llvm::X86::VPUNPCKHDQZ128rm" data-ref-filename="llvm..X86..VPUNPCKHDQZ128rm">VPUNPCKHDQZ128rm</a> },</td></tr>
<tr><th id="7001">7001</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZ128rr" title='llvm::X86::VUNPCKHPSZ128rr' data-ref="llvm::X86::VUNPCKHPSZ128rr" data-ref-filename="llvm..X86..VUNPCKHPSZ128rr">VUNPCKHPSZ128rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZ128rr" title='llvm::X86::VUNPCKHPSZ128rr' data-ref="llvm::X86::VUNPCKHPSZ128rr" data-ref-filename="llvm..X86..VUNPCKHPSZ128rr">VUNPCKHPSZ128rr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQZ128rr" title='llvm::X86::VPUNPCKHDQZ128rr' data-ref="llvm::X86::VPUNPCKHDQZ128rr" data-ref-filename="llvm..X86..VPUNPCKHDQZ128rr">VPUNPCKHDQZ128rr</a> },</td></tr>
<tr><th id="7002">7002</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDZrm" title='llvm::X86::VUNPCKLPDZrm' data-ref="llvm::X86::VUNPCKLPDZrm" data-ref-filename="llvm..X86..VUNPCKLPDZrm">VUNPCKLPDZrm</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDZrm" title='llvm::X86::VUNPCKLPDZrm' data-ref="llvm::X86::VUNPCKLPDZrm" data-ref-filename="llvm..X86..VUNPCKLPDZrm">VUNPCKLPDZrm</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQZrm" title='llvm::X86::VPUNPCKLQDQZrm' data-ref="llvm::X86::VPUNPCKLQDQZrm" data-ref-filename="llvm..X86..VPUNPCKLQDQZrm">VPUNPCKLQDQZrm</a> },</td></tr>
<tr><th id="7003">7003</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDZrr" title='llvm::X86::VUNPCKLPDZrr' data-ref="llvm::X86::VUNPCKLPDZrr" data-ref-filename="llvm..X86..VUNPCKLPDZrr">VUNPCKLPDZrr</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDZrr" title='llvm::X86::VUNPCKLPDZrr' data-ref="llvm::X86::VUNPCKLPDZrr" data-ref-filename="llvm..X86..VUNPCKLPDZrr">VUNPCKLPDZrr</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQZrr" title='llvm::X86::VPUNPCKLQDQZrr' data-ref="llvm::X86::VPUNPCKLQDQZrr" data-ref-filename="llvm..X86..VPUNPCKLQDQZrr">VPUNPCKLQDQZrr</a> },</td></tr>
<tr><th id="7004">7004</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZrm" title='llvm::X86::VUNPCKHPDZrm' data-ref="llvm::X86::VUNPCKHPDZrm" data-ref-filename="llvm..X86..VUNPCKHPDZrm">VUNPCKHPDZrm</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZrm" title='llvm::X86::VUNPCKHPDZrm' data-ref="llvm::X86::VUNPCKHPDZrm" data-ref-filename="llvm..X86..VUNPCKHPDZrm">VUNPCKHPDZrm</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQZrm" title='llvm::X86::VPUNPCKHQDQZrm' data-ref="llvm::X86::VPUNPCKHQDQZrm" data-ref-filename="llvm..X86..VPUNPCKHQDQZrm">VPUNPCKHQDQZrm</a> },</td></tr>
<tr><th id="7005">7005</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZrr" title='llvm::X86::VUNPCKHPDZrr' data-ref="llvm::X86::VUNPCKHPDZrr" data-ref-filename="llvm..X86..VUNPCKHPDZrr">VUNPCKHPDZrr</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDZrr" title='llvm::X86::VUNPCKHPDZrr' data-ref="llvm::X86::VUNPCKHPDZrr" data-ref-filename="llvm..X86..VUNPCKHPDZrr">VUNPCKHPDZrr</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQZrr" title='llvm::X86::VPUNPCKHQDQZrr' data-ref="llvm::X86::VPUNPCKHQDQZrr" data-ref-filename="llvm..X86..VPUNPCKHQDQZrr">VPUNPCKHQDQZrr</a> },</td></tr>
<tr><th id="7006">7006</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZrm" title='llvm::X86::VUNPCKLPSZrm' data-ref="llvm::X86::VUNPCKLPSZrm" data-ref-filename="llvm..X86..VUNPCKLPSZrm">VUNPCKLPSZrm</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZrm" title='llvm::X86::VUNPCKLPSZrm' data-ref="llvm::X86::VUNPCKLPSZrm" data-ref-filename="llvm..X86..VUNPCKLPSZrm">VUNPCKLPSZrm</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQZrm" title='llvm::X86::VPUNPCKLDQZrm' data-ref="llvm::X86::VPUNPCKLDQZrm" data-ref-filename="llvm..X86..VPUNPCKLDQZrm">VPUNPCKLDQZrm</a> },</td></tr>
<tr><th id="7007">7007</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZrr" title='llvm::X86::VUNPCKLPSZrr' data-ref="llvm::X86::VUNPCKLPSZrr" data-ref-filename="llvm..X86..VUNPCKLPSZrr">VUNPCKLPSZrr</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSZrr" title='llvm::X86::VUNPCKLPSZrr' data-ref="llvm::X86::VUNPCKLPSZrr" data-ref-filename="llvm..X86..VUNPCKLPSZrr">VUNPCKLPSZrr</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQZrr" title='llvm::X86::VPUNPCKLDQZrr' data-ref="llvm::X86::VPUNPCKLDQZrr" data-ref-filename="llvm..X86..VPUNPCKLDQZrr">VPUNPCKLDQZrr</a> },</td></tr>
<tr><th id="7008">7008</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZrm" title='llvm::X86::VUNPCKHPSZrm' data-ref="llvm::X86::VUNPCKHPSZrm" data-ref-filename="llvm..X86..VUNPCKHPSZrm">VUNPCKHPSZrm</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZrm" title='llvm::X86::VUNPCKHPSZrm' data-ref="llvm::X86::VUNPCKHPSZrm" data-ref-filename="llvm..X86..VUNPCKHPSZrm">VUNPCKHPSZrm</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQZrm" title='llvm::X86::VPUNPCKHDQZrm' data-ref="llvm::X86::VPUNPCKHDQZrm" data-ref-filename="llvm..X86..VPUNPCKHDQZrm">VPUNPCKHDQZrm</a> },</td></tr>
<tr><th id="7009">7009</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZrr" title='llvm::X86::VUNPCKHPSZrr' data-ref="llvm::X86::VUNPCKHPSZrr" data-ref-filename="llvm..X86..VUNPCKHPSZrr">VUNPCKHPSZrr</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSZrr" title='llvm::X86::VUNPCKHPSZrr' data-ref="llvm::X86::VUNPCKHPSZrr" data-ref-filename="llvm..X86..VUNPCKHPSZrr">VUNPCKHPSZrr</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQZrr" title='llvm::X86::VPUNPCKHDQZrr' data-ref="llvm::X86::VPUNPCKHDQZrr" data-ref-filename="llvm..X86..VPUNPCKHDQZrr">VPUNPCKHDQZrr</a> },</td></tr>
<tr><th id="7010">7010</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTPSZmr" title='llvm::X86::VEXTRACTPSZmr' data-ref="llvm::X86::VEXTRACTPSZmr" data-ref-filename="llvm..X86..VEXTRACTPSZmr">VEXTRACTPSZmr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTPSZmr" title='llvm::X86::VEXTRACTPSZmr' data-ref="llvm::X86::VEXTRACTPSZmr" data-ref-filename="llvm..X86..VEXTRACTPSZmr">VEXTRACTPSZmr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPEXTRDZmr" title='llvm::X86::VPEXTRDZmr' data-ref="llvm::X86::VPEXTRDZmr" data-ref-filename="llvm..X86..VPEXTRDZmr">VPEXTRDZmr</a> },</td></tr>
<tr><th id="7011">7011</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTPSZrr" title='llvm::X86::VEXTRACTPSZrr' data-ref="llvm::X86::VEXTRACTPSZrr" data-ref-filename="llvm..X86..VEXTRACTPSZrr">VEXTRACTPSZrr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTPSZrr" title='llvm::X86::VEXTRACTPSZrr' data-ref="llvm::X86::VEXTRACTPSZrr" data-ref-filename="llvm..X86..VEXTRACTPSZrr">VEXTRACTPSZrr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPEXTRDZrr" title='llvm::X86::VPEXTRDZrr' data-ref="llvm::X86::VPEXTRDZrr" data-ref-filename="llvm..X86..VPEXTRDZrr">VPEXTRDZrr</a> },</td></tr>
<tr><th id="7012">7012</th><td>};</td></tr>
<tr><th id="7013">7013</th><td></td></tr>
<tr><th id="7014">7014</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl def" id="ReplaceableInstrsAVX2" title='ReplaceableInstrsAVX2' data-type='const uint16_t [31][3]' data-ref="ReplaceableInstrsAVX2" data-ref-filename="ReplaceableInstrsAVX2">ReplaceableInstrsAVX2</dfn>[][<var>3</var>] = {</td></tr>
<tr><th id="7015">7015</th><td>  <i>//PackedSingle       PackedDouble       PackedInt</i></td></tr>
<tr><th id="7016">7016</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSYrm" title='llvm::X86::VANDNPSYrm' data-ref="llvm::X86::VANDNPSYrm" data-ref-filename="llvm..X86..VANDNPSYrm">VANDNPSYrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDYrm" title='llvm::X86::VANDNPDYrm' data-ref="llvm::X86::VANDNPDYrm" data-ref-filename="llvm..X86..VANDNPDYrm">VANDNPDYrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNYrm" title='llvm::X86::VPANDNYrm' data-ref="llvm::X86::VPANDNYrm" data-ref-filename="llvm..X86..VPANDNYrm">VPANDNYrm</a>   },</td></tr>
<tr><th id="7017">7017</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSYrr" title='llvm::X86::VANDNPSYrr' data-ref="llvm::X86::VANDNPSYrr" data-ref-filename="llvm..X86..VANDNPSYrr">VANDNPSYrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDYrr" title='llvm::X86::VANDNPDYrr' data-ref="llvm::X86::VANDNPDYrr" data-ref-filename="llvm..X86..VANDNPDYrr">VANDNPDYrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNYrr" title='llvm::X86::VPANDNYrr' data-ref="llvm::X86::VPANDNYrr" data-ref-filename="llvm..X86..VPANDNYrr">VPANDNYrr</a>   },</td></tr>
<tr><th id="7018">7018</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSYrm" title='llvm::X86::VANDPSYrm' data-ref="llvm::X86::VANDPSYrm" data-ref-filename="llvm..X86..VANDPSYrm">VANDPSYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDYrm" title='llvm::X86::VANDPDYrm' data-ref="llvm::X86::VANDPDYrm" data-ref-filename="llvm..X86..VANDPDYrm">VANDPDYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDYrm" title='llvm::X86::VPANDYrm' data-ref="llvm::X86::VPANDYrm" data-ref-filename="llvm..X86..VPANDYrm">VPANDYrm</a>    },</td></tr>
<tr><th id="7019">7019</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSYrr" title='llvm::X86::VANDPSYrr' data-ref="llvm::X86::VANDPSYrr" data-ref-filename="llvm..X86..VANDPSYrr">VANDPSYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDYrr" title='llvm::X86::VANDPDYrr' data-ref="llvm::X86::VANDPDYrr" data-ref-filename="llvm..X86..VANDPDYrr">VANDPDYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDYrr" title='llvm::X86::VPANDYrr' data-ref="llvm::X86::VPANDYrr" data-ref-filename="llvm..X86..VPANDYrr">VPANDYrr</a>    },</td></tr>
<tr><th id="7020">7020</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSYrm" title='llvm::X86::VORPSYrm' data-ref="llvm::X86::VORPSYrm" data-ref-filename="llvm..X86..VORPSYrm">VORPSYrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDYrm" title='llvm::X86::VORPDYrm' data-ref="llvm::X86::VORPDYrm" data-ref-filename="llvm..X86..VORPDYrm">VORPDYrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORYrm" title='llvm::X86::VPORYrm' data-ref="llvm::X86::VPORYrm" data-ref-filename="llvm..X86..VPORYrm">VPORYrm</a>     },</td></tr>
<tr><th id="7021">7021</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSYrr" title='llvm::X86::VORPSYrr' data-ref="llvm::X86::VORPSYrr" data-ref-filename="llvm..X86..VORPSYrr">VORPSYrr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDYrr" title='llvm::X86::VORPDYrr' data-ref="llvm::X86::VORPDYrr" data-ref-filename="llvm..X86..VORPDYrr">VORPDYrr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORYrr" title='llvm::X86::VPORYrr' data-ref="llvm::X86::VPORYrr" data-ref-filename="llvm..X86..VPORYrr">VPORYrr</a>     },</td></tr>
<tr><th id="7022">7022</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSYrm" title='llvm::X86::VXORPSYrm' data-ref="llvm::X86::VXORPSYrm" data-ref-filename="llvm..X86..VXORPSYrm">VXORPSYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDYrm" title='llvm::X86::VXORPDYrm' data-ref="llvm::X86::VXORPDYrm" data-ref-filename="llvm..X86..VXORPDYrm">VXORPDYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORYrm" title='llvm::X86::VPXORYrm' data-ref="llvm::X86::VPXORYrm" data-ref-filename="llvm..X86..VPXORYrm">VPXORYrm</a>    },</td></tr>
<tr><th id="7023">7023</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSYrr" title='llvm::X86::VXORPSYrr' data-ref="llvm::X86::VXORPSYrr" data-ref-filename="llvm..X86..VXORPSYrr">VXORPSYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDYrr" title='llvm::X86::VXORPDYrr' data-ref="llvm::X86::VXORPDYrr" data-ref-filename="llvm..X86..VXORPDYrr">VXORPDYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORYrr" title='llvm::X86::VPXORYrr' data-ref="llvm::X86::VPXORYrr" data-ref-filename="llvm..X86..VPXORYrr">VPXORYrr</a>    },</td></tr>
<tr><th id="7024">7024</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERM2F128rm" title='llvm::X86::VPERM2F128rm' data-ref="llvm::X86::VPERM2F128rm" data-ref-filename="llvm..X86..VPERM2F128rm">VPERM2F128rm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERM2F128rm" title='llvm::X86::VPERM2F128rm' data-ref="llvm::X86::VPERM2F128rm" data-ref-filename="llvm..X86..VPERM2F128rm">VPERM2F128rm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERM2I128rm" title='llvm::X86::VPERM2I128rm' data-ref="llvm::X86::VPERM2I128rm" data-ref-filename="llvm..X86..VPERM2I128rm">VPERM2I128rm</a> },</td></tr>
<tr><th id="7025">7025</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERM2F128rr" title='llvm::X86::VPERM2F128rr' data-ref="llvm::X86::VPERM2F128rr" data-ref-filename="llvm..X86..VPERM2F128rr">VPERM2F128rr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERM2F128rr" title='llvm::X86::VPERM2F128rr' data-ref="llvm::X86::VPERM2F128rr" data-ref-filename="llvm..X86..VPERM2F128rr">VPERM2F128rr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERM2I128rr" title='llvm::X86::VPERM2I128rr' data-ref="llvm::X86::VPERM2I128rr" data-ref-filename="llvm..X86..VPERM2I128rr">VPERM2I128rr</a> },</td></tr>
<tr><th id="7026">7026</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSrm" title='llvm::X86::VBROADCASTSSrm' data-ref="llvm::X86::VBROADCASTSSrm" data-ref-filename="llvm..X86..VBROADCASTSSrm">VBROADCASTSSrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSrm" title='llvm::X86::VBROADCASTSSrm' data-ref="llvm::X86::VBROADCASTSSrm" data-ref-filename="llvm..X86..VBROADCASTSSrm">VBROADCASTSSrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDrm" title='llvm::X86::VPBROADCASTDrm' data-ref="llvm::X86::VPBROADCASTDrm" data-ref-filename="llvm..X86..VPBROADCASTDrm">VPBROADCASTDrm</a>},</td></tr>
<tr><th id="7027">7027</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSrr" title='llvm::X86::VBROADCASTSSrr' data-ref="llvm::X86::VBROADCASTSSrr" data-ref-filename="llvm..X86..VBROADCASTSSrr">VBROADCASTSSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSrr" title='llvm::X86::VBROADCASTSSrr' data-ref="llvm::X86::VBROADCASTSSrr" data-ref-filename="llvm..X86..VBROADCASTSSrr">VBROADCASTSSrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDrr" title='llvm::X86::VPBROADCASTDrr' data-ref="llvm::X86::VPBROADCASTDrr" data-ref-filename="llvm..X86..VPBROADCASTDrr">VPBROADCASTDrr</a>},</td></tr>
<tr><th id="7028">7028</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPrm" title='llvm::X86::VMOVDDUPrm' data-ref="llvm::X86::VMOVDDUPrm" data-ref-filename="llvm..X86..VMOVDDUPrm">VMOVDDUPrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPrm" title='llvm::X86::VMOVDDUPrm' data-ref="llvm::X86::VMOVDDUPrm" data-ref-filename="llvm..X86..VMOVDDUPrm">VMOVDDUPrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQrm" title='llvm::X86::VPBROADCASTQrm' data-ref="llvm::X86::VPBROADCASTQrm" data-ref-filename="llvm..X86..VPBROADCASTQrm">VPBROADCASTQrm</a>},</td></tr>
<tr><th id="7029">7029</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPrr" title='llvm::X86::VMOVDDUPrr' data-ref="llvm::X86::VMOVDDUPrr" data-ref-filename="llvm..X86..VMOVDDUPrr">VMOVDDUPrr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDDUPrr" title='llvm::X86::VMOVDDUPrr' data-ref="llvm::X86::VMOVDDUPrr" data-ref-filename="llvm..X86..VMOVDDUPrr">VMOVDDUPrr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQrr" title='llvm::X86::VPBROADCASTQrr' data-ref="llvm::X86::VPBROADCASTQrr" data-ref-filename="llvm..X86..VPBROADCASTQrr">VPBROADCASTQrr</a>},</td></tr>
<tr><th id="7030">7030</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSYrr" title='llvm::X86::VBROADCASTSSYrr' data-ref="llvm::X86::VBROADCASTSSYrr" data-ref-filename="llvm..X86..VBROADCASTSSYrr">VBROADCASTSSYrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSYrr" title='llvm::X86::VBROADCASTSSYrr' data-ref="llvm::X86::VBROADCASTSSYrr" data-ref-filename="llvm..X86..VBROADCASTSSYrr">VBROADCASTSSYrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDYrr" title='llvm::X86::VPBROADCASTDYrr' data-ref="llvm::X86::VPBROADCASTDYrr" data-ref-filename="llvm..X86..VPBROADCASTDYrr">VPBROADCASTDYrr</a>},</td></tr>
<tr><th id="7031">7031</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSYrm" title='llvm::X86::VBROADCASTSSYrm' data-ref="llvm::X86::VBROADCASTSSYrm" data-ref-filename="llvm..X86..VBROADCASTSSYrm">VBROADCASTSSYrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSSYrm" title='llvm::X86::VBROADCASTSSYrm' data-ref="llvm::X86::VBROADCASTSSYrm" data-ref-filename="llvm..X86..VBROADCASTSSYrm">VBROADCASTSSYrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTDYrm" title='llvm::X86::VPBROADCASTDYrm' data-ref="llvm::X86::VPBROADCASTDYrm" data-ref-filename="llvm..X86..VPBROADCASTDYrm">VPBROADCASTDYrm</a>},</td></tr>
<tr><th id="7032">7032</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDYrr" title='llvm::X86::VBROADCASTSDYrr' data-ref="llvm::X86::VBROADCASTSDYrr" data-ref-filename="llvm..X86..VBROADCASTSDYrr">VBROADCASTSDYrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDYrr" title='llvm::X86::VBROADCASTSDYrr' data-ref="llvm::X86::VBROADCASTSDYrr" data-ref-filename="llvm..X86..VBROADCASTSDYrr">VBROADCASTSDYrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQYrr" title='llvm::X86::VPBROADCASTQYrr' data-ref="llvm::X86::VPBROADCASTQYrr" data-ref-filename="llvm..X86..VPBROADCASTQYrr">VPBROADCASTQYrr</a>},</td></tr>
<tr><th id="7033">7033</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDYrm" title='llvm::X86::VBROADCASTSDYrm' data-ref="llvm::X86::VBROADCASTSDYrm" data-ref-filename="llvm..X86..VBROADCASTSDYrm">VBROADCASTSDYrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTSDYrm" title='llvm::X86::VBROADCASTSDYrm' data-ref="llvm::X86::VBROADCASTSDYrm" data-ref-filename="llvm..X86..VBROADCASTSDYrm">VBROADCASTSDYrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBROADCASTQYrm" title='llvm::X86::VPBROADCASTQYrm' data-ref="llvm::X86::VPBROADCASTQYrm" data-ref-filename="llvm..X86..VPBROADCASTQYrm">VPBROADCASTQYrm</a>},</td></tr>
<tr><th id="7034">7034</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF128" title='llvm::X86::VBROADCASTF128' data-ref="llvm::X86::VBROADCASTF128" data-ref-filename="llvm..X86..VBROADCASTF128">VBROADCASTF128</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTF128" title='llvm::X86::VBROADCASTF128' data-ref="llvm::X86::VBROADCASTF128" data-ref-filename="llvm..X86..VBROADCASTF128">VBROADCASTF128</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBROADCASTI128" title='llvm::X86::VBROADCASTI128' data-ref="llvm::X86::VBROADCASTI128" data-ref-filename="llvm..X86..VBROADCASTI128">VBROADCASTI128</a> },</td></tr>
<tr><th id="7035">7035</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrri" title='llvm::X86::VBLENDPSYrri' data-ref="llvm::X86::VBLENDPSYrri" data-ref-filename="llvm..X86..VBLENDPSYrri">VBLENDPSYrri</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrri" title='llvm::X86::VBLENDPSYrri' data-ref="llvm::X86::VBLENDPSYrri" data-ref-filename="llvm..X86..VBLENDPSYrri">VBLENDPSYrri</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDYrri" title='llvm::X86::VPBLENDDYrri' data-ref="llvm::X86::VPBLENDDYrri" data-ref-filename="llvm..X86..VPBLENDDYrri">VPBLENDDYrri</a> },</td></tr>
<tr><th id="7036">7036</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrmi" title='llvm::X86::VBLENDPSYrmi' data-ref="llvm::X86::VBLENDPSYrmi" data-ref-filename="llvm..X86..VBLENDPSYrmi">VBLENDPSYrmi</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrmi" title='llvm::X86::VBLENDPSYrmi' data-ref="llvm::X86::VBLENDPSYrmi" data-ref-filename="llvm..X86..VBLENDPSYrmi">VBLENDPSYrmi</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDYrmi" title='llvm::X86::VPBLENDDYrmi' data-ref="llvm::X86::VPBLENDDYrmi" data-ref-filename="llvm..X86..VPBLENDDYrmi">VPBLENDDYrmi</a> },</td></tr>
<tr><th id="7037">7037</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSYmi" title='llvm::X86::VPERMILPSYmi' data-ref="llvm::X86::VPERMILPSYmi" data-ref-filename="llvm..X86..VPERMILPSYmi">VPERMILPSYmi</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSYmi" title='llvm::X86::VPERMILPSYmi' data-ref="llvm::X86::VPERMILPSYmi" data-ref-filename="llvm..X86..VPERMILPSYmi">VPERMILPSYmi</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFDYmi" title='llvm::X86::VPSHUFDYmi' data-ref="llvm::X86::VPSHUFDYmi" data-ref-filename="llvm..X86..VPSHUFDYmi">VPSHUFDYmi</a> },</td></tr>
<tr><th id="7038">7038</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSYri" title='llvm::X86::VPERMILPSYri' data-ref="llvm::X86::VPERMILPSYri" data-ref-filename="llvm..X86..VPERMILPSYri">VPERMILPSYri</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPERMILPSYri" title='llvm::X86::VPERMILPSYri' data-ref="llvm::X86::VPERMILPSYri" data-ref-filename="llvm..X86..VPERMILPSYri">VPERMILPSYri</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSHUFDYri" title='llvm::X86::VPSHUFDYri' data-ref="llvm::X86::VPSHUFDYri" data-ref-filename="llvm..X86..VPSHUFDYri">VPSHUFDYri</a> },</td></tr>
<tr><th id="7039">7039</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDYrm" title='llvm::X86::VUNPCKLPDYrm' data-ref="llvm::X86::VUNPCKLPDYrm" data-ref-filename="llvm..X86..VUNPCKLPDYrm">VUNPCKLPDYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDYrm" title='llvm::X86::VUNPCKLPDYrm' data-ref="llvm::X86::VUNPCKLPDYrm" data-ref-filename="llvm..X86..VUNPCKLPDYrm">VUNPCKLPDYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQYrm" title='llvm::X86::VPUNPCKLQDQYrm' data-ref="llvm::X86::VPUNPCKLQDQYrm" data-ref-filename="llvm..X86..VPUNPCKLQDQYrm">VPUNPCKLQDQYrm</a> },</td></tr>
<tr><th id="7040">7040</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDYrr" title='llvm::X86::VUNPCKLPDYrr' data-ref="llvm::X86::VUNPCKLPDYrr" data-ref-filename="llvm..X86..VUNPCKLPDYrr">VUNPCKLPDYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPDYrr" title='llvm::X86::VUNPCKLPDYrr' data-ref="llvm::X86::VUNPCKLPDYrr" data-ref-filename="llvm..X86..VUNPCKLPDYrr">VUNPCKLPDYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLQDQYrr" title='llvm::X86::VPUNPCKLQDQYrr' data-ref="llvm::X86::VPUNPCKLQDQYrr" data-ref-filename="llvm..X86..VPUNPCKLQDQYrr">VPUNPCKLQDQYrr</a> },</td></tr>
<tr><th id="7041">7041</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDYrm" title='llvm::X86::VUNPCKHPDYrm' data-ref="llvm::X86::VUNPCKHPDYrm" data-ref-filename="llvm..X86..VUNPCKHPDYrm">VUNPCKHPDYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDYrm" title='llvm::X86::VUNPCKHPDYrm' data-ref="llvm::X86::VUNPCKHPDYrm" data-ref-filename="llvm..X86..VUNPCKHPDYrm">VUNPCKHPDYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQYrm" title='llvm::X86::VPUNPCKHQDQYrm' data-ref="llvm::X86::VPUNPCKHQDQYrm" data-ref-filename="llvm..X86..VPUNPCKHQDQYrm">VPUNPCKHQDQYrm</a> },</td></tr>
<tr><th id="7042">7042</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDYrr" title='llvm::X86::VUNPCKHPDYrr' data-ref="llvm::X86::VUNPCKHPDYrr" data-ref-filename="llvm..X86..VUNPCKHPDYrr">VUNPCKHPDYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPDYrr" title='llvm::X86::VUNPCKHPDYrr' data-ref="llvm::X86::VUNPCKHPDYrr" data-ref-filename="llvm..X86..VUNPCKHPDYrr">VUNPCKHPDYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHQDQYrr" title='llvm::X86::VPUNPCKHQDQYrr' data-ref="llvm::X86::VPUNPCKHQDQYrr" data-ref-filename="llvm..X86..VPUNPCKHQDQYrr">VPUNPCKHQDQYrr</a> },</td></tr>
<tr><th id="7043">7043</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSYrm" title='llvm::X86::VUNPCKLPSYrm' data-ref="llvm::X86::VUNPCKLPSYrm" data-ref-filename="llvm..X86..VUNPCKLPSYrm">VUNPCKLPSYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSYrm" title='llvm::X86::VUNPCKLPSYrm' data-ref="llvm::X86::VUNPCKLPSYrm" data-ref-filename="llvm..X86..VUNPCKLPSYrm">VUNPCKLPSYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQYrm" title='llvm::X86::VPUNPCKLDQYrm' data-ref="llvm::X86::VPUNPCKLDQYrm" data-ref-filename="llvm..X86..VPUNPCKLDQYrm">VPUNPCKLDQYrm</a> },</td></tr>
<tr><th id="7044">7044</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSYrr" title='llvm::X86::VUNPCKLPSYrr' data-ref="llvm::X86::VUNPCKLPSYrr" data-ref-filename="llvm..X86..VUNPCKLPSYrr">VUNPCKLPSYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKLPSYrr" title='llvm::X86::VUNPCKLPSYrr' data-ref="llvm::X86::VUNPCKLPSYrr" data-ref-filename="llvm..X86..VUNPCKLPSYrr">VUNPCKLPSYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKLDQYrr" title='llvm::X86::VPUNPCKLDQYrr' data-ref="llvm::X86::VPUNPCKLDQYrr" data-ref-filename="llvm..X86..VPUNPCKLDQYrr">VPUNPCKLDQYrr</a> },</td></tr>
<tr><th id="7045">7045</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSYrm" title='llvm::X86::VUNPCKHPSYrm' data-ref="llvm::X86::VUNPCKHPSYrm" data-ref-filename="llvm..X86..VUNPCKHPSYrm">VUNPCKHPSYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSYrm" title='llvm::X86::VUNPCKHPSYrm' data-ref="llvm::X86::VUNPCKHPSYrm" data-ref-filename="llvm..X86..VUNPCKHPSYrm">VUNPCKHPSYrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQYrm" title='llvm::X86::VPUNPCKHDQYrm' data-ref="llvm::X86::VPUNPCKHDQYrm" data-ref-filename="llvm..X86..VPUNPCKHDQYrm">VPUNPCKHDQYrm</a> },</td></tr>
<tr><th id="7046">7046</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSYrr" title='llvm::X86::VUNPCKHPSYrr' data-ref="llvm::X86::VUNPCKHPSYrr" data-ref-filename="llvm..X86..VUNPCKHPSYrr">VUNPCKHPSYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VUNPCKHPSYrr" title='llvm::X86::VUNPCKHPSYrr' data-ref="llvm::X86::VUNPCKHPSYrr" data-ref-filename="llvm..X86..VUNPCKHPSYrr">VUNPCKHPSYrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPUNPCKHDQYrr" title='llvm::X86::VPUNPCKHDQYrr' data-ref="llvm::X86::VPUNPCKHDQYrr" data-ref-filename="llvm..X86..VPUNPCKHDQYrr">VPUNPCKHDQYrr</a> },</td></tr>
<tr><th id="7047">7047</th><td>};</td></tr>
<tr><th id="7048">7048</th><td></td></tr>
<tr><th id="7049">7049</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl def" id="ReplaceableInstrsFP" title='ReplaceableInstrsFP' data-type='const uint16_t [9][3]' data-ref="ReplaceableInstrsFP" data-ref-filename="ReplaceableInstrsFP">ReplaceableInstrsFP</dfn>[][<var>3</var>] = {</td></tr>
<tr><th id="7050">7050</th><td>  <i>//PackedSingle         PackedDouble</i></td></tr>
<tr><th id="7051">7051</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVLPSrm" title='llvm::X86::MOVLPSrm' data-ref="llvm::X86::MOVLPSrm" data-ref-filename="llvm..X86..MOVLPSrm">MOVLPSrm</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVLPDrm" title='llvm::X86::MOVLPDrm' data-ref="llvm::X86::MOVLPDrm" data-ref-filename="llvm..X86..MOVLPDrm">MOVLPDrm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSTRUCTION_LIST_END" title='llvm::X86::INSTRUCTION_LIST_END' data-ref="llvm::X86::INSTRUCTION_LIST_END" data-ref-filename="llvm..X86..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a> },</td></tr>
<tr><th id="7052">7052</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHPSrm" title='llvm::X86::MOVHPSrm' data-ref="llvm::X86::MOVHPSrm" data-ref-filename="llvm..X86..MOVHPSrm">MOVHPSrm</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHPDrm" title='llvm::X86::MOVHPDrm' data-ref="llvm::X86::MOVHPDrm" data-ref-filename="llvm..X86..MOVHPDrm">MOVHPDrm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSTRUCTION_LIST_END" title='llvm::X86::INSTRUCTION_LIST_END' data-ref="llvm::X86::INSTRUCTION_LIST_END" data-ref-filename="llvm..X86..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a> },</td></tr>
<tr><th id="7053">7053</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHPSmr" title='llvm::X86::MOVHPSmr' data-ref="llvm::X86::MOVHPSmr" data-ref-filename="llvm..X86..MOVHPSmr">MOVHPSmr</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHPDmr" title='llvm::X86::MOVHPDmr' data-ref="llvm::X86::MOVHPDmr" data-ref-filename="llvm..X86..MOVHPDmr">MOVHPDmr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSTRUCTION_LIST_END" title='llvm::X86::INSTRUCTION_LIST_END' data-ref="llvm::X86::INSTRUCTION_LIST_END" data-ref-filename="llvm..X86..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a> },</td></tr>
<tr><th id="7054">7054</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLPSrm" title='llvm::X86::VMOVLPSrm' data-ref="llvm::X86::VMOVLPSrm" data-ref-filename="llvm..X86..VMOVLPSrm">VMOVLPSrm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLPDrm" title='llvm::X86::VMOVLPDrm' data-ref="llvm::X86::VMOVLPDrm" data-ref-filename="llvm..X86..VMOVLPDrm">VMOVLPDrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSTRUCTION_LIST_END" title='llvm::X86::INSTRUCTION_LIST_END' data-ref="llvm::X86::INSTRUCTION_LIST_END" data-ref-filename="llvm..X86..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a> },</td></tr>
<tr><th id="7055">7055</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHPSrm" title='llvm::X86::VMOVHPSrm' data-ref="llvm::X86::VMOVHPSrm" data-ref-filename="llvm..X86..VMOVHPSrm">VMOVHPSrm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHPDrm" title='llvm::X86::VMOVHPDrm' data-ref="llvm::X86::VMOVHPDrm" data-ref-filename="llvm..X86..VMOVHPDrm">VMOVHPDrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSTRUCTION_LIST_END" title='llvm::X86::INSTRUCTION_LIST_END' data-ref="llvm::X86::INSTRUCTION_LIST_END" data-ref-filename="llvm..X86..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a> },</td></tr>
<tr><th id="7056">7056</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHPSmr" title='llvm::X86::VMOVHPSmr' data-ref="llvm::X86::VMOVHPSmr" data-ref-filename="llvm..X86..VMOVHPSmr">VMOVHPSmr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHPDmr" title='llvm::X86::VMOVHPDmr' data-ref="llvm::X86::VMOVHPDmr" data-ref-filename="llvm..X86..VMOVHPDmr">VMOVHPDmr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSTRUCTION_LIST_END" title='llvm::X86::INSTRUCTION_LIST_END' data-ref="llvm::X86::INSTRUCTION_LIST_END" data-ref-filename="llvm..X86..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a> },</td></tr>
<tr><th id="7057">7057</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLPSZ128rm" title='llvm::X86::VMOVLPSZ128rm' data-ref="llvm::X86::VMOVLPSZ128rm" data-ref-filename="llvm..X86..VMOVLPSZ128rm">VMOVLPSZ128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVLPDZ128rm" title='llvm::X86::VMOVLPDZ128rm' data-ref="llvm::X86::VMOVLPDZ128rm" data-ref-filename="llvm..X86..VMOVLPDZ128rm">VMOVLPDZ128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSTRUCTION_LIST_END" title='llvm::X86::INSTRUCTION_LIST_END' data-ref="llvm::X86::INSTRUCTION_LIST_END" data-ref-filename="llvm..X86..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a> },</td></tr>
<tr><th id="7058">7058</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHPSZ128rm" title='llvm::X86::VMOVHPSZ128rm' data-ref="llvm::X86::VMOVHPSZ128rm" data-ref-filename="llvm..X86..VMOVHPSZ128rm">VMOVHPSZ128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHPDZ128rm" title='llvm::X86::VMOVHPDZ128rm' data-ref="llvm::X86::VMOVHPDZ128rm" data-ref-filename="llvm..X86..VMOVHPDZ128rm">VMOVHPDZ128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSTRUCTION_LIST_END" title='llvm::X86::INSTRUCTION_LIST_END' data-ref="llvm::X86::INSTRUCTION_LIST_END" data-ref-filename="llvm..X86..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a> },</td></tr>
<tr><th id="7059">7059</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHPSZ128mr" title='llvm::X86::VMOVHPSZ128mr' data-ref="llvm::X86::VMOVHPSZ128mr" data-ref-filename="llvm..X86..VMOVHPSZ128mr">VMOVHPSZ128mr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVHPDZ128mr" title='llvm::X86::VMOVHPDZ128mr' data-ref="llvm::X86::VMOVHPDZ128mr" data-ref-filename="llvm..X86..VMOVHPDZ128mr">VMOVHPDZ128mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::INSTRUCTION_LIST_END" title='llvm::X86::INSTRUCTION_LIST_END' data-ref="llvm::X86::INSTRUCTION_LIST_END" data-ref-filename="llvm..X86..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a> },</td></tr>
<tr><th id="7060">7060</th><td>};</td></tr>
<tr><th id="7061">7061</th><td></td></tr>
<tr><th id="7062">7062</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl def" id="ReplaceableInstrsAVX2InsertExtract" title='ReplaceableInstrsAVX2InsertExtract' data-type='const uint16_t [4][3]' data-ref="ReplaceableInstrsAVX2InsertExtract" data-ref-filename="ReplaceableInstrsAVX2InsertExtract">ReplaceableInstrsAVX2InsertExtract</dfn>[][<var>3</var>] = {</td></tr>
<tr><th id="7063">7063</th><td>  <i>//PackedSingle       PackedDouble       PackedInt</i></td></tr>
<tr><th id="7064">7064</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF128mr" title='llvm::X86::VEXTRACTF128mr' data-ref="llvm::X86::VEXTRACTF128mr" data-ref-filename="llvm..X86..VEXTRACTF128mr">VEXTRACTF128mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF128mr" title='llvm::X86::VEXTRACTF128mr' data-ref="llvm::X86::VEXTRACTF128mr" data-ref-filename="llvm..X86..VEXTRACTF128mr">VEXTRACTF128mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI128mr" title='llvm::X86::VEXTRACTI128mr' data-ref="llvm::X86::VEXTRACTI128mr" data-ref-filename="llvm..X86..VEXTRACTI128mr">VEXTRACTI128mr</a> },</td></tr>
<tr><th id="7065">7065</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF128rr" title='llvm::X86::VEXTRACTF128rr' data-ref="llvm::X86::VEXTRACTF128rr" data-ref-filename="llvm..X86..VEXTRACTF128rr">VEXTRACTF128rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTF128rr" title='llvm::X86::VEXTRACTF128rr' data-ref="llvm::X86::VEXTRACTF128rr" data-ref-filename="llvm..X86..VEXTRACTF128rr">VEXTRACTF128rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VEXTRACTI128rr" title='llvm::X86::VEXTRACTI128rr' data-ref="llvm::X86::VEXTRACTI128rr" data-ref-filename="llvm..X86..VEXTRACTI128rr">VEXTRACTI128rr</a> },</td></tr>
<tr><th id="7066">7066</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF128rm" title='llvm::X86::VINSERTF128rm' data-ref="llvm::X86::VINSERTF128rm" data-ref-filename="llvm..X86..VINSERTF128rm">VINSERTF128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF128rm" title='llvm::X86::VINSERTF128rm' data-ref="llvm::X86::VINSERTF128rm" data-ref-filename="llvm..X86..VINSERTF128rm">VINSERTF128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI128rm" title='llvm::X86::VINSERTI128rm' data-ref="llvm::X86::VINSERTI128rm" data-ref-filename="llvm..X86..VINSERTI128rm">VINSERTI128rm</a> },</td></tr>
<tr><th id="7067">7067</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF128rr" title='llvm::X86::VINSERTF128rr' data-ref="llvm::X86::VINSERTF128rr" data-ref-filename="llvm..X86..VINSERTF128rr">VINSERTF128rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTF128rr" title='llvm::X86::VINSERTF128rr' data-ref="llvm::X86::VINSERTF128rr" data-ref-filename="llvm..X86..VINSERTF128rr">VINSERTF128rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VINSERTI128rr" title='llvm::X86::VINSERTI128rr' data-ref="llvm::X86::VINSERTI128rr" data-ref-filename="llvm..X86..VINSERTI128rr">VINSERTI128rr</a> },</td></tr>
<tr><th id="7068">7068</th><td>};</td></tr>
<tr><th id="7069">7069</th><td></td></tr>
<tr><th id="7070">7070</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl def" id="ReplaceableInstrsAVX512" title='ReplaceableInstrsAVX512' data-type='const uint16_t [15][4]' data-ref="ReplaceableInstrsAVX512" data-ref-filename="ReplaceableInstrsAVX512">ReplaceableInstrsAVX512</dfn>[][<var>4</var>] = {</td></tr>
<tr><th id="7071">7071</th><td>  <i>// Two integer columns for 64-bit and 32-bit elements.</i></td></tr>
<tr><th id="7072">7072</th><td><i>  //PackedSingle        PackedDouble        PackedInt             PackedInt</i></td></tr>
<tr><th id="7073">7073</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128mr" title='llvm::X86::VMOVAPSZ128mr' data-ref="llvm::X86::VMOVAPSZ128mr" data-ref-filename="llvm..X86..VMOVAPSZ128mr">VMOVAPSZ128mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128mr" title='llvm::X86::VMOVAPDZ128mr' data-ref="llvm::X86::VMOVAPDZ128mr" data-ref-filename="llvm..X86..VMOVAPDZ128mr">VMOVAPDZ128mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128mr" title='llvm::X86::VMOVDQA64Z128mr' data-ref="llvm::X86::VMOVDQA64Z128mr" data-ref-filename="llvm..X86..VMOVDQA64Z128mr">VMOVDQA64Z128mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128mr" title='llvm::X86::VMOVDQA32Z128mr' data-ref="llvm::X86::VMOVDQA32Z128mr" data-ref-filename="llvm..X86..VMOVDQA32Z128mr">VMOVDQA32Z128mr</a>  },</td></tr>
<tr><th id="7074">7074</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rm" title='llvm::X86::VMOVAPSZ128rm' data-ref="llvm::X86::VMOVAPSZ128rm" data-ref-filename="llvm..X86..VMOVAPSZ128rm">VMOVAPSZ128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128rm" title='llvm::X86::VMOVAPDZ128rm' data-ref="llvm::X86::VMOVAPDZ128rm" data-ref-filename="llvm..X86..VMOVAPDZ128rm">VMOVAPDZ128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128rm" title='llvm::X86::VMOVDQA64Z128rm' data-ref="llvm::X86::VMOVDQA64Z128rm" data-ref-filename="llvm..X86..VMOVDQA64Z128rm">VMOVDQA64Z128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128rm" title='llvm::X86::VMOVDQA32Z128rm' data-ref="llvm::X86::VMOVDQA32Z128rm" data-ref-filename="llvm..X86..VMOVDQA32Z128rm">VMOVDQA32Z128rm</a>  },</td></tr>
<tr><th id="7075">7075</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ128rr" title='llvm::X86::VMOVAPSZ128rr' data-ref="llvm::X86::VMOVAPSZ128rr" data-ref-filename="llvm..X86..VMOVAPSZ128rr">VMOVAPSZ128rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ128rr" title='llvm::X86::VMOVAPDZ128rr' data-ref="llvm::X86::VMOVAPDZ128rr" data-ref-filename="llvm..X86..VMOVAPDZ128rr">VMOVAPDZ128rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z128rr" title='llvm::X86::VMOVDQA64Z128rr' data-ref="llvm::X86::VMOVDQA64Z128rr" data-ref-filename="llvm..X86..VMOVDQA64Z128rr">VMOVDQA64Z128rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z128rr" title='llvm::X86::VMOVDQA32Z128rr' data-ref="llvm::X86::VMOVDQA32Z128rr" data-ref-filename="llvm..X86..VMOVDQA32Z128rr">VMOVDQA32Z128rr</a>  },</td></tr>
<tr><th id="7076">7076</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128mr" title='llvm::X86::VMOVUPSZ128mr' data-ref="llvm::X86::VMOVUPSZ128mr" data-ref-filename="llvm..X86..VMOVUPSZ128mr">VMOVUPSZ128mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ128mr" title='llvm::X86::VMOVUPDZ128mr' data-ref="llvm::X86::VMOVUPDZ128mr" data-ref-filename="llvm..X86..VMOVUPDZ128mr">VMOVUPDZ128mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z128mr" title='llvm::X86::VMOVDQU64Z128mr' data-ref="llvm::X86::VMOVDQU64Z128mr" data-ref-filename="llvm..X86..VMOVDQU64Z128mr">VMOVDQU64Z128mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z128mr" title='llvm::X86::VMOVDQU32Z128mr' data-ref="llvm::X86::VMOVDQU32Z128mr" data-ref-filename="llvm..X86..VMOVDQU32Z128mr">VMOVDQU32Z128mr</a>  },</td></tr>
<tr><th id="7077">7077</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ128rm" title='llvm::X86::VMOVUPSZ128rm' data-ref="llvm::X86::VMOVUPSZ128rm" data-ref-filename="llvm..X86..VMOVUPSZ128rm">VMOVUPSZ128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ128rm" title='llvm::X86::VMOVUPDZ128rm' data-ref="llvm::X86::VMOVUPDZ128rm" data-ref-filename="llvm..X86..VMOVUPDZ128rm">VMOVUPDZ128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z128rm" title='llvm::X86::VMOVDQU64Z128rm' data-ref="llvm::X86::VMOVDQU64Z128rm" data-ref-filename="llvm..X86..VMOVDQU64Z128rm">VMOVDQU64Z128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z128rm" title='llvm::X86::VMOVDQU32Z128rm' data-ref="llvm::X86::VMOVDQU32Z128rm" data-ref-filename="llvm..X86..VMOVDQU32Z128rm">VMOVDQU32Z128rm</a>  },</td></tr>
<tr><th id="7078">7078</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256mr" title='llvm::X86::VMOVAPSZ256mr' data-ref="llvm::X86::VMOVAPSZ256mr" data-ref-filename="llvm..X86..VMOVAPSZ256mr">VMOVAPSZ256mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256mr" title='llvm::X86::VMOVAPDZ256mr' data-ref="llvm::X86::VMOVAPDZ256mr" data-ref-filename="llvm..X86..VMOVAPDZ256mr">VMOVAPDZ256mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256mr" title='llvm::X86::VMOVDQA64Z256mr' data-ref="llvm::X86::VMOVDQA64Z256mr" data-ref-filename="llvm..X86..VMOVDQA64Z256mr">VMOVDQA64Z256mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256mr" title='llvm::X86::VMOVDQA32Z256mr' data-ref="llvm::X86::VMOVDQA32Z256mr" data-ref-filename="llvm..X86..VMOVDQA32Z256mr">VMOVDQA32Z256mr</a>  },</td></tr>
<tr><th id="7079">7079</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rm" title='llvm::X86::VMOVAPSZ256rm' data-ref="llvm::X86::VMOVAPSZ256rm" data-ref-filename="llvm..X86..VMOVAPSZ256rm">VMOVAPSZ256rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256rm" title='llvm::X86::VMOVAPDZ256rm' data-ref="llvm::X86::VMOVAPDZ256rm" data-ref-filename="llvm..X86..VMOVAPDZ256rm">VMOVAPDZ256rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256rm" title='llvm::X86::VMOVDQA64Z256rm' data-ref="llvm::X86::VMOVDQA64Z256rm" data-ref-filename="llvm..X86..VMOVDQA64Z256rm">VMOVDQA64Z256rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256rm" title='llvm::X86::VMOVDQA32Z256rm' data-ref="llvm::X86::VMOVDQA32Z256rm" data-ref-filename="llvm..X86..VMOVDQA32Z256rm">VMOVDQA32Z256rm</a>  },</td></tr>
<tr><th id="7080">7080</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZ256rr" title='llvm::X86::VMOVAPSZ256rr' data-ref="llvm::X86::VMOVAPSZ256rr" data-ref-filename="llvm..X86..VMOVAPSZ256rr">VMOVAPSZ256rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZ256rr" title='llvm::X86::VMOVAPDZ256rr' data-ref="llvm::X86::VMOVAPDZ256rr" data-ref-filename="llvm..X86..VMOVAPDZ256rr">VMOVAPDZ256rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Z256rr" title='llvm::X86::VMOVDQA64Z256rr' data-ref="llvm::X86::VMOVDQA64Z256rr" data-ref-filename="llvm..X86..VMOVDQA64Z256rr">VMOVDQA64Z256rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Z256rr" title='llvm::X86::VMOVDQA32Z256rr' data-ref="llvm::X86::VMOVDQA32Z256rr" data-ref-filename="llvm..X86..VMOVDQA32Z256rr">VMOVDQA32Z256rr</a>  },</td></tr>
<tr><th id="7081">7081</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256mr" title='llvm::X86::VMOVUPSZ256mr' data-ref="llvm::X86::VMOVUPSZ256mr" data-ref-filename="llvm..X86..VMOVUPSZ256mr">VMOVUPSZ256mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ256mr" title='llvm::X86::VMOVUPDZ256mr' data-ref="llvm::X86::VMOVUPDZ256mr" data-ref-filename="llvm..X86..VMOVUPDZ256mr">VMOVUPDZ256mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z256mr" title='llvm::X86::VMOVDQU64Z256mr' data-ref="llvm::X86::VMOVDQU64Z256mr" data-ref-filename="llvm..X86..VMOVDQU64Z256mr">VMOVDQU64Z256mr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z256mr" title='llvm::X86::VMOVDQU32Z256mr' data-ref="llvm::X86::VMOVDQU32Z256mr" data-ref-filename="llvm..X86..VMOVDQU32Z256mr">VMOVDQU32Z256mr</a>  },</td></tr>
<tr><th id="7082">7082</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZ256rm" title='llvm::X86::VMOVUPSZ256rm' data-ref="llvm::X86::VMOVUPSZ256rm" data-ref-filename="llvm..X86..VMOVUPSZ256rm">VMOVUPSZ256rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZ256rm" title='llvm::X86::VMOVUPDZ256rm' data-ref="llvm::X86::VMOVUPDZ256rm" data-ref-filename="llvm..X86..VMOVUPDZ256rm">VMOVUPDZ256rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Z256rm" title='llvm::X86::VMOVDQU64Z256rm' data-ref="llvm::X86::VMOVDQU64Z256rm" data-ref-filename="llvm..X86..VMOVDQU64Z256rm">VMOVDQU64Z256rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Z256rm" title='llvm::X86::VMOVDQU32Z256rm' data-ref="llvm::X86::VMOVDQU32Z256rm" data-ref-filename="llvm..X86..VMOVDQU32Z256rm">VMOVDQU32Z256rm</a>  },</td></tr>
<tr><th id="7083">7083</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZmr" title='llvm::X86::VMOVAPSZmr' data-ref="llvm::X86::VMOVAPSZmr" data-ref-filename="llvm..X86..VMOVAPSZmr">VMOVAPSZmr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZmr" title='llvm::X86::VMOVAPDZmr' data-ref="llvm::X86::VMOVAPDZmr" data-ref-filename="llvm..X86..VMOVAPDZmr">VMOVAPDZmr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zmr" title='llvm::X86::VMOVDQA64Zmr' data-ref="llvm::X86::VMOVDQA64Zmr" data-ref-filename="llvm..X86..VMOVDQA64Zmr">VMOVDQA64Zmr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zmr" title='llvm::X86::VMOVDQA32Zmr' data-ref="llvm::X86::VMOVDQA32Zmr" data-ref-filename="llvm..X86..VMOVDQA32Zmr">VMOVDQA32Zmr</a>     },</td></tr>
<tr><th id="7084">7084</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrm" title='llvm::X86::VMOVAPSZrm' data-ref="llvm::X86::VMOVAPSZrm" data-ref-filename="llvm..X86..VMOVAPSZrm">VMOVAPSZrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZrm" title='llvm::X86::VMOVAPDZrm' data-ref="llvm::X86::VMOVAPDZrm" data-ref-filename="llvm..X86..VMOVAPDZrm">VMOVAPDZrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zrm" title='llvm::X86::VMOVDQA64Zrm' data-ref="llvm::X86::VMOVDQA64Zrm" data-ref-filename="llvm..X86..VMOVDQA64Zrm">VMOVDQA64Zrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zrm" title='llvm::X86::VMOVDQA32Zrm' data-ref="llvm::X86::VMOVDQA32Zrm" data-ref-filename="llvm..X86..VMOVDQA32Zrm">VMOVDQA32Zrm</a>     },</td></tr>
<tr><th id="7085">7085</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPSZrr" title='llvm::X86::VMOVAPSZrr' data-ref="llvm::X86::VMOVAPSZrr" data-ref-filename="llvm..X86..VMOVAPSZrr">VMOVAPSZrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVAPDZrr" title='llvm::X86::VMOVAPDZrr' data-ref="llvm::X86::VMOVAPDZrr" data-ref-filename="llvm..X86..VMOVAPDZrr">VMOVAPDZrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA64Zrr" title='llvm::X86::VMOVDQA64Zrr' data-ref="llvm::X86::VMOVDQA64Zrr" data-ref-filename="llvm..X86..VMOVDQA64Zrr">VMOVDQA64Zrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQA32Zrr" title='llvm::X86::VMOVDQA32Zrr' data-ref="llvm::X86::VMOVDQA32Zrr" data-ref-filename="llvm..X86..VMOVDQA32Zrr">VMOVDQA32Zrr</a>     },</td></tr>
<tr><th id="7086">7086</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZmr" title='llvm::X86::VMOVUPSZmr' data-ref="llvm::X86::VMOVUPSZmr" data-ref-filename="llvm..X86..VMOVUPSZmr">VMOVUPSZmr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZmr" title='llvm::X86::VMOVUPDZmr' data-ref="llvm::X86::VMOVUPDZmr" data-ref-filename="llvm..X86..VMOVUPDZmr">VMOVUPDZmr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Zmr" title='llvm::X86::VMOVDQU64Zmr' data-ref="llvm::X86::VMOVDQU64Zmr" data-ref-filename="llvm..X86..VMOVDQU64Zmr">VMOVDQU64Zmr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Zmr" title='llvm::X86::VMOVDQU32Zmr' data-ref="llvm::X86::VMOVDQU32Zmr" data-ref-filename="llvm..X86..VMOVDQU32Zmr">VMOVDQU32Zmr</a>     },</td></tr>
<tr><th id="7087">7087</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZrm" title='llvm::X86::VMOVUPSZrm' data-ref="llvm::X86::VMOVUPSZrm" data-ref-filename="llvm..X86..VMOVUPSZrm">VMOVUPSZrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPDZrm" title='llvm::X86::VMOVUPDZrm' data-ref="llvm::X86::VMOVUPDZrm" data-ref-filename="llvm..X86..VMOVUPDZrm">VMOVUPDZrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU64Zrm" title='llvm::X86::VMOVDQU64Zrm' data-ref="llvm::X86::VMOVDQU64Zrm" data-ref-filename="llvm..X86..VMOVDQU64Zrm">VMOVDQU64Zrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVDQU32Zrm" title='llvm::X86::VMOVDQU32Zrm' data-ref="llvm::X86::VMOVDQU32Zrm" data-ref-filename="llvm..X86..VMOVDQU32Zrm">VMOVDQU32Zrm</a>     },</td></tr>
<tr><th id="7088">7088</th><td>};</td></tr>
<tr><th id="7089">7089</th><td></td></tr>
<tr><th id="7090">7090</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl def" id="ReplaceableInstrsAVX512DQ" title='ReplaceableInstrsAVX512DQ' data-type='const uint16_t [24][4]' data-ref="ReplaceableInstrsAVX512DQ" data-ref-filename="ReplaceableInstrsAVX512DQ">ReplaceableInstrsAVX512DQ</dfn>[][<var>4</var>] = {</td></tr>
<tr><th id="7091">7091</th><td>  <i>// Two integer columns for 64-bit and 32-bit elements.</i></td></tr>
<tr><th id="7092">7092</th><td><i>  //PackedSingle        PackedDouble        PackedInt           PackedInt</i></td></tr>
<tr><th id="7093">7093</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ128rm" title='llvm::X86::VANDNPSZ128rm' data-ref="llvm::X86::VANDNPSZ128rm" data-ref-filename="llvm..X86..VANDNPSZ128rm">VANDNPSZ128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ128rm" title='llvm::X86::VANDNPDZ128rm' data-ref="llvm::X86::VANDNPDZ128rm" data-ref-filename="llvm..X86..VANDNPDZ128rm">VANDNPDZ128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rm" title='llvm::X86::VPANDNQZ128rm' data-ref="llvm::X86::VPANDNQZ128rm" data-ref-filename="llvm..X86..VPANDNQZ128rm">VPANDNQZ128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rm" title='llvm::X86::VPANDNDZ128rm' data-ref="llvm::X86::VPANDNDZ128rm" data-ref-filename="llvm..X86..VPANDNDZ128rm">VPANDNDZ128rm</a> },</td></tr>
<tr><th id="7094">7094</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ128rr" title='llvm::X86::VANDNPSZ128rr' data-ref="llvm::X86::VANDNPSZ128rr" data-ref-filename="llvm..X86..VANDNPSZ128rr">VANDNPSZ128rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ128rr" title='llvm::X86::VANDNPDZ128rr' data-ref="llvm::X86::VANDNPDZ128rr" data-ref-filename="llvm..X86..VANDNPDZ128rr">VANDNPDZ128rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rr" title='llvm::X86::VPANDNQZ128rr' data-ref="llvm::X86::VPANDNQZ128rr" data-ref-filename="llvm..X86..VPANDNQZ128rr">VPANDNQZ128rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rr" title='llvm::X86::VPANDNDZ128rr' data-ref="llvm::X86::VPANDNDZ128rr" data-ref-filename="llvm..X86..VPANDNDZ128rr">VPANDNDZ128rr</a> },</td></tr>
<tr><th id="7095">7095</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ128rm" title='llvm::X86::VANDPSZ128rm' data-ref="llvm::X86::VANDPSZ128rm" data-ref-filename="llvm..X86..VANDPSZ128rm">VANDPSZ128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ128rm" title='llvm::X86::VANDPDZ128rm' data-ref="llvm::X86::VANDPDZ128rm" data-ref-filename="llvm..X86..VANDPDZ128rm">VANDPDZ128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rm" title='llvm::X86::VPANDQZ128rm' data-ref="llvm::X86::VPANDQZ128rm" data-ref-filename="llvm..X86..VPANDQZ128rm">VPANDQZ128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rm" title='llvm::X86::VPANDDZ128rm' data-ref="llvm::X86::VPANDDZ128rm" data-ref-filename="llvm..X86..VPANDDZ128rm">VPANDDZ128rm</a>  },</td></tr>
<tr><th id="7096">7096</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ128rr" title='llvm::X86::VANDPSZ128rr' data-ref="llvm::X86::VANDPSZ128rr" data-ref-filename="llvm..X86..VANDPSZ128rr">VANDPSZ128rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ128rr" title='llvm::X86::VANDPDZ128rr' data-ref="llvm::X86::VANDPDZ128rr" data-ref-filename="llvm..X86..VANDPDZ128rr">VANDPDZ128rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rr" title='llvm::X86::VPANDQZ128rr' data-ref="llvm::X86::VPANDQZ128rr" data-ref-filename="llvm..X86..VPANDQZ128rr">VPANDQZ128rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rr" title='llvm::X86::VPANDDZ128rr' data-ref="llvm::X86::VPANDDZ128rr" data-ref-filename="llvm..X86..VPANDDZ128rr">VPANDDZ128rr</a>  },</td></tr>
<tr><th id="7097">7097</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ128rm" title='llvm::X86::VORPSZ128rm' data-ref="llvm::X86::VORPSZ128rm" data-ref-filename="llvm..X86..VORPSZ128rm">VORPSZ128rm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ128rm" title='llvm::X86::VORPDZ128rm' data-ref="llvm::X86::VORPDZ128rm" data-ref-filename="llvm..X86..VORPDZ128rm">VORPDZ128rm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rm" title='llvm::X86::VPORQZ128rm' data-ref="llvm::X86::VPORQZ128rm" data-ref-filename="llvm..X86..VPORQZ128rm">VPORQZ128rm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rm" title='llvm::X86::VPORDZ128rm' data-ref="llvm::X86::VPORDZ128rm" data-ref-filename="llvm..X86..VPORDZ128rm">VPORDZ128rm</a>   },</td></tr>
<tr><th id="7098">7098</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ128rr" title='llvm::X86::VORPSZ128rr' data-ref="llvm::X86::VORPSZ128rr" data-ref-filename="llvm..X86..VORPSZ128rr">VORPSZ128rr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ128rr" title='llvm::X86::VORPDZ128rr' data-ref="llvm::X86::VORPDZ128rr" data-ref-filename="llvm..X86..VORPDZ128rr">VORPDZ128rr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rr" title='llvm::X86::VPORQZ128rr' data-ref="llvm::X86::VPORQZ128rr" data-ref-filename="llvm..X86..VPORQZ128rr">VPORQZ128rr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rr" title='llvm::X86::VPORDZ128rr' data-ref="llvm::X86::VPORDZ128rr" data-ref-filename="llvm..X86..VPORDZ128rr">VPORDZ128rr</a>   },</td></tr>
<tr><th id="7099">7099</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ128rm" title='llvm::X86::VXORPSZ128rm' data-ref="llvm::X86::VXORPSZ128rm" data-ref-filename="llvm..X86..VXORPSZ128rm">VXORPSZ128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ128rm" title='llvm::X86::VXORPDZ128rm' data-ref="llvm::X86::VXORPDZ128rm" data-ref-filename="llvm..X86..VXORPDZ128rm">VXORPDZ128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rm" title='llvm::X86::VPXORQZ128rm' data-ref="llvm::X86::VPXORQZ128rm" data-ref-filename="llvm..X86..VPXORQZ128rm">VPXORQZ128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rm" title='llvm::X86::VPXORDZ128rm' data-ref="llvm::X86::VPXORDZ128rm" data-ref-filename="llvm..X86..VPXORDZ128rm">VPXORDZ128rm</a>  },</td></tr>
<tr><th id="7100">7100</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ128rr" title='llvm::X86::VXORPSZ128rr' data-ref="llvm::X86::VXORPSZ128rr" data-ref-filename="llvm..X86..VXORPSZ128rr">VXORPSZ128rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ128rr" title='llvm::X86::VXORPDZ128rr' data-ref="llvm::X86::VXORPDZ128rr" data-ref-filename="llvm..X86..VXORPDZ128rr">VXORPDZ128rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rr" title='llvm::X86::VPXORQZ128rr' data-ref="llvm::X86::VPXORQZ128rr" data-ref-filename="llvm..X86..VPXORQZ128rr">VPXORQZ128rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rr" title='llvm::X86::VPXORDZ128rr' data-ref="llvm::X86::VPXORDZ128rr" data-ref-filename="llvm..X86..VPXORDZ128rr">VPXORDZ128rr</a>  },</td></tr>
<tr><th id="7101">7101</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ256rm" title='llvm::X86::VANDNPSZ256rm' data-ref="llvm::X86::VANDNPSZ256rm" data-ref-filename="llvm..X86..VANDNPSZ256rm">VANDNPSZ256rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ256rm" title='llvm::X86::VANDNPDZ256rm' data-ref="llvm::X86::VANDNPDZ256rm" data-ref-filename="llvm..X86..VANDNPDZ256rm">VANDNPDZ256rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rm" title='llvm::X86::VPANDNQZ256rm' data-ref="llvm::X86::VPANDNQZ256rm" data-ref-filename="llvm..X86..VPANDNQZ256rm">VPANDNQZ256rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rm" title='llvm::X86::VPANDNDZ256rm' data-ref="llvm::X86::VPANDNDZ256rm" data-ref-filename="llvm..X86..VPANDNDZ256rm">VPANDNDZ256rm</a> },</td></tr>
<tr><th id="7102">7102</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ256rr" title='llvm::X86::VANDNPSZ256rr' data-ref="llvm::X86::VANDNPSZ256rr" data-ref-filename="llvm..X86..VANDNPSZ256rr">VANDNPSZ256rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ256rr" title='llvm::X86::VANDNPDZ256rr' data-ref="llvm::X86::VANDNPDZ256rr" data-ref-filename="llvm..X86..VANDNPDZ256rr">VANDNPDZ256rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rr" title='llvm::X86::VPANDNQZ256rr' data-ref="llvm::X86::VPANDNQZ256rr" data-ref-filename="llvm..X86..VPANDNQZ256rr">VPANDNQZ256rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rr" title='llvm::X86::VPANDNDZ256rr' data-ref="llvm::X86::VPANDNDZ256rr" data-ref-filename="llvm..X86..VPANDNDZ256rr">VPANDNDZ256rr</a> },</td></tr>
<tr><th id="7103">7103</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ256rm" title='llvm::X86::VANDPSZ256rm' data-ref="llvm::X86::VANDPSZ256rm" data-ref-filename="llvm..X86..VANDPSZ256rm">VANDPSZ256rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ256rm" title='llvm::X86::VANDPDZ256rm' data-ref="llvm::X86::VANDPDZ256rm" data-ref-filename="llvm..X86..VANDPDZ256rm">VANDPDZ256rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rm" title='llvm::X86::VPANDQZ256rm' data-ref="llvm::X86::VPANDQZ256rm" data-ref-filename="llvm..X86..VPANDQZ256rm">VPANDQZ256rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rm" title='llvm::X86::VPANDDZ256rm' data-ref="llvm::X86::VPANDDZ256rm" data-ref-filename="llvm..X86..VPANDDZ256rm">VPANDDZ256rm</a>  },</td></tr>
<tr><th id="7104">7104</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ256rr" title='llvm::X86::VANDPSZ256rr' data-ref="llvm::X86::VANDPSZ256rr" data-ref-filename="llvm..X86..VANDPSZ256rr">VANDPSZ256rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ256rr" title='llvm::X86::VANDPDZ256rr' data-ref="llvm::X86::VANDPDZ256rr" data-ref-filename="llvm..X86..VANDPDZ256rr">VANDPDZ256rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rr" title='llvm::X86::VPANDQZ256rr' data-ref="llvm::X86::VPANDQZ256rr" data-ref-filename="llvm..X86..VPANDQZ256rr">VPANDQZ256rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rr" title='llvm::X86::VPANDDZ256rr' data-ref="llvm::X86::VPANDDZ256rr" data-ref-filename="llvm..X86..VPANDDZ256rr">VPANDDZ256rr</a>  },</td></tr>
<tr><th id="7105">7105</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ256rm" title='llvm::X86::VORPSZ256rm' data-ref="llvm::X86::VORPSZ256rm" data-ref-filename="llvm..X86..VORPSZ256rm">VORPSZ256rm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ256rm" title='llvm::X86::VORPDZ256rm' data-ref="llvm::X86::VORPDZ256rm" data-ref-filename="llvm..X86..VORPDZ256rm">VORPDZ256rm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rm" title='llvm::X86::VPORQZ256rm' data-ref="llvm::X86::VPORQZ256rm" data-ref-filename="llvm..X86..VPORQZ256rm">VPORQZ256rm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rm" title='llvm::X86::VPORDZ256rm' data-ref="llvm::X86::VPORDZ256rm" data-ref-filename="llvm..X86..VPORDZ256rm">VPORDZ256rm</a>   },</td></tr>
<tr><th id="7106">7106</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ256rr" title='llvm::X86::VORPSZ256rr' data-ref="llvm::X86::VORPSZ256rr" data-ref-filename="llvm..X86..VORPSZ256rr">VORPSZ256rr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ256rr" title='llvm::X86::VORPDZ256rr' data-ref="llvm::X86::VORPDZ256rr" data-ref-filename="llvm..X86..VORPDZ256rr">VORPDZ256rr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rr" title='llvm::X86::VPORQZ256rr' data-ref="llvm::X86::VPORQZ256rr" data-ref-filename="llvm..X86..VPORQZ256rr">VPORQZ256rr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rr" title='llvm::X86::VPORDZ256rr' data-ref="llvm::X86::VPORDZ256rr" data-ref-filename="llvm..X86..VPORDZ256rr">VPORDZ256rr</a>   },</td></tr>
<tr><th id="7107">7107</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ256rm" title='llvm::X86::VXORPSZ256rm' data-ref="llvm::X86::VXORPSZ256rm" data-ref-filename="llvm..X86..VXORPSZ256rm">VXORPSZ256rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ256rm" title='llvm::X86::VXORPDZ256rm' data-ref="llvm::X86::VXORPDZ256rm" data-ref-filename="llvm..X86..VXORPDZ256rm">VXORPDZ256rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rm" title='llvm::X86::VPXORQZ256rm' data-ref="llvm::X86::VPXORQZ256rm" data-ref-filename="llvm..X86..VPXORQZ256rm">VPXORQZ256rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rm" title='llvm::X86::VPXORDZ256rm' data-ref="llvm::X86::VPXORDZ256rm" data-ref-filename="llvm..X86..VPXORDZ256rm">VPXORDZ256rm</a>  },</td></tr>
<tr><th id="7108">7108</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ256rr" title='llvm::X86::VXORPSZ256rr' data-ref="llvm::X86::VXORPSZ256rr" data-ref-filename="llvm..X86..VXORPSZ256rr">VXORPSZ256rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ256rr" title='llvm::X86::VXORPDZ256rr' data-ref="llvm::X86::VXORPDZ256rr" data-ref-filename="llvm..X86..VXORPDZ256rr">VXORPDZ256rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rr" title='llvm::X86::VPXORQZ256rr' data-ref="llvm::X86::VPXORQZ256rr" data-ref-filename="llvm..X86..VPXORQZ256rr">VPXORQZ256rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rr" title='llvm::X86::VPXORDZ256rr' data-ref="llvm::X86::VPXORDZ256rr" data-ref-filename="llvm..X86..VPXORDZ256rr">VPXORDZ256rr</a>  },</td></tr>
<tr><th id="7109">7109</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZrm" title='llvm::X86::VANDNPSZrm' data-ref="llvm::X86::VANDNPSZrm" data-ref-filename="llvm..X86..VANDNPSZrm">VANDNPSZrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZrm" title='llvm::X86::VANDNPDZrm' data-ref="llvm::X86::VANDNPDZrm" data-ref-filename="llvm..X86..VANDNPDZrm">VANDNPDZrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZrm" title='llvm::X86::VPANDNQZrm' data-ref="llvm::X86::VPANDNQZrm" data-ref-filename="llvm..X86..VPANDNQZrm">VPANDNQZrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZrm" title='llvm::X86::VPANDNDZrm' data-ref="llvm::X86::VPANDNDZrm" data-ref-filename="llvm..X86..VPANDNDZrm">VPANDNDZrm</a>    },</td></tr>
<tr><th id="7110">7110</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZrr" title='llvm::X86::VANDNPSZrr' data-ref="llvm::X86::VANDNPSZrr" data-ref-filename="llvm..X86..VANDNPSZrr">VANDNPSZrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZrr" title='llvm::X86::VANDNPDZrr' data-ref="llvm::X86::VANDNPDZrr" data-ref-filename="llvm..X86..VANDNPDZrr">VANDNPDZrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZrr" title='llvm::X86::VPANDNQZrr' data-ref="llvm::X86::VPANDNQZrr" data-ref-filename="llvm..X86..VPANDNQZrr">VPANDNQZrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZrr" title='llvm::X86::VPANDNDZrr' data-ref="llvm::X86::VPANDNDZrr" data-ref-filename="llvm..X86..VPANDNDZrr">VPANDNDZrr</a>    },</td></tr>
<tr><th id="7111">7111</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrm" title='llvm::X86::VANDPSZrm' data-ref="llvm::X86::VANDPSZrm" data-ref-filename="llvm..X86..VANDPSZrm">VANDPSZrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrm" title='llvm::X86::VANDPDZrm' data-ref="llvm::X86::VANDPDZrm" data-ref-filename="llvm..X86..VANDPDZrm">VANDPDZrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrm" title='llvm::X86::VPANDQZrm' data-ref="llvm::X86::VPANDQZrm" data-ref-filename="llvm..X86..VPANDQZrm">VPANDQZrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrm" title='llvm::X86::VPANDDZrm' data-ref="llvm::X86::VPANDDZrm" data-ref-filename="llvm..X86..VPANDDZrm">VPANDDZrm</a>     },</td></tr>
<tr><th id="7112">7112</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrr" title='llvm::X86::VANDPSZrr' data-ref="llvm::X86::VANDPSZrr" data-ref-filename="llvm..X86..VANDPSZrr">VANDPSZrr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrr" title='llvm::X86::VANDPDZrr' data-ref="llvm::X86::VANDPDZrr" data-ref-filename="llvm..X86..VANDPDZrr">VANDPDZrr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrr" title='llvm::X86::VPANDQZrr' data-ref="llvm::X86::VPANDQZrr" data-ref-filename="llvm..X86..VPANDQZrr">VPANDQZrr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrr" title='llvm::X86::VPANDDZrr' data-ref="llvm::X86::VPANDDZrr" data-ref-filename="llvm..X86..VPANDDZrr">VPANDDZrr</a>     },</td></tr>
<tr><th id="7113">7113</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZrm" title='llvm::X86::VORPSZrm' data-ref="llvm::X86::VORPSZrm" data-ref-filename="llvm..X86..VORPSZrm">VORPSZrm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZrm" title='llvm::X86::VORPDZrm' data-ref="llvm::X86::VORPDZrm" data-ref-filename="llvm..X86..VORPDZrm">VORPDZrm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZrm" title='llvm::X86::VPORQZrm' data-ref="llvm::X86::VPORQZrm" data-ref-filename="llvm..X86..VPORQZrm">VPORQZrm</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZrm" title='llvm::X86::VPORDZrm' data-ref="llvm::X86::VPORDZrm" data-ref-filename="llvm..X86..VPORDZrm">VPORDZrm</a>      },</td></tr>
<tr><th id="7114">7114</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZrr" title='llvm::X86::VORPSZrr' data-ref="llvm::X86::VORPSZrr" data-ref-filename="llvm..X86..VORPSZrr">VORPSZrr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZrr" title='llvm::X86::VORPDZrr' data-ref="llvm::X86::VORPDZrr" data-ref-filename="llvm..X86..VORPDZrr">VORPDZrr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZrr" title='llvm::X86::VPORQZrr' data-ref="llvm::X86::VPORQZrr" data-ref-filename="llvm..X86..VPORQZrr">VPORQZrr</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZrr" title='llvm::X86::VPORDZrr' data-ref="llvm::X86::VPORDZrr" data-ref-filename="llvm..X86..VPORDZrr">VPORDZrr</a>      },</td></tr>
<tr><th id="7115">7115</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZrm" title='llvm::X86::VXORPSZrm' data-ref="llvm::X86::VXORPSZrm" data-ref-filename="llvm..X86..VXORPSZrm">VXORPSZrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZrm" title='llvm::X86::VXORPDZrm' data-ref="llvm::X86::VXORPDZrm" data-ref-filename="llvm..X86..VXORPDZrm">VXORPDZrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZrm" title='llvm::X86::VPXORQZrm' data-ref="llvm::X86::VPXORQZrm" data-ref-filename="llvm..X86..VPXORQZrm">VPXORQZrm</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrm" title='llvm::X86::VPXORDZrm' data-ref="llvm::X86::VPXORDZrm" data-ref-filename="llvm..X86..VPXORDZrm">VPXORDZrm</a>     },</td></tr>
<tr><th id="7116">7116</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZrr" title='llvm::X86::VXORPSZrr' data-ref="llvm::X86::VXORPSZrr" data-ref-filename="llvm..X86..VXORPSZrr">VXORPSZrr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZrr" title='llvm::X86::VXORPDZrr' data-ref="llvm::X86::VXORPDZrr" data-ref-filename="llvm..X86..VXORPDZrr">VXORPDZrr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZrr" title='llvm::X86::VPXORQZrr' data-ref="llvm::X86::VPXORQZrr" data-ref-filename="llvm..X86..VPXORQZrr">VPXORQZrr</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrr" title='llvm::X86::VPXORDZrr' data-ref="llvm::X86::VPXORDZrr" data-ref-filename="llvm..X86..VPXORDZrr">VPXORDZrr</a>     },</td></tr>
<tr><th id="7117">7117</th><td>};</td></tr>
<tr><th id="7118">7118</th><td></td></tr>
<tr><th id="7119">7119</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl def" id="ReplaceableInstrsAVX512DQMasked" title='ReplaceableInstrsAVX512DQMasked' data-type='const uint16_t [87][4]' data-ref="ReplaceableInstrsAVX512DQMasked" data-ref-filename="ReplaceableInstrsAVX512DQMasked">ReplaceableInstrsAVX512DQMasked</dfn>[][<var>4</var>] = {</td></tr>
<tr><th id="7120">7120</th><td>  <i>// Two integer columns for 64-bit and 32-bit elements.</i></td></tr>
<tr><th id="7121">7121</th><td><i>  //PackedSingle          PackedDouble</i></td></tr>
<tr><th id="7122">7122</th><td><i>  //PackedInt             PackedInt</i></td></tr>
<tr><th id="7123">7123</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ128rmk" title='llvm::X86::VANDNPSZ128rmk' data-ref="llvm::X86::VANDNPSZ128rmk" data-ref-filename="llvm..X86..VANDNPSZ128rmk">VANDNPSZ128rmk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ128rmk" title='llvm::X86::VANDNPDZ128rmk' data-ref="llvm::X86::VANDNPDZ128rmk" data-ref-filename="llvm..X86..VANDNPDZ128rmk">VANDNPDZ128rmk</a>,</td></tr>
<tr><th id="7124">7124</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rmk" title='llvm::X86::VPANDNQZ128rmk' data-ref="llvm::X86::VPANDNQZ128rmk" data-ref-filename="llvm..X86..VPANDNQZ128rmk">VPANDNQZ128rmk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rmk" title='llvm::X86::VPANDNDZ128rmk' data-ref="llvm::X86::VPANDNDZ128rmk" data-ref-filename="llvm..X86..VPANDNDZ128rmk">VPANDNDZ128rmk</a>  },</td></tr>
<tr><th id="7125">7125</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ128rmkz" title='llvm::X86::VANDNPSZ128rmkz' data-ref="llvm::X86::VANDNPSZ128rmkz" data-ref-filename="llvm..X86..VANDNPSZ128rmkz">VANDNPSZ128rmkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ128rmkz" title='llvm::X86::VANDNPDZ128rmkz' data-ref="llvm::X86::VANDNPDZ128rmkz" data-ref-filename="llvm..X86..VANDNPDZ128rmkz">VANDNPDZ128rmkz</a>,</td></tr>
<tr><th id="7126">7126</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rmkz" title='llvm::X86::VPANDNQZ128rmkz' data-ref="llvm::X86::VPANDNQZ128rmkz" data-ref-filename="llvm..X86..VPANDNQZ128rmkz">VPANDNQZ128rmkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rmkz" title='llvm::X86::VPANDNDZ128rmkz' data-ref="llvm::X86::VPANDNDZ128rmkz" data-ref-filename="llvm..X86..VPANDNDZ128rmkz">VPANDNDZ128rmkz</a> },</td></tr>
<tr><th id="7127">7127</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ128rrk" title='llvm::X86::VANDNPSZ128rrk' data-ref="llvm::X86::VANDNPSZ128rrk" data-ref-filename="llvm..X86..VANDNPSZ128rrk">VANDNPSZ128rrk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ128rrk" title='llvm::X86::VANDNPDZ128rrk' data-ref="llvm::X86::VANDNPDZ128rrk" data-ref-filename="llvm..X86..VANDNPDZ128rrk">VANDNPDZ128rrk</a>,</td></tr>
<tr><th id="7128">7128</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rrk" title='llvm::X86::VPANDNQZ128rrk' data-ref="llvm::X86::VPANDNQZ128rrk" data-ref-filename="llvm..X86..VPANDNQZ128rrk">VPANDNQZ128rrk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rrk" title='llvm::X86::VPANDNDZ128rrk' data-ref="llvm::X86::VPANDNDZ128rrk" data-ref-filename="llvm..X86..VPANDNDZ128rrk">VPANDNDZ128rrk</a>  },</td></tr>
<tr><th id="7129">7129</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ128rrkz" title='llvm::X86::VANDNPSZ128rrkz' data-ref="llvm::X86::VANDNPSZ128rrkz" data-ref-filename="llvm..X86..VANDNPSZ128rrkz">VANDNPSZ128rrkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ128rrkz" title='llvm::X86::VANDNPDZ128rrkz' data-ref="llvm::X86::VANDNPDZ128rrkz" data-ref-filename="llvm..X86..VANDNPDZ128rrkz">VANDNPDZ128rrkz</a>,</td></tr>
<tr><th id="7130">7130</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rrkz" title='llvm::X86::VPANDNQZ128rrkz' data-ref="llvm::X86::VPANDNQZ128rrkz" data-ref-filename="llvm..X86..VPANDNQZ128rrkz">VPANDNQZ128rrkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rrkz" title='llvm::X86::VPANDNDZ128rrkz' data-ref="llvm::X86::VPANDNDZ128rrkz" data-ref-filename="llvm..X86..VPANDNDZ128rrkz">VPANDNDZ128rrkz</a> },</td></tr>
<tr><th id="7131">7131</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ128rmk" title='llvm::X86::VANDPSZ128rmk' data-ref="llvm::X86::VANDPSZ128rmk" data-ref-filename="llvm..X86..VANDPSZ128rmk">VANDPSZ128rmk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ128rmk" title='llvm::X86::VANDPDZ128rmk' data-ref="llvm::X86::VANDPDZ128rmk" data-ref-filename="llvm..X86..VANDPDZ128rmk">VANDPDZ128rmk</a>,</td></tr>
<tr><th id="7132">7132</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rmk" title='llvm::X86::VPANDQZ128rmk' data-ref="llvm::X86::VPANDQZ128rmk" data-ref-filename="llvm..X86..VPANDQZ128rmk">VPANDQZ128rmk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rmk" title='llvm::X86::VPANDDZ128rmk' data-ref="llvm::X86::VPANDDZ128rmk" data-ref-filename="llvm..X86..VPANDDZ128rmk">VPANDDZ128rmk</a>   },</td></tr>
<tr><th id="7133">7133</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ128rmkz" title='llvm::X86::VANDPSZ128rmkz' data-ref="llvm::X86::VANDPSZ128rmkz" data-ref-filename="llvm..X86..VANDPSZ128rmkz">VANDPSZ128rmkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ128rmkz" title='llvm::X86::VANDPDZ128rmkz' data-ref="llvm::X86::VANDPDZ128rmkz" data-ref-filename="llvm..X86..VANDPDZ128rmkz">VANDPDZ128rmkz</a>,</td></tr>
<tr><th id="7134">7134</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rmkz" title='llvm::X86::VPANDQZ128rmkz' data-ref="llvm::X86::VPANDQZ128rmkz" data-ref-filename="llvm..X86..VPANDQZ128rmkz">VPANDQZ128rmkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rmkz" title='llvm::X86::VPANDDZ128rmkz' data-ref="llvm::X86::VPANDDZ128rmkz" data-ref-filename="llvm..X86..VPANDDZ128rmkz">VPANDDZ128rmkz</a>  },</td></tr>
<tr><th id="7135">7135</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ128rrk" title='llvm::X86::VANDPSZ128rrk' data-ref="llvm::X86::VANDPSZ128rrk" data-ref-filename="llvm..X86..VANDPSZ128rrk">VANDPSZ128rrk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ128rrk" title='llvm::X86::VANDPDZ128rrk' data-ref="llvm::X86::VANDPDZ128rrk" data-ref-filename="llvm..X86..VANDPDZ128rrk">VANDPDZ128rrk</a>,</td></tr>
<tr><th id="7136">7136</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rrk" title='llvm::X86::VPANDQZ128rrk' data-ref="llvm::X86::VPANDQZ128rrk" data-ref-filename="llvm..X86..VPANDQZ128rrk">VPANDQZ128rrk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rrk" title='llvm::X86::VPANDDZ128rrk' data-ref="llvm::X86::VPANDDZ128rrk" data-ref-filename="llvm..X86..VPANDDZ128rrk">VPANDDZ128rrk</a>   },</td></tr>
<tr><th id="7137">7137</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ128rrkz" title='llvm::X86::VANDPSZ128rrkz' data-ref="llvm::X86::VANDPSZ128rrkz" data-ref-filename="llvm..X86..VANDPSZ128rrkz">VANDPSZ128rrkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ128rrkz" title='llvm::X86::VANDPDZ128rrkz' data-ref="llvm::X86::VANDPDZ128rrkz" data-ref-filename="llvm..X86..VANDPDZ128rrkz">VANDPDZ128rrkz</a>,</td></tr>
<tr><th id="7138">7138</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rrkz" title='llvm::X86::VPANDQZ128rrkz' data-ref="llvm::X86::VPANDQZ128rrkz" data-ref-filename="llvm..X86..VPANDQZ128rrkz">VPANDQZ128rrkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rrkz" title='llvm::X86::VPANDDZ128rrkz' data-ref="llvm::X86::VPANDDZ128rrkz" data-ref-filename="llvm..X86..VPANDDZ128rrkz">VPANDDZ128rrkz</a>  },</td></tr>
<tr><th id="7139">7139</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ128rmk" title='llvm::X86::VORPSZ128rmk' data-ref="llvm::X86::VORPSZ128rmk" data-ref-filename="llvm..X86..VORPSZ128rmk">VORPSZ128rmk</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ128rmk" title='llvm::X86::VORPDZ128rmk' data-ref="llvm::X86::VORPDZ128rmk" data-ref-filename="llvm..X86..VORPDZ128rmk">VORPDZ128rmk</a>,</td></tr>
<tr><th id="7140">7140</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rmk" title='llvm::X86::VPORQZ128rmk' data-ref="llvm::X86::VPORQZ128rmk" data-ref-filename="llvm..X86..VPORQZ128rmk">VPORQZ128rmk</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rmk" title='llvm::X86::VPORDZ128rmk' data-ref="llvm::X86::VPORDZ128rmk" data-ref-filename="llvm..X86..VPORDZ128rmk">VPORDZ128rmk</a>    },</td></tr>
<tr><th id="7141">7141</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ128rmkz" title='llvm::X86::VORPSZ128rmkz' data-ref="llvm::X86::VORPSZ128rmkz" data-ref-filename="llvm..X86..VORPSZ128rmkz">VORPSZ128rmkz</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ128rmkz" title='llvm::X86::VORPDZ128rmkz' data-ref="llvm::X86::VORPDZ128rmkz" data-ref-filename="llvm..X86..VORPDZ128rmkz">VORPDZ128rmkz</a>,</td></tr>
<tr><th id="7142">7142</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rmkz" title='llvm::X86::VPORQZ128rmkz' data-ref="llvm::X86::VPORQZ128rmkz" data-ref-filename="llvm..X86..VPORQZ128rmkz">VPORQZ128rmkz</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rmkz" title='llvm::X86::VPORDZ128rmkz' data-ref="llvm::X86::VPORDZ128rmkz" data-ref-filename="llvm..X86..VPORDZ128rmkz">VPORDZ128rmkz</a>   },</td></tr>
<tr><th id="7143">7143</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ128rrk" title='llvm::X86::VORPSZ128rrk' data-ref="llvm::X86::VORPSZ128rrk" data-ref-filename="llvm..X86..VORPSZ128rrk">VORPSZ128rrk</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ128rrk" title='llvm::X86::VORPDZ128rrk' data-ref="llvm::X86::VORPDZ128rrk" data-ref-filename="llvm..X86..VORPDZ128rrk">VORPDZ128rrk</a>,</td></tr>
<tr><th id="7144">7144</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rrk" title='llvm::X86::VPORQZ128rrk' data-ref="llvm::X86::VPORQZ128rrk" data-ref-filename="llvm..X86..VPORQZ128rrk">VPORQZ128rrk</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rrk" title='llvm::X86::VPORDZ128rrk' data-ref="llvm::X86::VPORDZ128rrk" data-ref-filename="llvm..X86..VPORDZ128rrk">VPORDZ128rrk</a>    },</td></tr>
<tr><th id="7145">7145</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ128rrkz" title='llvm::X86::VORPSZ128rrkz' data-ref="llvm::X86::VORPSZ128rrkz" data-ref-filename="llvm..X86..VORPSZ128rrkz">VORPSZ128rrkz</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ128rrkz" title='llvm::X86::VORPDZ128rrkz' data-ref="llvm::X86::VORPDZ128rrkz" data-ref-filename="llvm..X86..VORPDZ128rrkz">VORPDZ128rrkz</a>,</td></tr>
<tr><th id="7146">7146</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rrkz" title='llvm::X86::VPORQZ128rrkz' data-ref="llvm::X86::VPORQZ128rrkz" data-ref-filename="llvm..X86..VPORQZ128rrkz">VPORQZ128rrkz</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rrkz" title='llvm::X86::VPORDZ128rrkz' data-ref="llvm::X86::VPORDZ128rrkz" data-ref-filename="llvm..X86..VPORDZ128rrkz">VPORDZ128rrkz</a>   },</td></tr>
<tr><th id="7147">7147</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ128rmk" title='llvm::X86::VXORPSZ128rmk' data-ref="llvm::X86::VXORPSZ128rmk" data-ref-filename="llvm..X86..VXORPSZ128rmk">VXORPSZ128rmk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ128rmk" title='llvm::X86::VXORPDZ128rmk' data-ref="llvm::X86::VXORPDZ128rmk" data-ref-filename="llvm..X86..VXORPDZ128rmk">VXORPDZ128rmk</a>,</td></tr>
<tr><th id="7148">7148</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rmk" title='llvm::X86::VPXORQZ128rmk' data-ref="llvm::X86::VPXORQZ128rmk" data-ref-filename="llvm..X86..VPXORQZ128rmk">VPXORQZ128rmk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rmk" title='llvm::X86::VPXORDZ128rmk' data-ref="llvm::X86::VPXORDZ128rmk" data-ref-filename="llvm..X86..VPXORDZ128rmk">VPXORDZ128rmk</a>   },</td></tr>
<tr><th id="7149">7149</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ128rmkz" title='llvm::X86::VXORPSZ128rmkz' data-ref="llvm::X86::VXORPSZ128rmkz" data-ref-filename="llvm..X86..VXORPSZ128rmkz">VXORPSZ128rmkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ128rmkz" title='llvm::X86::VXORPDZ128rmkz' data-ref="llvm::X86::VXORPDZ128rmkz" data-ref-filename="llvm..X86..VXORPDZ128rmkz">VXORPDZ128rmkz</a>,</td></tr>
<tr><th id="7150">7150</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rmkz" title='llvm::X86::VPXORQZ128rmkz' data-ref="llvm::X86::VPXORQZ128rmkz" data-ref-filename="llvm..X86..VPXORQZ128rmkz">VPXORQZ128rmkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rmkz" title='llvm::X86::VPXORDZ128rmkz' data-ref="llvm::X86::VPXORDZ128rmkz" data-ref-filename="llvm..X86..VPXORDZ128rmkz">VPXORDZ128rmkz</a>  },</td></tr>
<tr><th id="7151">7151</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ128rrk" title='llvm::X86::VXORPSZ128rrk' data-ref="llvm::X86::VXORPSZ128rrk" data-ref-filename="llvm..X86..VXORPSZ128rrk">VXORPSZ128rrk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ128rrk" title='llvm::X86::VXORPDZ128rrk' data-ref="llvm::X86::VXORPDZ128rrk" data-ref-filename="llvm..X86..VXORPDZ128rrk">VXORPDZ128rrk</a>,</td></tr>
<tr><th id="7152">7152</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rrk" title='llvm::X86::VPXORQZ128rrk' data-ref="llvm::X86::VPXORQZ128rrk" data-ref-filename="llvm..X86..VPXORQZ128rrk">VPXORQZ128rrk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rrk" title='llvm::X86::VPXORDZ128rrk' data-ref="llvm::X86::VPXORDZ128rrk" data-ref-filename="llvm..X86..VPXORDZ128rrk">VPXORDZ128rrk</a>   },</td></tr>
<tr><th id="7153">7153</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ128rrkz" title='llvm::X86::VXORPSZ128rrkz' data-ref="llvm::X86::VXORPSZ128rrkz" data-ref-filename="llvm..X86..VXORPSZ128rrkz">VXORPSZ128rrkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ128rrkz" title='llvm::X86::VXORPDZ128rrkz' data-ref="llvm::X86::VXORPDZ128rrkz" data-ref-filename="llvm..X86..VXORPDZ128rrkz">VXORPDZ128rrkz</a>,</td></tr>
<tr><th id="7154">7154</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rrkz" title='llvm::X86::VPXORQZ128rrkz' data-ref="llvm::X86::VPXORQZ128rrkz" data-ref-filename="llvm..X86..VPXORQZ128rrkz">VPXORQZ128rrkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rrkz" title='llvm::X86::VPXORDZ128rrkz' data-ref="llvm::X86::VPXORDZ128rrkz" data-ref-filename="llvm..X86..VPXORDZ128rrkz">VPXORDZ128rrkz</a>  },</td></tr>
<tr><th id="7155">7155</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ256rmk" title='llvm::X86::VANDNPSZ256rmk' data-ref="llvm::X86::VANDNPSZ256rmk" data-ref-filename="llvm..X86..VANDNPSZ256rmk">VANDNPSZ256rmk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ256rmk" title='llvm::X86::VANDNPDZ256rmk' data-ref="llvm::X86::VANDNPDZ256rmk" data-ref-filename="llvm..X86..VANDNPDZ256rmk">VANDNPDZ256rmk</a>,</td></tr>
<tr><th id="7156">7156</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rmk" title='llvm::X86::VPANDNQZ256rmk' data-ref="llvm::X86::VPANDNQZ256rmk" data-ref-filename="llvm..X86..VPANDNQZ256rmk">VPANDNQZ256rmk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rmk" title='llvm::X86::VPANDNDZ256rmk' data-ref="llvm::X86::VPANDNDZ256rmk" data-ref-filename="llvm..X86..VPANDNDZ256rmk">VPANDNDZ256rmk</a>  },</td></tr>
<tr><th id="7157">7157</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ256rmkz" title='llvm::X86::VANDNPSZ256rmkz' data-ref="llvm::X86::VANDNPSZ256rmkz" data-ref-filename="llvm..X86..VANDNPSZ256rmkz">VANDNPSZ256rmkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ256rmkz" title='llvm::X86::VANDNPDZ256rmkz' data-ref="llvm::X86::VANDNPDZ256rmkz" data-ref-filename="llvm..X86..VANDNPDZ256rmkz">VANDNPDZ256rmkz</a>,</td></tr>
<tr><th id="7158">7158</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rmkz" title='llvm::X86::VPANDNQZ256rmkz' data-ref="llvm::X86::VPANDNQZ256rmkz" data-ref-filename="llvm..X86..VPANDNQZ256rmkz">VPANDNQZ256rmkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rmkz" title='llvm::X86::VPANDNDZ256rmkz' data-ref="llvm::X86::VPANDNDZ256rmkz" data-ref-filename="llvm..X86..VPANDNDZ256rmkz">VPANDNDZ256rmkz</a> },</td></tr>
<tr><th id="7159">7159</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ256rrk" title='llvm::X86::VANDNPSZ256rrk' data-ref="llvm::X86::VANDNPSZ256rrk" data-ref-filename="llvm..X86..VANDNPSZ256rrk">VANDNPSZ256rrk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ256rrk" title='llvm::X86::VANDNPDZ256rrk' data-ref="llvm::X86::VANDNPDZ256rrk" data-ref-filename="llvm..X86..VANDNPDZ256rrk">VANDNPDZ256rrk</a>,</td></tr>
<tr><th id="7160">7160</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rrk" title='llvm::X86::VPANDNQZ256rrk' data-ref="llvm::X86::VPANDNQZ256rrk" data-ref-filename="llvm..X86..VPANDNQZ256rrk">VPANDNQZ256rrk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rrk" title='llvm::X86::VPANDNDZ256rrk' data-ref="llvm::X86::VPANDNDZ256rrk" data-ref-filename="llvm..X86..VPANDNDZ256rrk">VPANDNDZ256rrk</a>  },</td></tr>
<tr><th id="7161">7161</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ256rrkz" title='llvm::X86::VANDNPSZ256rrkz' data-ref="llvm::X86::VANDNPSZ256rrkz" data-ref-filename="llvm..X86..VANDNPSZ256rrkz">VANDNPSZ256rrkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ256rrkz" title='llvm::X86::VANDNPDZ256rrkz' data-ref="llvm::X86::VANDNPDZ256rrkz" data-ref-filename="llvm..X86..VANDNPDZ256rrkz">VANDNPDZ256rrkz</a>,</td></tr>
<tr><th id="7162">7162</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rrkz" title='llvm::X86::VPANDNQZ256rrkz' data-ref="llvm::X86::VPANDNQZ256rrkz" data-ref-filename="llvm..X86..VPANDNQZ256rrkz">VPANDNQZ256rrkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rrkz" title='llvm::X86::VPANDNDZ256rrkz' data-ref="llvm::X86::VPANDNDZ256rrkz" data-ref-filename="llvm..X86..VPANDNDZ256rrkz">VPANDNDZ256rrkz</a> },</td></tr>
<tr><th id="7163">7163</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ256rmk" title='llvm::X86::VANDPSZ256rmk' data-ref="llvm::X86::VANDPSZ256rmk" data-ref-filename="llvm..X86..VANDPSZ256rmk">VANDPSZ256rmk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ256rmk" title='llvm::X86::VANDPDZ256rmk' data-ref="llvm::X86::VANDPDZ256rmk" data-ref-filename="llvm..X86..VANDPDZ256rmk">VANDPDZ256rmk</a>,</td></tr>
<tr><th id="7164">7164</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rmk" title='llvm::X86::VPANDQZ256rmk' data-ref="llvm::X86::VPANDQZ256rmk" data-ref-filename="llvm..X86..VPANDQZ256rmk">VPANDQZ256rmk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rmk" title='llvm::X86::VPANDDZ256rmk' data-ref="llvm::X86::VPANDDZ256rmk" data-ref-filename="llvm..X86..VPANDDZ256rmk">VPANDDZ256rmk</a>   },</td></tr>
<tr><th id="7165">7165</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ256rmkz" title='llvm::X86::VANDPSZ256rmkz' data-ref="llvm::X86::VANDPSZ256rmkz" data-ref-filename="llvm..X86..VANDPSZ256rmkz">VANDPSZ256rmkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ256rmkz" title='llvm::X86::VANDPDZ256rmkz' data-ref="llvm::X86::VANDPDZ256rmkz" data-ref-filename="llvm..X86..VANDPDZ256rmkz">VANDPDZ256rmkz</a>,</td></tr>
<tr><th id="7166">7166</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rmkz" title='llvm::X86::VPANDQZ256rmkz' data-ref="llvm::X86::VPANDQZ256rmkz" data-ref-filename="llvm..X86..VPANDQZ256rmkz">VPANDQZ256rmkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rmkz" title='llvm::X86::VPANDDZ256rmkz' data-ref="llvm::X86::VPANDDZ256rmkz" data-ref-filename="llvm..X86..VPANDDZ256rmkz">VPANDDZ256rmkz</a>  },</td></tr>
<tr><th id="7167">7167</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ256rrk" title='llvm::X86::VANDPSZ256rrk' data-ref="llvm::X86::VANDPSZ256rrk" data-ref-filename="llvm..X86..VANDPSZ256rrk">VANDPSZ256rrk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ256rrk" title='llvm::X86::VANDPDZ256rrk' data-ref="llvm::X86::VANDPDZ256rrk" data-ref-filename="llvm..X86..VANDPDZ256rrk">VANDPDZ256rrk</a>,</td></tr>
<tr><th id="7168">7168</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rrk" title='llvm::X86::VPANDQZ256rrk' data-ref="llvm::X86::VPANDQZ256rrk" data-ref-filename="llvm..X86..VPANDQZ256rrk">VPANDQZ256rrk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rrk" title='llvm::X86::VPANDDZ256rrk' data-ref="llvm::X86::VPANDDZ256rrk" data-ref-filename="llvm..X86..VPANDDZ256rrk">VPANDDZ256rrk</a>   },</td></tr>
<tr><th id="7169">7169</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ256rrkz" title='llvm::X86::VANDPSZ256rrkz' data-ref="llvm::X86::VANDPSZ256rrkz" data-ref-filename="llvm..X86..VANDPSZ256rrkz">VANDPSZ256rrkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ256rrkz" title='llvm::X86::VANDPDZ256rrkz' data-ref="llvm::X86::VANDPDZ256rrkz" data-ref-filename="llvm..X86..VANDPDZ256rrkz">VANDPDZ256rrkz</a>,</td></tr>
<tr><th id="7170">7170</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rrkz" title='llvm::X86::VPANDQZ256rrkz' data-ref="llvm::X86::VPANDQZ256rrkz" data-ref-filename="llvm..X86..VPANDQZ256rrkz">VPANDQZ256rrkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rrkz" title='llvm::X86::VPANDDZ256rrkz' data-ref="llvm::X86::VPANDDZ256rrkz" data-ref-filename="llvm..X86..VPANDDZ256rrkz">VPANDDZ256rrkz</a>  },</td></tr>
<tr><th id="7171">7171</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ256rmk" title='llvm::X86::VORPSZ256rmk' data-ref="llvm::X86::VORPSZ256rmk" data-ref-filename="llvm..X86..VORPSZ256rmk">VORPSZ256rmk</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ256rmk" title='llvm::X86::VORPDZ256rmk' data-ref="llvm::X86::VORPDZ256rmk" data-ref-filename="llvm..X86..VORPDZ256rmk">VORPDZ256rmk</a>,</td></tr>
<tr><th id="7172">7172</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rmk" title='llvm::X86::VPORQZ256rmk' data-ref="llvm::X86::VPORQZ256rmk" data-ref-filename="llvm..X86..VPORQZ256rmk">VPORQZ256rmk</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rmk" title='llvm::X86::VPORDZ256rmk' data-ref="llvm::X86::VPORDZ256rmk" data-ref-filename="llvm..X86..VPORDZ256rmk">VPORDZ256rmk</a>    },</td></tr>
<tr><th id="7173">7173</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ256rmkz" title='llvm::X86::VORPSZ256rmkz' data-ref="llvm::X86::VORPSZ256rmkz" data-ref-filename="llvm..X86..VORPSZ256rmkz">VORPSZ256rmkz</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ256rmkz" title='llvm::X86::VORPDZ256rmkz' data-ref="llvm::X86::VORPDZ256rmkz" data-ref-filename="llvm..X86..VORPDZ256rmkz">VORPDZ256rmkz</a>,</td></tr>
<tr><th id="7174">7174</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rmkz" title='llvm::X86::VPORQZ256rmkz' data-ref="llvm::X86::VPORQZ256rmkz" data-ref-filename="llvm..X86..VPORQZ256rmkz">VPORQZ256rmkz</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rmkz" title='llvm::X86::VPORDZ256rmkz' data-ref="llvm::X86::VPORDZ256rmkz" data-ref-filename="llvm..X86..VPORDZ256rmkz">VPORDZ256rmkz</a>   },</td></tr>
<tr><th id="7175">7175</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ256rrk" title='llvm::X86::VORPSZ256rrk' data-ref="llvm::X86::VORPSZ256rrk" data-ref-filename="llvm..X86..VORPSZ256rrk">VORPSZ256rrk</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ256rrk" title='llvm::X86::VORPDZ256rrk' data-ref="llvm::X86::VORPDZ256rrk" data-ref-filename="llvm..X86..VORPDZ256rrk">VORPDZ256rrk</a>,</td></tr>
<tr><th id="7176">7176</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rrk" title='llvm::X86::VPORQZ256rrk' data-ref="llvm::X86::VPORQZ256rrk" data-ref-filename="llvm..X86..VPORQZ256rrk">VPORQZ256rrk</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rrk" title='llvm::X86::VPORDZ256rrk' data-ref="llvm::X86::VPORDZ256rrk" data-ref-filename="llvm..X86..VPORDZ256rrk">VPORDZ256rrk</a>    },</td></tr>
<tr><th id="7177">7177</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ256rrkz" title='llvm::X86::VORPSZ256rrkz' data-ref="llvm::X86::VORPSZ256rrkz" data-ref-filename="llvm..X86..VORPSZ256rrkz">VORPSZ256rrkz</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ256rrkz" title='llvm::X86::VORPDZ256rrkz' data-ref="llvm::X86::VORPDZ256rrkz" data-ref-filename="llvm..X86..VORPDZ256rrkz">VORPDZ256rrkz</a>,</td></tr>
<tr><th id="7178">7178</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rrkz" title='llvm::X86::VPORQZ256rrkz' data-ref="llvm::X86::VPORQZ256rrkz" data-ref-filename="llvm..X86..VPORQZ256rrkz">VPORQZ256rrkz</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rrkz" title='llvm::X86::VPORDZ256rrkz' data-ref="llvm::X86::VPORDZ256rrkz" data-ref-filename="llvm..X86..VPORDZ256rrkz">VPORDZ256rrkz</a>   },</td></tr>
<tr><th id="7179">7179</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ256rmk" title='llvm::X86::VXORPSZ256rmk' data-ref="llvm::X86::VXORPSZ256rmk" data-ref-filename="llvm..X86..VXORPSZ256rmk">VXORPSZ256rmk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ256rmk" title='llvm::X86::VXORPDZ256rmk' data-ref="llvm::X86::VXORPDZ256rmk" data-ref-filename="llvm..X86..VXORPDZ256rmk">VXORPDZ256rmk</a>,</td></tr>
<tr><th id="7180">7180</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rmk" title='llvm::X86::VPXORQZ256rmk' data-ref="llvm::X86::VPXORQZ256rmk" data-ref-filename="llvm..X86..VPXORQZ256rmk">VPXORQZ256rmk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rmk" title='llvm::X86::VPXORDZ256rmk' data-ref="llvm::X86::VPXORDZ256rmk" data-ref-filename="llvm..X86..VPXORDZ256rmk">VPXORDZ256rmk</a>   },</td></tr>
<tr><th id="7181">7181</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ256rmkz" title='llvm::X86::VXORPSZ256rmkz' data-ref="llvm::X86::VXORPSZ256rmkz" data-ref-filename="llvm..X86..VXORPSZ256rmkz">VXORPSZ256rmkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ256rmkz" title='llvm::X86::VXORPDZ256rmkz' data-ref="llvm::X86::VXORPDZ256rmkz" data-ref-filename="llvm..X86..VXORPDZ256rmkz">VXORPDZ256rmkz</a>,</td></tr>
<tr><th id="7182">7182</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rmkz" title='llvm::X86::VPXORQZ256rmkz' data-ref="llvm::X86::VPXORQZ256rmkz" data-ref-filename="llvm..X86..VPXORQZ256rmkz">VPXORQZ256rmkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rmkz" title='llvm::X86::VPXORDZ256rmkz' data-ref="llvm::X86::VPXORDZ256rmkz" data-ref-filename="llvm..X86..VPXORDZ256rmkz">VPXORDZ256rmkz</a>  },</td></tr>
<tr><th id="7183">7183</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ256rrk" title='llvm::X86::VXORPSZ256rrk' data-ref="llvm::X86::VXORPSZ256rrk" data-ref-filename="llvm..X86..VXORPSZ256rrk">VXORPSZ256rrk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ256rrk" title='llvm::X86::VXORPDZ256rrk' data-ref="llvm::X86::VXORPDZ256rrk" data-ref-filename="llvm..X86..VXORPDZ256rrk">VXORPDZ256rrk</a>,</td></tr>
<tr><th id="7184">7184</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rrk" title='llvm::X86::VPXORQZ256rrk' data-ref="llvm::X86::VPXORQZ256rrk" data-ref-filename="llvm..X86..VPXORQZ256rrk">VPXORQZ256rrk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rrk" title='llvm::X86::VPXORDZ256rrk' data-ref="llvm::X86::VPXORDZ256rrk" data-ref-filename="llvm..X86..VPXORDZ256rrk">VPXORDZ256rrk</a>   },</td></tr>
<tr><th id="7185">7185</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ256rrkz" title='llvm::X86::VXORPSZ256rrkz' data-ref="llvm::X86::VXORPSZ256rrkz" data-ref-filename="llvm..X86..VXORPSZ256rrkz">VXORPSZ256rrkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ256rrkz" title='llvm::X86::VXORPDZ256rrkz' data-ref="llvm::X86::VXORPDZ256rrkz" data-ref-filename="llvm..X86..VXORPDZ256rrkz">VXORPDZ256rrkz</a>,</td></tr>
<tr><th id="7186">7186</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rrkz" title='llvm::X86::VPXORQZ256rrkz' data-ref="llvm::X86::VPXORQZ256rrkz" data-ref-filename="llvm..X86..VPXORQZ256rrkz">VPXORQZ256rrkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rrkz" title='llvm::X86::VPXORDZ256rrkz' data-ref="llvm::X86::VPXORDZ256rrkz" data-ref-filename="llvm..X86..VPXORDZ256rrkz">VPXORDZ256rrkz</a>  },</td></tr>
<tr><th id="7187">7187</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZrmk" title='llvm::X86::VANDNPSZrmk' data-ref="llvm::X86::VANDNPSZrmk" data-ref-filename="llvm..X86..VANDNPSZrmk">VANDNPSZrmk</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZrmk" title='llvm::X86::VANDNPDZrmk' data-ref="llvm::X86::VANDNPDZrmk" data-ref-filename="llvm..X86..VANDNPDZrmk">VANDNPDZrmk</a>,</td></tr>
<tr><th id="7188">7188</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZrmk" title='llvm::X86::VPANDNQZrmk' data-ref="llvm::X86::VPANDNQZrmk" data-ref-filename="llvm..X86..VPANDNQZrmk">VPANDNQZrmk</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZrmk" title='llvm::X86::VPANDNDZrmk' data-ref="llvm::X86::VPANDNDZrmk" data-ref-filename="llvm..X86..VPANDNDZrmk">VPANDNDZrmk</a>     },</td></tr>
<tr><th id="7189">7189</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZrmkz" title='llvm::X86::VANDNPSZrmkz' data-ref="llvm::X86::VANDNPSZrmkz" data-ref-filename="llvm..X86..VANDNPSZrmkz">VANDNPSZrmkz</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZrmkz" title='llvm::X86::VANDNPDZrmkz' data-ref="llvm::X86::VANDNPDZrmkz" data-ref-filename="llvm..X86..VANDNPDZrmkz">VANDNPDZrmkz</a>,</td></tr>
<tr><th id="7190">7190</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZrmkz" title='llvm::X86::VPANDNQZrmkz' data-ref="llvm::X86::VPANDNQZrmkz" data-ref-filename="llvm..X86..VPANDNQZrmkz">VPANDNQZrmkz</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZrmkz" title='llvm::X86::VPANDNDZrmkz' data-ref="llvm::X86::VPANDNDZrmkz" data-ref-filename="llvm..X86..VPANDNDZrmkz">VPANDNDZrmkz</a>    },</td></tr>
<tr><th id="7191">7191</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZrrk" title='llvm::X86::VANDNPSZrrk' data-ref="llvm::X86::VANDNPSZrrk" data-ref-filename="llvm..X86..VANDNPSZrrk">VANDNPSZrrk</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZrrk" title='llvm::X86::VANDNPDZrrk' data-ref="llvm::X86::VANDNPDZrrk" data-ref-filename="llvm..X86..VANDNPDZrrk">VANDNPDZrrk</a>,</td></tr>
<tr><th id="7192">7192</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZrrk" title='llvm::X86::VPANDNQZrrk' data-ref="llvm::X86::VPANDNQZrrk" data-ref-filename="llvm..X86..VPANDNQZrrk">VPANDNQZrrk</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZrrk" title='llvm::X86::VPANDNDZrrk' data-ref="llvm::X86::VPANDNDZrrk" data-ref-filename="llvm..X86..VPANDNDZrrk">VPANDNDZrrk</a>     },</td></tr>
<tr><th id="7193">7193</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZrrkz" title='llvm::X86::VANDNPSZrrkz' data-ref="llvm::X86::VANDNPSZrrkz" data-ref-filename="llvm..X86..VANDNPSZrrkz">VANDNPSZrrkz</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZrrkz" title='llvm::X86::VANDNPDZrrkz' data-ref="llvm::X86::VANDNPDZrrkz" data-ref-filename="llvm..X86..VANDNPDZrrkz">VANDNPDZrrkz</a>,</td></tr>
<tr><th id="7194">7194</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZrrkz" title='llvm::X86::VPANDNQZrrkz' data-ref="llvm::X86::VPANDNQZrrkz" data-ref-filename="llvm..X86..VPANDNQZrrkz">VPANDNQZrrkz</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZrrkz" title='llvm::X86::VPANDNDZrrkz' data-ref="llvm::X86::VPANDNDZrrkz" data-ref-filename="llvm..X86..VPANDNDZrrkz">VPANDNDZrrkz</a>    },</td></tr>
<tr><th id="7195">7195</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrmk" title='llvm::X86::VANDPSZrmk' data-ref="llvm::X86::VANDPSZrmk" data-ref-filename="llvm..X86..VANDPSZrmk">VANDPSZrmk</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrmk" title='llvm::X86::VANDPDZrmk' data-ref="llvm::X86::VANDPDZrmk" data-ref-filename="llvm..X86..VANDPDZrmk">VANDPDZrmk</a>,</td></tr>
<tr><th id="7196">7196</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrmk" title='llvm::X86::VPANDQZrmk' data-ref="llvm::X86::VPANDQZrmk" data-ref-filename="llvm..X86..VPANDQZrmk">VPANDQZrmk</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrmk" title='llvm::X86::VPANDDZrmk' data-ref="llvm::X86::VPANDDZrmk" data-ref-filename="llvm..X86..VPANDDZrmk">VPANDDZrmk</a>      },</td></tr>
<tr><th id="7197">7197</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrmkz" title='llvm::X86::VANDPSZrmkz' data-ref="llvm::X86::VANDPSZrmkz" data-ref-filename="llvm..X86..VANDPSZrmkz">VANDPSZrmkz</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrmkz" title='llvm::X86::VANDPDZrmkz' data-ref="llvm::X86::VANDPDZrmkz" data-ref-filename="llvm..X86..VANDPDZrmkz">VANDPDZrmkz</a>,</td></tr>
<tr><th id="7198">7198</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrmkz" title='llvm::X86::VPANDQZrmkz' data-ref="llvm::X86::VPANDQZrmkz" data-ref-filename="llvm..X86..VPANDQZrmkz">VPANDQZrmkz</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrmkz" title='llvm::X86::VPANDDZrmkz' data-ref="llvm::X86::VPANDDZrmkz" data-ref-filename="llvm..X86..VPANDDZrmkz">VPANDDZrmkz</a>     },</td></tr>
<tr><th id="7199">7199</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrrk" title='llvm::X86::VANDPSZrrk' data-ref="llvm::X86::VANDPSZrrk" data-ref-filename="llvm..X86..VANDPSZrrk">VANDPSZrrk</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrrk" title='llvm::X86::VANDPDZrrk' data-ref="llvm::X86::VANDPDZrrk" data-ref-filename="llvm..X86..VANDPDZrrk">VANDPDZrrk</a>,</td></tr>
<tr><th id="7200">7200</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrrk" title='llvm::X86::VPANDQZrrk' data-ref="llvm::X86::VPANDQZrrk" data-ref-filename="llvm..X86..VPANDQZrrk">VPANDQZrrk</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrrk" title='llvm::X86::VPANDDZrrk' data-ref="llvm::X86::VPANDDZrrk" data-ref-filename="llvm..X86..VPANDDZrrk">VPANDDZrrk</a>      },</td></tr>
<tr><th id="7201">7201</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrrkz" title='llvm::X86::VANDPSZrrkz' data-ref="llvm::X86::VANDPSZrrkz" data-ref-filename="llvm..X86..VANDPSZrrkz">VANDPSZrrkz</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrrkz" title='llvm::X86::VANDPDZrrkz' data-ref="llvm::X86::VANDPDZrrkz" data-ref-filename="llvm..X86..VANDPDZrrkz">VANDPDZrrkz</a>,</td></tr>
<tr><th id="7202">7202</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrrkz" title='llvm::X86::VPANDQZrrkz' data-ref="llvm::X86::VPANDQZrrkz" data-ref-filename="llvm..X86..VPANDQZrrkz">VPANDQZrrkz</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrrkz" title='llvm::X86::VPANDDZrrkz' data-ref="llvm::X86::VPANDDZrrkz" data-ref-filename="llvm..X86..VPANDDZrrkz">VPANDDZrrkz</a>     },</td></tr>
<tr><th id="7203">7203</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZrmk" title='llvm::X86::VORPSZrmk' data-ref="llvm::X86::VORPSZrmk" data-ref-filename="llvm..X86..VORPSZrmk">VORPSZrmk</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZrmk" title='llvm::X86::VORPDZrmk' data-ref="llvm::X86::VORPDZrmk" data-ref-filename="llvm..X86..VORPDZrmk">VORPDZrmk</a>,</td></tr>
<tr><th id="7204">7204</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZrmk" title='llvm::X86::VPORQZrmk' data-ref="llvm::X86::VPORQZrmk" data-ref-filename="llvm..X86..VPORQZrmk">VPORQZrmk</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZrmk" title='llvm::X86::VPORDZrmk' data-ref="llvm::X86::VPORDZrmk" data-ref-filename="llvm..X86..VPORDZrmk">VPORDZrmk</a>       },</td></tr>
<tr><th id="7205">7205</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZrmkz" title='llvm::X86::VORPSZrmkz' data-ref="llvm::X86::VORPSZrmkz" data-ref-filename="llvm..X86..VORPSZrmkz">VORPSZrmkz</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZrmkz" title='llvm::X86::VORPDZrmkz' data-ref="llvm::X86::VORPDZrmkz" data-ref-filename="llvm..X86..VORPDZrmkz">VORPDZrmkz</a>,</td></tr>
<tr><th id="7206">7206</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZrmkz" title='llvm::X86::VPORQZrmkz' data-ref="llvm::X86::VPORQZrmkz" data-ref-filename="llvm..X86..VPORQZrmkz">VPORQZrmkz</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZrmkz" title='llvm::X86::VPORDZrmkz' data-ref="llvm::X86::VPORDZrmkz" data-ref-filename="llvm..X86..VPORDZrmkz">VPORDZrmkz</a>      },</td></tr>
<tr><th id="7207">7207</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZrrk" title='llvm::X86::VORPSZrrk' data-ref="llvm::X86::VORPSZrrk" data-ref-filename="llvm..X86..VORPSZrrk">VORPSZrrk</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZrrk" title='llvm::X86::VORPDZrrk' data-ref="llvm::X86::VORPDZrrk" data-ref-filename="llvm..X86..VORPDZrrk">VORPDZrrk</a>,</td></tr>
<tr><th id="7208">7208</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZrrk" title='llvm::X86::VPORQZrrk' data-ref="llvm::X86::VPORQZrrk" data-ref-filename="llvm..X86..VPORQZrrk">VPORQZrrk</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZrrk" title='llvm::X86::VPORDZrrk' data-ref="llvm::X86::VPORDZrrk" data-ref-filename="llvm..X86..VPORDZrrk">VPORDZrrk</a>       },</td></tr>
<tr><th id="7209">7209</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZrrkz" title='llvm::X86::VORPSZrrkz' data-ref="llvm::X86::VORPSZrrkz" data-ref-filename="llvm..X86..VORPSZrrkz">VORPSZrrkz</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZrrkz" title='llvm::X86::VORPDZrrkz' data-ref="llvm::X86::VORPDZrrkz" data-ref-filename="llvm..X86..VORPDZrrkz">VORPDZrrkz</a>,</td></tr>
<tr><th id="7210">7210</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZrrkz" title='llvm::X86::VPORQZrrkz' data-ref="llvm::X86::VPORQZrrkz" data-ref-filename="llvm..X86..VPORQZrrkz">VPORQZrrkz</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZrrkz" title='llvm::X86::VPORDZrrkz' data-ref="llvm::X86::VPORDZrrkz" data-ref-filename="llvm..X86..VPORDZrrkz">VPORDZrrkz</a>      },</td></tr>
<tr><th id="7211">7211</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZrmk" title='llvm::X86::VXORPSZrmk' data-ref="llvm::X86::VXORPSZrmk" data-ref-filename="llvm..X86..VXORPSZrmk">VXORPSZrmk</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZrmk" title='llvm::X86::VXORPDZrmk' data-ref="llvm::X86::VXORPDZrmk" data-ref-filename="llvm..X86..VXORPDZrmk">VXORPDZrmk</a>,</td></tr>
<tr><th id="7212">7212</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZrmk" title='llvm::X86::VPXORQZrmk' data-ref="llvm::X86::VPXORQZrmk" data-ref-filename="llvm..X86..VPXORQZrmk">VPXORQZrmk</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrmk" title='llvm::X86::VPXORDZrmk' data-ref="llvm::X86::VPXORDZrmk" data-ref-filename="llvm..X86..VPXORDZrmk">VPXORDZrmk</a>      },</td></tr>
<tr><th id="7213">7213</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZrmkz" title='llvm::X86::VXORPSZrmkz' data-ref="llvm::X86::VXORPSZrmkz" data-ref-filename="llvm..X86..VXORPSZrmkz">VXORPSZrmkz</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZrmkz" title='llvm::X86::VXORPDZrmkz' data-ref="llvm::X86::VXORPDZrmkz" data-ref-filename="llvm..X86..VXORPDZrmkz">VXORPDZrmkz</a>,</td></tr>
<tr><th id="7214">7214</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZrmkz" title='llvm::X86::VPXORQZrmkz' data-ref="llvm::X86::VPXORQZrmkz" data-ref-filename="llvm..X86..VPXORQZrmkz">VPXORQZrmkz</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrmkz" title='llvm::X86::VPXORDZrmkz' data-ref="llvm::X86::VPXORDZrmkz" data-ref-filename="llvm..X86..VPXORDZrmkz">VPXORDZrmkz</a>     },</td></tr>
<tr><th id="7215">7215</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZrrk" title='llvm::X86::VXORPSZrrk' data-ref="llvm::X86::VXORPSZrrk" data-ref-filename="llvm..X86..VXORPSZrrk">VXORPSZrrk</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZrrk" title='llvm::X86::VXORPDZrrk' data-ref="llvm::X86::VXORPDZrrk" data-ref-filename="llvm..X86..VXORPDZrrk">VXORPDZrrk</a>,</td></tr>
<tr><th id="7216">7216</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZrrk" title='llvm::X86::VPXORQZrrk' data-ref="llvm::X86::VPXORQZrrk" data-ref-filename="llvm..X86..VPXORQZrrk">VPXORQZrrk</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrrk" title='llvm::X86::VPXORDZrrk' data-ref="llvm::X86::VPXORDZrrk" data-ref-filename="llvm..X86..VPXORDZrrk">VPXORDZrrk</a>      },</td></tr>
<tr><th id="7217">7217</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZrrkz" title='llvm::X86::VXORPSZrrkz' data-ref="llvm::X86::VXORPSZrrkz" data-ref-filename="llvm..X86..VXORPSZrrkz">VXORPSZrrkz</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZrrkz" title='llvm::X86::VXORPDZrrkz' data-ref="llvm::X86::VXORPDZrrkz" data-ref-filename="llvm..X86..VXORPDZrrkz">VXORPDZrrkz</a>,</td></tr>
<tr><th id="7218">7218</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZrrkz" title='llvm::X86::VPXORQZrrkz' data-ref="llvm::X86::VPXORQZrrkz" data-ref-filename="llvm..X86..VPXORQZrrkz">VPXORQZrrkz</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrrkz" title='llvm::X86::VPXORDZrrkz' data-ref="llvm::X86::VPXORDZrrkz" data-ref-filename="llvm..X86..VPXORDZrrkz">VPXORDZrrkz</a>     },</td></tr>
<tr><th id="7219">7219</th><td>  <i>// Broadcast loads can be handled the same as masked operations to avoid</i></td></tr>
<tr><th id="7220">7220</th><td><i>  // changing element size.</i></td></tr>
<tr><th id="7221">7221</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ128rmb" title='llvm::X86::VANDNPSZ128rmb' data-ref="llvm::X86::VANDNPSZ128rmb" data-ref-filename="llvm..X86..VANDNPSZ128rmb">VANDNPSZ128rmb</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ128rmb" title='llvm::X86::VANDNPDZ128rmb' data-ref="llvm::X86::VANDNPDZ128rmb" data-ref-filename="llvm..X86..VANDNPDZ128rmb">VANDNPDZ128rmb</a>,</td></tr>
<tr><th id="7222">7222</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rmb" title='llvm::X86::VPANDNQZ128rmb' data-ref="llvm::X86::VPANDNQZ128rmb" data-ref-filename="llvm..X86..VPANDNQZ128rmb">VPANDNQZ128rmb</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rmb" title='llvm::X86::VPANDNDZ128rmb' data-ref="llvm::X86::VPANDNDZ128rmb" data-ref-filename="llvm..X86..VPANDNDZ128rmb">VPANDNDZ128rmb</a>  },</td></tr>
<tr><th id="7223">7223</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ128rmb" title='llvm::X86::VANDPSZ128rmb' data-ref="llvm::X86::VANDPSZ128rmb" data-ref-filename="llvm..X86..VANDPSZ128rmb">VANDPSZ128rmb</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ128rmb" title='llvm::X86::VANDPDZ128rmb' data-ref="llvm::X86::VANDPDZ128rmb" data-ref-filename="llvm..X86..VANDPDZ128rmb">VANDPDZ128rmb</a>,</td></tr>
<tr><th id="7224">7224</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rmb" title='llvm::X86::VPANDQZ128rmb' data-ref="llvm::X86::VPANDQZ128rmb" data-ref-filename="llvm..X86..VPANDQZ128rmb">VPANDQZ128rmb</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rmb" title='llvm::X86::VPANDDZ128rmb' data-ref="llvm::X86::VPANDDZ128rmb" data-ref-filename="llvm..X86..VPANDDZ128rmb">VPANDDZ128rmb</a>   },</td></tr>
<tr><th id="7225">7225</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ128rmb" title='llvm::X86::VORPSZ128rmb' data-ref="llvm::X86::VORPSZ128rmb" data-ref-filename="llvm..X86..VORPSZ128rmb">VORPSZ128rmb</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ128rmb" title='llvm::X86::VORPDZ128rmb' data-ref="llvm::X86::VORPDZ128rmb" data-ref-filename="llvm..X86..VORPDZ128rmb">VORPDZ128rmb</a>,</td></tr>
<tr><th id="7226">7226</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rmb" title='llvm::X86::VPORQZ128rmb' data-ref="llvm::X86::VPORQZ128rmb" data-ref-filename="llvm..X86..VPORQZ128rmb">VPORQZ128rmb</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rmb" title='llvm::X86::VPORDZ128rmb' data-ref="llvm::X86::VPORDZ128rmb" data-ref-filename="llvm..X86..VPORDZ128rmb">VPORDZ128rmb</a>    },</td></tr>
<tr><th id="7227">7227</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ128rmb" title='llvm::X86::VXORPSZ128rmb' data-ref="llvm::X86::VXORPSZ128rmb" data-ref-filename="llvm..X86..VXORPSZ128rmb">VXORPSZ128rmb</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ128rmb" title='llvm::X86::VXORPDZ128rmb' data-ref="llvm::X86::VXORPDZ128rmb" data-ref-filename="llvm..X86..VXORPDZ128rmb">VXORPDZ128rmb</a>,</td></tr>
<tr><th id="7228">7228</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rmb" title='llvm::X86::VPXORQZ128rmb' data-ref="llvm::X86::VPXORQZ128rmb" data-ref-filename="llvm..X86..VPXORQZ128rmb">VPXORQZ128rmb</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rmb" title='llvm::X86::VPXORDZ128rmb' data-ref="llvm::X86::VPXORDZ128rmb" data-ref-filename="llvm..X86..VPXORDZ128rmb">VPXORDZ128rmb</a>   },</td></tr>
<tr><th id="7229">7229</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ256rmb" title='llvm::X86::VANDNPSZ256rmb' data-ref="llvm::X86::VANDNPSZ256rmb" data-ref-filename="llvm..X86..VANDNPSZ256rmb">VANDNPSZ256rmb</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ256rmb" title='llvm::X86::VANDNPDZ256rmb' data-ref="llvm::X86::VANDNPDZ256rmb" data-ref-filename="llvm..X86..VANDNPDZ256rmb">VANDNPDZ256rmb</a>,</td></tr>
<tr><th id="7230">7230</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rmb" title='llvm::X86::VPANDNQZ256rmb' data-ref="llvm::X86::VPANDNQZ256rmb" data-ref-filename="llvm..X86..VPANDNQZ256rmb">VPANDNQZ256rmb</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rmb" title='llvm::X86::VPANDNDZ256rmb' data-ref="llvm::X86::VPANDNDZ256rmb" data-ref-filename="llvm..X86..VPANDNDZ256rmb">VPANDNDZ256rmb</a>  },</td></tr>
<tr><th id="7231">7231</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ256rmb" title='llvm::X86::VANDPSZ256rmb' data-ref="llvm::X86::VANDPSZ256rmb" data-ref-filename="llvm..X86..VANDPSZ256rmb">VANDPSZ256rmb</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ256rmb" title='llvm::X86::VANDPDZ256rmb' data-ref="llvm::X86::VANDPDZ256rmb" data-ref-filename="llvm..X86..VANDPDZ256rmb">VANDPDZ256rmb</a>,</td></tr>
<tr><th id="7232">7232</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rmb" title='llvm::X86::VPANDQZ256rmb' data-ref="llvm::X86::VPANDQZ256rmb" data-ref-filename="llvm..X86..VPANDQZ256rmb">VPANDQZ256rmb</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rmb" title='llvm::X86::VPANDDZ256rmb' data-ref="llvm::X86::VPANDDZ256rmb" data-ref-filename="llvm..X86..VPANDDZ256rmb">VPANDDZ256rmb</a>   },</td></tr>
<tr><th id="7233">7233</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ256rmb" title='llvm::X86::VORPSZ256rmb' data-ref="llvm::X86::VORPSZ256rmb" data-ref-filename="llvm..X86..VORPSZ256rmb">VORPSZ256rmb</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ256rmb" title='llvm::X86::VORPDZ256rmb' data-ref="llvm::X86::VORPDZ256rmb" data-ref-filename="llvm..X86..VORPDZ256rmb">VORPDZ256rmb</a>,</td></tr>
<tr><th id="7234">7234</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rmb" title='llvm::X86::VPORQZ256rmb' data-ref="llvm::X86::VPORQZ256rmb" data-ref-filename="llvm..X86..VPORQZ256rmb">VPORQZ256rmb</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rmb" title='llvm::X86::VPORDZ256rmb' data-ref="llvm::X86::VPORDZ256rmb" data-ref-filename="llvm..X86..VPORDZ256rmb">VPORDZ256rmb</a>    },</td></tr>
<tr><th id="7235">7235</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ256rmb" title='llvm::X86::VXORPSZ256rmb' data-ref="llvm::X86::VXORPSZ256rmb" data-ref-filename="llvm..X86..VXORPSZ256rmb">VXORPSZ256rmb</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ256rmb" title='llvm::X86::VXORPDZ256rmb' data-ref="llvm::X86::VXORPDZ256rmb" data-ref-filename="llvm..X86..VXORPDZ256rmb">VXORPDZ256rmb</a>,</td></tr>
<tr><th id="7236">7236</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rmb" title='llvm::X86::VPXORQZ256rmb' data-ref="llvm::X86::VPXORQZ256rmb" data-ref-filename="llvm..X86..VPXORQZ256rmb">VPXORQZ256rmb</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rmb" title='llvm::X86::VPXORDZ256rmb' data-ref="llvm::X86::VPXORDZ256rmb" data-ref-filename="llvm..X86..VPXORDZ256rmb">VPXORDZ256rmb</a>   },</td></tr>
<tr><th id="7237">7237</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZrmb" title='llvm::X86::VANDNPSZrmb' data-ref="llvm::X86::VANDNPSZrmb" data-ref-filename="llvm..X86..VANDNPSZrmb">VANDNPSZrmb</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZrmb" title='llvm::X86::VANDNPDZrmb' data-ref="llvm::X86::VANDNPDZrmb" data-ref-filename="llvm..X86..VANDNPDZrmb">VANDNPDZrmb</a>,</td></tr>
<tr><th id="7238">7238</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZrmb" title='llvm::X86::VPANDNQZrmb' data-ref="llvm::X86::VPANDNQZrmb" data-ref-filename="llvm..X86..VPANDNQZrmb">VPANDNQZrmb</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZrmb" title='llvm::X86::VPANDNDZrmb' data-ref="llvm::X86::VPANDNDZrmb" data-ref-filename="llvm..X86..VPANDNDZrmb">VPANDNDZrmb</a>     },</td></tr>
<tr><th id="7239">7239</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrmb" title='llvm::X86::VANDPSZrmb' data-ref="llvm::X86::VANDPSZrmb" data-ref-filename="llvm..X86..VANDPSZrmb">VANDPSZrmb</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrmb" title='llvm::X86::VANDPDZrmb' data-ref="llvm::X86::VANDPDZrmb" data-ref-filename="llvm..X86..VANDPDZrmb">VANDPDZrmb</a>,</td></tr>
<tr><th id="7240">7240</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrmb" title='llvm::X86::VPANDQZrmb' data-ref="llvm::X86::VPANDQZrmb" data-ref-filename="llvm..X86..VPANDQZrmb">VPANDQZrmb</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrmb" title='llvm::X86::VPANDDZrmb' data-ref="llvm::X86::VPANDDZrmb" data-ref-filename="llvm..X86..VPANDDZrmb">VPANDDZrmb</a>      },</td></tr>
<tr><th id="7241">7241</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrmb" title='llvm::X86::VANDPSZrmb' data-ref="llvm::X86::VANDPSZrmb" data-ref-filename="llvm..X86..VANDPSZrmb">VANDPSZrmb</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrmb" title='llvm::X86::VANDPDZrmb' data-ref="llvm::X86::VANDPDZrmb" data-ref-filename="llvm..X86..VANDPDZrmb">VANDPDZrmb</a>,</td></tr>
<tr><th id="7242">7242</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrmb" title='llvm::X86::VPANDQZrmb' data-ref="llvm::X86::VPANDQZrmb" data-ref-filename="llvm..X86..VPANDQZrmb">VPANDQZrmb</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrmb" title='llvm::X86::VPANDDZrmb' data-ref="llvm::X86::VPANDDZrmb" data-ref-filename="llvm..X86..VPANDDZrmb">VPANDDZrmb</a>      },</td></tr>
<tr><th id="7243">7243</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZrmb" title='llvm::X86::VORPSZrmb' data-ref="llvm::X86::VORPSZrmb" data-ref-filename="llvm..X86..VORPSZrmb">VORPSZrmb</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZrmb" title='llvm::X86::VORPDZrmb' data-ref="llvm::X86::VORPDZrmb" data-ref-filename="llvm..X86..VORPDZrmb">VORPDZrmb</a>,</td></tr>
<tr><th id="7244">7244</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZrmb" title='llvm::X86::VPORQZrmb' data-ref="llvm::X86::VPORQZrmb" data-ref-filename="llvm..X86..VPORQZrmb">VPORQZrmb</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZrmb" title='llvm::X86::VPORDZrmb' data-ref="llvm::X86::VPORDZrmb" data-ref-filename="llvm..X86..VPORDZrmb">VPORDZrmb</a>       },</td></tr>
<tr><th id="7245">7245</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZrmb" title='llvm::X86::VXORPSZrmb' data-ref="llvm::X86::VXORPSZrmb" data-ref-filename="llvm..X86..VXORPSZrmb">VXORPSZrmb</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZrmb" title='llvm::X86::VXORPDZrmb' data-ref="llvm::X86::VXORPDZrmb" data-ref-filename="llvm..X86..VXORPDZrmb">VXORPDZrmb</a>,</td></tr>
<tr><th id="7246">7246</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZrmb" title='llvm::X86::VPXORQZrmb' data-ref="llvm::X86::VPXORQZrmb" data-ref-filename="llvm..X86..VPXORQZrmb">VPXORQZrmb</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrmb" title='llvm::X86::VPXORDZrmb' data-ref="llvm::X86::VPXORDZrmb" data-ref-filename="llvm..X86..VPXORDZrmb">VPXORDZrmb</a>      },</td></tr>
<tr><th id="7247">7247</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ128rmbk" title='llvm::X86::VANDNPSZ128rmbk' data-ref="llvm::X86::VANDNPSZ128rmbk" data-ref-filename="llvm..X86..VANDNPSZ128rmbk">VANDNPSZ128rmbk</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ128rmbk" title='llvm::X86::VANDNPDZ128rmbk' data-ref="llvm::X86::VANDNPDZ128rmbk" data-ref-filename="llvm..X86..VANDNPDZ128rmbk">VANDNPDZ128rmbk</a>,</td></tr>
<tr><th id="7248">7248</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rmbk" title='llvm::X86::VPANDNQZ128rmbk' data-ref="llvm::X86::VPANDNQZ128rmbk" data-ref-filename="llvm..X86..VPANDNQZ128rmbk">VPANDNQZ128rmbk</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rmbk" title='llvm::X86::VPANDNDZ128rmbk' data-ref="llvm::X86::VPANDNDZ128rmbk" data-ref-filename="llvm..X86..VPANDNDZ128rmbk">VPANDNDZ128rmbk</a> },</td></tr>
<tr><th id="7249">7249</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ128rmbk" title='llvm::X86::VANDPSZ128rmbk' data-ref="llvm::X86::VANDPSZ128rmbk" data-ref-filename="llvm..X86..VANDPSZ128rmbk">VANDPSZ128rmbk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ128rmbk" title='llvm::X86::VANDPDZ128rmbk' data-ref="llvm::X86::VANDPDZ128rmbk" data-ref-filename="llvm..X86..VANDPDZ128rmbk">VANDPDZ128rmbk</a>,</td></tr>
<tr><th id="7250">7250</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rmbk" title='llvm::X86::VPANDQZ128rmbk' data-ref="llvm::X86::VPANDQZ128rmbk" data-ref-filename="llvm..X86..VPANDQZ128rmbk">VPANDQZ128rmbk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rmbk" title='llvm::X86::VPANDDZ128rmbk' data-ref="llvm::X86::VPANDDZ128rmbk" data-ref-filename="llvm..X86..VPANDDZ128rmbk">VPANDDZ128rmbk</a>  },</td></tr>
<tr><th id="7251">7251</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ128rmbk" title='llvm::X86::VORPSZ128rmbk' data-ref="llvm::X86::VORPSZ128rmbk" data-ref-filename="llvm..X86..VORPSZ128rmbk">VORPSZ128rmbk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ128rmbk" title='llvm::X86::VORPDZ128rmbk' data-ref="llvm::X86::VORPDZ128rmbk" data-ref-filename="llvm..X86..VORPDZ128rmbk">VORPDZ128rmbk</a>,</td></tr>
<tr><th id="7252">7252</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rmbk" title='llvm::X86::VPORQZ128rmbk' data-ref="llvm::X86::VPORQZ128rmbk" data-ref-filename="llvm..X86..VPORQZ128rmbk">VPORQZ128rmbk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rmbk" title='llvm::X86::VPORDZ128rmbk' data-ref="llvm::X86::VPORDZ128rmbk" data-ref-filename="llvm..X86..VPORDZ128rmbk">VPORDZ128rmbk</a>   },</td></tr>
<tr><th id="7253">7253</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ128rmbk" title='llvm::X86::VXORPSZ128rmbk' data-ref="llvm::X86::VXORPSZ128rmbk" data-ref-filename="llvm..X86..VXORPSZ128rmbk">VXORPSZ128rmbk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ128rmbk" title='llvm::X86::VXORPDZ128rmbk' data-ref="llvm::X86::VXORPDZ128rmbk" data-ref-filename="llvm..X86..VXORPDZ128rmbk">VXORPDZ128rmbk</a>,</td></tr>
<tr><th id="7254">7254</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rmbk" title='llvm::X86::VPXORQZ128rmbk' data-ref="llvm::X86::VPXORQZ128rmbk" data-ref-filename="llvm..X86..VPXORQZ128rmbk">VPXORQZ128rmbk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rmbk" title='llvm::X86::VPXORDZ128rmbk' data-ref="llvm::X86::VPXORDZ128rmbk" data-ref-filename="llvm..X86..VPXORDZ128rmbk">VPXORDZ128rmbk</a>  },</td></tr>
<tr><th id="7255">7255</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ256rmbk" title='llvm::X86::VANDNPSZ256rmbk' data-ref="llvm::X86::VANDNPSZ256rmbk" data-ref-filename="llvm..X86..VANDNPSZ256rmbk">VANDNPSZ256rmbk</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ256rmbk" title='llvm::X86::VANDNPDZ256rmbk' data-ref="llvm::X86::VANDNPDZ256rmbk" data-ref-filename="llvm..X86..VANDNPDZ256rmbk">VANDNPDZ256rmbk</a>,</td></tr>
<tr><th id="7256">7256</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rmbk" title='llvm::X86::VPANDNQZ256rmbk' data-ref="llvm::X86::VPANDNQZ256rmbk" data-ref-filename="llvm..X86..VPANDNQZ256rmbk">VPANDNQZ256rmbk</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rmbk" title='llvm::X86::VPANDNDZ256rmbk' data-ref="llvm::X86::VPANDNDZ256rmbk" data-ref-filename="llvm..X86..VPANDNDZ256rmbk">VPANDNDZ256rmbk</a> },</td></tr>
<tr><th id="7257">7257</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ256rmbk" title='llvm::X86::VANDPSZ256rmbk' data-ref="llvm::X86::VANDPSZ256rmbk" data-ref-filename="llvm..X86..VANDPSZ256rmbk">VANDPSZ256rmbk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ256rmbk" title='llvm::X86::VANDPDZ256rmbk' data-ref="llvm::X86::VANDPDZ256rmbk" data-ref-filename="llvm..X86..VANDPDZ256rmbk">VANDPDZ256rmbk</a>,</td></tr>
<tr><th id="7258">7258</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rmbk" title='llvm::X86::VPANDQZ256rmbk' data-ref="llvm::X86::VPANDQZ256rmbk" data-ref-filename="llvm..X86..VPANDQZ256rmbk">VPANDQZ256rmbk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rmbk" title='llvm::X86::VPANDDZ256rmbk' data-ref="llvm::X86::VPANDDZ256rmbk" data-ref-filename="llvm..X86..VPANDDZ256rmbk">VPANDDZ256rmbk</a>  },</td></tr>
<tr><th id="7259">7259</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ256rmbk" title='llvm::X86::VORPSZ256rmbk' data-ref="llvm::X86::VORPSZ256rmbk" data-ref-filename="llvm..X86..VORPSZ256rmbk">VORPSZ256rmbk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ256rmbk" title='llvm::X86::VORPDZ256rmbk' data-ref="llvm::X86::VORPDZ256rmbk" data-ref-filename="llvm..X86..VORPDZ256rmbk">VORPDZ256rmbk</a>,</td></tr>
<tr><th id="7260">7260</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rmbk" title='llvm::X86::VPORQZ256rmbk' data-ref="llvm::X86::VPORQZ256rmbk" data-ref-filename="llvm..X86..VPORQZ256rmbk">VPORQZ256rmbk</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rmbk" title='llvm::X86::VPORDZ256rmbk' data-ref="llvm::X86::VPORDZ256rmbk" data-ref-filename="llvm..X86..VPORDZ256rmbk">VPORDZ256rmbk</a>   },</td></tr>
<tr><th id="7261">7261</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ256rmbk" title='llvm::X86::VXORPSZ256rmbk' data-ref="llvm::X86::VXORPSZ256rmbk" data-ref-filename="llvm..X86..VXORPSZ256rmbk">VXORPSZ256rmbk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ256rmbk" title='llvm::X86::VXORPDZ256rmbk' data-ref="llvm::X86::VXORPDZ256rmbk" data-ref-filename="llvm..X86..VXORPDZ256rmbk">VXORPDZ256rmbk</a>,</td></tr>
<tr><th id="7262">7262</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rmbk" title='llvm::X86::VPXORQZ256rmbk' data-ref="llvm::X86::VPXORQZ256rmbk" data-ref-filename="llvm..X86..VPXORQZ256rmbk">VPXORQZ256rmbk</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rmbk" title='llvm::X86::VPXORDZ256rmbk' data-ref="llvm::X86::VPXORDZ256rmbk" data-ref-filename="llvm..X86..VPXORDZ256rmbk">VPXORDZ256rmbk</a>  },</td></tr>
<tr><th id="7263">7263</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZrmbk" title='llvm::X86::VANDNPSZrmbk' data-ref="llvm::X86::VANDNPSZrmbk" data-ref-filename="llvm..X86..VANDNPSZrmbk">VANDNPSZrmbk</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZrmbk" title='llvm::X86::VANDNPDZrmbk' data-ref="llvm::X86::VANDNPDZrmbk" data-ref-filename="llvm..X86..VANDNPDZrmbk">VANDNPDZrmbk</a>,</td></tr>
<tr><th id="7264">7264</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZrmbk" title='llvm::X86::VPANDNQZrmbk' data-ref="llvm::X86::VPANDNQZrmbk" data-ref-filename="llvm..X86..VPANDNQZrmbk">VPANDNQZrmbk</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZrmbk" title='llvm::X86::VPANDNDZrmbk' data-ref="llvm::X86::VPANDNDZrmbk" data-ref-filename="llvm..X86..VPANDNDZrmbk">VPANDNDZrmbk</a>    },</td></tr>
<tr><th id="7265">7265</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrmbk" title='llvm::X86::VANDPSZrmbk' data-ref="llvm::X86::VANDPSZrmbk" data-ref-filename="llvm..X86..VANDPSZrmbk">VANDPSZrmbk</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrmbk" title='llvm::X86::VANDPDZrmbk' data-ref="llvm::X86::VANDPDZrmbk" data-ref-filename="llvm..X86..VANDPDZrmbk">VANDPDZrmbk</a>,</td></tr>
<tr><th id="7266">7266</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrmbk" title='llvm::X86::VPANDQZrmbk' data-ref="llvm::X86::VPANDQZrmbk" data-ref-filename="llvm..X86..VPANDQZrmbk">VPANDQZrmbk</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrmbk" title='llvm::X86::VPANDDZrmbk' data-ref="llvm::X86::VPANDDZrmbk" data-ref-filename="llvm..X86..VPANDDZrmbk">VPANDDZrmbk</a>     },</td></tr>
<tr><th id="7267">7267</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrmbk" title='llvm::X86::VANDPSZrmbk' data-ref="llvm::X86::VANDPSZrmbk" data-ref-filename="llvm..X86..VANDPSZrmbk">VANDPSZrmbk</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrmbk" title='llvm::X86::VANDPDZrmbk' data-ref="llvm::X86::VANDPDZrmbk" data-ref-filename="llvm..X86..VANDPDZrmbk">VANDPDZrmbk</a>,</td></tr>
<tr><th id="7268">7268</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrmbk" title='llvm::X86::VPANDQZrmbk' data-ref="llvm::X86::VPANDQZrmbk" data-ref-filename="llvm..X86..VPANDQZrmbk">VPANDQZrmbk</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrmbk" title='llvm::X86::VPANDDZrmbk' data-ref="llvm::X86::VPANDDZrmbk" data-ref-filename="llvm..X86..VPANDDZrmbk">VPANDDZrmbk</a>     },</td></tr>
<tr><th id="7269">7269</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZrmbk" title='llvm::X86::VORPSZrmbk' data-ref="llvm::X86::VORPSZrmbk" data-ref-filename="llvm..X86..VORPSZrmbk">VORPSZrmbk</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZrmbk" title='llvm::X86::VORPDZrmbk' data-ref="llvm::X86::VORPDZrmbk" data-ref-filename="llvm..X86..VORPDZrmbk">VORPDZrmbk</a>,</td></tr>
<tr><th id="7270">7270</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZrmbk" title='llvm::X86::VPORQZrmbk' data-ref="llvm::X86::VPORQZrmbk" data-ref-filename="llvm..X86..VPORQZrmbk">VPORQZrmbk</a>,      <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZrmbk" title='llvm::X86::VPORDZrmbk' data-ref="llvm::X86::VPORDZrmbk" data-ref-filename="llvm..X86..VPORDZrmbk">VPORDZrmbk</a>      },</td></tr>
<tr><th id="7271">7271</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZrmbk" title='llvm::X86::VXORPSZrmbk' data-ref="llvm::X86::VXORPSZrmbk" data-ref-filename="llvm..X86..VXORPSZrmbk">VXORPSZrmbk</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZrmbk" title='llvm::X86::VXORPDZrmbk' data-ref="llvm::X86::VXORPDZrmbk" data-ref-filename="llvm..X86..VXORPDZrmbk">VXORPDZrmbk</a>,</td></tr>
<tr><th id="7272">7272</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZrmbk" title='llvm::X86::VPXORQZrmbk' data-ref="llvm::X86::VPXORQZrmbk" data-ref-filename="llvm..X86..VPXORQZrmbk">VPXORQZrmbk</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrmbk" title='llvm::X86::VPXORDZrmbk' data-ref="llvm::X86::VPXORDZrmbk" data-ref-filename="llvm..X86..VPXORDZrmbk">VPXORDZrmbk</a>     },</td></tr>
<tr><th id="7273">7273</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ128rmbkz" title='llvm::X86::VANDNPSZ128rmbkz' data-ref="llvm::X86::VANDNPSZ128rmbkz" data-ref-filename="llvm..X86..VANDNPSZ128rmbkz">VANDNPSZ128rmbkz</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ128rmbkz" title='llvm::X86::VANDNPDZ128rmbkz' data-ref="llvm::X86::VANDNPDZ128rmbkz" data-ref-filename="llvm..X86..VANDNPDZ128rmbkz">VANDNPDZ128rmbkz</a>,</td></tr>
<tr><th id="7274">7274</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rmbkz" title='llvm::X86::VPANDNQZ128rmbkz' data-ref="llvm::X86::VPANDNQZ128rmbkz" data-ref-filename="llvm..X86..VPANDNQZ128rmbkz">VPANDNQZ128rmbkz</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rmbkz" title='llvm::X86::VPANDNDZ128rmbkz' data-ref="llvm::X86::VPANDNDZ128rmbkz" data-ref-filename="llvm..X86..VPANDNDZ128rmbkz">VPANDNDZ128rmbkz</a>},</td></tr>
<tr><th id="7275">7275</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ128rmbkz" title='llvm::X86::VANDPSZ128rmbkz' data-ref="llvm::X86::VANDPSZ128rmbkz" data-ref-filename="llvm..X86..VANDPSZ128rmbkz">VANDPSZ128rmbkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ128rmbkz" title='llvm::X86::VANDPDZ128rmbkz' data-ref="llvm::X86::VANDPDZ128rmbkz" data-ref-filename="llvm..X86..VANDPDZ128rmbkz">VANDPDZ128rmbkz</a>,</td></tr>
<tr><th id="7276">7276</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rmbkz" title='llvm::X86::VPANDQZ128rmbkz' data-ref="llvm::X86::VPANDQZ128rmbkz" data-ref-filename="llvm..X86..VPANDQZ128rmbkz">VPANDQZ128rmbkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rmbkz" title='llvm::X86::VPANDDZ128rmbkz' data-ref="llvm::X86::VPANDDZ128rmbkz" data-ref-filename="llvm..X86..VPANDDZ128rmbkz">VPANDDZ128rmbkz</a> },</td></tr>
<tr><th id="7277">7277</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ128rmbkz" title='llvm::X86::VORPSZ128rmbkz' data-ref="llvm::X86::VORPSZ128rmbkz" data-ref-filename="llvm..X86..VORPSZ128rmbkz">VORPSZ128rmbkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ128rmbkz" title='llvm::X86::VORPDZ128rmbkz' data-ref="llvm::X86::VORPDZ128rmbkz" data-ref-filename="llvm..X86..VORPDZ128rmbkz">VORPDZ128rmbkz</a>,</td></tr>
<tr><th id="7278">7278</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rmbkz" title='llvm::X86::VPORQZ128rmbkz' data-ref="llvm::X86::VPORQZ128rmbkz" data-ref-filename="llvm..X86..VPORQZ128rmbkz">VPORQZ128rmbkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rmbkz" title='llvm::X86::VPORDZ128rmbkz' data-ref="llvm::X86::VPORDZ128rmbkz" data-ref-filename="llvm..X86..VPORDZ128rmbkz">VPORDZ128rmbkz</a>  },</td></tr>
<tr><th id="7279">7279</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ128rmbkz" title='llvm::X86::VXORPSZ128rmbkz' data-ref="llvm::X86::VXORPSZ128rmbkz" data-ref-filename="llvm..X86..VXORPSZ128rmbkz">VXORPSZ128rmbkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ128rmbkz" title='llvm::X86::VXORPDZ128rmbkz' data-ref="llvm::X86::VXORPDZ128rmbkz" data-ref-filename="llvm..X86..VXORPDZ128rmbkz">VXORPDZ128rmbkz</a>,</td></tr>
<tr><th id="7280">7280</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rmbkz" title='llvm::X86::VPXORQZ128rmbkz' data-ref="llvm::X86::VPXORQZ128rmbkz" data-ref-filename="llvm..X86..VPXORQZ128rmbkz">VPXORQZ128rmbkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rmbkz" title='llvm::X86::VPXORDZ128rmbkz' data-ref="llvm::X86::VPXORDZ128rmbkz" data-ref-filename="llvm..X86..VPXORDZ128rmbkz">VPXORDZ128rmbkz</a> },</td></tr>
<tr><th id="7281">7281</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZ256rmbkz" title='llvm::X86::VANDNPSZ256rmbkz' data-ref="llvm::X86::VANDNPSZ256rmbkz" data-ref-filename="llvm..X86..VANDNPSZ256rmbkz">VANDNPSZ256rmbkz</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZ256rmbkz" title='llvm::X86::VANDNPDZ256rmbkz' data-ref="llvm::X86::VANDNPDZ256rmbkz" data-ref-filename="llvm..X86..VANDNPDZ256rmbkz">VANDNPDZ256rmbkz</a>,</td></tr>
<tr><th id="7282">7282</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rmbkz" title='llvm::X86::VPANDNQZ256rmbkz' data-ref="llvm::X86::VPANDNQZ256rmbkz" data-ref-filename="llvm..X86..VPANDNQZ256rmbkz">VPANDNQZ256rmbkz</a>,<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rmbkz" title='llvm::X86::VPANDNDZ256rmbkz' data-ref="llvm::X86::VPANDNDZ256rmbkz" data-ref-filename="llvm..X86..VPANDNDZ256rmbkz">VPANDNDZ256rmbkz</a>},</td></tr>
<tr><th id="7283">7283</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ256rmbkz" title='llvm::X86::VANDPSZ256rmbkz' data-ref="llvm::X86::VANDPSZ256rmbkz" data-ref-filename="llvm..X86..VANDPSZ256rmbkz">VANDPSZ256rmbkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ256rmbkz" title='llvm::X86::VANDPDZ256rmbkz' data-ref="llvm::X86::VANDPDZ256rmbkz" data-ref-filename="llvm..X86..VANDPDZ256rmbkz">VANDPDZ256rmbkz</a>,</td></tr>
<tr><th id="7284">7284</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rmbkz" title='llvm::X86::VPANDQZ256rmbkz' data-ref="llvm::X86::VPANDQZ256rmbkz" data-ref-filename="llvm..X86..VPANDQZ256rmbkz">VPANDQZ256rmbkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rmbkz" title='llvm::X86::VPANDDZ256rmbkz' data-ref="llvm::X86::VPANDDZ256rmbkz" data-ref-filename="llvm..X86..VPANDDZ256rmbkz">VPANDDZ256rmbkz</a> },</td></tr>
<tr><th id="7285">7285</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ256rmbkz" title='llvm::X86::VORPSZ256rmbkz' data-ref="llvm::X86::VORPSZ256rmbkz" data-ref-filename="llvm..X86..VORPSZ256rmbkz">VORPSZ256rmbkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ256rmbkz" title='llvm::X86::VORPDZ256rmbkz' data-ref="llvm::X86::VORPDZ256rmbkz" data-ref-filename="llvm..X86..VORPDZ256rmbkz">VORPDZ256rmbkz</a>,</td></tr>
<tr><th id="7286">7286</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rmbkz" title='llvm::X86::VPORQZ256rmbkz' data-ref="llvm::X86::VPORQZ256rmbkz" data-ref-filename="llvm..X86..VPORQZ256rmbkz">VPORQZ256rmbkz</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rmbkz" title='llvm::X86::VPORDZ256rmbkz' data-ref="llvm::X86::VPORDZ256rmbkz" data-ref-filename="llvm..X86..VPORDZ256rmbkz">VPORDZ256rmbkz</a>  },</td></tr>
<tr><th id="7287">7287</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ256rmbkz" title='llvm::X86::VXORPSZ256rmbkz' data-ref="llvm::X86::VXORPSZ256rmbkz" data-ref-filename="llvm..X86..VXORPSZ256rmbkz">VXORPSZ256rmbkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ256rmbkz" title='llvm::X86::VXORPDZ256rmbkz' data-ref="llvm::X86::VXORPDZ256rmbkz" data-ref-filename="llvm..X86..VXORPDZ256rmbkz">VXORPDZ256rmbkz</a>,</td></tr>
<tr><th id="7288">7288</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rmbkz" title='llvm::X86::VPXORQZ256rmbkz' data-ref="llvm::X86::VPXORQZ256rmbkz" data-ref-filename="llvm..X86..VPXORQZ256rmbkz">VPXORQZ256rmbkz</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rmbkz" title='llvm::X86::VPXORDZ256rmbkz' data-ref="llvm::X86::VPXORDZ256rmbkz" data-ref-filename="llvm..X86..VPXORDZ256rmbkz">VPXORDZ256rmbkz</a> },</td></tr>
<tr><th id="7289">7289</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSZrmbkz" title='llvm::X86::VANDNPSZrmbkz' data-ref="llvm::X86::VANDNPSZrmbkz" data-ref-filename="llvm..X86..VANDNPSZrmbkz">VANDNPSZrmbkz</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDZrmbkz" title='llvm::X86::VANDNPDZrmbkz' data-ref="llvm::X86::VANDNPDZrmbkz" data-ref-filename="llvm..X86..VANDNPDZrmbkz">VANDNPDZrmbkz</a>,</td></tr>
<tr><th id="7290">7290</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZrmbkz" title='llvm::X86::VPANDNQZrmbkz' data-ref="llvm::X86::VPANDNQZrmbkz" data-ref-filename="llvm..X86..VPANDNQZrmbkz">VPANDNQZrmbkz</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZrmbkz" title='llvm::X86::VPANDNDZrmbkz' data-ref="llvm::X86::VPANDNDZrmbkz" data-ref-filename="llvm..X86..VPANDNDZrmbkz">VPANDNDZrmbkz</a>   },</td></tr>
<tr><th id="7291">7291</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrmbkz" title='llvm::X86::VANDPSZrmbkz' data-ref="llvm::X86::VANDPSZrmbkz" data-ref-filename="llvm..X86..VANDPSZrmbkz">VANDPSZrmbkz</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrmbkz" title='llvm::X86::VANDPDZrmbkz' data-ref="llvm::X86::VANDPDZrmbkz" data-ref-filename="llvm..X86..VANDPDZrmbkz">VANDPDZrmbkz</a>,</td></tr>
<tr><th id="7292">7292</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrmbkz" title='llvm::X86::VPANDQZrmbkz' data-ref="llvm::X86::VPANDQZrmbkz" data-ref-filename="llvm..X86..VPANDQZrmbkz">VPANDQZrmbkz</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrmbkz" title='llvm::X86::VPANDDZrmbkz' data-ref="llvm::X86::VPANDDZrmbkz" data-ref-filename="llvm..X86..VPANDDZrmbkz">VPANDDZrmbkz</a>    },</td></tr>
<tr><th id="7293">7293</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrmbkz" title='llvm::X86::VANDPSZrmbkz' data-ref="llvm::X86::VANDPSZrmbkz" data-ref-filename="llvm..X86..VANDPSZrmbkz">VANDPSZrmbkz</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrmbkz" title='llvm::X86::VANDPDZrmbkz' data-ref="llvm::X86::VANDPDZrmbkz" data-ref-filename="llvm..X86..VANDPDZrmbkz">VANDPDZrmbkz</a>,</td></tr>
<tr><th id="7294">7294</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrmbkz" title='llvm::X86::VPANDQZrmbkz' data-ref="llvm::X86::VPANDQZrmbkz" data-ref-filename="llvm..X86..VPANDQZrmbkz">VPANDQZrmbkz</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrmbkz" title='llvm::X86::VPANDDZrmbkz' data-ref="llvm::X86::VPANDDZrmbkz" data-ref-filename="llvm..X86..VPANDDZrmbkz">VPANDDZrmbkz</a>    },</td></tr>
<tr><th id="7295">7295</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZrmbkz" title='llvm::X86::VORPSZrmbkz' data-ref="llvm::X86::VORPSZrmbkz" data-ref-filename="llvm..X86..VORPSZrmbkz">VORPSZrmbkz</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZrmbkz" title='llvm::X86::VORPDZrmbkz' data-ref="llvm::X86::VORPDZrmbkz" data-ref-filename="llvm..X86..VORPDZrmbkz">VORPDZrmbkz</a>,</td></tr>
<tr><th id="7296">7296</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZrmbkz" title='llvm::X86::VPORQZrmbkz' data-ref="llvm::X86::VPORQZrmbkz" data-ref-filename="llvm..X86..VPORQZrmbkz">VPORQZrmbkz</a>,     <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZrmbkz" title='llvm::X86::VPORDZrmbkz' data-ref="llvm::X86::VPORDZrmbkz" data-ref-filename="llvm..X86..VPORDZrmbkz">VPORDZrmbkz</a>     },</td></tr>
<tr><th id="7297">7297</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZrmbkz" title='llvm::X86::VXORPSZrmbkz' data-ref="llvm::X86::VXORPSZrmbkz" data-ref-filename="llvm..X86..VXORPSZrmbkz">VXORPSZrmbkz</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZrmbkz" title='llvm::X86::VXORPDZrmbkz' data-ref="llvm::X86::VXORPDZrmbkz" data-ref-filename="llvm..X86..VXORPDZrmbkz">VXORPDZrmbkz</a>,</td></tr>
<tr><th id="7298">7298</th><td>    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZrmbkz" title='llvm::X86::VPXORQZrmbkz' data-ref="llvm::X86::VPXORQZrmbkz" data-ref-filename="llvm..X86..VPXORQZrmbkz">VPXORQZrmbkz</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrmbkz" title='llvm::X86::VPXORDZrmbkz' data-ref="llvm::X86::VPXORDZrmbkz" data-ref-filename="llvm..X86..VPXORDZrmbkz">VPXORDZrmbkz</a>    },</td></tr>
<tr><th id="7299">7299</th><td>};</td></tr>
<tr><th id="7300">7300</th><td></td></tr>
<tr><th id="7301">7301</th><td><i  data-doc="ReplaceableBlendInstrs">// NOTE: These should only be used by the custom domain methods.</i></td></tr>
<tr><th id="7302">7302</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl def" id="ReplaceableBlendInstrs" title='ReplaceableBlendInstrs' data-type='const uint16_t [6][3]' data-ref="ReplaceableBlendInstrs" data-ref-filename="ReplaceableBlendInstrs">ReplaceableBlendInstrs</dfn>[][<var>3</var>] = {</td></tr>
<tr><th id="7303">7303</th><td>  <i>//PackedSingle             PackedDouble             PackedInt</i></td></tr>
<tr><th id="7304">7304</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPSrmi" title='llvm::X86::BLENDPSrmi' data-ref="llvm::X86::BLENDPSrmi" data-ref-filename="llvm..X86..BLENDPSrmi">BLENDPSrmi</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPDrmi" title='llvm::X86::BLENDPDrmi' data-ref="llvm::X86::BLENDPDrmi" data-ref-filename="llvm..X86..BLENDPDrmi">BLENDPDrmi</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PBLENDWrmi" title='llvm::X86::PBLENDWrmi' data-ref="llvm::X86::PBLENDWrmi" data-ref-filename="llvm..X86..PBLENDWrmi">PBLENDWrmi</a>   },</td></tr>
<tr><th id="7305">7305</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPSrri" title='llvm::X86::BLENDPSrri' data-ref="llvm::X86::BLENDPSrri" data-ref-filename="llvm..X86..BLENDPSrri">BLENDPSrri</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPDrri" title='llvm::X86::BLENDPDrri' data-ref="llvm::X86::BLENDPDrri" data-ref-filename="llvm..X86..BLENDPDrri">BLENDPDrri</a>,         <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PBLENDWrri" title='llvm::X86::PBLENDWrri' data-ref="llvm::X86::PBLENDWrri" data-ref-filename="llvm..X86..PBLENDWrri">PBLENDWrri</a>   },</td></tr>
<tr><th id="7306">7306</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrmi" title='llvm::X86::VBLENDPSrmi' data-ref="llvm::X86::VBLENDPSrmi" data-ref-filename="llvm..X86..VBLENDPSrmi">VBLENDPSrmi</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrmi" title='llvm::X86::VBLENDPDrmi' data-ref="llvm::X86::VBLENDPDrmi" data-ref-filename="llvm..X86..VBLENDPDrmi">VBLENDPDrmi</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWrmi" title='llvm::X86::VPBLENDWrmi' data-ref="llvm::X86::VPBLENDWrmi" data-ref-filename="llvm..X86..VPBLENDWrmi">VPBLENDWrmi</a>  },</td></tr>
<tr><th id="7307">7307</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrri" title='llvm::X86::VBLENDPSrri' data-ref="llvm::X86::VBLENDPSrri" data-ref-filename="llvm..X86..VBLENDPSrri">VBLENDPSrri</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrri" title='llvm::X86::VBLENDPDrri' data-ref="llvm::X86::VBLENDPDrri" data-ref-filename="llvm..X86..VBLENDPDrri">VBLENDPDrri</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWrri" title='llvm::X86::VPBLENDWrri' data-ref="llvm::X86::VPBLENDWrri" data-ref-filename="llvm..X86..VPBLENDWrri">VPBLENDWrri</a>  },</td></tr>
<tr><th id="7308">7308</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrmi" title='llvm::X86::VBLENDPSYrmi' data-ref="llvm::X86::VBLENDPSYrmi" data-ref-filename="llvm..X86..VBLENDPSYrmi">VBLENDPSYrmi</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDYrmi" title='llvm::X86::VBLENDPDYrmi' data-ref="llvm::X86::VBLENDPDYrmi" data-ref-filename="llvm..X86..VBLENDPDYrmi">VBLENDPDYrmi</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWYrmi" title='llvm::X86::VPBLENDWYrmi' data-ref="llvm::X86::VPBLENDWYrmi" data-ref-filename="llvm..X86..VPBLENDWYrmi">VPBLENDWYrmi</a> },</td></tr>
<tr><th id="7309">7309</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrri" title='llvm::X86::VBLENDPSYrri' data-ref="llvm::X86::VBLENDPSYrri" data-ref-filename="llvm..X86..VBLENDPSYrri">VBLENDPSYrri</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDYrri" title='llvm::X86::VBLENDPDYrri' data-ref="llvm::X86::VBLENDPDYrri" data-ref-filename="llvm..X86..VBLENDPDYrri">VBLENDPDYrri</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWYrri" title='llvm::X86::VPBLENDWYrri' data-ref="llvm::X86::VPBLENDWYrri" data-ref-filename="llvm..X86..VPBLENDWYrri">VPBLENDWYrri</a> },</td></tr>
<tr><th id="7310">7310</th><td>};</td></tr>
<tr><th id="7311">7311</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl def" id="ReplaceableBlendAVX2Instrs" title='ReplaceableBlendAVX2Instrs' data-type='const uint16_t [4][3]' data-ref="ReplaceableBlendAVX2Instrs" data-ref-filename="ReplaceableBlendAVX2Instrs">ReplaceableBlendAVX2Instrs</dfn>[][<var>3</var>] = {</td></tr>
<tr><th id="7312">7312</th><td>  <i>//PackedSingle             PackedDouble             PackedInt</i></td></tr>
<tr><th id="7313">7313</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrmi" title='llvm::X86::VBLENDPSrmi' data-ref="llvm::X86::VBLENDPSrmi" data-ref-filename="llvm..X86..VBLENDPSrmi">VBLENDPSrmi</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrmi" title='llvm::X86::VBLENDPDrmi' data-ref="llvm::X86::VBLENDPDrmi" data-ref-filename="llvm..X86..VBLENDPDrmi">VBLENDPDrmi</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDrmi" title='llvm::X86::VPBLENDDrmi' data-ref="llvm::X86::VPBLENDDrmi" data-ref-filename="llvm..X86..VPBLENDDrmi">VPBLENDDrmi</a>  },</td></tr>
<tr><th id="7314">7314</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrri" title='llvm::X86::VBLENDPSrri' data-ref="llvm::X86::VBLENDPSrri" data-ref-filename="llvm..X86..VBLENDPSrri">VBLENDPSrri</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrri" title='llvm::X86::VBLENDPDrri' data-ref="llvm::X86::VBLENDPDrri" data-ref-filename="llvm..X86..VBLENDPDrri">VBLENDPDrri</a>,        <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDrri" title='llvm::X86::VPBLENDDrri' data-ref="llvm::X86::VPBLENDDrri" data-ref-filename="llvm..X86..VPBLENDDrri">VPBLENDDrri</a>  },</td></tr>
<tr><th id="7315">7315</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrmi" title='llvm::X86::VBLENDPSYrmi' data-ref="llvm::X86::VBLENDPSYrmi" data-ref-filename="llvm..X86..VBLENDPSYrmi">VBLENDPSYrmi</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDYrmi" title='llvm::X86::VBLENDPDYrmi' data-ref="llvm::X86::VBLENDPDYrmi" data-ref-filename="llvm..X86..VBLENDPDYrmi">VBLENDPDYrmi</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDYrmi" title='llvm::X86::VPBLENDDYrmi' data-ref="llvm::X86::VPBLENDDYrmi" data-ref-filename="llvm..X86..VPBLENDDYrmi">VPBLENDDYrmi</a> },</td></tr>
<tr><th id="7316">7316</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrri" title='llvm::X86::VBLENDPSYrri' data-ref="llvm::X86::VBLENDPSYrri" data-ref-filename="llvm..X86..VBLENDPSYrri">VBLENDPSYrri</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDYrri" title='llvm::X86::VBLENDPDYrri' data-ref="llvm::X86::VBLENDPDYrri" data-ref-filename="llvm..X86..VBLENDPDYrri">VBLENDPDYrri</a>,       <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDYrri" title='llvm::X86::VPBLENDDYrri' data-ref="llvm::X86::VPBLENDDYrri" data-ref-filename="llvm..X86..VPBLENDDYrri">VPBLENDDYrri</a> },</td></tr>
<tr><th id="7317">7317</th><td>};</td></tr>
<tr><th id="7318">7318</th><td></td></tr>
<tr><th id="7319">7319</th><td><i  data-doc="ReplaceableCustomAVX512LogicInstrs">// Special table for changing EVEX logic instructions to VEX.</i></td></tr>
<tr><th id="7320">7320</th><td><i  data-doc="ReplaceableCustomAVX512LogicInstrs">// TODO: Should we run EVEX-&gt;VEX earlier?</i></td></tr>
<tr><th id="7321">7321</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl def" id="ReplaceableCustomAVX512LogicInstrs" title='ReplaceableCustomAVX512LogicInstrs' data-type='const uint16_t [16][4]' data-ref="ReplaceableCustomAVX512LogicInstrs" data-ref-filename="ReplaceableCustomAVX512LogicInstrs">ReplaceableCustomAVX512LogicInstrs</dfn>[][<var>4</var>] = {</td></tr>
<tr><th id="7322">7322</th><td>  <i>// Two integer columns for 64-bit and 32-bit elements.</i></td></tr>
<tr><th id="7323">7323</th><td><i>  //PackedSingle     PackedDouble     PackedInt           PackedInt</i></td></tr>
<tr><th id="7324">7324</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSrm" title='llvm::X86::VANDNPSrm' data-ref="llvm::X86::VANDNPSrm" data-ref-filename="llvm..X86..VANDNPSrm">VANDNPSrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDrm" title='llvm::X86::VANDNPDrm' data-ref="llvm::X86::VANDNPDrm" data-ref-filename="llvm..X86..VANDNPDrm">VANDNPDrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rm" title='llvm::X86::VPANDNQZ128rm' data-ref="llvm::X86::VPANDNQZ128rm" data-ref-filename="llvm..X86..VPANDNQZ128rm">VPANDNQZ128rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rm" title='llvm::X86::VPANDNDZ128rm' data-ref="llvm::X86::VPANDNDZ128rm" data-ref-filename="llvm..X86..VPANDNDZ128rm">VPANDNDZ128rm</a> },</td></tr>
<tr><th id="7325">7325</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSrr" title='llvm::X86::VANDNPSrr' data-ref="llvm::X86::VANDNPSrr" data-ref-filename="llvm..X86..VANDNPSrr">VANDNPSrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDrr" title='llvm::X86::VANDNPDrr' data-ref="llvm::X86::VANDNPDrr" data-ref-filename="llvm..X86..VANDNPDrr">VANDNPDrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rr" title='llvm::X86::VPANDNQZ128rr' data-ref="llvm::X86::VPANDNQZ128rr" data-ref-filename="llvm..X86..VPANDNQZ128rr">VPANDNQZ128rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rr" title='llvm::X86::VPANDNDZ128rr' data-ref="llvm::X86::VPANDNDZ128rr" data-ref-filename="llvm..X86..VPANDNDZ128rr">VPANDNDZ128rr</a> },</td></tr>
<tr><th id="7326">7326</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSrm" title='llvm::X86::VANDPSrm' data-ref="llvm::X86::VANDPSrm" data-ref-filename="llvm..X86..VANDPSrm">VANDPSrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDrm" title='llvm::X86::VANDPDrm' data-ref="llvm::X86::VANDPDrm" data-ref-filename="llvm..X86..VANDPDrm">VANDPDrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rm" title='llvm::X86::VPANDQZ128rm' data-ref="llvm::X86::VPANDQZ128rm" data-ref-filename="llvm..X86..VPANDQZ128rm">VPANDQZ128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rm" title='llvm::X86::VPANDDZ128rm' data-ref="llvm::X86::VPANDDZ128rm" data-ref-filename="llvm..X86..VPANDDZ128rm">VPANDDZ128rm</a>  },</td></tr>
<tr><th id="7327">7327</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSrr" title='llvm::X86::VANDPSrr' data-ref="llvm::X86::VANDPSrr" data-ref-filename="llvm..X86..VANDPSrr">VANDPSrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDrr" title='llvm::X86::VANDPDrr' data-ref="llvm::X86::VANDPDrr" data-ref-filename="llvm..X86..VANDPDrr">VANDPDrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rr" title='llvm::X86::VPANDQZ128rr' data-ref="llvm::X86::VPANDQZ128rr" data-ref-filename="llvm..X86..VPANDQZ128rr">VPANDQZ128rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rr" title='llvm::X86::VPANDDZ128rr' data-ref="llvm::X86::VPANDDZ128rr" data-ref-filename="llvm..X86..VPANDDZ128rr">VPANDDZ128rr</a>  },</td></tr>
<tr><th id="7328">7328</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSrm" title='llvm::X86::VORPSrm' data-ref="llvm::X86::VORPSrm" data-ref-filename="llvm..X86..VORPSrm">VORPSrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDrm" title='llvm::X86::VORPDrm' data-ref="llvm::X86::VORPDrm" data-ref-filename="llvm..X86..VORPDrm">VORPDrm</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rm" title='llvm::X86::VPORQZ128rm' data-ref="llvm::X86::VPORQZ128rm" data-ref-filename="llvm..X86..VPORQZ128rm">VPORQZ128rm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rm" title='llvm::X86::VPORDZ128rm' data-ref="llvm::X86::VPORDZ128rm" data-ref-filename="llvm..X86..VPORDZ128rm">VPORDZ128rm</a>   },</td></tr>
<tr><th id="7329">7329</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSrr" title='llvm::X86::VORPSrr' data-ref="llvm::X86::VORPSrr" data-ref-filename="llvm..X86..VORPSrr">VORPSrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDrr" title='llvm::X86::VORPDrr' data-ref="llvm::X86::VORPDrr" data-ref-filename="llvm..X86..VORPDrr">VORPDrr</a>,    <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rr" title='llvm::X86::VPORQZ128rr' data-ref="llvm::X86::VPORQZ128rr" data-ref-filename="llvm..X86..VPORQZ128rr">VPORQZ128rr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rr" title='llvm::X86::VPORDZ128rr' data-ref="llvm::X86::VPORDZ128rr" data-ref-filename="llvm..X86..VPORDZ128rr">VPORDZ128rr</a>   },</td></tr>
<tr><th id="7330">7330</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSrm" title='llvm::X86::VXORPSrm' data-ref="llvm::X86::VXORPSrm" data-ref-filename="llvm..X86..VXORPSrm">VXORPSrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDrm" title='llvm::X86::VXORPDrm' data-ref="llvm::X86::VXORPDrm" data-ref-filename="llvm..X86..VXORPDrm">VXORPDrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rm" title='llvm::X86::VPXORQZ128rm' data-ref="llvm::X86::VPXORQZ128rm" data-ref-filename="llvm..X86..VPXORQZ128rm">VPXORQZ128rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rm" title='llvm::X86::VPXORDZ128rm' data-ref="llvm::X86::VPXORDZ128rm" data-ref-filename="llvm..X86..VPXORDZ128rm">VPXORDZ128rm</a>  },</td></tr>
<tr><th id="7331">7331</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSrr" title='llvm::X86::VXORPSrr' data-ref="llvm::X86::VXORPSrr" data-ref-filename="llvm..X86..VXORPSrr">VXORPSrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDrr" title='llvm::X86::VXORPDrr' data-ref="llvm::X86::VXORPDrr" data-ref-filename="llvm..X86..VXORPDrr">VXORPDrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rr" title='llvm::X86::VPXORQZ128rr' data-ref="llvm::X86::VPXORQZ128rr" data-ref-filename="llvm..X86..VPXORQZ128rr">VPXORQZ128rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rr" title='llvm::X86::VPXORDZ128rr' data-ref="llvm::X86::VPXORDZ128rr" data-ref-filename="llvm..X86..VPXORDZ128rr">VPXORDZ128rr</a>  },</td></tr>
<tr><th id="7332">7332</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSYrm" title='llvm::X86::VANDNPSYrm' data-ref="llvm::X86::VANDNPSYrm" data-ref-filename="llvm..X86..VANDNPSYrm">VANDNPSYrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDYrm" title='llvm::X86::VANDNPDYrm' data-ref="llvm::X86::VANDNPDYrm" data-ref-filename="llvm..X86..VANDNPDYrm">VANDNPDYrm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rm" title='llvm::X86::VPANDNQZ256rm' data-ref="llvm::X86::VPANDNQZ256rm" data-ref-filename="llvm..X86..VPANDNQZ256rm">VPANDNQZ256rm</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rm" title='llvm::X86::VPANDNDZ256rm' data-ref="llvm::X86::VPANDNDZ256rm" data-ref-filename="llvm..X86..VPANDNDZ256rm">VPANDNDZ256rm</a> },</td></tr>
<tr><th id="7333">7333</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPSYrr" title='llvm::X86::VANDNPSYrr' data-ref="llvm::X86::VANDNPSYrr" data-ref-filename="llvm..X86..VANDNPSYrr">VANDNPSYrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDNPDYrr" title='llvm::X86::VANDNPDYrr' data-ref="llvm::X86::VANDNPDYrr" data-ref-filename="llvm..X86..VANDNPDYrr">VANDNPDYrr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rr" title='llvm::X86::VPANDNQZ256rr' data-ref="llvm::X86::VPANDNQZ256rr" data-ref-filename="llvm..X86..VPANDNQZ256rr">VPANDNQZ256rr</a>, <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rr" title='llvm::X86::VPANDNDZ256rr' data-ref="llvm::X86::VPANDNDZ256rr" data-ref-filename="llvm..X86..VPANDNDZ256rr">VPANDNDZ256rr</a> },</td></tr>
<tr><th id="7334">7334</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSYrm" title='llvm::X86::VANDPSYrm' data-ref="llvm::X86::VANDPSYrm" data-ref-filename="llvm..X86..VANDPSYrm">VANDPSYrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDYrm" title='llvm::X86::VANDPDYrm' data-ref="llvm::X86::VANDPDYrm" data-ref-filename="llvm..X86..VANDPDYrm">VANDPDYrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rm" title='llvm::X86::VPANDQZ256rm' data-ref="llvm::X86::VPANDQZ256rm" data-ref-filename="llvm..X86..VPANDQZ256rm">VPANDQZ256rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rm" title='llvm::X86::VPANDDZ256rm' data-ref="llvm::X86::VPANDDZ256rm" data-ref-filename="llvm..X86..VPANDDZ256rm">VPANDDZ256rm</a>  },</td></tr>
<tr><th id="7335">7335</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSYrr" title='llvm::X86::VANDPSYrr' data-ref="llvm::X86::VANDPSYrr" data-ref-filename="llvm..X86..VANDPSYrr">VANDPSYrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDYrr" title='llvm::X86::VANDPDYrr' data-ref="llvm::X86::VANDPDYrr" data-ref-filename="llvm..X86..VANDPDYrr">VANDPDYrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rr" title='llvm::X86::VPANDQZ256rr' data-ref="llvm::X86::VPANDQZ256rr" data-ref-filename="llvm..X86..VPANDQZ256rr">VPANDQZ256rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rr" title='llvm::X86::VPANDDZ256rr' data-ref="llvm::X86::VPANDDZ256rr" data-ref-filename="llvm..X86..VPANDDZ256rr">VPANDDZ256rr</a>  },</td></tr>
<tr><th id="7336">7336</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSYrm" title='llvm::X86::VORPSYrm' data-ref="llvm::X86::VORPSYrm" data-ref-filename="llvm..X86..VORPSYrm">VORPSYrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDYrm" title='llvm::X86::VORPDYrm' data-ref="llvm::X86::VORPDYrm" data-ref-filename="llvm..X86..VORPDYrm">VORPDYrm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rm" title='llvm::X86::VPORQZ256rm' data-ref="llvm::X86::VPORQZ256rm" data-ref-filename="llvm..X86..VPORQZ256rm">VPORQZ256rm</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rm" title='llvm::X86::VPORDZ256rm' data-ref="llvm::X86::VPORDZ256rm" data-ref-filename="llvm..X86..VPORDZ256rm">VPORDZ256rm</a>   },</td></tr>
<tr><th id="7337">7337</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSYrr" title='llvm::X86::VORPSYrr' data-ref="llvm::X86::VORPSYrr" data-ref-filename="llvm..X86..VORPSYrr">VORPSYrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDYrr" title='llvm::X86::VORPDYrr' data-ref="llvm::X86::VORPDYrr" data-ref-filename="llvm..X86..VORPDYrr">VORPDYrr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rr" title='llvm::X86::VPORQZ256rr' data-ref="llvm::X86::VPORQZ256rr" data-ref-filename="llvm..X86..VPORQZ256rr">VPORQZ256rr</a>,   <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rr" title='llvm::X86::VPORDZ256rr' data-ref="llvm::X86::VPORDZ256rr" data-ref-filename="llvm..X86..VPORDZ256rr">VPORDZ256rr</a>   },</td></tr>
<tr><th id="7338">7338</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSYrm" title='llvm::X86::VXORPSYrm' data-ref="llvm::X86::VXORPSYrm" data-ref-filename="llvm..X86..VXORPSYrm">VXORPSYrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDYrm" title='llvm::X86::VXORPDYrm' data-ref="llvm::X86::VXORPDYrm" data-ref-filename="llvm..X86..VXORPDYrm">VXORPDYrm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rm" title='llvm::X86::VPXORQZ256rm' data-ref="llvm::X86::VPXORQZ256rm" data-ref-filename="llvm..X86..VPXORQZ256rm">VPXORQZ256rm</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rm" title='llvm::X86::VPXORDZ256rm' data-ref="llvm::X86::VPXORDZ256rm" data-ref-filename="llvm..X86..VPXORDZ256rm">VPXORDZ256rm</a>  },</td></tr>
<tr><th id="7339">7339</th><td>  { <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSYrr" title='llvm::X86::VXORPSYrr' data-ref="llvm::X86::VXORPSYrr" data-ref-filename="llvm..X86..VXORPSYrr">VXORPSYrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDYrr" title='llvm::X86::VXORPDYrr' data-ref="llvm::X86::VXORPDYrr" data-ref-filename="llvm..X86..VXORPDYrr">VXORPDYrr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rr" title='llvm::X86::VPXORQZ256rr' data-ref="llvm::X86::VPXORQZ256rr" data-ref-filename="llvm..X86..VPXORQZ256rr">VPXORQZ256rr</a>,  <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rr" title='llvm::X86::VPXORDZ256rr' data-ref="llvm::X86::VPXORDZ256rr" data-ref-filename="llvm..X86..VPXORDZ256rr">VPXORDZ256rr</a>  },</td></tr>
<tr><th id="7340">7340</th><td>};</td></tr>
<tr><th id="7341">7341</th><td></td></tr>
<tr><th id="7342">7342</th><td><i  data-doc="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">// FIXME: Some shuffle and unpack instructions have equivalents in different</i></td></tr>
<tr><th id="7343">7343</th><td><i  data-doc="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">// domains, but they require a bit more work than just switching opcodes.</i></td></tr>
<tr><th id="7344">7344</th><td></td></tr>
<tr><th id="7345">7345</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> *<dfn class="tu decl def fn" id="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-type='const uint16_t * lookup(unsigned int opcode, unsigned int domain, ArrayRef&lt;uint16_t [3]&gt; Table)' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="916opcode" title='opcode' data-type='unsigned int' data-ref="916opcode" data-ref-filename="916opcode">opcode</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="917domain" title='domain' data-type='unsigned int' data-ref="917domain" data-ref-filename="917domain">domain</dfn>,</td></tr>
<tr><th id="7346">7346</th><td>                              <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>[<var>3</var>]&gt; <dfn class="local col8 decl" id="918Table" title='Table' data-type='ArrayRef&lt;uint16_t [3]&gt;' data-ref="918Table" data-ref-filename="918Table">Table</dfn>) {</td></tr>
<tr><th id="7347">7347</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> (&amp;<dfn class="local col9 decl" id="919Row" title='Row' data-type='const uint16_t (&amp;)[3]' data-ref="919Row" data-ref-filename="919Row">Row</dfn>)[<var>3</var>] : <a class="local col8 ref" href="#918Table" title='Table' data-ref="918Table" data-ref-filename="918Table">Table</a>)</td></tr>
<tr><th id="7348">7348</th><td>    <b>if</b> (<a class="local col9 ref" href="#919Row" title='Row' data-ref="919Row" data-ref-filename="919Row">Row</a>[<a class="local col7 ref" href="#917domain" title='domain' data-ref="917domain" data-ref-filename="917domain">domain</a>-<var>1</var>] == <a class="local col6 ref" href="#916opcode" title='opcode' data-ref="916opcode" data-ref-filename="916opcode">opcode</a>)</td></tr>
<tr><th id="7349">7349</th><td>      <b>return</b> <a class="local col9 ref" href="#919Row" title='Row' data-ref="919Row" data-ref-filename="919Row">Row</a>;</td></tr>
<tr><th id="7350">7350</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="7351">7351</th><td>}</td></tr>
<tr><th id="7352">7352</th><td></td></tr>
<tr><th id="7353">7353</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> *<dfn class="tu decl def fn" id="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" title='lookupAVX512' data-type='const uint16_t * lookupAVX512(unsigned int opcode, unsigned int domain, ArrayRef&lt;uint16_t [4]&gt; Table)' data-ref="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" data-ref-filename="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE">lookupAVX512</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="920opcode" title='opcode' data-type='unsigned int' data-ref="920opcode" data-ref-filename="920opcode">opcode</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="921domain" title='domain' data-type='unsigned int' data-ref="921domain" data-ref-filename="921domain">domain</dfn>,</td></tr>
<tr><th id="7354">7354</th><td>                                    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>[<var>4</var>]&gt; <dfn class="local col2 decl" id="922Table" title='Table' data-type='ArrayRef&lt;uint16_t [4]&gt;' data-ref="922Table" data-ref-filename="922Table">Table</dfn>) {</td></tr>
<tr><th id="7355">7355</th><td>  <i>// If this is the integer domain make sure to check both integer columns.</i></td></tr>
<tr><th id="7356">7356</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> (&amp;<dfn class="local col3 decl" id="923Row" title='Row' data-type='const uint16_t (&amp;)[4]' data-ref="923Row" data-ref-filename="923Row">Row</dfn>)[<var>4</var>] : <a class="local col2 ref" href="#922Table" title='Table' data-ref="922Table" data-ref-filename="922Table">Table</a>)</td></tr>
<tr><th id="7357">7357</th><td>    <b>if</b> (<a class="local col3 ref" href="#923Row" title='Row' data-ref="923Row" data-ref-filename="923Row">Row</a>[<a class="local col1 ref" href="#921domain" title='domain' data-ref="921domain" data-ref-filename="921domain">domain</a>-<var>1</var>] == <a class="local col0 ref" href="#920opcode" title='opcode' data-ref="920opcode" data-ref-filename="920opcode">opcode</a> || (<a class="local col1 ref" href="#921domain" title='domain' data-ref="921domain" data-ref-filename="921domain">domain</a> == <var>3</var> &amp;&amp; <a class="local col3 ref" href="#923Row" title='Row' data-ref="923Row" data-ref-filename="923Row">Row</a>[<var>3</var>] == <a class="local col0 ref" href="#920opcode" title='opcode' data-ref="920opcode" data-ref-filename="920opcode">opcode</a>))</td></tr>
<tr><th id="7358">7358</th><td>      <b>return</b> <a class="local col3 ref" href="#923Row" title='Row' data-ref="923Row" data-ref-filename="923Row">Row</a>;</td></tr>
<tr><th id="7359">7359</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="7360">7360</th><td>}</td></tr>
<tr><th id="7361">7361</th><td></td></tr>
<tr><th id="7362">7362</th><td><i  data-doc="_ZL15AdjustBlendMaskjjjPj">// Helper to attempt to widen/narrow blend masks.</i></td></tr>
<tr><th id="7363">7363</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL15AdjustBlendMaskjjjPj" title='AdjustBlendMask' data-type='bool AdjustBlendMask(unsigned int OldMask, unsigned int OldWidth, unsigned int NewWidth, unsigned int * pNewMask = nullptr)' data-ref="_ZL15AdjustBlendMaskjjjPj" data-ref-filename="_ZL15AdjustBlendMaskjjjPj">AdjustBlendMask</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="924OldMask" title='OldMask' data-type='unsigned int' data-ref="924OldMask" data-ref-filename="924OldMask">OldMask</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="925OldWidth" title='OldWidth' data-type='unsigned int' data-ref="925OldWidth" data-ref-filename="925OldWidth">OldWidth</dfn>,</td></tr>
<tr><th id="7364">7364</th><td>                            <em>unsigned</em> <dfn class="local col6 decl" id="926NewWidth" title='NewWidth' data-type='unsigned int' data-ref="926NewWidth" data-ref-filename="926NewWidth">NewWidth</dfn>, <em>unsigned</em> *<dfn class="local col7 decl" id="927pNewMask" title='pNewMask' data-type='unsigned int *' data-ref="927pNewMask" data-ref-filename="927pNewMask">pNewMask</dfn> = <b>nullptr</b>) {</td></tr>
<tr><th id="7365">7365</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(((OldWidth % NewWidth) == <var>0</var> || (NewWidth % OldWidth) == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="7366">7366</th><td>         <q>"Illegal blend mask scale"</q>);</td></tr>
<tr><th id="7367">7367</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="928NewMask" title='NewMask' data-type='unsigned int' data-ref="928NewMask" data-ref-filename="928NewMask">NewMask</dfn> = <var>0</var>;</td></tr>
<tr><th id="7368">7368</th><td></td></tr>
<tr><th id="7369">7369</th><td>  <b>if</b> ((<a class="local col5 ref" href="#925OldWidth" title='OldWidth' data-ref="925OldWidth" data-ref-filename="925OldWidth">OldWidth</a> % <a class="local col6 ref" href="#926NewWidth" title='NewWidth' data-ref="926NewWidth" data-ref-filename="926NewWidth">NewWidth</a>) == <var>0</var>) {</td></tr>
<tr><th id="7370">7370</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="929Scale" title='Scale' data-type='unsigned int' data-ref="929Scale" data-ref-filename="929Scale">Scale</dfn> = <a class="local col5 ref" href="#925OldWidth" title='OldWidth' data-ref="925OldWidth" data-ref-filename="925OldWidth">OldWidth</a> / <a class="local col6 ref" href="#926NewWidth" title='NewWidth' data-ref="926NewWidth" data-ref-filename="926NewWidth">NewWidth</a>;</td></tr>
<tr><th id="7371">7371</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="930SubMask" title='SubMask' data-type='unsigned int' data-ref="930SubMask" data-ref-filename="930SubMask">SubMask</dfn> = (<var>1u</var> &lt;&lt; <a class="local col9 ref" href="#929Scale" title='Scale' data-ref="929Scale" data-ref-filename="929Scale">Scale</a>) - <var>1</var>;</td></tr>
<tr><th id="7372">7372</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="931i" title='i' data-type='unsigned int' data-ref="931i" data-ref-filename="931i">i</dfn> = <var>0</var>; <a class="local col1 ref" href="#931i" title='i' data-ref="931i" data-ref-filename="931i">i</a> != <a class="local col6 ref" href="#926NewWidth" title='NewWidth' data-ref="926NewWidth" data-ref-filename="926NewWidth">NewWidth</a>; ++<a class="local col1 ref" href="#931i" title='i' data-ref="931i" data-ref-filename="931i">i</a>) {</td></tr>
<tr><th id="7373">7373</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="932Sub" title='Sub' data-type='unsigned int' data-ref="932Sub" data-ref-filename="932Sub">Sub</dfn> = (<a class="local col4 ref" href="#924OldMask" title='OldMask' data-ref="924OldMask" data-ref-filename="924OldMask">OldMask</a> &gt;&gt; (<a class="local col1 ref" href="#931i" title='i' data-ref="931i" data-ref-filename="931i">i</a> * <a class="local col9 ref" href="#929Scale" title='Scale' data-ref="929Scale" data-ref-filename="929Scale">Scale</a>)) &amp; <a class="local col0 ref" href="#930SubMask" title='SubMask' data-ref="930SubMask" data-ref-filename="930SubMask">SubMask</a>;</td></tr>
<tr><th id="7374">7374</th><td>      <b>if</b> (<a class="local col2 ref" href="#932Sub" title='Sub' data-ref="932Sub" data-ref-filename="932Sub">Sub</a> == <a class="local col0 ref" href="#930SubMask" title='SubMask' data-ref="930SubMask" data-ref-filename="930SubMask">SubMask</a>)</td></tr>
<tr><th id="7375">7375</th><td>        <a class="local col8 ref" href="#928NewMask" title='NewMask' data-ref="928NewMask" data-ref-filename="928NewMask">NewMask</a> |= (<var>1u</var> &lt;&lt; <a class="local col1 ref" href="#931i" title='i' data-ref="931i" data-ref-filename="931i">i</a>);</td></tr>
<tr><th id="7376">7376</th><td>      <b>else</b> <b>if</b> (<a class="local col2 ref" href="#932Sub" title='Sub' data-ref="932Sub" data-ref-filename="932Sub">Sub</a> != <var>0x0</var>)</td></tr>
<tr><th id="7377">7377</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7378">7378</th><td>    }</td></tr>
<tr><th id="7379">7379</th><td>  } <b>else</b> {</td></tr>
<tr><th id="7380">7380</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="933Scale" title='Scale' data-type='unsigned int' data-ref="933Scale" data-ref-filename="933Scale">Scale</dfn> = <a class="local col6 ref" href="#926NewWidth" title='NewWidth' data-ref="926NewWidth" data-ref-filename="926NewWidth">NewWidth</a> / <a class="local col5 ref" href="#925OldWidth" title='OldWidth' data-ref="925OldWidth" data-ref-filename="925OldWidth">OldWidth</a>;</td></tr>
<tr><th id="7381">7381</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="934SubMask" title='SubMask' data-type='unsigned int' data-ref="934SubMask" data-ref-filename="934SubMask">SubMask</dfn> = (<var>1u</var> &lt;&lt; <a class="local col3 ref" href="#933Scale" title='Scale' data-ref="933Scale" data-ref-filename="933Scale">Scale</a>) - <var>1</var>;</td></tr>
<tr><th id="7382">7382</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="935i" title='i' data-type='unsigned int' data-ref="935i" data-ref-filename="935i">i</dfn> = <var>0</var>; <a class="local col5 ref" href="#935i" title='i' data-ref="935i" data-ref-filename="935i">i</a> != <a class="local col5 ref" href="#925OldWidth" title='OldWidth' data-ref="925OldWidth" data-ref-filename="925OldWidth">OldWidth</a>; ++<a class="local col5 ref" href="#935i" title='i' data-ref="935i" data-ref-filename="935i">i</a>) {</td></tr>
<tr><th id="7383">7383</th><td>      <b>if</b> (<a class="local col4 ref" href="#924OldMask" title='OldMask' data-ref="924OldMask" data-ref-filename="924OldMask">OldMask</a> &amp; (<var>1</var> &lt;&lt; <a class="local col5 ref" href="#935i" title='i' data-ref="935i" data-ref-filename="935i">i</a>)) {</td></tr>
<tr><th id="7384">7384</th><td>        <a class="local col8 ref" href="#928NewMask" title='NewMask' data-ref="928NewMask" data-ref-filename="928NewMask">NewMask</a> |= (<a class="local col4 ref" href="#934SubMask" title='SubMask' data-ref="934SubMask" data-ref-filename="934SubMask">SubMask</a> &lt;&lt; (<a class="local col5 ref" href="#935i" title='i' data-ref="935i" data-ref-filename="935i">i</a> * <a class="local col3 ref" href="#933Scale" title='Scale' data-ref="933Scale" data-ref-filename="933Scale">Scale</a>));</td></tr>
<tr><th id="7385">7385</th><td>      }</td></tr>
<tr><th id="7386">7386</th><td>    }</td></tr>
<tr><th id="7387">7387</th><td>  }</td></tr>
<tr><th id="7388">7388</th><td></td></tr>
<tr><th id="7389">7389</th><td>  <b>if</b> (<a class="local col7 ref" href="#927pNewMask" title='pNewMask' data-ref="927pNewMask" data-ref-filename="927pNewMask">pNewMask</a>)</td></tr>
<tr><th id="7390">7390</th><td>    *<a class="local col7 ref" href="#927pNewMask" title='pNewMask' data-ref="927pNewMask" data-ref-filename="927pNewMask">pNewMask</a> = <a class="local col8 ref" href="#928NewMask" title='NewMask' data-ref="928NewMask" data-ref-filename="928NewMask">NewMask</a>;</td></tr>
<tr><th id="7391">7391</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7392">7392</th><td>}</td></tr>
<tr><th id="7393">7393</th><td></td></tr>
<tr><th id="7394">7394</th><td><a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getExecutionDomainCustom' data-ref="_ZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrE">getExecutionDomainCustom</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="936MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="936MI" data-ref-filename="936MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7395">7395</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="937Opcode" title='Opcode' data-type='unsigned int' data-ref="937Opcode" data-ref-filename="937Opcode">Opcode</dfn> = <a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="7396">7396</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="938NumOperands" title='NumOperands' data-type='unsigned int' data-ref="938NumOperands" data-ref-filename="938NumOperands">NumOperands</dfn> = <a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="7397">7397</th><td></td></tr>
<tr><th id="7398">7398</th><td>  <em>auto</em> <dfn class="local col9 decl" id="939GetBlendDomains" title='GetBlendDomains' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/X86/X86InstrInfo.cpp:7398:26)' data-ref="939GetBlendDomains" data-ref-filename="939GetBlendDomains">GetBlendDomains</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col0 decl" id="940ImmWidth" title='ImmWidth' data-type='unsigned int' data-ref="940ImmWidth" data-ref-filename="940ImmWidth">ImmWidth</dfn>, <em>bool</em> <dfn class="local col1 decl" id="941Is256" title='Is256' data-type='bool' data-ref="941Is256" data-ref-filename="941Is256">Is256</dfn>) {</td></tr>
<tr><th id="7399">7399</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="942validDomains" title='validDomains' data-type='uint16_t' data-ref="942validDomains" data-ref-filename="942validDomains">validDomains</dfn> = <var>0</var>;</td></tr>
<tr><th id="7400">7400</th><td>    <b>if</b> (<a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#938NumOperands" title='NumOperands' data-ref="938NumOperands" data-ref-filename="938NumOperands">NumOperands</a> - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="7401">7401</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="943Imm" title='Imm' data-type='unsigned int' data-ref="943Imm" data-ref-filename="943Imm">Imm</dfn> = <a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#938NumOperands" title='NumOperands' data-ref="938NumOperands" data-ref-filename="938NumOperands">NumOperands</a> - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="7402">7402</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL15AdjustBlendMaskjjjPj" title='AdjustBlendMask' data-use='c' data-ref="_ZL15AdjustBlendMaskjjjPj" data-ref-filename="_ZL15AdjustBlendMaskjjjPj">AdjustBlendMask</a>(<a class="local col3 ref" href="#943Imm" title='Imm' data-ref="943Imm" data-ref-filename="943Imm">Imm</a>, <a class="local col0 ref" href="#940ImmWidth" title='ImmWidth' data-ref="940ImmWidth" data-ref-filename="940ImmWidth">ImmWidth</a>, <a class="local col1 ref" href="#941Is256" title='Is256' data-ref="941Is256" data-ref-filename="941Is256">Is256</a> ? <var>8</var> : <var>4</var>))</td></tr>
<tr><th id="7403">7403</th><td>        <a class="local col2 ref" href="#942validDomains" title='validDomains' data-ref="942validDomains" data-ref-filename="942validDomains">validDomains</a> |= <var>0x2</var>; <i>// PackedSingle</i></td></tr>
<tr><th id="7404">7404</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL15AdjustBlendMaskjjjPj" title='AdjustBlendMask' data-use='c' data-ref="_ZL15AdjustBlendMaskjjjPj" data-ref-filename="_ZL15AdjustBlendMaskjjjPj">AdjustBlendMask</a>(<a class="local col3 ref" href="#943Imm" title='Imm' data-ref="943Imm" data-ref-filename="943Imm">Imm</a>, <a class="local col0 ref" href="#940ImmWidth" title='ImmWidth' data-ref="940ImmWidth" data-ref-filename="940ImmWidth">ImmWidth</a>, <a class="local col1 ref" href="#941Is256" title='Is256' data-ref="941Is256" data-ref-filename="941Is256">Is256</a> ? <var>4</var> : <var>2</var>))</td></tr>
<tr><th id="7405">7405</th><td>        <a class="local col2 ref" href="#942validDomains" title='validDomains' data-ref="942validDomains" data-ref-filename="942validDomains">validDomains</a> |= <var>0x4</var>; <i>// PackedDouble</i></td></tr>
<tr><th id="7406">7406</th><td>      <b>if</b> (!<a class="local col1 ref" href="#941Is256" title='Is256' data-ref="941Is256" data-ref-filename="941Is256">Is256</a> || <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasAVX2Ev" title='llvm::X86Subtarget::hasAVX2' data-ref="_ZNK4llvm12X86Subtarget7hasAVX2Ev" data-ref-filename="_ZNK4llvm12X86Subtarget7hasAVX2Ev">hasAVX2</a>())</td></tr>
<tr><th id="7407">7407</th><td>        <a class="local col2 ref" href="#942validDomains" title='validDomains' data-ref="942validDomains" data-ref-filename="942validDomains">validDomains</a> |= <var>0x8</var>; <i>// PackedInt</i></td></tr>
<tr><th id="7408">7408</th><td>    }</td></tr>
<tr><th id="7409">7409</th><td>    <b>return</b> <a class="local col2 ref" href="#942validDomains" title='validDomains' data-ref="942validDomains" data-ref-filename="942validDomains">validDomains</a>;</td></tr>
<tr><th id="7410">7410</th><td>  };</td></tr>
<tr><th id="7411">7411</th><td></td></tr>
<tr><th id="7412">7412</th><td>  <b>switch</b> (<a class="local col7 ref" href="#937Opcode" title='Opcode' data-ref="937Opcode" data-ref-filename="937Opcode">Opcode</a>) {</td></tr>
<tr><th id="7413">7413</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPDrmi" title='llvm::X86::BLENDPDrmi' data-ref="llvm::X86::BLENDPDrmi" data-ref-filename="llvm..X86..BLENDPDrmi">BLENDPDrmi</a>:</td></tr>
<tr><th id="7414">7414</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPDrri" title='llvm::X86::BLENDPDrri' data-ref="llvm::X86::BLENDPDrri" data-ref-filename="llvm..X86..BLENDPDrri">BLENDPDrri</a>:</td></tr>
<tr><th id="7415">7415</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrmi" title='llvm::X86::VBLENDPDrmi' data-ref="llvm::X86::VBLENDPDrmi" data-ref-filename="llvm..X86..VBLENDPDrmi">VBLENDPDrmi</a>:</td></tr>
<tr><th id="7416">7416</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrri" title='llvm::X86::VBLENDPDrri' data-ref="llvm::X86::VBLENDPDrri" data-ref-filename="llvm..X86..VBLENDPDrri">VBLENDPDrri</a>:</td></tr>
<tr><th id="7417">7417</th><td>    <b>return</b> <a class="local col9 ref" href="#939GetBlendDomains" title='GetBlendDomains' data-ref="939GetBlendDomains" data-ref-filename="939GetBlendDomains">GetBlendDomains</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb" title='llvm::X86InstrInfo::getExecutionDomainCustom(const llvm::MachineInstr &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb" data-ref-filename="_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb">(<var>2</var>, <b>false</b>)</a>;</td></tr>
<tr><th id="7418">7418</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDYrmi" title='llvm::X86::VBLENDPDYrmi' data-ref="llvm::X86::VBLENDPDYrmi" data-ref-filename="llvm..X86..VBLENDPDYrmi">VBLENDPDYrmi</a>:</td></tr>
<tr><th id="7419">7419</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDYrri" title='llvm::X86::VBLENDPDYrri' data-ref="llvm::X86::VBLENDPDYrri" data-ref-filename="llvm..X86..VBLENDPDYrri">VBLENDPDYrri</a>:</td></tr>
<tr><th id="7420">7420</th><td>    <b>return</b> <a class="local col9 ref" href="#939GetBlendDomains" title='GetBlendDomains' data-ref="939GetBlendDomains" data-ref-filename="939GetBlendDomains">GetBlendDomains</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb" title='llvm::X86InstrInfo::getExecutionDomainCustom(const llvm::MachineInstr &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb" data-ref-filename="_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb">(<var>4</var>, <b>true</b>)</a>;</td></tr>
<tr><th id="7421">7421</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPSrmi" title='llvm::X86::BLENDPSrmi' data-ref="llvm::X86::BLENDPSrmi" data-ref-filename="llvm..X86..BLENDPSrmi">BLENDPSrmi</a>:</td></tr>
<tr><th id="7422">7422</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPSrri" title='llvm::X86::BLENDPSrri' data-ref="llvm::X86::BLENDPSrri" data-ref-filename="llvm..X86..BLENDPSrri">BLENDPSrri</a>:</td></tr>
<tr><th id="7423">7423</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrmi" title='llvm::X86::VBLENDPSrmi' data-ref="llvm::X86::VBLENDPSrmi" data-ref-filename="llvm..X86..VBLENDPSrmi">VBLENDPSrmi</a>:</td></tr>
<tr><th id="7424">7424</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrri" title='llvm::X86::VBLENDPSrri' data-ref="llvm::X86::VBLENDPSrri" data-ref-filename="llvm..X86..VBLENDPSrri">VBLENDPSrri</a>:</td></tr>
<tr><th id="7425">7425</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDrmi" title='llvm::X86::VPBLENDDrmi' data-ref="llvm::X86::VPBLENDDrmi" data-ref-filename="llvm..X86..VPBLENDDrmi">VPBLENDDrmi</a>:</td></tr>
<tr><th id="7426">7426</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDrri" title='llvm::X86::VPBLENDDrri' data-ref="llvm::X86::VPBLENDDrri" data-ref-filename="llvm..X86..VPBLENDDrri">VPBLENDDrri</a>:</td></tr>
<tr><th id="7427">7427</th><td>    <b>return</b> <a class="local col9 ref" href="#939GetBlendDomains" title='GetBlendDomains' data-ref="939GetBlendDomains" data-ref-filename="939GetBlendDomains">GetBlendDomains</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb" title='llvm::X86InstrInfo::getExecutionDomainCustom(const llvm::MachineInstr &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb" data-ref-filename="_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb">(<var>4</var>, <b>false</b>)</a>;</td></tr>
<tr><th id="7428">7428</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrmi" title='llvm::X86::VBLENDPSYrmi' data-ref="llvm::X86::VBLENDPSYrmi" data-ref-filename="llvm..X86..VBLENDPSYrmi">VBLENDPSYrmi</a>:</td></tr>
<tr><th id="7429">7429</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrri" title='llvm::X86::VBLENDPSYrri' data-ref="llvm::X86::VBLENDPSYrri" data-ref-filename="llvm..X86..VBLENDPSYrri">VBLENDPSYrri</a>:</td></tr>
<tr><th id="7430">7430</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDYrmi" title='llvm::X86::VPBLENDDYrmi' data-ref="llvm::X86::VPBLENDDYrmi" data-ref-filename="llvm..X86..VPBLENDDYrmi">VPBLENDDYrmi</a>:</td></tr>
<tr><th id="7431">7431</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDYrri" title='llvm::X86::VPBLENDDYrri' data-ref="llvm::X86::VPBLENDDYrri" data-ref-filename="llvm..X86..VPBLENDDYrri">VPBLENDDYrri</a>:</td></tr>
<tr><th id="7432">7432</th><td>    <b>return</b> <a class="local col9 ref" href="#939GetBlendDomains" title='GetBlendDomains' data-ref="939GetBlendDomains" data-ref-filename="939GetBlendDomains">GetBlendDomains</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb" title='llvm::X86InstrInfo::getExecutionDomainCustom(const llvm::MachineInstr &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb" data-ref-filename="_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb">(<var>8</var>, <b>true</b>)</a>;</td></tr>
<tr><th id="7433">7433</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PBLENDWrmi" title='llvm::X86::PBLENDWrmi' data-ref="llvm::X86::PBLENDWrmi" data-ref-filename="llvm..X86..PBLENDWrmi">PBLENDWrmi</a>:</td></tr>
<tr><th id="7434">7434</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PBLENDWrri" title='llvm::X86::PBLENDWrri' data-ref="llvm::X86::PBLENDWrri" data-ref-filename="llvm..X86..PBLENDWrri">PBLENDWrri</a>:</td></tr>
<tr><th id="7435">7435</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWrmi" title='llvm::X86::VPBLENDWrmi' data-ref="llvm::X86::VPBLENDWrmi" data-ref-filename="llvm..X86..VPBLENDWrmi">VPBLENDWrmi</a>:</td></tr>
<tr><th id="7436">7436</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWrri" title='llvm::X86::VPBLENDWrri' data-ref="llvm::X86::VPBLENDWrri" data-ref-filename="llvm..X86..VPBLENDWrri">VPBLENDWrri</a>:</td></tr>
<tr><th id="7437">7437</th><td>  <i>// Treat VPBLENDWY as a 128-bit vector as it repeats the lo/hi masks.</i></td></tr>
<tr><th id="7438">7438</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWYrmi" title='llvm::X86::VPBLENDWYrmi' data-ref="llvm::X86::VPBLENDWYrmi" data-ref-filename="llvm..X86..VPBLENDWYrmi">VPBLENDWYrmi</a>:</td></tr>
<tr><th id="7439">7439</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWYrri" title='llvm::X86::VPBLENDWYrri' data-ref="llvm::X86::VPBLENDWYrri" data-ref-filename="llvm..X86..VPBLENDWYrri">VPBLENDWYrri</a>:</td></tr>
<tr><th id="7440">7440</th><td>    <b>return</b> <a class="local col9 ref" href="#939GetBlendDomains" title='GetBlendDomains' data-ref="939GetBlendDomains" data-ref-filename="939GetBlendDomains">GetBlendDomains</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb" title='llvm::X86InstrInfo::getExecutionDomainCustom(const llvm::MachineInstr &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb" data-ref-filename="_ZZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrEENK3$_2clEjb">(<var>8</var>, <b>false</b>)</a>;</td></tr>
<tr><th id="7441">7441</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rr" title='llvm::X86::VPANDDZ128rr' data-ref="llvm::X86::VPANDDZ128rr" data-ref-filename="llvm..X86..VPANDDZ128rr">VPANDDZ128rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rm" title='llvm::X86::VPANDDZ128rm' data-ref="llvm::X86::VPANDDZ128rm" data-ref-filename="llvm..X86..VPANDDZ128rm">VPANDDZ128rm</a>:</td></tr>
<tr><th id="7442">7442</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rr" title='llvm::X86::VPANDDZ256rr' data-ref="llvm::X86::VPANDDZ256rr" data-ref-filename="llvm..X86..VPANDDZ256rr">VPANDDZ256rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rm" title='llvm::X86::VPANDDZ256rm' data-ref="llvm::X86::VPANDDZ256rm" data-ref-filename="llvm..X86..VPANDDZ256rm">VPANDDZ256rm</a>:</td></tr>
<tr><th id="7443">7443</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rr" title='llvm::X86::VPANDQZ128rr' data-ref="llvm::X86::VPANDQZ128rr" data-ref-filename="llvm..X86..VPANDQZ128rr">VPANDQZ128rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rm" title='llvm::X86::VPANDQZ128rm' data-ref="llvm::X86::VPANDQZ128rm" data-ref-filename="llvm..X86..VPANDQZ128rm">VPANDQZ128rm</a>:</td></tr>
<tr><th id="7444">7444</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rr" title='llvm::X86::VPANDQZ256rr' data-ref="llvm::X86::VPANDQZ256rr" data-ref-filename="llvm..X86..VPANDQZ256rr">VPANDQZ256rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rm" title='llvm::X86::VPANDQZ256rm' data-ref="llvm::X86::VPANDQZ256rm" data-ref-filename="llvm..X86..VPANDQZ256rm">VPANDQZ256rm</a>:</td></tr>
<tr><th id="7445">7445</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rr" title='llvm::X86::VPANDNDZ128rr' data-ref="llvm::X86::VPANDNDZ128rr" data-ref-filename="llvm..X86..VPANDNDZ128rr">VPANDNDZ128rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rm" title='llvm::X86::VPANDNDZ128rm' data-ref="llvm::X86::VPANDNDZ128rm" data-ref-filename="llvm..X86..VPANDNDZ128rm">VPANDNDZ128rm</a>:</td></tr>
<tr><th id="7446">7446</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rr" title='llvm::X86::VPANDNDZ256rr' data-ref="llvm::X86::VPANDNDZ256rr" data-ref-filename="llvm..X86..VPANDNDZ256rr">VPANDNDZ256rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rm" title='llvm::X86::VPANDNDZ256rm' data-ref="llvm::X86::VPANDNDZ256rm" data-ref-filename="llvm..X86..VPANDNDZ256rm">VPANDNDZ256rm</a>:</td></tr>
<tr><th id="7447">7447</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rr" title='llvm::X86::VPANDNQZ128rr' data-ref="llvm::X86::VPANDNQZ128rr" data-ref-filename="llvm..X86..VPANDNQZ128rr">VPANDNQZ128rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rm" title='llvm::X86::VPANDNQZ128rm' data-ref="llvm::X86::VPANDNQZ128rm" data-ref-filename="llvm..X86..VPANDNQZ128rm">VPANDNQZ128rm</a>:</td></tr>
<tr><th id="7448">7448</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rr" title='llvm::X86::VPANDNQZ256rr' data-ref="llvm::X86::VPANDNQZ256rr" data-ref-filename="llvm..X86..VPANDNQZ256rr">VPANDNQZ256rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rm" title='llvm::X86::VPANDNQZ256rm' data-ref="llvm::X86::VPANDNQZ256rm" data-ref-filename="llvm..X86..VPANDNQZ256rm">VPANDNQZ256rm</a>:</td></tr>
<tr><th id="7449">7449</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rr" title='llvm::X86::VPORDZ128rr' data-ref="llvm::X86::VPORDZ128rr" data-ref-filename="llvm..X86..VPORDZ128rr">VPORDZ128rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rm" title='llvm::X86::VPORDZ128rm' data-ref="llvm::X86::VPORDZ128rm" data-ref-filename="llvm..X86..VPORDZ128rm">VPORDZ128rm</a>:</td></tr>
<tr><th id="7450">7450</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rr" title='llvm::X86::VPORDZ256rr' data-ref="llvm::X86::VPORDZ256rr" data-ref-filename="llvm..X86..VPORDZ256rr">VPORDZ256rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rm" title='llvm::X86::VPORDZ256rm' data-ref="llvm::X86::VPORDZ256rm" data-ref-filename="llvm..X86..VPORDZ256rm">VPORDZ256rm</a>:</td></tr>
<tr><th id="7451">7451</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rr" title='llvm::X86::VPORQZ128rr' data-ref="llvm::X86::VPORQZ128rr" data-ref-filename="llvm..X86..VPORQZ128rr">VPORQZ128rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rm" title='llvm::X86::VPORQZ128rm' data-ref="llvm::X86::VPORQZ128rm" data-ref-filename="llvm..X86..VPORQZ128rm">VPORQZ128rm</a>:</td></tr>
<tr><th id="7452">7452</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rr" title='llvm::X86::VPORQZ256rr' data-ref="llvm::X86::VPORQZ256rr" data-ref-filename="llvm..X86..VPORQZ256rr">VPORQZ256rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rm" title='llvm::X86::VPORQZ256rm' data-ref="llvm::X86::VPORQZ256rm" data-ref-filename="llvm..X86..VPORQZ256rm">VPORQZ256rm</a>:</td></tr>
<tr><th id="7453">7453</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rr" title='llvm::X86::VPXORDZ128rr' data-ref="llvm::X86::VPXORDZ128rr" data-ref-filename="llvm..X86..VPXORDZ128rr">VPXORDZ128rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rm" title='llvm::X86::VPXORDZ128rm' data-ref="llvm::X86::VPXORDZ128rm" data-ref-filename="llvm..X86..VPXORDZ128rm">VPXORDZ128rm</a>:</td></tr>
<tr><th id="7454">7454</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rr" title='llvm::X86::VPXORDZ256rr' data-ref="llvm::X86::VPXORDZ256rr" data-ref-filename="llvm..X86..VPXORDZ256rr">VPXORDZ256rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rm" title='llvm::X86::VPXORDZ256rm' data-ref="llvm::X86::VPXORDZ256rm" data-ref-filename="llvm..X86..VPXORDZ256rm">VPXORDZ256rm</a>:</td></tr>
<tr><th id="7455">7455</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rr" title='llvm::X86::VPXORQZ128rr' data-ref="llvm::X86::VPXORQZ128rr" data-ref-filename="llvm..X86..VPXORQZ128rr">VPXORQZ128rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rm" title='llvm::X86::VPXORQZ128rm' data-ref="llvm::X86::VPXORQZ128rm" data-ref-filename="llvm..X86..VPXORQZ128rm">VPXORQZ128rm</a>:</td></tr>
<tr><th id="7456">7456</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rr" title='llvm::X86::VPXORQZ256rr' data-ref="llvm::X86::VPXORQZ256rr" data-ref-filename="llvm..X86..VPXORQZ256rr">VPXORQZ256rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rm" title='llvm::X86::VPXORQZ256rm' data-ref="llvm::X86::VPXORQZ256rm" data-ref-filename="llvm..X86..VPXORQZ256rm">VPXORQZ256rm</a>:</td></tr>
<tr><th id="7457">7457</th><td>    <i>// If we don't have DQI see if we can still switch from an EVEX integer</i></td></tr>
<tr><th id="7458">7458</th><td><i>    // instruction to a VEX floating point instruction.</i></td></tr>
<tr><th id="7459">7459</th><td>    <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasDQIEv" title='llvm::X86Subtarget::hasDQI' data-ref="_ZNK4llvm12X86Subtarget6hasDQIEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasDQIEv">hasDQI</a>())</td></tr>
<tr><th id="7460">7460</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="7461">7461</th><td></td></tr>
<tr><th id="7462">7462</th><td>    <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &gt;= <var>16</var>)</td></tr>
<tr><th id="7463">7463</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="7464">7464</th><td>    <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &gt;= <var>16</var>)</td></tr>
<tr><th id="7465">7465</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="7466">7466</th><td>    <i>// Register forms will have 3 operands. Memory form will have more.</i></td></tr>
<tr><th id="7467">7467</th><td>    <b>if</b> (<a class="local col8 ref" href="#938NumOperands" title='NumOperands' data-ref="938NumOperands" data-ref-filename="938NumOperands">NumOperands</a> == <var>3</var> &amp;&amp;</td></tr>
<tr><th id="7468">7468</th><td>        <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) &gt;= <var>16</var>)</td></tr>
<tr><th id="7469">7469</th><td>      <b>return</b> <var>0</var>;</td></tr>
<tr><th id="7470">7470</th><td></td></tr>
<tr><th id="7471">7471</th><td>    <i>// All domains are valid.</i></td></tr>
<tr><th id="7472">7472</th><td>    <b>return</b> <var>0xe</var>;</td></tr>
<tr><th id="7473">7473</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHLPSrr" title='llvm::X86::MOVHLPSrr' data-ref="llvm::X86::MOVHLPSrr" data-ref-filename="llvm..X86..MOVHLPSrr">MOVHLPSrr</a>:</td></tr>
<tr><th id="7474">7474</th><td>    <i>// We can swap domains when both inputs are the same register.</i></td></tr>
<tr><th id="7475">7475</th><td><i>    // FIXME: This doesn't catch all the cases we would like. If the input</i></td></tr>
<tr><th id="7476">7476</th><td><i>    // register isn't KILLed by the instruction, the two address instruction</i></td></tr>
<tr><th id="7477">7477</th><td><i>    // pass puts a COPY on one input. The other input uses the original</i></td></tr>
<tr><th id="7478">7478</th><td><i>    // register. This prevents the same physical register from being used by</i></td></tr>
<tr><th id="7479">7479</th><td><i>    // both inputs.</i></td></tr>
<tr><th id="7480">7480</th><td>    <b>if</b> (<a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="7481">7481</th><td>        <a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="7482">7482</th><td>        <a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="7483">7483</th><td>        <a class="local col6 ref" href="#936MI" title='MI' data-ref="936MI" data-ref-filename="936MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>)</td></tr>
<tr><th id="7484">7484</th><td>      <b>return</b> <var>0x6</var>;</td></tr>
<tr><th id="7485">7485</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="7486">7486</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHUFPDrri" title='llvm::X86::SHUFPDrri' data-ref="llvm::X86::SHUFPDrri" data-ref-filename="llvm..X86..SHUFPDrri">SHUFPDrri</a>:</td></tr>
<tr><th id="7487">7487</th><td>    <b>return</b> <var>0x6</var>;</td></tr>
<tr><th id="7488">7488</th><td>  }</td></tr>
<tr><th id="7489">7489</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="7490">7490</th><td>}</td></tr>
<tr><th id="7491">7491</th><td></td></tr>
<tr><th id="7492">7492</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEj" title='llvm::X86InstrInfo::setExecutionDomainCustom' data-ref="_ZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEj">setExecutionDomainCustom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="944MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="944MI" data-ref-filename="944MI">MI</dfn>,</td></tr>
<tr><th id="7493">7493</th><td>                                            <em>unsigned</em> <dfn class="local col5 decl" id="945Domain" title='Domain' data-type='unsigned int' data-ref="945Domain" data-ref-filename="945Domain">Domain</dfn>) <em>const</em> {</td></tr>
<tr><th id="7494">7494</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Domain &gt; <var>0</var> &amp;&amp; Domain &lt; <var>4</var> &amp;&amp; <q>"Invalid execution domain"</q>);</td></tr>
<tr><th id="7495">7495</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="946dom" title='dom' data-type='uint16_t' data-ref="946dom" data-ref-filename="946dom">dom</dfn> = (<a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &gt;&gt; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::SSEDomainShift" title='llvm::X86II::SSEDomainShift' data-ref="llvm::X86II::SSEDomainShift" data-ref-filename="llvm..X86II..SSEDomainShift">SSEDomainShift</a>) &amp; <var>3</var>;</td></tr>
<tr><th id="7496">7496</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(dom &amp;&amp; <q>"Not an SSE instruction"</q>);</td></tr>
<tr><th id="7497">7497</th><td></td></tr>
<tr><th id="7498">7498</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="947Opcode" title='Opcode' data-type='unsigned int' data-ref="947Opcode" data-ref-filename="947Opcode">Opcode</dfn> = <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="7499">7499</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="948NumOperands" title='NumOperands' data-type='unsigned int' data-ref="948NumOperands" data-ref-filename="948NumOperands">NumOperands</dfn> = <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="7500">7500</th><td></td></tr>
<tr><th id="7501">7501</th><td>  <em>auto</em> <dfn class="local col9 decl" id="949SetBlendDomain" title='SetBlendDomain' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/X86/X86InstrInfo.cpp:7501:25)' data-ref="949SetBlendDomain" data-ref-filename="949SetBlendDomain">SetBlendDomain</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col0 decl" id="950ImmWidth" title='ImmWidth' data-type='unsigned int' data-ref="950ImmWidth" data-ref-filename="950ImmWidth">ImmWidth</dfn>, <em>bool</em> <dfn class="local col1 decl" id="951Is256" title='Is256' data-type='bool' data-ref="951Is256" data-ref-filename="951Is256">Is256</dfn>) {</td></tr>
<tr><th id="7502">7502</th><td>    <b>if</b> (<a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#948NumOperands" title='NumOperands' data-ref="948NumOperands" data-ref-filename="948NumOperands">NumOperands</a> - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="7503">7503</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="952Imm" title='Imm' data-type='unsigned int' data-ref="952Imm" data-ref-filename="952Imm">Imm</dfn> = <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#948NumOperands" title='NumOperands' data-ref="948NumOperands" data-ref-filename="948NumOperands">NumOperands</a> - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <var>255</var>;</td></tr>
<tr><th id="7504">7504</th><td>      <a class="local col2 ref" href="#952Imm" title='Imm' data-ref="952Imm" data-ref-filename="952Imm">Imm</a> = (<a class="local col0 ref" href="#950ImmWidth" title='ImmWidth' data-ref="950ImmWidth" data-ref-filename="950ImmWidth">ImmWidth</a> == <var>16</var> ? ((<a class="local col2 ref" href="#952Imm" title='Imm' data-ref="952Imm" data-ref-filename="952Imm">Imm</a> &lt;&lt; <var>8</var>) | <a class="local col2 ref" href="#952Imm" title='Imm' data-ref="952Imm" data-ref-filename="952Imm">Imm</a>) : <a class="local col2 ref" href="#952Imm" title='Imm' data-ref="952Imm" data-ref-filename="952Imm">Imm</a>);</td></tr>
<tr><th id="7505">7505</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="953NewImm" title='NewImm' data-type='unsigned int' data-ref="953NewImm" data-ref-filename="953NewImm">NewImm</dfn> = <a class="local col2 ref" href="#952Imm" title='Imm' data-ref="952Imm" data-ref-filename="952Imm">Imm</a>;</td></tr>
<tr><th id="7506">7506</th><td></td></tr>
<tr><th id="7507">7507</th><td>      <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> *<dfn class="local col4 decl" id="954table" title='table' data-type='const uint16_t *' data-ref="954table" data-ref-filename="954table">table</dfn> = <a class="tu ref fn" href="#_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-use='c' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</a>(<a class="local col7 ref" href="#947Opcode" title='Opcode' data-ref="947Opcode" data-ref-filename="947Opcode">Opcode</a>, <a class="local col6 ref" href="#946dom" title='dom' data-ref="946dom" data-ref-filename="946dom">dom</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableBlendInstrs" title='ReplaceableBlendInstrs' data-use='r' data-ref="ReplaceableBlendInstrs" data-ref-filename="ReplaceableBlendInstrs">ReplaceableBlendInstrs</a>);</td></tr>
<tr><th id="7508">7508</th><td>      <b>if</b> (!<a class="local col4 ref" href="#954table" title='table' data-ref="954table" data-ref-filename="954table">table</a>)</td></tr>
<tr><th id="7509">7509</th><td>        <a class="local col4 ref" href="#954table" title='table' data-ref="954table" data-ref-filename="954table">table</a> = <a class="tu ref fn" href="#_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-use='c' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</a>(<a class="local col7 ref" href="#947Opcode" title='Opcode' data-ref="947Opcode" data-ref-filename="947Opcode">Opcode</a>, <a class="local col6 ref" href="#946dom" title='dom' data-ref="946dom" data-ref-filename="946dom">dom</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableBlendAVX2Instrs" title='ReplaceableBlendAVX2Instrs' data-use='r' data-ref="ReplaceableBlendAVX2Instrs" data-ref-filename="ReplaceableBlendAVX2Instrs">ReplaceableBlendAVX2Instrs</a>);</td></tr>
<tr><th id="7510">7510</th><td></td></tr>
<tr><th id="7511">7511</th><td>      <b>if</b> (<a class="local col5 ref" href="#945Domain" title='Domain' data-ref="945Domain" data-ref-filename="945Domain">Domain</a> == <var>1</var>) { <i>// PackedSingle</i></td></tr>
<tr><th id="7512">7512</th><td>        <a class="tu ref fn" href="#_ZL15AdjustBlendMaskjjjPj" title='AdjustBlendMask' data-use='c' data-ref="_ZL15AdjustBlendMaskjjjPj" data-ref-filename="_ZL15AdjustBlendMaskjjjPj">AdjustBlendMask</a>(<a class="local col2 ref" href="#952Imm" title='Imm' data-ref="952Imm" data-ref-filename="952Imm">Imm</a>, <a class="local col0 ref" href="#950ImmWidth" title='ImmWidth' data-ref="950ImmWidth" data-ref-filename="950ImmWidth">ImmWidth</a>, <a class="local col1 ref" href="#951Is256" title='Is256' data-ref="951Is256" data-ref-filename="951Is256">Is256</a> ? <var>8</var> : <var>4</var>, &amp;<a class="local col3 ref" href="#953NewImm" title='NewImm' data-ref="953NewImm" data-ref-filename="953NewImm">NewImm</a>);</td></tr>
<tr><th id="7513">7513</th><td>      } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#945Domain" title='Domain' data-ref="945Domain" data-ref-filename="945Domain">Domain</a> == <var>2</var>) { <i>// PackedDouble</i></td></tr>
<tr><th id="7514">7514</th><td>        <a class="tu ref fn" href="#_ZL15AdjustBlendMaskjjjPj" title='AdjustBlendMask' data-use='c' data-ref="_ZL15AdjustBlendMaskjjjPj" data-ref-filename="_ZL15AdjustBlendMaskjjjPj">AdjustBlendMask</a>(<a class="local col2 ref" href="#952Imm" title='Imm' data-ref="952Imm" data-ref-filename="952Imm">Imm</a>, <a class="local col0 ref" href="#950ImmWidth" title='ImmWidth' data-ref="950ImmWidth" data-ref-filename="950ImmWidth">ImmWidth</a>, <a class="local col1 ref" href="#951Is256" title='Is256' data-ref="951Is256" data-ref-filename="951Is256">Is256</a> ? <var>4</var> : <var>2</var>, &amp;<a class="local col3 ref" href="#953NewImm" title='NewImm' data-ref="953NewImm" data-ref-filename="953NewImm">NewImm</a>);</td></tr>
<tr><th id="7515">7515</th><td>      } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#945Domain" title='Domain' data-ref="945Domain" data-ref-filename="945Domain">Domain</a> == <var>3</var>) { <i>// PackedInt</i></td></tr>
<tr><th id="7516">7516</th><td>        <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasAVX2Ev" title='llvm::X86Subtarget::hasAVX2' data-ref="_ZNK4llvm12X86Subtarget7hasAVX2Ev" data-ref-filename="_ZNK4llvm12X86Subtarget7hasAVX2Ev">hasAVX2</a>()) {</td></tr>
<tr><th id="7517">7517</th><td>          <i>// If we are already VPBLENDW use that, else use VPBLENDD.</i></td></tr>
<tr><th id="7518">7518</th><td>          <b>if</b> ((<a class="local col0 ref" href="#950ImmWidth" title='ImmWidth' data-ref="950ImmWidth" data-ref-filename="950ImmWidth">ImmWidth</a> / (<a class="local col1 ref" href="#951Is256" title='Is256' data-ref="951Is256" data-ref-filename="951Is256">Is256</a> ? <var>2</var> : <var>1</var>)) != <var>8</var>) {</td></tr>
<tr><th id="7519">7519</th><td>            <a class="local col4 ref" href="#954table" title='table' data-ref="954table" data-ref-filename="954table">table</a> = <a class="tu ref fn" href="#_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-use='c' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</a>(<a class="local col7 ref" href="#947Opcode" title='Opcode' data-ref="947Opcode" data-ref-filename="947Opcode">Opcode</a>, <a class="local col6 ref" href="#946dom" title='dom' data-ref="946dom" data-ref-filename="946dom">dom</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableBlendAVX2Instrs" title='ReplaceableBlendAVX2Instrs' data-use='r' data-ref="ReplaceableBlendAVX2Instrs" data-ref-filename="ReplaceableBlendAVX2Instrs">ReplaceableBlendAVX2Instrs</a>);</td></tr>
<tr><th id="7520">7520</th><td>            <a class="tu ref fn" href="#_ZL15AdjustBlendMaskjjjPj" title='AdjustBlendMask' data-use='c' data-ref="_ZL15AdjustBlendMaskjjjPj" data-ref-filename="_ZL15AdjustBlendMaskjjjPj">AdjustBlendMask</a>(<a class="local col2 ref" href="#952Imm" title='Imm' data-ref="952Imm" data-ref-filename="952Imm">Imm</a>, <a class="local col0 ref" href="#950ImmWidth" title='ImmWidth' data-ref="950ImmWidth" data-ref-filename="950ImmWidth">ImmWidth</a>, <a class="local col1 ref" href="#951Is256" title='Is256' data-ref="951Is256" data-ref-filename="951Is256">Is256</a> ? <var>8</var> : <var>4</var>, &amp;<a class="local col3 ref" href="#953NewImm" title='NewImm' data-ref="953NewImm" data-ref-filename="953NewImm">NewImm</a>);</td></tr>
<tr><th id="7521">7521</th><td>          }</td></tr>
<tr><th id="7522">7522</th><td>        } <b>else</b> {</td></tr>
<tr><th id="7523">7523</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!Is256 &amp;&amp; <q>"128-bit vector expected"</q>);</td></tr>
<tr><th id="7524">7524</th><td>          <a class="tu ref fn" href="#_ZL15AdjustBlendMaskjjjPj" title='AdjustBlendMask' data-use='c' data-ref="_ZL15AdjustBlendMaskjjjPj" data-ref-filename="_ZL15AdjustBlendMaskjjjPj">AdjustBlendMask</a>(<a class="local col2 ref" href="#952Imm" title='Imm' data-ref="952Imm" data-ref-filename="952Imm">Imm</a>, <a class="local col0 ref" href="#950ImmWidth" title='ImmWidth' data-ref="950ImmWidth" data-ref-filename="950ImmWidth">ImmWidth</a>, <var>8</var>, &amp;<a class="local col3 ref" href="#953NewImm" title='NewImm' data-ref="953NewImm" data-ref-filename="953NewImm">NewImm</a>);</td></tr>
<tr><th id="7525">7525</th><td>        }</td></tr>
<tr><th id="7526">7526</th><td>      }</td></tr>
<tr><th id="7527">7527</th><td></td></tr>
<tr><th id="7528">7528</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(table &amp;&amp; table[Domain - <var>1</var>] &amp;&amp; <q>"Unknown domain op"</q>);</td></tr>
<tr><th id="7529">7529</th><td>      <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#954table" title='table' data-ref="954table" data-ref-filename="954table">table</a>[<a class="local col5 ref" href="#945Domain" title='Domain' data-ref="945Domain" data-ref-filename="945Domain">Domain</a> - <var>1</var>]));</td></tr>
<tr><th id="7530">7530</th><td>      <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#948NumOperands" title='NumOperands' data-ref="948NumOperands" data-ref-filename="948NumOperands">NumOperands</a> - <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#953NewImm" title='NewImm' data-ref="953NewImm" data-ref-filename="953NewImm">NewImm</a> &amp; <var>255</var>);</td></tr>
<tr><th id="7531">7531</th><td>    }</td></tr>
<tr><th id="7532">7532</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7533">7533</th><td>  };</td></tr>
<tr><th id="7534">7534</th><td></td></tr>
<tr><th id="7535">7535</th><td>  <b>switch</b> (<a class="local col7 ref" href="#947Opcode" title='Opcode' data-ref="947Opcode" data-ref-filename="947Opcode">Opcode</a>) {</td></tr>
<tr><th id="7536">7536</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPDrmi" title='llvm::X86::BLENDPDrmi' data-ref="llvm::X86::BLENDPDrmi" data-ref-filename="llvm..X86..BLENDPDrmi">BLENDPDrmi</a>:</td></tr>
<tr><th id="7537">7537</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPDrri" title='llvm::X86::BLENDPDrri' data-ref="llvm::X86::BLENDPDrri" data-ref-filename="llvm..X86..BLENDPDrri">BLENDPDrri</a>:</td></tr>
<tr><th id="7538">7538</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrmi" title='llvm::X86::VBLENDPDrmi' data-ref="llvm::X86::VBLENDPDrmi" data-ref-filename="llvm..X86..VBLENDPDrmi">VBLENDPDrmi</a>:</td></tr>
<tr><th id="7539">7539</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDrri" title='llvm::X86::VBLENDPDrri' data-ref="llvm::X86::VBLENDPDrri" data-ref-filename="llvm..X86..VBLENDPDrri">VBLENDPDrri</a>:</td></tr>
<tr><th id="7540">7540</th><td>    <b>return</b> <a class="local col9 ref" href="#949SetBlendDomain" title='SetBlendDomain' data-ref="949SetBlendDomain" data-ref-filename="949SetBlendDomain">SetBlendDomain</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" title='llvm::X86InstrInfo::setExecutionDomainCustom(llvm::MachineInstr &amp;, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" data-ref-filename="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb">(<var>2</var>, <b>false</b>)</a>;</td></tr>
<tr><th id="7541">7541</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDYrmi" title='llvm::X86::VBLENDPDYrmi' data-ref="llvm::X86::VBLENDPDYrmi" data-ref-filename="llvm..X86..VBLENDPDYrmi">VBLENDPDYrmi</a>:</td></tr>
<tr><th id="7542">7542</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPDYrri" title='llvm::X86::VBLENDPDYrri' data-ref="llvm::X86::VBLENDPDYrri" data-ref-filename="llvm..X86..VBLENDPDYrri">VBLENDPDYrri</a>:</td></tr>
<tr><th id="7543">7543</th><td>    <b>return</b> <a class="local col9 ref" href="#949SetBlendDomain" title='SetBlendDomain' data-ref="949SetBlendDomain" data-ref-filename="949SetBlendDomain">SetBlendDomain</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" title='llvm::X86InstrInfo::setExecutionDomainCustom(llvm::MachineInstr &amp;, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" data-ref-filename="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb">(<var>4</var>, <b>true</b>)</a>;</td></tr>
<tr><th id="7544">7544</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPSrmi" title='llvm::X86::BLENDPSrmi' data-ref="llvm::X86::BLENDPSrmi" data-ref-filename="llvm..X86..BLENDPSrmi">BLENDPSrmi</a>:</td></tr>
<tr><th id="7545">7545</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::BLENDPSrri" title='llvm::X86::BLENDPSrri' data-ref="llvm::X86::BLENDPSrri" data-ref-filename="llvm..X86..BLENDPSrri">BLENDPSrri</a>:</td></tr>
<tr><th id="7546">7546</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrmi" title='llvm::X86::VBLENDPSrmi' data-ref="llvm::X86::VBLENDPSrmi" data-ref-filename="llvm..X86..VBLENDPSrmi">VBLENDPSrmi</a>:</td></tr>
<tr><th id="7547">7547</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSrri" title='llvm::X86::VBLENDPSrri' data-ref="llvm::X86::VBLENDPSrri" data-ref-filename="llvm..X86..VBLENDPSrri">VBLENDPSrri</a>:</td></tr>
<tr><th id="7548">7548</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDrmi" title='llvm::X86::VPBLENDDrmi' data-ref="llvm::X86::VPBLENDDrmi" data-ref-filename="llvm..X86..VPBLENDDrmi">VPBLENDDrmi</a>:</td></tr>
<tr><th id="7549">7549</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDrri" title='llvm::X86::VPBLENDDrri' data-ref="llvm::X86::VPBLENDDrri" data-ref-filename="llvm..X86..VPBLENDDrri">VPBLENDDrri</a>:</td></tr>
<tr><th id="7550">7550</th><td>    <b>return</b> <a class="local col9 ref" href="#949SetBlendDomain" title='SetBlendDomain' data-ref="949SetBlendDomain" data-ref-filename="949SetBlendDomain">SetBlendDomain</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" title='llvm::X86InstrInfo::setExecutionDomainCustom(llvm::MachineInstr &amp;, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" data-ref-filename="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb">(<var>4</var>, <b>false</b>)</a>;</td></tr>
<tr><th id="7551">7551</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrmi" title='llvm::X86::VBLENDPSYrmi' data-ref="llvm::X86::VBLENDPSYrmi" data-ref-filename="llvm..X86..VBLENDPSYrmi">VBLENDPSYrmi</a>:</td></tr>
<tr><th id="7552">7552</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VBLENDPSYrri" title='llvm::X86::VBLENDPSYrri' data-ref="llvm::X86::VBLENDPSYrri" data-ref-filename="llvm..X86..VBLENDPSYrri">VBLENDPSYrri</a>:</td></tr>
<tr><th id="7553">7553</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDYrmi" title='llvm::X86::VPBLENDDYrmi' data-ref="llvm::X86::VPBLENDDYrmi" data-ref-filename="llvm..X86..VPBLENDDYrmi">VPBLENDDYrmi</a>:</td></tr>
<tr><th id="7554">7554</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDDYrri" title='llvm::X86::VPBLENDDYrri' data-ref="llvm::X86::VPBLENDDYrri" data-ref-filename="llvm..X86..VPBLENDDYrri">VPBLENDDYrri</a>:</td></tr>
<tr><th id="7555">7555</th><td>    <b>return</b> <a class="local col9 ref" href="#949SetBlendDomain" title='SetBlendDomain' data-ref="949SetBlendDomain" data-ref-filename="949SetBlendDomain">SetBlendDomain</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" title='llvm::X86InstrInfo::setExecutionDomainCustom(llvm::MachineInstr &amp;, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" data-ref-filename="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb">(<var>8</var>, <b>true</b>)</a>;</td></tr>
<tr><th id="7556">7556</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PBLENDWrmi" title='llvm::X86::PBLENDWrmi' data-ref="llvm::X86::PBLENDWrmi" data-ref-filename="llvm..X86..PBLENDWrmi">PBLENDWrmi</a>:</td></tr>
<tr><th id="7557">7557</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PBLENDWrri" title='llvm::X86::PBLENDWrri' data-ref="llvm::X86::PBLENDWrri" data-ref-filename="llvm..X86..PBLENDWrri">PBLENDWrri</a>:</td></tr>
<tr><th id="7558">7558</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWrmi" title='llvm::X86::VPBLENDWrmi' data-ref="llvm::X86::VPBLENDWrmi" data-ref-filename="llvm..X86..VPBLENDWrmi">VPBLENDWrmi</a>:</td></tr>
<tr><th id="7559">7559</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWrri" title='llvm::X86::VPBLENDWrri' data-ref="llvm::X86::VPBLENDWrri" data-ref-filename="llvm..X86..VPBLENDWrri">VPBLENDWrri</a>:</td></tr>
<tr><th id="7560">7560</th><td>    <b>return</b> <a class="local col9 ref" href="#949SetBlendDomain" title='SetBlendDomain' data-ref="949SetBlendDomain" data-ref-filename="949SetBlendDomain">SetBlendDomain</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" title='llvm::X86InstrInfo::setExecutionDomainCustom(llvm::MachineInstr &amp;, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" data-ref-filename="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb">(<var>8</var>, <b>false</b>)</a>;</td></tr>
<tr><th id="7561">7561</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWYrmi" title='llvm::X86::VPBLENDWYrmi' data-ref="llvm::X86::VPBLENDWYrmi" data-ref-filename="llvm..X86..VPBLENDWYrmi">VPBLENDWYrmi</a>:</td></tr>
<tr><th id="7562">7562</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPBLENDWYrri" title='llvm::X86::VPBLENDWYrri' data-ref="llvm::X86::VPBLENDWYrri" data-ref-filename="llvm..X86..VPBLENDWYrri">VPBLENDWYrri</a>:</td></tr>
<tr><th id="7563">7563</th><td>    <b>return</b> <a class="local col9 ref" href="#949SetBlendDomain" title='SetBlendDomain' data-ref="949SetBlendDomain" data-ref-filename="949SetBlendDomain">SetBlendDomain</a><a class="tu ref fn" href="#_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" title='llvm::X86InstrInfo::setExecutionDomainCustom(llvm::MachineInstr &amp;, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb" data-ref-filename="_ZZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEjENK3$_3clEjb">(<var>16</var>, <b>true</b>)</a>;</td></tr>
<tr><th id="7564">7564</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rr" title='llvm::X86::VPANDDZ128rr' data-ref="llvm::X86::VPANDDZ128rr" data-ref-filename="llvm..X86..VPANDDZ128rr">VPANDDZ128rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rm" title='llvm::X86::VPANDDZ128rm' data-ref="llvm::X86::VPANDDZ128rm" data-ref-filename="llvm..X86..VPANDDZ128rm">VPANDDZ128rm</a>:</td></tr>
<tr><th id="7565">7565</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rr" title='llvm::X86::VPANDDZ256rr' data-ref="llvm::X86::VPANDDZ256rr" data-ref-filename="llvm..X86..VPANDDZ256rr">VPANDDZ256rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rm" title='llvm::X86::VPANDDZ256rm' data-ref="llvm::X86::VPANDDZ256rm" data-ref-filename="llvm..X86..VPANDDZ256rm">VPANDDZ256rm</a>:</td></tr>
<tr><th id="7566">7566</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rr" title='llvm::X86::VPANDQZ128rr' data-ref="llvm::X86::VPANDQZ128rr" data-ref-filename="llvm..X86..VPANDQZ128rr">VPANDQZ128rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rm" title='llvm::X86::VPANDQZ128rm' data-ref="llvm::X86::VPANDQZ128rm" data-ref-filename="llvm..X86..VPANDQZ128rm">VPANDQZ128rm</a>:</td></tr>
<tr><th id="7567">7567</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rr" title='llvm::X86::VPANDQZ256rr' data-ref="llvm::X86::VPANDQZ256rr" data-ref-filename="llvm..X86..VPANDQZ256rr">VPANDQZ256rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rm" title='llvm::X86::VPANDQZ256rm' data-ref="llvm::X86::VPANDQZ256rm" data-ref-filename="llvm..X86..VPANDQZ256rm">VPANDQZ256rm</a>:</td></tr>
<tr><th id="7568">7568</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rr" title='llvm::X86::VPANDNDZ128rr' data-ref="llvm::X86::VPANDNDZ128rr" data-ref-filename="llvm..X86..VPANDNDZ128rr">VPANDNDZ128rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ128rm" title='llvm::X86::VPANDNDZ128rm' data-ref="llvm::X86::VPANDNDZ128rm" data-ref-filename="llvm..X86..VPANDNDZ128rm">VPANDNDZ128rm</a>:</td></tr>
<tr><th id="7569">7569</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rr" title='llvm::X86::VPANDNDZ256rr' data-ref="llvm::X86::VPANDNDZ256rr" data-ref-filename="llvm..X86..VPANDNDZ256rr">VPANDNDZ256rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNDZ256rm" title='llvm::X86::VPANDNDZ256rm' data-ref="llvm::X86::VPANDNDZ256rm" data-ref-filename="llvm..X86..VPANDNDZ256rm">VPANDNDZ256rm</a>:</td></tr>
<tr><th id="7570">7570</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rr" title='llvm::X86::VPANDNQZ128rr' data-ref="llvm::X86::VPANDNQZ128rr" data-ref-filename="llvm..X86..VPANDNQZ128rr">VPANDNQZ128rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ128rm" title='llvm::X86::VPANDNQZ128rm' data-ref="llvm::X86::VPANDNQZ128rm" data-ref-filename="llvm..X86..VPANDNQZ128rm">VPANDNQZ128rm</a>:</td></tr>
<tr><th id="7571">7571</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rr" title='llvm::X86::VPANDNQZ256rr' data-ref="llvm::X86::VPANDNQZ256rr" data-ref-filename="llvm..X86..VPANDNQZ256rr">VPANDNQZ256rr</a>: <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDNQZ256rm" title='llvm::X86::VPANDNQZ256rm' data-ref="llvm::X86::VPANDNQZ256rm" data-ref-filename="llvm..X86..VPANDNQZ256rm">VPANDNQZ256rm</a>:</td></tr>
<tr><th id="7572">7572</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rr" title='llvm::X86::VPORDZ128rr' data-ref="llvm::X86::VPORDZ128rr" data-ref-filename="llvm..X86..VPORDZ128rr">VPORDZ128rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rm" title='llvm::X86::VPORDZ128rm' data-ref="llvm::X86::VPORDZ128rm" data-ref-filename="llvm..X86..VPORDZ128rm">VPORDZ128rm</a>:</td></tr>
<tr><th id="7573">7573</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rr" title='llvm::X86::VPORDZ256rr' data-ref="llvm::X86::VPORDZ256rr" data-ref-filename="llvm..X86..VPORDZ256rr">VPORDZ256rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rm" title='llvm::X86::VPORDZ256rm' data-ref="llvm::X86::VPORDZ256rm" data-ref-filename="llvm..X86..VPORDZ256rm">VPORDZ256rm</a>:</td></tr>
<tr><th id="7574">7574</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rr" title='llvm::X86::VPORQZ128rr' data-ref="llvm::X86::VPORQZ128rr" data-ref-filename="llvm..X86..VPORQZ128rr">VPORQZ128rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rm" title='llvm::X86::VPORQZ128rm' data-ref="llvm::X86::VPORQZ128rm" data-ref-filename="llvm..X86..VPORQZ128rm">VPORQZ128rm</a>:</td></tr>
<tr><th id="7575">7575</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rr" title='llvm::X86::VPORQZ256rr' data-ref="llvm::X86::VPORQZ256rr" data-ref-filename="llvm..X86..VPORQZ256rr">VPORQZ256rr</a>:   <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rm" title='llvm::X86::VPORQZ256rm' data-ref="llvm::X86::VPORQZ256rm" data-ref-filename="llvm..X86..VPORQZ256rm">VPORQZ256rm</a>:</td></tr>
<tr><th id="7576">7576</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rr" title='llvm::X86::VPXORDZ128rr' data-ref="llvm::X86::VPXORDZ128rr" data-ref-filename="llvm..X86..VPXORDZ128rr">VPXORDZ128rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rm" title='llvm::X86::VPXORDZ128rm' data-ref="llvm::X86::VPXORDZ128rm" data-ref-filename="llvm..X86..VPXORDZ128rm">VPXORDZ128rm</a>:</td></tr>
<tr><th id="7577">7577</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rr" title='llvm::X86::VPXORDZ256rr' data-ref="llvm::X86::VPXORDZ256rr" data-ref-filename="llvm..X86..VPXORDZ256rr">VPXORDZ256rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rm" title='llvm::X86::VPXORDZ256rm' data-ref="llvm::X86::VPXORDZ256rm" data-ref-filename="llvm..X86..VPXORDZ256rm">VPXORDZ256rm</a>:</td></tr>
<tr><th id="7578">7578</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rr" title='llvm::X86::VPXORQZ128rr' data-ref="llvm::X86::VPXORQZ128rr" data-ref-filename="llvm..X86..VPXORQZ128rr">VPXORQZ128rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rm" title='llvm::X86::VPXORQZ128rm' data-ref="llvm::X86::VPXORQZ128rm" data-ref-filename="llvm..X86..VPXORQZ128rm">VPXORQZ128rm</a>:</td></tr>
<tr><th id="7579">7579</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rr" title='llvm::X86::VPXORQZ256rr' data-ref="llvm::X86::VPXORQZ256rr" data-ref-filename="llvm..X86..VPXORQZ256rr">VPXORQZ256rr</a>:  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rm" title='llvm::X86::VPXORQZ256rm' data-ref="llvm::X86::VPXORQZ256rm" data-ref-filename="llvm..X86..VPXORQZ256rm">VPXORQZ256rm</a>: {</td></tr>
<tr><th id="7580">7580</th><td>    <i>// Without DQI, convert EVEX instructions to VEX instructions.</i></td></tr>
<tr><th id="7581">7581</th><td>    <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasDQIEv" title='llvm::X86Subtarget::hasDQI' data-ref="_ZNK4llvm12X86Subtarget6hasDQIEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasDQIEv">hasDQI</a>())</td></tr>
<tr><th id="7582">7582</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7583">7583</th><td></td></tr>
<tr><th id="7584">7584</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> *<dfn class="local col5 decl" id="955table" title='table' data-type='const uint16_t *' data-ref="955table" data-ref-filename="955table">table</dfn> = <a class="tu ref fn" href="#_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" title='lookupAVX512' data-use='c' data-ref="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" data-ref-filename="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE">lookupAVX512</a>(<a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col6 ref" href="#946dom" title='dom' data-ref="946dom" data-ref-filename="946dom">dom</a>,</td></tr>
<tr><th id="7585">7585</th><td>                                         <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableCustomAVX512LogicInstrs" title='ReplaceableCustomAVX512LogicInstrs' data-use='r' data-ref="ReplaceableCustomAVX512LogicInstrs" data-ref-filename="ReplaceableCustomAVX512LogicInstrs">ReplaceableCustomAVX512LogicInstrs</a>);</td></tr>
<tr><th id="7586">7586</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(table &amp;&amp; <q>"Instruction not found in table?"</q>);</td></tr>
<tr><th id="7587">7587</th><td>    <i>// Don't change integer Q instructions to D instructions and</i></td></tr>
<tr><th id="7588">7588</th><td><i>    // use D intructions if we started with a PS instruction.</i></td></tr>
<tr><th id="7589">7589</th><td>    <b>if</b> (<a class="local col5 ref" href="#945Domain" title='Domain' data-ref="945Domain" data-ref-filename="945Domain">Domain</a> == <var>3</var> &amp;&amp; (<a class="local col6 ref" href="#946dom" title='dom' data-ref="946dom" data-ref-filename="946dom">dom</a> == <var>1</var> || <a class="local col5 ref" href="#955table" title='table' data-ref="955table" data-ref-filename="955table">table</a>[<var>3</var>] == <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="7590">7590</th><td>      <a class="local col5 ref" href="#945Domain" title='Domain' data-ref="945Domain" data-ref-filename="945Domain">Domain</a> = <var>4</var>;</td></tr>
<tr><th id="7591">7591</th><td>    <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#955table" title='table' data-ref="955table" data-ref-filename="955table">table</a>[<a class="local col5 ref" href="#945Domain" title='Domain' data-ref="945Domain" data-ref-filename="945Domain">Domain</a> - <var>1</var>]));</td></tr>
<tr><th id="7592">7592</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7593">7593</th><td>  }</td></tr>
<tr><th id="7594">7594</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::UNPCKHPDrr" title='llvm::X86::UNPCKHPDrr' data-ref="llvm::X86::UNPCKHPDrr" data-ref-filename="llvm..X86..UNPCKHPDrr">UNPCKHPDrr</a>:</td></tr>
<tr><th id="7595">7595</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHLPSrr" title='llvm::X86::MOVHLPSrr' data-ref="llvm::X86::MOVHLPSrr" data-ref-filename="llvm..X86..MOVHLPSrr">MOVHLPSrr</a>:</td></tr>
<tr><th id="7596">7596</th><td>    <i>// We just need to commute the instruction which will switch the domains.</i></td></tr>
<tr><th id="7597">7597</th><td>    <b>if</b> (<a class="local col5 ref" href="#945Domain" title='Domain' data-ref="945Domain" data-ref-filename="945Domain">Domain</a> != <a class="local col6 ref" href="#946dom" title='dom' data-ref="946dom" data-ref-filename="946dom">dom</a> &amp;&amp; <a class="local col5 ref" href="#945Domain" title='Domain' data-ref="945Domain" data-ref-filename="945Domain">Domain</a> != <var>3</var> &amp;&amp;</td></tr>
<tr><th id="7598">7598</th><td>        <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp;</td></tr>
<tr><th id="7599">7599</th><td>        <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="7600">7600</th><td>        <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="7601">7601</th><td>        <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var>) {</td></tr>
<tr><th id="7602">7602</th><td>      <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstruction' data-ref="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo18commuteInstructionERNS_12MachineInstrEbjj">commuteInstruction</a>(<span class='refarg'><a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a></span>, <b>false</b>);</td></tr>
<tr><th id="7603">7603</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7604">7604</th><td>    }</td></tr>
<tr><th id="7605">7605</th><td>    <i>// We must always return true for MOVHLPSrr.</i></td></tr>
<tr><th id="7606">7606</th><td>    <b>if</b> (<a class="local col7 ref" href="#947Opcode" title='Opcode' data-ref="947Opcode" data-ref-filename="947Opcode">Opcode</a> == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVHLPSrr" title='llvm::X86::MOVHLPSrr' data-ref="llvm::X86::MOVHLPSrr" data-ref-filename="llvm..X86..MOVHLPSrr">MOVHLPSrr</a>)</td></tr>
<tr><th id="7607">7607</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7608">7608</th><td>    <b>break</b>;</td></tr>
<tr><th id="7609">7609</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHUFPDrri" title='llvm::X86::SHUFPDrri' data-ref="llvm::X86::SHUFPDrri" data-ref-filename="llvm..X86..SHUFPDrri">SHUFPDrri</a>: {</td></tr>
<tr><th id="7610">7610</th><td>    <b>if</b> (<a class="local col5 ref" href="#945Domain" title='Domain' data-ref="945Domain" data-ref-filename="945Domain">Domain</a> == <var>1</var>) {</td></tr>
<tr><th id="7611">7611</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="956Imm" title='Imm' data-type='unsigned int' data-ref="956Imm" data-ref-filename="956Imm">Imm</dfn> = <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="7612">7612</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="957NewImm" title='NewImm' data-type='unsigned int' data-ref="957NewImm" data-ref-filename="957NewImm">NewImm</dfn> = <var>0x44</var>;</td></tr>
<tr><th id="7613">7613</th><td>      <b>if</b> (<a class="local col6 ref" href="#956Imm" title='Imm' data-ref="956Imm" data-ref-filename="956Imm">Imm</a> &amp; <var>1</var>) <a class="local col7 ref" href="#957NewImm" title='NewImm' data-ref="957NewImm" data-ref-filename="957NewImm">NewImm</a> |= <var>0x0a</var>;</td></tr>
<tr><th id="7614">7614</th><td>      <b>if</b> (<a class="local col6 ref" href="#956Imm" title='Imm' data-ref="956Imm" data-ref-filename="956Imm">Imm</a> &amp; <var>2</var>) <a class="local col7 ref" href="#957NewImm" title='NewImm' data-ref="957NewImm" data-ref-filename="957NewImm">NewImm</a> |= <var>0xa0</var>;</td></tr>
<tr><th id="7615">7615</th><td>      <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col7 ref" href="#957NewImm" title='NewImm' data-ref="957NewImm" data-ref-filename="957NewImm">NewImm</a>);</td></tr>
<tr><th id="7616">7616</th><td>      <a class="local col4 ref" href="#944MI" title='MI' data-ref="944MI" data-ref-filename="944MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SHUFPSrri" title='llvm::X86::SHUFPSrri' data-ref="llvm::X86::SHUFPSrri" data-ref-filename="llvm..X86..SHUFPSrri">SHUFPSrri</a>));</td></tr>
<tr><th id="7617">7617</th><td>    }</td></tr>
<tr><th id="7618">7618</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="7619">7619</th><td>  }</td></tr>
<tr><th id="7620">7620</th><td>  }</td></tr>
<tr><th id="7621">7621</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7622">7622</th><td>}</td></tr>
<tr><th id="7623">7623</th><td></td></tr>
<tr><th id="7624">7624</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>&gt;</td></tr>
<tr><th id="7625">7625</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo18getExecutionDomainERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getExecutionDomain' data-ref="_ZNK4llvm12X86InstrInfo18getExecutionDomainERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo18getExecutionDomainERKNS_12MachineInstrE">getExecutionDomain</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="958MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="958MI" data-ref-filename="958MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="7626">7626</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="959domain" title='domain' data-type='uint16_t' data-ref="959domain" data-ref-filename="959domain">domain</dfn> = (<a class="local col8 ref" href="#958MI" title='MI' data-ref="958MI" data-ref-filename="958MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &gt;&gt; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::SSEDomainShift" title='llvm::X86II::SSEDomainShift' data-ref="llvm::X86II::SSEDomainShift" data-ref-filename="llvm..X86II..SSEDomainShift">SSEDomainShift</a>) &amp; <var>3</var>;</td></tr>
<tr><th id="7627">7627</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="960opcode" title='opcode' data-type='unsigned int' data-ref="960opcode" data-ref-filename="960opcode">opcode</dfn> = <a class="local col8 ref" href="#958MI" title='MI' data-ref="958MI" data-ref-filename="958MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="7628">7628</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="961validDomains" title='validDomains' data-type='uint16_t' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</dfn> = <var>0</var>;</td></tr>
<tr><th id="7629">7629</th><td>  <b>if</b> (<a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a>) {</td></tr>
<tr><th id="7630">7630</th><td>    <i>// Attempt to match for custom instructions.</i></td></tr>
<tr><th id="7631">7631</th><td>    <a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a> = <a class="member fn" href="#_ZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getExecutionDomainCustom' data-ref="_ZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrE">getExecutionDomainCustom</a>(<a class="local col8 ref" href="#958MI" title='MI' data-ref="958MI" data-ref-filename="958MI">MI</a>);</td></tr>
<tr><th id="7632">7632</th><td>    <b>if</b> (<a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a>)</td></tr>
<tr><th id="7633">7633</th><td>      <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a></span>, <span class='refarg'><a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a></span>);</td></tr>
<tr><th id="7634">7634</th><td></td></tr>
<tr><th id="7635">7635</th><td>    <b>if</b> (<a class="tu ref fn" href="#_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-use='c' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</a>(<a class="local col0 ref" href="#960opcode" title='opcode' data-ref="960opcode" data-ref-filename="960opcode">opcode</a>, <a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrs" title='ReplaceableInstrs' data-use='r' data-ref="ReplaceableInstrs" data-ref-filename="ReplaceableInstrs">ReplaceableInstrs</a>)) {</td></tr>
<tr><th id="7636">7636</th><td>      <a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a> = <var>0xe</var>;</td></tr>
<tr><th id="7637">7637</th><td>    } <b>else</b> <b>if</b> (<a class="tu ref fn" href="#_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-use='c' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</a>(<a class="local col0 ref" href="#960opcode" title='opcode' data-ref="960opcode" data-ref-filename="960opcode">opcode</a>, <a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsAVX2" title='ReplaceableInstrsAVX2' data-use='r' data-ref="ReplaceableInstrsAVX2" data-ref-filename="ReplaceableInstrsAVX2">ReplaceableInstrsAVX2</a>)) {</td></tr>
<tr><th id="7638">7638</th><td>      <a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a> = <a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasAVX2Ev" title='llvm::X86Subtarget::hasAVX2' data-ref="_ZNK4llvm12X86Subtarget7hasAVX2Ev" data-ref-filename="_ZNK4llvm12X86Subtarget7hasAVX2Ev">hasAVX2</a>() ? <var>0xe</var> : <var>0x6</var>;</td></tr>
<tr><th id="7639">7639</th><td>    } <b>else</b> <b>if</b> (<a class="tu ref fn" href="#_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-use='c' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</a>(<a class="local col0 ref" href="#960opcode" title='opcode' data-ref="960opcode" data-ref-filename="960opcode">opcode</a>, <a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsFP" title='ReplaceableInstrsFP' data-use='r' data-ref="ReplaceableInstrsFP" data-ref-filename="ReplaceableInstrsFP">ReplaceableInstrsFP</a>)) {</td></tr>
<tr><th id="7640">7640</th><td>      <a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a> = <var>0x6</var>;</td></tr>
<tr><th id="7641">7641</th><td>    } <b>else</b> <b>if</b> (<a class="tu ref fn" href="#_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-use='c' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</a>(<a class="local col0 ref" href="#960opcode" title='opcode' data-ref="960opcode" data-ref-filename="960opcode">opcode</a>, <a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsAVX2InsertExtract" title='ReplaceableInstrsAVX2InsertExtract' data-use='r' data-ref="ReplaceableInstrsAVX2InsertExtract" data-ref-filename="ReplaceableInstrsAVX2InsertExtract">ReplaceableInstrsAVX2InsertExtract</a>)) {</td></tr>
<tr><th id="7642">7642</th><td>      <i>// Insert/extract instructions should only effect domain if AVX2</i></td></tr>
<tr><th id="7643">7643</th><td><i>      // is enabled.</i></td></tr>
<tr><th id="7644">7644</th><td>      <b>if</b> (!<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7hasAVX2Ev" title='llvm::X86Subtarget::hasAVX2' data-ref="_ZNK4llvm12X86Subtarget7hasAVX2Ev" data-ref-filename="_ZNK4llvm12X86Subtarget7hasAVX2Ev">hasAVX2</a>())</td></tr>
<tr><th id="7645">7645</th><td>        <b>return</b> <span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<var>0</var>, <var>0</var>);</td></tr>
<tr><th id="7646">7646</th><td>      <a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a> = <var>0xe</var>;</td></tr>
<tr><th id="7647">7647</th><td>    } <b>else</b> <b>if</b> (<a class="tu ref fn" href="#_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" title='lookupAVX512' data-use='c' data-ref="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" data-ref-filename="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE">lookupAVX512</a>(<a class="local col0 ref" href="#960opcode" title='opcode' data-ref="960opcode" data-ref-filename="960opcode">opcode</a>, <a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsAVX512" title='ReplaceableInstrsAVX512' data-use='r' data-ref="ReplaceableInstrsAVX512" data-ref-filename="ReplaceableInstrsAVX512">ReplaceableInstrsAVX512</a>)) {</td></tr>
<tr><th id="7648">7648</th><td>      <a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a> = <var>0xe</var>;</td></tr>
<tr><th id="7649">7649</th><td>    } <b>else</b> <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasDQIEv" title='llvm::X86Subtarget::hasDQI' data-ref="_ZNK4llvm12X86Subtarget6hasDQIEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasDQIEv">hasDQI</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" title='lookupAVX512' data-use='c' data-ref="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" data-ref-filename="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE">lookupAVX512</a>(<a class="local col0 ref" href="#960opcode" title='opcode' data-ref="960opcode" data-ref-filename="960opcode">opcode</a>, <a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a>,</td></tr>
<tr><th id="7650">7650</th><td>                                                  <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsAVX512DQ" title='ReplaceableInstrsAVX512DQ' data-use='r' data-ref="ReplaceableInstrsAVX512DQ" data-ref-filename="ReplaceableInstrsAVX512DQ">ReplaceableInstrsAVX512DQ</a>)) {</td></tr>
<tr><th id="7651">7651</th><td>      <a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a> = <var>0xe</var>;</td></tr>
<tr><th id="7652">7652</th><td>    } <b>else</b> <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget6hasDQIEv" title='llvm::X86Subtarget::hasDQI' data-ref="_ZNK4llvm12X86Subtarget6hasDQIEv" data-ref-filename="_ZNK4llvm12X86Subtarget6hasDQIEv">hasDQI</a>()) {</td></tr>
<tr><th id="7653">7653</th><td>      <b>if</b> (<em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> *<dfn class="local col2 decl" id="962table" title='table' data-type='const uint16_t *' data-ref="962table" data-ref-filename="962table"><a class="local col2 ref" href="#962table" title='table' data-ref="962table" data-ref-filename="962table">table</a></dfn> = <a class="tu ref fn" href="#_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" title='lookupAVX512' data-use='c' data-ref="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" data-ref-filename="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE">lookupAVX512</a>(<a class="local col0 ref" href="#960opcode" title='opcode' data-ref="960opcode" data-ref-filename="960opcode">opcode</a>, <a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a>,</td></tr>
<tr><th id="7654">7654</th><td>                                             <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsAVX512DQMasked" title='ReplaceableInstrsAVX512DQMasked' data-use='r' data-ref="ReplaceableInstrsAVX512DQMasked" data-ref-filename="ReplaceableInstrsAVX512DQMasked">ReplaceableInstrsAVX512DQMasked</a>)) {</td></tr>
<tr><th id="7655">7655</th><td>        <b>if</b> (<a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a> == <var>1</var> || (<a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a> == <var>3</var> &amp;&amp; <a class="local col2 ref" href="#962table" title='table' data-ref="962table" data-ref-filename="962table">table</a>[<var>3</var>] == <a class="local col0 ref" href="#960opcode" title='opcode' data-ref="960opcode" data-ref-filename="960opcode">opcode</a>))</td></tr>
<tr><th id="7656">7656</th><td>          <a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a> = <var>0xa</var>;</td></tr>
<tr><th id="7657">7657</th><td>        <b>else</b></td></tr>
<tr><th id="7658">7658</th><td>          <a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a> = <var>0xc</var>;</td></tr>
<tr><th id="7659">7659</th><td>      }</td></tr>
<tr><th id="7660">7660</th><td>    }</td></tr>
<tr><th id="7661">7661</th><td>  }</td></tr>
<tr><th id="7662">7662</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col9 ref" href="#959domain" title='domain' data-ref="959domain" data-ref-filename="959domain">domain</a></span>, <span class='refarg'><a class="local col1 ref" href="#961validDomains" title='validDomains' data-ref="961validDomains" data-ref-filename="961validDomains">validDomains</a></span>);</td></tr>
<tr><th id="7663">7663</th><td>}</td></tr>
<tr><th id="7664">7664</th><td></td></tr>
<tr><th id="7665">7665</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo18setExecutionDomainERNS_12MachineInstrEj" title='llvm::X86InstrInfo::setExecutionDomain' data-ref="_ZNK4llvm12X86InstrInfo18setExecutionDomainERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12X86InstrInfo18setExecutionDomainERNS_12MachineInstrEj">setExecutionDomain</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="963MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="963MI" data-ref-filename="963MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="964Domain" title='Domain' data-type='unsigned int' data-ref="964Domain" data-ref-filename="964Domain">Domain</dfn>) <em>const</em> {</td></tr>
<tr><th id="7666">7666</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Domain&gt;<var>0</var> &amp;&amp; Domain&lt;<var>4</var> &amp;&amp; <q>"Invalid execution domain"</q>);</td></tr>
<tr><th id="7667">7667</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="965dom" title='dom' data-type='uint16_t' data-ref="965dom" data-ref-filename="965dom">dom</dfn> = (<a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags" data-ref-filename="llvm..MCInstrDesc..TSFlags">TSFlags</a> &gt;&gt; <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::SSEDomainShift" title='llvm::X86II::SSEDomainShift' data-ref="llvm::X86II::SSEDomainShift" data-ref-filename="llvm..X86II..SSEDomainShift">SSEDomainShift</a>) &amp; <var>3</var>;</td></tr>
<tr><th id="7668">7668</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(dom &amp;&amp; <q>"Not an SSE instruction"</q>);</td></tr>
<tr><th id="7669">7669</th><td></td></tr>
<tr><th id="7670">7670</th><td>  <i>// Attempt to match for custom instructions.</i></td></tr>
<tr><th id="7671">7671</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEj" title='llvm::X86InstrInfo::setExecutionDomainCustom' data-ref="_ZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEj">setExecutionDomainCustom</a>(<span class='refarg'><a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a></span>, <a class="local col4 ref" href="#964Domain" title='Domain' data-ref="964Domain" data-ref-filename="964Domain">Domain</a>))</td></tr>
<tr><th id="7672">7672</th><td>    <b>return</b>;</td></tr>
<tr><th id="7673">7673</th><td></td></tr>
<tr><th id="7674">7674</th><td>  <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> *<dfn class="local col6 decl" id="966table" title='table' data-type='const uint16_t *' data-ref="966table" data-ref-filename="966table">table</dfn> = <a class="tu ref fn" href="#_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-use='c' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</a>(<a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col5 ref" href="#965dom" title='dom' data-ref="965dom" data-ref-filename="965dom">dom</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrs" title='ReplaceableInstrs' data-use='r' data-ref="ReplaceableInstrs" data-ref-filename="ReplaceableInstrs">ReplaceableInstrs</a>);</td></tr>
<tr><th id="7675">7675</th><td>  <b>if</b> (!<a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a>) { <i>// try the other table</i></td></tr>
<tr><th id="7676">7676</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Subtarget.hasAVX2() || Domain &lt; <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="7677">7677</th><td>           <q>"256-bit vector operations only available in AVX2"</q>);</td></tr>
<tr><th id="7678">7678</th><td>    <a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a> = <a class="tu ref fn" href="#_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-use='c' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</a>(<a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col5 ref" href="#965dom" title='dom' data-ref="965dom" data-ref-filename="965dom">dom</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsAVX2" title='ReplaceableInstrsAVX2' data-use='r' data-ref="ReplaceableInstrsAVX2" data-ref-filename="ReplaceableInstrsAVX2">ReplaceableInstrsAVX2</a>);</td></tr>
<tr><th id="7679">7679</th><td>  }</td></tr>
<tr><th id="7680">7680</th><td>  <b>if</b> (!<a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a>) { <i>// try the FP table</i></td></tr>
<tr><th id="7681">7681</th><td>    <a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a> = <a class="tu ref fn" href="#_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-use='c' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</a>(<a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col5 ref" href="#965dom" title='dom' data-ref="965dom" data-ref-filename="965dom">dom</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsFP" title='ReplaceableInstrsFP' data-use='r' data-ref="ReplaceableInstrsFP" data-ref-filename="ReplaceableInstrsFP">ReplaceableInstrsFP</a>);</td></tr>
<tr><th id="7682">7682</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!table || Domain &lt; <var>3</var>) &amp;&amp;</td></tr>
<tr><th id="7683">7683</th><td>           <q>"Can only select PackedSingle or PackedDouble"</q>);</td></tr>
<tr><th id="7684">7684</th><td>  }</td></tr>
<tr><th id="7685">7685</th><td>  <b>if</b> (!<a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a>) { <i>// try the other table</i></td></tr>
<tr><th id="7686">7686</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasAVX2() &amp;&amp;</td></tr>
<tr><th id="7687">7687</th><td>           <q>"256-bit insert/extract only available in AVX2"</q>);</td></tr>
<tr><th id="7688">7688</th><td>    <a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a> = <a class="tu ref fn" href="#_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" title='lookup' data-use='c' data-ref="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE" data-ref-filename="_ZL6lookupjjN4llvm8ArrayRefIA3_tEE">lookup</a>(<a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col5 ref" href="#965dom" title='dom' data-ref="965dom" data-ref-filename="965dom">dom</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsAVX2InsertExtract" title='ReplaceableInstrsAVX2InsertExtract' data-use='r' data-ref="ReplaceableInstrsAVX2InsertExtract" data-ref-filename="ReplaceableInstrsAVX2InsertExtract">ReplaceableInstrsAVX2InsertExtract</a>);</td></tr>
<tr><th id="7689">7689</th><td>  }</td></tr>
<tr><th id="7690">7690</th><td>  <b>if</b> (!<a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a>) { <i>// try the AVX512 table</i></td></tr>
<tr><th id="7691">7691</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasAVX512() &amp;&amp; <q>"Requires AVX-512"</q>);</td></tr>
<tr><th id="7692">7692</th><td>    <a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a> = <a class="tu ref fn" href="#_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" title='lookupAVX512' data-use='c' data-ref="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" data-ref-filename="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE">lookupAVX512</a>(<a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col5 ref" href="#965dom" title='dom' data-ref="965dom" data-ref-filename="965dom">dom</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsAVX512" title='ReplaceableInstrsAVX512' data-use='r' data-ref="ReplaceableInstrsAVX512" data-ref-filename="ReplaceableInstrsAVX512">ReplaceableInstrsAVX512</a>);</td></tr>
<tr><th id="7693">7693</th><td>    <i>// Don't change integer Q instructions to D instructions.</i></td></tr>
<tr><th id="7694">7694</th><td>    <b>if</b> (<a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a> &amp;&amp; <a class="local col4 ref" href="#964Domain" title='Domain' data-ref="964Domain" data-ref-filename="964Domain">Domain</a> == <var>3</var> &amp;&amp; <a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a>[<var>3</var>] == <a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())</td></tr>
<tr><th id="7695">7695</th><td>      <a class="local col4 ref" href="#964Domain" title='Domain' data-ref="964Domain" data-ref-filename="964Domain">Domain</a> = <var>4</var>;</td></tr>
<tr><th id="7696">7696</th><td>  }</td></tr>
<tr><th id="7697">7697</th><td>  <b>if</b> (!<a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a>) { <i>// try the AVX512DQ table</i></td></tr>
<tr><th id="7698">7698</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Subtarget.hasDQI() || Domain &gt;= <var>3</var>) &amp;&amp; <q>"Requires AVX-512DQ"</q>);</td></tr>
<tr><th id="7699">7699</th><td>    <a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a> = <a class="tu ref fn" href="#_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" title='lookupAVX512' data-use='c' data-ref="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" data-ref-filename="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE">lookupAVX512</a>(<a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col5 ref" href="#965dom" title='dom' data-ref="965dom" data-ref-filename="965dom">dom</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsAVX512DQ" title='ReplaceableInstrsAVX512DQ' data-use='r' data-ref="ReplaceableInstrsAVX512DQ" data-ref-filename="ReplaceableInstrsAVX512DQ">ReplaceableInstrsAVX512DQ</a>);</td></tr>
<tr><th id="7700">7700</th><td>    <i>// Don't change integer Q instructions to D instructions and</i></td></tr>
<tr><th id="7701">7701</th><td><i>    // use D instructions if we started with a PS instruction.</i></td></tr>
<tr><th id="7702">7702</th><td>    <b>if</b> (<a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a> &amp;&amp; <a class="local col4 ref" href="#964Domain" title='Domain' data-ref="964Domain" data-ref-filename="964Domain">Domain</a> == <var>3</var> &amp;&amp; (<a class="local col5 ref" href="#965dom" title='dom' data-ref="965dom" data-ref-filename="965dom">dom</a> == <var>1</var> || <a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a>[<var>3</var>] == <a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="7703">7703</th><td>      <a class="local col4 ref" href="#964Domain" title='Domain' data-ref="964Domain" data-ref-filename="964Domain">Domain</a> = <var>4</var>;</td></tr>
<tr><th id="7704">7704</th><td>  }</td></tr>
<tr><th id="7705">7705</th><td>  <b>if</b> (!<a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a>) { <i>// try the AVX512DQMasked table</i></td></tr>
<tr><th id="7706">7706</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Subtarget.hasDQI() || Domain &gt;= <var>3</var>) &amp;&amp; <q>"Requires AVX-512DQ"</q>);</td></tr>
<tr><th id="7707">7707</th><td>    <a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a> = <a class="tu ref fn" href="#_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" title='lookupAVX512' data-use='c' data-ref="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE" data-ref-filename="_ZL12lookupAVX512jjN4llvm8ArrayRefIA4_tEE">lookupAVX512</a>(<a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col5 ref" href="#965dom" title='dom' data-ref="965dom" data-ref-filename="965dom">dom</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERATL0___KT_" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERATL0___KT_" data-ref-filename="_ZN4llvm8ArrayRefC1ERATL0___KT_"></a><a class="tu ref" href="#ReplaceableInstrsAVX512DQMasked" title='ReplaceableInstrsAVX512DQMasked' data-use='r' data-ref="ReplaceableInstrsAVX512DQMasked" data-ref-filename="ReplaceableInstrsAVX512DQMasked">ReplaceableInstrsAVX512DQMasked</a>);</td></tr>
<tr><th id="7708">7708</th><td>    <b>if</b> (<a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a> &amp;&amp; <a class="local col4 ref" href="#964Domain" title='Domain' data-ref="964Domain" data-ref-filename="964Domain">Domain</a> == <var>3</var> &amp;&amp; (<a class="local col5 ref" href="#965dom" title='dom' data-ref="965dom" data-ref-filename="965dom">dom</a> == <var>1</var> || <a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a>[<var>3</var>] == <a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="7709">7709</th><td>      <a class="local col4 ref" href="#964Domain" title='Domain' data-ref="964Domain" data-ref-filename="964Domain">Domain</a> = <var>4</var>;</td></tr>
<tr><th id="7710">7710</th><td>  }</td></tr>
<tr><th id="7711">7711</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(table &amp;&amp; <q>"Cannot change domain"</q>);</td></tr>
<tr><th id="7712">7712</th><td>  <a class="local col3 ref" href="#963MI" title='MI' data-ref="963MI" data-ref-filename="963MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#966table" title='table' data-ref="966table" data-ref-filename="966table">table</a>[<a class="local col4 ref" href="#964Domain" title='Domain' data-ref="964Domain" data-ref-filename="964Domain">Domain</a> - <var>1</var>]));</td></tr>
<tr><th id="7713">7713</th><td>}</td></tr>
<tr><th id="7714">7714</th><td></td></tr>
<tr><th id="7715">7715</th><td><i class="doc">/// Return the noop instruction to use for a noop.</i></td></tr>
<tr><th id="7716">7716</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo7getNoopERNS_6MCInstE" title='llvm::X86InstrInfo::getNoop' data-ref="_ZNK4llvm12X86InstrInfo7getNoopERNS_6MCInstE" data-ref-filename="_ZNK4llvm12X86InstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="967NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="967NopInst" data-ref-filename="967NopInst">NopInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="7717">7717</th><td>  <a class="local col7 ref" href="#967NopInst" title='NopInst' data-ref="967NopInst" data-ref-filename="967NopInst">NopInst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::NOOP" title='llvm::X86::NOOP' data-ref="llvm::X86::NOOP" data-ref-filename="llvm..X86..NOOP">NOOP</a>);</td></tr>
<tr><th id="7718">7718</th><td>}</td></tr>
<tr><th id="7719">7719</th><td></td></tr>
<tr><th id="7720">7720</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi" title='llvm::X86InstrInfo::isHighLatencyDef' data-ref="_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi" data-ref-filename="_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi">isHighLatencyDef</dfn>(<em>int</em> <dfn class="local col8 decl" id="968opc" title='opc' data-type='int' data-ref="968opc" data-ref-filename="968opc">opc</dfn>) <em>const</em> {</td></tr>
<tr><th id="7721">7721</th><td>  <b>switch</b> (<a class="local col8 ref" href="#968opc" title='opc' data-ref="968opc" data-ref-filename="968opc">opc</a>) {</td></tr>
<tr><th id="7722">7722</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="7723">7723</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVPDrm" title='llvm::X86::DIVPDrm' data-ref="llvm::X86::DIVPDrm" data-ref-filename="llvm..X86..DIVPDrm">DIVPDrm</a>:</td></tr>
<tr><th id="7724">7724</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVPDrr" title='llvm::X86::DIVPDrr' data-ref="llvm::X86::DIVPDrr" data-ref-filename="llvm..X86..DIVPDrr">DIVPDrr</a>:</td></tr>
<tr><th id="7725">7725</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVPSrm" title='llvm::X86::DIVPSrm' data-ref="llvm::X86::DIVPSrm" data-ref-filename="llvm..X86..DIVPSrm">DIVPSrm</a>:</td></tr>
<tr><th id="7726">7726</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVPSrr" title='llvm::X86::DIVPSrr' data-ref="llvm::X86::DIVPSrr" data-ref-filename="llvm..X86..DIVPSrr">DIVPSrr</a>:</td></tr>
<tr><th id="7727">7727</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVSDrm" title='llvm::X86::DIVSDrm' data-ref="llvm::X86::DIVSDrm" data-ref-filename="llvm..X86..DIVSDrm">DIVSDrm</a>:</td></tr>
<tr><th id="7728">7728</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVSDrm_Int" title='llvm::X86::DIVSDrm_Int' data-ref="llvm::X86::DIVSDrm_Int" data-ref-filename="llvm..X86..DIVSDrm_Int">DIVSDrm_Int</a>:</td></tr>
<tr><th id="7729">7729</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVSDrr" title='llvm::X86::DIVSDrr' data-ref="llvm::X86::DIVSDrr" data-ref-filename="llvm..X86..DIVSDrr">DIVSDrr</a>:</td></tr>
<tr><th id="7730">7730</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVSDrr_Int" title='llvm::X86::DIVSDrr_Int' data-ref="llvm::X86::DIVSDrr_Int" data-ref-filename="llvm..X86..DIVSDrr_Int">DIVSDrr_Int</a>:</td></tr>
<tr><th id="7731">7731</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVSSrm" title='llvm::X86::DIVSSrm' data-ref="llvm::X86::DIVSSrm" data-ref-filename="llvm..X86..DIVSSrm">DIVSSrm</a>:</td></tr>
<tr><th id="7732">7732</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVSSrm_Int" title='llvm::X86::DIVSSrm_Int' data-ref="llvm::X86::DIVSSrm_Int" data-ref-filename="llvm..X86..DIVSSrm_Int">DIVSSrm_Int</a>:</td></tr>
<tr><th id="7733">7733</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVSSrr" title='llvm::X86::DIVSSrr' data-ref="llvm::X86::DIVSSrr" data-ref-filename="llvm..X86..DIVSSrr">DIVSSrr</a>:</td></tr>
<tr><th id="7734">7734</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::DIVSSrr_Int" title='llvm::X86::DIVSSrr_Int' data-ref="llvm::X86::DIVSSrr_Int" data-ref-filename="llvm..X86..DIVSSrr_Int">DIVSSrr_Int</a>:</td></tr>
<tr><th id="7735">7735</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTPDm" title='llvm::X86::SQRTPDm' data-ref="llvm::X86::SQRTPDm" data-ref-filename="llvm..X86..SQRTPDm">SQRTPDm</a>:</td></tr>
<tr><th id="7736">7736</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTPDr" title='llvm::X86::SQRTPDr' data-ref="llvm::X86::SQRTPDr" data-ref-filename="llvm..X86..SQRTPDr">SQRTPDr</a>:</td></tr>
<tr><th id="7737">7737</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTPSm" title='llvm::X86::SQRTPSm' data-ref="llvm::X86::SQRTPSm" data-ref-filename="llvm..X86..SQRTPSm">SQRTPSm</a>:</td></tr>
<tr><th id="7738">7738</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTPSr" title='llvm::X86::SQRTPSr' data-ref="llvm::X86::SQRTPSr" data-ref-filename="llvm..X86..SQRTPSr">SQRTPSr</a>:</td></tr>
<tr><th id="7739">7739</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSDm" title='llvm::X86::SQRTSDm' data-ref="llvm::X86::SQRTSDm" data-ref-filename="llvm..X86..SQRTSDm">SQRTSDm</a>:</td></tr>
<tr><th id="7740">7740</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSDm_Int" title='llvm::X86::SQRTSDm_Int' data-ref="llvm::X86::SQRTSDm_Int" data-ref-filename="llvm..X86..SQRTSDm_Int">SQRTSDm_Int</a>:</td></tr>
<tr><th id="7741">7741</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSDr" title='llvm::X86::SQRTSDr' data-ref="llvm::X86::SQRTSDr" data-ref-filename="llvm..X86..SQRTSDr">SQRTSDr</a>:</td></tr>
<tr><th id="7742">7742</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSDr_Int" title='llvm::X86::SQRTSDr_Int' data-ref="llvm::X86::SQRTSDr_Int" data-ref-filename="llvm..X86..SQRTSDr_Int">SQRTSDr_Int</a>:</td></tr>
<tr><th id="7743">7743</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSSm" title='llvm::X86::SQRTSSm' data-ref="llvm::X86::SQRTSSm" data-ref-filename="llvm..X86..SQRTSSm">SQRTSSm</a>:</td></tr>
<tr><th id="7744">7744</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSSm_Int" title='llvm::X86::SQRTSSm_Int' data-ref="llvm::X86::SQRTSSm_Int" data-ref-filename="llvm..X86..SQRTSSm_Int">SQRTSSm_Int</a>:</td></tr>
<tr><th id="7745">7745</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSSr" title='llvm::X86::SQRTSSr' data-ref="llvm::X86::SQRTSSr" data-ref-filename="llvm..X86..SQRTSSr">SQRTSSr</a>:</td></tr>
<tr><th id="7746">7746</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::SQRTSSr_Int" title='llvm::X86::SQRTSSr_Int' data-ref="llvm::X86::SQRTSSr_Int" data-ref-filename="llvm..X86..SQRTSSr_Int">SQRTSSr_Int</a>:</td></tr>
<tr><th id="7747">7747</th><td>  <i>// AVX instructions with high latency</i></td></tr>
<tr><th id="7748">7748</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDrm" title='llvm::X86::VDIVPDrm' data-ref="llvm::X86::VDIVPDrm" data-ref-filename="llvm..X86..VDIVPDrm">VDIVPDrm</a>:</td></tr>
<tr><th id="7749">7749</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDrr" title='llvm::X86::VDIVPDrr' data-ref="llvm::X86::VDIVPDrr" data-ref-filename="llvm..X86..VDIVPDrr">VDIVPDrr</a>:</td></tr>
<tr><th id="7750">7750</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDYrm" title='llvm::X86::VDIVPDYrm' data-ref="llvm::X86::VDIVPDYrm" data-ref-filename="llvm..X86..VDIVPDYrm">VDIVPDYrm</a>:</td></tr>
<tr><th id="7751">7751</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDYrr" title='llvm::X86::VDIVPDYrr' data-ref="llvm::X86::VDIVPDYrr" data-ref-filename="llvm..X86..VDIVPDYrr">VDIVPDYrr</a>:</td></tr>
<tr><th id="7752">7752</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSrm" title='llvm::X86::VDIVPSrm' data-ref="llvm::X86::VDIVPSrm" data-ref-filename="llvm..X86..VDIVPSrm">VDIVPSrm</a>:</td></tr>
<tr><th id="7753">7753</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSrr" title='llvm::X86::VDIVPSrr' data-ref="llvm::X86::VDIVPSrr" data-ref-filename="llvm..X86..VDIVPSrr">VDIVPSrr</a>:</td></tr>
<tr><th id="7754">7754</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSYrm" title='llvm::X86::VDIVPSYrm' data-ref="llvm::X86::VDIVPSYrm" data-ref-filename="llvm..X86..VDIVPSYrm">VDIVPSYrm</a>:</td></tr>
<tr><th id="7755">7755</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSYrr" title='llvm::X86::VDIVPSYrr' data-ref="llvm::X86::VDIVPSYrr" data-ref-filename="llvm..X86..VDIVPSYrr">VDIVPSYrr</a>:</td></tr>
<tr><th id="7756">7756</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDrm" title='llvm::X86::VDIVSDrm' data-ref="llvm::X86::VDIVSDrm" data-ref-filename="llvm..X86..VDIVSDrm">VDIVSDrm</a>:</td></tr>
<tr><th id="7757">7757</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDrm_Int" title='llvm::X86::VDIVSDrm_Int' data-ref="llvm::X86::VDIVSDrm_Int" data-ref-filename="llvm..X86..VDIVSDrm_Int">VDIVSDrm_Int</a>:</td></tr>
<tr><th id="7758">7758</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDrr" title='llvm::X86::VDIVSDrr' data-ref="llvm::X86::VDIVSDrr" data-ref-filename="llvm..X86..VDIVSDrr">VDIVSDrr</a>:</td></tr>
<tr><th id="7759">7759</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDrr_Int" title='llvm::X86::VDIVSDrr_Int' data-ref="llvm::X86::VDIVSDrr_Int" data-ref-filename="llvm..X86..VDIVSDrr_Int">VDIVSDrr_Int</a>:</td></tr>
<tr><th id="7760">7760</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSrm" title='llvm::X86::VDIVSSrm' data-ref="llvm::X86::VDIVSSrm" data-ref-filename="llvm..X86..VDIVSSrm">VDIVSSrm</a>:</td></tr>
<tr><th id="7761">7761</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSrm_Int" title='llvm::X86::VDIVSSrm_Int' data-ref="llvm::X86::VDIVSSrm_Int" data-ref-filename="llvm..X86..VDIVSSrm_Int">VDIVSSrm_Int</a>:</td></tr>
<tr><th id="7762">7762</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSrr" title='llvm::X86::VDIVSSrr' data-ref="llvm::X86::VDIVSSrr" data-ref-filename="llvm..X86..VDIVSSrr">VDIVSSrr</a>:</td></tr>
<tr><th id="7763">7763</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSrr_Int" title='llvm::X86::VDIVSSrr_Int' data-ref="llvm::X86::VDIVSSrr_Int" data-ref-filename="llvm..X86..VDIVSSrr_Int">VDIVSSrr_Int</a>:</td></tr>
<tr><th id="7764">7764</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDm" title='llvm::X86::VSQRTPDm' data-ref="llvm::X86::VSQRTPDm" data-ref-filename="llvm..X86..VSQRTPDm">VSQRTPDm</a>:</td></tr>
<tr><th id="7765">7765</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDr" title='llvm::X86::VSQRTPDr' data-ref="llvm::X86::VSQRTPDr" data-ref-filename="llvm..X86..VSQRTPDr">VSQRTPDr</a>:</td></tr>
<tr><th id="7766">7766</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDYm" title='llvm::X86::VSQRTPDYm' data-ref="llvm::X86::VSQRTPDYm" data-ref-filename="llvm..X86..VSQRTPDYm">VSQRTPDYm</a>:</td></tr>
<tr><th id="7767">7767</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDYr" title='llvm::X86::VSQRTPDYr' data-ref="llvm::X86::VSQRTPDYr" data-ref-filename="llvm..X86..VSQRTPDYr">VSQRTPDYr</a>:</td></tr>
<tr><th id="7768">7768</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSm" title='llvm::X86::VSQRTPSm' data-ref="llvm::X86::VSQRTPSm" data-ref-filename="llvm..X86..VSQRTPSm">VSQRTPSm</a>:</td></tr>
<tr><th id="7769">7769</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSr" title='llvm::X86::VSQRTPSr' data-ref="llvm::X86::VSQRTPSr" data-ref-filename="llvm..X86..VSQRTPSr">VSQRTPSr</a>:</td></tr>
<tr><th id="7770">7770</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSYm" title='llvm::X86::VSQRTPSYm' data-ref="llvm::X86::VSQRTPSYm" data-ref-filename="llvm..X86..VSQRTPSYm">VSQRTPSYm</a>:</td></tr>
<tr><th id="7771">7771</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSYr" title='llvm::X86::VSQRTPSYr' data-ref="llvm::X86::VSQRTPSYr" data-ref-filename="llvm..X86..VSQRTPSYr">VSQRTPSYr</a>:</td></tr>
<tr><th id="7772">7772</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDm" title='llvm::X86::VSQRTSDm' data-ref="llvm::X86::VSQRTSDm" data-ref-filename="llvm..X86..VSQRTSDm">VSQRTSDm</a>:</td></tr>
<tr><th id="7773">7773</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDm_Int" title='llvm::X86::VSQRTSDm_Int' data-ref="llvm::X86::VSQRTSDm_Int" data-ref-filename="llvm..X86..VSQRTSDm_Int">VSQRTSDm_Int</a>:</td></tr>
<tr><th id="7774">7774</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDr" title='llvm::X86::VSQRTSDr' data-ref="llvm::X86::VSQRTSDr" data-ref-filename="llvm..X86..VSQRTSDr">VSQRTSDr</a>:</td></tr>
<tr><th id="7775">7775</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDr_Int" title='llvm::X86::VSQRTSDr_Int' data-ref="llvm::X86::VSQRTSDr_Int" data-ref-filename="llvm..X86..VSQRTSDr_Int">VSQRTSDr_Int</a>:</td></tr>
<tr><th id="7776">7776</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSm" title='llvm::X86::VSQRTSSm' data-ref="llvm::X86::VSQRTSSm" data-ref-filename="llvm..X86..VSQRTSSm">VSQRTSSm</a>:</td></tr>
<tr><th id="7777">7777</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSm_Int" title='llvm::X86::VSQRTSSm_Int' data-ref="llvm::X86::VSQRTSSm_Int" data-ref-filename="llvm..X86..VSQRTSSm_Int">VSQRTSSm_Int</a>:</td></tr>
<tr><th id="7778">7778</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSr" title='llvm::X86::VSQRTSSr' data-ref="llvm::X86::VSQRTSSr" data-ref-filename="llvm..X86..VSQRTSSr">VSQRTSSr</a>:</td></tr>
<tr><th id="7779">7779</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSr_Int" title='llvm::X86::VSQRTSSr_Int' data-ref="llvm::X86::VSQRTSSr_Int" data-ref-filename="llvm..X86..VSQRTSSr_Int">VSQRTSSr_Int</a>:</td></tr>
<tr><th id="7780">7780</th><td>  <i>// AVX512 instructions with high latency</i></td></tr>
<tr><th id="7781">7781</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ128rm" title='llvm::X86::VDIVPDZ128rm' data-ref="llvm::X86::VDIVPDZ128rm" data-ref-filename="llvm..X86..VDIVPDZ128rm">VDIVPDZ128rm</a>:</td></tr>
<tr><th id="7782">7782</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ128rmb" title='llvm::X86::VDIVPDZ128rmb' data-ref="llvm::X86::VDIVPDZ128rmb" data-ref-filename="llvm..X86..VDIVPDZ128rmb">VDIVPDZ128rmb</a>:</td></tr>
<tr><th id="7783">7783</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ128rmbk" title='llvm::X86::VDIVPDZ128rmbk' data-ref="llvm::X86::VDIVPDZ128rmbk" data-ref-filename="llvm..X86..VDIVPDZ128rmbk">VDIVPDZ128rmbk</a>:</td></tr>
<tr><th id="7784">7784</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ128rmbkz" title='llvm::X86::VDIVPDZ128rmbkz' data-ref="llvm::X86::VDIVPDZ128rmbkz" data-ref-filename="llvm..X86..VDIVPDZ128rmbkz">VDIVPDZ128rmbkz</a>:</td></tr>
<tr><th id="7785">7785</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ128rmk" title='llvm::X86::VDIVPDZ128rmk' data-ref="llvm::X86::VDIVPDZ128rmk" data-ref-filename="llvm..X86..VDIVPDZ128rmk">VDIVPDZ128rmk</a>:</td></tr>
<tr><th id="7786">7786</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ128rmkz" title='llvm::X86::VDIVPDZ128rmkz' data-ref="llvm::X86::VDIVPDZ128rmkz" data-ref-filename="llvm..X86..VDIVPDZ128rmkz">VDIVPDZ128rmkz</a>:</td></tr>
<tr><th id="7787">7787</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ128rr" title='llvm::X86::VDIVPDZ128rr' data-ref="llvm::X86::VDIVPDZ128rr" data-ref-filename="llvm..X86..VDIVPDZ128rr">VDIVPDZ128rr</a>:</td></tr>
<tr><th id="7788">7788</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ128rrk" title='llvm::X86::VDIVPDZ128rrk' data-ref="llvm::X86::VDIVPDZ128rrk" data-ref-filename="llvm..X86..VDIVPDZ128rrk">VDIVPDZ128rrk</a>:</td></tr>
<tr><th id="7789">7789</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ128rrkz" title='llvm::X86::VDIVPDZ128rrkz' data-ref="llvm::X86::VDIVPDZ128rrkz" data-ref-filename="llvm..X86..VDIVPDZ128rrkz">VDIVPDZ128rrkz</a>:</td></tr>
<tr><th id="7790">7790</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ256rm" title='llvm::X86::VDIVPDZ256rm' data-ref="llvm::X86::VDIVPDZ256rm" data-ref-filename="llvm..X86..VDIVPDZ256rm">VDIVPDZ256rm</a>:</td></tr>
<tr><th id="7791">7791</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ256rmb" title='llvm::X86::VDIVPDZ256rmb' data-ref="llvm::X86::VDIVPDZ256rmb" data-ref-filename="llvm..X86..VDIVPDZ256rmb">VDIVPDZ256rmb</a>:</td></tr>
<tr><th id="7792">7792</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ256rmbk" title='llvm::X86::VDIVPDZ256rmbk' data-ref="llvm::X86::VDIVPDZ256rmbk" data-ref-filename="llvm..X86..VDIVPDZ256rmbk">VDIVPDZ256rmbk</a>:</td></tr>
<tr><th id="7793">7793</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ256rmbkz" title='llvm::X86::VDIVPDZ256rmbkz' data-ref="llvm::X86::VDIVPDZ256rmbkz" data-ref-filename="llvm..X86..VDIVPDZ256rmbkz">VDIVPDZ256rmbkz</a>:</td></tr>
<tr><th id="7794">7794</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ256rmk" title='llvm::X86::VDIVPDZ256rmk' data-ref="llvm::X86::VDIVPDZ256rmk" data-ref-filename="llvm..X86..VDIVPDZ256rmk">VDIVPDZ256rmk</a>:</td></tr>
<tr><th id="7795">7795</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ256rmkz" title='llvm::X86::VDIVPDZ256rmkz' data-ref="llvm::X86::VDIVPDZ256rmkz" data-ref-filename="llvm..X86..VDIVPDZ256rmkz">VDIVPDZ256rmkz</a>:</td></tr>
<tr><th id="7796">7796</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ256rr" title='llvm::X86::VDIVPDZ256rr' data-ref="llvm::X86::VDIVPDZ256rr" data-ref-filename="llvm..X86..VDIVPDZ256rr">VDIVPDZ256rr</a>:</td></tr>
<tr><th id="7797">7797</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ256rrk" title='llvm::X86::VDIVPDZ256rrk' data-ref="llvm::X86::VDIVPDZ256rrk" data-ref-filename="llvm..X86..VDIVPDZ256rrk">VDIVPDZ256rrk</a>:</td></tr>
<tr><th id="7798">7798</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZ256rrkz" title='llvm::X86::VDIVPDZ256rrkz' data-ref="llvm::X86::VDIVPDZ256rrkz" data-ref-filename="llvm..X86..VDIVPDZ256rrkz">VDIVPDZ256rrkz</a>:</td></tr>
<tr><th id="7799">7799</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrrb" title='llvm::X86::VDIVPDZrrb' data-ref="llvm::X86::VDIVPDZrrb" data-ref-filename="llvm..X86..VDIVPDZrrb">VDIVPDZrrb</a>:</td></tr>
<tr><th id="7800">7800</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrrbk" title='llvm::X86::VDIVPDZrrbk' data-ref="llvm::X86::VDIVPDZrrbk" data-ref-filename="llvm..X86..VDIVPDZrrbk">VDIVPDZrrbk</a>:</td></tr>
<tr><th id="7801">7801</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrrbkz" title='llvm::X86::VDIVPDZrrbkz' data-ref="llvm::X86::VDIVPDZrrbkz" data-ref-filename="llvm..X86..VDIVPDZrrbkz">VDIVPDZrrbkz</a>:</td></tr>
<tr><th id="7802">7802</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrm" title='llvm::X86::VDIVPDZrm' data-ref="llvm::X86::VDIVPDZrm" data-ref-filename="llvm..X86..VDIVPDZrm">VDIVPDZrm</a>:</td></tr>
<tr><th id="7803">7803</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrmb" title='llvm::X86::VDIVPDZrmb' data-ref="llvm::X86::VDIVPDZrmb" data-ref-filename="llvm..X86..VDIVPDZrmb">VDIVPDZrmb</a>:</td></tr>
<tr><th id="7804">7804</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrmbk" title='llvm::X86::VDIVPDZrmbk' data-ref="llvm::X86::VDIVPDZrmbk" data-ref-filename="llvm..X86..VDIVPDZrmbk">VDIVPDZrmbk</a>:</td></tr>
<tr><th id="7805">7805</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrmbkz" title='llvm::X86::VDIVPDZrmbkz' data-ref="llvm::X86::VDIVPDZrmbkz" data-ref-filename="llvm..X86..VDIVPDZrmbkz">VDIVPDZrmbkz</a>:</td></tr>
<tr><th id="7806">7806</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrmk" title='llvm::X86::VDIVPDZrmk' data-ref="llvm::X86::VDIVPDZrmk" data-ref-filename="llvm..X86..VDIVPDZrmk">VDIVPDZrmk</a>:</td></tr>
<tr><th id="7807">7807</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrmkz" title='llvm::X86::VDIVPDZrmkz' data-ref="llvm::X86::VDIVPDZrmkz" data-ref-filename="llvm..X86..VDIVPDZrmkz">VDIVPDZrmkz</a>:</td></tr>
<tr><th id="7808">7808</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrr" title='llvm::X86::VDIVPDZrr' data-ref="llvm::X86::VDIVPDZrr" data-ref-filename="llvm..X86..VDIVPDZrr">VDIVPDZrr</a>:</td></tr>
<tr><th id="7809">7809</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrrk" title='llvm::X86::VDIVPDZrrk' data-ref="llvm::X86::VDIVPDZrrk" data-ref-filename="llvm..X86..VDIVPDZrrk">VDIVPDZrrk</a>:</td></tr>
<tr><th id="7810">7810</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPDZrrkz" title='llvm::X86::VDIVPDZrrkz' data-ref="llvm::X86::VDIVPDZrrkz" data-ref-filename="llvm..X86..VDIVPDZrrkz">VDIVPDZrrkz</a>:</td></tr>
<tr><th id="7811">7811</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ128rm" title='llvm::X86::VDIVPSZ128rm' data-ref="llvm::X86::VDIVPSZ128rm" data-ref-filename="llvm..X86..VDIVPSZ128rm">VDIVPSZ128rm</a>:</td></tr>
<tr><th id="7812">7812</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ128rmb" title='llvm::X86::VDIVPSZ128rmb' data-ref="llvm::X86::VDIVPSZ128rmb" data-ref-filename="llvm..X86..VDIVPSZ128rmb">VDIVPSZ128rmb</a>:</td></tr>
<tr><th id="7813">7813</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ128rmbk" title='llvm::X86::VDIVPSZ128rmbk' data-ref="llvm::X86::VDIVPSZ128rmbk" data-ref-filename="llvm..X86..VDIVPSZ128rmbk">VDIVPSZ128rmbk</a>:</td></tr>
<tr><th id="7814">7814</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ128rmbkz" title='llvm::X86::VDIVPSZ128rmbkz' data-ref="llvm::X86::VDIVPSZ128rmbkz" data-ref-filename="llvm..X86..VDIVPSZ128rmbkz">VDIVPSZ128rmbkz</a>:</td></tr>
<tr><th id="7815">7815</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ128rmk" title='llvm::X86::VDIVPSZ128rmk' data-ref="llvm::X86::VDIVPSZ128rmk" data-ref-filename="llvm..X86..VDIVPSZ128rmk">VDIVPSZ128rmk</a>:</td></tr>
<tr><th id="7816">7816</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ128rmkz" title='llvm::X86::VDIVPSZ128rmkz' data-ref="llvm::X86::VDIVPSZ128rmkz" data-ref-filename="llvm..X86..VDIVPSZ128rmkz">VDIVPSZ128rmkz</a>:</td></tr>
<tr><th id="7817">7817</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ128rr" title='llvm::X86::VDIVPSZ128rr' data-ref="llvm::X86::VDIVPSZ128rr" data-ref-filename="llvm..X86..VDIVPSZ128rr">VDIVPSZ128rr</a>:</td></tr>
<tr><th id="7818">7818</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ128rrk" title='llvm::X86::VDIVPSZ128rrk' data-ref="llvm::X86::VDIVPSZ128rrk" data-ref-filename="llvm..X86..VDIVPSZ128rrk">VDIVPSZ128rrk</a>:</td></tr>
<tr><th id="7819">7819</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ128rrkz" title='llvm::X86::VDIVPSZ128rrkz' data-ref="llvm::X86::VDIVPSZ128rrkz" data-ref-filename="llvm..X86..VDIVPSZ128rrkz">VDIVPSZ128rrkz</a>:</td></tr>
<tr><th id="7820">7820</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ256rm" title='llvm::X86::VDIVPSZ256rm' data-ref="llvm::X86::VDIVPSZ256rm" data-ref-filename="llvm..X86..VDIVPSZ256rm">VDIVPSZ256rm</a>:</td></tr>
<tr><th id="7821">7821</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ256rmb" title='llvm::X86::VDIVPSZ256rmb' data-ref="llvm::X86::VDIVPSZ256rmb" data-ref-filename="llvm..X86..VDIVPSZ256rmb">VDIVPSZ256rmb</a>:</td></tr>
<tr><th id="7822">7822</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ256rmbk" title='llvm::X86::VDIVPSZ256rmbk' data-ref="llvm::X86::VDIVPSZ256rmbk" data-ref-filename="llvm..X86..VDIVPSZ256rmbk">VDIVPSZ256rmbk</a>:</td></tr>
<tr><th id="7823">7823</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ256rmbkz" title='llvm::X86::VDIVPSZ256rmbkz' data-ref="llvm::X86::VDIVPSZ256rmbkz" data-ref-filename="llvm..X86..VDIVPSZ256rmbkz">VDIVPSZ256rmbkz</a>:</td></tr>
<tr><th id="7824">7824</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ256rmk" title='llvm::X86::VDIVPSZ256rmk' data-ref="llvm::X86::VDIVPSZ256rmk" data-ref-filename="llvm..X86..VDIVPSZ256rmk">VDIVPSZ256rmk</a>:</td></tr>
<tr><th id="7825">7825</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ256rmkz" title='llvm::X86::VDIVPSZ256rmkz' data-ref="llvm::X86::VDIVPSZ256rmkz" data-ref-filename="llvm..X86..VDIVPSZ256rmkz">VDIVPSZ256rmkz</a>:</td></tr>
<tr><th id="7826">7826</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ256rr" title='llvm::X86::VDIVPSZ256rr' data-ref="llvm::X86::VDIVPSZ256rr" data-ref-filename="llvm..X86..VDIVPSZ256rr">VDIVPSZ256rr</a>:</td></tr>
<tr><th id="7827">7827</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ256rrk" title='llvm::X86::VDIVPSZ256rrk' data-ref="llvm::X86::VDIVPSZ256rrk" data-ref-filename="llvm..X86..VDIVPSZ256rrk">VDIVPSZ256rrk</a>:</td></tr>
<tr><th id="7828">7828</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZ256rrkz" title='llvm::X86::VDIVPSZ256rrkz' data-ref="llvm::X86::VDIVPSZ256rrkz" data-ref-filename="llvm..X86..VDIVPSZ256rrkz">VDIVPSZ256rrkz</a>:</td></tr>
<tr><th id="7829">7829</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrrb" title='llvm::X86::VDIVPSZrrb' data-ref="llvm::X86::VDIVPSZrrb" data-ref-filename="llvm..X86..VDIVPSZrrb">VDIVPSZrrb</a>:</td></tr>
<tr><th id="7830">7830</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrrbk" title='llvm::X86::VDIVPSZrrbk' data-ref="llvm::X86::VDIVPSZrrbk" data-ref-filename="llvm..X86..VDIVPSZrrbk">VDIVPSZrrbk</a>:</td></tr>
<tr><th id="7831">7831</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrrbkz" title='llvm::X86::VDIVPSZrrbkz' data-ref="llvm::X86::VDIVPSZrrbkz" data-ref-filename="llvm..X86..VDIVPSZrrbkz">VDIVPSZrrbkz</a>:</td></tr>
<tr><th id="7832">7832</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrm" title='llvm::X86::VDIVPSZrm' data-ref="llvm::X86::VDIVPSZrm" data-ref-filename="llvm..X86..VDIVPSZrm">VDIVPSZrm</a>:</td></tr>
<tr><th id="7833">7833</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrmb" title='llvm::X86::VDIVPSZrmb' data-ref="llvm::X86::VDIVPSZrmb" data-ref-filename="llvm..X86..VDIVPSZrmb">VDIVPSZrmb</a>:</td></tr>
<tr><th id="7834">7834</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrmbk" title='llvm::X86::VDIVPSZrmbk' data-ref="llvm::X86::VDIVPSZrmbk" data-ref-filename="llvm..X86..VDIVPSZrmbk">VDIVPSZrmbk</a>:</td></tr>
<tr><th id="7835">7835</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrmbkz" title='llvm::X86::VDIVPSZrmbkz' data-ref="llvm::X86::VDIVPSZrmbkz" data-ref-filename="llvm..X86..VDIVPSZrmbkz">VDIVPSZrmbkz</a>:</td></tr>
<tr><th id="7836">7836</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrmk" title='llvm::X86::VDIVPSZrmk' data-ref="llvm::X86::VDIVPSZrmk" data-ref-filename="llvm..X86..VDIVPSZrmk">VDIVPSZrmk</a>:</td></tr>
<tr><th id="7837">7837</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrmkz" title='llvm::X86::VDIVPSZrmkz' data-ref="llvm::X86::VDIVPSZrmkz" data-ref-filename="llvm..X86..VDIVPSZrmkz">VDIVPSZrmkz</a>:</td></tr>
<tr><th id="7838">7838</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrr" title='llvm::X86::VDIVPSZrr' data-ref="llvm::X86::VDIVPSZrr" data-ref-filename="llvm..X86..VDIVPSZrr">VDIVPSZrr</a>:</td></tr>
<tr><th id="7839">7839</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrrk" title='llvm::X86::VDIVPSZrrk' data-ref="llvm::X86::VDIVPSZrrk" data-ref-filename="llvm..X86..VDIVPSZrrk">VDIVPSZrrk</a>:</td></tr>
<tr><th id="7840">7840</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVPSZrrkz" title='llvm::X86::VDIVPSZrrkz' data-ref="llvm::X86::VDIVPSZrrkz" data-ref-filename="llvm..X86..VDIVPSZrrkz">VDIVPSZrrkz</a>:</td></tr>
<tr><th id="7841">7841</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrm" title='llvm::X86::VDIVSDZrm' data-ref="llvm::X86::VDIVSDZrm" data-ref-filename="llvm..X86..VDIVSDZrm">VDIVSDZrm</a>:</td></tr>
<tr><th id="7842">7842</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrr" title='llvm::X86::VDIVSDZrr' data-ref="llvm::X86::VDIVSDZrr" data-ref-filename="llvm..X86..VDIVSDZrr">VDIVSDZrr</a>:</td></tr>
<tr><th id="7843">7843</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrm_Int" title='llvm::X86::VDIVSDZrm_Int' data-ref="llvm::X86::VDIVSDZrm_Int" data-ref-filename="llvm..X86..VDIVSDZrm_Int">VDIVSDZrm_Int</a>:</td></tr>
<tr><th id="7844">7844</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrm_Intk" title='llvm::X86::VDIVSDZrm_Intk' data-ref="llvm::X86::VDIVSDZrm_Intk" data-ref-filename="llvm..X86..VDIVSDZrm_Intk">VDIVSDZrm_Intk</a>:</td></tr>
<tr><th id="7845">7845</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrm_Intkz" title='llvm::X86::VDIVSDZrm_Intkz' data-ref="llvm::X86::VDIVSDZrm_Intkz" data-ref-filename="llvm..X86..VDIVSDZrm_Intkz">VDIVSDZrm_Intkz</a>:</td></tr>
<tr><th id="7846">7846</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrr_Int" title='llvm::X86::VDIVSDZrr_Int' data-ref="llvm::X86::VDIVSDZrr_Int" data-ref-filename="llvm..X86..VDIVSDZrr_Int">VDIVSDZrr_Int</a>:</td></tr>
<tr><th id="7847">7847</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrr_Intk" title='llvm::X86::VDIVSDZrr_Intk' data-ref="llvm::X86::VDIVSDZrr_Intk" data-ref-filename="llvm..X86..VDIVSDZrr_Intk">VDIVSDZrr_Intk</a>:</td></tr>
<tr><th id="7848">7848</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrr_Intkz" title='llvm::X86::VDIVSDZrr_Intkz' data-ref="llvm::X86::VDIVSDZrr_Intkz" data-ref-filename="llvm..X86..VDIVSDZrr_Intkz">VDIVSDZrr_Intkz</a>:</td></tr>
<tr><th id="7849">7849</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrrb_Int" title='llvm::X86::VDIVSDZrrb_Int' data-ref="llvm::X86::VDIVSDZrrb_Int" data-ref-filename="llvm..X86..VDIVSDZrrb_Int">VDIVSDZrrb_Int</a>:</td></tr>
<tr><th id="7850">7850</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrrb_Intk" title='llvm::X86::VDIVSDZrrb_Intk' data-ref="llvm::X86::VDIVSDZrrb_Intk" data-ref-filename="llvm..X86..VDIVSDZrrb_Intk">VDIVSDZrrb_Intk</a>:</td></tr>
<tr><th id="7851">7851</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSDZrrb_Intkz" title='llvm::X86::VDIVSDZrrb_Intkz' data-ref="llvm::X86::VDIVSDZrrb_Intkz" data-ref-filename="llvm..X86..VDIVSDZrrb_Intkz">VDIVSDZrrb_Intkz</a>:</td></tr>
<tr><th id="7852">7852</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrm" title='llvm::X86::VDIVSSZrm' data-ref="llvm::X86::VDIVSSZrm" data-ref-filename="llvm..X86..VDIVSSZrm">VDIVSSZrm</a>:</td></tr>
<tr><th id="7853">7853</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrr" title='llvm::X86::VDIVSSZrr' data-ref="llvm::X86::VDIVSSZrr" data-ref-filename="llvm..X86..VDIVSSZrr">VDIVSSZrr</a>:</td></tr>
<tr><th id="7854">7854</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrm_Int" title='llvm::X86::VDIVSSZrm_Int' data-ref="llvm::X86::VDIVSSZrm_Int" data-ref-filename="llvm..X86..VDIVSSZrm_Int">VDIVSSZrm_Int</a>:</td></tr>
<tr><th id="7855">7855</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrm_Intk" title='llvm::X86::VDIVSSZrm_Intk' data-ref="llvm::X86::VDIVSSZrm_Intk" data-ref-filename="llvm..X86..VDIVSSZrm_Intk">VDIVSSZrm_Intk</a>:</td></tr>
<tr><th id="7856">7856</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrm_Intkz" title='llvm::X86::VDIVSSZrm_Intkz' data-ref="llvm::X86::VDIVSSZrm_Intkz" data-ref-filename="llvm..X86..VDIVSSZrm_Intkz">VDIVSSZrm_Intkz</a>:</td></tr>
<tr><th id="7857">7857</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrr_Int" title='llvm::X86::VDIVSSZrr_Int' data-ref="llvm::X86::VDIVSSZrr_Int" data-ref-filename="llvm..X86..VDIVSSZrr_Int">VDIVSSZrr_Int</a>:</td></tr>
<tr><th id="7858">7858</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrr_Intk" title='llvm::X86::VDIVSSZrr_Intk' data-ref="llvm::X86::VDIVSSZrr_Intk" data-ref-filename="llvm..X86..VDIVSSZrr_Intk">VDIVSSZrr_Intk</a>:</td></tr>
<tr><th id="7859">7859</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrr_Intkz" title='llvm::X86::VDIVSSZrr_Intkz' data-ref="llvm::X86::VDIVSSZrr_Intkz" data-ref-filename="llvm..X86..VDIVSSZrr_Intkz">VDIVSSZrr_Intkz</a>:</td></tr>
<tr><th id="7860">7860</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrrb_Int" title='llvm::X86::VDIVSSZrrb_Int' data-ref="llvm::X86::VDIVSSZrrb_Int" data-ref-filename="llvm..X86..VDIVSSZrrb_Int">VDIVSSZrrb_Int</a>:</td></tr>
<tr><th id="7861">7861</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrrb_Intk" title='llvm::X86::VDIVSSZrrb_Intk' data-ref="llvm::X86::VDIVSSZrrb_Intk" data-ref-filename="llvm..X86..VDIVSSZrrb_Intk">VDIVSSZrrb_Intk</a>:</td></tr>
<tr><th id="7862">7862</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VDIVSSZrrb_Intkz" title='llvm::X86::VDIVSSZrrb_Intkz' data-ref="llvm::X86::VDIVSSZrrb_Intkz" data-ref-filename="llvm..X86..VDIVSSZrrb_Intkz">VDIVSSZrrb_Intkz</a>:</td></tr>
<tr><th id="7863">7863</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ128m" title='llvm::X86::VSQRTPDZ128m' data-ref="llvm::X86::VSQRTPDZ128m" data-ref-filename="llvm..X86..VSQRTPDZ128m">VSQRTPDZ128m</a>:</td></tr>
<tr><th id="7864">7864</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ128mb" title='llvm::X86::VSQRTPDZ128mb' data-ref="llvm::X86::VSQRTPDZ128mb" data-ref-filename="llvm..X86..VSQRTPDZ128mb">VSQRTPDZ128mb</a>:</td></tr>
<tr><th id="7865">7865</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ128mbk" title='llvm::X86::VSQRTPDZ128mbk' data-ref="llvm::X86::VSQRTPDZ128mbk" data-ref-filename="llvm..X86..VSQRTPDZ128mbk">VSQRTPDZ128mbk</a>:</td></tr>
<tr><th id="7866">7866</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ128mbkz" title='llvm::X86::VSQRTPDZ128mbkz' data-ref="llvm::X86::VSQRTPDZ128mbkz" data-ref-filename="llvm..X86..VSQRTPDZ128mbkz">VSQRTPDZ128mbkz</a>:</td></tr>
<tr><th id="7867">7867</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ128mk" title='llvm::X86::VSQRTPDZ128mk' data-ref="llvm::X86::VSQRTPDZ128mk" data-ref-filename="llvm..X86..VSQRTPDZ128mk">VSQRTPDZ128mk</a>:</td></tr>
<tr><th id="7868">7868</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ128mkz" title='llvm::X86::VSQRTPDZ128mkz' data-ref="llvm::X86::VSQRTPDZ128mkz" data-ref-filename="llvm..X86..VSQRTPDZ128mkz">VSQRTPDZ128mkz</a>:</td></tr>
<tr><th id="7869">7869</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ128r" title='llvm::X86::VSQRTPDZ128r' data-ref="llvm::X86::VSQRTPDZ128r" data-ref-filename="llvm..X86..VSQRTPDZ128r">VSQRTPDZ128r</a>:</td></tr>
<tr><th id="7870">7870</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ128rk" title='llvm::X86::VSQRTPDZ128rk' data-ref="llvm::X86::VSQRTPDZ128rk" data-ref-filename="llvm..X86..VSQRTPDZ128rk">VSQRTPDZ128rk</a>:</td></tr>
<tr><th id="7871">7871</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ128rkz" title='llvm::X86::VSQRTPDZ128rkz' data-ref="llvm::X86::VSQRTPDZ128rkz" data-ref-filename="llvm..X86..VSQRTPDZ128rkz">VSQRTPDZ128rkz</a>:</td></tr>
<tr><th id="7872">7872</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ256m" title='llvm::X86::VSQRTPDZ256m' data-ref="llvm::X86::VSQRTPDZ256m" data-ref-filename="llvm..X86..VSQRTPDZ256m">VSQRTPDZ256m</a>:</td></tr>
<tr><th id="7873">7873</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ256mb" title='llvm::X86::VSQRTPDZ256mb' data-ref="llvm::X86::VSQRTPDZ256mb" data-ref-filename="llvm..X86..VSQRTPDZ256mb">VSQRTPDZ256mb</a>:</td></tr>
<tr><th id="7874">7874</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ256mbk" title='llvm::X86::VSQRTPDZ256mbk' data-ref="llvm::X86::VSQRTPDZ256mbk" data-ref-filename="llvm..X86..VSQRTPDZ256mbk">VSQRTPDZ256mbk</a>:</td></tr>
<tr><th id="7875">7875</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ256mbkz" title='llvm::X86::VSQRTPDZ256mbkz' data-ref="llvm::X86::VSQRTPDZ256mbkz" data-ref-filename="llvm..X86..VSQRTPDZ256mbkz">VSQRTPDZ256mbkz</a>:</td></tr>
<tr><th id="7876">7876</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ256mk" title='llvm::X86::VSQRTPDZ256mk' data-ref="llvm::X86::VSQRTPDZ256mk" data-ref-filename="llvm..X86..VSQRTPDZ256mk">VSQRTPDZ256mk</a>:</td></tr>
<tr><th id="7877">7877</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ256mkz" title='llvm::X86::VSQRTPDZ256mkz' data-ref="llvm::X86::VSQRTPDZ256mkz" data-ref-filename="llvm..X86..VSQRTPDZ256mkz">VSQRTPDZ256mkz</a>:</td></tr>
<tr><th id="7878">7878</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ256r" title='llvm::X86::VSQRTPDZ256r' data-ref="llvm::X86::VSQRTPDZ256r" data-ref-filename="llvm..X86..VSQRTPDZ256r">VSQRTPDZ256r</a>:</td></tr>
<tr><th id="7879">7879</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ256rk" title='llvm::X86::VSQRTPDZ256rk' data-ref="llvm::X86::VSQRTPDZ256rk" data-ref-filename="llvm..X86..VSQRTPDZ256rk">VSQRTPDZ256rk</a>:</td></tr>
<tr><th id="7880">7880</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZ256rkz" title='llvm::X86::VSQRTPDZ256rkz' data-ref="llvm::X86::VSQRTPDZ256rkz" data-ref-filename="llvm..X86..VSQRTPDZ256rkz">VSQRTPDZ256rkz</a>:</td></tr>
<tr><th id="7881">7881</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZm" title='llvm::X86::VSQRTPDZm' data-ref="llvm::X86::VSQRTPDZm" data-ref-filename="llvm..X86..VSQRTPDZm">VSQRTPDZm</a>:</td></tr>
<tr><th id="7882">7882</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZmb" title='llvm::X86::VSQRTPDZmb' data-ref="llvm::X86::VSQRTPDZmb" data-ref-filename="llvm..X86..VSQRTPDZmb">VSQRTPDZmb</a>:</td></tr>
<tr><th id="7883">7883</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZmbk" title='llvm::X86::VSQRTPDZmbk' data-ref="llvm::X86::VSQRTPDZmbk" data-ref-filename="llvm..X86..VSQRTPDZmbk">VSQRTPDZmbk</a>:</td></tr>
<tr><th id="7884">7884</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZmbkz" title='llvm::X86::VSQRTPDZmbkz' data-ref="llvm::X86::VSQRTPDZmbkz" data-ref-filename="llvm..X86..VSQRTPDZmbkz">VSQRTPDZmbkz</a>:</td></tr>
<tr><th id="7885">7885</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZmk" title='llvm::X86::VSQRTPDZmk' data-ref="llvm::X86::VSQRTPDZmk" data-ref-filename="llvm..X86..VSQRTPDZmk">VSQRTPDZmk</a>:</td></tr>
<tr><th id="7886">7886</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZmkz" title='llvm::X86::VSQRTPDZmkz' data-ref="llvm::X86::VSQRTPDZmkz" data-ref-filename="llvm..X86..VSQRTPDZmkz">VSQRTPDZmkz</a>:</td></tr>
<tr><th id="7887">7887</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZr" title='llvm::X86::VSQRTPDZr' data-ref="llvm::X86::VSQRTPDZr" data-ref-filename="llvm..X86..VSQRTPDZr">VSQRTPDZr</a>:</td></tr>
<tr><th id="7888">7888</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZrb" title='llvm::X86::VSQRTPDZrb' data-ref="llvm::X86::VSQRTPDZrb" data-ref-filename="llvm..X86..VSQRTPDZrb">VSQRTPDZrb</a>:</td></tr>
<tr><th id="7889">7889</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZrbk" title='llvm::X86::VSQRTPDZrbk' data-ref="llvm::X86::VSQRTPDZrbk" data-ref-filename="llvm..X86..VSQRTPDZrbk">VSQRTPDZrbk</a>:</td></tr>
<tr><th id="7890">7890</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZrbkz" title='llvm::X86::VSQRTPDZrbkz' data-ref="llvm::X86::VSQRTPDZrbkz" data-ref-filename="llvm..X86..VSQRTPDZrbkz">VSQRTPDZrbkz</a>:</td></tr>
<tr><th id="7891">7891</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZrk" title='llvm::X86::VSQRTPDZrk' data-ref="llvm::X86::VSQRTPDZrk" data-ref-filename="llvm..X86..VSQRTPDZrk">VSQRTPDZrk</a>:</td></tr>
<tr><th id="7892">7892</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPDZrkz" title='llvm::X86::VSQRTPDZrkz' data-ref="llvm::X86::VSQRTPDZrkz" data-ref-filename="llvm..X86..VSQRTPDZrkz">VSQRTPDZrkz</a>:</td></tr>
<tr><th id="7893">7893</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ128m" title='llvm::X86::VSQRTPSZ128m' data-ref="llvm::X86::VSQRTPSZ128m" data-ref-filename="llvm..X86..VSQRTPSZ128m">VSQRTPSZ128m</a>:</td></tr>
<tr><th id="7894">7894</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ128mb" title='llvm::X86::VSQRTPSZ128mb' data-ref="llvm::X86::VSQRTPSZ128mb" data-ref-filename="llvm..X86..VSQRTPSZ128mb">VSQRTPSZ128mb</a>:</td></tr>
<tr><th id="7895">7895</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ128mbk" title='llvm::X86::VSQRTPSZ128mbk' data-ref="llvm::X86::VSQRTPSZ128mbk" data-ref-filename="llvm..X86..VSQRTPSZ128mbk">VSQRTPSZ128mbk</a>:</td></tr>
<tr><th id="7896">7896</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ128mbkz" title='llvm::X86::VSQRTPSZ128mbkz' data-ref="llvm::X86::VSQRTPSZ128mbkz" data-ref-filename="llvm..X86..VSQRTPSZ128mbkz">VSQRTPSZ128mbkz</a>:</td></tr>
<tr><th id="7897">7897</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ128mk" title='llvm::X86::VSQRTPSZ128mk' data-ref="llvm::X86::VSQRTPSZ128mk" data-ref-filename="llvm..X86..VSQRTPSZ128mk">VSQRTPSZ128mk</a>:</td></tr>
<tr><th id="7898">7898</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ128mkz" title='llvm::X86::VSQRTPSZ128mkz' data-ref="llvm::X86::VSQRTPSZ128mkz" data-ref-filename="llvm..X86..VSQRTPSZ128mkz">VSQRTPSZ128mkz</a>:</td></tr>
<tr><th id="7899">7899</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ128r" title='llvm::X86::VSQRTPSZ128r' data-ref="llvm::X86::VSQRTPSZ128r" data-ref-filename="llvm..X86..VSQRTPSZ128r">VSQRTPSZ128r</a>:</td></tr>
<tr><th id="7900">7900</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ128rk" title='llvm::X86::VSQRTPSZ128rk' data-ref="llvm::X86::VSQRTPSZ128rk" data-ref-filename="llvm..X86..VSQRTPSZ128rk">VSQRTPSZ128rk</a>:</td></tr>
<tr><th id="7901">7901</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ128rkz" title='llvm::X86::VSQRTPSZ128rkz' data-ref="llvm::X86::VSQRTPSZ128rkz" data-ref-filename="llvm..X86..VSQRTPSZ128rkz">VSQRTPSZ128rkz</a>:</td></tr>
<tr><th id="7902">7902</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ256m" title='llvm::X86::VSQRTPSZ256m' data-ref="llvm::X86::VSQRTPSZ256m" data-ref-filename="llvm..X86..VSQRTPSZ256m">VSQRTPSZ256m</a>:</td></tr>
<tr><th id="7903">7903</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ256mb" title='llvm::X86::VSQRTPSZ256mb' data-ref="llvm::X86::VSQRTPSZ256mb" data-ref-filename="llvm..X86..VSQRTPSZ256mb">VSQRTPSZ256mb</a>:</td></tr>
<tr><th id="7904">7904</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ256mbk" title='llvm::X86::VSQRTPSZ256mbk' data-ref="llvm::X86::VSQRTPSZ256mbk" data-ref-filename="llvm..X86..VSQRTPSZ256mbk">VSQRTPSZ256mbk</a>:</td></tr>
<tr><th id="7905">7905</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ256mbkz" title='llvm::X86::VSQRTPSZ256mbkz' data-ref="llvm::X86::VSQRTPSZ256mbkz" data-ref-filename="llvm..X86..VSQRTPSZ256mbkz">VSQRTPSZ256mbkz</a>:</td></tr>
<tr><th id="7906">7906</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ256mk" title='llvm::X86::VSQRTPSZ256mk' data-ref="llvm::X86::VSQRTPSZ256mk" data-ref-filename="llvm..X86..VSQRTPSZ256mk">VSQRTPSZ256mk</a>:</td></tr>
<tr><th id="7907">7907</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ256mkz" title='llvm::X86::VSQRTPSZ256mkz' data-ref="llvm::X86::VSQRTPSZ256mkz" data-ref-filename="llvm..X86..VSQRTPSZ256mkz">VSQRTPSZ256mkz</a>:</td></tr>
<tr><th id="7908">7908</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ256r" title='llvm::X86::VSQRTPSZ256r' data-ref="llvm::X86::VSQRTPSZ256r" data-ref-filename="llvm..X86..VSQRTPSZ256r">VSQRTPSZ256r</a>:</td></tr>
<tr><th id="7909">7909</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ256rk" title='llvm::X86::VSQRTPSZ256rk' data-ref="llvm::X86::VSQRTPSZ256rk" data-ref-filename="llvm..X86..VSQRTPSZ256rk">VSQRTPSZ256rk</a>:</td></tr>
<tr><th id="7910">7910</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZ256rkz" title='llvm::X86::VSQRTPSZ256rkz' data-ref="llvm::X86::VSQRTPSZ256rkz" data-ref-filename="llvm..X86..VSQRTPSZ256rkz">VSQRTPSZ256rkz</a>:</td></tr>
<tr><th id="7911">7911</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZm" title='llvm::X86::VSQRTPSZm' data-ref="llvm::X86::VSQRTPSZm" data-ref-filename="llvm..X86..VSQRTPSZm">VSQRTPSZm</a>:</td></tr>
<tr><th id="7912">7912</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZmb" title='llvm::X86::VSQRTPSZmb' data-ref="llvm::X86::VSQRTPSZmb" data-ref-filename="llvm..X86..VSQRTPSZmb">VSQRTPSZmb</a>:</td></tr>
<tr><th id="7913">7913</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZmbk" title='llvm::X86::VSQRTPSZmbk' data-ref="llvm::X86::VSQRTPSZmbk" data-ref-filename="llvm..X86..VSQRTPSZmbk">VSQRTPSZmbk</a>:</td></tr>
<tr><th id="7914">7914</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZmbkz" title='llvm::X86::VSQRTPSZmbkz' data-ref="llvm::X86::VSQRTPSZmbkz" data-ref-filename="llvm..X86..VSQRTPSZmbkz">VSQRTPSZmbkz</a>:</td></tr>
<tr><th id="7915">7915</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZmk" title='llvm::X86::VSQRTPSZmk' data-ref="llvm::X86::VSQRTPSZmk" data-ref-filename="llvm..X86..VSQRTPSZmk">VSQRTPSZmk</a>:</td></tr>
<tr><th id="7916">7916</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZmkz" title='llvm::X86::VSQRTPSZmkz' data-ref="llvm::X86::VSQRTPSZmkz" data-ref-filename="llvm..X86..VSQRTPSZmkz">VSQRTPSZmkz</a>:</td></tr>
<tr><th id="7917">7917</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZr" title='llvm::X86::VSQRTPSZr' data-ref="llvm::X86::VSQRTPSZr" data-ref-filename="llvm..X86..VSQRTPSZr">VSQRTPSZr</a>:</td></tr>
<tr><th id="7918">7918</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZrb" title='llvm::X86::VSQRTPSZrb' data-ref="llvm::X86::VSQRTPSZrb" data-ref-filename="llvm..X86..VSQRTPSZrb">VSQRTPSZrb</a>:</td></tr>
<tr><th id="7919">7919</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZrbk" title='llvm::X86::VSQRTPSZrbk' data-ref="llvm::X86::VSQRTPSZrbk" data-ref-filename="llvm..X86..VSQRTPSZrbk">VSQRTPSZrbk</a>:</td></tr>
<tr><th id="7920">7920</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZrbkz" title='llvm::X86::VSQRTPSZrbkz' data-ref="llvm::X86::VSQRTPSZrbkz" data-ref-filename="llvm..X86..VSQRTPSZrbkz">VSQRTPSZrbkz</a>:</td></tr>
<tr><th id="7921">7921</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZrk" title='llvm::X86::VSQRTPSZrk' data-ref="llvm::X86::VSQRTPSZrk" data-ref-filename="llvm..X86..VSQRTPSZrk">VSQRTPSZrk</a>:</td></tr>
<tr><th id="7922">7922</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTPSZrkz" title='llvm::X86::VSQRTPSZrkz' data-ref="llvm::X86::VSQRTPSZrkz" data-ref-filename="llvm..X86..VSQRTPSZrkz">VSQRTPSZrkz</a>:</td></tr>
<tr><th id="7923">7923</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZm" title='llvm::X86::VSQRTSDZm' data-ref="llvm::X86::VSQRTSDZm" data-ref-filename="llvm..X86..VSQRTSDZm">VSQRTSDZm</a>:</td></tr>
<tr><th id="7924">7924</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZm_Int" title='llvm::X86::VSQRTSDZm_Int' data-ref="llvm::X86::VSQRTSDZm_Int" data-ref-filename="llvm..X86..VSQRTSDZm_Int">VSQRTSDZm_Int</a>:</td></tr>
<tr><th id="7925">7925</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZm_Intk" title='llvm::X86::VSQRTSDZm_Intk' data-ref="llvm::X86::VSQRTSDZm_Intk" data-ref-filename="llvm..X86..VSQRTSDZm_Intk">VSQRTSDZm_Intk</a>:</td></tr>
<tr><th id="7926">7926</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZm_Intkz" title='llvm::X86::VSQRTSDZm_Intkz' data-ref="llvm::X86::VSQRTSDZm_Intkz" data-ref-filename="llvm..X86..VSQRTSDZm_Intkz">VSQRTSDZm_Intkz</a>:</td></tr>
<tr><th id="7927">7927</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZr" title='llvm::X86::VSQRTSDZr' data-ref="llvm::X86::VSQRTSDZr" data-ref-filename="llvm..X86..VSQRTSDZr">VSQRTSDZr</a>:</td></tr>
<tr><th id="7928">7928</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZr_Int" title='llvm::X86::VSQRTSDZr_Int' data-ref="llvm::X86::VSQRTSDZr_Int" data-ref-filename="llvm..X86..VSQRTSDZr_Int">VSQRTSDZr_Int</a>:</td></tr>
<tr><th id="7929">7929</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZr_Intk" title='llvm::X86::VSQRTSDZr_Intk' data-ref="llvm::X86::VSQRTSDZr_Intk" data-ref-filename="llvm..X86..VSQRTSDZr_Intk">VSQRTSDZr_Intk</a>:</td></tr>
<tr><th id="7930">7930</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZr_Intkz" title='llvm::X86::VSQRTSDZr_Intkz' data-ref="llvm::X86::VSQRTSDZr_Intkz" data-ref-filename="llvm..X86..VSQRTSDZr_Intkz">VSQRTSDZr_Intkz</a>:</td></tr>
<tr><th id="7931">7931</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZrb_Int" title='llvm::X86::VSQRTSDZrb_Int' data-ref="llvm::X86::VSQRTSDZrb_Int" data-ref-filename="llvm..X86..VSQRTSDZrb_Int">VSQRTSDZrb_Int</a>:</td></tr>
<tr><th id="7932">7932</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZrb_Intk" title='llvm::X86::VSQRTSDZrb_Intk' data-ref="llvm::X86::VSQRTSDZrb_Intk" data-ref-filename="llvm..X86..VSQRTSDZrb_Intk">VSQRTSDZrb_Intk</a>:</td></tr>
<tr><th id="7933">7933</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSDZrb_Intkz" title='llvm::X86::VSQRTSDZrb_Intkz' data-ref="llvm::X86::VSQRTSDZrb_Intkz" data-ref-filename="llvm..X86..VSQRTSDZrb_Intkz">VSQRTSDZrb_Intkz</a>:</td></tr>
<tr><th id="7934">7934</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZm" title='llvm::X86::VSQRTSSZm' data-ref="llvm::X86::VSQRTSSZm" data-ref-filename="llvm..X86..VSQRTSSZm">VSQRTSSZm</a>:</td></tr>
<tr><th id="7935">7935</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZm_Int" title='llvm::X86::VSQRTSSZm_Int' data-ref="llvm::X86::VSQRTSSZm_Int" data-ref-filename="llvm..X86..VSQRTSSZm_Int">VSQRTSSZm_Int</a>:</td></tr>
<tr><th id="7936">7936</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZm_Intk" title='llvm::X86::VSQRTSSZm_Intk' data-ref="llvm::X86::VSQRTSSZm_Intk" data-ref-filename="llvm..X86..VSQRTSSZm_Intk">VSQRTSSZm_Intk</a>:</td></tr>
<tr><th id="7937">7937</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZm_Intkz" title='llvm::X86::VSQRTSSZm_Intkz' data-ref="llvm::X86::VSQRTSSZm_Intkz" data-ref-filename="llvm..X86..VSQRTSSZm_Intkz">VSQRTSSZm_Intkz</a>:</td></tr>
<tr><th id="7938">7938</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZr" title='llvm::X86::VSQRTSSZr' data-ref="llvm::X86::VSQRTSSZr" data-ref-filename="llvm..X86..VSQRTSSZr">VSQRTSSZr</a>:</td></tr>
<tr><th id="7939">7939</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZr_Int" title='llvm::X86::VSQRTSSZr_Int' data-ref="llvm::X86::VSQRTSSZr_Int" data-ref-filename="llvm..X86..VSQRTSSZr_Int">VSQRTSSZr_Int</a>:</td></tr>
<tr><th id="7940">7940</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZr_Intk" title='llvm::X86::VSQRTSSZr_Intk' data-ref="llvm::X86::VSQRTSSZr_Intk" data-ref-filename="llvm..X86..VSQRTSSZr_Intk">VSQRTSSZr_Intk</a>:</td></tr>
<tr><th id="7941">7941</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZr_Intkz" title='llvm::X86::VSQRTSSZr_Intkz' data-ref="llvm::X86::VSQRTSSZr_Intkz" data-ref-filename="llvm..X86..VSQRTSSZr_Intkz">VSQRTSSZr_Intkz</a>:</td></tr>
<tr><th id="7942">7942</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZrb_Int" title='llvm::X86::VSQRTSSZrb_Int' data-ref="llvm::X86::VSQRTSSZrb_Int" data-ref-filename="llvm..X86..VSQRTSSZrb_Int">VSQRTSSZrb_Int</a>:</td></tr>
<tr><th id="7943">7943</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZrb_Intk" title='llvm::X86::VSQRTSSZrb_Intk' data-ref="llvm::X86::VSQRTSSZrb_Intk" data-ref-filename="llvm..X86..VSQRTSSZrb_Intk">VSQRTSSZrb_Intk</a>:</td></tr>
<tr><th id="7944">7944</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSQRTSSZrb_Intkz" title='llvm::X86::VSQRTSSZrb_Intkz' data-ref="llvm::X86::VSQRTSSZrb_Intkz" data-ref-filename="llvm..X86..VSQRTSSZrb_Intkz">VSQRTSSZrb_Intkz</a>:</td></tr>
<tr><th id="7945">7945</th><td></td></tr>
<tr><th id="7946">7946</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERDPDYrm" title='llvm::X86::VGATHERDPDYrm' data-ref="llvm::X86::VGATHERDPDYrm" data-ref-filename="llvm..X86..VGATHERDPDYrm">VGATHERDPDYrm</a>:</td></tr>
<tr><th id="7947">7947</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERDPDZ128rm" title='llvm::X86::VGATHERDPDZ128rm' data-ref="llvm::X86::VGATHERDPDZ128rm" data-ref-filename="llvm..X86..VGATHERDPDZ128rm">VGATHERDPDZ128rm</a>:</td></tr>
<tr><th id="7948">7948</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERDPDZ256rm" title='llvm::X86::VGATHERDPDZ256rm' data-ref="llvm::X86::VGATHERDPDZ256rm" data-ref-filename="llvm..X86..VGATHERDPDZ256rm">VGATHERDPDZ256rm</a>:</td></tr>
<tr><th id="7949">7949</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERDPDZrm" title='llvm::X86::VGATHERDPDZrm' data-ref="llvm::X86::VGATHERDPDZrm" data-ref-filename="llvm..X86..VGATHERDPDZrm">VGATHERDPDZrm</a>:</td></tr>
<tr><th id="7950">7950</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERDPDrm" title='llvm::X86::VGATHERDPDrm' data-ref="llvm::X86::VGATHERDPDrm" data-ref-filename="llvm..X86..VGATHERDPDrm">VGATHERDPDrm</a>:</td></tr>
<tr><th id="7951">7951</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERDPSYrm" title='llvm::X86::VGATHERDPSYrm' data-ref="llvm::X86::VGATHERDPSYrm" data-ref-filename="llvm..X86..VGATHERDPSYrm">VGATHERDPSYrm</a>:</td></tr>
<tr><th id="7952">7952</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERDPSZ128rm" title='llvm::X86::VGATHERDPSZ128rm' data-ref="llvm::X86::VGATHERDPSZ128rm" data-ref-filename="llvm..X86..VGATHERDPSZ128rm">VGATHERDPSZ128rm</a>:</td></tr>
<tr><th id="7953">7953</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERDPSZ256rm" title='llvm::X86::VGATHERDPSZ256rm' data-ref="llvm::X86::VGATHERDPSZ256rm" data-ref-filename="llvm..X86..VGATHERDPSZ256rm">VGATHERDPSZ256rm</a>:</td></tr>
<tr><th id="7954">7954</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERDPSZrm" title='llvm::X86::VGATHERDPSZrm' data-ref="llvm::X86::VGATHERDPSZrm" data-ref-filename="llvm..X86..VGATHERDPSZrm">VGATHERDPSZrm</a>:</td></tr>
<tr><th id="7955">7955</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERDPSrm" title='llvm::X86::VGATHERDPSrm' data-ref="llvm::X86::VGATHERDPSrm" data-ref-filename="llvm..X86..VGATHERDPSrm">VGATHERDPSrm</a>:</td></tr>
<tr><th id="7956">7956</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERPF0DPDm" title='llvm::X86::VGATHERPF0DPDm' data-ref="llvm::X86::VGATHERPF0DPDm" data-ref-filename="llvm..X86..VGATHERPF0DPDm">VGATHERPF0DPDm</a>:</td></tr>
<tr><th id="7957">7957</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERPF0DPSm" title='llvm::X86::VGATHERPF0DPSm' data-ref="llvm::X86::VGATHERPF0DPSm" data-ref-filename="llvm..X86..VGATHERPF0DPSm">VGATHERPF0DPSm</a>:</td></tr>
<tr><th id="7958">7958</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERPF0QPDm" title='llvm::X86::VGATHERPF0QPDm' data-ref="llvm::X86::VGATHERPF0QPDm" data-ref-filename="llvm..X86..VGATHERPF0QPDm">VGATHERPF0QPDm</a>:</td></tr>
<tr><th id="7959">7959</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERPF0QPSm" title='llvm::X86::VGATHERPF0QPSm' data-ref="llvm::X86::VGATHERPF0QPSm" data-ref-filename="llvm..X86..VGATHERPF0QPSm">VGATHERPF0QPSm</a>:</td></tr>
<tr><th id="7960">7960</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERPF1DPDm" title='llvm::X86::VGATHERPF1DPDm' data-ref="llvm::X86::VGATHERPF1DPDm" data-ref-filename="llvm..X86..VGATHERPF1DPDm">VGATHERPF1DPDm</a>:</td></tr>
<tr><th id="7961">7961</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERPF1DPSm" title='llvm::X86::VGATHERPF1DPSm' data-ref="llvm::X86::VGATHERPF1DPSm" data-ref-filename="llvm..X86..VGATHERPF1DPSm">VGATHERPF1DPSm</a>:</td></tr>
<tr><th id="7962">7962</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERPF1QPDm" title='llvm::X86::VGATHERPF1QPDm' data-ref="llvm::X86::VGATHERPF1QPDm" data-ref-filename="llvm..X86..VGATHERPF1QPDm">VGATHERPF1QPDm</a>:</td></tr>
<tr><th id="7963">7963</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERPF1QPSm" title='llvm::X86::VGATHERPF1QPSm' data-ref="llvm::X86::VGATHERPF1QPSm" data-ref-filename="llvm..X86..VGATHERPF1QPSm">VGATHERPF1QPSm</a>:</td></tr>
<tr><th id="7964">7964</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERQPDYrm" title='llvm::X86::VGATHERQPDYrm' data-ref="llvm::X86::VGATHERQPDYrm" data-ref-filename="llvm..X86..VGATHERQPDYrm">VGATHERQPDYrm</a>:</td></tr>
<tr><th id="7965">7965</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERQPDZ128rm" title='llvm::X86::VGATHERQPDZ128rm' data-ref="llvm::X86::VGATHERQPDZ128rm" data-ref-filename="llvm..X86..VGATHERQPDZ128rm">VGATHERQPDZ128rm</a>:</td></tr>
<tr><th id="7966">7966</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERQPDZ256rm" title='llvm::X86::VGATHERQPDZ256rm' data-ref="llvm::X86::VGATHERQPDZ256rm" data-ref-filename="llvm..X86..VGATHERQPDZ256rm">VGATHERQPDZ256rm</a>:</td></tr>
<tr><th id="7967">7967</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERQPDZrm" title='llvm::X86::VGATHERQPDZrm' data-ref="llvm::X86::VGATHERQPDZrm" data-ref-filename="llvm..X86..VGATHERQPDZrm">VGATHERQPDZrm</a>:</td></tr>
<tr><th id="7968">7968</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERQPDrm" title='llvm::X86::VGATHERQPDrm' data-ref="llvm::X86::VGATHERQPDrm" data-ref-filename="llvm..X86..VGATHERQPDrm">VGATHERQPDrm</a>:</td></tr>
<tr><th id="7969">7969</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERQPSYrm" title='llvm::X86::VGATHERQPSYrm' data-ref="llvm::X86::VGATHERQPSYrm" data-ref-filename="llvm..X86..VGATHERQPSYrm">VGATHERQPSYrm</a>:</td></tr>
<tr><th id="7970">7970</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERQPSZ128rm" title='llvm::X86::VGATHERQPSZ128rm' data-ref="llvm::X86::VGATHERQPSZ128rm" data-ref-filename="llvm..X86..VGATHERQPSZ128rm">VGATHERQPSZ128rm</a>:</td></tr>
<tr><th id="7971">7971</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERQPSZ256rm" title='llvm::X86::VGATHERQPSZ256rm' data-ref="llvm::X86::VGATHERQPSZ256rm" data-ref-filename="llvm..X86..VGATHERQPSZ256rm">VGATHERQPSZ256rm</a>:</td></tr>
<tr><th id="7972">7972</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERQPSZrm" title='llvm::X86::VGATHERQPSZrm' data-ref="llvm::X86::VGATHERQPSZrm" data-ref-filename="llvm..X86..VGATHERQPSZrm">VGATHERQPSZrm</a>:</td></tr>
<tr><th id="7973">7973</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VGATHERQPSrm" title='llvm::X86::VGATHERQPSrm' data-ref="llvm::X86::VGATHERQPSrm" data-ref-filename="llvm..X86..VGATHERQPSrm">VGATHERQPSrm</a>:</td></tr>
<tr><th id="7974">7974</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERDDYrm" title='llvm::X86::VPGATHERDDYrm' data-ref="llvm::X86::VPGATHERDDYrm" data-ref-filename="llvm..X86..VPGATHERDDYrm">VPGATHERDDYrm</a>:</td></tr>
<tr><th id="7975">7975</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERDDZ128rm" title='llvm::X86::VPGATHERDDZ128rm' data-ref="llvm::X86::VPGATHERDDZ128rm" data-ref-filename="llvm..X86..VPGATHERDDZ128rm">VPGATHERDDZ128rm</a>:</td></tr>
<tr><th id="7976">7976</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERDDZ256rm" title='llvm::X86::VPGATHERDDZ256rm' data-ref="llvm::X86::VPGATHERDDZ256rm" data-ref-filename="llvm..X86..VPGATHERDDZ256rm">VPGATHERDDZ256rm</a>:</td></tr>
<tr><th id="7977">7977</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERDDZrm" title='llvm::X86::VPGATHERDDZrm' data-ref="llvm::X86::VPGATHERDDZrm" data-ref-filename="llvm..X86..VPGATHERDDZrm">VPGATHERDDZrm</a>:</td></tr>
<tr><th id="7978">7978</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERDDrm" title='llvm::X86::VPGATHERDDrm' data-ref="llvm::X86::VPGATHERDDrm" data-ref-filename="llvm..X86..VPGATHERDDrm">VPGATHERDDrm</a>:</td></tr>
<tr><th id="7979">7979</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERDQYrm" title='llvm::X86::VPGATHERDQYrm' data-ref="llvm::X86::VPGATHERDQYrm" data-ref-filename="llvm..X86..VPGATHERDQYrm">VPGATHERDQYrm</a>:</td></tr>
<tr><th id="7980">7980</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERDQZ128rm" title='llvm::X86::VPGATHERDQZ128rm' data-ref="llvm::X86::VPGATHERDQZ128rm" data-ref-filename="llvm..X86..VPGATHERDQZ128rm">VPGATHERDQZ128rm</a>:</td></tr>
<tr><th id="7981">7981</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERDQZ256rm" title='llvm::X86::VPGATHERDQZ256rm' data-ref="llvm::X86::VPGATHERDQZ256rm" data-ref-filename="llvm..X86..VPGATHERDQZ256rm">VPGATHERDQZ256rm</a>:</td></tr>
<tr><th id="7982">7982</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERDQZrm" title='llvm::X86::VPGATHERDQZrm' data-ref="llvm::X86::VPGATHERDQZrm" data-ref-filename="llvm..X86..VPGATHERDQZrm">VPGATHERDQZrm</a>:</td></tr>
<tr><th id="7983">7983</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERDQrm" title='llvm::X86::VPGATHERDQrm' data-ref="llvm::X86::VPGATHERDQrm" data-ref-filename="llvm..X86..VPGATHERDQrm">VPGATHERDQrm</a>:</td></tr>
<tr><th id="7984">7984</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERQDYrm" title='llvm::X86::VPGATHERQDYrm' data-ref="llvm::X86::VPGATHERQDYrm" data-ref-filename="llvm..X86..VPGATHERQDYrm">VPGATHERQDYrm</a>:</td></tr>
<tr><th id="7985">7985</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERQDZ128rm" title='llvm::X86::VPGATHERQDZ128rm' data-ref="llvm::X86::VPGATHERQDZ128rm" data-ref-filename="llvm..X86..VPGATHERQDZ128rm">VPGATHERQDZ128rm</a>:</td></tr>
<tr><th id="7986">7986</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERQDZ256rm" title='llvm::X86::VPGATHERQDZ256rm' data-ref="llvm::X86::VPGATHERQDZ256rm" data-ref-filename="llvm..X86..VPGATHERQDZ256rm">VPGATHERQDZ256rm</a>:</td></tr>
<tr><th id="7987">7987</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERQDZrm" title='llvm::X86::VPGATHERQDZrm' data-ref="llvm::X86::VPGATHERQDZrm" data-ref-filename="llvm..X86..VPGATHERQDZrm">VPGATHERQDZrm</a>:</td></tr>
<tr><th id="7988">7988</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERQDrm" title='llvm::X86::VPGATHERQDrm' data-ref="llvm::X86::VPGATHERQDrm" data-ref-filename="llvm..X86..VPGATHERQDrm">VPGATHERQDrm</a>:</td></tr>
<tr><th id="7989">7989</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERQQYrm" title='llvm::X86::VPGATHERQQYrm' data-ref="llvm::X86::VPGATHERQQYrm" data-ref-filename="llvm..X86..VPGATHERQQYrm">VPGATHERQQYrm</a>:</td></tr>
<tr><th id="7990">7990</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERQQZ128rm" title='llvm::X86::VPGATHERQQZ128rm' data-ref="llvm::X86::VPGATHERQQZ128rm" data-ref-filename="llvm..X86..VPGATHERQQZ128rm">VPGATHERQQZ128rm</a>:</td></tr>
<tr><th id="7991">7991</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERQQZ256rm" title='llvm::X86::VPGATHERQQZ256rm' data-ref="llvm::X86::VPGATHERQQZ256rm" data-ref-filename="llvm..X86..VPGATHERQQZ256rm">VPGATHERQQZ256rm</a>:</td></tr>
<tr><th id="7992">7992</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERQQZrm" title='llvm::X86::VPGATHERQQZrm' data-ref="llvm::X86::VPGATHERQQZrm" data-ref-filename="llvm..X86..VPGATHERQQZrm">VPGATHERQQZrm</a>:</td></tr>
<tr><th id="7993">7993</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPGATHERQQrm" title='llvm::X86::VPGATHERQQrm' data-ref="llvm::X86::VPGATHERQQrm" data-ref-filename="llvm..X86..VPGATHERQQrm">VPGATHERQQrm</a>:</td></tr>
<tr><th id="7994">7994</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERDPDZ128mr" title='llvm::X86::VSCATTERDPDZ128mr' data-ref="llvm::X86::VSCATTERDPDZ128mr" data-ref-filename="llvm..X86..VSCATTERDPDZ128mr">VSCATTERDPDZ128mr</a>:</td></tr>
<tr><th id="7995">7995</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERDPDZ256mr" title='llvm::X86::VSCATTERDPDZ256mr' data-ref="llvm::X86::VSCATTERDPDZ256mr" data-ref-filename="llvm..X86..VSCATTERDPDZ256mr">VSCATTERDPDZ256mr</a>:</td></tr>
<tr><th id="7996">7996</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERDPDZmr" title='llvm::X86::VSCATTERDPDZmr' data-ref="llvm::X86::VSCATTERDPDZmr" data-ref-filename="llvm..X86..VSCATTERDPDZmr">VSCATTERDPDZmr</a>:</td></tr>
<tr><th id="7997">7997</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERDPSZ128mr" title='llvm::X86::VSCATTERDPSZ128mr' data-ref="llvm::X86::VSCATTERDPSZ128mr" data-ref-filename="llvm..X86..VSCATTERDPSZ128mr">VSCATTERDPSZ128mr</a>:</td></tr>
<tr><th id="7998">7998</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERDPSZ256mr" title='llvm::X86::VSCATTERDPSZ256mr' data-ref="llvm::X86::VSCATTERDPSZ256mr" data-ref-filename="llvm..X86..VSCATTERDPSZ256mr">VSCATTERDPSZ256mr</a>:</td></tr>
<tr><th id="7999">7999</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERDPSZmr" title='llvm::X86::VSCATTERDPSZmr' data-ref="llvm::X86::VSCATTERDPSZmr" data-ref-filename="llvm..X86..VSCATTERDPSZmr">VSCATTERDPSZmr</a>:</td></tr>
<tr><th id="8000">8000</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERPF0DPDm" title='llvm::X86::VSCATTERPF0DPDm' data-ref="llvm::X86::VSCATTERPF0DPDm" data-ref-filename="llvm..X86..VSCATTERPF0DPDm">VSCATTERPF0DPDm</a>:</td></tr>
<tr><th id="8001">8001</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERPF0DPSm" title='llvm::X86::VSCATTERPF0DPSm' data-ref="llvm::X86::VSCATTERPF0DPSm" data-ref-filename="llvm..X86..VSCATTERPF0DPSm">VSCATTERPF0DPSm</a>:</td></tr>
<tr><th id="8002">8002</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERPF0QPDm" title='llvm::X86::VSCATTERPF0QPDm' data-ref="llvm::X86::VSCATTERPF0QPDm" data-ref-filename="llvm..X86..VSCATTERPF0QPDm">VSCATTERPF0QPDm</a>:</td></tr>
<tr><th id="8003">8003</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERPF0QPSm" title='llvm::X86::VSCATTERPF0QPSm' data-ref="llvm::X86::VSCATTERPF0QPSm" data-ref-filename="llvm..X86..VSCATTERPF0QPSm">VSCATTERPF0QPSm</a>:</td></tr>
<tr><th id="8004">8004</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERPF1DPDm" title='llvm::X86::VSCATTERPF1DPDm' data-ref="llvm::X86::VSCATTERPF1DPDm" data-ref-filename="llvm..X86..VSCATTERPF1DPDm">VSCATTERPF1DPDm</a>:</td></tr>
<tr><th id="8005">8005</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERPF1DPSm" title='llvm::X86::VSCATTERPF1DPSm' data-ref="llvm::X86::VSCATTERPF1DPSm" data-ref-filename="llvm..X86..VSCATTERPF1DPSm">VSCATTERPF1DPSm</a>:</td></tr>
<tr><th id="8006">8006</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERPF1QPDm" title='llvm::X86::VSCATTERPF1QPDm' data-ref="llvm::X86::VSCATTERPF1QPDm" data-ref-filename="llvm..X86..VSCATTERPF1QPDm">VSCATTERPF1QPDm</a>:</td></tr>
<tr><th id="8007">8007</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERPF1QPSm" title='llvm::X86::VSCATTERPF1QPSm' data-ref="llvm::X86::VSCATTERPF1QPSm" data-ref-filename="llvm..X86..VSCATTERPF1QPSm">VSCATTERPF1QPSm</a>:</td></tr>
<tr><th id="8008">8008</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERQPDZ128mr" title='llvm::X86::VSCATTERQPDZ128mr' data-ref="llvm::X86::VSCATTERQPDZ128mr" data-ref-filename="llvm..X86..VSCATTERQPDZ128mr">VSCATTERQPDZ128mr</a>:</td></tr>
<tr><th id="8009">8009</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERQPDZ256mr" title='llvm::X86::VSCATTERQPDZ256mr' data-ref="llvm::X86::VSCATTERQPDZ256mr" data-ref-filename="llvm..X86..VSCATTERQPDZ256mr">VSCATTERQPDZ256mr</a>:</td></tr>
<tr><th id="8010">8010</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERQPDZmr" title='llvm::X86::VSCATTERQPDZmr' data-ref="llvm::X86::VSCATTERQPDZmr" data-ref-filename="llvm..X86..VSCATTERQPDZmr">VSCATTERQPDZmr</a>:</td></tr>
<tr><th id="8011">8011</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERQPSZ128mr" title='llvm::X86::VSCATTERQPSZ128mr' data-ref="llvm::X86::VSCATTERQPSZ128mr" data-ref-filename="llvm..X86..VSCATTERQPSZ128mr">VSCATTERQPSZ128mr</a>:</td></tr>
<tr><th id="8012">8012</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERQPSZ256mr" title='llvm::X86::VSCATTERQPSZ256mr' data-ref="llvm::X86::VSCATTERQPSZ256mr" data-ref-filename="llvm..X86..VSCATTERQPSZ256mr">VSCATTERQPSZ256mr</a>:</td></tr>
<tr><th id="8013">8013</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VSCATTERQPSZmr" title='llvm::X86::VSCATTERQPSZmr' data-ref="llvm::X86::VSCATTERQPSZmr" data-ref-filename="llvm..X86..VSCATTERQPSZmr">VSCATTERQPSZmr</a>:</td></tr>
<tr><th id="8014">8014</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERDDZ128mr" title='llvm::X86::VPSCATTERDDZ128mr' data-ref="llvm::X86::VPSCATTERDDZ128mr" data-ref-filename="llvm..X86..VPSCATTERDDZ128mr">VPSCATTERDDZ128mr</a>:</td></tr>
<tr><th id="8015">8015</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERDDZ256mr" title='llvm::X86::VPSCATTERDDZ256mr' data-ref="llvm::X86::VPSCATTERDDZ256mr" data-ref-filename="llvm..X86..VPSCATTERDDZ256mr">VPSCATTERDDZ256mr</a>:</td></tr>
<tr><th id="8016">8016</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERDDZmr" title='llvm::X86::VPSCATTERDDZmr' data-ref="llvm::X86::VPSCATTERDDZmr" data-ref-filename="llvm..X86..VPSCATTERDDZmr">VPSCATTERDDZmr</a>:</td></tr>
<tr><th id="8017">8017</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERDQZ128mr" title='llvm::X86::VPSCATTERDQZ128mr' data-ref="llvm::X86::VPSCATTERDQZ128mr" data-ref-filename="llvm..X86..VPSCATTERDQZ128mr">VPSCATTERDQZ128mr</a>:</td></tr>
<tr><th id="8018">8018</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERDQZ256mr" title='llvm::X86::VPSCATTERDQZ256mr' data-ref="llvm::X86::VPSCATTERDQZ256mr" data-ref-filename="llvm..X86..VPSCATTERDQZ256mr">VPSCATTERDQZ256mr</a>:</td></tr>
<tr><th id="8019">8019</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERDQZmr" title='llvm::X86::VPSCATTERDQZmr' data-ref="llvm::X86::VPSCATTERDQZmr" data-ref-filename="llvm..X86..VPSCATTERDQZmr">VPSCATTERDQZmr</a>:</td></tr>
<tr><th id="8020">8020</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERQDZ128mr" title='llvm::X86::VPSCATTERQDZ128mr' data-ref="llvm::X86::VPSCATTERQDZ128mr" data-ref-filename="llvm..X86..VPSCATTERQDZ128mr">VPSCATTERQDZ128mr</a>:</td></tr>
<tr><th id="8021">8021</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERQDZ256mr" title='llvm::X86::VPSCATTERQDZ256mr' data-ref="llvm::X86::VPSCATTERQDZ256mr" data-ref-filename="llvm..X86..VPSCATTERQDZ256mr">VPSCATTERQDZ256mr</a>:</td></tr>
<tr><th id="8022">8022</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERQDZmr" title='llvm::X86::VPSCATTERQDZmr' data-ref="llvm::X86::VPSCATTERQDZmr" data-ref-filename="llvm..X86..VPSCATTERQDZmr">VPSCATTERQDZmr</a>:</td></tr>
<tr><th id="8023">8023</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERQQZ128mr" title='llvm::X86::VPSCATTERQQZ128mr' data-ref="llvm::X86::VPSCATTERQQZ128mr" data-ref-filename="llvm..X86..VPSCATTERQQZ128mr">VPSCATTERQQZ128mr</a>:</td></tr>
<tr><th id="8024">8024</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERQQZ256mr" title='llvm::X86::VPSCATTERQQZ256mr' data-ref="llvm::X86::VPSCATTERQQZ256mr" data-ref-filename="llvm..X86..VPSCATTERQQZ256mr">VPSCATTERQQZ256mr</a>:</td></tr>
<tr><th id="8025">8025</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPSCATTERQQZmr" title='llvm::X86::VPSCATTERQQZmr' data-ref="llvm::X86::VPSCATTERQQZmr" data-ref-filename="llvm..X86..VPSCATTERQQZmr">VPSCATTERQQZmr</a>:</td></tr>
<tr><th id="8026">8026</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="8027">8027</th><td>  }</td></tr>
<tr><th id="8028">8028</th><td>}</td></tr>
<tr><th id="8029">8029</th><td></td></tr>
<tr><th id="8030">8030</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" title='llvm::X86InstrInfo::hasHighOperandLatency' data-ref="_ZNK4llvm12X86InstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" data-ref-filename="_ZNK4llvm12X86InstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j">hasHighOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel" data-ref-filename="llvm..TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col9 decl" id="969SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="969SchedModel" data-ref-filename="969SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="8031">8031</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="970MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="970MRI" data-ref-filename="970MRI">MRI</dfn>,</td></tr>
<tr><th id="8032">8032</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="971DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="971DefMI" data-ref-filename="971DefMI">DefMI</dfn>,</td></tr>
<tr><th id="8033">8033</th><td>                                         <em>unsigned</em> <dfn class="local col2 decl" id="972DefIdx" title='DefIdx' data-type='unsigned int' data-ref="972DefIdx" data-ref-filename="972DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="8034">8034</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="973UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="973UseMI" data-ref-filename="973UseMI">UseMI</dfn>,</td></tr>
<tr><th id="8035">8035</th><td>                                         <em>unsigned</em> <dfn class="local col4 decl" id="974UseIdx" title='UseIdx' data-type='unsigned int' data-ref="974UseIdx" data-ref-filename="974UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="8036">8036</th><td>  <b>return</b> <a class="virtual member fn" href="#_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi" title='llvm::X86InstrInfo::isHighLatencyDef' data-ref="_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi" data-ref-filename="_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi">isHighLatencyDef</a>(<a class="local col1 ref" href="#971DefMI" title='DefMI' data-ref="971DefMI" data-ref-filename="971DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="8037">8037</th><td>}</td></tr>
<tr><th id="8038">8038</th><td></td></tr>
<tr><th id="8039">8039</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" title='llvm::X86InstrInfo::hasReassociableOperands' data-ref="_ZNK4llvm12X86InstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm12X86InstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE">hasReassociableOperands</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="975Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="975Inst" data-ref-filename="975Inst">Inst</dfn>,</td></tr>
<tr><th id="8040">8040</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="976MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="976MBB" data-ref-filename="976MBB">MBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="8041">8041</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Inst.getNumExplicitOperands() == <var>3</var> &amp;&amp; Inst.getNumExplicitDefs() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="8042">8042</th><td>         Inst.getNumDefs() &lt;= <var>2</var> &amp;&amp; <q>"Reassociation needs binary operators"</q>);</td></tr>
<tr><th id="8043">8043</th><td></td></tr>
<tr><th id="8044">8044</th><td>  <i>// Integer binary math/logic instructions have a third source operand:</i></td></tr>
<tr><th id="8045">8045</th><td><i>  // the EFLAGS register. That operand must be both defined here and never</i></td></tr>
<tr><th id="8046">8046</th><td><i>  // used; ie, it must be dead. If the EFLAGS operand is live, then we can</i></td></tr>
<tr><th id="8047">8047</th><td><i>  // not change anything because rearranging the operands could affect other</i></td></tr>
<tr><th id="8048">8048</th><td><i>  // instructions that depend on the exact status flags (zero, sign, etc.)</i></td></tr>
<tr><th id="8049">8049</th><td><i>  // that are set by using these particular operands with this operation.</i></td></tr>
<tr><th id="8050">8050</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="977FlagDef" title='FlagDef' data-type='const llvm::MachineOperand *' data-ref="977FlagDef" data-ref-filename="977FlagDef">FlagDef</dfn> = <a class="local col5 ref" href="#975Inst" title='Inst' data-ref="975Inst" data-ref-filename="975Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZNK4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>);</td></tr>
<tr><th id="8051">8051</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Inst.getNumDefs() == <var>1</var> || FlagDef) &amp;&amp;</td></tr>
<tr><th id="8052">8052</th><td>         <q>"Implicit def isn't flags?"</q>);</td></tr>
<tr><th id="8053">8053</th><td>  <b>if</b> (<a class="local col7 ref" href="#977FlagDef" title='FlagDef' data-ref="977FlagDef" data-ref-filename="977FlagDef">FlagDef</a> &amp;&amp; !<a class="local col7 ref" href="#977FlagDef" title='FlagDef' data-ref="977FlagDef" data-ref-filename="977FlagDef">FlagDef</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="8054">8054</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8055">8055</th><td></td></tr>
<tr><th id="8056">8056</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" title='llvm::TargetInstrInfo::hasReassociableOperands' data-ref="_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm15TargetInstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE">hasReassociableOperands</a>(<a class="local col5 ref" href="#975Inst" title='Inst' data-ref="975Inst" data-ref-filename="975Inst">Inst</a>, <a class="local col6 ref" href="#976MBB" title='MBB' data-ref="976MBB" data-ref-filename="976MBB">MBB</a>);</td></tr>
<tr><th id="8057">8057</th><td>}</td></tr>
<tr><th id="8058">8058</th><td></td></tr>
<tr><th id="8059">8059</th><td><i>// TODO: There are many more machine instruction opcodes to match:</i></td></tr>
<tr><th id="8060">8060</th><td><i>//       1. Other data types (integer, vectors)</i></td></tr>
<tr><th id="8061">8061</th><td><i>//       2. Other math / logic operations (xor, or)</i></td></tr>
<tr><th id="8062">8062</th><td><i>//       3. Other forms of the same operation (intrinsics and other variants)</i></td></tr>
<tr><th id="8063">8063</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::X86InstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm12X86InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12X86InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="978Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="978Inst" data-ref-filename="978Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="8064">8064</th><td>  <b>switch</b> (<a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="8065">8065</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND8rr" title='llvm::X86::AND8rr' data-ref="llvm::X86::AND8rr" data-ref-filename="llvm..X86..AND8rr">AND8rr</a>:</td></tr>
<tr><th id="8066">8066</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND16rr" title='llvm::X86::AND16rr' data-ref="llvm::X86::AND16rr" data-ref-filename="llvm..X86..AND16rr">AND16rr</a>:</td></tr>
<tr><th id="8067">8067</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND32rr" title='llvm::X86::AND32rr' data-ref="llvm::X86::AND32rr" data-ref-filename="llvm..X86..AND32rr">AND32rr</a>:</td></tr>
<tr><th id="8068">8068</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::AND64rr" title='llvm::X86::AND64rr' data-ref="llvm::X86::AND64rr" data-ref-filename="llvm..X86..AND64rr">AND64rr</a>:</td></tr>
<tr><th id="8069">8069</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR8rr" title='llvm::X86::OR8rr' data-ref="llvm::X86::OR8rr" data-ref-filename="llvm..X86..OR8rr">OR8rr</a>:</td></tr>
<tr><th id="8070">8070</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR16rr" title='llvm::X86::OR16rr' data-ref="llvm::X86::OR16rr" data-ref-filename="llvm..X86..OR16rr">OR16rr</a>:</td></tr>
<tr><th id="8071">8071</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR32rr" title='llvm::X86::OR32rr' data-ref="llvm::X86::OR32rr" data-ref-filename="llvm..X86..OR32rr">OR32rr</a>:</td></tr>
<tr><th id="8072">8072</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::OR64rr" title='llvm::X86::OR64rr' data-ref="llvm::X86::OR64rr" data-ref-filename="llvm..X86..OR64rr">OR64rr</a>:</td></tr>
<tr><th id="8073">8073</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR8rr" title='llvm::X86::XOR8rr' data-ref="llvm::X86::XOR8rr" data-ref-filename="llvm..X86..XOR8rr">XOR8rr</a>:</td></tr>
<tr><th id="8074">8074</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR16rr" title='llvm::X86::XOR16rr' data-ref="llvm::X86::XOR16rr" data-ref-filename="llvm..X86..XOR16rr">XOR16rr</a>:</td></tr>
<tr><th id="8075">8075</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32rr" title='llvm::X86::XOR32rr' data-ref="llvm::X86::XOR32rr" data-ref-filename="llvm..X86..XOR32rr">XOR32rr</a>:</td></tr>
<tr><th id="8076">8076</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR64rr" title='llvm::X86::XOR64rr' data-ref="llvm::X86::XOR64rr" data-ref-filename="llvm..X86..XOR64rr">XOR64rr</a>:</td></tr>
<tr><th id="8077">8077</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL16rr" title='llvm::X86::IMUL16rr' data-ref="llvm::X86::IMUL16rr" data-ref-filename="llvm..X86..IMUL16rr">IMUL16rr</a>:</td></tr>
<tr><th id="8078">8078</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL32rr" title='llvm::X86::IMUL32rr' data-ref="llvm::X86::IMUL32rr" data-ref-filename="llvm..X86..IMUL32rr">IMUL32rr</a>:</td></tr>
<tr><th id="8079">8079</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::IMUL64rr" title='llvm::X86::IMUL64rr' data-ref="llvm::X86::IMUL64rr" data-ref-filename="llvm..X86..IMUL64rr">IMUL64rr</a>:</td></tr>
<tr><th id="8080">8080</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PANDrr" title='llvm::X86::PANDrr' data-ref="llvm::X86::PANDrr" data-ref-filename="llvm..X86..PANDrr">PANDrr</a>:</td></tr>
<tr><th id="8081">8081</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PORrr" title='llvm::X86::PORrr' data-ref="llvm::X86::PORrr" data-ref-filename="llvm..X86..PORrr">PORrr</a>:</td></tr>
<tr><th id="8082">8082</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PXORrr" title='llvm::X86::PXORrr' data-ref="llvm::X86::PXORrr" data-ref-filename="llvm..X86..PXORrr">PXORrr</a>:</td></tr>
<tr><th id="8083">8083</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDPDrr" title='llvm::X86::ANDPDrr' data-ref="llvm::X86::ANDPDrr" data-ref-filename="llvm..X86..ANDPDrr">ANDPDrr</a>:</td></tr>
<tr><th id="8084">8084</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ANDPSrr" title='llvm::X86::ANDPSrr' data-ref="llvm::X86::ANDPSrr" data-ref-filename="llvm..X86..ANDPSrr">ANDPSrr</a>:</td></tr>
<tr><th id="8085">8085</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ORPDrr" title='llvm::X86::ORPDrr' data-ref="llvm::X86::ORPDrr" data-ref-filename="llvm..X86..ORPDrr">ORPDrr</a>:</td></tr>
<tr><th id="8086">8086</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ORPSrr" title='llvm::X86::ORPSrr' data-ref="llvm::X86::ORPSrr" data-ref-filename="llvm..X86..ORPSrr">ORPSrr</a>:</td></tr>
<tr><th id="8087">8087</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XORPDrr" title='llvm::X86::XORPDrr' data-ref="llvm::X86::XORPDrr" data-ref-filename="llvm..X86..XORPDrr">XORPDrr</a>:</td></tr>
<tr><th id="8088">8088</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XORPSrr" title='llvm::X86::XORPSrr' data-ref="llvm::X86::XORPSrr" data-ref-filename="llvm..X86..XORPSrr">XORPSrr</a>:</td></tr>
<tr><th id="8089">8089</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PADDBrr" title='llvm::X86::PADDBrr' data-ref="llvm::X86::PADDBrr" data-ref-filename="llvm..X86..PADDBrr">PADDBrr</a>:</td></tr>
<tr><th id="8090">8090</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PADDWrr" title='llvm::X86::PADDWrr' data-ref="llvm::X86::PADDWrr" data-ref-filename="llvm..X86..PADDWrr">PADDWrr</a>:</td></tr>
<tr><th id="8091">8091</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PADDDrr" title='llvm::X86::PADDDrr' data-ref="llvm::X86::PADDDrr" data-ref-filename="llvm..X86..PADDDrr">PADDDrr</a>:</td></tr>
<tr><th id="8092">8092</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PADDQrr" title='llvm::X86::PADDQrr' data-ref="llvm::X86::PADDQrr" data-ref-filename="llvm..X86..PADDQrr">PADDQrr</a>:</td></tr>
<tr><th id="8093">8093</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMULLWrr" title='llvm::X86::PMULLWrr' data-ref="llvm::X86::PMULLWrr" data-ref-filename="llvm..X86..PMULLWrr">PMULLWrr</a>:</td></tr>
<tr><th id="8094">8094</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMULLDrr" title='llvm::X86::PMULLDrr' data-ref="llvm::X86::PMULLDrr" data-ref-filename="llvm..X86..PMULLDrr">PMULLDrr</a>:</td></tr>
<tr><th id="8095">8095</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMAXSBrr" title='llvm::X86::PMAXSBrr' data-ref="llvm::X86::PMAXSBrr" data-ref-filename="llvm..X86..PMAXSBrr">PMAXSBrr</a>:</td></tr>
<tr><th id="8096">8096</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMAXSDrr" title='llvm::X86::PMAXSDrr' data-ref="llvm::X86::PMAXSDrr" data-ref-filename="llvm..X86..PMAXSDrr">PMAXSDrr</a>:</td></tr>
<tr><th id="8097">8097</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMAXSWrr" title='llvm::X86::PMAXSWrr' data-ref="llvm::X86::PMAXSWrr" data-ref-filename="llvm..X86..PMAXSWrr">PMAXSWrr</a>:</td></tr>
<tr><th id="8098">8098</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMAXUBrr" title='llvm::X86::PMAXUBrr' data-ref="llvm::X86::PMAXUBrr" data-ref-filename="llvm..X86..PMAXUBrr">PMAXUBrr</a>:</td></tr>
<tr><th id="8099">8099</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMAXUDrr" title='llvm::X86::PMAXUDrr' data-ref="llvm::X86::PMAXUDrr" data-ref-filename="llvm..X86..PMAXUDrr">PMAXUDrr</a>:</td></tr>
<tr><th id="8100">8100</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMAXUWrr" title='llvm::X86::PMAXUWrr' data-ref="llvm::X86::PMAXUWrr" data-ref-filename="llvm..X86..PMAXUWrr">PMAXUWrr</a>:</td></tr>
<tr><th id="8101">8101</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMINSBrr" title='llvm::X86::PMINSBrr' data-ref="llvm::X86::PMINSBrr" data-ref-filename="llvm..X86..PMINSBrr">PMINSBrr</a>:</td></tr>
<tr><th id="8102">8102</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMINSDrr" title='llvm::X86::PMINSDrr' data-ref="llvm::X86::PMINSDrr" data-ref-filename="llvm..X86..PMINSDrr">PMINSDrr</a>:</td></tr>
<tr><th id="8103">8103</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMINSWrr" title='llvm::X86::PMINSWrr' data-ref="llvm::X86::PMINSWrr" data-ref-filename="llvm..X86..PMINSWrr">PMINSWrr</a>:</td></tr>
<tr><th id="8104">8104</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMINUBrr" title='llvm::X86::PMINUBrr' data-ref="llvm::X86::PMINUBrr" data-ref-filename="llvm..X86..PMINUBrr">PMINUBrr</a>:</td></tr>
<tr><th id="8105">8105</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMINUDrr" title='llvm::X86::PMINUDrr' data-ref="llvm::X86::PMINUDrr" data-ref-filename="llvm..X86..PMINUDrr">PMINUDrr</a>:</td></tr>
<tr><th id="8106">8106</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PMINUWrr" title='llvm::X86::PMINUWrr' data-ref="llvm::X86::PMINUWrr" data-ref-filename="llvm..X86..PMINUWrr">PMINUWrr</a>:</td></tr>
<tr><th id="8107">8107</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDrr" title='llvm::X86::VPANDrr' data-ref="llvm::X86::VPANDrr" data-ref-filename="llvm..X86..VPANDrr">VPANDrr</a>:</td></tr>
<tr><th id="8108">8108</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDYrr" title='llvm::X86::VPANDYrr' data-ref="llvm::X86::VPANDYrr" data-ref-filename="llvm..X86..VPANDYrr">VPANDYrr</a>:</td></tr>
<tr><th id="8109">8109</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ128rr" title='llvm::X86::VPANDDZ128rr' data-ref="llvm::X86::VPANDDZ128rr" data-ref-filename="llvm..X86..VPANDDZ128rr">VPANDDZ128rr</a>:</td></tr>
<tr><th id="8110">8110</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZ256rr" title='llvm::X86::VPANDDZ256rr' data-ref="llvm::X86::VPANDDZ256rr" data-ref-filename="llvm..X86..VPANDDZ256rr">VPANDDZ256rr</a>:</td></tr>
<tr><th id="8111">8111</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDDZrr" title='llvm::X86::VPANDDZrr' data-ref="llvm::X86::VPANDDZrr" data-ref-filename="llvm..X86..VPANDDZrr">VPANDDZrr</a>:</td></tr>
<tr><th id="8112">8112</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ128rr" title='llvm::X86::VPANDQZ128rr' data-ref="llvm::X86::VPANDQZ128rr" data-ref-filename="llvm..X86..VPANDQZ128rr">VPANDQZ128rr</a>:</td></tr>
<tr><th id="8113">8113</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZ256rr" title='llvm::X86::VPANDQZ256rr' data-ref="llvm::X86::VPANDQZ256rr" data-ref-filename="llvm..X86..VPANDQZ256rr">VPANDQZ256rr</a>:</td></tr>
<tr><th id="8114">8114</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPANDQZrr" title='llvm::X86::VPANDQZrr' data-ref="llvm::X86::VPANDQZrr" data-ref-filename="llvm..X86..VPANDQZrr">VPANDQZrr</a>:</td></tr>
<tr><th id="8115">8115</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORrr" title='llvm::X86::VPORrr' data-ref="llvm::X86::VPORrr" data-ref-filename="llvm..X86..VPORrr">VPORrr</a>:</td></tr>
<tr><th id="8116">8116</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORYrr" title='llvm::X86::VPORYrr' data-ref="llvm::X86::VPORYrr" data-ref-filename="llvm..X86..VPORYrr">VPORYrr</a>:</td></tr>
<tr><th id="8117">8117</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ128rr" title='llvm::X86::VPORDZ128rr' data-ref="llvm::X86::VPORDZ128rr" data-ref-filename="llvm..X86..VPORDZ128rr">VPORDZ128rr</a>:</td></tr>
<tr><th id="8118">8118</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZ256rr" title='llvm::X86::VPORDZ256rr' data-ref="llvm::X86::VPORDZ256rr" data-ref-filename="llvm..X86..VPORDZ256rr">VPORDZ256rr</a>:</td></tr>
<tr><th id="8119">8119</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORDZrr" title='llvm::X86::VPORDZrr' data-ref="llvm::X86::VPORDZrr" data-ref-filename="llvm..X86..VPORDZrr">VPORDZrr</a>:</td></tr>
<tr><th id="8120">8120</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ128rr" title='llvm::X86::VPORQZ128rr' data-ref="llvm::X86::VPORQZ128rr" data-ref-filename="llvm..X86..VPORQZ128rr">VPORQZ128rr</a>:</td></tr>
<tr><th id="8121">8121</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZ256rr" title='llvm::X86::VPORQZ256rr' data-ref="llvm::X86::VPORQZ256rr" data-ref-filename="llvm..X86..VPORQZ256rr">VPORQZ256rr</a>:</td></tr>
<tr><th id="8122">8122</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPORQZrr" title='llvm::X86::VPORQZrr' data-ref="llvm::X86::VPORQZrr" data-ref-filename="llvm..X86..VPORQZrr">VPORQZrr</a>:</td></tr>
<tr><th id="8123">8123</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORrr" title='llvm::X86::VPXORrr' data-ref="llvm::X86::VPXORrr" data-ref-filename="llvm..X86..VPXORrr">VPXORrr</a>:</td></tr>
<tr><th id="8124">8124</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORYrr" title='llvm::X86::VPXORYrr' data-ref="llvm::X86::VPXORYrr" data-ref-filename="llvm..X86..VPXORYrr">VPXORYrr</a>:</td></tr>
<tr><th id="8125">8125</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ128rr" title='llvm::X86::VPXORDZ128rr' data-ref="llvm::X86::VPXORDZ128rr" data-ref-filename="llvm..X86..VPXORDZ128rr">VPXORDZ128rr</a>:</td></tr>
<tr><th id="8126">8126</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZ256rr" title='llvm::X86::VPXORDZ256rr' data-ref="llvm::X86::VPXORDZ256rr" data-ref-filename="llvm..X86..VPXORDZ256rr">VPXORDZ256rr</a>:</td></tr>
<tr><th id="8127">8127</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrr" title='llvm::X86::VPXORDZrr' data-ref="llvm::X86::VPXORDZrr" data-ref-filename="llvm..X86..VPXORDZrr">VPXORDZrr</a>:</td></tr>
<tr><th id="8128">8128</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ128rr" title='llvm::X86::VPXORQZ128rr' data-ref="llvm::X86::VPXORQZ128rr" data-ref-filename="llvm..X86..VPXORQZ128rr">VPXORQZ128rr</a>:</td></tr>
<tr><th id="8129">8129</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZ256rr" title='llvm::X86::VPXORQZ256rr' data-ref="llvm::X86::VPXORQZ256rr" data-ref-filename="llvm..X86..VPXORQZ256rr">VPXORQZ256rr</a>:</td></tr>
<tr><th id="8130">8130</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORQZrr" title='llvm::X86::VPXORQZrr' data-ref="llvm::X86::VPXORQZrr" data-ref-filename="llvm..X86..VPXORQZrr">VPXORQZrr</a>:</td></tr>
<tr><th id="8131">8131</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDrr" title='llvm::X86::VANDPDrr' data-ref="llvm::X86::VANDPDrr" data-ref-filename="llvm..X86..VANDPDrr">VANDPDrr</a>:</td></tr>
<tr><th id="8132">8132</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSrr" title='llvm::X86::VANDPSrr' data-ref="llvm::X86::VANDPSrr" data-ref-filename="llvm..X86..VANDPSrr">VANDPSrr</a>:</td></tr>
<tr><th id="8133">8133</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDYrr" title='llvm::X86::VANDPDYrr' data-ref="llvm::X86::VANDPDYrr" data-ref-filename="llvm..X86..VANDPDYrr">VANDPDYrr</a>:</td></tr>
<tr><th id="8134">8134</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSYrr" title='llvm::X86::VANDPSYrr' data-ref="llvm::X86::VANDPSYrr" data-ref-filename="llvm..X86..VANDPSYrr">VANDPSYrr</a>:</td></tr>
<tr><th id="8135">8135</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ128rr" title='llvm::X86::VANDPDZ128rr' data-ref="llvm::X86::VANDPDZ128rr" data-ref-filename="llvm..X86..VANDPDZ128rr">VANDPDZ128rr</a>:</td></tr>
<tr><th id="8136">8136</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ128rr" title='llvm::X86::VANDPSZ128rr' data-ref="llvm::X86::VANDPSZ128rr" data-ref-filename="llvm..X86..VANDPSZ128rr">VANDPSZ128rr</a>:</td></tr>
<tr><th id="8137">8137</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZ256rr" title='llvm::X86::VANDPDZ256rr' data-ref="llvm::X86::VANDPDZ256rr" data-ref-filename="llvm..X86..VANDPDZ256rr">VANDPDZ256rr</a>:</td></tr>
<tr><th id="8138">8138</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZ256rr" title='llvm::X86::VANDPSZ256rr' data-ref="llvm::X86::VANDPSZ256rr" data-ref-filename="llvm..X86..VANDPSZ256rr">VANDPSZ256rr</a>:</td></tr>
<tr><th id="8139">8139</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPDZrr" title='llvm::X86::VANDPDZrr' data-ref="llvm::X86::VANDPDZrr" data-ref-filename="llvm..X86..VANDPDZrr">VANDPDZrr</a>:</td></tr>
<tr><th id="8140">8140</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VANDPSZrr" title='llvm::X86::VANDPSZrr' data-ref="llvm::X86::VANDPSZrr" data-ref-filename="llvm..X86..VANDPSZrr">VANDPSZrr</a>:</td></tr>
<tr><th id="8141">8141</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDrr" title='llvm::X86::VORPDrr' data-ref="llvm::X86::VORPDrr" data-ref-filename="llvm..X86..VORPDrr">VORPDrr</a>:</td></tr>
<tr><th id="8142">8142</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSrr" title='llvm::X86::VORPSrr' data-ref="llvm::X86::VORPSrr" data-ref-filename="llvm..X86..VORPSrr">VORPSrr</a>:</td></tr>
<tr><th id="8143">8143</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDYrr" title='llvm::X86::VORPDYrr' data-ref="llvm::X86::VORPDYrr" data-ref-filename="llvm..X86..VORPDYrr">VORPDYrr</a>:</td></tr>
<tr><th id="8144">8144</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSYrr" title='llvm::X86::VORPSYrr' data-ref="llvm::X86::VORPSYrr" data-ref-filename="llvm..X86..VORPSYrr">VORPSYrr</a>:</td></tr>
<tr><th id="8145">8145</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ128rr" title='llvm::X86::VORPDZ128rr' data-ref="llvm::X86::VORPDZ128rr" data-ref-filename="llvm..X86..VORPDZ128rr">VORPDZ128rr</a>:</td></tr>
<tr><th id="8146">8146</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ128rr" title='llvm::X86::VORPSZ128rr' data-ref="llvm::X86::VORPSZ128rr" data-ref-filename="llvm..X86..VORPSZ128rr">VORPSZ128rr</a>:</td></tr>
<tr><th id="8147">8147</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZ256rr" title='llvm::X86::VORPDZ256rr' data-ref="llvm::X86::VORPDZ256rr" data-ref-filename="llvm..X86..VORPDZ256rr">VORPDZ256rr</a>:</td></tr>
<tr><th id="8148">8148</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZ256rr" title='llvm::X86::VORPSZ256rr' data-ref="llvm::X86::VORPSZ256rr" data-ref-filename="llvm..X86..VORPSZ256rr">VORPSZ256rr</a>:</td></tr>
<tr><th id="8149">8149</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPDZrr" title='llvm::X86::VORPDZrr' data-ref="llvm::X86::VORPDZrr" data-ref-filename="llvm..X86..VORPDZrr">VORPDZrr</a>:</td></tr>
<tr><th id="8150">8150</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VORPSZrr" title='llvm::X86::VORPSZrr' data-ref="llvm::X86::VORPSZrr" data-ref-filename="llvm..X86..VORPSZrr">VORPSZrr</a>:</td></tr>
<tr><th id="8151">8151</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDrr" title='llvm::X86::VXORPDrr' data-ref="llvm::X86::VXORPDrr" data-ref-filename="llvm..X86..VXORPDrr">VXORPDrr</a>:</td></tr>
<tr><th id="8152">8152</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSrr" title='llvm::X86::VXORPSrr' data-ref="llvm::X86::VXORPSrr" data-ref-filename="llvm..X86..VXORPSrr">VXORPSrr</a>:</td></tr>
<tr><th id="8153">8153</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDYrr" title='llvm::X86::VXORPDYrr' data-ref="llvm::X86::VXORPDYrr" data-ref-filename="llvm..X86..VXORPDYrr">VXORPDYrr</a>:</td></tr>
<tr><th id="8154">8154</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSYrr" title='llvm::X86::VXORPSYrr' data-ref="llvm::X86::VXORPSYrr" data-ref-filename="llvm..X86..VXORPSYrr">VXORPSYrr</a>:</td></tr>
<tr><th id="8155">8155</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ128rr" title='llvm::X86::VXORPDZ128rr' data-ref="llvm::X86::VXORPDZ128rr" data-ref-filename="llvm..X86..VXORPDZ128rr">VXORPDZ128rr</a>:</td></tr>
<tr><th id="8156">8156</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ128rr" title='llvm::X86::VXORPSZ128rr' data-ref="llvm::X86::VXORPSZ128rr" data-ref-filename="llvm..X86..VXORPSZ128rr">VXORPSZ128rr</a>:</td></tr>
<tr><th id="8157">8157</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZ256rr" title='llvm::X86::VXORPDZ256rr' data-ref="llvm::X86::VXORPDZ256rr" data-ref-filename="llvm..X86..VXORPDZ256rr">VXORPDZ256rr</a>:</td></tr>
<tr><th id="8158">8158</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZ256rr" title='llvm::X86::VXORPSZ256rr' data-ref="llvm::X86::VXORPSZ256rr" data-ref-filename="llvm..X86..VXORPSZ256rr">VXORPSZ256rr</a>:</td></tr>
<tr><th id="8159">8159</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPDZrr" title='llvm::X86::VXORPDZrr' data-ref="llvm::X86::VXORPDZrr" data-ref-filename="llvm..X86..VXORPDZrr">VXORPDZrr</a>:</td></tr>
<tr><th id="8160">8160</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VXORPSZrr" title='llvm::X86::VXORPSZrr' data-ref="llvm::X86::VXORPSZrr" data-ref-filename="llvm..X86..VXORPSZrr">VXORPSZrr</a>:</td></tr>
<tr><th id="8161">8161</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KADDBrr" title='llvm::X86::KADDBrr' data-ref="llvm::X86::KADDBrr" data-ref-filename="llvm..X86..KADDBrr">KADDBrr</a>:</td></tr>
<tr><th id="8162">8162</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KADDWrr" title='llvm::X86::KADDWrr' data-ref="llvm::X86::KADDWrr" data-ref-filename="llvm..X86..KADDWrr">KADDWrr</a>:</td></tr>
<tr><th id="8163">8163</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KADDDrr" title='llvm::X86::KADDDrr' data-ref="llvm::X86::KADDDrr" data-ref-filename="llvm..X86..KADDDrr">KADDDrr</a>:</td></tr>
<tr><th id="8164">8164</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KADDQrr" title='llvm::X86::KADDQrr' data-ref="llvm::X86::KADDQrr" data-ref-filename="llvm..X86..KADDQrr">KADDQrr</a>:</td></tr>
<tr><th id="8165">8165</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KANDBrr" title='llvm::X86::KANDBrr' data-ref="llvm::X86::KANDBrr" data-ref-filename="llvm..X86..KANDBrr">KANDBrr</a>:</td></tr>
<tr><th id="8166">8166</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KANDWrr" title='llvm::X86::KANDWrr' data-ref="llvm::X86::KANDWrr" data-ref-filename="llvm..X86..KANDWrr">KANDWrr</a>:</td></tr>
<tr><th id="8167">8167</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KANDDrr" title='llvm::X86::KANDDrr' data-ref="llvm::X86::KANDDrr" data-ref-filename="llvm..X86..KANDDrr">KANDDrr</a>:</td></tr>
<tr><th id="8168">8168</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KANDQrr" title='llvm::X86::KANDQrr' data-ref="llvm::X86::KANDQrr" data-ref-filename="llvm..X86..KANDQrr">KANDQrr</a>:</td></tr>
<tr><th id="8169">8169</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KORBrr" title='llvm::X86::KORBrr' data-ref="llvm::X86::KORBrr" data-ref-filename="llvm..X86..KORBrr">KORBrr</a>:</td></tr>
<tr><th id="8170">8170</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KORWrr" title='llvm::X86::KORWrr' data-ref="llvm::X86::KORWrr" data-ref-filename="llvm..X86..KORWrr">KORWrr</a>:</td></tr>
<tr><th id="8171">8171</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KORDrr" title='llvm::X86::KORDrr' data-ref="llvm::X86::KORDrr" data-ref-filename="llvm..X86..KORDrr">KORDrr</a>:</td></tr>
<tr><th id="8172">8172</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KORQrr" title='llvm::X86::KORQrr' data-ref="llvm::X86::KORQrr" data-ref-filename="llvm..X86..KORQrr">KORQrr</a>:</td></tr>
<tr><th id="8173">8173</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KXORBrr" title='llvm::X86::KXORBrr' data-ref="llvm::X86::KXORBrr" data-ref-filename="llvm..X86..KXORBrr">KXORBrr</a>:</td></tr>
<tr><th id="8174">8174</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KXORWrr" title='llvm::X86::KXORWrr' data-ref="llvm::X86::KXORWrr" data-ref-filename="llvm..X86..KXORWrr">KXORWrr</a>:</td></tr>
<tr><th id="8175">8175</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KXORDrr" title='llvm::X86::KXORDrr' data-ref="llvm::X86::KXORDrr" data-ref-filename="llvm..X86..KXORDrr">KXORDrr</a>:</td></tr>
<tr><th id="8176">8176</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::KXORQrr" title='llvm::X86::KXORQrr' data-ref="llvm::X86::KXORQrr" data-ref-filename="llvm..X86..KXORQrr">KXORQrr</a>:</td></tr>
<tr><th id="8177">8177</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDBrr" title='llvm::X86::VPADDBrr' data-ref="llvm::X86::VPADDBrr" data-ref-filename="llvm..X86..VPADDBrr">VPADDBrr</a>:</td></tr>
<tr><th id="8178">8178</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDWrr" title='llvm::X86::VPADDWrr' data-ref="llvm::X86::VPADDWrr" data-ref-filename="llvm..X86..VPADDWrr">VPADDWrr</a>:</td></tr>
<tr><th id="8179">8179</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDDrr" title='llvm::X86::VPADDDrr' data-ref="llvm::X86::VPADDDrr" data-ref-filename="llvm..X86..VPADDDrr">VPADDDrr</a>:</td></tr>
<tr><th id="8180">8180</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDQrr" title='llvm::X86::VPADDQrr' data-ref="llvm::X86::VPADDQrr" data-ref-filename="llvm..X86..VPADDQrr">VPADDQrr</a>:</td></tr>
<tr><th id="8181">8181</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDBYrr" title='llvm::X86::VPADDBYrr' data-ref="llvm::X86::VPADDBYrr" data-ref-filename="llvm..X86..VPADDBYrr">VPADDBYrr</a>:</td></tr>
<tr><th id="8182">8182</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDWYrr" title='llvm::X86::VPADDWYrr' data-ref="llvm::X86::VPADDWYrr" data-ref-filename="llvm..X86..VPADDWYrr">VPADDWYrr</a>:</td></tr>
<tr><th id="8183">8183</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDDYrr" title='llvm::X86::VPADDDYrr' data-ref="llvm::X86::VPADDDYrr" data-ref-filename="llvm..X86..VPADDDYrr">VPADDDYrr</a>:</td></tr>
<tr><th id="8184">8184</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDQYrr" title='llvm::X86::VPADDQYrr' data-ref="llvm::X86::VPADDQYrr" data-ref-filename="llvm..X86..VPADDQYrr">VPADDQYrr</a>:</td></tr>
<tr><th id="8185">8185</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDBZ128rr" title='llvm::X86::VPADDBZ128rr' data-ref="llvm::X86::VPADDBZ128rr" data-ref-filename="llvm..X86..VPADDBZ128rr">VPADDBZ128rr</a>:</td></tr>
<tr><th id="8186">8186</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDWZ128rr" title='llvm::X86::VPADDWZ128rr' data-ref="llvm::X86::VPADDWZ128rr" data-ref-filename="llvm..X86..VPADDWZ128rr">VPADDWZ128rr</a>:</td></tr>
<tr><th id="8187">8187</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDDZ128rr" title='llvm::X86::VPADDDZ128rr' data-ref="llvm::X86::VPADDDZ128rr" data-ref-filename="llvm..X86..VPADDDZ128rr">VPADDDZ128rr</a>:</td></tr>
<tr><th id="8188">8188</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDQZ128rr" title='llvm::X86::VPADDQZ128rr' data-ref="llvm::X86::VPADDQZ128rr" data-ref-filename="llvm..X86..VPADDQZ128rr">VPADDQZ128rr</a>:</td></tr>
<tr><th id="8189">8189</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDBZ256rr" title='llvm::X86::VPADDBZ256rr' data-ref="llvm::X86::VPADDBZ256rr" data-ref-filename="llvm..X86..VPADDBZ256rr">VPADDBZ256rr</a>:</td></tr>
<tr><th id="8190">8190</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDWZ256rr" title='llvm::X86::VPADDWZ256rr' data-ref="llvm::X86::VPADDWZ256rr" data-ref-filename="llvm..X86..VPADDWZ256rr">VPADDWZ256rr</a>:</td></tr>
<tr><th id="8191">8191</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDDZ256rr" title='llvm::X86::VPADDDZ256rr' data-ref="llvm::X86::VPADDDZ256rr" data-ref-filename="llvm..X86..VPADDDZ256rr">VPADDDZ256rr</a>:</td></tr>
<tr><th id="8192">8192</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDQZ256rr" title='llvm::X86::VPADDQZ256rr' data-ref="llvm::X86::VPADDQZ256rr" data-ref-filename="llvm..X86..VPADDQZ256rr">VPADDQZ256rr</a>:</td></tr>
<tr><th id="8193">8193</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDBZrr" title='llvm::X86::VPADDBZrr' data-ref="llvm::X86::VPADDBZrr" data-ref-filename="llvm..X86..VPADDBZrr">VPADDBZrr</a>:</td></tr>
<tr><th id="8194">8194</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDWZrr" title='llvm::X86::VPADDWZrr' data-ref="llvm::X86::VPADDWZrr" data-ref-filename="llvm..X86..VPADDWZrr">VPADDWZrr</a>:</td></tr>
<tr><th id="8195">8195</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDDZrr" title='llvm::X86::VPADDDZrr' data-ref="llvm::X86::VPADDDZrr" data-ref-filename="llvm..X86..VPADDDZrr">VPADDDZrr</a>:</td></tr>
<tr><th id="8196">8196</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPADDQZrr" title='llvm::X86::VPADDQZrr' data-ref="llvm::X86::VPADDQZrr" data-ref-filename="llvm..X86..VPADDQZrr">VPADDQZrr</a>:</td></tr>
<tr><th id="8197">8197</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLWrr" title='llvm::X86::VPMULLWrr' data-ref="llvm::X86::VPMULLWrr" data-ref-filename="llvm..X86..VPMULLWrr">VPMULLWrr</a>:</td></tr>
<tr><th id="8198">8198</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLWYrr" title='llvm::X86::VPMULLWYrr' data-ref="llvm::X86::VPMULLWYrr" data-ref-filename="llvm..X86..VPMULLWYrr">VPMULLWYrr</a>:</td></tr>
<tr><th id="8199">8199</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLWZ128rr" title='llvm::X86::VPMULLWZ128rr' data-ref="llvm::X86::VPMULLWZ128rr" data-ref-filename="llvm..X86..VPMULLWZ128rr">VPMULLWZ128rr</a>:</td></tr>
<tr><th id="8200">8200</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLWZ256rr" title='llvm::X86::VPMULLWZ256rr' data-ref="llvm::X86::VPMULLWZ256rr" data-ref-filename="llvm..X86..VPMULLWZ256rr">VPMULLWZ256rr</a>:</td></tr>
<tr><th id="8201">8201</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLWZrr" title='llvm::X86::VPMULLWZrr' data-ref="llvm::X86::VPMULLWZrr" data-ref-filename="llvm..X86..VPMULLWZrr">VPMULLWZrr</a>:</td></tr>
<tr><th id="8202">8202</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLDrr" title='llvm::X86::VPMULLDrr' data-ref="llvm::X86::VPMULLDrr" data-ref-filename="llvm..X86..VPMULLDrr">VPMULLDrr</a>:</td></tr>
<tr><th id="8203">8203</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLDYrr" title='llvm::X86::VPMULLDYrr' data-ref="llvm::X86::VPMULLDYrr" data-ref-filename="llvm..X86..VPMULLDYrr">VPMULLDYrr</a>:</td></tr>
<tr><th id="8204">8204</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLDZ128rr" title='llvm::X86::VPMULLDZ128rr' data-ref="llvm::X86::VPMULLDZ128rr" data-ref-filename="llvm..X86..VPMULLDZ128rr">VPMULLDZ128rr</a>:</td></tr>
<tr><th id="8205">8205</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLDZ256rr" title='llvm::X86::VPMULLDZ256rr' data-ref="llvm::X86::VPMULLDZ256rr" data-ref-filename="llvm..X86..VPMULLDZ256rr">VPMULLDZ256rr</a>:</td></tr>
<tr><th id="8206">8206</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLDZrr" title='llvm::X86::VPMULLDZrr' data-ref="llvm::X86::VPMULLDZrr" data-ref-filename="llvm..X86..VPMULLDZrr">VPMULLDZrr</a>:</td></tr>
<tr><th id="8207">8207</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLQZ128rr" title='llvm::X86::VPMULLQZ128rr' data-ref="llvm::X86::VPMULLQZ128rr" data-ref-filename="llvm..X86..VPMULLQZ128rr">VPMULLQZ128rr</a>:</td></tr>
<tr><th id="8208">8208</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLQZ256rr" title='llvm::X86::VPMULLQZ256rr' data-ref="llvm::X86::VPMULLQZ256rr" data-ref-filename="llvm..X86..VPMULLQZ256rr">VPMULLQZ256rr</a>:</td></tr>
<tr><th id="8209">8209</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMULLQZrr" title='llvm::X86::VPMULLQZrr' data-ref="llvm::X86::VPMULLQZrr" data-ref-filename="llvm..X86..VPMULLQZrr">VPMULLQZrr</a>:</td></tr>
<tr><th id="8210">8210</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSBrr" title='llvm::X86::VPMAXSBrr' data-ref="llvm::X86::VPMAXSBrr" data-ref-filename="llvm..X86..VPMAXSBrr">VPMAXSBrr</a>:</td></tr>
<tr><th id="8211">8211</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSBYrr" title='llvm::X86::VPMAXSBYrr' data-ref="llvm::X86::VPMAXSBYrr" data-ref-filename="llvm..X86..VPMAXSBYrr">VPMAXSBYrr</a>:</td></tr>
<tr><th id="8212">8212</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSBZ128rr" title='llvm::X86::VPMAXSBZ128rr' data-ref="llvm::X86::VPMAXSBZ128rr" data-ref-filename="llvm..X86..VPMAXSBZ128rr">VPMAXSBZ128rr</a>:</td></tr>
<tr><th id="8213">8213</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSBZ256rr" title='llvm::X86::VPMAXSBZ256rr' data-ref="llvm::X86::VPMAXSBZ256rr" data-ref-filename="llvm..X86..VPMAXSBZ256rr">VPMAXSBZ256rr</a>:</td></tr>
<tr><th id="8214">8214</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSBZrr" title='llvm::X86::VPMAXSBZrr' data-ref="llvm::X86::VPMAXSBZrr" data-ref-filename="llvm..X86..VPMAXSBZrr">VPMAXSBZrr</a>:</td></tr>
<tr><th id="8215">8215</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSDrr" title='llvm::X86::VPMAXSDrr' data-ref="llvm::X86::VPMAXSDrr" data-ref-filename="llvm..X86..VPMAXSDrr">VPMAXSDrr</a>:</td></tr>
<tr><th id="8216">8216</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSDYrr" title='llvm::X86::VPMAXSDYrr' data-ref="llvm::X86::VPMAXSDYrr" data-ref-filename="llvm..X86..VPMAXSDYrr">VPMAXSDYrr</a>:</td></tr>
<tr><th id="8217">8217</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSDZ128rr" title='llvm::X86::VPMAXSDZ128rr' data-ref="llvm::X86::VPMAXSDZ128rr" data-ref-filename="llvm..X86..VPMAXSDZ128rr">VPMAXSDZ128rr</a>:</td></tr>
<tr><th id="8218">8218</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSDZ256rr" title='llvm::X86::VPMAXSDZ256rr' data-ref="llvm::X86::VPMAXSDZ256rr" data-ref-filename="llvm..X86..VPMAXSDZ256rr">VPMAXSDZ256rr</a>:</td></tr>
<tr><th id="8219">8219</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSDZrr" title='llvm::X86::VPMAXSDZrr' data-ref="llvm::X86::VPMAXSDZrr" data-ref-filename="llvm..X86..VPMAXSDZrr">VPMAXSDZrr</a>:</td></tr>
<tr><th id="8220">8220</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSQZ128rr" title='llvm::X86::VPMAXSQZ128rr' data-ref="llvm::X86::VPMAXSQZ128rr" data-ref-filename="llvm..X86..VPMAXSQZ128rr">VPMAXSQZ128rr</a>:</td></tr>
<tr><th id="8221">8221</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSQZ256rr" title='llvm::X86::VPMAXSQZ256rr' data-ref="llvm::X86::VPMAXSQZ256rr" data-ref-filename="llvm..X86..VPMAXSQZ256rr">VPMAXSQZ256rr</a>:</td></tr>
<tr><th id="8222">8222</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSQZrr" title='llvm::X86::VPMAXSQZrr' data-ref="llvm::X86::VPMAXSQZrr" data-ref-filename="llvm..X86..VPMAXSQZrr">VPMAXSQZrr</a>:</td></tr>
<tr><th id="8223">8223</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSWrr" title='llvm::X86::VPMAXSWrr' data-ref="llvm::X86::VPMAXSWrr" data-ref-filename="llvm..X86..VPMAXSWrr">VPMAXSWrr</a>:</td></tr>
<tr><th id="8224">8224</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSWYrr" title='llvm::X86::VPMAXSWYrr' data-ref="llvm::X86::VPMAXSWYrr" data-ref-filename="llvm..X86..VPMAXSWYrr">VPMAXSWYrr</a>:</td></tr>
<tr><th id="8225">8225</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSWZ128rr" title='llvm::X86::VPMAXSWZ128rr' data-ref="llvm::X86::VPMAXSWZ128rr" data-ref-filename="llvm..X86..VPMAXSWZ128rr">VPMAXSWZ128rr</a>:</td></tr>
<tr><th id="8226">8226</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSWZ256rr" title='llvm::X86::VPMAXSWZ256rr' data-ref="llvm::X86::VPMAXSWZ256rr" data-ref-filename="llvm..X86..VPMAXSWZ256rr">VPMAXSWZ256rr</a>:</td></tr>
<tr><th id="8227">8227</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXSWZrr" title='llvm::X86::VPMAXSWZrr' data-ref="llvm::X86::VPMAXSWZrr" data-ref-filename="llvm..X86..VPMAXSWZrr">VPMAXSWZrr</a>:</td></tr>
<tr><th id="8228">8228</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUBrr" title='llvm::X86::VPMAXUBrr' data-ref="llvm::X86::VPMAXUBrr" data-ref-filename="llvm..X86..VPMAXUBrr">VPMAXUBrr</a>:</td></tr>
<tr><th id="8229">8229</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUBYrr" title='llvm::X86::VPMAXUBYrr' data-ref="llvm::X86::VPMAXUBYrr" data-ref-filename="llvm..X86..VPMAXUBYrr">VPMAXUBYrr</a>:</td></tr>
<tr><th id="8230">8230</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUBZ128rr" title='llvm::X86::VPMAXUBZ128rr' data-ref="llvm::X86::VPMAXUBZ128rr" data-ref-filename="llvm..X86..VPMAXUBZ128rr">VPMAXUBZ128rr</a>:</td></tr>
<tr><th id="8231">8231</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUBZ256rr" title='llvm::X86::VPMAXUBZ256rr' data-ref="llvm::X86::VPMAXUBZ256rr" data-ref-filename="llvm..X86..VPMAXUBZ256rr">VPMAXUBZ256rr</a>:</td></tr>
<tr><th id="8232">8232</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUBZrr" title='llvm::X86::VPMAXUBZrr' data-ref="llvm::X86::VPMAXUBZrr" data-ref-filename="llvm..X86..VPMAXUBZrr">VPMAXUBZrr</a>:</td></tr>
<tr><th id="8233">8233</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUDrr" title='llvm::X86::VPMAXUDrr' data-ref="llvm::X86::VPMAXUDrr" data-ref-filename="llvm..X86..VPMAXUDrr">VPMAXUDrr</a>:</td></tr>
<tr><th id="8234">8234</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUDYrr" title='llvm::X86::VPMAXUDYrr' data-ref="llvm::X86::VPMAXUDYrr" data-ref-filename="llvm..X86..VPMAXUDYrr">VPMAXUDYrr</a>:</td></tr>
<tr><th id="8235">8235</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUDZ128rr" title='llvm::X86::VPMAXUDZ128rr' data-ref="llvm::X86::VPMAXUDZ128rr" data-ref-filename="llvm..X86..VPMAXUDZ128rr">VPMAXUDZ128rr</a>:</td></tr>
<tr><th id="8236">8236</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUDZ256rr" title='llvm::X86::VPMAXUDZ256rr' data-ref="llvm::X86::VPMAXUDZ256rr" data-ref-filename="llvm..X86..VPMAXUDZ256rr">VPMAXUDZ256rr</a>:</td></tr>
<tr><th id="8237">8237</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUDZrr" title='llvm::X86::VPMAXUDZrr' data-ref="llvm::X86::VPMAXUDZrr" data-ref-filename="llvm..X86..VPMAXUDZrr">VPMAXUDZrr</a>:</td></tr>
<tr><th id="8238">8238</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUQZ128rr" title='llvm::X86::VPMAXUQZ128rr' data-ref="llvm::X86::VPMAXUQZ128rr" data-ref-filename="llvm..X86..VPMAXUQZ128rr">VPMAXUQZ128rr</a>:</td></tr>
<tr><th id="8239">8239</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUQZ256rr" title='llvm::X86::VPMAXUQZ256rr' data-ref="llvm::X86::VPMAXUQZ256rr" data-ref-filename="llvm..X86..VPMAXUQZ256rr">VPMAXUQZ256rr</a>:</td></tr>
<tr><th id="8240">8240</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUQZrr" title='llvm::X86::VPMAXUQZrr' data-ref="llvm::X86::VPMAXUQZrr" data-ref-filename="llvm..X86..VPMAXUQZrr">VPMAXUQZrr</a>:</td></tr>
<tr><th id="8241">8241</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUWrr" title='llvm::X86::VPMAXUWrr' data-ref="llvm::X86::VPMAXUWrr" data-ref-filename="llvm..X86..VPMAXUWrr">VPMAXUWrr</a>:</td></tr>
<tr><th id="8242">8242</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUWYrr" title='llvm::X86::VPMAXUWYrr' data-ref="llvm::X86::VPMAXUWYrr" data-ref-filename="llvm..X86..VPMAXUWYrr">VPMAXUWYrr</a>:</td></tr>
<tr><th id="8243">8243</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUWZ128rr" title='llvm::X86::VPMAXUWZ128rr' data-ref="llvm::X86::VPMAXUWZ128rr" data-ref-filename="llvm..X86..VPMAXUWZ128rr">VPMAXUWZ128rr</a>:</td></tr>
<tr><th id="8244">8244</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUWZ256rr" title='llvm::X86::VPMAXUWZ256rr' data-ref="llvm::X86::VPMAXUWZ256rr" data-ref-filename="llvm..X86..VPMAXUWZ256rr">VPMAXUWZ256rr</a>:</td></tr>
<tr><th id="8245">8245</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMAXUWZrr" title='llvm::X86::VPMAXUWZrr' data-ref="llvm::X86::VPMAXUWZrr" data-ref-filename="llvm..X86..VPMAXUWZrr">VPMAXUWZrr</a>:</td></tr>
<tr><th id="8246">8246</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSBrr" title='llvm::X86::VPMINSBrr' data-ref="llvm::X86::VPMINSBrr" data-ref-filename="llvm..X86..VPMINSBrr">VPMINSBrr</a>:</td></tr>
<tr><th id="8247">8247</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSBYrr" title='llvm::X86::VPMINSBYrr' data-ref="llvm::X86::VPMINSBYrr" data-ref-filename="llvm..X86..VPMINSBYrr">VPMINSBYrr</a>:</td></tr>
<tr><th id="8248">8248</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSBZ128rr" title='llvm::X86::VPMINSBZ128rr' data-ref="llvm::X86::VPMINSBZ128rr" data-ref-filename="llvm..X86..VPMINSBZ128rr">VPMINSBZ128rr</a>:</td></tr>
<tr><th id="8249">8249</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSBZ256rr" title='llvm::X86::VPMINSBZ256rr' data-ref="llvm::X86::VPMINSBZ256rr" data-ref-filename="llvm..X86..VPMINSBZ256rr">VPMINSBZ256rr</a>:</td></tr>
<tr><th id="8250">8250</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSBZrr" title='llvm::X86::VPMINSBZrr' data-ref="llvm::X86::VPMINSBZrr" data-ref-filename="llvm..X86..VPMINSBZrr">VPMINSBZrr</a>:</td></tr>
<tr><th id="8251">8251</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSDrr" title='llvm::X86::VPMINSDrr' data-ref="llvm::X86::VPMINSDrr" data-ref-filename="llvm..X86..VPMINSDrr">VPMINSDrr</a>:</td></tr>
<tr><th id="8252">8252</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSDYrr" title='llvm::X86::VPMINSDYrr' data-ref="llvm::X86::VPMINSDYrr" data-ref-filename="llvm..X86..VPMINSDYrr">VPMINSDYrr</a>:</td></tr>
<tr><th id="8253">8253</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSDZ128rr" title='llvm::X86::VPMINSDZ128rr' data-ref="llvm::X86::VPMINSDZ128rr" data-ref-filename="llvm..X86..VPMINSDZ128rr">VPMINSDZ128rr</a>:</td></tr>
<tr><th id="8254">8254</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSDZ256rr" title='llvm::X86::VPMINSDZ256rr' data-ref="llvm::X86::VPMINSDZ256rr" data-ref-filename="llvm..X86..VPMINSDZ256rr">VPMINSDZ256rr</a>:</td></tr>
<tr><th id="8255">8255</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSDZrr" title='llvm::X86::VPMINSDZrr' data-ref="llvm::X86::VPMINSDZrr" data-ref-filename="llvm..X86..VPMINSDZrr">VPMINSDZrr</a>:</td></tr>
<tr><th id="8256">8256</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSQZ128rr" title='llvm::X86::VPMINSQZ128rr' data-ref="llvm::X86::VPMINSQZ128rr" data-ref-filename="llvm..X86..VPMINSQZ128rr">VPMINSQZ128rr</a>:</td></tr>
<tr><th id="8257">8257</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSQZ256rr" title='llvm::X86::VPMINSQZ256rr' data-ref="llvm::X86::VPMINSQZ256rr" data-ref-filename="llvm..X86..VPMINSQZ256rr">VPMINSQZ256rr</a>:</td></tr>
<tr><th id="8258">8258</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSQZrr" title='llvm::X86::VPMINSQZrr' data-ref="llvm::X86::VPMINSQZrr" data-ref-filename="llvm..X86..VPMINSQZrr">VPMINSQZrr</a>:</td></tr>
<tr><th id="8259">8259</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSWrr" title='llvm::X86::VPMINSWrr' data-ref="llvm::X86::VPMINSWrr" data-ref-filename="llvm..X86..VPMINSWrr">VPMINSWrr</a>:</td></tr>
<tr><th id="8260">8260</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSWYrr" title='llvm::X86::VPMINSWYrr' data-ref="llvm::X86::VPMINSWYrr" data-ref-filename="llvm..X86..VPMINSWYrr">VPMINSWYrr</a>:</td></tr>
<tr><th id="8261">8261</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSWZ128rr" title='llvm::X86::VPMINSWZ128rr' data-ref="llvm::X86::VPMINSWZ128rr" data-ref-filename="llvm..X86..VPMINSWZ128rr">VPMINSWZ128rr</a>:</td></tr>
<tr><th id="8262">8262</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSWZ256rr" title='llvm::X86::VPMINSWZ256rr' data-ref="llvm::X86::VPMINSWZ256rr" data-ref-filename="llvm..X86..VPMINSWZ256rr">VPMINSWZ256rr</a>:</td></tr>
<tr><th id="8263">8263</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINSWZrr" title='llvm::X86::VPMINSWZrr' data-ref="llvm::X86::VPMINSWZrr" data-ref-filename="llvm..X86..VPMINSWZrr">VPMINSWZrr</a>:</td></tr>
<tr><th id="8264">8264</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUBrr" title='llvm::X86::VPMINUBrr' data-ref="llvm::X86::VPMINUBrr" data-ref-filename="llvm..X86..VPMINUBrr">VPMINUBrr</a>:</td></tr>
<tr><th id="8265">8265</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUBYrr" title='llvm::X86::VPMINUBYrr' data-ref="llvm::X86::VPMINUBYrr" data-ref-filename="llvm..X86..VPMINUBYrr">VPMINUBYrr</a>:</td></tr>
<tr><th id="8266">8266</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUBZ128rr" title='llvm::X86::VPMINUBZ128rr' data-ref="llvm::X86::VPMINUBZ128rr" data-ref-filename="llvm..X86..VPMINUBZ128rr">VPMINUBZ128rr</a>:</td></tr>
<tr><th id="8267">8267</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUBZ256rr" title='llvm::X86::VPMINUBZ256rr' data-ref="llvm::X86::VPMINUBZ256rr" data-ref-filename="llvm..X86..VPMINUBZ256rr">VPMINUBZ256rr</a>:</td></tr>
<tr><th id="8268">8268</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUBZrr" title='llvm::X86::VPMINUBZrr' data-ref="llvm::X86::VPMINUBZrr" data-ref-filename="llvm..X86..VPMINUBZrr">VPMINUBZrr</a>:</td></tr>
<tr><th id="8269">8269</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUDrr" title='llvm::X86::VPMINUDrr' data-ref="llvm::X86::VPMINUDrr" data-ref-filename="llvm..X86..VPMINUDrr">VPMINUDrr</a>:</td></tr>
<tr><th id="8270">8270</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUDYrr" title='llvm::X86::VPMINUDYrr' data-ref="llvm::X86::VPMINUDYrr" data-ref-filename="llvm..X86..VPMINUDYrr">VPMINUDYrr</a>:</td></tr>
<tr><th id="8271">8271</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUDZ128rr" title='llvm::X86::VPMINUDZ128rr' data-ref="llvm::X86::VPMINUDZ128rr" data-ref-filename="llvm..X86..VPMINUDZ128rr">VPMINUDZ128rr</a>:</td></tr>
<tr><th id="8272">8272</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUDZ256rr" title='llvm::X86::VPMINUDZ256rr' data-ref="llvm::X86::VPMINUDZ256rr" data-ref-filename="llvm..X86..VPMINUDZ256rr">VPMINUDZ256rr</a>:</td></tr>
<tr><th id="8273">8273</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUDZrr" title='llvm::X86::VPMINUDZrr' data-ref="llvm::X86::VPMINUDZrr" data-ref-filename="llvm..X86..VPMINUDZrr">VPMINUDZrr</a>:</td></tr>
<tr><th id="8274">8274</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUQZ128rr" title='llvm::X86::VPMINUQZ128rr' data-ref="llvm::X86::VPMINUQZ128rr" data-ref-filename="llvm..X86..VPMINUQZ128rr">VPMINUQZ128rr</a>:</td></tr>
<tr><th id="8275">8275</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUQZ256rr" title='llvm::X86::VPMINUQZ256rr' data-ref="llvm::X86::VPMINUQZ256rr" data-ref-filename="llvm..X86..VPMINUQZ256rr">VPMINUQZ256rr</a>:</td></tr>
<tr><th id="8276">8276</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUQZrr" title='llvm::X86::VPMINUQZrr' data-ref="llvm::X86::VPMINUQZrr" data-ref-filename="llvm..X86..VPMINUQZrr">VPMINUQZrr</a>:</td></tr>
<tr><th id="8277">8277</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUWrr" title='llvm::X86::VPMINUWrr' data-ref="llvm::X86::VPMINUWrr" data-ref-filename="llvm..X86..VPMINUWrr">VPMINUWrr</a>:</td></tr>
<tr><th id="8278">8278</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUWYrr" title='llvm::X86::VPMINUWYrr' data-ref="llvm::X86::VPMINUWYrr" data-ref-filename="llvm..X86..VPMINUWYrr">VPMINUWYrr</a>:</td></tr>
<tr><th id="8279">8279</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUWZ128rr" title='llvm::X86::VPMINUWZ128rr' data-ref="llvm::X86::VPMINUWZ128rr" data-ref-filename="llvm..X86..VPMINUWZ128rr">VPMINUWZ128rr</a>:</td></tr>
<tr><th id="8280">8280</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUWZ256rr" title='llvm::X86::VPMINUWZ256rr' data-ref="llvm::X86::VPMINUWZ256rr" data-ref-filename="llvm..X86..VPMINUWZ256rr">VPMINUWZ256rr</a>:</td></tr>
<tr><th id="8281">8281</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPMINUWZrr" title='llvm::X86::VPMINUWZrr' data-ref="llvm::X86::VPMINUWZrr" data-ref-filename="llvm..X86..VPMINUWZrr">VPMINUWZrr</a>:</td></tr>
<tr><th id="8282">8282</th><td>  <i>// Normal min/max instructions are not commutative because of NaN and signed</i></td></tr>
<tr><th id="8283">8283</th><td><i>  // zero semantics, but these are. Thus, there's no need to check for global</i></td></tr>
<tr><th id="8284">8284</th><td><i>  // relaxed math; the instructions themselves have the properties we need.</i></td></tr>
<tr><th id="8285">8285</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MAXCPDrr" title='llvm::X86::MAXCPDrr' data-ref="llvm::X86::MAXCPDrr" data-ref-filename="llvm..X86..MAXCPDrr">MAXCPDrr</a>:</td></tr>
<tr><th id="8286">8286</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MAXCPSrr" title='llvm::X86::MAXCPSrr' data-ref="llvm::X86::MAXCPSrr" data-ref-filename="llvm..X86..MAXCPSrr">MAXCPSrr</a>:</td></tr>
<tr><th id="8287">8287</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MAXCSDrr" title='llvm::X86::MAXCSDrr' data-ref="llvm::X86::MAXCSDrr" data-ref-filename="llvm..X86..MAXCSDrr">MAXCSDrr</a>:</td></tr>
<tr><th id="8288">8288</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MAXCSSrr" title='llvm::X86::MAXCSSrr' data-ref="llvm::X86::MAXCSSrr" data-ref-filename="llvm..X86..MAXCSSrr">MAXCSSrr</a>:</td></tr>
<tr><th id="8289">8289</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MINCPDrr" title='llvm::X86::MINCPDrr' data-ref="llvm::X86::MINCPDrr" data-ref-filename="llvm..X86..MINCPDrr">MINCPDrr</a>:</td></tr>
<tr><th id="8290">8290</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MINCPSrr" title='llvm::X86::MINCPSrr' data-ref="llvm::X86::MINCPSrr" data-ref-filename="llvm..X86..MINCPSrr">MINCPSrr</a>:</td></tr>
<tr><th id="8291">8291</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MINCSDrr" title='llvm::X86::MINCSDrr' data-ref="llvm::X86::MINCSDrr" data-ref-filename="llvm..X86..MINCSDrr">MINCSDrr</a>:</td></tr>
<tr><th id="8292">8292</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MINCSSrr" title='llvm::X86::MINCSSrr' data-ref="llvm::X86::MINCSSrr" data-ref-filename="llvm..X86..MINCSSrr">MINCSSrr</a>:</td></tr>
<tr><th id="8293">8293</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCPDrr" title='llvm::X86::VMAXCPDrr' data-ref="llvm::X86::VMAXCPDrr" data-ref-filename="llvm..X86..VMAXCPDrr">VMAXCPDrr</a>:</td></tr>
<tr><th id="8294">8294</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCPSrr" title='llvm::X86::VMAXCPSrr' data-ref="llvm::X86::VMAXCPSrr" data-ref-filename="llvm..X86..VMAXCPSrr">VMAXCPSrr</a>:</td></tr>
<tr><th id="8295">8295</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCPDYrr" title='llvm::X86::VMAXCPDYrr' data-ref="llvm::X86::VMAXCPDYrr" data-ref-filename="llvm..X86..VMAXCPDYrr">VMAXCPDYrr</a>:</td></tr>
<tr><th id="8296">8296</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCPSYrr" title='llvm::X86::VMAXCPSYrr' data-ref="llvm::X86::VMAXCPSYrr" data-ref-filename="llvm..X86..VMAXCPSYrr">VMAXCPSYrr</a>:</td></tr>
<tr><th id="8297">8297</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCPDZ128rr" title='llvm::X86::VMAXCPDZ128rr' data-ref="llvm::X86::VMAXCPDZ128rr" data-ref-filename="llvm..X86..VMAXCPDZ128rr">VMAXCPDZ128rr</a>:</td></tr>
<tr><th id="8298">8298</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCPSZ128rr" title='llvm::X86::VMAXCPSZ128rr' data-ref="llvm::X86::VMAXCPSZ128rr" data-ref-filename="llvm..X86..VMAXCPSZ128rr">VMAXCPSZ128rr</a>:</td></tr>
<tr><th id="8299">8299</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCPDZ256rr" title='llvm::X86::VMAXCPDZ256rr' data-ref="llvm::X86::VMAXCPDZ256rr" data-ref-filename="llvm..X86..VMAXCPDZ256rr">VMAXCPDZ256rr</a>:</td></tr>
<tr><th id="8300">8300</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCPSZ256rr" title='llvm::X86::VMAXCPSZ256rr' data-ref="llvm::X86::VMAXCPSZ256rr" data-ref-filename="llvm..X86..VMAXCPSZ256rr">VMAXCPSZ256rr</a>:</td></tr>
<tr><th id="8301">8301</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCPDZrr" title='llvm::X86::VMAXCPDZrr' data-ref="llvm::X86::VMAXCPDZrr" data-ref-filename="llvm..X86..VMAXCPDZrr">VMAXCPDZrr</a>:</td></tr>
<tr><th id="8302">8302</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCPSZrr" title='llvm::X86::VMAXCPSZrr' data-ref="llvm::X86::VMAXCPSZrr" data-ref-filename="llvm..X86..VMAXCPSZrr">VMAXCPSZrr</a>:</td></tr>
<tr><th id="8303">8303</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCSDrr" title='llvm::X86::VMAXCSDrr' data-ref="llvm::X86::VMAXCSDrr" data-ref-filename="llvm..X86..VMAXCSDrr">VMAXCSDrr</a>:</td></tr>
<tr><th id="8304">8304</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCSSrr" title='llvm::X86::VMAXCSSrr' data-ref="llvm::X86::VMAXCSSrr" data-ref-filename="llvm..X86..VMAXCSSrr">VMAXCSSrr</a>:</td></tr>
<tr><th id="8305">8305</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCSDZrr" title='llvm::X86::VMAXCSDZrr' data-ref="llvm::X86::VMAXCSDZrr" data-ref-filename="llvm..X86..VMAXCSDZrr">VMAXCSDZrr</a>:</td></tr>
<tr><th id="8306">8306</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMAXCSSZrr" title='llvm::X86::VMAXCSSZrr' data-ref="llvm::X86::VMAXCSSZrr" data-ref-filename="llvm..X86..VMAXCSSZrr">VMAXCSSZrr</a>:</td></tr>
<tr><th id="8307">8307</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCPDrr" title='llvm::X86::VMINCPDrr' data-ref="llvm::X86::VMINCPDrr" data-ref-filename="llvm..X86..VMINCPDrr">VMINCPDrr</a>:</td></tr>
<tr><th id="8308">8308</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCPSrr" title='llvm::X86::VMINCPSrr' data-ref="llvm::X86::VMINCPSrr" data-ref-filename="llvm..X86..VMINCPSrr">VMINCPSrr</a>:</td></tr>
<tr><th id="8309">8309</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCPDYrr" title='llvm::X86::VMINCPDYrr' data-ref="llvm::X86::VMINCPDYrr" data-ref-filename="llvm..X86..VMINCPDYrr">VMINCPDYrr</a>:</td></tr>
<tr><th id="8310">8310</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCPSYrr" title='llvm::X86::VMINCPSYrr' data-ref="llvm::X86::VMINCPSYrr" data-ref-filename="llvm..X86..VMINCPSYrr">VMINCPSYrr</a>:</td></tr>
<tr><th id="8311">8311</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCPDZ128rr" title='llvm::X86::VMINCPDZ128rr' data-ref="llvm::X86::VMINCPDZ128rr" data-ref-filename="llvm..X86..VMINCPDZ128rr">VMINCPDZ128rr</a>:</td></tr>
<tr><th id="8312">8312</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCPSZ128rr" title='llvm::X86::VMINCPSZ128rr' data-ref="llvm::X86::VMINCPSZ128rr" data-ref-filename="llvm..X86..VMINCPSZ128rr">VMINCPSZ128rr</a>:</td></tr>
<tr><th id="8313">8313</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCPDZ256rr" title='llvm::X86::VMINCPDZ256rr' data-ref="llvm::X86::VMINCPDZ256rr" data-ref-filename="llvm..X86..VMINCPDZ256rr">VMINCPDZ256rr</a>:</td></tr>
<tr><th id="8314">8314</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCPSZ256rr" title='llvm::X86::VMINCPSZ256rr' data-ref="llvm::X86::VMINCPSZ256rr" data-ref-filename="llvm..X86..VMINCPSZ256rr">VMINCPSZ256rr</a>:</td></tr>
<tr><th id="8315">8315</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCPDZrr" title='llvm::X86::VMINCPDZrr' data-ref="llvm::X86::VMINCPDZrr" data-ref-filename="llvm..X86..VMINCPDZrr">VMINCPDZrr</a>:</td></tr>
<tr><th id="8316">8316</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCPSZrr" title='llvm::X86::VMINCPSZrr' data-ref="llvm::X86::VMINCPSZrr" data-ref-filename="llvm..X86..VMINCPSZrr">VMINCPSZrr</a>:</td></tr>
<tr><th id="8317">8317</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCSDrr" title='llvm::X86::VMINCSDrr' data-ref="llvm::X86::VMINCSDrr" data-ref-filename="llvm..X86..VMINCSDrr">VMINCSDrr</a>:</td></tr>
<tr><th id="8318">8318</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCSSrr" title='llvm::X86::VMINCSSrr' data-ref="llvm::X86::VMINCSSrr" data-ref-filename="llvm..X86..VMINCSSrr">VMINCSSrr</a>:</td></tr>
<tr><th id="8319">8319</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCSDZrr" title='llvm::X86::VMINCSDZrr' data-ref="llvm::X86::VMINCSDZrr" data-ref-filename="llvm..X86..VMINCSDZrr">VMINCSDZrr</a>:</td></tr>
<tr><th id="8320">8320</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMINCSSZrr" title='llvm::X86::VMINCSSZrr' data-ref="llvm::X86::VMINCSSZrr" data-ref-filename="llvm..X86..VMINCSSZrr">VMINCSSZrr</a>:</td></tr>
<tr><th id="8321">8321</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="8322">8322</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADDPDrr" title='llvm::X86::ADDPDrr' data-ref="llvm::X86::ADDPDrr" data-ref-filename="llvm..X86..ADDPDrr">ADDPDrr</a>:</td></tr>
<tr><th id="8323">8323</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADDPSrr" title='llvm::X86::ADDPSrr' data-ref="llvm::X86::ADDPSrr" data-ref-filename="llvm..X86..ADDPSrr">ADDPSrr</a>:</td></tr>
<tr><th id="8324">8324</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADDSDrr" title='llvm::X86::ADDSDrr' data-ref="llvm::X86::ADDSDrr" data-ref-filename="llvm..X86..ADDSDrr">ADDSDrr</a>:</td></tr>
<tr><th id="8325">8325</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADDSSrr" title='llvm::X86::ADDSSrr' data-ref="llvm::X86::ADDSSrr" data-ref-filename="llvm..X86..ADDSSrr">ADDSSrr</a>:</td></tr>
<tr><th id="8326">8326</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULPDrr" title='llvm::X86::MULPDrr' data-ref="llvm::X86::MULPDrr" data-ref-filename="llvm..X86..MULPDrr">MULPDrr</a>:</td></tr>
<tr><th id="8327">8327</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULPSrr" title='llvm::X86::MULPSrr' data-ref="llvm::X86::MULPSrr" data-ref-filename="llvm..X86..MULPSrr">MULPSrr</a>:</td></tr>
<tr><th id="8328">8328</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULSDrr" title='llvm::X86::MULSDrr' data-ref="llvm::X86::MULSDrr" data-ref-filename="llvm..X86..MULSDrr">MULSDrr</a>:</td></tr>
<tr><th id="8329">8329</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MULSSrr" title='llvm::X86::MULSSrr' data-ref="llvm::X86::MULSSrr" data-ref-filename="llvm..X86..MULSSrr">MULSSrr</a>:</td></tr>
<tr><th id="8330">8330</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDPDrr" title='llvm::X86::VADDPDrr' data-ref="llvm::X86::VADDPDrr" data-ref-filename="llvm..X86..VADDPDrr">VADDPDrr</a>:</td></tr>
<tr><th id="8331">8331</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDPSrr" title='llvm::X86::VADDPSrr' data-ref="llvm::X86::VADDPSrr" data-ref-filename="llvm..X86..VADDPSrr">VADDPSrr</a>:</td></tr>
<tr><th id="8332">8332</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDPDYrr" title='llvm::X86::VADDPDYrr' data-ref="llvm::X86::VADDPDYrr" data-ref-filename="llvm..X86..VADDPDYrr">VADDPDYrr</a>:</td></tr>
<tr><th id="8333">8333</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDPSYrr" title='llvm::X86::VADDPSYrr' data-ref="llvm::X86::VADDPSYrr" data-ref-filename="llvm..X86..VADDPSYrr">VADDPSYrr</a>:</td></tr>
<tr><th id="8334">8334</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDPDZ128rr" title='llvm::X86::VADDPDZ128rr' data-ref="llvm::X86::VADDPDZ128rr" data-ref-filename="llvm..X86..VADDPDZ128rr">VADDPDZ128rr</a>:</td></tr>
<tr><th id="8335">8335</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDPSZ128rr" title='llvm::X86::VADDPSZ128rr' data-ref="llvm::X86::VADDPSZ128rr" data-ref-filename="llvm..X86..VADDPSZ128rr">VADDPSZ128rr</a>:</td></tr>
<tr><th id="8336">8336</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDPDZ256rr" title='llvm::X86::VADDPDZ256rr' data-ref="llvm::X86::VADDPDZ256rr" data-ref-filename="llvm..X86..VADDPDZ256rr">VADDPDZ256rr</a>:</td></tr>
<tr><th id="8337">8337</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDPSZ256rr" title='llvm::X86::VADDPSZ256rr' data-ref="llvm::X86::VADDPSZ256rr" data-ref-filename="llvm..X86..VADDPSZ256rr">VADDPSZ256rr</a>:</td></tr>
<tr><th id="8338">8338</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDPDZrr" title='llvm::X86::VADDPDZrr' data-ref="llvm::X86::VADDPDZrr" data-ref-filename="llvm..X86..VADDPDZrr">VADDPDZrr</a>:</td></tr>
<tr><th id="8339">8339</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDPSZrr" title='llvm::X86::VADDPSZrr' data-ref="llvm::X86::VADDPSZrr" data-ref-filename="llvm..X86..VADDPSZrr">VADDPSZrr</a>:</td></tr>
<tr><th id="8340">8340</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSDrr" title='llvm::X86::VADDSDrr' data-ref="llvm::X86::VADDSDrr" data-ref-filename="llvm..X86..VADDSDrr">VADDSDrr</a>:</td></tr>
<tr><th id="8341">8341</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSSrr" title='llvm::X86::VADDSSrr' data-ref="llvm::X86::VADDSSrr" data-ref-filename="llvm..X86..VADDSSrr">VADDSSrr</a>:</td></tr>
<tr><th id="8342">8342</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSDZrr" title='llvm::X86::VADDSDZrr' data-ref="llvm::X86::VADDSDZrr" data-ref-filename="llvm..X86..VADDSDZrr">VADDSDZrr</a>:</td></tr>
<tr><th id="8343">8343</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VADDSSZrr" title='llvm::X86::VADDSSZrr' data-ref="llvm::X86::VADDSSZrr" data-ref-filename="llvm..X86..VADDSSZrr">VADDSSZrr</a>:</td></tr>
<tr><th id="8344">8344</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULPDrr" title='llvm::X86::VMULPDrr' data-ref="llvm::X86::VMULPDrr" data-ref-filename="llvm..X86..VMULPDrr">VMULPDrr</a>:</td></tr>
<tr><th id="8345">8345</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULPSrr" title='llvm::X86::VMULPSrr' data-ref="llvm::X86::VMULPSrr" data-ref-filename="llvm..X86..VMULPSrr">VMULPSrr</a>:</td></tr>
<tr><th id="8346">8346</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULPDYrr" title='llvm::X86::VMULPDYrr' data-ref="llvm::X86::VMULPDYrr" data-ref-filename="llvm..X86..VMULPDYrr">VMULPDYrr</a>:</td></tr>
<tr><th id="8347">8347</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULPSYrr" title='llvm::X86::VMULPSYrr' data-ref="llvm::X86::VMULPSYrr" data-ref-filename="llvm..X86..VMULPSYrr">VMULPSYrr</a>:</td></tr>
<tr><th id="8348">8348</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULPDZ128rr" title='llvm::X86::VMULPDZ128rr' data-ref="llvm::X86::VMULPDZ128rr" data-ref-filename="llvm..X86..VMULPDZ128rr">VMULPDZ128rr</a>:</td></tr>
<tr><th id="8349">8349</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULPSZ128rr" title='llvm::X86::VMULPSZ128rr' data-ref="llvm::X86::VMULPSZ128rr" data-ref-filename="llvm..X86..VMULPSZ128rr">VMULPSZ128rr</a>:</td></tr>
<tr><th id="8350">8350</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULPDZ256rr" title='llvm::X86::VMULPDZ256rr' data-ref="llvm::X86::VMULPDZ256rr" data-ref-filename="llvm..X86..VMULPDZ256rr">VMULPDZ256rr</a>:</td></tr>
<tr><th id="8351">8351</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULPSZ256rr" title='llvm::X86::VMULPSZ256rr' data-ref="llvm::X86::VMULPSZ256rr" data-ref-filename="llvm..X86..VMULPSZ256rr">VMULPSZ256rr</a>:</td></tr>
<tr><th id="8352">8352</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULPDZrr" title='llvm::X86::VMULPDZrr' data-ref="llvm::X86::VMULPDZrr" data-ref-filename="llvm..X86..VMULPDZrr">VMULPDZrr</a>:</td></tr>
<tr><th id="8353">8353</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULPSZrr" title='llvm::X86::VMULPSZrr' data-ref="llvm::X86::VMULPSZrr" data-ref-filename="llvm..X86..VMULPSZrr">VMULPSZrr</a>:</td></tr>
<tr><th id="8354">8354</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSDrr" title='llvm::X86::VMULSDrr' data-ref="llvm::X86::VMULSDrr" data-ref-filename="llvm..X86..VMULSDrr">VMULSDrr</a>:</td></tr>
<tr><th id="8355">8355</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSSrr" title='llvm::X86::VMULSSrr' data-ref="llvm::X86::VMULSSrr" data-ref-filename="llvm..X86..VMULSSrr">VMULSSrr</a>:</td></tr>
<tr><th id="8356">8356</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSDZrr" title='llvm::X86::VMULSDZrr' data-ref="llvm::X86::VMULSDZrr" data-ref-filename="llvm..X86..VMULSDZrr">VMULSDZrr</a>:</td></tr>
<tr><th id="8357">8357</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMULSSZrr" title='llvm::X86::VMULSSZrr' data-ref="llvm::X86::VMULSSZrr" data-ref-filename="llvm..X86..VMULSSZrr">VMULSSZrr</a>:</td></tr>
<tr><th id="8358">8358</th><td>    <b>return</b> <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmReassoc" title='llvm::MachineInstr::FmReassoc' data-ref="llvm::MachineInstr::FmReassoc" data-ref-filename="llvm..MachineInstr..FmReassoc">FmReassoc</a>) &amp;&amp;</td></tr>
<tr><th id="8359">8359</th><td>           <a class="local col8 ref" href="#978Inst" title='Inst' data-ref="978Inst" data-ref-filename="978Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmNsz" title='llvm::MachineInstr::FmNsz' data-ref="llvm::MachineInstr::FmNsz" data-ref-filename="llvm..MachineInstr..FmNsz">FmNsz</a>);</td></tr>
<tr><th id="8360">8360</th><td>  <b>default</b>:</td></tr>
<tr><th id="8361">8361</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8362">8362</th><td>  }</td></tr>
<tr><th id="8363">8363</th><td>}</td></tr>
<tr><th id="8364">8364</th><td></td></tr>
<tr><th id="8365">8365</th><td><i class="doc" data-doc="_ZL24describeMOVrrLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE">/// If<span class="command"> \p</span> <span class="arg">DescribedReg</span> overlaps with the MOVrr instruction's destination</i></td></tr>
<tr><th id="8366">8366</th><td><i class="doc" data-doc="_ZL24describeMOVrrLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE">/// register then, if possible, describe the value in terms of the source</i></td></tr>
<tr><th id="8367">8367</th><td><i class="doc" data-doc="_ZL24describeMOVrrLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE">/// register.</i></td></tr>
<tr><th id="8368">8368</th><td><em>static</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a>&gt;</td></tr>
<tr><th id="8369">8369</th><td><dfn class="tu decl def fn" id="_ZL24describeMOVrrLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE" title='describeMOVrrLoadedValue' data-type='Optional&lt;llvm::ParamLoadedValue&gt; describeMOVrrLoadedValue(const llvm::MachineInstr &amp; MI, llvm::Register DescribedReg, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL24describeMOVrrLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL24describeMOVrrLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE">describeMOVrrLoadedValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="979MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="979MI" data-ref-filename="979MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="980DescribedReg" title='DescribedReg' data-type='llvm::Register' data-ref="980DescribedReg" data-ref-filename="980DescribedReg">DescribedReg</dfn>,</td></tr>
<tr><th id="8370">8370</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="981TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="981TRI" data-ref-filename="981TRI">TRI</dfn>) {</td></tr>
<tr><th id="8371">8371</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="982DestReg" title='DestReg' data-type='llvm::Register' data-ref="982DestReg" data-ref-filename="982DestReg">DestReg</dfn> = <a class="local col9 ref" href="#979MI" title='MI' data-ref="979MI" data-ref-filename="979MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="8372">8372</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="983SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="983SrcReg" data-ref-filename="983SrcReg">SrcReg</dfn> = <a class="local col9 ref" href="#979MI" title='MI' data-ref="979MI" data-ref-filename="979MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="8373">8373</th><td></td></tr>
<tr><th id="8374">8374</th><td>  <em>auto</em> <dfn class="local col4 decl" id="984Expr" title='Expr' data-type='llvm::DIExpression *' data-ref="984Expr" data-ref-filename="984Expr">Expr</dfn> = <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a>::<a class="ref fn" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#2577" title='llvm::DIExpression::get' data-ref="_ZN4llvm12DIExpression3getERNS_11LLVMContextENS_8ArrayRefImEE" data-ref-filename="_ZN4llvm12DIExpression3getERNS_11LLVMContextENS_8ArrayRefImEE">get</a>(<span class='refarg'><a class="local col9 ref" href="#979MI" title='MI' data-ref="979MI" data-ref-filename="979MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>});</td></tr>
<tr><th id="8375">8375</th><td></td></tr>
<tr><th id="8376">8376</th><td>  <i>// If the described register is the destination, just return the source.</i></td></tr>
<tr><th id="8377">8377</th><td>  <b>if</b> (<a class="local col2 ref" href="#982DestReg" title='DestReg' data-ref="982DestReg" data-ref-filename="982DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col0 ref" href="#980DescribedReg" title='DescribedReg' data-ref="980DescribedReg" data-ref-filename="980DescribedReg">DescribedReg</a>)</td></tr>
<tr><th id="8378">8378</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#983SrcReg" title='SrcReg' data-ref="983SrcReg" data-ref-filename="983SrcReg">SrcReg</a>, <b>false</b>), <a class="local col4 ref" href="#984Expr" title='Expr' data-ref="984Expr" data-ref-filename="984Expr">Expr</a>);</td></tr>
<tr><th id="8379">8379</th><td></td></tr>
<tr><th id="8380">8380</th><td>  <i>// If the described register is a sub-register of the destination register,</i></td></tr>
<tr><th id="8381">8381</th><td><i>  // then pick out the source register's corresponding sub-register.</i></td></tr>
<tr><th id="8382">8382</th><td>  <b>if</b> (<em>unsigned</em> <dfn class="local col5 decl" id="985SubRegIdx" title='SubRegIdx' data-type='unsigned int' data-ref="985SubRegIdx" data-ref-filename="985SubRegIdx"><a class="local col5 ref" href="#985SubRegIdx" title='SubRegIdx' data-ref="985SubRegIdx" data-ref-filename="985SubRegIdx">SubRegIdx</a></dfn> = <a class="local col1 ref" href="#981TRI" title='TRI' data-ref="981TRI" data-ref-filename="981TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::getSubRegIndex' data-ref="_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getSubRegIndexENS_10MCRegisterES1_">getSubRegIndex</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#982DestReg" title='DestReg' data-ref="982DestReg" data-ref-filename="982DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#980DescribedReg" title='DescribedReg' data-ref="980DescribedReg" data-ref-filename="980DescribedReg">DescribedReg</a>)) {</td></tr>
<tr><th id="8383">8383</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="986SrcSubReg" title='SrcSubReg' data-type='llvm::Register' data-ref="986SrcSubReg" data-ref-filename="986SrcSubReg">SrcSubReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#981TRI" title='TRI' data-ref="981TRI" data-ref-filename="981TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#983SrcReg" title='SrcReg' data-ref="983SrcReg" data-ref-filename="983SrcReg">SrcReg</a>, <a class="local col5 ref" href="#985SubRegIdx" title='SubRegIdx' data-ref="985SubRegIdx" data-ref-filename="985SubRegIdx">SubRegIdx</a>);</td></tr>
<tr><th id="8384">8384</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#986SrcSubReg" title='SrcSubReg' data-ref="986SrcSubReg" data-ref-filename="986SrcSubReg">SrcSubReg</a>, <b>false</b>), <a class="local col4 ref" href="#984Expr" title='Expr' data-ref="984Expr" data-ref-filename="984Expr">Expr</a>);</td></tr>
<tr><th id="8385">8385</th><td>  }</td></tr>
<tr><th id="8386">8386</th><td></td></tr>
<tr><th id="8387">8387</th><td>  <i>// The remaining case to consider is when the described register is a</i></td></tr>
<tr><th id="8388">8388</th><td><i>  // super-register of the destination register. MOV8rr and MOV16rr does not</i></td></tr>
<tr><th id="8389">8389</th><td><i>  // write to any of the other bytes in the register, meaning that we'd have to</i></td></tr>
<tr><th id="8390">8390</th><td><i>  // describe the value using a combination of the source register and the</i></td></tr>
<tr><th id="8391">8391</th><td><i>  // non-overlapping bits in the described register, which is not currently</i></td></tr>
<tr><th id="8392">8392</th><td><i>  // possible.</i></td></tr>
<tr><th id="8393">8393</th><td>  <b>if</b> (<a class="local col9 ref" href="#979MI" title='MI' data-ref="979MI" data-ref-filename="979MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rr" title='llvm::X86::MOV8rr' data-ref="llvm::X86::MOV8rr" data-ref-filename="llvm..X86..MOV8rr">MOV8rr</a> || <a class="local col9 ref" href="#979MI" title='MI' data-ref="979MI" data-ref-filename="979MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rr" title='llvm::X86::MOV16rr' data-ref="llvm::X86::MOV16rr" data-ref-filename="llvm..X86..MOV16rr">MOV16rr</a> ||</td></tr>
<tr><th id="8394">8394</th><td>      !<a class="local col1 ref" href="#981TRI" title='TRI' data-ref="981TRI" data-ref-filename="981TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSuperRegisterENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSuperRegister' data-ref="_ZNK4llvm14MCRegisterInfo15isSuperRegisterENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSuperRegisterENS_10MCRegisterES1_">isSuperRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col2 ref" href="#982DestReg" title='DestReg' data-ref="982DestReg" data-ref-filename="982DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col0 ref" href="#980DescribedReg" title='DescribedReg' data-ref="980DescribedReg" data-ref-filename="980DescribedReg">DescribedReg</a>))</td></tr>
<tr><th id="8395">8395</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="8396">8396</th><td></td></tr>
<tr><th id="8397">8397</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOpcode() == X86::MOV32rr &amp;&amp; <q>"Unexpected super-register case"</q>);</td></tr>
<tr><th id="8398">8398</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#983SrcReg" title='SrcReg' data-ref="983SrcReg" data-ref-filename="983SrcReg">SrcReg</a>, <b>false</b>), <a class="local col4 ref" href="#984Expr" title='Expr' data-ref="984Expr" data-ref-filename="984Expr">Expr</a>);</td></tr>
<tr><th id="8399">8399</th><td>}</td></tr>
<tr><th id="8400">8400</th><td></td></tr>
<tr><th id="8401">8401</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a>&gt;</td></tr>
<tr><th id="8402">8402</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::X86InstrInfo::describeLoadedValue' data-ref="_ZNK4llvm12X86InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm12X86InstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="987MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="987MI" data-ref-filename="987MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="988Reg" title='Reg' data-type='llvm::Register' data-ref="988Reg" data-ref-filename="988Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="8403">8403</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="989Op" title='Op' data-type='const llvm::MachineOperand *' data-ref="989Op" data-ref-filename="989Op">Op</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="8404">8404</th><td>  <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a> *<dfn class="local col0 decl" id="990Expr" title='Expr' data-type='llvm::DIExpression *' data-ref="990Expr" data-ref-filename="990Expr">Expr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="8405">8405</th><td></td></tr>
<tr><th id="8406">8406</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="991TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="991TRI" data-ref-filename="991TRI">TRI</dfn> = &amp;<a class="member fn" href="X86InstrInfo.h.html#_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="8407">8407</th><td></td></tr>
<tr><th id="8408">8408</th><td>  <b>switch</b> (<a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="8409">8409</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA32r" title='llvm::X86::LEA32r' data-ref="llvm::X86::LEA32r" data-ref-filename="llvm..X86..LEA32r">LEA32r</a>:</td></tr>
<tr><th id="8410">8410</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a>:</td></tr>
<tr><th id="8411">8411</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64_32r" title='llvm::X86::LEA64_32r' data-ref="llvm::X86::LEA64_32r" data-ref-filename="llvm..X86..LEA64_32r">LEA64_32r</a>: {</td></tr>
<tr><th id="8412">8412</th><td>    <i>// We may need to describe a 64-bit parameter with a 32-bit LEA.</i></td></tr>
<tr><th id="8413">8413</th><td>    <b>if</b> (!<a class="local col1 ref" href="#991TRI" title='TRI' data-ref="991TRI" data-ref-filename="991TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSuperRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_">isSuperRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#988Reg" title='Reg' data-ref="988Reg" data-ref-filename="988Reg">Reg</a>))</td></tr>
<tr><th id="8414">8414</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="8415">8415</th><td></td></tr>
<tr><th id="8416">8416</th><td>    <i>// Operand 4 could be global address. For now we do not support</i></td></tr>
<tr><th id="8417">8417</th><td><i>    // such situation.</i></td></tr>
<tr><th id="8418">8418</th><td>    <b>if</b> (!<a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || !<a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="8419">8419</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="8420">8420</th><td></td></tr>
<tr><th id="8421">8421</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="992Op1" title='Op1' data-type='const llvm::MachineOperand &amp;' data-ref="992Op1" data-ref-filename="992Op1">Op1</dfn> = <a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="8422">8422</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="993Op2" title='Op2' data-type='const llvm::MachineOperand &amp;' data-ref="993Op2" data-ref-filename="993Op2">Op2</dfn> = <a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="8423">8423</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op2.isReg() &amp;&amp; (Op2.getReg() == X86::NoRegister ||</td></tr>
<tr><th id="8424">8424</th><td>                           Register::isPhysicalRegister(Op2.getReg())));</td></tr>
<tr><th id="8425">8425</th><td></td></tr>
<tr><th id="8426">8426</th><td>    <i>// Omit situations like:</i></td></tr>
<tr><th id="8427">8427</th><td><i>    // %rsi = lea %rsi, 4, ...</i></td></tr>
<tr><th id="8428">8428</th><td>    <b>if</b> ((<a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="8429">8429</th><td>        <a class="local col3 ref" href="#993Op2" title='Op2' data-ref="993Op2" data-ref-filename="993Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="8430">8430</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="8431">8431</th><td>    <b>else</b> <b>if</b> ((<a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a> &amp;&amp;</td></tr>
<tr><th id="8432">8432</th><td>              <a class="local col1 ref" href="#991TRI" title='TRI' data-ref="991TRI" data-ref-filename="991TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) ||</td></tr>
<tr><th id="8433">8433</th><td>             (<a class="local col3 ref" href="#993Op2" title='Op2' data-ref="993Op2" data-ref-filename="993Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a> &amp;&amp;</td></tr>
<tr><th id="8434">8434</th><td>              <a class="local col1 ref" href="#991TRI" title='TRI' data-ref="991TRI" data-ref-filename="991TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="local col3 ref" href="#993Op2" title='Op2' data-ref="993Op2" data-ref-filename="993Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="8435">8435</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="8436">8436</th><td></td></tr>
<tr><th id="8437">8437</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="994Coef" title='Coef' data-type='int64_t' data-ref="994Coef" data-ref-filename="994Coef">Coef</dfn> = <a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="8438">8438</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="995Offset" title='Offset' data-type='int64_t' data-ref="995Offset" data-ref-filename="995Offset">Offset</dfn> = <a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="8439">8439</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="996Ops" title='Ops' data-type='SmallVector&lt;uint64_t, 8&gt;' data-ref="996Ops" data-ref-filename="996Ops">Ops</dfn>;</td></tr>
<tr><th id="8440">8440</th><td></td></tr>
<tr><th id="8441">8441</th><td>    <b>if</b> ((<a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>)) {</td></tr>
<tr><th id="8442">8442</th><td>      <a class="local col9 ref" href="#989Op" title='Op' data-ref="989Op" data-ref-filename="989Op">Op</a> = &amp;<a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>;</td></tr>
<tr><th id="8443">8443</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="8444">8444</th><td>      <a class="local col9 ref" href="#989Op" title='Op' data-ref="989Op" data-ref-filename="989Op">Op</a> = &amp;<a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>;</td></tr>
<tr><th id="8445">8445</th><td></td></tr>
<tr><th id="8446">8446</th><td>    <b>if</b> (<a class="local col9 ref" href="#989Op" title='Op' data-ref="989Op" data-ref-filename="989Op">Op</a> &amp;&amp; <a class="local col9 ref" href="#989Op" title='Op' data-ref="989Op" data-ref-filename="989Op">Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#989Op" title='Op' data-ref="989Op" data-ref-filename="989Op">Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col3 ref" href="#993Op2" title='Op2' data-ref="993Op2" data-ref-filename="993Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() &amp;&amp; <a class="local col4 ref" href="#994Coef" title='Coef' data-ref="994Coef" data-ref-filename="994Coef">Coef</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="8447">8447</th><td>      <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#509" title='llvm::dwarf::DW_OP_constu' data-ref="llvm::dwarf::DW_OP_constu" data-ref-filename="llvm..dwarf..DW_OP_constu">DW_OP_constu</a>);</td></tr>
<tr><th id="8448">8448</th><td>      <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#994Coef" title='Coef' data-ref="994Coef" data-ref-filename="994Coef">Coef</a> + <var>1</var>);</td></tr>
<tr><th id="8449">8449</th><td>      <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#523" title='llvm::dwarf::DW_OP_mul' data-ref="llvm::dwarf::DW_OP_mul" data-ref-filename="llvm..dwarf..DW_OP_mul">DW_OP_mul</a>);</td></tr>
<tr><th id="8450">8450</th><td>    } <b>else</b> {</td></tr>
<tr><th id="8451">8451</th><td>      <b>if</b> (<a class="local col9 ref" href="#989Op" title='Op' data-ref="989Op" data-ref-filename="989Op">Op</a> &amp;&amp; <a class="local col3 ref" href="#993Op2" title='Op2' data-ref="993Op2" data-ref-filename="993Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="8452">8452</th><td>        <em>int</em> <dfn class="local col7 decl" id="997dwarfReg" title='dwarfReg' data-type='int' data-ref="997dwarfReg" data-ref-filename="997dwarfReg">dwarfReg</dfn> = <a class="local col1 ref" href="#991TRI" title='TRI' data-ref="991TRI" data-ref-filename="991TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" title='llvm::MCRegisterInfo::getDwarfRegNum' data-ref="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb" data-ref-filename="_ZNK4llvm14MCRegisterInfo14getDwarfRegNumENS_10MCRegisterEb">getDwarfRegNum</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#993Op2" title='Op2' data-ref="993Op2" data-ref-filename="993Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <b>false</b>);</td></tr>
<tr><th id="8453">8453</th><td>        <b>if</b> (<a class="local col7 ref" href="#997dwarfReg" title='dwarfReg' data-ref="997dwarfReg" data-ref-filename="997dwarfReg">dwarfReg</a> &lt; <var>0</var>)</td></tr>
<tr><th id="8454">8454</th><td>          <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="8455">8455</th><td>        <b>else</b> <b>if</b> (<a class="local col7 ref" href="#997dwarfReg" title='dwarfReg' data-ref="997dwarfReg" data-ref-filename="997dwarfReg">dwarfReg</a> &lt; <var>32</var>) {</td></tr>
<tr><th id="8456">8456</th><td>          <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#605" title='llvm::dwarf::DW_OP_breg0' data-ref="llvm::dwarf::DW_OP_breg0" data-ref-filename="llvm..dwarf..DW_OP_breg0">DW_OP_breg0</a> + <a class="local col7 ref" href="#997dwarfReg" title='dwarfReg' data-ref="997dwarfReg" data-ref-filename="997dwarfReg">dwarfReg</a>);</td></tr>
<tr><th id="8457">8457</th><td>          <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<var>0</var>);</td></tr>
<tr><th id="8458">8458</th><td>        } <b>else</b> {</td></tr>
<tr><th id="8459">8459</th><td>          <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#639" title='llvm::dwarf::DW_OP_bregx' data-ref="llvm::dwarf::DW_OP_bregx" data-ref-filename="llvm..dwarf..DW_OP_bregx">DW_OP_bregx</a>);</td></tr>
<tr><th id="8460">8460</th><td>          <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col7 ref" href="#997dwarfReg" title='dwarfReg' data-ref="997dwarfReg" data-ref-filename="997dwarfReg">dwarfReg</a>);</td></tr>
<tr><th id="8461">8461</th><td>          <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<var>0</var>);</td></tr>
<tr><th id="8462">8462</th><td>        }</td></tr>
<tr><th id="8463">8463</th><td>      } <b>else</b> <b>if</b> (!<a class="local col9 ref" href="#989Op" title='Op' data-ref="989Op" data-ref-filename="989Op">Op</a>) {</td></tr>
<tr><th id="8464">8464</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op2.getReg() != X86::NoRegister);</td></tr>
<tr><th id="8465">8465</th><td>        <a class="local col9 ref" href="#989Op" title='Op' data-ref="989Op" data-ref-filename="989Op">Op</a> = &amp;<a class="local col3 ref" href="#993Op2" title='Op2' data-ref="993Op2" data-ref-filename="993Op2">Op2</a>;</td></tr>
<tr><th id="8466">8466</th><td>      }</td></tr>
<tr><th id="8467">8467</th><td></td></tr>
<tr><th id="8468">8468</th><td>      <b>if</b> (<a class="local col4 ref" href="#994Coef" title='Coef' data-ref="994Coef" data-ref-filename="994Coef">Coef</a> &gt; <var>1</var>) {</td></tr>
<tr><th id="8469">8469</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op2.getReg() != X86::NoRegister);</td></tr>
<tr><th id="8470">8470</th><td>        <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#509" title='llvm::dwarf::DW_OP_constu' data-ref="llvm::dwarf::DW_OP_constu" data-ref-filename="llvm..dwarf..DW_OP_constu">DW_OP_constu</a>);</td></tr>
<tr><th id="8471">8471</th><td>        <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#994Coef" title='Coef' data-ref="994Coef" data-ref-filename="994Coef">Coef</a>);</td></tr>
<tr><th id="8472">8472</th><td>        <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#523" title='llvm::dwarf::DW_OP_mul' data-ref="llvm::dwarf::DW_OP_mul" data-ref-filename="llvm..dwarf..DW_OP_mul">DW_OP_mul</a>);</td></tr>
<tr><th id="8473">8473</th><td>      }</td></tr>
<tr><th id="8474">8474</th><td></td></tr>
<tr><th id="8475">8475</th><td>      <b>if</b> (((<a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>) || <a class="local col2 ref" href="#992Op1" title='Op1' data-ref="992Op1" data-ref-filename="992Op1">Op1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) &amp;&amp;</td></tr>
<tr><th id="8476">8476</th><td>          <a class="local col3 ref" href="#993Op2" title='Op2' data-ref="993Op2" data-ref-filename="993Op2">Op2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::NoRegister" title='llvm::X86::NoRegister' data-ref="llvm::X86::NoRegister" data-ref-filename="llvm..X86..NoRegister">NoRegister</a>) {</td></tr>
<tr><th id="8477">8477</th><td>        <a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">dwarf::</span><a class="enum" href="../../../include/llvm/BinaryFormat/Dwarf.def.html#527" title='llvm::dwarf::DW_OP_plus' data-ref="llvm::dwarf::DW_OP_plus" data-ref-filename="llvm..dwarf..DW_OP_plus">DW_OP_plus</a>);</td></tr>
<tr><th id="8478">8478</th><td>      }</td></tr>
<tr><th id="8479">8479</th><td>    }</td></tr>
<tr><th id="8480">8480</th><td></td></tr>
<tr><th id="8481">8481</th><td>    <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a>::<a class="ref fn" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZN4llvm12DIExpression12appendOffsetERNS_15SmallVectorImplImEEl" title='llvm::DIExpression::appendOffset' data-ref="_ZN4llvm12DIExpression12appendOffsetERNS_15SmallVectorImplImEEl" data-ref-filename="_ZN4llvm12DIExpression12appendOffsetERNS_15SmallVectorImplImEEl">appendOffset</a>(<span class='refarg'><a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a></span>, <a class="local col5 ref" href="#995Offset" title='Offset' data-ref="995Offset" data-ref-filename="995Offset">Offset</a>);</td></tr>
<tr><th id="8482">8482</th><td>    <a class="local col0 ref" href="#990Expr" title='Expr' data-ref="990Expr" data-ref-filename="990Expr">Expr</a> = <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a>::<a class="ref fn" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#2577" title='llvm::DIExpression::get' data-ref="_ZN4llvm12DIExpression3getERNS_11LLVMContextENS_8ArrayRefImEE" data-ref-filename="_ZN4llvm12DIExpression3getERNS_11LLVMContextENS_8ArrayRefImEE">get</a>(<span class='refarg'><a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col6 ref" href="#996Ops" title='Ops' data-ref="996Ops" data-ref-filename="996Ops">Ops</a>);</td></tr>
<tr><th id="8483">8483</th><td></td></tr>
<tr><th id="8484">8484</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKT_OTL0__" data-ref-filename="_ZNSt4pairC1ERKT_OTL0__">(</span>*<a class="local col9 ref" href="#989Op" title='Op' data-ref="989Op" data-ref-filename="989Op">Op</a>, <a class="local col0 ref" href="#990Expr" title='Expr' data-ref="990Expr" data-ref-filename="990Expr">Expr</a>);;</td></tr>
<tr><th id="8485">8485</th><td>  }</td></tr>
<tr><th id="8486">8486</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8ri" title='llvm::X86::MOV8ri' data-ref="llvm::X86::MOV8ri" data-ref-filename="llvm..X86..MOV8ri">MOV8ri</a>:</td></tr>
<tr><th id="8487">8487</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16ri" title='llvm::X86::MOV16ri' data-ref="llvm::X86::MOV16ri" data-ref-filename="llvm..X86..MOV16ri">MOV16ri</a>:</td></tr>
<tr><th id="8488">8488</th><td>    <i>// TODO: Handle MOV8ri and MOV16ri.</i></td></tr>
<tr><th id="8489">8489</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="8490">8490</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32ri" title='llvm::X86::MOV32ri' data-ref="llvm::X86::MOV32ri" data-ref-filename="llvm..X86..MOV32ri">MOV32ri</a>:</td></tr>
<tr><th id="8491">8491</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ri" title='llvm::X86::MOV64ri' data-ref="llvm::X86::MOV64ri" data-ref-filename="llvm..X86..MOV64ri">MOV64ri</a>:</td></tr>
<tr><th id="8492">8492</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ri32" title='llvm::X86::MOV64ri32' data-ref="llvm::X86::MOV64ri32" data-ref-filename="llvm..X86..MOV64ri32">MOV64ri32</a>:</td></tr>
<tr><th id="8493">8493</th><td>    <i>// MOV32ri may be used for producing zero-extended 32-bit immediates in</i></td></tr>
<tr><th id="8494">8494</th><td><i>    // 64-bit parameters, so we need to consider super-registers.</i></td></tr>
<tr><th id="8495">8495</th><td>    <b>if</b> (!<a class="local col1 ref" href="#991TRI" title='TRI' data-ref="991TRI" data-ref-filename="991TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSuperRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_">isSuperRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#988Reg" title='Reg' data-ref="988Reg" data-ref-filename="988Reg">Reg</a>))</td></tr>
<tr><th id="8496">8496</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="8497">8497</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKT_OTL0__" data-ref-filename="_ZNSt4pairC1ERKT_OTL0__">(</span><a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col0 ref" href="#990Expr" title='Expr' data-ref="990Expr" data-ref-filename="990Expr">Expr</a>);</td></tr>
<tr><th id="8498">8498</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV8rr" title='llvm::X86::MOV8rr' data-ref="llvm::X86::MOV8rr" data-ref-filename="llvm..X86..MOV8rr">MOV8rr</a>:</td></tr>
<tr><th id="8499">8499</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV16rr" title='llvm::X86::MOV16rr' data-ref="llvm::X86::MOV16rr" data-ref-filename="llvm..X86..MOV16rr">MOV16rr</a>:</td></tr>
<tr><th id="8500">8500</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV32rr" title='llvm::X86::MOV32rr' data-ref="llvm::X86::MOV32rr" data-ref-filename="llvm..X86..MOV32rr">MOV32rr</a>:</td></tr>
<tr><th id="8501">8501</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64rr" title='llvm::X86::MOV64rr' data-ref="llvm::X86::MOV64rr" data-ref-filename="llvm..X86..MOV64rr">MOV64rr</a>:</td></tr>
<tr><th id="8502">8502</th><td>    <b>return</b> <a class="tu ref fn" href="#_ZL24describeMOVrrLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE" title='describeMOVrrLoadedValue' data-use='c' data-ref="_ZL24describeMOVrrLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL24describeMOVrrLoadedValueRKN4llvm12MachineInstrENS_8RegisterEPKNS_18TargetRegisterInfoE">describeMOVrrLoadedValue</a>(<a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#988Reg" title='Reg' data-ref="988Reg" data-ref-filename="988Reg">Reg</a>, <a class="local col1 ref" href="#991TRI" title='TRI' data-ref="991TRI" data-ref-filename="991TRI">TRI</a>);</td></tr>
<tr><th id="8503">8503</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::XOR32rr" title='llvm::X86::XOR32rr' data-ref="llvm::X86::XOR32rr" data-ref-filename="llvm..X86..XOR32rr">XOR32rr</a>: {</td></tr>
<tr><th id="8504">8504</th><td>    <i>// 64-bit parameters are zero-materialized using XOR32rr, so also consider</i></td></tr>
<tr><th id="8505">8505</th><td><i>    // super-registers.</i></td></tr>
<tr><th id="8506">8506</th><td>    <b>if</b> (!<a class="local col1 ref" href="#991TRI" title='TRI' data-ref="991TRI" data-ref-filename="991TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSuperRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo17isSuperRegisterEqENS_10MCRegisterES1_">isSuperRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#988Reg" title='Reg' data-ref="988Reg" data-ref-filename="988Reg">Reg</a>))</td></tr>
<tr><th id="8507">8507</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="8508">8508</th><td>    <b>if</b> (<a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="8509">8509</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOTL0__OTL0_0_" data-ref-filename="_ZNSt4pairC1EOTL0__OTL0_0_">(</span><a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>), <a class="local col0 ref" href="#990Expr" title='Expr' data-ref="990Expr" data-ref-filename="990Expr">Expr</a>);</td></tr>
<tr><th id="8510">8510</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="8511">8511</th><td>  }</td></tr>
<tr><th id="8512">8512</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVSX64rr32" title='llvm::X86::MOVSX64rr32' data-ref="llvm::X86::MOVSX64rr32" data-ref-filename="llvm..X86..MOVSX64rr32">MOVSX64rr32</a>: {</td></tr>
<tr><th id="8513">8513</th><td>    <i>// We may need to describe the lower 32 bits of the MOVSX; for example, in</i></td></tr>
<tr><th id="8514">8514</th><td><i>    // cases like this:</i></td></tr>
<tr><th id="8515">8515</th><td><i>    //</i></td></tr>
<tr><th id="8516">8516</th><td><i>    //  $ebx = [...]</i></td></tr>
<tr><th id="8517">8517</th><td><i>    //  $rdi = MOVSX64rr32 $ebx</i></td></tr>
<tr><th id="8518">8518</th><td><i>    //  $esi = MOV32rr $edi</i></td></tr>
<tr><th id="8519">8519</th><td>    <b>if</b> (!<a class="local col1 ref" href="#991TRI" title='TRI' data-ref="991TRI" data-ref-filename="991TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" title='llvm::MCRegisterInfo::isSubRegisterEq' data-ref="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_" data-ref-filename="_ZNK4llvm14MCRegisterInfo15isSubRegisterEqENS_10MCRegisterES1_">isSubRegisterEq</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#988Reg" title='Reg' data-ref="988Reg" data-ref-filename="988Reg">Reg</a>))</td></tr>
<tr><th id="8520">8520</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1ENS_8NoneTypeE" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1ENS_8NoneTypeE" data-ref-filename="_ZN4llvm8OptionalC1ENS_8NoneTypeE"></a><a class="ref" href="../../../include/llvm/ADT/None.h.html#llvm::None" title='llvm::None' data-ref="llvm::None" data-ref-filename="llvm..None">None</a>;</td></tr>
<tr><th id="8521">8521</th><td></td></tr>
<tr><th id="8522">8522</th><td>    <a class="local col0 ref" href="#990Expr" title='Expr' data-ref="990Expr" data-ref-filename="990Expr">Expr</a> = <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a>::<a class="ref fn" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#2577" title='llvm::DIExpression::get' data-ref="_ZN4llvm12DIExpression3getERNS_11LLVMContextENS_8ArrayRefImEE" data-ref-filename="_ZN4llvm12DIExpression3getERNS_11LLVMContextENS_8ArrayRefImEE">get</a>(<span class='refarg'><a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZNK4llvm12MachineInstr5getMFEv" data-ref-filename="_ZNK4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>, <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1Ev" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1Ev" data-ref-filename="_ZN4llvm8ArrayRefC1Ev">{</a>});</td></tr>
<tr><th id="8523">8523</th><td></td></tr>
<tr><th id="8524">8524</th><td>    <i>// If the described register is the destination register we need to</i></td></tr>
<tr><th id="8525">8525</th><td><i>    // sign-extend the source register from 32 bits. The other case we handle</i></td></tr>
<tr><th id="8526">8526</th><td><i>    // is when the described register is the 32-bit sub-register of the</i></td></tr>
<tr><th id="8527">8527</th><td><i>    // destination register, in case we just need to return the source</i></td></tr>
<tr><th id="8528">8528</th><td><i>    // register.</i></td></tr>
<tr><th id="8529">8529</th><td>    <b>if</b> (<a class="local col8 ref" href="#988Reg" title='Reg' data-ref="988Reg" data-ref-filename="988Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="8530">8530</th><td>      <a class="local col0 ref" href="#990Expr" title='Expr' data-ref="990Expr" data-ref-filename="990Expr">Expr</a> = <a class="type" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#llvm::DIExpression" title='llvm::DIExpression' data-ref="llvm::DIExpression" data-ref-filename="llvm..DIExpression">DIExpression</a>::<a class="ref fn" href="../../../include/llvm/IR/DebugInfoMetadata.h.html#_ZN4llvm12DIExpression9appendExtEPKS0_jjb" title='llvm::DIExpression::appendExt' data-ref="_ZN4llvm12DIExpression9appendExtEPKS0_jjb" data-ref-filename="_ZN4llvm12DIExpression9appendExtEPKS0_jjb">appendExt</a>(<a class="local col0 ref" href="#990Expr" title='Expr' data-ref="990Expr" data-ref-filename="990Expr">Expr</a>, <var>32</var>, <var>64</var>, <b>true</b>);</td></tr>
<tr><th id="8531">8531</th><td>    <b>else</b></td></tr>
<tr><th id="8532">8532</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(X86MCRegisterClasses[X86::GR32RegClassID].contains(Reg) &amp;&amp;</td></tr>
<tr><th id="8533">8533</th><td>             <q>"Unhandled sub-register case for MOVSX64rr32"</q>);</td></tr>
<tr><th id="8534">8534</th><td></td></tr>
<tr><th id="8535">8535</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="typedef" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::ParamLoadedValue" title='llvm::ParamLoadedValue' data-type='std::pair&lt;MachineOperand, DIExpression *&gt;' data-ref="llvm::ParamLoadedValue" data-ref-filename="llvm..ParamLoadedValue">ParamLoadedValue</a><span class='ref fn' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1ERKT_OTL0__" data-ref-filename="_ZNSt4pairC1ERKT_OTL0__">(</span><a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col0 ref" href="#990Expr" title='Expr' data-ref="990Expr" data-ref-filename="990Expr">Expr</a>);</td></tr>
<tr><th id="8536">8536</th><td>  }</td></tr>
<tr><th id="8537">8537</th><td>  <b>default</b>:</td></tr>
<tr><th id="8538">8538</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MI.isMoveImmediate() &amp;&amp; <q>"Unexpected MoveImm instruction"</q>);</td></tr>
<tr><th id="8539">8539</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" title='llvm::TargetInstrInfo::describeLoadedValue' data-ref="_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE" data-ref-filename="_ZNK4llvm15TargetInstrInfo19describeLoadedValueERKNS_12MachineInstrENS_8RegisterE">describeLoadedValue</a>(<a class="local col7 ref" href="#987MI" title='MI' data-ref="987MI" data-ref-filename="987MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#988Reg" title='Reg' data-ref="988Reg" data-ref-filename="988Reg">Reg</a>);</td></tr>
<tr><th id="8540">8540</th><td>  }</td></tr>
<tr><th id="8541">8541</th><td>}</td></tr>
<tr><th id="8542">8542</th><td></td></tr>
<tr><th id="8543">8543</th><td><i class="doc">/// This is an architecture-specific helper function of reassociateOps.</i></td></tr>
<tr><th id="8544">8544</th><td><i class="doc">/// Set special operand attributes for new instructions after reassociation.</i></td></tr>
<tr><th id="8545">8545</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_" title='llvm::X86InstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12X86InstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_" data-ref-filename="_ZNK4llvm12X86InstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_">setSpecialOperandAttr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="998OldMI1" title='OldMI1' data-type='llvm::MachineInstr &amp;' data-ref="998OldMI1" data-ref-filename="998OldMI1">OldMI1</dfn>,</td></tr>
<tr><th id="8546">8546</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="999OldMI2" title='OldMI2' data-type='llvm::MachineInstr &amp;' data-ref="999OldMI2" data-ref-filename="999OldMI2">OldMI2</dfn>,</td></tr>
<tr><th id="8547">8547</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="1000NewMI1" title='NewMI1' data-type='llvm::MachineInstr &amp;' data-ref="1000NewMI1" data-ref-filename="1000NewMI1">NewMI1</dfn>,</td></tr>
<tr><th id="8548">8548</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1001NewMI2" title='NewMI2' data-type='llvm::MachineInstr &amp;' data-ref="1001NewMI2" data-ref-filename="1001NewMI2">NewMI2</dfn>) <em>const</em> {</td></tr>
<tr><th id="8549">8549</th><td>  <i>// Propagate FP flags from the original instructions.</i></td></tr>
<tr><th id="8550">8550</th><td><i>  // But clear poison-generating flags because those may not be valid now.</i></td></tr>
<tr><th id="8551">8551</th><td><i>  // TODO: There should be a helper function for copying only fast-math-flags.</i></td></tr>
<tr><th id="8552">8552</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="1002IntersectedFlags" title='IntersectedFlags' data-type='uint16_t' data-ref="1002IntersectedFlags" data-ref-filename="1002IntersectedFlags">IntersectedFlags</dfn> = <a class="local col8 ref" href="#998OldMI1" title='OldMI1' data-ref="998OldMI1" data-ref-filename="998OldMI1">OldMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>() &amp; <a class="local col9 ref" href="#999OldMI2" title='OldMI2' data-ref="999OldMI2" data-ref-filename="999OldMI2">OldMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="8553">8553</th><td>  <a class="local col0 ref" href="#1000NewMI1" title='NewMI1' data-ref="1000NewMI1" data-ref-filename="1000NewMI1">NewMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8setFlagsEj" title='llvm::MachineInstr::setFlags' data-ref="_ZN4llvm12MachineInstr8setFlagsEj" data-ref-filename="_ZN4llvm12MachineInstr8setFlagsEj">setFlags</a>(<a class="local col2 ref" href="#1002IntersectedFlags" title='IntersectedFlags' data-ref="1002IntersectedFlags" data-ref-filename="1002IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="8554">8554</th><td>  <a class="local col0 ref" href="#1000NewMI1" title='NewMI1' data-ref="1000NewMI1" data-ref-filename="1000NewMI1">NewMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoSWrap" title='llvm::MachineInstr::NoSWrap' data-ref="llvm::MachineInstr::NoSWrap" data-ref-filename="llvm..MachineInstr..NoSWrap">NoSWrap</a>);</td></tr>
<tr><th id="8555">8555</th><td>  <a class="local col0 ref" href="#1000NewMI1" title='NewMI1' data-ref="1000NewMI1" data-ref-filename="1000NewMI1">NewMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoUWrap" title='llvm::MachineInstr::NoUWrap' data-ref="llvm::MachineInstr::NoUWrap" data-ref-filename="llvm..MachineInstr..NoUWrap">NoUWrap</a>);</td></tr>
<tr><th id="8556">8556</th><td>  <a class="local col0 ref" href="#1000NewMI1" title='NewMI1' data-ref="1000NewMI1" data-ref-filename="1000NewMI1">NewMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::IsExact" title='llvm::MachineInstr::IsExact' data-ref="llvm::MachineInstr::IsExact" data-ref-filename="llvm..MachineInstr..IsExact">IsExact</a>);</td></tr>
<tr><th id="8557">8557</th><td></td></tr>
<tr><th id="8558">8558</th><td>  <a class="local col1 ref" href="#1001NewMI2" title='NewMI2' data-ref="1001NewMI2" data-ref-filename="1001NewMI2">NewMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8setFlagsEj" title='llvm::MachineInstr::setFlags' data-ref="_ZN4llvm12MachineInstr8setFlagsEj" data-ref-filename="_ZN4llvm12MachineInstr8setFlagsEj">setFlags</a>(<a class="local col2 ref" href="#1002IntersectedFlags" title='IntersectedFlags' data-ref="1002IntersectedFlags" data-ref-filename="1002IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="8559">8559</th><td>  <a class="local col1 ref" href="#1001NewMI2" title='NewMI2' data-ref="1001NewMI2" data-ref-filename="1001NewMI2">NewMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoSWrap" title='llvm::MachineInstr::NoSWrap' data-ref="llvm::MachineInstr::NoSWrap" data-ref-filename="llvm..MachineInstr..NoSWrap">NoSWrap</a>);</td></tr>
<tr><th id="8560">8560</th><td>  <a class="local col1 ref" href="#1001NewMI2" title='NewMI2' data-ref="1001NewMI2" data-ref-filename="1001NewMI2">NewMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoUWrap" title='llvm::MachineInstr::NoUWrap' data-ref="llvm::MachineInstr::NoUWrap" data-ref-filename="llvm..MachineInstr..NoUWrap">NoUWrap</a>);</td></tr>
<tr><th id="8561">8561</th><td>  <a class="local col1 ref" href="#1001NewMI2" title='NewMI2' data-ref="1001NewMI2" data-ref-filename="1001NewMI2">NewMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::IsExact" title='llvm::MachineInstr::IsExact' data-ref="llvm::MachineInstr::IsExact" data-ref-filename="llvm..MachineInstr..IsExact">IsExact</a>);</td></tr>
<tr><th id="8562">8562</th><td></td></tr>
<tr><th id="8563">8563</th><td>  <i>// Integer instructions may define an implicit EFLAGS dest register operand.</i></td></tr>
<tr><th id="8564">8564</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col3 decl" id="1003OldFlagDef1" title='OldFlagDef1' data-type='llvm::MachineOperand *' data-ref="1003OldFlagDef1" data-ref-filename="1003OldFlagDef1">OldFlagDef1</dfn> = <a class="local col8 ref" href="#998OldMI1" title='OldMI1' data-ref="998OldMI1" data-ref-filename="998OldMI1">OldMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>);</td></tr>
<tr><th id="8565">8565</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="1004OldFlagDef2" title='OldFlagDef2' data-type='llvm::MachineOperand *' data-ref="1004OldFlagDef2" data-ref-filename="1004OldFlagDef2">OldFlagDef2</dfn> = <a class="local col9 ref" href="#999OldMI2" title='OldMI2' data-ref="999OldMI2" data-ref-filename="999OldMI2">OldMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>);</td></tr>
<tr><th id="8566">8566</th><td></td></tr>
<tr><th id="8567">8567</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!OldFlagDef1 == !OldFlagDef2 &amp;&amp;</td></tr>
<tr><th id="8568">8568</th><td>         <q>"Unexpected instruction type for reassociation"</q>);</td></tr>
<tr><th id="8569">8569</th><td></td></tr>
<tr><th id="8570">8570</th><td>  <b>if</b> (!<a class="local col3 ref" href="#1003OldFlagDef1" title='OldFlagDef1' data-ref="1003OldFlagDef1" data-ref-filename="1003OldFlagDef1">OldFlagDef1</a> || !<a class="local col4 ref" href="#1004OldFlagDef2" title='OldFlagDef2' data-ref="1004OldFlagDef2" data-ref-filename="1004OldFlagDef2">OldFlagDef2</a>)</td></tr>
<tr><th id="8571">8571</th><td>    <b>return</b>;</td></tr>
<tr><th id="8572">8572</th><td></td></tr>
<tr><th id="8573">8573</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(OldFlagDef1-&gt;isDead() &amp;&amp; OldFlagDef2-&gt;isDead() &amp;&amp;</td></tr>
<tr><th id="8574">8574</th><td>         <q>"Must have dead EFLAGS operand in reassociable instruction"</q>);</td></tr>
<tr><th id="8575">8575</th><td></td></tr>
<tr><th id="8576">8576</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="1005NewFlagDef1" title='NewFlagDef1' data-type='llvm::MachineOperand *' data-ref="1005NewFlagDef1" data-ref-filename="1005NewFlagDef1">NewFlagDef1</dfn> = <a class="local col0 ref" href="#1000NewMI1" title='NewMI1' data-ref="1000NewMI1" data-ref-filename="1000NewMI1">NewMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>);</td></tr>
<tr><th id="8577">8577</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="1006NewFlagDef2" title='NewFlagDef2' data-type='llvm::MachineOperand *' data-ref="1006NewFlagDef2" data-ref-filename="1006NewFlagDef2">NewFlagDef2</dfn> = <a class="local col1 ref" href="#1001NewMI2" title='NewMI2' data-ref="1001NewMI2" data-ref-filename="1001NewMI2">NewMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EFLAGS" title='llvm::X86::EFLAGS' data-ref="llvm::X86::EFLAGS" data-ref-filename="llvm..X86..EFLAGS">EFLAGS</a>);</td></tr>
<tr><th id="8578">8578</th><td></td></tr>
<tr><th id="8579">8579</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewFlagDef1 &amp;&amp; NewFlagDef2 &amp;&amp;</td></tr>
<tr><th id="8580">8580</th><td>         <q>"Unexpected operand in reassociable instruction"</q>);</td></tr>
<tr><th id="8581">8581</th><td></td></tr>
<tr><th id="8582">8582</th><td>  <i>// Mark the new EFLAGS operands as dead to be helpful to subsequent iterations</i></td></tr>
<tr><th id="8583">8583</th><td><i>  // of this pass or other passes. The EFLAGS operands must be dead in these new</i></td></tr>
<tr><th id="8584">8584</th><td><i>  // instructions because the EFLAGS operands in the original instructions must</i></td></tr>
<tr><th id="8585">8585</th><td><i>  // be dead in order for reassociation to occur.</i></td></tr>
<tr><th id="8586">8586</th><td>  <a class="local col5 ref" href="#1005NewFlagDef1" title='NewFlagDef1' data-ref="1005NewFlagDef1" data-ref-filename="1005NewFlagDef1">NewFlagDef1</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>();</td></tr>
<tr><th id="8587">8587</th><td>  <a class="local col6 ref" href="#1006NewFlagDef2" title='NewFlagDef2' data-ref="1006NewFlagDef2" data-ref-filename="1006NewFlagDef2">NewFlagDef2</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>();</td></tr>
<tr><th id="8588">8588</th><td>}</td></tr>
<tr><th id="8589">8589</th><td></td></tr>
<tr><th id="8590">8590</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="8591">8591</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::X86InstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm12X86InstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm12X86InstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="1007TF" title='TF' data-type='unsigned int' data-ref="1007TF" data-ref-filename="1007TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="8592">8592</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col7 ref" href="#1007TF" title='TF' data-ref="1007TF" data-ref-filename="1007TF">TF</a></span>, <var>0u</var>);</td></tr>
<tr><th id="8593">8593</th><td>}</td></tr>
<tr><th id="8594">8594</th><td></td></tr>
<tr><th id="8595">8595</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="8596">8596</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::X86InstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm12X86InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm12X86InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="8597">8597</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">X86II</span>;</td></tr>
<tr><th id="8598">8598</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col8 decl" id="1008TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [22]' data-ref="1008TargetFlags" data-ref-filename="1008TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="8599">8599</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS" title='llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS' data-ref="llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS" data-ref-filename="llvm..X86II..MO_GOT_ABSOLUTE_ADDRESS">MO_GOT_ABSOLUTE_ADDRESS</a>, <q>"x86-got-absolute-address"</q>},</td></tr>
<tr><th id="8600">8600</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_PIC_BASE_OFFSET" title='llvm::X86II::MO_PIC_BASE_OFFSET' data-ref="llvm::X86II::MO_PIC_BASE_OFFSET" data-ref-filename="llvm..X86II..MO_PIC_BASE_OFFSET">MO_PIC_BASE_OFFSET</a>, <q>"x86-pic-base-offset"</q>},</td></tr>
<tr><th id="8601">8601</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOT" title='llvm::X86II::MO_GOT' data-ref="llvm::X86II::MO_GOT" data-ref-filename="llvm..X86II..MO_GOT">MO_GOT</a>, <q>"x86-got"</q>},</td></tr>
<tr><th id="8602">8602</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTOFF" title='llvm::X86II::MO_GOTOFF' data-ref="llvm::X86II::MO_GOTOFF" data-ref-filename="llvm..X86II..MO_GOTOFF">MO_GOTOFF</a>, <q>"x86-gotoff"</q>},</td></tr>
<tr><th id="8603">8603</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTPCREL" title='llvm::X86II::MO_GOTPCREL' data-ref="llvm::X86II::MO_GOTPCREL" data-ref-filename="llvm..X86II..MO_GOTPCREL">MO_GOTPCREL</a>, <q>"x86-gotpcrel"</q>},</td></tr>
<tr><th id="8604">8604</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_PLT" title='llvm::X86II::MO_PLT' data-ref="llvm::X86II::MO_PLT" data-ref-filename="llvm..X86II..MO_PLT">MO_PLT</a>, <q>"x86-plt"</q>},</td></tr>
<tr><th id="8605">8605</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TLSGD" title='llvm::X86II::MO_TLSGD' data-ref="llvm::X86II::MO_TLSGD" data-ref-filename="llvm..X86II..MO_TLSGD">MO_TLSGD</a>, <q>"x86-tlsgd"</q>},</td></tr>
<tr><th id="8606">8606</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TLSLD" title='llvm::X86II::MO_TLSLD' data-ref="llvm::X86II::MO_TLSLD" data-ref-filename="llvm..X86II..MO_TLSLD">MO_TLSLD</a>, <q>"x86-tlsld"</q>},</td></tr>
<tr><th id="8607">8607</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TLSLDM" title='llvm::X86II::MO_TLSLDM' data-ref="llvm::X86II::MO_TLSLDM" data-ref-filename="llvm..X86II..MO_TLSLDM">MO_TLSLDM</a>, <q>"x86-tlsldm"</q>},</td></tr>
<tr><th id="8608">8608</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTTPOFF" title='llvm::X86II::MO_GOTTPOFF' data-ref="llvm::X86II::MO_GOTTPOFF" data-ref-filename="llvm..X86II..MO_GOTTPOFF">MO_GOTTPOFF</a>, <q>"x86-gottpoff"</q>},</td></tr>
<tr><th id="8609">8609</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_INDNTPOFF" title='llvm::X86II::MO_INDNTPOFF' data-ref="llvm::X86II::MO_INDNTPOFF" data-ref-filename="llvm..X86II..MO_INDNTPOFF">MO_INDNTPOFF</a>, <q>"x86-indntpoff"</q>},</td></tr>
<tr><th id="8610">8610</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TPOFF" title='llvm::X86II::MO_TPOFF' data-ref="llvm::X86II::MO_TPOFF" data-ref-filename="llvm..X86II..MO_TPOFF">MO_TPOFF</a>, <q>"x86-tpoff"</q>},</td></tr>
<tr><th id="8611">8611</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DTPOFF" title='llvm::X86II::MO_DTPOFF' data-ref="llvm::X86II::MO_DTPOFF" data-ref-filename="llvm..X86II..MO_DTPOFF">MO_DTPOFF</a>, <q>"x86-dtpoff"</q>},</td></tr>
<tr><th id="8612">8612</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_NTPOFF" title='llvm::X86II::MO_NTPOFF' data-ref="llvm::X86II::MO_NTPOFF" data-ref-filename="llvm..X86II..MO_NTPOFF">MO_NTPOFF</a>, <q>"x86-ntpoff"</q>},</td></tr>
<tr><th id="8613">8613</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOTNTPOFF" title='llvm::X86II::MO_GOTNTPOFF' data-ref="llvm::X86II::MO_GOTNTPOFF" data-ref-filename="llvm..X86II..MO_GOTNTPOFF">MO_GOTNTPOFF</a>, <q>"x86-gotntpoff"</q>},</td></tr>
<tr><th id="8614">8614</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DLLIMPORT" title='llvm::X86II::MO_DLLIMPORT' data-ref="llvm::X86II::MO_DLLIMPORT" data-ref-filename="llvm..X86II..MO_DLLIMPORT">MO_DLLIMPORT</a>, <q>"x86-dllimport"</q>},</td></tr>
<tr><th id="8615">8615</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DARWIN_NONLAZY" title='llvm::X86II::MO_DARWIN_NONLAZY' data-ref="llvm::X86II::MO_DARWIN_NONLAZY" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY">MO_DARWIN_NONLAZY</a>, <q>"x86-darwin-nonlazy"</q>},</td></tr>
<tr><th id="8616">8616</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::MO_DARWIN_NONLAZY_PIC_BASE" data-ref-filename="llvm..X86II..MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</a>, <q>"x86-darwin-nonlazy-pic-base"</q>},</td></tr>
<tr><th id="8617">8617</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TLVP" title='llvm::X86II::MO_TLVP' data-ref="llvm::X86II::MO_TLVP" data-ref-filename="llvm..X86II..MO_TLVP">MO_TLVP</a>, <q>"x86-tlvp"</q>},</td></tr>
<tr><th id="8618">8618</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_TLVP_PIC_BASE" title='llvm::X86II::MO_TLVP_PIC_BASE' data-ref="llvm::X86II::MO_TLVP_PIC_BASE" data-ref-filename="llvm..X86II..MO_TLVP_PIC_BASE">MO_TLVP_PIC_BASE</a>, <q>"x86-tlvp-pic-base"</q>},</td></tr>
<tr><th id="8619">8619</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_SECREL" title='llvm::X86II::MO_SECREL' data-ref="llvm::X86II::MO_SECREL" data-ref-filename="llvm..X86II..MO_SECREL">MO_SECREL</a>, <q>"x86-secrel"</q>},</td></tr>
<tr><th id="8620">8620</th><td>      {<a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_COFFSTUB" title='llvm::X86II::MO_COFFSTUB' data-ref="llvm::X86II::MO_COFFSTUB" data-ref-filename="llvm..X86II..MO_COFFSTUB">MO_COFFSTUB</a>, <q>"x86-coffstub"</q>}};</td></tr>
<tr><th id="8621">8621</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col8 ref" href="#1008TargetFlags" title='TargetFlags' data-ref="1008TargetFlags" data-ref-filename="1008TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="8622">8622</th><td>}</td></tr>
<tr><th id="8623">8623</th><td></td></tr>
<tr><th id="8624">8624</th><td><b>namespace</b> {</td></tr>
<tr><th id="8625">8625</th><td>  <i class="doc" data-doc="(anonymousnamespace)::CGBR">/// Create Global Base Reg pass. This initializes the PIC</i></td></tr>
<tr><th id="8626">8626</th><td><i class="doc" data-doc="(anonymousnamespace)::CGBR">  /// global base register for x86-32.</i></td></tr>
<tr><th id="8627">8627</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::CGBR" title='(anonymous namespace)::CGBR' data-ref="(anonymousnamespace)::CGBR" data-ref-filename="(anonymousnamespace)..CGBR">CGBR</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="8628">8628</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::CGBR::ID" title='(anonymous namespace)::CGBR::ID' data-type='char' data-ref="(anonymousnamespace)::CGBR::ID" data-ref-filename="(anonymousnamespace)..CGBR..ID">ID</dfn>;</td></tr>
<tr><th id="8629">8629</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_14CGBRC1Ev" title='(anonymous namespace)::CGBR::CGBR' data-type='void (anonymous namespace)::CGBR::CGBR()' data-ref="_ZN12_GLOBAL__N_14CGBRC1Ev" data-ref-filename="_ZN12_GLOBAL__N_14CGBRC1Ev">CGBR</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::CGBR::ID" title='(anonymous namespace)::CGBR::ID' data-use='a' data-ref="(anonymousnamespace)::CGBR::ID" data-ref-filename="(anonymousnamespace)..CGBR..ID">ID</a>) {}</td></tr>
<tr><th id="8630">8630</th><td></td></tr>
<tr><th id="8631">8631</th><td>    <em>bool</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_14CGBR20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::CGBR::runOnMachineFunction' data-type='bool (anonymous namespace)::CGBR::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_14CGBR20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_14CGBR20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="1009MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1009MF" data-ref-filename="1009MF">MF</dfn>) override {</td></tr>
<tr><th id="8632">8632</th><td>      <em>const</em> <a class="type" href="X86TargetMachine.h.html#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine" data-ref-filename="llvm..X86TargetMachine">X86TargetMachine</a> *<dfn class="local col0 decl" id="1010TM" title='TM' data-type='const llvm::X86TargetMachine *' data-ref="1010TM" data-ref-filename="1010TM">TM</dfn> =</td></tr>
<tr><th id="8633">8633</th><td>        <b>static_cast</b>&lt;<em>const</em> <a class="type" href="X86TargetMachine.h.html#llvm::X86TargetMachine" title='llvm::X86TargetMachine' data-ref="llvm::X86TargetMachine" data-ref-filename="llvm..X86TargetMachine">X86TargetMachine</a> *&gt;(&amp;<a class="local col9 ref" href="#1009MF" title='MF' data-ref="1009MF" data-ref-filename="1009MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>());</td></tr>
<tr><th id="8634">8634</th><td>      <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col1 decl" id="1011STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="1011STI" data-ref-filename="1011STI">STI</dfn> = <a class="local col9 ref" href="#1009MF" title='MF' data-ref="1009MF" data-ref-filename="1009MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="8635">8635</th><td></td></tr>
<tr><th id="8636">8636</th><td>      <i>// Don't do anything in the 64-bit small and kernel code models. They use</i></td></tr>
<tr><th id="8637">8637</th><td><i>      // RIP-relative addressing for everything.</i></td></tr>
<tr><th id="8638">8638</th><td>      <b>if</b> (<a class="local col1 ref" href="#1011STI" title='STI' data-ref="1011STI" data-ref-filename="1011STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>() &amp;&amp; (<a class="local col0 ref" href="#1010TM" title='TM' data-ref="1010TM" data-ref-filename="1010TM">TM</a>-&gt;<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Small" title='llvm::CodeModel::Small' data-ref="llvm::CodeModel::Small" data-ref-filename="llvm..CodeModel..Small">Small</a> ||</td></tr>
<tr><th id="8639">8639</th><td>                            <a class="local col0 ref" href="#1010TM" title='TM' data-ref="1010TM" data-ref-filename="1010TM">TM</a>-&gt;<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Kernel" title='llvm::CodeModel::Kernel' data-ref="llvm::CodeModel::Kernel" data-ref-filename="llvm..CodeModel..Kernel">Kernel</a>))</td></tr>
<tr><th id="8640">8640</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8641">8641</th><td></td></tr>
<tr><th id="8642">8642</th><td>      <i>// Only emit a global base reg in PIC mode.</i></td></tr>
<tr><th id="8643">8643</th><td>      <b>if</b> (!<a class="local col0 ref" href="#1010TM" title='TM' data-ref="1010TM" data-ref-filename="1010TM">TM</a>-&gt;<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine21isPositionIndependentEv" title='llvm::TargetMachine::isPositionIndependent' data-ref="_ZNK4llvm13TargetMachine21isPositionIndependentEv" data-ref-filename="_ZNK4llvm13TargetMachine21isPositionIndependentEv">isPositionIndependent</a>())</td></tr>
<tr><th id="8644">8644</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8645">8645</th><td></td></tr>
<tr><th id="8646">8646</th><td>      <a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a> *<dfn class="local col2 decl" id="1012X86FI" title='X86FI' data-type='llvm::X86MachineFunctionInfo *' data-ref="1012X86FI" data-ref-filename="1012X86FI">X86FI</dfn> = <a class="local col9 ref" href="#1009MF" title='MF' data-ref="1009MF" data-ref-filename="1009MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="8647">8647</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="1013GlobalBaseReg" title='GlobalBaseReg' data-type='llvm::Register' data-ref="1013GlobalBaseReg" data-ref-filename="1013GlobalBaseReg">GlobalBaseReg</dfn> = <a class="local col2 ref" href="#1012X86FI" title='X86FI' data-ref="1012X86FI" data-ref-filename="1012X86FI">X86FI</a>-&gt;<a class="ref fn" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo16getGlobalBaseRegEv" title='llvm::X86MachineFunctionInfo::getGlobalBaseReg' data-ref="_ZNK4llvm22X86MachineFunctionInfo16getGlobalBaseRegEv" data-ref-filename="_ZNK4llvm22X86MachineFunctionInfo16getGlobalBaseRegEv">getGlobalBaseReg</a>();</td></tr>
<tr><th id="8648">8648</th><td></td></tr>
<tr><th id="8649">8649</th><td>      <i>// If we didn't need a GlobalBaseReg, don't insert code.</i></td></tr>
<tr><th id="8650">8650</th><td>      <b>if</b> (<a class="local col3 ref" href="#1013GlobalBaseReg" title='GlobalBaseReg' data-ref="1013GlobalBaseReg" data-ref-filename="1013GlobalBaseReg">GlobalBaseReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var>)</td></tr>
<tr><th id="8651">8651</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8652">8652</th><td></td></tr>
<tr><th id="8653">8653</th><td>      <i>// Insert the set of GlobalBaseReg into the first MBB of the function</i></td></tr>
<tr><th id="8654">8654</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="1014FirstMBB" title='FirstMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1014FirstMBB" data-ref-filename="1014FirstMBB">FirstMBB</dfn> = <a class="local col9 ref" href="#1009MF" title='MF' data-ref="1009MF" data-ref-filename="1009MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5frontEv" title='llvm::MachineFunction::front' data-ref="_ZN4llvm15MachineFunction5frontEv" data-ref-filename="_ZN4llvm15MachineFunction5frontEv">front</a>();</td></tr>
<tr><th id="8655">8655</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="1015MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="1015MBBI" data-ref-filename="1015MBBI">MBBI</dfn> = <a class="local col4 ref" href="#1014FirstMBB" title='FirstMBB' data-ref="1014FirstMBB" data-ref-filename="1014FirstMBB">FirstMBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="8656">8656</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="1016DL" title='DL' data-type='llvm::DebugLoc' data-ref="1016DL" data-ref-filename="1016DL">DL</dfn> = <a class="local col4 ref" href="#1014FirstMBB" title='FirstMBB' data-ref="1014FirstMBB" data-ref-filename="1014FirstMBB">FirstMBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::findDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock12findDebugLocENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">findDebugLoc</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1015MBBI" title='MBBI' data-ref="1015MBBI" data-ref-filename="1015MBBI">MBBI</a>);</td></tr>
<tr><th id="8657">8657</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1017RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1017RegInfo" data-ref-filename="1017RegInfo">RegInfo</dfn> = <a class="local col9 ref" href="#1009MF" title='MF' data-ref="1009MF" data-ref-filename="1009MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="8658">8658</th><td>      <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a> *<dfn class="local col8 decl" id="1018TII" title='TII' data-type='const llvm::X86InstrInfo *' data-ref="1018TII" data-ref-filename="1018TII">TII</dfn> = <a class="local col1 ref" href="#1011STI" title='STI' data-ref="1011STI" data-ref-filename="1011STI">STI</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="8659">8659</th><td></td></tr>
<tr><th id="8660">8660</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="1019PC" title='PC' data-type='llvm::Register' data-ref="1019PC" data-ref-filename="1019PC">PC</dfn>;</td></tr>
<tr><th id="8661">8661</th><td>      <b>if</b> (<a class="local col1 ref" href="#1011STI" title='STI' data-ref="1011STI" data-ref-filename="1011STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget13isPICStyleGOTEv" title='llvm::X86Subtarget::isPICStyleGOT' data-ref="_ZNK4llvm12X86Subtarget13isPICStyleGOTEv" data-ref-filename="_ZNK4llvm12X86Subtarget13isPICStyleGOTEv">isPICStyleGOT</a>())</td></tr>
<tr><th id="8662">8662</th><td>        <a class="local col9 ref" href="#1019PC" title='PC' data-ref="1019PC" data-ref-filename="1019PC">PC</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col7 ref" href="#1017RegInfo" title='RegInfo' data-ref="1017RegInfo" data-ref-filename="1017RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>);</td></tr>
<tr><th id="8663">8663</th><td>      <b>else</b></td></tr>
<tr><th id="8664">8664</th><td>        <a class="local col9 ref" href="#1019PC" title='PC' data-ref="1019PC" data-ref-filename="1019PC">PC</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col3 ref" href="#1013GlobalBaseReg" title='GlobalBaseReg' data-ref="1013GlobalBaseReg" data-ref-filename="1013GlobalBaseReg">GlobalBaseReg</a>;</td></tr>
<tr><th id="8665">8665</th><td></td></tr>
<tr><th id="8666">8666</th><td>      <b>if</b> (<a class="local col1 ref" href="#1011STI" title='STI' data-ref="1011STI" data-ref-filename="1011STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>()) {</td></tr>
<tr><th id="8667">8667</th><td>        <b>if</b> (<a class="local col0 ref" href="#1010TM" title='TM' data-ref="1010TM" data-ref-filename="1010TM">TM</a>-&gt;<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Medium" title='llvm::CodeModel::Medium' data-ref="llvm::CodeModel::Medium" data-ref-filename="llvm..CodeModel..Medium">Medium</a>) {</td></tr>
<tr><th id="8668">8668</th><td>          <i>// In the medium code model, use a RIP-relative LEA to materialize the</i></td></tr>
<tr><th id="8669">8669</th><td><i>          // GOT.</i></td></tr>
<tr><th id="8670">8670</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1014FirstMBB" title='FirstMBB' data-ref="1014FirstMBB" data-ref-filename="1014FirstMBB">FirstMBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1015MBBI" title='MBBI' data-ref="1015MBBI" data-ref-filename="1015MBBI">MBBI</a>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL" data-ref-filename="1016DL">DL</a>, <a class="local col8 ref" href="#1018TII" title='TII' data-ref="1018TII" data-ref-filename="1018TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1019PC" title='PC' data-ref="1019PC" data-ref-filename="1019PC">PC</a>)</td></tr>
<tr><th id="8671">8671</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>)</td></tr>
<tr><th id="8672">8672</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="8673">8673</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>)</td></tr>
<tr><th id="8674">8674</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj">addExternalSymbol</a>(<q>"_GLOBAL_OFFSET_TABLE_"</q>)</td></tr>
<tr><th id="8675">8675</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>);</td></tr>
<tr><th id="8676">8676</th><td>        } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#1010TM" title='TM' data-ref="1010TM" data-ref-filename="1010TM">TM</a>-&gt;<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Large" title='llvm::CodeModel::Large' data-ref="llvm::CodeModel::Large" data-ref-filename="llvm..CodeModel..Large">Large</a>) {</td></tr>
<tr><th id="8677">8677</th><td>          <i>// In the large code model, we are aiming for this code, though the</i></td></tr>
<tr><th id="8678">8678</th><td><i>          // register allocation may vary:</i></td></tr>
<tr><th id="8679">8679</th><td><i>          //   leaq .LN$pb(%rip), %rax</i></td></tr>
<tr><th id="8680">8680</th><td><i>          //   movq $_GLOBAL_OFFSET_TABLE_ - .LN$pb, %rcx</i></td></tr>
<tr><th id="8681">8681</th><td><i>          //   addq %rcx, %rax</i></td></tr>
<tr><th id="8682">8682</th><td><i>          // RAX now holds address of _GLOBAL_OFFSET_TABLE_.</i></td></tr>
<tr><th id="8683">8683</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="1020PBReg" title='PBReg' data-type='llvm::Register' data-ref="1020PBReg" data-ref-filename="1020PBReg">PBReg</dfn> = <a class="local col7 ref" href="#1017RegInfo" title='RegInfo' data-ref="1017RegInfo" data-ref-filename="1017RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>);</td></tr>
<tr><th id="8684">8684</th><td>          <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="1021GOTReg" title='GOTReg' data-type='llvm::Register' data-ref="1021GOTReg" data-ref-filename="1021GOTReg">GOTReg</dfn> = <a class="local col7 ref" href="#1017RegInfo" title='RegInfo' data-ref="1017RegInfo" data-ref-filename="1017RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a>);</td></tr>
<tr><th id="8685">8685</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1014FirstMBB" title='FirstMBB' data-ref="1014FirstMBB" data-ref-filename="1014FirstMBB">FirstMBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1015MBBI" title='MBBI' data-ref="1015MBBI" data-ref-filename="1015MBBI">MBBI</a>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL" data-ref-filename="1016DL">DL</a>, <a class="local col8 ref" href="#1018TII" title='TII' data-ref="1018TII" data-ref-filename="1018TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::LEA64r" title='llvm::X86::LEA64r' data-ref="llvm::X86::LEA64r" data-ref-filename="llvm..X86..LEA64r">LEA64r</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1020PBReg" title='PBReg' data-ref="1020PBReg" data-ref-filename="1020PBReg">PBReg</a>)</td></tr>
<tr><th id="8686">8686</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>)</td></tr>
<tr><th id="8687">8687</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="8688">8688</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>)</td></tr>
<tr><th id="8689">8689</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" title='llvm::MachineInstrBuilder::addSym' data-ref="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addSymEPNS_8MCSymbolEh">addSym</a>(<a class="local col9 ref" href="#1009MF" title='MF' data-ref="1009MF" data-ref-filename="1009MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" title='llvm::MachineFunction::getPICBaseSymbol' data-ref="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" data-ref-filename="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv">getPICBaseSymbol</a>())</td></tr>
<tr><th id="8690">8690</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>);</td></tr>
<tr><th id="8691">8691</th><td>          <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1015MBBI" title='MBBI' data-ref="1015MBBI" data-ref-filename="1015MBBI">MBBI</a>)<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17setPreInstrSymbolERNS_15MachineFunctionEPNS_8MCSymbolE" title='llvm::MachineInstr::setPreInstrSymbol' data-ref="_ZN4llvm12MachineInstr17setPreInstrSymbolERNS_15MachineFunctionEPNS_8MCSymbolE" data-ref-filename="_ZN4llvm12MachineInstr17setPreInstrSymbolERNS_15MachineFunctionEPNS_8MCSymbolE">setPreInstrSymbol</a>(<span class='refarg'><a class="local col9 ref" href="#1009MF" title='MF' data-ref="1009MF" data-ref-filename="1009MF">MF</a></span>, <a class="local col9 ref" href="#1009MF" title='MF' data-ref="1009MF" data-ref-filename="1009MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" title='llvm::MachineFunction::getPICBaseSymbol' data-ref="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv" data-ref-filename="_ZNK4llvm15MachineFunction16getPICBaseSymbolEv">getPICBaseSymbol</a>());</td></tr>
<tr><th id="8692">8692</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1014FirstMBB" title='FirstMBB' data-ref="1014FirstMBB" data-ref-filename="1014FirstMBB">FirstMBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1015MBBI" title='MBBI' data-ref="1015MBBI" data-ref-filename="1015MBBI">MBBI</a>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL" data-ref-filename="1016DL">DL</a>, <a class="local col8 ref" href="#1018TII" title='TII' data-ref="1018TII" data-ref-filename="1018TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOV64ri" title='llvm::X86::MOV64ri' data-ref="llvm::X86::MOV64ri" data-ref-filename="llvm..X86..MOV64ri">MOV64ri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1021GOTReg" title='GOTReg' data-ref="1021GOTReg" data-ref-filename="1021GOTReg">GOTReg</a>)</td></tr>
<tr><th id="8693">8693</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj">addExternalSymbol</a>(<q>"_GLOBAL_OFFSET_TABLE_"</q>,</td></tr>
<tr><th id="8694">8694</th><td>                                 <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_PIC_BASE_OFFSET" title='llvm::X86II::MO_PIC_BASE_OFFSET' data-ref="llvm::X86II::MO_PIC_BASE_OFFSET" data-ref-filename="llvm..X86II..MO_PIC_BASE_OFFSET">MO_PIC_BASE_OFFSET</a>);</td></tr>
<tr><th id="8695">8695</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1014FirstMBB" title='FirstMBB' data-ref="1014FirstMBB" data-ref-filename="1014FirstMBB">FirstMBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1015MBBI" title='MBBI' data-ref="1015MBBI" data-ref-filename="1015MBBI">MBBI</a>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL" data-ref-filename="1016DL">DL</a>, <a class="local col8 ref" href="#1018TII" title='TII' data-ref="1018TII" data-ref-filename="1018TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD64rr" title='llvm::X86::ADD64rr' data-ref="llvm::X86::ADD64rr" data-ref-filename="llvm..X86..ADD64rr">ADD64rr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1019PC" title='PC' data-ref="1019PC" data-ref-filename="1019PC">PC</a>)</td></tr>
<tr><th id="8696">8696</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#1020PBReg" title='PBReg' data-ref="1020PBReg" data-ref-filename="1020PBReg">PBReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="8697">8697</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#1021GOTReg" title='GOTReg' data-ref="1021GOTReg" data-ref-filename="1021GOTReg">GOTReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="8698">8698</th><td>        } <b>else</b> {</td></tr>
<tr><th id="8699">8699</th><td>          <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpected code model"</q>);</td></tr>
<tr><th id="8700">8700</th><td>        }</td></tr>
<tr><th id="8701">8701</th><td>      } <b>else</b> {</td></tr>
<tr><th id="8702">8702</th><td>        <i>// Operand of MovePCtoStack is completely ignored by asm printer. It's</i></td></tr>
<tr><th id="8703">8703</th><td><i>        // only used in JIT code emission as displacement to pc.</i></td></tr>
<tr><th id="8704">8704</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1014FirstMBB" title='FirstMBB' data-ref="1014FirstMBB" data-ref-filename="1014FirstMBB">FirstMBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1015MBBI" title='MBBI' data-ref="1015MBBI" data-ref-filename="1015MBBI">MBBI</a>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL" data-ref-filename="1016DL">DL</a>, <a class="local col8 ref" href="#1018TII" title='TII' data-ref="1018TII" data-ref-filename="1018TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::MOVPC32r" title='llvm::X86::MOVPC32r' data-ref="llvm::X86::MOVPC32r" data-ref-filename="llvm..X86..MOVPC32r">MOVPC32r</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1019PC" title='PC' data-ref="1019PC" data-ref-filename="1019PC">PC</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="8705">8705</th><td></td></tr>
<tr><th id="8706">8706</th><td>        <i>// If we're using vanilla 'GOT' PIC style, we should use relative</i></td></tr>
<tr><th id="8707">8707</th><td><i>        // addressing not to pc, but to _GLOBAL_OFFSET_TABLE_ external.</i></td></tr>
<tr><th id="8708">8708</th><td>        <b>if</b> (<a class="local col1 ref" href="#1011STI" title='STI' data-ref="1011STI" data-ref-filename="1011STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget13isPICStyleGOTEv" title='llvm::X86Subtarget::isPICStyleGOT' data-ref="_ZNK4llvm12X86Subtarget13isPICStyleGOTEv" data-ref-filename="_ZNK4llvm12X86Subtarget13isPICStyleGOTEv">isPICStyleGOT</a>()) {</td></tr>
<tr><th id="8709">8709</th><td>          <i>// Generate addl $__GLOBAL_OFFSET_TABLE_ + [.-piclabel],</i></td></tr>
<tr><th id="8710">8710</th><td><i>          // %some_register</i></td></tr>
<tr><th id="8711">8711</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1014FirstMBB" title='FirstMBB' data-ref="1014FirstMBB" data-ref-filename="1014FirstMBB">FirstMBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#1015MBBI" title='MBBI' data-ref="1015MBBI" data-ref-filename="1015MBBI">MBBI</a>, <a class="local col6 ref" href="#1016DL" title='DL' data-ref="1016DL" data-ref-filename="1016DL">DL</a>, <a class="local col8 ref" href="#1018TII" title='TII' data-ref="1018TII" data-ref-filename="1018TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::ADD32ri" title='llvm::X86::ADD32ri' data-ref="llvm::X86::ADD32ri" data-ref-filename="llvm..X86..ADD32ri">ADD32ri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#1013GlobalBaseReg" title='GlobalBaseReg' data-ref="1013GlobalBaseReg" data-ref-filename="1013GlobalBaseReg">GlobalBaseReg</a>)</td></tr>
<tr><th id="8712">8712</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#1019PC" title='PC' data-ref="1019PC" data-ref-filename="1019PC">PC</a>)</td></tr>
<tr><th id="8713">8713</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj">addExternalSymbol</a>(<q>"_GLOBAL_OFFSET_TABLE_"</q>,</td></tr>
<tr><th id="8714">8714</th><td>                                 <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS" title='llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS' data-ref="llvm::X86II::MO_GOT_ABSOLUTE_ADDRESS" data-ref-filename="llvm..X86II..MO_GOT_ABSOLUTE_ADDRESS">MO_GOT_ABSOLUTE_ADDRESS</a>);</td></tr>
<tr><th id="8715">8715</th><td>        }</td></tr>
<tr><th id="8716">8716</th><td>      }</td></tr>
<tr><th id="8717">8717</th><td></td></tr>
<tr><th id="8718">8718</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="8719">8719</th><td>    }</td></tr>
<tr><th id="8720">8720</th><td></td></tr>
<tr><th id="8721">8721</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_14CGBR11getPassNameEv" title='(anonymous namespace)::CGBR::getPassName' data-type='llvm::StringRef (anonymous namespace)::CGBR::getPassName() const' data-ref="_ZNK12_GLOBAL__N_14CGBR11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_14CGBR11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="8722">8722</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"X86 PIC Global Base Reg Initialization"</q>;</td></tr>
<tr><th id="8723">8723</th><td>    }</td></tr>
<tr><th id="8724">8724</th><td></td></tr>
<tr><th id="8725">8725</th><td>    <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_14CGBR16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::CGBR::getAnalysisUsage' data-type='void (anonymous namespace)::CGBR::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_14CGBR16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_14CGBR16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="1022AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1022AU" data-ref-filename="1022AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="8726">8726</th><td>      <a class="local col2 ref" href="#1022AU" title='AU' data-ref="1022AU" data-ref-filename="1022AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="8727">8727</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#1022AU" title='AU' data-ref="1022AU" data-ref-filename="1022AU">AU</a></span>);</td></tr>
<tr><th id="8728">8728</th><td>    }</td></tr>
<tr><th id="8729">8729</th><td>  };</td></tr>
<tr><th id="8730">8730</th><td>} <i>// namespace</i></td></tr>
<tr><th id="8731">8731</th><td></td></tr>
<tr><th id="8732">8732</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::CGBR" title='(anonymous namespace)::CGBR' data-ref="(anonymousnamespace)::CGBR" data-ref-filename="(anonymousnamespace)..CGBR">CGBR</a>::<dfn class="tu decl def" id="(anonymousnamespace)::CGBR::ID" title='(anonymous namespace)::CGBR::ID' data-type='char' data-ref="(anonymousnamespace)::CGBR::ID" data-ref-filename="(anonymousnamespace)..CGBR..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="8733">8733</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a>*</td></tr>
<tr><th id="8734">8734</th><td><span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm26createX86GlobalBaseRegPassEv" title='llvm::createX86GlobalBaseRegPass' data-ref="_ZN4llvm26createX86GlobalBaseRegPassEv" data-ref-filename="_ZN4llvm26createX86GlobalBaseRegPassEv">createX86GlobalBaseRegPass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::CGBR" title='(anonymous namespace)::CGBR' data-ref="(anonymousnamespace)::CGBR" data-ref-filename="(anonymousnamespace)..CGBR">CGBR</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_14CGBRC1Ev" title='(anonymous namespace)::CGBR::CGBR' data-use='c' data-ref="_ZN12_GLOBAL__N_14CGBRC1Ev" data-ref-filename="_ZN12_GLOBAL__N_14CGBRC1Ev">(</a>); }</td></tr>
<tr><th id="8735">8735</th><td></td></tr>
<tr><th id="8736">8736</th><td><b>namespace</b> {</td></tr>
<tr><th id="8737">8737</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::LDTLSCleanup" title='(anonymous namespace)::LDTLSCleanup' data-ref="(anonymousnamespace)::LDTLSCleanup" data-ref-filename="(anonymousnamespace)..LDTLSCleanup">LDTLSCleanup</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="8738">8738</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::LDTLSCleanup::ID" title='(anonymous namespace)::LDTLSCleanup::ID' data-type='char' data-ref="(anonymousnamespace)::LDTLSCleanup::ID" data-ref-filename="(anonymousnamespace)..LDTLSCleanup..ID">ID</dfn>;</td></tr>
<tr><th id="8739">8739</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112LDTLSCleanupC1Ev" title='(anonymous namespace)::LDTLSCleanup::LDTLSCleanup' data-type='void (anonymous namespace)::LDTLSCleanup::LDTLSCleanup()' data-ref="_ZN12_GLOBAL__N_112LDTLSCleanupC1Ev" data-ref-filename="_ZN12_GLOBAL__N_112LDTLSCleanupC1Ev">LDTLSCleanup</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::LDTLSCleanup::ID" title='(anonymous namespace)::LDTLSCleanup::ID' data-use='a' data-ref="(anonymousnamespace)::LDTLSCleanup::ID" data-ref-filename="(anonymousnamespace)..LDTLSCleanup..ID">ID</a>) {}</td></tr>
<tr><th id="8740">8740</th><td></td></tr>
<tr><th id="8741">8741</th><td>    <em>bool</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_112LDTLSCleanup20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::LDTLSCleanup::runOnMachineFunction' data-type='bool (anonymous namespace)::LDTLSCleanup::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_112LDTLSCleanup20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_112LDTLSCleanup20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="1023MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1023MF" data-ref-filename="1023MF">MF</dfn>) override {</td></tr>
<tr><th id="8742">8742</th><td>      <b>if</b> (<a class="member fn" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" data-ref-filename="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col3 ref" href="#1023MF" title='MF' data-ref="1023MF" data-ref-filename="1023MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="8743">8743</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8744">8744</th><td></td></tr>
<tr><th id="8745">8745</th><td>      <a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a> *<dfn class="local col4 decl" id="1024MFI" title='MFI' data-type='llvm::X86MachineFunctionInfo *' data-ref="1024MFI" data-ref-filename="1024MFI">MFI</dfn> = <a class="local col3 ref" href="#1023MF" title='MF' data-ref="1023MF" data-ref-filename="1023MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="8746">8746</th><td>      <b>if</b> (<a class="local col4 ref" href="#1024MFI" title='MFI' data-ref="1024MFI" data-ref-filename="1024MFI">MFI</a>-&gt;<a class="ref fn" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo29getNumLocalDynamicTLSAccessesEv" title='llvm::X86MachineFunctionInfo::getNumLocalDynamicTLSAccesses' data-ref="_ZNK4llvm22X86MachineFunctionInfo29getNumLocalDynamicTLSAccessesEv" data-ref-filename="_ZNK4llvm22X86MachineFunctionInfo29getNumLocalDynamicTLSAccessesEv">getNumLocalDynamicTLSAccesses</a>() &lt; <var>2</var>) {</td></tr>
<tr><th id="8747">8747</th><td>        <i>// No point folding accesses if there isn't at least two.</i></td></tr>
<tr><th id="8748">8748</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8749">8749</th><td>      }</td></tr>
<tr><th id="8750">8750</th><td></td></tr>
<tr><th id="8751">8751</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col5 decl" id="1025DT" title='DT' data-type='llvm::MachineDominatorTree *' data-ref="1025DT" data-ref-filename="1025DT">DT</dfn> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="8752">8752</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj" title='(anonymous namespace)::LDTLSCleanup::VisitNode' data-use='c' data-ref="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj" data-ref-filename="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj">VisitNode</a>(<a class="local col5 ref" href="#1025DT" title='DT' data-ref="1025DT" data-ref-filename="1025DT">DT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree11getRootNodeEv" title='llvm::MachineDominatorTree::getRootNode' data-ref="_ZNK4llvm20MachineDominatorTree11getRootNodeEv" data-ref-filename="_ZNK4llvm20MachineDominatorTree11getRootNodeEv">getRootNode</a>(), <var>0</var>);</td></tr>
<tr><th id="8753">8753</th><td>    }</td></tr>
<tr><th id="8754">8754</th><td></td></tr>
<tr><th id="8755">8755</th><td>    <i  data-doc="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj">// Visit the dominator subtree rooted at Node in pre-order.</i></td></tr>
<tr><th id="8756">8756</th><td><i  data-doc="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj">    // If TLSBaseAddrReg is non-null, then use that to replace any</i></td></tr>
<tr><th id="8757">8757</th><td><i  data-doc="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj">    // TLS_base_addr instructions. Otherwise, create the register</i></td></tr>
<tr><th id="8758">8758</th><td><i  data-doc="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj">    // when the first such instruction is seen, and then use it</i></td></tr>
<tr><th id="8759">8759</th><td><i  data-doc="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj">    // as we encounter more instructions.</i></td></tr>
<tr><th id="8760">8760</th><td>    <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj" title='(anonymous namespace)::LDTLSCleanup::VisitNode' data-type='bool (anonymous namespace)::LDTLSCleanup::VisitNode(llvm::MachineDomTreeNode * Node, unsigned int TLSBaseAddrReg)' data-ref="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj" data-ref-filename="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj">VisitNode</dfn>(<a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode" data-ref-filename="llvm..MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col6 decl" id="1026Node" title='Node' data-type='llvm::MachineDomTreeNode *' data-ref="1026Node" data-ref-filename="1026Node">Node</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="1027TLSBaseAddrReg" title='TLSBaseAddrReg' data-type='unsigned int' data-ref="1027TLSBaseAddrReg" data-ref-filename="1027TLSBaseAddrReg">TLSBaseAddrReg</dfn>) {</td></tr>
<tr><th id="8761">8761</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="1028BB" title='BB' data-type='llvm::MachineBasicBlock *' data-ref="1028BB" data-ref-filename="1028BB">BB</dfn> = <a class="local col6 ref" href="#1026Node" title='Node' data-ref="1026Node" data-ref-filename="1026Node">Node</a>-&gt;<a class="ref fn" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv" data-ref-filename="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>();</td></tr>
<tr><th id="8762">8762</th><td>      <em>bool</em> <dfn class="local col9 decl" id="1029Changed" title='Changed' data-type='bool' data-ref="1029Changed" data-ref-filename="1029Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="8763">8763</th><td></td></tr>
<tr><th id="8764">8764</th><td>      <i>// Traverse the current block.</i></td></tr>
<tr><th id="8765">8765</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="1030I" title='I' data-type='MachineBasicBlock::iterator' data-ref="1030I" data-ref-filename="1030I">I</dfn> = <a class="local col8 ref" href="#1028BB" title='BB' data-ref="1028BB" data-ref-filename="1028BB">BB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col1 decl" id="1031E" title='E' data-type='MachineBasicBlock::iterator' data-ref="1031E" data-ref-filename="1031E">E</dfn> = <a class="local col8 ref" href="#1028BB" title='BB' data-ref="1028BB" data-ref-filename="1028BB">BB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col0 ref" href="#1030I" title='I' data-ref="1030I" data-ref-filename="1030I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#1031E" title='E' data-ref="1031E" data-ref-filename="1031E">E</a>;</td></tr>
<tr><th id="8766">8766</th><td>           <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#1030I" title='I' data-ref="1030I" data-ref-filename="1030I">I</a>) {</td></tr>
<tr><th id="8767">8767</th><td>        <b>switch</b> (<a class="local col0 ref" href="#1030I" title='I' data-ref="1030I" data-ref-filename="1030I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="8768">8768</th><td>          <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_base_addr32" title='llvm::X86::TLS_base_addr32' data-ref="llvm::X86::TLS_base_addr32" data-ref-filename="llvm..X86..TLS_base_addr32">TLS_base_addr32</a>:</td></tr>
<tr><th id="8769">8769</th><td>          <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TLS_base_addr64" title='llvm::X86::TLS_base_addr64' data-ref="llvm::X86::TLS_base_addr64" data-ref-filename="llvm..X86..TLS_base_addr64">TLS_base_addr64</a>:</td></tr>
<tr><th id="8770">8770</th><td>            <b>if</b> (<a class="local col7 ref" href="#1027TLSBaseAddrReg" title='TLSBaseAddrReg' data-ref="1027TLSBaseAddrReg" data-ref-filename="1027TLSBaseAddrReg">TLSBaseAddrReg</a>)</td></tr>
<tr><th id="8771">8771</th><td>              <a class="local col0 ref" href="#1030I" title='I' data-ref="1030I" data-ref-filename="1030I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="tu member fn" href="#_ZN12_GLOBAL__N_112LDTLSCleanup22ReplaceTLSBaseAddrCallERN4llvm12MachineInstrEj" title='(anonymous namespace)::LDTLSCleanup::ReplaceTLSBaseAddrCall' data-use='c' data-ref="_ZN12_GLOBAL__N_112LDTLSCleanup22ReplaceTLSBaseAddrCallERN4llvm12MachineInstrEj" data-ref-filename="_ZN12_GLOBAL__N_112LDTLSCleanup22ReplaceTLSBaseAddrCallERN4llvm12MachineInstrEj">ReplaceTLSBaseAddrCall</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#1030I" title='I' data-ref="1030I" data-ref-filename="1030I">I</a></span>, <a class="local col7 ref" href="#1027TLSBaseAddrReg" title='TLSBaseAddrReg' data-ref="1027TLSBaseAddrReg" data-ref-filename="1027TLSBaseAddrReg">TLSBaseAddrReg</a>);</td></tr>
<tr><th id="8772">8772</th><td>            <b>else</b></td></tr>
<tr><th id="8773">8773</th><td>              <a class="local col0 ref" href="#1030I" title='I' data-ref="1030I" data-ref-filename="1030I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="tu member fn" href="#_ZN12_GLOBAL__N_112LDTLSCleanup11SetRegisterERN4llvm12MachineInstrEPj" title='(anonymous namespace)::LDTLSCleanup::SetRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_112LDTLSCleanup11SetRegisterERN4llvm12MachineInstrEPj" data-ref-filename="_ZN12_GLOBAL__N_112LDTLSCleanup11SetRegisterERN4llvm12MachineInstrEPj">SetRegister</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#1030I" title='I' data-ref="1030I" data-ref-filename="1030I">I</a></span>, &amp;<a class="local col7 ref" href="#1027TLSBaseAddrReg" title='TLSBaseAddrReg' data-ref="1027TLSBaseAddrReg" data-ref-filename="1027TLSBaseAddrReg">TLSBaseAddrReg</a>);</td></tr>
<tr><th id="8774">8774</th><td>            <a class="local col9 ref" href="#1029Changed" title='Changed' data-ref="1029Changed" data-ref-filename="1029Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="8775">8775</th><td>            <b>break</b>;</td></tr>
<tr><th id="8776">8776</th><td>          <b>default</b>:</td></tr>
<tr><th id="8777">8777</th><td>            <b>break</b>;</td></tr>
<tr><th id="8778">8778</th><td>        }</td></tr>
<tr><th id="8779">8779</th><td>      }</td></tr>
<tr><th id="8780">8780</th><td></td></tr>
<tr><th id="8781">8781</th><td>      <i>// Visit the children of this block in the dominator tree.</i></td></tr>
<tr><th id="8782">8782</th><td>      <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="1032I" title='I' data-type='llvm::DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt; **' data-ref="1032I" data-ref-filename="1032I">I</dfn> = <a class="local col6 ref" href="#1026Node" title='Node' data-ref="1026Node" data-ref-filename="1026Node">Node</a>-&gt;<a class="ref fn" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZN4llvm15DomTreeNodeBase5beginEv" title='llvm::DomTreeNodeBase::begin' data-ref="_ZN4llvm15DomTreeNodeBase5beginEv" data-ref-filename="_ZN4llvm15DomTreeNodeBase5beginEv">begin</a>(), <dfn class="local col3 decl" id="1033E" title='E' data-type='llvm::DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt; **' data-ref="1033E" data-ref-filename="1033E">E</dfn> = <a class="local col6 ref" href="#1026Node" title='Node' data-ref="1026Node" data-ref-filename="1026Node">Node</a>-&gt;<a class="ref fn" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZN4llvm15DomTreeNodeBase3endEv" title='llvm::DomTreeNodeBase::end' data-ref="_ZN4llvm15DomTreeNodeBase3endEv" data-ref-filename="_ZN4llvm15DomTreeNodeBase3endEv">end</a>(); <a class="local col2 ref" href="#1032I" title='I' data-ref="1032I" data-ref-filename="1032I">I</a> != <a class="local col3 ref" href="#1033E" title='E' data-ref="1033E" data-ref-filename="1033E">E</a>; ++<a class="local col2 ref" href="#1032I" title='I' data-ref="1032I" data-ref-filename="1032I">I</a>) {</td></tr>
<tr><th id="8783">8783</th><td>        <a class="local col9 ref" href="#1029Changed" title='Changed' data-ref="1029Changed" data-ref-filename="1029Changed">Changed</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj" title='(anonymous namespace)::LDTLSCleanup::VisitNode' data-use='c' data-ref="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj" data-ref-filename="_ZN12_GLOBAL__N_112LDTLSCleanup9VisitNodeEPN4llvm15DomTreeNodeBaseINS1_17MachineBasicBlockEEEj">VisitNode</a>(*<a class="local col2 ref" href="#1032I" title='I' data-ref="1032I" data-ref-filename="1032I">I</a>, <a class="local col7 ref" href="#1027TLSBaseAddrReg" title='TLSBaseAddrReg' data-ref="1027TLSBaseAddrReg" data-ref-filename="1027TLSBaseAddrReg">TLSBaseAddrReg</a>);</td></tr>
<tr><th id="8784">8784</th><td>      }</td></tr>
<tr><th id="8785">8785</th><td></td></tr>
<tr><th id="8786">8786</th><td>      <b>return</b> <a class="local col9 ref" href="#1029Changed" title='Changed' data-ref="1029Changed" data-ref-filename="1029Changed">Changed</a>;</td></tr>
<tr><th id="8787">8787</th><td>    }</td></tr>
<tr><th id="8788">8788</th><td></td></tr>
<tr><th id="8789">8789</th><td>    <i  data-doc="_ZN12_GLOBAL__N_112LDTLSCleanup22ReplaceTLSBaseAddrCallERN4llvm12MachineInstrEj">// Replace the TLS_base_addr instruction I with a copy from</i></td></tr>
<tr><th id="8790">8790</th><td><i  data-doc="_ZN12_GLOBAL__N_112LDTLSCleanup22ReplaceTLSBaseAddrCallERN4llvm12MachineInstrEj">    // TLSBaseAddrReg, returning the new instruction.</i></td></tr>
<tr><th id="8791">8791</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112LDTLSCleanup22ReplaceTLSBaseAddrCallERN4llvm12MachineInstrEj" title='(anonymous namespace)::LDTLSCleanup::ReplaceTLSBaseAddrCall' data-type='llvm::MachineInstr * (anonymous namespace)::LDTLSCleanup::ReplaceTLSBaseAddrCall(llvm::MachineInstr &amp; I, unsigned int TLSBaseAddrReg)' data-ref="_ZN12_GLOBAL__N_112LDTLSCleanup22ReplaceTLSBaseAddrCallERN4llvm12MachineInstrEj" data-ref-filename="_ZN12_GLOBAL__N_112LDTLSCleanup22ReplaceTLSBaseAddrCallERN4llvm12MachineInstrEj">ReplaceTLSBaseAddrCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1034I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1034I" data-ref-filename="1034I">I</dfn>,</td></tr>
<tr><th id="8792">8792</th><td>                                         <em>unsigned</em> <dfn class="local col5 decl" id="1035TLSBaseAddrReg" title='TLSBaseAddrReg' data-type='unsigned int' data-ref="1035TLSBaseAddrReg" data-ref-filename="1035TLSBaseAddrReg">TLSBaseAddrReg</dfn>) {</td></tr>
<tr><th id="8793">8793</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="1036MF" title='MF' data-type='llvm::MachineFunction *' data-ref="1036MF" data-ref-filename="1036MF">MF</dfn> = <a class="local col4 ref" href="#1034I" title='I' data-ref="1034I" data-ref-filename="1034I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="8794">8794</th><td>      <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col7 decl" id="1037STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="1037STI" data-ref-filename="1037STI">STI</dfn> = <a class="local col6 ref" href="#1036MF" title='MF' data-ref="1036MF" data-ref-filename="1036MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="8795">8795</th><td>      <em>const</em> <em>bool</em> <dfn class="local col8 decl" id="1038is64Bit" title='is64Bit' data-type='const bool' data-ref="1038is64Bit" data-ref-filename="1038is64Bit">is64Bit</dfn> = <a class="local col7 ref" href="#1037STI" title='STI' data-ref="1037STI" data-ref-filename="1037STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>();</td></tr>
<tr><th id="8796">8796</th><td>      <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a> *<dfn class="local col9 decl" id="1039TII" title='TII' data-type='const llvm::X86InstrInfo *' data-ref="1039TII" data-ref-filename="1039TII">TII</dfn> = <a class="local col7 ref" href="#1037STI" title='STI' data-ref="1037STI" data-ref-filename="1037STI">STI</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="8797">8797</th><td></td></tr>
<tr><th id="8798">8798</th><td>      <i>// Insert a Copy from TLSBaseAddrReg to RAX/EAX.</i></td></tr>
<tr><th id="8799">8799</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="1040Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="1040Copy" data-ref-filename="1040Copy">Copy</dfn> =</td></tr>
<tr><th id="8800">8800</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col4 ref" href="#1034I" title='I' data-ref="1034I" data-ref-filename="1034I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class='refarg'><a class="local col4 ref" href="#1034I" title='I' data-ref="1034I" data-ref-filename="1034I">I</a></span>, <a class="local col4 ref" href="#1034I" title='I' data-ref="1034I" data-ref-filename="1034I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="8801">8801</th><td>                  <a class="local col9 ref" href="#1039TII" title='TII' data-ref="1039TII" data-ref-filename="1039TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#1038is64Bit" title='is64Bit' data-ref="1038is64Bit" data-ref-filename="1038is64Bit">is64Bit</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EAX" title='llvm::X86::EAX' data-ref="llvm::X86::EAX" data-ref-filename="llvm..X86..EAX">EAX</a>)</td></tr>
<tr><th id="8802">8802</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#1035TLSBaseAddrReg" title='TLSBaseAddrReg' data-ref="1035TLSBaseAddrReg" data-ref-filename="1035TLSBaseAddrReg">TLSBaseAddrReg</a>);</td></tr>
<tr><th id="8803">8803</th><td></td></tr>
<tr><th id="8804">8804</th><td>      <i>// Erase the TLS_base_addr instruction.</i></td></tr>
<tr><th id="8805">8805</th><td>      <a class="local col4 ref" href="#1034I" title='I' data-ref="1034I" data-ref-filename="1034I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="8806">8806</th><td></td></tr>
<tr><th id="8807">8807</th><td>      <b>return</b> <a class="local col0 ref" href="#1040Copy" title='Copy' data-ref="1040Copy" data-ref-filename="1040Copy">Copy</a>;</td></tr>
<tr><th id="8808">8808</th><td>    }</td></tr>
<tr><th id="8809">8809</th><td></td></tr>
<tr><th id="8810">8810</th><td>    <i  data-doc="_ZN12_GLOBAL__N_112LDTLSCleanup11SetRegisterERN4llvm12MachineInstrEPj">// Create a virtual register in *TLSBaseAddrReg, and populate it by</i></td></tr>
<tr><th id="8811">8811</th><td><i  data-doc="_ZN12_GLOBAL__N_112LDTLSCleanup11SetRegisterERN4llvm12MachineInstrEPj">    // inserting a copy instruction after I. Returns the new instruction.</i></td></tr>
<tr><th id="8812">8812</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_112LDTLSCleanup11SetRegisterERN4llvm12MachineInstrEPj" title='(anonymous namespace)::LDTLSCleanup::SetRegister' data-type='llvm::MachineInstr * (anonymous namespace)::LDTLSCleanup::SetRegister(llvm::MachineInstr &amp; I, unsigned int * TLSBaseAddrReg)' data-ref="_ZN12_GLOBAL__N_112LDTLSCleanup11SetRegisterERN4llvm12MachineInstrEPj" data-ref-filename="_ZN12_GLOBAL__N_112LDTLSCleanup11SetRegisterERN4llvm12MachineInstrEPj">SetRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1041I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="1041I" data-ref-filename="1041I">I</dfn>, <em>unsigned</em> *<dfn class="local col2 decl" id="1042TLSBaseAddrReg" title='TLSBaseAddrReg' data-type='unsigned int *' data-ref="1042TLSBaseAddrReg" data-ref-filename="1042TLSBaseAddrReg">TLSBaseAddrReg</dfn>) {</td></tr>
<tr><th id="8813">8813</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="1043MF" title='MF' data-type='llvm::MachineFunction *' data-ref="1043MF" data-ref-filename="1043MF">MF</dfn> = <a class="local col1 ref" href="#1041I" title='I' data-ref="1041I" data-ref-filename="1041I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="8814">8814</th><td>      <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col4 decl" id="1044STI" title='STI' data-type='const llvm::X86Subtarget &amp;' data-ref="1044STI" data-ref-filename="1044STI">STI</dfn> = <a class="local col3 ref" href="#1043MF" title='MF' data-ref="1043MF" data-ref-filename="1043MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="8815">8815</th><td>      <em>const</em> <em>bool</em> <dfn class="local col5 decl" id="1045is64Bit" title='is64Bit' data-type='const bool' data-ref="1045is64Bit" data-ref-filename="1045is64Bit">is64Bit</dfn> = <a class="local col4 ref" href="#1044STI" title='STI' data-ref="1044STI" data-ref-filename="1044STI">STI</a>.<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget7is64BitEv" title='llvm::X86Subtarget::is64Bit' data-ref="_ZNK4llvm12X86Subtarget7is64BitEv" data-ref-filename="_ZNK4llvm12X86Subtarget7is64BitEv">is64Bit</a>();</td></tr>
<tr><th id="8816">8816</th><td>      <em>const</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a> *<dfn class="local col6 decl" id="1046TII" title='TII' data-type='const llvm::X86InstrInfo *' data-ref="1046TII" data-ref-filename="1046TII">TII</dfn> = <a class="local col4 ref" href="#1044STI" title='STI' data-ref="1044STI" data-ref-filename="1044STI">STI</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget12getInstrInfoEv" title='llvm::X86Subtarget::getInstrInfo' data-ref="_ZNK4llvm12X86Subtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="8817">8817</th><td></td></tr>
<tr><th id="8818">8818</th><td>      <i>// Create a virtual register for the TLS base address.</i></td></tr>
<tr><th id="8819">8819</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="1047RegInfo" title='RegInfo' data-type='llvm::MachineRegisterInfo &amp;' data-ref="1047RegInfo" data-ref-filename="1047RegInfo">RegInfo</dfn> = <a class="local col3 ref" href="#1043MF" title='MF' data-ref="1043MF" data-ref-filename="1043MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="8820">8820</th><td>      *<a class="local col2 ref" href="#1042TLSBaseAddrReg" title='TLSBaseAddrReg' data-ref="1042TLSBaseAddrReg" data-ref-filename="1042TLSBaseAddrReg">TLSBaseAddrReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#1047RegInfo" title='RegInfo' data-ref="1047RegInfo" data-ref-filename="1047RegInfo">RegInfo</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col5 ref" href="#1045is64Bit" title='is64Bit' data-ref="1045is64Bit" data-ref-filename="1045is64Bit">is64Bit</a></td></tr>
<tr><th id="8821">8821</th><td>                                                      ? &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR64RegClass" title='llvm::X86::GR64RegClass' data-ref="llvm::X86::GR64RegClass" data-ref-filename="llvm..X86..GR64RegClass">GR64RegClass</a></td></tr>
<tr><th id="8822">8822</th><td>                                                      : &amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::GR32RegClass" title='llvm::X86::GR32RegClass' data-ref="llvm::X86::GR32RegClass" data-ref-filename="llvm..X86..GR32RegClass">GR32RegClass</a>);</td></tr>
<tr><th id="8823">8823</th><td></td></tr>
<tr><th id="8824">8824</th><td>      <i>// Insert a copy from RAX/EAX to TLSBaseAddrReg.</i></td></tr>
<tr><th id="8825">8825</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="1048Next" title='Next' data-type='llvm::MachineInstr *' data-ref="1048Next" data-ref-filename="1048Next">Next</dfn> = <a class="local col1 ref" href="#1041I" title='I' data-ref="1041I" data-ref-filename="1041I">I</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm22ilist_node_with_parent11getNextNodeEv" title='llvm::ilist_node_with_parent::getNextNode' data-ref="_ZN4llvm22ilist_node_with_parent11getNextNodeEv" data-ref-filename="_ZN4llvm22ilist_node_with_parent11getNextNodeEv">getNextNode</a>();</td></tr>
<tr><th id="8826">8826</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="1049Copy" title='Copy' data-type='llvm::MachineInstr *' data-ref="1049Copy" data-ref-filename="1049Copy">Copy</dfn> =</td></tr>
<tr><th id="8827">8827</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col1 ref" href="#1041I" title='I' data-ref="1041I" data-ref-filename="1041I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="local col8 ref" href="#1048Next" title='Next' data-ref="1048Next" data-ref-filename="1048Next">Next</a>, <a class="local col1 ref" href="#1041I" title='I' data-ref="1041I" data-ref-filename="1041I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="8828">8828</th><td>                  <a class="local col6 ref" href="#1046TII" title='TII' data-ref="1046TII" data-ref-filename="1046TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a>*<a class="local col2 ref" href="#1042TLSBaseAddrReg" title='TLSBaseAddrReg' data-ref="1042TLSBaseAddrReg" data-ref-filename="1042TLSBaseAddrReg">TLSBaseAddrReg</a>)</td></tr>
<tr><th id="8829">8829</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#1045is64Bit" title='is64Bit' data-ref="1045is64Bit" data-ref-filename="1045is64Bit">is64Bit</a> ? <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RAX" title='llvm::X86::RAX' data-ref="llvm::X86::RAX" data-ref-filename="llvm..X86..RAX">RAX</a> : <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::EAX" title='llvm::X86::EAX' data-ref="llvm::X86::EAX" data-ref-filename="llvm..X86..EAX">EAX</a>);</td></tr>
<tr><th id="8830">8830</th><td></td></tr>
<tr><th id="8831">8831</th><td>      <b>return</b> <a class="local col9 ref" href="#1049Copy" title='Copy' data-ref="1049Copy" data-ref-filename="1049Copy">Copy</a>;</td></tr>
<tr><th id="8832">8832</th><td>    }</td></tr>
<tr><th id="8833">8833</th><td></td></tr>
<tr><th id="8834">8834</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_112LDTLSCleanup11getPassNameEv" title='(anonymous namespace)::LDTLSCleanup::getPassName' data-type='llvm::StringRef (anonymous namespace)::LDTLSCleanup::getPassName() const' data-ref="_ZNK12_GLOBAL__N_112LDTLSCleanup11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_112LDTLSCleanup11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="8835">8835</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Local Dynamic TLS Access Clean-up"</q>;</td></tr>
<tr><th id="8836">8836</th><td>    }</td></tr>
<tr><th id="8837">8837</th><td></td></tr>
<tr><th id="8838">8838</th><td>    <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_112LDTLSCleanup16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::LDTLSCleanup::getAnalysisUsage' data-type='void (anonymous namespace)::LDTLSCleanup::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_112LDTLSCleanup16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_112LDTLSCleanup16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col0 decl" id="1050AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1050AU" data-ref-filename="1050AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="8839">8839</th><td>      <a class="local col0 ref" href="#1050AU" title='AU' data-ref="1050AU" data-ref-filename="1050AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="8840">8840</th><td>      <a class="local col0 ref" href="#1050AU" title='AU' data-ref="1050AU" data-ref-filename="1050AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="8841">8841</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col0 ref" href="#1050AU" title='AU' data-ref="1050AU" data-ref-filename="1050AU">AU</a></span>);</td></tr>
<tr><th id="8842">8842</th><td>    }</td></tr>
<tr><th id="8843">8843</th><td>  };</td></tr>
<tr><th id="8844">8844</th><td>}</td></tr>
<tr><th id="8845">8845</th><td></td></tr>
<tr><th id="8846">8846</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::LDTLSCleanup" title='(anonymous namespace)::LDTLSCleanup' data-ref="(anonymousnamespace)::LDTLSCleanup" data-ref-filename="(anonymousnamespace)..LDTLSCleanup">LDTLSCleanup</a>::<dfn class="tu decl def" id="(anonymousnamespace)::LDTLSCleanup::ID" title='(anonymous namespace)::LDTLSCleanup::ID' data-type='char' data-ref="(anonymousnamespace)::LDTLSCleanup::ID" data-ref-filename="(anonymousnamespace)..LDTLSCleanup..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="8847">8847</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a>*</td></tr>
<tr><th id="8848">8848</th><td><span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm32createCleanupLocalDynamicTLSPassEv" title='llvm::createCleanupLocalDynamicTLSPass' data-ref="_ZN4llvm32createCleanupLocalDynamicTLSPassEv" data-ref-filename="_ZN4llvm32createCleanupLocalDynamicTLSPassEv">createCleanupLocalDynamicTLSPass</dfn>() { <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::LDTLSCleanup" title='(anonymous namespace)::LDTLSCleanup' data-ref="(anonymousnamespace)::LDTLSCleanup" data-ref-filename="(anonymousnamespace)..LDTLSCleanup">LDTLSCleanup</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_112LDTLSCleanupC1Ev" title='(anonymous namespace)::LDTLSCleanup::LDTLSCleanup' data-use='c' data-ref="_ZN12_GLOBAL__N_112LDTLSCleanupC1Ev" data-ref-filename="_ZN12_GLOBAL__N_112LDTLSCleanupC1Ev">(</a>); }</td></tr>
<tr><th id="8849">8849</th><td></td></tr>
<tr><th id="8850">8850</th><td><i class="doc">/// Constants defining how certain sequences should be outlined.</i></td></tr>
<tr><th id="8851">8851</th><td><i class="doc">///</i></td></tr>
<tr><th id="8852">8852</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerDefault</span> implies that the function is called with a call</i></td></tr>
<tr><th id="8853">8853</th><td><i class="doc">/// instruction, and a return must be emitted for the outlined function frame.</i></td></tr>
<tr><th id="8854">8854</th><td><i class="doc">///</i></td></tr>
<tr><th id="8855">8855</th><td><i class="doc">/// That is,</i></td></tr>
<tr><th id="8856">8856</th><td><i class="doc">///</i></td></tr>
<tr><th id="8857">8857</th><td><i class="doc">/// I1                                 OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="8858">8858</th><td><i class="doc">/// I2 --&gt; call OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="8859">8859</th><td><i class="doc">/// I3                                  I2</i></td></tr>
<tr><th id="8860">8860</th><td><i class="doc">///                                     I3</i></td></tr>
<tr><th id="8861">8861</th><td><i class="doc">///                                     ret</i></td></tr>
<tr><th id="8862">8862</th><td><i class="doc">///</i></td></tr>
<tr><th id="8863">8863</th><td><i class="doc">/// * Call construction overhead: 1 (call instruction)</i></td></tr>
<tr><th id="8864">8864</th><td><i class="doc">/// * Frame construction overhead: 1 (return instruction)</i></td></tr>
<tr><th id="8865">8865</th><td><i class="doc">///</i></td></tr>
<tr><th id="8866">8866</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">MachineOutlinerTailCall</span> implies that the function is being tail called.</i></td></tr>
<tr><th id="8867">8867</th><td><i class="doc">/// A jump is emitted instead of a call, and the return is already present in</i></td></tr>
<tr><th id="8868">8868</th><td><i class="doc">/// the outlined sequence. That is,</i></td></tr>
<tr><th id="8869">8869</th><td><i class="doc">///</i></td></tr>
<tr><th id="8870">8870</th><td><i class="doc">/// I1                                 OUTLINED_FUNCTION:</i></td></tr>
<tr><th id="8871">8871</th><td><i class="doc">/// I2 --&gt; jmp OUTLINED_FUNCTION       I1</i></td></tr>
<tr><th id="8872">8872</th><td><i class="doc">/// ret                                I2</i></td></tr>
<tr><th id="8873">8873</th><td><i class="doc">///                                    ret</i></td></tr>
<tr><th id="8874">8874</th><td><i class="doc">///</i></td></tr>
<tr><th id="8875">8875</th><td><i class="doc">/// * Call construction overhead: 1 (jump instruction)</i></td></tr>
<tr><th id="8876">8876</th><td><i class="doc">/// * Frame construction overhead: 0 (don't need to return)</i></td></tr>
<tr><th id="8877">8877</th><td><i class="doc">///</i></td></tr>
<tr><th id="8878">8878</th><td><b>enum</b> <dfn class="type def" id="MachineOutlinerClass" title='MachineOutlinerClass' data-ref="MachineOutlinerClass" data-ref-filename="MachineOutlinerClass">MachineOutlinerClass</dfn> {</td></tr>
<tr><th id="8879">8879</th><td>  <dfn class="enum" id="MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</dfn>,</td></tr>
<tr><th id="8880">8880</th><td>  <dfn class="enum" id="MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</dfn></td></tr>
<tr><th id="8881">8881</th><td>};</td></tr>
<tr><th id="8882">8882</th><td></td></tr>
<tr><th id="8883">8883</th><td><span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" title='llvm::X86InstrInfo::getOutliningCandidateInfo' data-ref="_ZNK4llvm12X86InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE" data-ref-filename="_ZNK4llvm12X86InstrInfo25getOutliningCandidateInfoERSt6vectorINS_8outliner9CandidateESaIS3_EE">getOutliningCandidateInfo</dfn>(</td></tr>
<tr><th id="8884">8884</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a>&gt; &amp;<dfn class="local col1 decl" id="1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-type='std::vector&lt;outliner::Candidate&gt; &amp;' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</dfn>) <em>const</em> {</td></tr>
<tr><th id="8885">8885</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="1052SequenceSize" title='SequenceSize' data-type='unsigned int' data-ref="1052SequenceSize" data-ref-filename="1052SequenceSize">SequenceSize</dfn> =</td></tr>
<tr><th id="8886">8886</th><td>      <span class="namespace">std::</span><span class='tu ref fn' title='std::accumulate' data-use='c' data-ref="_ZSt10accumulateT_S_T0_T1_" data-ref-filename="_ZSt10accumulateT_S_T0_T1_">accumulate</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>(),</td></tr>
<tr><th id="8887">8887</th><td>                      <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()), <var>0</var>,</td></tr>
<tr><th id="8888">8888</th><td>                      [](<em>unsigned</em> <dfn class="local col3 decl" id="1053Sum" title='Sum' data-type='unsigned int' data-ref="1053Sum" data-ref-filename="1053Sum">Sum</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="1054MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="1054MI" data-ref-filename="1054MI">MI</dfn>) {</td></tr>
<tr><th id="8889">8889</th><td>                        <i>// FIXME: x86 doesn't implement getInstSizeInBytes, so</i></td></tr>
<tr><th id="8890">8890</th><td><i>                        // we can't tell the cost.  Just assume each instruction</i></td></tr>
<tr><th id="8891">8891</th><td><i>                        // is one byte.</i></td></tr>
<tr><th id="8892">8892</th><td>                        <b>if</b> (<a class="local col4 ref" href="#1054MI" title='MI' data-ref="1054MI" data-ref-filename="1054MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col4 ref" href="#1054MI" title='MI' data-ref="1054MI" data-ref-filename="1054MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv" data-ref-filename="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>())</td></tr>
<tr><th id="8893">8893</th><td>                          <b>return</b> <a class="local col3 ref" href="#1053Sum" title='Sum' data-ref="1053Sum" data-ref-filename="1053Sum">Sum</a>;</td></tr>
<tr><th id="8894">8894</th><td>                        <b>return</b> <a class="local col3 ref" href="#1053Sum" title='Sum' data-ref="1053Sum" data-ref-filename="1053Sum">Sum</a> + <var>1</var>;</td></tr>
<tr><th id="8895">8895</th><td>                      });</td></tr>
<tr><th id="8896">8896</th><td></td></tr>
<tr><th id="8897">8897</th><td>  <i>// We check to see if CFI Instructions are present, and if they are</i></td></tr>
<tr><th id="8898">8898</th><td><i>  // we find the number of CFI Instructions in the candidates.</i></td></tr>
<tr><th id="8899">8899</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="1055CFICount" title='CFICount' data-type='unsigned int' data-ref="1055CFICount" data-ref-filename="1055CFICount">CFICount</dfn> = <var>0</var>;</td></tr>
<tr><th id="8900">8900</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="1056MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="1056MBBI" data-ref-filename="1056MBBI">MBBI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate5frontEv" title='llvm::outliner::Candidate::front' data-ref="_ZN4llvm8outliner9Candidate5frontEv" data-ref-filename="_ZN4llvm8outliner9Candidate5frontEv">front</a>();</td></tr>
<tr><th id="8901">8901</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="1057Loc" title='Loc' data-type='unsigned int' data-ref="1057Loc" data-ref-filename="1057Loc">Loc</dfn> = <a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate11getStartIdxEv" title='llvm::outliner::Candidate::getStartIdx' data-ref="_ZNK4llvm8outliner9Candidate11getStartIdxEv" data-ref-filename="_ZNK4llvm8outliner9Candidate11getStartIdxEv">getStartIdx</a>();</td></tr>
<tr><th id="8902">8902</th><td>       <a class="local col7 ref" href="#1057Loc" title='Loc' data-ref="1057Loc" data-ref-filename="1057Loc">Loc</a> &lt; <a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate9getEndIdxEv" title='llvm::outliner::Candidate::getEndIdx' data-ref="_ZNK4llvm8outliner9Candidate9getEndIdxEv" data-ref-filename="_ZNK4llvm8outliner9Candidate9getEndIdxEv">getEndIdx</a>() + <var>1</var>; <a class="local col7 ref" href="#1057Loc" title='Loc' data-ref="1057Loc" data-ref-filename="1057Loc">Loc</a>++) {</td></tr>
<tr><th id="8903">8903</th><td>    <em>const</em> <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>&gt; &amp;<dfn class="local col8 decl" id="1058CFIInstructions" title='CFIInstructions' data-type='const std::vector&lt;MCCFIInstruction&gt; &amp;' data-ref="1058CFIInstructions" data-ref-filename="1058CFIInstructions">CFIInstructions</dfn> =</td></tr>
<tr><th id="8904">8904</th><td>        <a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction20getFrameInstructionsEv" title='llvm::MachineFunction::getFrameInstructions' data-ref="_ZNK4llvm15MachineFunction20getFrameInstructionsEv" data-ref-filename="_ZNK4llvm15MachineFunction20getFrameInstructionsEv">getFrameInstructions</a>();</td></tr>
<tr><th id="8905">8905</th><td>    <b>if</b> (<a class="local col6 ref" href="#1056MBBI" title='MBBI' data-ref="1056MBBI" data-ref-filename="1056MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16isCFIInstructionEv" title='llvm::MachineInstr::isCFIInstruction' data-ref="_ZNK4llvm12MachineInstr16isCFIInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr16isCFIInstructionEv">isCFIInstruction</a>()) {</td></tr>
<tr><th id="8906">8906</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="1059CFIIndex" title='CFIIndex' data-type='unsigned int' data-ref="1059CFIIndex" data-ref-filename="1059CFIIndex">CFIIndex</dfn> = <a class="local col6 ref" href="#1056MBBI" title='MBBI' data-ref="1056MBBI" data-ref-filename="1056MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11getCFIIndexEv" title='llvm::MachineOperand::getCFIIndex' data-ref="_ZNK4llvm14MachineOperand11getCFIIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand11getCFIIndexEv">getCFIIndex</a>();</td></tr>
<tr><th id="8907">8907</th><td>      <a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a> <dfn class="local col0 decl" id="1060CFI" title='CFI' data-type='llvm::MCCFIInstruction' data-ref="1060CFI" data-ref-filename="1060CFI">CFI</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCDwarf.h.html#441" title='llvm::MCCFIInstruction::MCCFIInstruction' data-ref="_ZN4llvm16MCCFIInstructionC1ERKS0_" data-ref-filename="_ZN4llvm16MCCFIInstructionC1ERKS0_"></a><a class="local col8 ref" href="#1058CFIInstructions" title='CFIInstructions' data-ref="1058CFIInstructions" data-ref-filename="1058CFIInstructions">CFIInstructions</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col9 ref" href="#1059CFIIndex" title='CFIIndex' data-ref="1059CFIIndex" data-ref-filename="1059CFIIndex">CFIIndex</a>]</span>;</td></tr>
<tr><th id="8908">8908</th><td>      <a class="local col5 ref" href="#1055CFICount" title='CFICount' data-ref="1055CFICount" data-ref-filename="1055CFICount">CFICount</a>++;</td></tr>
<tr><th id="8909">8909</th><td>    }</td></tr>
<tr><th id="8910">8910</th><td>    <a class="local col6 ref" href="#1056MBBI" title='MBBI' data-ref="1056MBBI" data-ref-filename="1056MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="8911">8911</th><td>  }</td></tr>
<tr><th id="8912">8912</th><td></td></tr>
<tr><th id="8913">8913</th><td>  <i>// We compare the number of found CFI Instructions to  the number of CFI</i></td></tr>
<tr><th id="8914">8914</th><td><i>  // instructions in the parent function for each candidate.  We must check this</i></td></tr>
<tr><th id="8915">8915</th><td><i>  // since if we outline one of the CFI instructions in a function, we have to</i></td></tr>
<tr><th id="8916">8916</th><td><i>  // outline them all for correctness. If we do not, the address offsets will be</i></td></tr>
<tr><th id="8917">8917</th><td><i>  // incorrect between the two sections of the program.</i></td></tr>
<tr><th id="8918">8918</th><td>  <b>for</b> (<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col1 decl" id="1061C" title='C' data-type='outliner::Candidate &amp;' data-ref="1061C" data-ref-filename="1061C">C</dfn> : <a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a>) {</td></tr>
<tr><th id="8919">8919</th><td>    <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction" data-ref-filename="llvm..MCCFIInstruction">MCCFIInstruction</a>&gt; <dfn class="local col2 decl" id="1062CFIInstructions" title='CFIInstructions' data-type='std::vector&lt;MCCFIInstruction&gt;' data-ref="1062CFIInstructions" data-ref-filename="1062CFIInstructions">CFIInstructions</dfn> =</td></tr>
<tr><th id="8920">8920</th><td>        <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E" data-ref-filename="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></span><a class="local col1 ref" href="#1061C" title='C' data-ref="1061C" data-ref-filename="1061C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZNK4llvm8outliner9Candidate5getMFEv" title='llvm::outliner::Candidate::getMF' data-ref="_ZNK4llvm8outliner9Candidate5getMFEv" data-ref-filename="_ZNK4llvm8outliner9Candidate5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction20getFrameInstructionsEv" title='llvm::MachineFunction::getFrameInstructions' data-ref="_ZNK4llvm15MachineFunction20getFrameInstructionsEv" data-ref-filename="_ZNK4llvm15MachineFunction20getFrameInstructionsEv">getFrameInstructions</a>();</td></tr>
<tr><th id="8921">8921</th><td></td></tr>
<tr><th id="8922">8922</th><td>    <b>if</b> (<a class="local col5 ref" href="#1055CFICount" title='CFICount' data-ref="1055CFICount" data-ref-filename="1055CFICount">CFICount</a> &gt; <var>0</var> &amp;&amp; <a class="local col5 ref" href="#1055CFICount" title='CFICount' data-ref="1055CFICount" data-ref-filename="1055CFICount">CFICount</a> != <a class="local col2 ref" href="#1062CFIInstructions" title='CFIInstructions' data-ref="1062CFIInstructions" data-ref-filename="1062CFIInstructions">CFIInstructions</a>.<span class='ref fn' title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv" data-ref-filename="_ZNKSt6vector4sizeEv">size</span>())</td></tr>
<tr><th id="8923">8923</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="8924">8924</th><td>  }</td></tr>
<tr><th id="8925">8925</th><td></td></tr>
<tr><th id="8926">8926</th><td>  <i>// FIXME: Use real size in bytes for call and ret instructions.</i></td></tr>
<tr><th id="8927">8927</th><td>  <b>if</b> (<a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<var>0</var>]</span>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate4backEv" title='llvm::outliner::Candidate::back' data-ref="_ZN4llvm8outliner9Candidate4backEv" data-ref-filename="_ZN4llvm8outliner9Candidate4backEv">back</a>()<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>()) {</td></tr>
<tr><th id="8928">8928</th><td>    <b>for</b> (<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col3 decl" id="1063C" title='C' data-type='outliner::Candidate &amp;' data-ref="1063C" data-ref-filename="1063C">C</dfn> : <a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a>)</td></tr>
<tr><th id="8929">8929</th><td>      <a class="local col3 ref" href="#1063C" title='C' data-ref="1063C" data-ref-filename="1063C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj" data-ref-filename="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a>, <var>1</var>);</td></tr>
<tr><th id="8930">8930</th><td></td></tr>
<tr><th id="8931">8931</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj">(</a><a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a>, <a class="local col2 ref" href="#1052SequenceSize" title='SequenceSize' data-ref="1052SequenceSize" data-ref-filename="1052SequenceSize">SequenceSize</a>,</td></tr>
<tr><th id="8932">8932</th><td>                                      <var>0</var>, <i>// Number of bytes to emit frame.</i></td></tr>
<tr><th id="8933">8933</th><td>                                      <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a> <i>// Type of frame.</i></td></tr>
<tr><th id="8934">8934</th><td>    );</td></tr>
<tr><th id="8935">8935</th><td>  }</td></tr>
<tr><th id="8936">8936</th><td></td></tr>
<tr><th id="8937">8937</th><td>  <b>if</b> (<a class="local col5 ref" href="#1055CFICount" title='CFICount' data-ref="1055CFICount" data-ref-filename="1055CFICount">CFICount</a> &gt; <var>0</var>)</td></tr>
<tr><th id="8938">8938</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1Ev" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1Ev" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1Ev">(</a>);</td></tr>
<tr><th id="8939">8939</th><td></td></tr>
<tr><th id="8940">8940</th><td>  <b>for</b> (<span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col4 decl" id="1064C" title='C' data-type='outliner::Candidate &amp;' data-ref="1064C" data-ref-filename="1064C">C</dfn> : <a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a>)</td></tr>
<tr><th id="8941">8941</th><td>    <a class="local col4 ref" href="#1064C" title='C' data-ref="1064C" data-ref-filename="1064C">C</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner9Candidate11setCallInfoEjj" title='llvm::outliner::Candidate::setCallInfo' data-ref="_ZN4llvm8outliner9Candidate11setCallInfoEjj" data-ref-filename="_ZN4llvm8outliner9Candidate11setCallInfoEjj">setCallInfo</a>(<a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>, <var>1</var>);</td></tr>
<tr><th id="8942">8942</th><td></td></tr>
<tr><th id="8943">8943</th><td>  <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj" title='llvm::outliner::OutlinedFunction::OutlinedFunction' data-ref="_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj" data-ref-filename="_ZN4llvm8outliner16OutlinedFunctionC1ERSt6vectorINS0_9CandidateESaIS3_EEjjj">(</a><a class="local col1 ref" href="#1051RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-ref="1051RepeatedSequenceLocs" data-ref-filename="1051RepeatedSequenceLocs">RepeatedSequenceLocs</a>, <a class="local col2 ref" href="#1052SequenceSize" title='SequenceSize' data-ref="1052SequenceSize" data-ref-filename="1052SequenceSize">SequenceSize</a>, <var>1</var>,</td></tr>
<tr><th id="8944">8944</th><td>                                    <a class="enum" href="#MachineOutlinerDefault" title='MachineOutlinerDefault' data-ref="MachineOutlinerDefault" data-ref-filename="MachineOutlinerDefault">MachineOutlinerDefault</a>);</td></tr>
<tr><th id="8945">8945</th><td>}</td></tr>
<tr><th id="8946">8946</th><td></td></tr>
<tr><th id="8947">8947</th><td><em>bool</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" title='llvm::X86InstrInfo::isFunctionSafeToOutlineFrom' data-ref="_ZNK4llvm12X86InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" data-ref-filename="_ZNK4llvm12X86InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb">isFunctionSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="1065MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1065MF" data-ref-filename="1065MF">MF</dfn>,</td></tr>
<tr><th id="8948">8948</th><td>                                           <em>bool</em> <dfn class="local col6 decl" id="1066OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-type='bool' data-ref="1066OutlineFromLinkOnceODRs" data-ref-filename="1066OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</dfn>) <em>const</em> {</td></tr>
<tr><th id="8949">8949</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> &amp;<dfn class="local col7 decl" id="1067F" title='F' data-type='const llvm::Function &amp;' data-ref="1067F" data-ref-filename="1067F">F</dfn> = <a class="local col5 ref" href="#1065MF" title='MF' data-ref="1065MF" data-ref-filename="1065MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>();</td></tr>
<tr><th id="8950">8950</th><td></td></tr>
<tr><th id="8951">8951</th><td>  <i>// Does the function use a red zone? If it does, then we can't risk messing</i></td></tr>
<tr><th id="8952">8952</th><td><i>  // with the stack.</i></td></tr>
<tr><th id="8953">8953</th><td>  <b>if</b> (<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget" data-ref-filename="llvm..X86InstrInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget16getFrameLoweringEv" title='llvm::X86Subtarget::getFrameLowering' data-ref="_ZNK4llvm12X86Subtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm12X86Subtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="ref fn" href="X86FrameLowering.h.html#_ZNK4llvm16X86FrameLowering17has128ByteRedZoneERKNS_15MachineFunctionE" title='llvm::X86FrameLowering::has128ByteRedZone' data-ref="_ZNK4llvm16X86FrameLowering17has128ByteRedZoneERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm16X86FrameLowering17has128ByteRedZoneERKNS_15MachineFunctionE">has128ByteRedZone</a>(<a class="local col5 ref" href="#1065MF" title='MF' data-ref="1065MF" data-ref-filename="1065MF">MF</a>)) {</td></tr>
<tr><th id="8954">8954</th><td>    <i>// It could have a red zone. If it does, then we don't want to touch it.</i></td></tr>
<tr><th id="8955">8955</th><td>    <em>const</em> <a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a> *<dfn class="local col8 decl" id="1068X86FI" title='X86FI' data-type='const llvm::X86MachineFunctionInfo *' data-ref="1068X86FI" data-ref-filename="1068X86FI">X86FI</dfn> = <a class="local col5 ref" href="#1065MF" title='MF' data-ref="1065MF" data-ref-filename="1065MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="X86MachineFunctionInfo.h.html#llvm::X86MachineFunctionInfo" title='llvm::X86MachineFunctionInfo' data-ref="llvm::X86MachineFunctionInfo" data-ref-filename="llvm..X86MachineFunctionInfo">X86MachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="8956">8956</th><td>    <b>if</b> (!<a class="local col8 ref" href="#1068X86FI" title='X86FI' data-ref="1068X86FI" data-ref-filename="1068X86FI">X86FI</a> || <a class="local col8 ref" href="#1068X86FI" title='X86FI' data-ref="1068X86FI" data-ref-filename="1068X86FI">X86FI</a>-&gt;<a class="ref fn" href="X86MachineFunctionInfo.h.html#_ZNK4llvm22X86MachineFunctionInfo14getUsesRedZoneEv" title='llvm::X86MachineFunctionInfo::getUsesRedZone' data-ref="_ZNK4llvm22X86MachineFunctionInfo14getUsesRedZoneEv" data-ref-filename="_ZNK4llvm22X86MachineFunctionInfo14getUsesRedZoneEv">getUsesRedZone</a>())</td></tr>
<tr><th id="8957">8957</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8958">8958</th><td>  }</td></tr>
<tr><th id="8959">8959</th><td></td></tr>
<tr><th id="8960">8960</th><td>  <i>// If we *don't* want to outline from things that could potentially be deduped</i></td></tr>
<tr><th id="8961">8961</th><td><i>  // then return false.</i></td></tr>
<tr><th id="8962">8962</th><td>  <b>if</b> (!<a class="local col6 ref" href="#1066OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-ref="1066OutlineFromLinkOnceODRs" data-ref-filename="1066OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</a> &amp;&amp; <a class="local col7 ref" href="#1067F" title='F' data-ref="1067F" data-ref-filename="1067F">F</a>.<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv" title='llvm::GlobalValue::hasLinkOnceODRLinkage' data-ref="_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv" data-ref-filename="_ZNK4llvm11GlobalValue21hasLinkOnceODRLinkageEv">hasLinkOnceODRLinkage</a>())</td></tr>
<tr><th id="8963">8963</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="8964">8964</th><td></td></tr>
<tr><th id="8965">8965</th><td>  <i>// This function is viable for outlining, so return true.</i></td></tr>
<tr><th id="8966">8966</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="8967">8967</th><td>}</td></tr>
<tr><th id="8968">8968</th><td></td></tr>
<tr><th id="8969">8969</th><td><span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a></td></tr>
<tr><th id="8970">8970</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::X86InstrInfo::getOutliningType' data-ref="_ZNK4llvm12X86InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" data-ref-filename="_ZNK4llvm12X86InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">getOutliningType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col9 decl" id="1069MIT" title='MIT' data-type='MachineBasicBlock::iterator &amp;' data-ref="1069MIT" data-ref-filename="1069MIT">MIT</dfn>,  <em>unsigned</em> <dfn class="local col0 decl" id="1070Flags" title='Flags' data-type='unsigned int' data-ref="1070Flags" data-ref-filename="1070Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="8971">8971</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1071MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1071MI" data-ref-filename="1071MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#1069MIT" title='MIT' data-ref="1069MIT" data-ref-filename="1069MIT">MIT</a>;</td></tr>
<tr><th id="8972">8972</th><td>  <i>// Don't allow debug values to impact outlining type.</i></td></tr>
<tr><th id="8973">8973</th><td>  <b>if</b> (<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr20isIndirectDebugValueEv" title='llvm::MachineInstr::isIndirectDebugValue' data-ref="_ZNK4llvm12MachineInstr20isIndirectDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr20isIndirectDebugValueEv">isIndirectDebugValue</a>())</td></tr>
<tr><th id="8974">8974</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Invisible" title='llvm::outliner::Invisible' data-ref="llvm::outliner::Invisible" data-ref-filename="llvm..outliner..Invisible">Invisible</a>;</td></tr>
<tr><th id="8975">8975</th><td></td></tr>
<tr><th id="8976">8976</th><td>  <i>// At this point, KILL instructions don't really tell us much so we can go</i></td></tr>
<tr><th id="8977">8977</th><td><i>  // ahead and skip over them.</i></td></tr>
<tr><th id="8978">8978</th><td>  <b>if</b> (<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv" data-ref-filename="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>())</td></tr>
<tr><th id="8979">8979</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Invisible" title='llvm::outliner::Invisible' data-ref="llvm::outliner::Invisible" data-ref-filename="llvm..outliner..Invisible">Invisible</a>;</td></tr>
<tr><th id="8980">8980</th><td></td></tr>
<tr><th id="8981">8981</th><td>  <i>// Is this a tail call? If yes, we can outline as a tail call.</i></td></tr>
<tr><th id="8982">8982</th><td>  <b>if</b> (<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo10isTailCallERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isTailCall' data-ref="_ZNK4llvm15TargetInstrInfo10isTailCallERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo10isTailCallERKNS_12MachineInstrE">isTailCall</a>(<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>))</td></tr>
<tr><th id="8983">8983</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="8984">8984</th><td></td></tr>
<tr><th id="8985">8985</th><td>  <i>// Is this the terminator of a basic block?</i></td></tr>
<tr><th id="8986">8986</th><td>  <b>if</b> (<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() || <a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" title='llvm::MachineInstr::isReturn' data-ref="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isReturnENS0_9QueryTypeE">isReturn</a>()) {</td></tr>
<tr><th id="8987">8987</th><td></td></tr>
<tr><th id="8988">8988</th><td>    <i>// Does its parent have any successors in its MachineFunction?</i></td></tr>
<tr><th id="8989">8989</th><td>    <b>if</b> (<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10succ_emptyEv" title='llvm::MachineBasicBlock::succ_empty' data-ref="_ZNK4llvm17MachineBasicBlock10succ_emptyEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10succ_emptyEv">succ_empty</a>())</td></tr>
<tr><th id="8990">8990</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="8991">8991</th><td></td></tr>
<tr><th id="8992">8992</th><td>    <i>// It does, so we can't tail call it.</i></td></tr>
<tr><th id="8993">8993</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="8994">8994</th><td>  }</td></tr>
<tr><th id="8995">8995</th><td></td></tr>
<tr><th id="8996">8996</th><td>  <i>// Don't outline anything that modifies or reads from the stack pointer.</i></td></tr>
<tr><th id="8997">8997</th><td><i>  //</i></td></tr>
<tr><th id="8998">8998</th><td><i>  // FIXME: There are instructions which are being manually built without</i></td></tr>
<tr><th id="8999">8999</th><td><i>  // explicit uses/defs so we also have to check the MCInstrDesc. We should be</i></td></tr>
<tr><th id="9000">9000</th><td><i>  // able to remove the extra checks once those are fixed up. For example,</i></td></tr>
<tr><th id="9001">9001</th><td><i>  // sometimes we might get something like %rax = POP64r 1. This won't be</i></td></tr>
<tr><th id="9002">9002</th><td><i>  // caught by modifiesRegister or readsRegister even though the instruction</i></td></tr>
<tr><th id="9003">9003</th><td><i>  // really ought to be formed so that modifiesRegister/readsRegister would</i></td></tr>
<tr><th id="9004">9004</th><td><i>  // catch it.</i></td></tr>
<tr><th id="9005">9005</th><td>  <b>if</b> (<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RSP" title='llvm::X86::RSP' data-ref="llvm::X86::RSP" data-ref-filename="llvm..X86..RSP">RSP</a>, &amp;<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>) || <a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RSP" title='llvm::X86::RSP' data-ref="llvm::X86::RSP" data-ref-filename="llvm..X86..RSP">RSP</a>, &amp;<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>) ||</td></tr>
<tr><th id="9006">9006</th><td>      <a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc23hasImplicitUseOfPhysRegEj" title='llvm::MCInstrDesc::hasImplicitUseOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitUseOfPhysRegEj" data-ref-filename="_ZNK4llvm11MCInstrDesc23hasImplicitUseOfPhysRegEj">hasImplicitUseOfPhysReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RSP" title='llvm::X86::RSP' data-ref="llvm::X86::RSP" data-ref-filename="llvm..X86..RSP">RSP</a>) ||</td></tr>
<tr><th id="9007">9007</th><td>      <a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" title='llvm::MCInstrDesc::hasImplicitDefOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" data-ref-filename="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE">hasImplicitDefOfPhysReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RSP" title='llvm::X86::RSP' data-ref="llvm::X86::RSP" data-ref-filename="llvm..X86..RSP">RSP</a>))</td></tr>
<tr><th id="9008">9008</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="9009">9009</th><td></td></tr>
<tr><th id="9010">9010</th><td>  <i>// Outlined calls change the instruction pointer, so don't read from it.</i></td></tr>
<tr><th id="9011">9011</th><td>  <b>if</b> (<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>, &amp;<a class="member field" href="X86InstrInfo.h.html#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI" data-ref-filename="llvm..X86InstrInfo..RI">RI</a>) ||</td></tr>
<tr><th id="9012">9012</th><td>      <a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc23hasImplicitUseOfPhysRegEj" title='llvm::MCInstrDesc::hasImplicitUseOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitUseOfPhysRegEj" data-ref-filename="_ZNK4llvm11MCInstrDesc23hasImplicitUseOfPhysRegEj">hasImplicitUseOfPhysReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>) ||</td></tr>
<tr><th id="9013">9013</th><td>      <a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" title='llvm::MCInstrDesc::hasImplicitDefOfPhysReg' data-ref="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE" data-ref-filename="_ZNK4llvm11MCInstrDesc23hasImplicitDefOfPhysRegEjPKNS_14MCRegisterInfoE">hasImplicitDefOfPhysReg</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::RIP" title='llvm::X86::RIP' data-ref="llvm::X86::RIP" data-ref-filename="llvm..X86..RIP">RIP</a>))</td></tr>
<tr><th id="9014">9014</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="9015">9015</th><td></td></tr>
<tr><th id="9016">9016</th><td>  <i>// Positions can't safely be outlined.</i></td></tr>
<tr><th id="9017">9017</th><td>  <b>if</b> (<a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv" data-ref-filename="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="9018">9018</th><td>    <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="9019">9019</th><td></td></tr>
<tr><th id="9020">9020</th><td>  <i>// Make sure none of the operands of this instruction do anything tricky.</i></td></tr>
<tr><th id="9021">9021</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="1072MOP" title='MOP' data-type='const llvm::MachineOperand &amp;' data-ref="1072MOP" data-ref-filename="1072MOP">MOP</dfn> : <a class="local col1 ref" href="#1071MI" title='MI' data-ref="1071MI" data-ref-filename="1071MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="9022">9022</th><td>    <b>if</b> (<a class="local col2 ref" href="#1072MOP" title='MOP' data-ref="1072MOP" data-ref-filename="1072MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col2 ref" href="#1072MOP" title='MOP' data-ref="1072MOP" data-ref-filename="1072MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>() || <a class="local col2 ref" href="#1072MOP" title='MOP' data-ref="1072MOP" data-ref-filename="1072MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isCFIIndexEv" title='llvm::MachineOperand::isCFIIndex' data-ref="_ZNK4llvm14MachineOperand10isCFIIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand10isCFIIndexEv">isCFIIndex</a>() || <a class="local col2 ref" href="#1072MOP" title='MOP' data-ref="1072MOP" data-ref-filename="1072MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() ||</td></tr>
<tr><th id="9023">9023</th><td>        <a class="local col2 ref" href="#1072MOP" title='MOP' data-ref="1072MOP" data-ref-filename="1072MOP">MOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isTargetIndexEv" title='llvm::MachineOperand::isTargetIndex' data-ref="_ZNK4llvm14MachineOperand13isTargetIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand13isTargetIndexEv">isTargetIndex</a>())</td></tr>
<tr><th id="9024">9024</th><td>      <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Illegal" title='llvm::outliner::Illegal' data-ref="llvm::outliner::Illegal" data-ref-filename="llvm..outliner..Illegal">Illegal</a>;</td></tr>
<tr><th id="9025">9025</th><td></td></tr>
<tr><th id="9026">9026</th><td>  <b>return</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType" data-ref-filename="llvm..outliner..InstrType">InstrType</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Legal" title='llvm::outliner::Legal' data-ref="llvm::outliner::Legal" data-ref-filename="llvm..outliner..Legal">Legal</a>;</td></tr>
<tr><th id="9027">9027</th><td>}</td></tr>
<tr><th id="9028">9028</th><td></td></tr>
<tr><th id="9029">9029</th><td><em>void</em> <a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" title='llvm::X86InstrInfo::buildOutlinedFrame' data-ref="_ZNK4llvm12X86InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" data-ref-filename="_ZNK4llvm12X86InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE">buildOutlinedFrame</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="1073MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1073MBB" data-ref-filename="1073MBB">MBB</dfn>,</td></tr>
<tr><th id="9030">9030</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="1074MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1074MF" data-ref-filename="1074MF">MF</dfn>,</td></tr>
<tr><th id="9031">9031</th><td>                                          <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction" data-ref-filename="llvm..outliner..OutlinedFunction">OutlinedFunction</a> &amp;<dfn class="local col5 decl" id="1075OF" title='OF' data-type='const outliner::OutlinedFunction &amp;' data-ref="1075OF" data-ref-filename="1075OF">OF</dfn>)</td></tr>
<tr><th id="9032">9032</th><td>                                          <em>const</em> {</td></tr>
<tr><th id="9033">9033</th><td>  <i>// If we're a tail call, we already have a return, so don't do anything.</i></td></tr>
<tr><th id="9034">9034</th><td>  <b>if</b> (<a class="local col5 ref" href="#1075OF" title='OF' data-ref="1075OF" data-ref-filename="1075OF">OF</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction::FrameConstructionID" title='llvm::outliner::OutlinedFunction::FrameConstructionID' data-ref="llvm::outliner::OutlinedFunction::FrameConstructionID" data-ref-filename="llvm..outliner..OutlinedFunction..FrameConstructionID">FrameConstructionID</a> == <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a>)</td></tr>
<tr><th id="9035">9035</th><td>    <b>return</b>;</td></tr>
<tr><th id="9036">9036</th><td></td></tr>
<tr><th id="9037">9037</th><td>  <i>// We're a normal call, so our sequence doesn't have a return instruction.</i></td></tr>
<tr><th id="9038">9038</th><td><i>  // Add it in.</i></td></tr>
<tr><th id="9039">9039</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="1076retq" title='retq' data-type='llvm::MachineInstr *' data-ref="1076retq" data-ref-filename="1076retq">retq</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#1074MF" title='MF' data-ref="1074MF" data-ref-filename="1074MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::RETQ" title='llvm::X86::RETQ' data-ref="llvm::X86::RETQ" data-ref-filename="llvm..X86..RETQ">RETQ</a>));</td></tr>
<tr><th id="9040">9040</th><td>  <a class="local col3 ref" href="#1073MBB" title='MBB' data-ref="1073MBB" data-ref-filename="1073MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="local col3 ref" href="#1073MBB" title='MBB' data-ref="1073MBB" data-ref-filename="1073MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col6 ref" href="#1076retq" title='retq' data-ref="1076retq" data-ref-filename="1076retq">retq</a>);</td></tr>
<tr><th id="9041">9041</th><td>}</td></tr>
<tr><th id="9042">9042</th><td></td></tr>
<tr><th id="9043">9043</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="9044">9044</th><td><a class="type" href="X86InstrInfo.h.html#llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo" data-ref-filename="llvm..X86InstrInfo">X86InstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12X86InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machine14610202" title='llvm::X86InstrInfo::insertOutlinedCall' data-ref="_ZNK4llvm12X86InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machine14610202" data-ref-filename="_ZNK4llvm12X86InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machine14610202">insertOutlinedCall</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module" data-ref-filename="llvm..Module">Module</a> &amp;<dfn class="local col7 decl" id="1077M" title='M' data-type='llvm::Module &amp;' data-ref="1077M" data-ref-filename="1077M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="1078MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="1078MBB" data-ref-filename="1078MBB">MBB</dfn>,</td></tr>
<tr><th id="9045">9045</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col9 decl" id="1079It" title='It' data-type='MachineBasicBlock::iterator &amp;' data-ref="1079It" data-ref-filename="1079It">It</dfn>,</td></tr>
<tr><th id="9046">9046</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="1080MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1080MF" data-ref-filename="1080MF">MF</dfn>,</td></tr>
<tr><th id="9047">9047</th><td>                                 <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate" data-ref-filename="llvm..outliner..Candidate">Candidate</a> &amp;<dfn class="local col1 decl" id="1081C" title='C' data-type='const outliner::Candidate &amp;' data-ref="1081C" data-ref-filename="1081C">C</dfn>) <em>const</em> {</td></tr>
<tr><th id="9048">9048</th><td>  <i>// Is it a tail call?</i></td></tr>
<tr><th id="9049">9049</th><td>  <b>if</b> (<a class="local col1 ref" href="#1081C" title='C' data-ref="1081C" data-ref-filename="1081C">C</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate::CallConstructionID" title='llvm::outliner::Candidate::CallConstructionID' data-ref="llvm::outliner::Candidate::CallConstructionID" data-ref-filename="llvm..outliner..Candidate..CallConstructionID">CallConstructionID</a> == <a class="enum" href="#MachineOutlinerTailCall" title='MachineOutlinerTailCall' data-ref="MachineOutlinerTailCall" data-ref-filename="MachineOutlinerTailCall">MachineOutlinerTailCall</a>) {</td></tr>
<tr><th id="9050">9050</th><td>    <i>// Yes, just insert a JMP.</i></td></tr>
<tr><th id="9051">9051</th><td>    <a class="local col9 ref" href="#1079It" title='It' data-ref="1079It" data-ref-filename="1079It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col8 ref" href="#1078MBB" title='MBB' data-ref="1078MBB" data-ref-filename="1078MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#1079It" title='It' data-ref="1079It" data-ref-filename="1079It">It</a>,</td></tr>
<tr><th id="9052">9052</th><td>                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#1080MF" title='MF' data-ref="1080MF" data-ref-filename="1080MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::TAILJMPd64" title='llvm::X86::TAILJMPd64' data-ref="llvm::X86::TAILJMPd64" data-ref-filename="llvm..X86..TAILJMPd64">TAILJMPd64</a>))</td></tr>
<tr><th id="9053">9053</th><td>                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#1077M" title='M' data-ref="1077M" data-ref-filename="1077M">M</a>.<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getNamedValueENS_9StringRefE" title='llvm::Module::getNamedValue' data-ref="_ZNK4llvm6Module13getNamedValueENS_9StringRefE" data-ref-filename="_ZNK4llvm6Module13getNamedValueENS_9StringRefE">getNamedValue</a>(<a class="local col0 ref" href="#1080MF" title='MF' data-ref="1080MF" data-ref-filename="1080MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv" data-ref-filename="_ZNK4llvm15MachineFunction7getNameEv">getName</a>())));</td></tr>
<tr><th id="9054">9054</th><td>  } <b>else</b> {</td></tr>
<tr><th id="9055">9055</th><td>    <i>// No, insert a call.</i></td></tr>
<tr><th id="9056">9056</th><td>    <a class="local col9 ref" href="#1079It" title='It' data-ref="1079It" data-ref-filename="1079It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col8 ref" href="#1078MBB" title='MBB' data-ref="1078MBB" data-ref-filename="1078MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#1079It" title='It' data-ref="1079It" data-ref-filename="1079It">It</a>,</td></tr>
<tr><th id="9057">9057</th><td>                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#1080MF" title='MF' data-ref="1080MF" data-ref-filename="1080MF">MF</a></span>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::CALL64pcrel32" title='llvm::X86::CALL64pcrel32' data-ref="llvm::X86::CALL64pcrel32" data-ref-filename="llvm..X86..CALL64pcrel32">CALL64pcrel32</a>))</td></tr>
<tr><th id="9058">9058</th><td>                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col7 ref" href="#1077M" title='M' data-ref="1077M" data-ref-filename="1077M">M</a>.<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getNamedValueENS_9StringRefE" title='llvm::Module::getNamedValue' data-ref="_ZNK4llvm6Module13getNamedValueENS_9StringRefE" data-ref-filename="_ZNK4llvm6Module13getNamedValueENS_9StringRefE">getNamedValue</a>(<a class="local col0 ref" href="#1080MF" title='MF' data-ref="1080MF" data-ref-filename="1080MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv" data-ref-filename="_ZNK4llvm15MachineFunction7getNameEv">getName</a>())));</td></tr>
<tr><th id="9059">9059</th><td>  }</td></tr>
<tr><th id="9060">9060</th><td></td></tr>
<tr><th id="9061">9061</th><td>  <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#1079It" title='It' data-ref="1079It" data-ref-filename="1079It">It</a>;</td></tr>
<tr><th id="9062">9062</th><td>}</td></tr>
<tr><th id="9063">9063</th><td></td></tr>
<tr><th id="9064">9064</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HELPERS" data-ref="_M/GET_INSTRINFO_HELPERS">GET_INSTRINFO_HELPERS</dfn></u></td></tr>
<tr><th id="9065">9065</th><td><u>#include <a href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html">"X86GenInstrInfo.inc"</a></u></td></tr>
<tr><th id="9066">9066</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>