{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1666525199057 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rvcore32 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"rvcore32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666525199069 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666525199185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666525199185 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666525199871 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1666525199880 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1666525200868 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666525200868 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 2115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666525200882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 2117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666525200882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 2119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666525200882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 2121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666525200882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 2123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666525200882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 2125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666525200882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 2127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666525200882 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 2129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1666525200882 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666525200882 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666525200883 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666525200883 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666525200883 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1666525200883 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666525200906 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1026 1026 " "No exact pin location assignment(s) for 1026 pins of 1026 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1666525202957 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "1024 355 " "There are 1024 IO output pads in the design, but only 355 IO output pad locations available on the device." {  } {  } 0 169282 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "Fitter" 0 -1 1666525202965 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666525202966 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1666525204316 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1024 " "Following 1024 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[0\] GND " "Pin registers\[0\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[1\] GND " "Pin registers\[0\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[2\] GND " "Pin registers\[0\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[3\] GND " "Pin registers\[0\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[4\] GND " "Pin registers\[0\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[5\] GND " "Pin registers\[0\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[6\] GND " "Pin registers\[0\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[7\] GND " "Pin registers\[0\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[8\] GND " "Pin registers\[0\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[9\] GND " "Pin registers\[0\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[10\] GND " "Pin registers\[0\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[11\] GND " "Pin registers\[0\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[12\] GND " "Pin registers\[0\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[13\] GND " "Pin registers\[0\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[14\] GND " "Pin registers\[0\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[15\] GND " "Pin registers\[0\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[16\] GND " "Pin registers\[0\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[17\] GND " "Pin registers\[0\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[18\] GND " "Pin registers\[0\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[19\] GND " "Pin registers\[0\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[20\] GND " "Pin registers\[0\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[21\] GND " "Pin registers\[0\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[22\] GND " "Pin registers\[0\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[23\] GND " "Pin registers\[0\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[24\] GND " "Pin registers\[0\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[25\] GND " "Pin registers\[0\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[26\] GND " "Pin registers\[0\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[27\] GND " "Pin registers\[0\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[28\] GND " "Pin registers\[0\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[29\] GND " "Pin registers\[0\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[30\] GND " "Pin registers\[0\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[0\]\[31\] GND " "Pin registers\[0\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[0][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[0\] GND " "Pin registers\[1\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[1\] GND " "Pin registers\[1\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[2\] GND " "Pin registers\[1\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[3\] GND " "Pin registers\[1\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[4\] GND " "Pin registers\[1\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[5\] GND " "Pin registers\[1\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[6\] GND " "Pin registers\[1\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[7\] GND " "Pin registers\[1\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[8\] GND " "Pin registers\[1\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[9\] GND " "Pin registers\[1\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[10\] GND " "Pin registers\[1\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[11\] GND " "Pin registers\[1\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[12\] GND " "Pin registers\[1\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[13\] GND " "Pin registers\[1\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[14\] GND " "Pin registers\[1\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[15\] GND " "Pin registers\[1\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[16\] GND " "Pin registers\[1\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[17\] GND " "Pin registers\[1\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[18\] GND " "Pin registers\[1\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[19\] GND " "Pin registers\[1\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[20\] GND " "Pin registers\[1\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[21\] GND " "Pin registers\[1\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[22\] GND " "Pin registers\[1\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[23\] GND " "Pin registers\[1\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[24\] GND " "Pin registers\[1\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[25\] GND " "Pin registers\[1\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[26\] GND " "Pin registers\[1\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[27\] GND " "Pin registers\[1\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[28\] GND " "Pin registers\[1\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[29\] GND " "Pin registers\[1\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[30\] GND " "Pin registers\[1\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[1\]\[31\] GND " "Pin registers\[1\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[1][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[0\] GND " "Pin registers\[2\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[1\] GND " "Pin registers\[2\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[2\] GND " "Pin registers\[2\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[3\] GND " "Pin registers\[2\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[4\] GND " "Pin registers\[2\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[5\] GND " "Pin registers\[2\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[6\] GND " "Pin registers\[2\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[7\] GND " "Pin registers\[2\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[8\] GND " "Pin registers\[2\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[9\] GND " "Pin registers\[2\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[10\] GND " "Pin registers\[2\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[11\] GND " "Pin registers\[2\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[12\] GND " "Pin registers\[2\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[13\] GND " "Pin registers\[2\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[14\] GND " "Pin registers\[2\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[15\] GND " "Pin registers\[2\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[16\] GND " "Pin registers\[2\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[17\] GND " "Pin registers\[2\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[18\] GND " "Pin registers\[2\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[19\] GND " "Pin registers\[2\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[20\] GND " "Pin registers\[2\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[21\] GND " "Pin registers\[2\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[22\] GND " "Pin registers\[2\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[23\] GND " "Pin registers\[2\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[24\] GND " "Pin registers\[2\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[25\] GND " "Pin registers\[2\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[26\] GND " "Pin registers\[2\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[27\] GND " "Pin registers\[2\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[28\] GND " "Pin registers\[2\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[29\] GND " "Pin registers\[2\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[30\] GND " "Pin registers\[2\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[2\]\[31\] GND " "Pin registers\[2\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[2][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[0\] GND " "Pin registers\[3\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[1\] GND " "Pin registers\[3\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[2\] GND " "Pin registers\[3\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[3\] GND " "Pin registers\[3\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[4\] GND " "Pin registers\[3\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[5\] GND " "Pin registers\[3\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[6\] GND " "Pin registers\[3\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[7\] GND " "Pin registers\[3\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[8\] GND " "Pin registers\[3\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[9\] GND " "Pin registers\[3\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[10\] GND " "Pin registers\[3\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[11\] GND " "Pin registers\[3\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[12\] GND " "Pin registers\[3\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[13\] GND " "Pin registers\[3\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[14\] GND " "Pin registers\[3\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[15\] GND " "Pin registers\[3\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[16\] GND " "Pin registers\[3\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[17\] GND " "Pin registers\[3\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[18\] GND " "Pin registers\[3\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[19\] GND " "Pin registers\[3\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[20\] GND " "Pin registers\[3\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[21\] GND " "Pin registers\[3\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[22\] GND " "Pin registers\[3\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[23\] GND " "Pin registers\[3\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[24\] GND " "Pin registers\[3\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[25\] GND " "Pin registers\[3\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[26\] GND " "Pin registers\[3\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[27\] GND " "Pin registers\[3\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[28\] GND " "Pin registers\[3\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[29\] GND " "Pin registers\[3\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[30\] GND " "Pin registers\[3\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[3\]\[31\] GND " "Pin registers\[3\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[3][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[0\] GND " "Pin registers\[4\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[1\] GND " "Pin registers\[4\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[2\] GND " "Pin registers\[4\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[3\] GND " "Pin registers\[4\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[4\] GND " "Pin registers\[4\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[5\] GND " "Pin registers\[4\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[6\] GND " "Pin registers\[4\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[7\] GND " "Pin registers\[4\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[8\] GND " "Pin registers\[4\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[9\] GND " "Pin registers\[4\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[10\] GND " "Pin registers\[4\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[11\] GND " "Pin registers\[4\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[12\] GND " "Pin registers\[4\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[13\] GND " "Pin registers\[4\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[14\] GND " "Pin registers\[4\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[15\] GND " "Pin registers\[4\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[16\] GND " "Pin registers\[4\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[17\] GND " "Pin registers\[4\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[18\] GND " "Pin registers\[4\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[19\] GND " "Pin registers\[4\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[20\] GND " "Pin registers\[4\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[21\] GND " "Pin registers\[4\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[22\] GND " "Pin registers\[4\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[23\] GND " "Pin registers\[4\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[24\] GND " "Pin registers\[4\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[25\] GND " "Pin registers\[4\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[26\] GND " "Pin registers\[4\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[27\] GND " "Pin registers\[4\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[28\] GND " "Pin registers\[4\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[29\] GND " "Pin registers\[4\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[30\] GND " "Pin registers\[4\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[4\]\[31\] GND " "Pin registers\[4\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[4][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[0\] GND " "Pin registers\[5\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[1\] GND " "Pin registers\[5\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[2\] GND " "Pin registers\[5\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[3\] GND " "Pin registers\[5\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[4\] GND " "Pin registers\[5\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[5\] GND " "Pin registers\[5\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[6\] GND " "Pin registers\[5\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[7\] GND " "Pin registers\[5\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[8\] GND " "Pin registers\[5\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[9\] GND " "Pin registers\[5\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[10\] GND " "Pin registers\[5\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[11\] GND " "Pin registers\[5\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[12\] GND " "Pin registers\[5\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[13\] GND " "Pin registers\[5\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[14\] GND " "Pin registers\[5\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[15\] GND " "Pin registers\[5\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[16\] GND " "Pin registers\[5\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[17\] GND " "Pin registers\[5\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[18\] GND " "Pin registers\[5\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[19\] GND " "Pin registers\[5\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[20\] GND " "Pin registers\[5\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[21\] GND " "Pin registers\[5\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[22\] GND " "Pin registers\[5\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[23\] GND " "Pin registers\[5\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[24\] GND " "Pin registers\[5\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[25\] GND " "Pin registers\[5\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[26\] GND " "Pin registers\[5\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[27\] GND " "Pin registers\[5\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[28\] GND " "Pin registers\[5\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[29\] GND " "Pin registers\[5\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[30\] GND " "Pin registers\[5\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[5\]\[31\] GND " "Pin registers\[5\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[5][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[0\] GND " "Pin registers\[6\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[1\] GND " "Pin registers\[6\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[2\] GND " "Pin registers\[6\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[3\] GND " "Pin registers\[6\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[4\] GND " "Pin registers\[6\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[5\] GND " "Pin registers\[6\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[6\] GND " "Pin registers\[6\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[7\] GND " "Pin registers\[6\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[8\] GND " "Pin registers\[6\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[9\] GND " "Pin registers\[6\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[10\] GND " "Pin registers\[6\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[11\] GND " "Pin registers\[6\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[12\] GND " "Pin registers\[6\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[13\] GND " "Pin registers\[6\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[14\] GND " "Pin registers\[6\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[15\] GND " "Pin registers\[6\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[16\] GND " "Pin registers\[6\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[17\] GND " "Pin registers\[6\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[18\] GND " "Pin registers\[6\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[19\] GND " "Pin registers\[6\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[20\] GND " "Pin registers\[6\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[21\] GND " "Pin registers\[6\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[22\] GND " "Pin registers\[6\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[23\] GND " "Pin registers\[6\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[24\] GND " "Pin registers\[6\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[25\] GND " "Pin registers\[6\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[26\] GND " "Pin registers\[6\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[27\] GND " "Pin registers\[6\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[28\] GND " "Pin registers\[6\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[29\] GND " "Pin registers\[6\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[30\] GND " "Pin registers\[6\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[6\]\[31\] GND " "Pin registers\[6\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[6][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[0\] GND " "Pin registers\[7\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[1\] GND " "Pin registers\[7\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[2\] GND " "Pin registers\[7\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[3\] GND " "Pin registers\[7\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[4\] GND " "Pin registers\[7\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[5\] GND " "Pin registers\[7\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[6\] GND " "Pin registers\[7\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[7\] GND " "Pin registers\[7\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[8\] GND " "Pin registers\[7\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[9\] GND " "Pin registers\[7\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[10\] GND " "Pin registers\[7\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[11\] GND " "Pin registers\[7\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[12\] GND " "Pin registers\[7\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[13\] GND " "Pin registers\[7\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[14\] GND " "Pin registers\[7\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[15\] GND " "Pin registers\[7\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[16\] GND " "Pin registers\[7\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[17\] GND " "Pin registers\[7\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[18\] GND " "Pin registers\[7\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[19\] GND " "Pin registers\[7\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[20\] GND " "Pin registers\[7\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[21\] GND " "Pin registers\[7\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[22\] GND " "Pin registers\[7\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[23\] GND " "Pin registers\[7\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[24\] GND " "Pin registers\[7\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[25\] GND " "Pin registers\[7\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[26\] GND " "Pin registers\[7\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[27\] GND " "Pin registers\[7\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[28\] GND " "Pin registers\[7\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[29\] GND " "Pin registers\[7\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[30\] GND " "Pin registers\[7\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[7\]\[31\] GND " "Pin registers\[7\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[7][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[0\] GND " "Pin registers\[8\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[1\] GND " "Pin registers\[8\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[2\] GND " "Pin registers\[8\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 288 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[3\] GND " "Pin registers\[8\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[4\] GND " "Pin registers\[8\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[5\] GND " "Pin registers\[8\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[6\] GND " "Pin registers\[8\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[7\] GND " "Pin registers\[8\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[8\] GND " "Pin registers\[8\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[9\] GND " "Pin registers\[8\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[10\] GND " "Pin registers\[8\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[11\] GND " "Pin registers\[8\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[12\] GND " "Pin registers\[8\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 298 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[13\] GND " "Pin registers\[8\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[14\] GND " "Pin registers\[8\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[15\] GND " "Pin registers\[8\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[16\] GND " "Pin registers\[8\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[17\] GND " "Pin registers\[8\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[18\] GND " "Pin registers\[8\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[19\] GND " "Pin registers\[8\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[20\] GND " "Pin registers\[8\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[21\] GND " "Pin registers\[8\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[22\] GND " "Pin registers\[8\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[23\] GND " "Pin registers\[8\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[24\] GND " "Pin registers\[8\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[25\] GND " "Pin registers\[8\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[26\] GND " "Pin registers\[8\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[27\] GND " "Pin registers\[8\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[28\] GND " "Pin registers\[8\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[29\] GND " "Pin registers\[8\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[30\] GND " "Pin registers\[8\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[8\]\[31\] GND " "Pin registers\[8\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[8][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[0\] GND " "Pin registers\[9\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[1\] GND " "Pin registers\[9\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[2\] GND " "Pin registers\[9\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[3\] GND " "Pin registers\[9\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[4\] GND " "Pin registers\[9\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[5\] GND " "Pin registers\[9\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[6\] GND " "Pin registers\[9\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[7\] GND " "Pin registers\[9\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[8\] GND " "Pin registers\[9\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[9\] GND " "Pin registers\[9\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[10\] GND " "Pin registers\[9\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[11\] GND " "Pin registers\[9\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[12\] GND " "Pin registers\[9\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[13\] GND " "Pin registers\[9\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[14\] GND " "Pin registers\[9\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 333 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[15\] GND " "Pin registers\[9\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 334 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[16\] GND " "Pin registers\[9\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[17\] GND " "Pin registers\[9\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[18\] GND " "Pin registers\[9\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[19\] GND " "Pin registers\[9\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[20\] GND " "Pin registers\[9\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[21\] GND " "Pin registers\[9\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[22\] GND " "Pin registers\[9\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[23\] GND " "Pin registers\[9\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[24\] GND " "Pin registers\[9\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[25\] GND " "Pin registers\[9\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[26\] GND " "Pin registers\[9\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[27\] GND " "Pin registers\[9\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[28\] GND " "Pin registers\[9\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[29\] GND " "Pin registers\[9\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[30\] GND " "Pin registers\[9\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[9\]\[31\] GND " "Pin registers\[9\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[9][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[0\] GND " "Pin registers\[10\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[1\] GND " "Pin registers\[10\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[2\] GND " "Pin registers\[10\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[3\] GND " "Pin registers\[10\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[4\] GND " "Pin registers\[10\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[5\] GND " "Pin registers\[10\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[6\] GND " "Pin registers\[10\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[7\] GND " "Pin registers\[10\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[8\] GND " "Pin registers\[10\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[9\] GND " "Pin registers\[10\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[10\] GND " "Pin registers\[10\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[11\] GND " "Pin registers\[10\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[12\] GND " "Pin registers\[10\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[13\] GND " "Pin registers\[10\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[14\] GND " "Pin registers\[10\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[15\] GND " "Pin registers\[10\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[16\] GND " "Pin registers\[10\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[17\] GND " "Pin registers\[10\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[18\] GND " "Pin registers\[10\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[19\] GND " "Pin registers\[10\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[20\] GND " "Pin registers\[10\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[21\] GND " "Pin registers\[10\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[22\] GND " "Pin registers\[10\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[23\] GND " "Pin registers\[10\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[24\] GND " "Pin registers\[10\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[25\] GND " "Pin registers\[10\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[26\] GND " "Pin registers\[10\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[27\] GND " "Pin registers\[10\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[28\] GND " "Pin registers\[10\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[29\] GND " "Pin registers\[10\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[30\] GND " "Pin registers\[10\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[10\]\[31\] GND " "Pin registers\[10\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[10][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[0\] GND " "Pin registers\[11\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[1\] GND " "Pin registers\[11\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[2\] GND " "Pin registers\[11\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[3\] GND " "Pin registers\[11\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[4\] GND " "Pin registers\[11\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[5\] GND " "Pin registers\[11\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[6\] GND " "Pin registers\[11\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204346 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[7\] GND " "Pin registers\[11\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[8\] GND " "Pin registers\[11\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[9\] GND " "Pin registers\[11\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[10\] GND " "Pin registers\[11\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[11\] GND " "Pin registers\[11\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[12\] GND " "Pin registers\[11\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[13\] GND " "Pin registers\[11\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[14\] GND " "Pin registers\[11\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[15\] GND " "Pin registers\[11\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[16\] GND " "Pin registers\[11\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[17\] GND " "Pin registers\[11\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[18\] GND " "Pin registers\[11\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[19\] GND " "Pin registers\[11\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[20\] GND " "Pin registers\[11\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[21\] GND " "Pin registers\[11\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[22\] GND " "Pin registers\[11\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[23\] GND " "Pin registers\[11\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[24\] GND " "Pin registers\[11\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[25\] GND " "Pin registers\[11\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[26\] GND " "Pin registers\[11\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[27\] GND " "Pin registers\[11\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[28\] GND " "Pin registers\[11\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[29\] GND " "Pin registers\[11\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[30\] GND " "Pin registers\[11\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[11\]\[31\] GND " "Pin registers\[11\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[11][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[0\] GND " "Pin registers\[12\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[1\] GND " "Pin registers\[12\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[2\] GND " "Pin registers\[12\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[3\] GND " "Pin registers\[12\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[4\] GND " "Pin registers\[12\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[5\] GND " "Pin registers\[12\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[6\] GND " "Pin registers\[12\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[7\] GND " "Pin registers\[12\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[8\] GND " "Pin registers\[12\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[9\] GND " "Pin registers\[12\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[10\] GND " "Pin registers\[12\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[11\] GND " "Pin registers\[12\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[12\] GND " "Pin registers\[12\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[13\] GND " "Pin registers\[12\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[14\] GND " "Pin registers\[12\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[15\] GND " "Pin registers\[12\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[16\] GND " "Pin registers\[12\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[17\] GND " "Pin registers\[12\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[18\] GND " "Pin registers\[12\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[19\] GND " "Pin registers\[12\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[20\] GND " "Pin registers\[12\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[21\] GND " "Pin registers\[12\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[22\] GND " "Pin registers\[12\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[23\] GND " "Pin registers\[12\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[24\] GND " "Pin registers\[12\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[25\] GND " "Pin registers\[12\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[26\] GND " "Pin registers\[12\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[27\] GND " "Pin registers\[12\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[28\] GND " "Pin registers\[12\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[29\] GND " "Pin registers\[12\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[30\] GND " "Pin registers\[12\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 448 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[12\]\[31\] GND " "Pin registers\[12\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[12][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 449 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[0\] GND " "Pin registers\[13\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[1\] GND " "Pin registers\[13\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[2\] GND " "Pin registers\[13\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[3\] GND " "Pin registers\[13\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[4\] GND " "Pin registers\[13\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[5\] GND " "Pin registers\[13\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[6\] GND " "Pin registers\[13\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[7\] GND " "Pin registers\[13\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[8\] GND " "Pin registers\[13\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[9\] GND " "Pin registers\[13\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[10\] GND " "Pin registers\[13\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[11\] GND " "Pin registers\[13\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[12\] GND " "Pin registers\[13\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[13\] GND " "Pin registers\[13\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[14\] GND " "Pin registers\[13\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[15\] GND " "Pin registers\[13\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[16\] GND " "Pin registers\[13\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[17\] GND " "Pin registers\[13\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[18\] GND " "Pin registers\[13\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[19\] GND " "Pin registers\[13\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[20\] GND " "Pin registers\[13\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 471 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[21\] GND " "Pin registers\[13\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[22\] GND " "Pin registers\[13\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[23\] GND " "Pin registers\[13\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[24\] GND " "Pin registers\[13\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[25\] GND " "Pin registers\[13\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 476 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[26\] GND " "Pin registers\[13\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[27\] GND " "Pin registers\[13\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 478 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[28\] GND " "Pin registers\[13\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[29\] GND " "Pin registers\[13\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[30\] GND " "Pin registers\[13\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 481 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[13\]\[31\] GND " "Pin registers\[13\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[13][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[0\] GND " "Pin registers\[14\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[1\] GND " "Pin registers\[14\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[2\] GND " "Pin registers\[14\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[3\] GND " "Pin registers\[14\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[4\] GND " "Pin registers\[14\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[5\] GND " "Pin registers\[14\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[6\] GND " "Pin registers\[14\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[7\] GND " "Pin registers\[14\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[8\] GND " "Pin registers\[14\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[9\] GND " "Pin registers\[14\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[10\] GND " "Pin registers\[14\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[11\] GND " "Pin registers\[14\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[12\] GND " "Pin registers\[14\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[13\] GND " "Pin registers\[14\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[14\] GND " "Pin registers\[14\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[15\] GND " "Pin registers\[14\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[16\] GND " "Pin registers\[14\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[17\] GND " "Pin registers\[14\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[18\] GND " "Pin registers\[14\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[19\] GND " "Pin registers\[14\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[20\] GND " "Pin registers\[14\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[21\] GND " "Pin registers\[14\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[22\] GND " "Pin registers\[14\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[23\] GND " "Pin registers\[14\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[24\] GND " "Pin registers\[14\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[25\] GND " "Pin registers\[14\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[26\] GND " "Pin registers\[14\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[27\] GND " "Pin registers\[14\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[28\] GND " "Pin registers\[14\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[29\] GND " "Pin registers\[14\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[30\] GND " "Pin registers\[14\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[14\]\[31\] GND " "Pin registers\[14\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[14][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[0\] GND " "Pin registers\[15\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[1\] GND " "Pin registers\[15\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[2\] GND " "Pin registers\[15\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[3\] GND " "Pin registers\[15\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[4\] GND " "Pin registers\[15\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[5\] GND " "Pin registers\[15\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[6\] GND " "Pin registers\[15\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[7\] GND " "Pin registers\[15\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[8\] GND " "Pin registers\[15\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[9\] GND " "Pin registers\[15\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[10\] GND " "Pin registers\[15\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[11\] GND " "Pin registers\[15\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[12\] GND " "Pin registers\[15\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[13\] GND " "Pin registers\[15\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[14\] GND " "Pin registers\[15\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[15\] GND " "Pin registers\[15\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[16\] GND " "Pin registers\[15\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[17\] GND " "Pin registers\[15\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[18\] GND " "Pin registers\[15\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[19\] GND " "Pin registers\[15\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 536 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[20\] GND " "Pin registers\[15\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[21\] GND " "Pin registers\[15\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[22\] GND " "Pin registers\[15\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[23\] GND " "Pin registers\[15\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 540 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[24\] GND " "Pin registers\[15\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[25\] GND " "Pin registers\[15\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[26\] GND " "Pin registers\[15\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[27\] GND " "Pin registers\[15\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[28\] GND " "Pin registers\[15\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[29\] GND " "Pin registers\[15\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[30\] GND " "Pin registers\[15\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[15\]\[31\] GND " "Pin registers\[15\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[15][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[0\] GND " "Pin registers\[16\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[1\] GND " "Pin registers\[16\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[2\] GND " "Pin registers\[16\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[3\] GND " "Pin registers\[16\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[4\] GND " "Pin registers\[16\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[5\] GND " "Pin registers\[16\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[6\] GND " "Pin registers\[16\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[7\] GND " "Pin registers\[16\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[8\] GND " "Pin registers\[16\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[9\] GND " "Pin registers\[16\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[10\] GND " "Pin registers\[16\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[11\] GND " "Pin registers\[16\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[12\] GND " "Pin registers\[16\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[13\] GND " "Pin registers\[16\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[14\] GND " "Pin registers\[16\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[15\] GND " "Pin registers\[16\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[16\] GND " "Pin registers\[16\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[17\] GND " "Pin registers\[16\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[18\] GND " "Pin registers\[16\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[19\] GND " "Pin registers\[16\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[20\] GND " "Pin registers\[16\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[21\] GND " "Pin registers\[16\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[22\] GND " "Pin registers\[16\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[23\] GND " "Pin registers\[16\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[24\] GND " "Pin registers\[16\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[25\] GND " "Pin registers\[16\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[26\] GND " "Pin registers\[16\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[27\] GND " "Pin registers\[16\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[28\] GND " "Pin registers\[16\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[29\] GND " "Pin registers\[16\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[30\] GND " "Pin registers\[16\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[16\]\[31\] GND " "Pin registers\[16\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[16][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[0\] GND " "Pin registers\[17\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[1\] GND " "Pin registers\[17\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[2\] GND " "Pin registers\[17\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[3\] GND " "Pin registers\[17\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[4\] GND " "Pin registers\[17\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[5\] GND " "Pin registers\[17\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[6\] GND " "Pin registers\[17\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[7\] GND " "Pin registers\[17\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[8\] GND " "Pin registers\[17\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[9\] GND " "Pin registers\[17\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 592 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[10\] GND " "Pin registers\[17\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[11\] GND " "Pin registers\[17\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[12\] GND " "Pin registers\[17\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[13\] GND " "Pin registers\[17\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[14\] GND " "Pin registers\[17\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[15\] GND " "Pin registers\[17\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[16\] GND " "Pin registers\[17\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[17\] GND " "Pin registers\[17\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[18\] GND " "Pin registers\[17\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[19\] GND " "Pin registers\[17\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[20\] GND " "Pin registers\[17\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[21\] GND " "Pin registers\[17\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[22\] GND " "Pin registers\[17\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[23\] GND " "Pin registers\[17\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[24\] GND " "Pin registers\[17\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[25\] GND " "Pin registers\[17\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[26\] GND " "Pin registers\[17\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[27\] GND " "Pin registers\[17\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[28\] GND " "Pin registers\[17\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[29\] GND " "Pin registers\[17\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[30\] GND " "Pin registers\[17\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[17\]\[31\] GND " "Pin registers\[17\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[17][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[0\] GND " "Pin registers\[18\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[1\] GND " "Pin registers\[18\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[2\] GND " "Pin registers\[18\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[3\] GND " "Pin registers\[18\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[4\] GND " "Pin registers\[18\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[5\] GND " "Pin registers\[18\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[6\] GND " "Pin registers\[18\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[7\] GND " "Pin registers\[18\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[8\] GND " "Pin registers\[18\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[9\] GND " "Pin registers\[18\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[10\] GND " "Pin registers\[18\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 626 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[11\] GND " "Pin registers\[18\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[12\] GND " "Pin registers\[18\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[13\] GND " "Pin registers\[18\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[14\] GND " "Pin registers\[18\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[15\] GND " "Pin registers\[18\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[16\] GND " "Pin registers\[18\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[17\] GND " "Pin registers\[18\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[18\] GND " "Pin registers\[18\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[19\] GND " "Pin registers\[18\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[20\] GND " "Pin registers\[18\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[21\] GND " "Pin registers\[18\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[22\] GND " "Pin registers\[18\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[23\] GND " "Pin registers\[18\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[24\] GND " "Pin registers\[18\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[25\] GND " "Pin registers\[18\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[26\] GND " "Pin registers\[18\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[27\] GND " "Pin registers\[18\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[28\] GND " "Pin registers\[18\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[29\] GND " "Pin registers\[18\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[30\] GND " "Pin registers\[18\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[18\]\[31\] GND " "Pin registers\[18\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[18][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[0\] GND " "Pin registers\[19\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[1\] GND " "Pin registers\[19\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[2\] GND " "Pin registers\[19\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[3\] GND " "Pin registers\[19\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[4\] GND " "Pin registers\[19\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[5\] GND " "Pin registers\[19\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[6\] GND " "Pin registers\[19\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[7\] GND " "Pin registers\[19\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[8\] GND " "Pin registers\[19\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[9\] GND " "Pin registers\[19\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[10\] GND " "Pin registers\[19\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[11\] GND " "Pin registers\[19\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[12\] GND " "Pin registers\[19\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[13\] GND " "Pin registers\[19\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[14\] GND " "Pin registers\[19\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[15\] GND " "Pin registers\[19\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[16\] GND " "Pin registers\[19\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[17\] GND " "Pin registers\[19\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[18\] GND " "Pin registers\[19\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[19\] GND " "Pin registers\[19\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[20\] GND " "Pin registers\[19\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[21\] GND " "Pin registers\[19\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[22\] GND " "Pin registers\[19\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[23\] GND " "Pin registers\[19\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[24\] GND " "Pin registers\[19\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[25\] GND " "Pin registers\[19\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[26\] GND " "Pin registers\[19\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[27\] GND " "Pin registers\[19\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[28\] GND " "Pin registers\[19\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[29\] GND " "Pin registers\[19\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[30\] GND " "Pin registers\[19\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[19\]\[31\] GND " "Pin registers\[19\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[19][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[0\] GND " "Pin registers\[20\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[1\] GND " "Pin registers\[20\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[2\] GND " "Pin registers\[20\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[3\] GND " "Pin registers\[20\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[4\] GND " "Pin registers\[20\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[5\] GND " "Pin registers\[20\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[6\] GND " "Pin registers\[20\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[7\] GND " "Pin registers\[20\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[8\] GND " "Pin registers\[20\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[9\] GND " "Pin registers\[20\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[10\] GND " "Pin registers\[20\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[11\] GND " "Pin registers\[20\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[12\] GND " "Pin registers\[20\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[13\] GND " "Pin registers\[20\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[14\] GND " "Pin registers\[20\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[15\] GND " "Pin registers\[20\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 697 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[16\] GND " "Pin registers\[20\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[17\] GND " "Pin registers\[20\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[18\] GND " "Pin registers\[20\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[19\] GND " "Pin registers\[20\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[20\] GND " "Pin registers\[20\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[21\] GND " "Pin registers\[20\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[22\] GND " "Pin registers\[20\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[23\] GND " "Pin registers\[20\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 705 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[24\] GND " "Pin registers\[20\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[25\] GND " "Pin registers\[20\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[26\] GND " "Pin registers\[20\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[27\] GND " "Pin registers\[20\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 709 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[28\] GND " "Pin registers\[20\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[29\] GND " "Pin registers\[20\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 711 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[30\] GND " "Pin registers\[20\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[20\]\[31\] GND " "Pin registers\[20\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[20][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 713 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[0\] GND " "Pin registers\[21\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[1\] GND " "Pin registers\[21\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 716 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[2\] GND " "Pin registers\[21\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 717 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[3\] GND " "Pin registers\[21\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[4\] GND " "Pin registers\[21\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[5\] GND " "Pin registers\[21\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[6\] GND " "Pin registers\[21\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[7\] GND " "Pin registers\[21\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[8\] GND " "Pin registers\[21\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[9\] GND " "Pin registers\[21\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 724 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[10\] GND " "Pin registers\[21\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[11\] GND " "Pin registers\[21\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 726 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[12\] GND " "Pin registers\[21\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[13\] GND " "Pin registers\[21\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 728 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[14\] GND " "Pin registers\[21\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[15\] GND " "Pin registers\[21\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[16\] GND " "Pin registers\[21\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[17\] GND " "Pin registers\[21\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 732 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[18\] GND " "Pin registers\[21\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[19\] GND " "Pin registers\[21\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[20\] GND " "Pin registers\[21\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[21\] GND " "Pin registers\[21\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[22\] GND " "Pin registers\[21\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[23\] GND " "Pin registers\[21\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[24\] GND " "Pin registers\[21\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 739 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[25\] GND " "Pin registers\[21\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 740 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[26\] GND " "Pin registers\[21\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 741 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[27\] GND " "Pin registers\[21\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 742 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[28\] GND " "Pin registers\[21\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[29\] GND " "Pin registers\[21\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[30\] GND " "Pin registers\[21\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 745 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[21\]\[31\] GND " "Pin registers\[21\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[21][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[0\] GND " "Pin registers\[22\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[1\] GND " "Pin registers\[22\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[2\] GND " "Pin registers\[22\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[3\] GND " "Pin registers\[22\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[4\] GND " "Pin registers\[22\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[5\] GND " "Pin registers\[22\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[6\] GND " "Pin registers\[22\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[7\] GND " "Pin registers\[22\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[8\] GND " "Pin registers\[22\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[9\] GND " "Pin registers\[22\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[10\] GND " "Pin registers\[22\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[11\] GND " "Pin registers\[22\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[12\] GND " "Pin registers\[22\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[13\] GND " "Pin registers\[22\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[14\] GND " "Pin registers\[22\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[15\] GND " "Pin registers\[22\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[16\] GND " "Pin registers\[22\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[17\] GND " "Pin registers\[22\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[18\] GND " "Pin registers\[22\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[19\] GND " "Pin registers\[22\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[20\] GND " "Pin registers\[22\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[21\] GND " "Pin registers\[22\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 769 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[22\] GND " "Pin registers\[22\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[23\] GND " "Pin registers\[22\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[24\] GND " "Pin registers\[22\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[25\] GND " "Pin registers\[22\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 773 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[26\] GND " "Pin registers\[22\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[27\] GND " "Pin registers\[22\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[28\] GND " "Pin registers\[22\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[29\] GND " "Pin registers\[22\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[30\] GND " "Pin registers\[22\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[22\]\[31\] GND " "Pin registers\[22\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[22][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[0\] GND " "Pin registers\[23\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[1\] GND " "Pin registers\[23\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[2\] GND " "Pin registers\[23\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[3\] GND " "Pin registers\[23\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[4\] GND " "Pin registers\[23\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[5\] GND " "Pin registers\[23\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[6\] GND " "Pin registers\[23\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[7\] GND " "Pin registers\[23\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[8\] GND " "Pin registers\[23\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[9\] GND " "Pin registers\[23\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[10\] GND " "Pin registers\[23\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[11\] GND " "Pin registers\[23\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[12\] GND " "Pin registers\[23\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 793 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[13\] GND " "Pin registers\[23\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 794 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[14\] GND " "Pin registers\[23\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[15\] GND " "Pin registers\[23\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[16\] GND " "Pin registers\[23\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[17\] GND " "Pin registers\[23\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 798 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[18\] GND " "Pin registers\[23\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[19\] GND " "Pin registers\[23\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[20\] GND " "Pin registers\[23\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[21\] GND " "Pin registers\[23\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 802 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[22\] GND " "Pin registers\[23\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[23\] GND " "Pin registers\[23\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[24\] GND " "Pin registers\[23\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[25\] GND " "Pin registers\[23\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[26\] GND " "Pin registers\[23\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[27\] GND " "Pin registers\[23\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 808 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[28\] GND " "Pin registers\[23\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[29\] GND " "Pin registers\[23\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[30\] GND " "Pin registers\[23\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[23\]\[31\] GND " "Pin registers\[23\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[23][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[0\] GND " "Pin registers\[24\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 814 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[1\] GND " "Pin registers\[24\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[2\] GND " "Pin registers\[24\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[3\] GND " "Pin registers\[24\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[4\] GND " "Pin registers\[24\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[5\] GND " "Pin registers\[24\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[6\] GND " "Pin registers\[24\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[7\] GND " "Pin registers\[24\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[8\] GND " "Pin registers\[24\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[9\] GND " "Pin registers\[24\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[10\] GND " "Pin registers\[24\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[11\] GND " "Pin registers\[24\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[12\] GND " "Pin registers\[24\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[13\] GND " "Pin registers\[24\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[14\] GND " "Pin registers\[24\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[15\] GND " "Pin registers\[24\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[16\] GND " "Pin registers\[24\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[17\] GND " "Pin registers\[24\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[18\] GND " "Pin registers\[24\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[19\] GND " "Pin registers\[24\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[20\] GND " "Pin registers\[24\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[21\] GND " "Pin registers\[24\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[22\] GND " "Pin registers\[24\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[23\] GND " "Pin registers\[24\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[24\] GND " "Pin registers\[24\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[25\] GND " "Pin registers\[24\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[26\] GND " "Pin registers\[24\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[27\] GND " "Pin registers\[24\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[28\] GND " "Pin registers\[24\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[29\] GND " "Pin registers\[24\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[30\] GND " "Pin registers\[24\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[24\]\[31\] GND " "Pin registers\[24\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[24][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[0\] GND " "Pin registers\[25\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[1\] GND " "Pin registers\[25\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[2\] GND " "Pin registers\[25\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[3\] GND " "Pin registers\[25\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[4\] GND " "Pin registers\[25\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 851 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[5\] GND " "Pin registers\[25\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[6\] GND " "Pin registers\[25\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[7\] GND " "Pin registers\[25\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[8\] GND " "Pin registers\[25\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[9\] GND " "Pin registers\[25\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[10\] GND " "Pin registers\[25\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[11\] GND " "Pin registers\[25\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[12\] GND " "Pin registers\[25\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[13\] GND " "Pin registers\[25\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[14\] GND " "Pin registers\[25\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[15\] GND " "Pin registers\[25\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[16\] GND " "Pin registers\[25\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[17\] GND " "Pin registers\[25\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[18\] GND " "Pin registers\[25\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[19\] GND " "Pin registers\[25\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[20\] GND " "Pin registers\[25\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[21\] GND " "Pin registers\[25\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[22\] GND " "Pin registers\[25\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[23\] GND " "Pin registers\[25\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[24\] GND " "Pin registers\[25\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[25\] GND " "Pin registers\[25\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[26\] GND " "Pin registers\[25\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[27\] GND " "Pin registers\[25\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[28\] GND " "Pin registers\[25\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[29\] GND " "Pin registers\[25\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[30\] GND " "Pin registers\[25\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[25\]\[31\] GND " "Pin registers\[25\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[25][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[0\] GND " "Pin registers\[26\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[1\] GND " "Pin registers\[26\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[2\] GND " "Pin registers\[26\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[3\] GND " "Pin registers\[26\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[4\] GND " "Pin registers\[26\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[5\] GND " "Pin registers\[26\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[6\] GND " "Pin registers\[26\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[7\] GND " "Pin registers\[26\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[8\] GND " "Pin registers\[26\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[9\] GND " "Pin registers\[26\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[10\] GND " "Pin registers\[26\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[11\] GND " "Pin registers\[26\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[12\] GND " "Pin registers\[26\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[13\] GND " "Pin registers\[26\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[14\] GND " "Pin registers\[26\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[15\] GND " "Pin registers\[26\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[16\] GND " "Pin registers\[26\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[17\] GND " "Pin registers\[26\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[18\] GND " "Pin registers\[26\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[19\] GND " "Pin registers\[26\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[20\] GND " "Pin registers\[26\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[21\] GND " "Pin registers\[26\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[22\] GND " "Pin registers\[26\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[23\] GND " "Pin registers\[26\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[24\] GND " "Pin registers\[26\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[25\] GND " "Pin registers\[26\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[26\] GND " "Pin registers\[26\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[27\] GND " "Pin registers\[26\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[28\] GND " "Pin registers\[26\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[29\] GND " "Pin registers\[26\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[30\] GND " "Pin registers\[26\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[26\]\[31\] GND " "Pin registers\[26\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[26][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[0\] GND " "Pin registers\[27\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[1\] GND " "Pin registers\[27\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[2\] GND " "Pin registers\[27\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[3\] GND " "Pin registers\[27\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[4\] GND " "Pin registers\[27\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[5\] GND " "Pin registers\[27\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[6\] GND " "Pin registers\[27\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[7\] GND " "Pin registers\[27\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[8\] GND " "Pin registers\[27\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[9\] GND " "Pin registers\[27\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[10\] GND " "Pin registers\[27\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[11\] GND " "Pin registers\[27\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[12\] GND " "Pin registers\[27\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[13\] GND " "Pin registers\[27\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[14\] GND " "Pin registers\[27\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[15\] GND " "Pin registers\[27\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[16\] GND " "Pin registers\[27\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[17\] GND " "Pin registers\[27\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[18\] GND " "Pin registers\[27\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[19\] GND " "Pin registers\[27\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[20\] GND " "Pin registers\[27\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[21\] GND " "Pin registers\[27\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[22\] GND " "Pin registers\[27\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[23\] GND " "Pin registers\[27\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[24\] GND " "Pin registers\[27\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[25\] GND " "Pin registers\[27\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[26\] GND " "Pin registers\[27\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[27\] GND " "Pin registers\[27\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[28\] GND " "Pin registers\[27\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[29\] GND " "Pin registers\[27\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[30\] GND " "Pin registers\[27\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[27\]\[31\] GND " "Pin registers\[27\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[27][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[0\] GND " "Pin registers\[28\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[1\] GND " "Pin registers\[28\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[2\] GND " "Pin registers\[28\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[3\] GND " "Pin registers\[28\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[4\] GND " "Pin registers\[28\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[5\] GND " "Pin registers\[28\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[6\] GND " "Pin registers\[28\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[7\] GND " "Pin registers\[28\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[8\] GND " "Pin registers\[28\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[9\] GND " "Pin registers\[28\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[10\] GND " "Pin registers\[28\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[11\] GND " "Pin registers\[28\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[12\] GND " "Pin registers\[28\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[13\] GND " "Pin registers\[28\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[14\] GND " "Pin registers\[28\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[15\] GND " "Pin registers\[28\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[16\] GND " "Pin registers\[28\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[17\] GND " "Pin registers\[28\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[18\] GND " "Pin registers\[28\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[19\] GND " "Pin registers\[28\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[20\] GND " "Pin registers\[28\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[21\] GND " "Pin registers\[28\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[22\] GND " "Pin registers\[28\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[23\] GND " "Pin registers\[28\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[24\] GND " "Pin registers\[28\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[25\] GND " "Pin registers\[28\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[26\] GND " "Pin registers\[28\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[27\] GND " "Pin registers\[28\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[28\] GND " "Pin registers\[28\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[29\] GND " "Pin registers\[28\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[30\] GND " "Pin registers\[28\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[28\]\[31\] GND " "Pin registers\[28\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[28][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[0\] GND " "Pin registers\[29\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[1\] GND " "Pin registers\[29\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 980 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[2\] GND " "Pin registers\[29\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[3\] GND " "Pin registers\[29\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 982 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[4\] GND " "Pin registers\[29\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[5\] GND " "Pin registers\[29\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 984 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[6\] GND " "Pin registers\[29\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[7\] GND " "Pin registers\[29\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 986 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[8\] GND " "Pin registers\[29\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[9\] GND " "Pin registers\[29\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[10\] GND " "Pin registers\[29\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[11\] GND " "Pin registers\[29\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[12\] GND " "Pin registers\[29\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[13\] GND " "Pin registers\[29\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[14\] GND " "Pin registers\[29\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 993 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[15\] GND " "Pin registers\[29\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[16\] GND " "Pin registers\[29\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[17\] GND " "Pin registers\[29\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[18\] GND " "Pin registers\[29\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 997 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[19\] GND " "Pin registers\[29\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[20\] GND " "Pin registers\[29\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 999 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[21\] GND " "Pin registers\[29\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[22\] GND " "Pin registers\[29\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1001 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[23\] GND " "Pin registers\[29\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1002 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[24\] GND " "Pin registers\[29\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[25\] GND " "Pin registers\[29\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[26\] GND " "Pin registers\[29\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1005 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[27\] GND " "Pin registers\[29\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1006 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[28\] GND " "Pin registers\[29\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1007 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[29\] GND " "Pin registers\[29\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1008 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[30\] GND " "Pin registers\[29\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1009 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[29\]\[31\] GND " "Pin registers\[29\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[29][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1010 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[0\] GND " "Pin registers\[30\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[1\] GND " "Pin registers\[30\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1013 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[2\] GND " "Pin registers\[30\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[3\] GND " "Pin registers\[30\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1015 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[4\] GND " "Pin registers\[30\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[5\] GND " "Pin registers\[30\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[6\] GND " "Pin registers\[30\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1018 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[7\] GND " "Pin registers\[30\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[8\] GND " "Pin registers\[30\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1020 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[9\] GND " "Pin registers\[30\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1021 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[10\] GND " "Pin registers\[30\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1022 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[11\] GND " "Pin registers\[30\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1023 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[12\] GND " "Pin registers\[30\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1024 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[13\] GND " "Pin registers\[30\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1025 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[14\] GND " "Pin registers\[30\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1026 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[15\] GND " "Pin registers\[30\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[16\] GND " "Pin registers\[30\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1028 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[17\] GND " "Pin registers\[30\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1029 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[18\] GND " "Pin registers\[30\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[19\] GND " "Pin registers\[30\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1031 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[20\] GND " "Pin registers\[30\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[21\] GND " "Pin registers\[30\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1033 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[22\] GND " "Pin registers\[30\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[23\] GND " "Pin registers\[30\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[24\] GND " "Pin registers\[30\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[25\] GND " "Pin registers\[30\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[26\] GND " "Pin registers\[30\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[27\] GND " "Pin registers\[30\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1039 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[28\] GND " "Pin registers\[30\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[29\] GND " "Pin registers\[30\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1041 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[30\] GND " "Pin registers\[30\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[30\]\[31\] GND " "Pin registers\[30\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[30][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[0\] GND " "Pin registers\[31\]\[0\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][0] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[1\] GND " "Pin registers\[31\]\[1\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][1] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[2\] GND " "Pin registers\[31\]\[2\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][2] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[3\] GND " "Pin registers\[31\]\[3\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][3] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[4\] GND " "Pin registers\[31\]\[4\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][4] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[5\] GND " "Pin registers\[31\]\[5\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][5] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[6\] GND " "Pin registers\[31\]\[6\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][6] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1051 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[7\] GND " "Pin registers\[31\]\[7\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][7] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[8\] GND " "Pin registers\[31\]\[8\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][8] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[9\] GND " "Pin registers\[31\]\[9\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][9] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1054 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[10\] GND " "Pin registers\[31\]\[10\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][10] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[11\] GND " "Pin registers\[31\]\[11\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][11] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1056 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[12\] GND " "Pin registers\[31\]\[12\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][12] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1057 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[13\] GND " "Pin registers\[31\]\[13\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][13] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[14\] GND " "Pin registers\[31\]\[14\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][14] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[15\] GND " "Pin registers\[31\]\[15\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][15] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[16\] GND " "Pin registers\[31\]\[16\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][16] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[17\] GND " "Pin registers\[31\]\[17\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][17] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[18\] GND " "Pin registers\[31\]\[18\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][18] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[19\] GND " "Pin registers\[31\]\[19\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][19] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[20\] GND " "Pin registers\[31\]\[20\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][20] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[21\] GND " "Pin registers\[31\]\[21\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][21] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[22\] GND " "Pin registers\[31\]\[22\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][22] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[23\] GND " "Pin registers\[31\]\[23\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][23] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[24\] GND " "Pin registers\[31\]\[24\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][24] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[25\] GND " "Pin registers\[31\]\[25\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][25] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[26\] GND " "Pin registers\[31\]\[26\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][26] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[27\] GND " "Pin registers\[31\]\[27\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][27] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[28\] GND " "Pin registers\[31\]\[28\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][28] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[29\] GND " "Pin registers\[31\]\[29\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][29] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[30\] GND " "Pin registers\[31\]\[30\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][30] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "registers\[31\]\[31\] GND " "Pin registers\[31\]\[31\] has GND driving its datain port" {  } { { "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mj/intelFPGA_lite/21.1/quartus/linux64/pin_planner.ppl" { registers[31][31] } } } { "components/main.vhd" "" { Text "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/mj/Documents/uob/itce497-senior-project/rvcore32/core/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1666525204347 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1666525204346 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "665 " "Peak virtual memory: 665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666525205382 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 23 14:40:05 2022 " "Processing ended: Sun Oct 23 14:40:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666525205382 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666525205382 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666525205382 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666525205382 ""}
