
C011F4-test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001030  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080010f0  080010f0  000110f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001130  08001130  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001130  08001130  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001130  08001130  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001130  08001130  00011130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001134  08001134  00011134  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001138  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08001144  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08001144  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002be1  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000e42  00000000  00000000  00022c15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000003d0  00000000  00000000  00023a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000348  00000000  00000000  00023e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011125  00000000  00000000  00024170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00004839  00000000  00000000  00035295  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000699f5  00000000  00000000  00039ace  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000a34c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000be4  00000000  00000000  000a3514  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080010d8 	.word	0x080010d8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080010d8 	.word	0x080010d8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000224:	f000 f90d 	bl	8000442 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000228:	f000 f819 	bl	800025e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022c:	f000 f85c 	bl	80002e8 <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin,1);
 8000230:	23a0      	movs	r3, #160	; 0xa0
 8000232:	05db      	lsls	r3, r3, #23
 8000234:	2201      	movs	r2, #1
 8000236:	2108      	movs	r1, #8
 8000238:	0018      	movs	r0, r3
 800023a:	f000 fbbd 	bl	80009b8 <HAL_GPIO_WritePin>
   	HAL_Delay(200);
 800023e:	20c8      	movs	r0, #200	; 0xc8
 8000240:	f000 f97a 	bl	8000538 <HAL_Delay>
   	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin,0);
 8000244:	23a0      	movs	r3, #160	; 0xa0
 8000246:	05db      	lsls	r3, r3, #23
 8000248:	2200      	movs	r2, #0
 800024a:	2108      	movs	r1, #8
 800024c:	0018      	movs	r0, r3
 800024e:	f000 fbb3 	bl	80009b8 <HAL_GPIO_WritePin>
   	HAL_Delay(300);
 8000252:	2396      	movs	r3, #150	; 0x96
 8000254:	005b      	lsls	r3, r3, #1
 8000256:	0018      	movs	r0, r3
 8000258:	f000 f96e 	bl	8000538 <HAL_Delay>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin,1);
 800025c:	e7e8      	b.n	8000230 <main+0x10>

0800025e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800025e:	b590      	push	{r4, r7, lr}
 8000260:	b08d      	sub	sp, #52	; 0x34
 8000262:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000264:	2414      	movs	r4, #20
 8000266:	193b      	adds	r3, r7, r4
 8000268:	0018      	movs	r0, r3
 800026a:	231c      	movs	r3, #28
 800026c:	001a      	movs	r2, r3
 800026e:	2100      	movs	r1, #0
 8000270:	f000 ff2a 	bl	80010c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000274:	003b      	movs	r3, r7
 8000276:	0018      	movs	r0, r3
 8000278:	2314      	movs	r3, #20
 800027a:	001a      	movs	r2, r3
 800027c:	2100      	movs	r1, #0
 800027e:	f000 ff23 	bl	80010c8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000282:	193b      	adds	r3, r7, r4
 8000284:	2202      	movs	r2, #2
 8000286:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000288:	193b      	adds	r3, r7, r4
 800028a:	2280      	movs	r2, #128	; 0x80
 800028c:	0052      	lsls	r2, r2, #1
 800028e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 8000290:	193b      	adds	r3, r7, r4
 8000292:	2280      	movs	r2, #128	; 0x80
 8000294:	0152      	lsls	r2, r2, #5
 8000296:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000298:	193b      	adds	r3, r7, r4
 800029a:	2240      	movs	r2, #64	; 0x40
 800029c:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800029e:	193b      	adds	r3, r7, r4
 80002a0:	0018      	movs	r0, r3
 80002a2:	f000 fba7 	bl	80009f4 <HAL_RCC_OscConfig>
 80002a6:	1e03      	subs	r3, r0, #0
 80002a8:	d001      	beq.n	80002ae <SystemClock_Config+0x50>
  {
    Error_Handler();
 80002aa:	f000 f853 	bl	8000354 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ae:	003b      	movs	r3, r7
 80002b0:	2207      	movs	r2, #7
 80002b2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002b4:	003b      	movs	r3, r7
 80002b6:	2200      	movs	r2, #0
 80002b8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80002ba:	003b      	movs	r3, r7
 80002bc:	2200      	movs	r2, #0
 80002be:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80002c0:	003b      	movs	r3, r7
 80002c2:	2200      	movs	r2, #0
 80002c4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80002c6:	003b      	movs	r3, r7
 80002c8:	2200      	movs	r2, #0
 80002ca:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002cc:	003b      	movs	r3, r7
 80002ce:	2100      	movs	r1, #0
 80002d0:	0018      	movs	r0, r3
 80002d2:	f000 fd89 	bl	8000de8 <HAL_RCC_ClockConfig>
 80002d6:	1e03      	subs	r3, r0, #0
 80002d8:	d001      	beq.n	80002de <SystemClock_Config+0x80>
  {
    Error_Handler();
 80002da:	f000 f83b 	bl	8000354 <Error_Handler>
  }
}
 80002de:	46c0      	nop			; (mov r8, r8)
 80002e0:	46bd      	mov	sp, r7
 80002e2:	b00d      	add	sp, #52	; 0x34
 80002e4:	bd90      	pop	{r4, r7, pc}
	...

080002e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	b086      	sub	sp, #24
 80002ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002ee:	1d3b      	adds	r3, r7, #4
 80002f0:	0018      	movs	r0, r3
 80002f2:	2314      	movs	r3, #20
 80002f4:	001a      	movs	r2, r3
 80002f6:	2100      	movs	r1, #0
 80002f8:	f000 fee6 	bl	80010c8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002fc:	4b14      	ldr	r3, [pc, #80]	; (8000350 <MX_GPIO_Init+0x68>)
 80002fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000300:	4b13      	ldr	r3, [pc, #76]	; (8000350 <MX_GPIO_Init+0x68>)
 8000302:	2101      	movs	r1, #1
 8000304:	430a      	orrs	r2, r1
 8000306:	635a      	str	r2, [r3, #52]	; 0x34
 8000308:	4b11      	ldr	r3, [pc, #68]	; (8000350 <MX_GPIO_Init+0x68>)
 800030a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800030c:	2201      	movs	r2, #1
 800030e:	4013      	ands	r3, r2
 8000310:	603b      	str	r3, [r7, #0]
 8000312:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000314:	23a0      	movs	r3, #160	; 0xa0
 8000316:	05db      	lsls	r3, r3, #23
 8000318:	2200      	movs	r2, #0
 800031a:	2108      	movs	r1, #8
 800031c:	0018      	movs	r0, r3
 800031e:	f000 fb4b 	bl	80009b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000322:	1d3b      	adds	r3, r7, #4
 8000324:	2208      	movs	r2, #8
 8000326:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	2201      	movs	r2, #1
 800032c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	2200      	movs	r2, #0
 8000332:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000334:	1d3b      	adds	r3, r7, #4
 8000336:	2200      	movs	r2, #0
 8000338:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800033a:	1d3a      	adds	r2, r7, #4
 800033c:	23a0      	movs	r3, #160	; 0xa0
 800033e:	05db      	lsls	r3, r3, #23
 8000340:	0011      	movs	r1, r2
 8000342:	0018      	movs	r0, r3
 8000344:	f000 f9ce 	bl	80006e4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000348:	46c0      	nop			; (mov r8, r8)
 800034a:	46bd      	mov	sp, r7
 800034c:	b006      	add	sp, #24
 800034e:	bd80      	pop	{r7, pc}
 8000350:	40021000 	.word	0x40021000

08000354 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000358:	b672      	cpsid	i
}
 800035a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800035c:	e7fe      	b.n	800035c <Error_Handler+0x8>
	...

08000360 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000360:	b580      	push	{r7, lr}
 8000362:	b082      	sub	sp, #8
 8000364:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000366:	4b0f      	ldr	r3, [pc, #60]	; (80003a4 <HAL_MspInit+0x44>)
 8000368:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800036a:	4b0e      	ldr	r3, [pc, #56]	; (80003a4 <HAL_MspInit+0x44>)
 800036c:	2101      	movs	r1, #1
 800036e:	430a      	orrs	r2, r1
 8000370:	641a      	str	r2, [r3, #64]	; 0x40
 8000372:	4b0c      	ldr	r3, [pc, #48]	; (80003a4 <HAL_MspInit+0x44>)
 8000374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000376:	2201      	movs	r2, #1
 8000378:	4013      	ands	r3, r2
 800037a:	607b      	str	r3, [r7, #4]
 800037c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800037e:	4b09      	ldr	r3, [pc, #36]	; (80003a4 <HAL_MspInit+0x44>)
 8000380:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000382:	4b08      	ldr	r3, [pc, #32]	; (80003a4 <HAL_MspInit+0x44>)
 8000384:	2180      	movs	r1, #128	; 0x80
 8000386:	0549      	lsls	r1, r1, #21
 8000388:	430a      	orrs	r2, r1
 800038a:	63da      	str	r2, [r3, #60]	; 0x3c
 800038c:	4b05      	ldr	r3, [pc, #20]	; (80003a4 <HAL_MspInit+0x44>)
 800038e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000390:	2380      	movs	r3, #128	; 0x80
 8000392:	055b      	lsls	r3, r3, #21
 8000394:	4013      	ands	r3, r2
 8000396:	603b      	str	r3, [r7, #0]
 8000398:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800039a:	46c0      	nop			; (mov r8, r8)
 800039c:	46bd      	mov	sp, r7
 800039e:	b002      	add	sp, #8
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	46c0      	nop			; (mov r8, r8)
 80003a4:	40021000 	.word	0x40021000

080003a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003ac:	e7fe      	b.n	80003ac <NMI_Handler+0x4>

080003ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003ae:	b580      	push	{r7, lr}
 80003b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003b2:	e7fe      	b.n	80003b2 <HardFault_Handler+0x4>

080003b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80003b8:	46c0      	nop			; (mov r8, r8)
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}

080003be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003be:	b580      	push	{r7, lr}
 80003c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003c2:	46c0      	nop			; (mov r8, r8)
 80003c4:	46bd      	mov	sp, r7
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003c8:	b580      	push	{r7, lr}
 80003ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003cc:	f000 f89a 	bl	8000504 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003d0:	46c0      	nop			; (mov r8, r8)
 80003d2:	46bd      	mov	sp, r7
 80003d4:	bd80      	pop	{r7, pc}
	...

080003d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80003dc:	4b03      	ldr	r3, [pc, #12]	; (80003ec <SystemInit+0x14>)
 80003de:	2280      	movs	r2, #128	; 0x80
 80003e0:	0512      	lsls	r2, r2, #20
 80003e2:	609a      	str	r2, [r3, #8]
#endif
}
 80003e4:	46c0      	nop			; (mov r8, r8)
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}
 80003ea:	46c0      	nop			; (mov r8, r8)
 80003ec:	e000ed00 	.word	0xe000ed00

080003f0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003f0:	480d      	ldr	r0, [pc, #52]	; (8000428 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003f2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80003f4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80003f6:	e003      	b.n	8000400 <LoopCopyDataInit>

080003f8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80003f8:	4b0c      	ldr	r3, [pc, #48]	; (800042c <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80003fa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80003fc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80003fe:	3104      	adds	r1, #4

08000400 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000400:	480b      	ldr	r0, [pc, #44]	; (8000430 <LoopForever+0xa>)
  ldr r3, =_edata
 8000402:	4b0c      	ldr	r3, [pc, #48]	; (8000434 <LoopForever+0xe>)
  adds r2, r0, r1
 8000404:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000406:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000408:	d3f6      	bcc.n	80003f8 <CopyDataInit>
  ldr r2, =_sbss
 800040a:	4a0b      	ldr	r2, [pc, #44]	; (8000438 <LoopForever+0x12>)
  b LoopFillZerobss
 800040c:	e002      	b.n	8000414 <LoopFillZerobss>

0800040e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800040e:	2300      	movs	r3, #0
  str  r3, [r2]
 8000410:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000412:	3204      	adds	r2, #4

08000414 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000414:	4b09      	ldr	r3, [pc, #36]	; (800043c <LoopForever+0x16>)
  cmp r2, r3
 8000416:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000418:	d3f9      	bcc.n	800040e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit
 800041a:	f7ff ffdd 	bl	80003d8 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800041e:	f000 fe2f 	bl	8001080 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000422:	f7ff fefd 	bl	8000220 <main>

08000426 <LoopForever>:

LoopForever:
    b LoopForever
 8000426:	e7fe      	b.n	8000426 <LoopForever>
  ldr   r0, =_estack
 8000428:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 800042c:	08001138 	.word	0x08001138
  ldr r0, =_sdata
 8000430:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000434:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000438:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800043c:	2000002c 	.word	0x2000002c

08000440 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000440:	e7fe      	b.n	8000440 <ADC1_IRQHandler>

08000442 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000442:	b580      	push	{r7, lr}
 8000444:	b082      	sub	sp, #8
 8000446:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000448:	1dfb      	adds	r3, r7, #7
 800044a:	2200      	movs	r2, #0
 800044c:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800044e:	2003      	movs	r0, #3
 8000450:	f000 f80e 	bl	8000470 <HAL_InitTick>
 8000454:	1e03      	subs	r3, r0, #0
 8000456:	d003      	beq.n	8000460 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000458:	1dfb      	adds	r3, r7, #7
 800045a:	2201      	movs	r2, #1
 800045c:	701a      	strb	r2, [r3, #0]
 800045e:	e001      	b.n	8000464 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000460:	f7ff ff7e 	bl	8000360 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000464:	1dfb      	adds	r3, r7, #7
 8000466:	781b      	ldrb	r3, [r3, #0]
}
 8000468:	0018      	movs	r0, r3
 800046a:	46bd      	mov	sp, r7
 800046c:	b002      	add	sp, #8
 800046e:	bd80      	pop	{r7, pc}

08000470 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000470:	b590      	push	{r4, r7, lr}
 8000472:	b085      	sub	sp, #20
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000478:	230f      	movs	r3, #15
 800047a:	18fb      	adds	r3, r7, r3
 800047c:	2200      	movs	r2, #0
 800047e:	701a      	strb	r2, [r3, #0]

  if (uwTickFreq != 0U)
 8000480:	4b1d      	ldr	r3, [pc, #116]	; (80004f8 <HAL_InitTick+0x88>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	2b00      	cmp	r3, #0
 8000486:	d02b      	beq.n	80004e0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000488:	4b1c      	ldr	r3, [pc, #112]	; (80004fc <HAL_InitTick+0x8c>)
 800048a:	681c      	ldr	r4, [r3, #0]
 800048c:	4b1a      	ldr	r3, [pc, #104]	; (80004f8 <HAL_InitTick+0x88>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	0019      	movs	r1, r3
 8000492:	23fa      	movs	r3, #250	; 0xfa
 8000494:	0098      	lsls	r0, r3, #2
 8000496:	f7ff fe37 	bl	8000108 <__udivsi3>
 800049a:	0003      	movs	r3, r0
 800049c:	0019      	movs	r1, r3
 800049e:	0020      	movs	r0, r4
 80004a0:	f7ff fe32 	bl	8000108 <__udivsi3>
 80004a4:	0003      	movs	r3, r0
 80004a6:	0018      	movs	r0, r3
 80004a8:	f000 f90f 	bl	80006ca <HAL_SYSTICK_Config>
 80004ac:	1e03      	subs	r3, r0, #0
 80004ae:	d112      	bne.n	80004d6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	2b03      	cmp	r3, #3
 80004b4:	d80a      	bhi.n	80004cc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004b6:	6879      	ldr	r1, [r7, #4]
 80004b8:	2301      	movs	r3, #1
 80004ba:	425b      	negs	r3, r3
 80004bc:	2200      	movs	r2, #0
 80004be:	0018      	movs	r0, r3
 80004c0:	f000 f8ee 	bl	80006a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80004c4:	4b0e      	ldr	r3, [pc, #56]	; (8000500 <HAL_InitTick+0x90>)
 80004c6:	687a      	ldr	r2, [r7, #4]
 80004c8:	601a      	str	r2, [r3, #0]
 80004ca:	e00d      	b.n	80004e8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80004cc:	230f      	movs	r3, #15
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	2201      	movs	r2, #1
 80004d2:	701a      	strb	r2, [r3, #0]
 80004d4:	e008      	b.n	80004e8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80004d6:	230f      	movs	r3, #15
 80004d8:	18fb      	adds	r3, r7, r3
 80004da:	2201      	movs	r2, #1
 80004dc:	701a      	strb	r2, [r3, #0]
 80004de:	e003      	b.n	80004e8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80004e0:	230f      	movs	r3, #15
 80004e2:	18fb      	adds	r3, r7, r3
 80004e4:	2201      	movs	r2, #1
 80004e6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80004e8:	230f      	movs	r3, #15
 80004ea:	18fb      	adds	r3, r7, r3
 80004ec:	781b      	ldrb	r3, [r3, #0]
}
 80004ee:	0018      	movs	r0, r3
 80004f0:	46bd      	mov	sp, r7
 80004f2:	b005      	add	sp, #20
 80004f4:	bd90      	pop	{r4, r7, pc}
 80004f6:	46c0      	nop			; (mov r8, r8)
 80004f8:	20000008 	.word	0x20000008
 80004fc:	20000000 	.word	0x20000000
 8000500:	20000004 	.word	0x20000004

08000504 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000508:	4b04      	ldr	r3, [pc, #16]	; (800051c <HAL_IncTick+0x18>)
 800050a:	681a      	ldr	r2, [r3, #0]
 800050c:	4b04      	ldr	r3, [pc, #16]	; (8000520 <HAL_IncTick+0x1c>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	18d2      	adds	r2, r2, r3
 8000512:	4b02      	ldr	r3, [pc, #8]	; (800051c <HAL_IncTick+0x18>)
 8000514:	601a      	str	r2, [r3, #0]
}
 8000516:	46c0      	nop			; (mov r8, r8)
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	20000028 	.word	0x20000028
 8000520:	20000008 	.word	0x20000008

08000524 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
  return uwTick;
 8000528:	4b02      	ldr	r3, [pc, #8]	; (8000534 <HAL_GetTick+0x10>)
 800052a:	681b      	ldr	r3, [r3, #0]
}
 800052c:	0018      	movs	r0, r3
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	46c0      	nop			; (mov r8, r8)
 8000534:	20000028 	.word	0x20000028

08000538 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b084      	sub	sp, #16
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000540:	f7ff fff0 	bl	8000524 <HAL_GetTick>
 8000544:	0003      	movs	r3, r0
 8000546:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	3301      	adds	r3, #1
 8000550:	d004      	beq.n	800055c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000552:	4b09      	ldr	r3, [pc, #36]	; (8000578 <HAL_Delay+0x40>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	68fa      	ldr	r2, [r7, #12]
 8000558:	18d3      	adds	r3, r2, r3
 800055a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800055c:	46c0      	nop			; (mov r8, r8)
 800055e:	f7ff ffe1 	bl	8000524 <HAL_GetTick>
 8000562:	0002      	movs	r2, r0
 8000564:	68bb      	ldr	r3, [r7, #8]
 8000566:	1ad3      	subs	r3, r2, r3
 8000568:	68fa      	ldr	r2, [r7, #12]
 800056a:	429a      	cmp	r2, r3
 800056c:	d8f7      	bhi.n	800055e <HAL_Delay+0x26>
  {
  }
}
 800056e:	46c0      	nop			; (mov r8, r8)
 8000570:	46c0      	nop			; (mov r8, r8)
 8000572:	46bd      	mov	sp, r7
 8000574:	b004      	add	sp, #16
 8000576:	bd80      	pop	{r7, pc}
 8000578:	20000008 	.word	0x20000008

0800057c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800057c:	b590      	push	{r4, r7, lr}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	0002      	movs	r2, r0
 8000584:	6039      	str	r1, [r7, #0]
 8000586:	1dfb      	adds	r3, r7, #7
 8000588:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800058a:	1dfb      	adds	r3, r7, #7
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	2b7f      	cmp	r3, #127	; 0x7f
 8000590:	d828      	bhi.n	80005e4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000592:	4a2f      	ldr	r2, [pc, #188]	; (8000650 <__NVIC_SetPriority+0xd4>)
 8000594:	1dfb      	adds	r3, r7, #7
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	b25b      	sxtb	r3, r3
 800059a:	089b      	lsrs	r3, r3, #2
 800059c:	33c0      	adds	r3, #192	; 0xc0
 800059e:	009b      	lsls	r3, r3, #2
 80005a0:	589b      	ldr	r3, [r3, r2]
 80005a2:	1dfa      	adds	r2, r7, #7
 80005a4:	7812      	ldrb	r2, [r2, #0]
 80005a6:	0011      	movs	r1, r2
 80005a8:	2203      	movs	r2, #3
 80005aa:	400a      	ands	r2, r1
 80005ac:	00d2      	lsls	r2, r2, #3
 80005ae:	21ff      	movs	r1, #255	; 0xff
 80005b0:	4091      	lsls	r1, r2
 80005b2:	000a      	movs	r2, r1
 80005b4:	43d2      	mvns	r2, r2
 80005b6:	401a      	ands	r2, r3
 80005b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80005ba:	683b      	ldr	r3, [r7, #0]
 80005bc:	019b      	lsls	r3, r3, #6
 80005be:	22ff      	movs	r2, #255	; 0xff
 80005c0:	401a      	ands	r2, r3
 80005c2:	1dfb      	adds	r3, r7, #7
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	0018      	movs	r0, r3
 80005c8:	2303      	movs	r3, #3
 80005ca:	4003      	ands	r3, r0
 80005cc:	00db      	lsls	r3, r3, #3
 80005ce:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005d0:	481f      	ldr	r0, [pc, #124]	; (8000650 <__NVIC_SetPriority+0xd4>)
 80005d2:	1dfb      	adds	r3, r7, #7
 80005d4:	781b      	ldrb	r3, [r3, #0]
 80005d6:	b25b      	sxtb	r3, r3
 80005d8:	089b      	lsrs	r3, r3, #2
 80005da:	430a      	orrs	r2, r1
 80005dc:	33c0      	adds	r3, #192	; 0xc0
 80005de:	009b      	lsls	r3, r3, #2
 80005e0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80005e2:	e031      	b.n	8000648 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80005e4:	4a1b      	ldr	r2, [pc, #108]	; (8000654 <__NVIC_SetPriority+0xd8>)
 80005e6:	1dfb      	adds	r3, r7, #7
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	0019      	movs	r1, r3
 80005ec:	230f      	movs	r3, #15
 80005ee:	400b      	ands	r3, r1
 80005f0:	3b08      	subs	r3, #8
 80005f2:	089b      	lsrs	r3, r3, #2
 80005f4:	3306      	adds	r3, #6
 80005f6:	009b      	lsls	r3, r3, #2
 80005f8:	18d3      	adds	r3, r2, r3
 80005fa:	3304      	adds	r3, #4
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	1dfa      	adds	r2, r7, #7
 8000600:	7812      	ldrb	r2, [r2, #0]
 8000602:	0011      	movs	r1, r2
 8000604:	2203      	movs	r2, #3
 8000606:	400a      	ands	r2, r1
 8000608:	00d2      	lsls	r2, r2, #3
 800060a:	21ff      	movs	r1, #255	; 0xff
 800060c:	4091      	lsls	r1, r2
 800060e:	000a      	movs	r2, r1
 8000610:	43d2      	mvns	r2, r2
 8000612:	401a      	ands	r2, r3
 8000614:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	019b      	lsls	r3, r3, #6
 800061a:	22ff      	movs	r2, #255	; 0xff
 800061c:	401a      	ands	r2, r3
 800061e:	1dfb      	adds	r3, r7, #7
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	0018      	movs	r0, r3
 8000624:	2303      	movs	r3, #3
 8000626:	4003      	ands	r3, r0
 8000628:	00db      	lsls	r3, r3, #3
 800062a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800062c:	4809      	ldr	r0, [pc, #36]	; (8000654 <__NVIC_SetPriority+0xd8>)
 800062e:	1dfb      	adds	r3, r7, #7
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	001c      	movs	r4, r3
 8000634:	230f      	movs	r3, #15
 8000636:	4023      	ands	r3, r4
 8000638:	3b08      	subs	r3, #8
 800063a:	089b      	lsrs	r3, r3, #2
 800063c:	430a      	orrs	r2, r1
 800063e:	3306      	adds	r3, #6
 8000640:	009b      	lsls	r3, r3, #2
 8000642:	18c3      	adds	r3, r0, r3
 8000644:	3304      	adds	r3, #4
 8000646:	601a      	str	r2, [r3, #0]
}
 8000648:	46c0      	nop			; (mov r8, r8)
 800064a:	46bd      	mov	sp, r7
 800064c:	b003      	add	sp, #12
 800064e:	bd90      	pop	{r4, r7, pc}
 8000650:	e000e100 	.word	0xe000e100
 8000654:	e000ed00 	.word	0xe000ed00

08000658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	1e5a      	subs	r2, r3, #1
 8000664:	2380      	movs	r3, #128	; 0x80
 8000666:	045b      	lsls	r3, r3, #17
 8000668:	429a      	cmp	r2, r3
 800066a:	d301      	bcc.n	8000670 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800066c:	2301      	movs	r3, #1
 800066e:	e010      	b.n	8000692 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000670:	4b0a      	ldr	r3, [pc, #40]	; (800069c <SysTick_Config+0x44>)
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	3a01      	subs	r2, #1
 8000676:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000678:	2301      	movs	r3, #1
 800067a:	425b      	negs	r3, r3
 800067c:	2103      	movs	r1, #3
 800067e:	0018      	movs	r0, r3
 8000680:	f7ff ff7c 	bl	800057c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000684:	4b05      	ldr	r3, [pc, #20]	; (800069c <SysTick_Config+0x44>)
 8000686:	2200      	movs	r2, #0
 8000688:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800068a:	4b04      	ldr	r3, [pc, #16]	; (800069c <SysTick_Config+0x44>)
 800068c:	2207      	movs	r2, #7
 800068e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000690:	2300      	movs	r3, #0
}
 8000692:	0018      	movs	r0, r3
 8000694:	46bd      	mov	sp, r7
 8000696:	b002      	add	sp, #8
 8000698:	bd80      	pop	{r7, pc}
 800069a:	46c0      	nop			; (mov r8, r8)
 800069c:	e000e010 	.word	0xe000e010

080006a0 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b084      	sub	sp, #16
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	60b9      	str	r1, [r7, #8]
 80006a8:	607a      	str	r2, [r7, #4]
 80006aa:	210f      	movs	r1, #15
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	1c02      	adds	r2, r0, #0
 80006b0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80006b2:	68ba      	ldr	r2, [r7, #8]
 80006b4:	187b      	adds	r3, r7, r1
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	b25b      	sxtb	r3, r3
 80006ba:	0011      	movs	r1, r2
 80006bc:	0018      	movs	r0, r3
 80006be:	f7ff ff5d 	bl	800057c <__NVIC_SetPriority>
}
 80006c2:	46c0      	nop			; (mov r8, r8)
 80006c4:	46bd      	mov	sp, r7
 80006c6:	b004      	add	sp, #16
 80006c8:	bd80      	pop	{r7, pc}

080006ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80006ca:	b580      	push	{r7, lr}
 80006cc:	b082      	sub	sp, #8
 80006ce:	af00      	add	r7, sp, #0
 80006d0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80006d2:	687b      	ldr	r3, [r7, #4]
 80006d4:	0018      	movs	r0, r3
 80006d6:	f7ff ffbf 	bl	8000658 <SysTick_Config>
 80006da:	0003      	movs	r3, r0
}
 80006dc:	0018      	movs	r0, r3
 80006de:	46bd      	mov	sp, r7
 80006e0:	b002      	add	sp, #8
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b086      	sub	sp, #24
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
 80006ec:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 80006ee:	2300      	movs	r3, #0
 80006f0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80006f2:	e14d      	b.n	8000990 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2101      	movs	r1, #1
 80006fa:	693a      	ldr	r2, [r7, #16]
 80006fc:	4091      	lsls	r1, r2
 80006fe:	000a      	movs	r2, r1
 8000700:	4013      	ands	r3, r2
 8000702:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	2b00      	cmp	r3, #0
 8000708:	d100      	bne.n	800070c <HAL_GPIO_Init+0x28>
 800070a:	e13e      	b.n	800098a <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800070c:	683b      	ldr	r3, [r7, #0]
 800070e:	685b      	ldr	r3, [r3, #4]
 8000710:	2b02      	cmp	r3, #2
 8000712:	d003      	beq.n	800071c <HAL_GPIO_Init+0x38>
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	685b      	ldr	r3, [r3, #4]
 8000718:	2b12      	cmp	r3, #18
 800071a:	d125      	bne.n	8000768 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800071c:	693b      	ldr	r3, [r7, #16]
 800071e:	08da      	lsrs	r2, r3, #3
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	3208      	adds	r2, #8
 8000724:	0092      	lsls	r2, r2, #2
 8000726:	58d3      	ldr	r3, [r2, r3]
 8000728:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * 4U)) ;
 800072a:	693b      	ldr	r3, [r7, #16]
 800072c:	2207      	movs	r2, #7
 800072e:	4013      	ands	r3, r2
 8000730:	009b      	lsls	r3, r3, #2
 8000732:	220f      	movs	r2, #15
 8000734:	409a      	lsls	r2, r3
 8000736:	0013      	movs	r3, r2
 8000738:	43da      	mvns	r2, r3
 800073a:	697b      	ldr	r3, [r7, #20]
 800073c:	4013      	ands	r3, r2
 800073e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * 4U));
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	691b      	ldr	r3, [r3, #16]
 8000744:	220f      	movs	r2, #15
 8000746:	401a      	ands	r2, r3
 8000748:	693b      	ldr	r3, [r7, #16]
 800074a:	2107      	movs	r1, #7
 800074c:	400b      	ands	r3, r1
 800074e:	009b      	lsls	r3, r3, #2
 8000750:	409a      	lsls	r2, r3
 8000752:	0013      	movs	r3, r2
 8000754:	697a      	ldr	r2, [r7, #20]
 8000756:	4313      	orrs	r3, r2
 8000758:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800075a:	693b      	ldr	r3, [r7, #16]
 800075c:	08da      	lsrs	r2, r3, #3
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	3208      	adds	r2, #8
 8000762:	0092      	lsls	r2, r2, #2
 8000764:	6979      	ldr	r1, [r7, #20]
 8000766:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800076e:	693b      	ldr	r3, [r7, #16]
 8000770:	005b      	lsls	r3, r3, #1
 8000772:	2203      	movs	r2, #3
 8000774:	409a      	lsls	r2, r3
 8000776:	0013      	movs	r3, r2
 8000778:	43da      	mvns	r2, r3
 800077a:	697b      	ldr	r3, [r7, #20]
 800077c:	4013      	ands	r3, r2
 800077e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000780:	683b      	ldr	r3, [r7, #0]
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	2203      	movs	r2, #3
 8000786:	401a      	ands	r2, r3
 8000788:	693b      	ldr	r3, [r7, #16]
 800078a:	005b      	lsls	r3, r3, #1
 800078c:	409a      	lsls	r2, r3
 800078e:	0013      	movs	r3, r2
 8000790:	697a      	ldr	r2, [r7, #20]
 8000792:	4313      	orrs	r3, r2
 8000794:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	697a      	ldr	r2, [r7, #20]
 800079a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	685b      	ldr	r3, [r3, #4]
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d00b      	beq.n	80007bc <HAL_GPIO_Init+0xd8>
 80007a4:	683b      	ldr	r3, [r7, #0]
 80007a6:	685b      	ldr	r3, [r3, #4]
 80007a8:	2b02      	cmp	r3, #2
 80007aa:	d007      	beq.n	80007bc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80007b0:	2b11      	cmp	r3, #17
 80007b2:	d003      	beq.n	80007bc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	685b      	ldr	r3, [r3, #4]
 80007b8:	2b12      	cmp	r3, #18
 80007ba:	d130      	bne.n	800081e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	689b      	ldr	r3, [r3, #8]
 80007c0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80007c2:	693b      	ldr	r3, [r7, #16]
 80007c4:	005b      	lsls	r3, r3, #1
 80007c6:	2203      	movs	r2, #3
 80007c8:	409a      	lsls	r2, r3
 80007ca:	0013      	movs	r3, r2
 80007cc:	43da      	mvns	r2, r3
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	4013      	ands	r3, r2
 80007d2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * 2U));
 80007d4:	683b      	ldr	r3, [r7, #0]
 80007d6:	68da      	ldr	r2, [r3, #12]
 80007d8:	693b      	ldr	r3, [r7, #16]
 80007da:	005b      	lsls	r3, r3, #1
 80007dc:	409a      	lsls	r2, r3
 80007de:	0013      	movs	r3, r2
 80007e0:	697a      	ldr	r2, [r7, #20]
 80007e2:	4313      	orrs	r3, r2
 80007e4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	697a      	ldr	r2, [r7, #20]
 80007ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	685b      	ldr	r3, [r3, #4]
 80007f0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80007f2:	2201      	movs	r2, #1
 80007f4:	693b      	ldr	r3, [r7, #16]
 80007f6:	409a      	lsls	r2, r3
 80007f8:	0013      	movs	r3, r2
 80007fa:	43da      	mvns	r2, r3
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	4013      	ands	r3, r2
 8000800:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	685b      	ldr	r3, [r3, #4]
 8000806:	091b      	lsrs	r3, r3, #4
 8000808:	2201      	movs	r2, #1
 800080a:	401a      	ands	r2, r3
 800080c:	693b      	ldr	r3, [r7, #16]
 800080e:	409a      	lsls	r2, r3
 8000810:	0013      	movs	r3, r2
 8000812:	697a      	ldr	r2, [r7, #20]
 8000814:	4313      	orrs	r3, r2
 8000816:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	697a      	ldr	r2, [r7, #20]
 800081c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800081e:	683b      	ldr	r3, [r7, #0]
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	2b03      	cmp	r3, #3
 8000824:	d017      	beq.n	8000856 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	68db      	ldr	r3, [r3, #12]
 800082a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800082c:	693b      	ldr	r3, [r7, #16]
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	2203      	movs	r2, #3
 8000832:	409a      	lsls	r2, r3
 8000834:	0013      	movs	r3, r2
 8000836:	43da      	mvns	r2, r3
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	4013      	ands	r3, r2
 800083c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * 2U));
 800083e:	683b      	ldr	r3, [r7, #0]
 8000840:	689a      	ldr	r2, [r3, #8]
 8000842:	693b      	ldr	r3, [r7, #16]
 8000844:	005b      	lsls	r3, r3, #1
 8000846:	409a      	lsls	r2, r3
 8000848:	0013      	movs	r3, r2
 800084a:	697a      	ldr	r2, [r7, #20]
 800084c:	4313      	orrs	r3, r2
 800084e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	697a      	ldr	r2, [r7, #20]
 8000854:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	685a      	ldr	r2, [r3, #4]
 800085a:	2380      	movs	r3, #128	; 0x80
 800085c:	055b      	lsls	r3, r3, #21
 800085e:	4013      	ands	r3, r2
 8000860:	d100      	bne.n	8000864 <HAL_GPIO_Init+0x180>
 8000862:	e092      	b.n	800098a <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8000864:	4a50      	ldr	r2, [pc, #320]	; (80009a8 <HAL_GPIO_Init+0x2c4>)
 8000866:	693b      	ldr	r3, [r7, #16]
 8000868:	089b      	lsrs	r3, r3, #2
 800086a:	3318      	adds	r3, #24
 800086c:	009b      	lsls	r3, r3, #2
 800086e:	589b      	ldr	r3, [r3, r2]
 8000870:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << (8U * (position & 0x03U)));
 8000872:	693b      	ldr	r3, [r7, #16]
 8000874:	2203      	movs	r2, #3
 8000876:	4013      	ands	r3, r2
 8000878:	00db      	lsls	r3, r3, #3
 800087a:	220f      	movs	r2, #15
 800087c:	409a      	lsls	r2, r3
 800087e:	0013      	movs	r3, r2
 8000880:	43da      	mvns	r2, r3
 8000882:	697b      	ldr	r3, [r7, #20]
 8000884:	4013      	ands	r3, r2
 8000886:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000888:	687a      	ldr	r2, [r7, #4]
 800088a:	23a0      	movs	r3, #160	; 0xa0
 800088c:	05db      	lsls	r3, r3, #23
 800088e:	429a      	cmp	r2, r3
 8000890:	d013      	beq.n	80008ba <HAL_GPIO_Init+0x1d6>
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4a45      	ldr	r2, [pc, #276]	; (80009ac <HAL_GPIO_Init+0x2c8>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d00d      	beq.n	80008b6 <HAL_GPIO_Init+0x1d2>
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	4a44      	ldr	r2, [pc, #272]	; (80009b0 <HAL_GPIO_Init+0x2cc>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d007      	beq.n	80008b2 <HAL_GPIO_Init+0x1ce>
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4a43      	ldr	r2, [pc, #268]	; (80009b4 <HAL_GPIO_Init+0x2d0>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	d101      	bne.n	80008ae <HAL_GPIO_Init+0x1ca>
 80008aa:	2303      	movs	r3, #3
 80008ac:	e006      	b.n	80008bc <HAL_GPIO_Init+0x1d8>
 80008ae:	2305      	movs	r3, #5
 80008b0:	e004      	b.n	80008bc <HAL_GPIO_Init+0x1d8>
 80008b2:	2302      	movs	r3, #2
 80008b4:	e002      	b.n	80008bc <HAL_GPIO_Init+0x1d8>
 80008b6:	2301      	movs	r3, #1
 80008b8:	e000      	b.n	80008bc <HAL_GPIO_Init+0x1d8>
 80008ba:	2300      	movs	r3, #0
 80008bc:	693a      	ldr	r2, [r7, #16]
 80008be:	2103      	movs	r1, #3
 80008c0:	400a      	ands	r2, r1
 80008c2:	00d2      	lsls	r2, r2, #3
 80008c4:	4093      	lsls	r3, r2
 80008c6:	697a      	ldr	r2, [r7, #20]
 80008c8:	4313      	orrs	r3, r2
 80008ca:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80008cc:	4936      	ldr	r1, [pc, #216]	; (80009a8 <HAL_GPIO_Init+0x2c4>)
 80008ce:	693b      	ldr	r3, [r7, #16]
 80008d0:	089b      	lsrs	r3, r3, #2
 80008d2:	3318      	adds	r3, #24
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	697a      	ldr	r2, [r7, #20]
 80008d8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 80008da:	4a33      	ldr	r2, [pc, #204]	; (80009a8 <HAL_GPIO_Init+0x2c4>)
 80008dc:	2380      	movs	r3, #128	; 0x80
 80008de:	58d3      	ldr	r3, [r2, r3]
 80008e0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80008e2:	68fb      	ldr	r3, [r7, #12]
 80008e4:	43da      	mvns	r2, r3
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	4013      	ands	r3, r2
 80008ea:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	685a      	ldr	r2, [r3, #4]
 80008f0:	2380      	movs	r3, #128	; 0x80
 80008f2:	025b      	lsls	r3, r3, #9
 80008f4:	4013      	ands	r3, r2
 80008f6:	d003      	beq.n	8000900 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 80008f8:	697a      	ldr	r2, [r7, #20]
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	4313      	orrs	r3, r2
 80008fe:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8000900:	4929      	ldr	r1, [pc, #164]	; (80009a8 <HAL_GPIO_Init+0x2c4>)
 8000902:	2280      	movs	r2, #128	; 0x80
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8000908:	4a27      	ldr	r2, [pc, #156]	; (80009a8 <HAL_GPIO_Init+0x2c4>)
 800090a:	2384      	movs	r3, #132	; 0x84
 800090c:	58d3      	ldr	r3, [r2, r3]
 800090e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	43da      	mvns	r2, r3
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	4013      	ands	r3, r2
 8000918:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800091a:	683b      	ldr	r3, [r7, #0]
 800091c:	685a      	ldr	r2, [r3, #4]
 800091e:	2380      	movs	r3, #128	; 0x80
 8000920:	029b      	lsls	r3, r3, #10
 8000922:	4013      	ands	r3, r2
 8000924:	d003      	beq.n	800092e <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8000926:	697a      	ldr	r2, [r7, #20]
 8000928:	68fb      	ldr	r3, [r7, #12]
 800092a:	4313      	orrs	r3, r2
 800092c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800092e:	491e      	ldr	r1, [pc, #120]	; (80009a8 <HAL_GPIO_Init+0x2c4>)
 8000930:	2284      	movs	r2, #132	; 0x84
 8000932:	697b      	ldr	r3, [r7, #20]
 8000934:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8000936:	4b1c      	ldr	r3, [pc, #112]	; (80009a8 <HAL_GPIO_Init+0x2c4>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	43da      	mvns	r2, r3
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	4013      	ands	r3, r2
 8000944:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	685a      	ldr	r2, [r3, #4]
 800094a:	2380      	movs	r3, #128	; 0x80
 800094c:	035b      	lsls	r3, r3, #13
 800094e:	4013      	ands	r3, r2
 8000950:	d003      	beq.n	800095a <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8000952:	697a      	ldr	r2, [r7, #20]
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	4313      	orrs	r3, r2
 8000958:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800095a:	4b13      	ldr	r3, [pc, #76]	; (80009a8 <HAL_GPIO_Init+0x2c4>)
 800095c:	697a      	ldr	r2, [r7, #20]
 800095e:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8000960:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <HAL_GPIO_Init+0x2c4>)
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	43da      	mvns	r2, r3
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	4013      	ands	r3, r2
 800096e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000970:	683b      	ldr	r3, [r7, #0]
 8000972:	685a      	ldr	r2, [r3, #4]
 8000974:	2380      	movs	r3, #128	; 0x80
 8000976:	039b      	lsls	r3, r3, #14
 8000978:	4013      	ands	r3, r2
 800097a:	d003      	beq.n	8000984 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 800097c:	697a      	ldr	r2, [r7, #20]
 800097e:	68fb      	ldr	r3, [r7, #12]
 8000980:	4313      	orrs	r3, r2
 8000982:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8000984:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <HAL_GPIO_Init+0x2c4>)
 8000986:	697a      	ldr	r2, [r7, #20]
 8000988:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 800098a:	693b      	ldr	r3, [r7, #16]
 800098c:	3301      	adds	r3, #1
 800098e:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	681a      	ldr	r2, [r3, #0]
 8000994:	693b      	ldr	r3, [r7, #16]
 8000996:	40da      	lsrs	r2, r3
 8000998:	1e13      	subs	r3, r2, #0
 800099a:	d000      	beq.n	800099e <HAL_GPIO_Init+0x2ba>
 800099c:	e6aa      	b.n	80006f4 <HAL_GPIO_Init+0x10>
  }
}
 800099e:	46c0      	nop			; (mov r8, r8)
 80009a0:	46c0      	nop			; (mov r8, r8)
 80009a2:	46bd      	mov	sp, r7
 80009a4:	b006      	add	sp, #24
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40021800 	.word	0x40021800
 80009ac:	50000400 	.word	0x50000400
 80009b0:	50000800 	.word	0x50000800
 80009b4:	50001400 	.word	0x50001400

080009b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
 80009c0:	0008      	movs	r0, r1
 80009c2:	0011      	movs	r1, r2
 80009c4:	1cbb      	adds	r3, r7, #2
 80009c6:	1c02      	adds	r2, r0, #0
 80009c8:	801a      	strh	r2, [r3, #0]
 80009ca:	1c7b      	adds	r3, r7, #1
 80009cc:	1c0a      	adds	r2, r1, #0
 80009ce:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80009d0:	1c7b      	adds	r3, r7, #1
 80009d2:	781b      	ldrb	r3, [r3, #0]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d004      	beq.n	80009e2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80009d8:	1cbb      	adds	r3, r7, #2
 80009da:	881a      	ldrh	r2, [r3, #0]
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80009e0:	e003      	b.n	80009ea <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80009e2:	1cbb      	adds	r3, r7, #2
 80009e4:	881a      	ldrh	r2, [r3, #0]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	46bd      	mov	sp, r7
 80009ee:	b002      	add	sp, #8
 80009f0:	bd80      	pop	{r7, pc}
	...

080009f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b086      	sub	sp, #24
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d101      	bne.n	8000a06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000a02:	2301      	movs	r3, #1
 8000a04:	e1e5      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	d100      	bne.n	8000a12 <HAL_RCC_OscConfig+0x1e>
 8000a10:	e06f      	b.n	8000af2 <HAL_RCC_OscConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a12:	4bc4      	ldr	r3, [pc, #784]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a14:	689b      	ldr	r3, [r3, #8]
 8000a16:	2238      	movs	r2, #56	; 0x38
 8000a18:	4013      	ands	r3, r2
 8000a1a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	2b08      	cmp	r3, #8
 8000a20:	d10b      	bne.n	8000a3a <HAL_RCC_OscConfig+0x46>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a22:	4bc0      	ldr	r3, [pc, #768]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a24:	681a      	ldr	r2, [r3, #0]
 8000a26:	2380      	movs	r3, #128	; 0x80
 8000a28:	029b      	lsls	r3, r3, #10
 8000a2a:	4013      	ands	r3, r2
 8000a2c:	d061      	beq.n	8000af2 <HAL_RCC_OscConfig+0xfe>
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d15d      	bne.n	8000af2 <HAL_RCC_OscConfig+0xfe>
      {
        return HAL_ERROR;
 8000a36:	2301      	movs	r3, #1
 8000a38:	e1cb      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	685a      	ldr	r2, [r3, #4]
 8000a3e:	2380      	movs	r3, #128	; 0x80
 8000a40:	025b      	lsls	r3, r3, #9
 8000a42:	429a      	cmp	r2, r3
 8000a44:	d107      	bne.n	8000a56 <HAL_RCC_OscConfig+0x62>
 8000a46:	4bb7      	ldr	r3, [pc, #732]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	4bb6      	ldr	r3, [pc, #728]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a4c:	2180      	movs	r1, #128	; 0x80
 8000a4e:	0249      	lsls	r1, r1, #9
 8000a50:	430a      	orrs	r2, r1
 8000a52:	601a      	str	r2, [r3, #0]
 8000a54:	e020      	b.n	8000a98 <HAL_RCC_OscConfig+0xa4>
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	685a      	ldr	r2, [r3, #4]
 8000a5a:	23a0      	movs	r3, #160	; 0xa0
 8000a5c:	02db      	lsls	r3, r3, #11
 8000a5e:	429a      	cmp	r2, r3
 8000a60:	d10e      	bne.n	8000a80 <HAL_RCC_OscConfig+0x8c>
 8000a62:	4bb0      	ldr	r3, [pc, #704]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a64:	681a      	ldr	r2, [r3, #0]
 8000a66:	4baf      	ldr	r3, [pc, #700]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a68:	2180      	movs	r1, #128	; 0x80
 8000a6a:	02c9      	lsls	r1, r1, #11
 8000a6c:	430a      	orrs	r2, r1
 8000a6e:	601a      	str	r2, [r3, #0]
 8000a70:	4bac      	ldr	r3, [pc, #688]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	4bab      	ldr	r3, [pc, #684]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a76:	2180      	movs	r1, #128	; 0x80
 8000a78:	0249      	lsls	r1, r1, #9
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	601a      	str	r2, [r3, #0]
 8000a7e:	e00b      	b.n	8000a98 <HAL_RCC_OscConfig+0xa4>
 8000a80:	4ba8      	ldr	r3, [pc, #672]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a82:	681a      	ldr	r2, [r3, #0]
 8000a84:	4ba7      	ldr	r3, [pc, #668]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a86:	49a8      	ldr	r1, [pc, #672]	; (8000d28 <HAL_RCC_OscConfig+0x334>)
 8000a88:	400a      	ands	r2, r1
 8000a8a:	601a      	str	r2, [r3, #0]
 8000a8c:	4ba5      	ldr	r3, [pc, #660]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a8e:	681a      	ldr	r2, [r3, #0]
 8000a90:	4ba4      	ldr	r3, [pc, #656]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000a92:	49a6      	ldr	r1, [pc, #664]	; (8000d2c <HAL_RCC_OscConfig+0x338>)
 8000a94:	400a      	ands	r2, r1
 8000a96:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d014      	beq.n	8000aca <HAL_RCC_OscConfig+0xd6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000aa0:	f7ff fd40 	bl	8000524 <HAL_GetTick>
 8000aa4:	0003      	movs	r3, r0
 8000aa6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000aa8:	e008      	b.n	8000abc <HAL_RCC_OscConfig+0xc8>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000aaa:	f7ff fd3b 	bl	8000524 <HAL_GetTick>
 8000aae:	0002      	movs	r2, r0
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	1ad3      	subs	r3, r2, r3
 8000ab4:	2b64      	cmp	r3, #100	; 0x64
 8000ab6:	d901      	bls.n	8000abc <HAL_RCC_OscConfig+0xc8>
          {
            return HAL_TIMEOUT;
 8000ab8:	2303      	movs	r3, #3
 8000aba:	e18a      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000abc:	4b99      	ldr	r3, [pc, #612]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	2380      	movs	r3, #128	; 0x80
 8000ac2:	029b      	lsls	r3, r3, #10
 8000ac4:	4013      	ands	r3, r2
 8000ac6:	d0f0      	beq.n	8000aaa <HAL_RCC_OscConfig+0xb6>
 8000ac8:	e013      	b.n	8000af2 <HAL_RCC_OscConfig+0xfe>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000aca:	f7ff fd2b 	bl	8000524 <HAL_GetTick>
 8000ace:	0003      	movs	r3, r0
 8000ad0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ad2:	e008      	b.n	8000ae6 <HAL_RCC_OscConfig+0xf2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ad4:	f7ff fd26 	bl	8000524 <HAL_GetTick>
 8000ad8:	0002      	movs	r2, r0
 8000ada:	693b      	ldr	r3, [r7, #16]
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	2b64      	cmp	r3, #100	; 0x64
 8000ae0:	d901      	bls.n	8000ae6 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8000ae2:	2303      	movs	r3, #3
 8000ae4:	e175      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000ae6:	4b8f      	ldr	r3, [pc, #572]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	2380      	movs	r3, #128	; 0x80
 8000aec:	029b      	lsls	r3, r3, #10
 8000aee:	4013      	ands	r3, r2
 8000af0:	d1f0      	bne.n	8000ad4 <HAL_RCC_OscConfig+0xe0>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	2202      	movs	r2, #2
 8000af8:	4013      	ands	r3, r2
 8000afa:	d100      	bne.n	8000afe <HAL_RCC_OscConfig+0x10a>
 8000afc:	e08c      	b.n	8000c18 <HAL_RCC_OscConfig+0x224>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000afe:	4b89      	ldr	r3, [pc, #548]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000b00:	689b      	ldr	r3, [r3, #8]
 8000b02:	2238      	movs	r2, #56	; 0x38
 8000b04:	4013      	ands	r3, r2
 8000b06:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8000b08:	697b      	ldr	r3, [r7, #20]
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d135      	bne.n	8000b7a <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000b0e:	4b85      	ldr	r3, [pc, #532]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	2380      	movs	r3, #128	; 0x80
 8000b14:	00db      	lsls	r3, r3, #3
 8000b16:	4013      	ands	r3, r2
 8000b18:	d005      	beq.n	8000b26 <HAL_RCC_OscConfig+0x132>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	68db      	ldr	r3, [r3, #12]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d101      	bne.n	8000b26 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8000b22:	2301      	movs	r3, #1
 8000b24:	e155      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b26:	4b7f      	ldr	r3, [pc, #508]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000b28:	685b      	ldr	r3, [r3, #4]
 8000b2a:	4a81      	ldr	r2, [pc, #516]	; (8000d30 <HAL_RCC_OscConfig+0x33c>)
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	0019      	movs	r1, r3
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	695b      	ldr	r3, [r3, #20]
 8000b34:	021a      	lsls	r2, r3, #8
 8000b36:	4b7b      	ldr	r3, [pc, #492]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000b38:	430a      	orrs	r2, r1
 8000b3a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d112      	bne.n	8000b68 <HAL_RCC_OscConfig+0x174>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000b42:	4b78      	ldr	r3, [pc, #480]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a7b      	ldr	r2, [pc, #492]	; (8000d34 <HAL_RCC_OscConfig+0x340>)
 8000b48:	4013      	ands	r3, r2
 8000b4a:	0019      	movs	r1, r3
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	691a      	ldr	r2, [r3, #16]
 8000b50:	4b74      	ldr	r3, [pc, #464]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000b52:	430a      	orrs	r2, r1
 8000b54:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8000b56:	4b73      	ldr	r3, [pc, #460]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	0adb      	lsrs	r3, r3, #11
 8000b5c:	2207      	movs	r2, #7
 8000b5e:	4013      	ands	r3, r2
 8000b60:	4a75      	ldr	r2, [pc, #468]	; (8000d38 <HAL_RCC_OscConfig+0x344>)
 8000b62:	40da      	lsrs	r2, r3
 8000b64:	4b75      	ldr	r3, [pc, #468]	; (8000d3c <HAL_RCC_OscConfig+0x348>)
 8000b66:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000b68:	4b75      	ldr	r3, [pc, #468]	; (8000d40 <HAL_RCC_OscConfig+0x34c>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	0018      	movs	r0, r3
 8000b6e:	f7ff fc7f 	bl	8000470 <HAL_InitTick>
 8000b72:	1e03      	subs	r3, r0, #0
 8000b74:	d050      	beq.n	8000c18 <HAL_RCC_OscConfig+0x224>
        {
          return HAL_ERROR;
 8000b76:	2301      	movs	r3, #1
 8000b78:	e12b      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	68db      	ldr	r3, [r3, #12]
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d030      	beq.n	8000be4 <HAL_RCC_OscConfig+0x1f0>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8000b82:	4b68      	ldr	r3, [pc, #416]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	4a6b      	ldr	r2, [pc, #428]	; (8000d34 <HAL_RCC_OscConfig+0x340>)
 8000b88:	4013      	ands	r3, r2
 8000b8a:	0019      	movs	r1, r3
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	691a      	ldr	r2, [r3, #16]
 8000b90:	4b64      	ldr	r3, [pc, #400]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000b92:	430a      	orrs	r2, r1
 8000b94:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8000b96:	4b63      	ldr	r3, [pc, #396]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000b98:	681a      	ldr	r2, [r3, #0]
 8000b9a:	4b62      	ldr	r3, [pc, #392]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000b9c:	2180      	movs	r1, #128	; 0x80
 8000b9e:	0049      	lsls	r1, r1, #1
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ba4:	f7ff fcbe 	bl	8000524 <HAL_GetTick>
 8000ba8:	0003      	movs	r3, r0
 8000baa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000bac:	e008      	b.n	8000bc0 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bae:	f7ff fcb9 	bl	8000524 <HAL_GetTick>
 8000bb2:	0002      	movs	r2, r0
 8000bb4:	693b      	ldr	r3, [r7, #16]
 8000bb6:	1ad3      	subs	r3, r2, r3
 8000bb8:	2b02      	cmp	r3, #2
 8000bba:	d901      	bls.n	8000bc0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8000bbc:	2303      	movs	r3, #3
 8000bbe:	e108      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000bc0:	4b58      	ldr	r3, [pc, #352]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000bc2:	681a      	ldr	r2, [r3, #0]
 8000bc4:	2380      	movs	r3, #128	; 0x80
 8000bc6:	00db      	lsls	r3, r3, #3
 8000bc8:	4013      	ands	r3, r2
 8000bca:	d0f0      	beq.n	8000bae <HAL_RCC_OscConfig+0x1ba>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bcc:	4b55      	ldr	r3, [pc, #340]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	4a57      	ldr	r2, [pc, #348]	; (8000d30 <HAL_RCC_OscConfig+0x33c>)
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	0019      	movs	r1, r3
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	695b      	ldr	r3, [r3, #20]
 8000bda:	021a      	lsls	r2, r3, #8
 8000bdc:	4b51      	ldr	r3, [pc, #324]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000bde:	430a      	orrs	r2, r1
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	e019      	b.n	8000c18 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 8000be4:	4b4f      	ldr	r3, [pc, #316]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000be6:	681a      	ldr	r2, [r3, #0]
 8000be8:	4b4e      	ldr	r3, [pc, #312]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000bea:	4956      	ldr	r1, [pc, #344]	; (8000d44 <HAL_RCC_OscConfig+0x350>)
 8000bec:	400a      	ands	r2, r1
 8000bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000bf0:	f7ff fc98 	bl	8000524 <HAL_GetTick>
 8000bf4:	0003      	movs	r3, r0
 8000bf6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000bf8:	e008      	b.n	8000c0c <HAL_RCC_OscConfig+0x218>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000bfa:	f7ff fc93 	bl	8000524 <HAL_GetTick>
 8000bfe:	0002      	movs	r2, r0
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	1ad3      	subs	r3, r2, r3
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d901      	bls.n	8000c0c <HAL_RCC_OscConfig+0x218>
          {
            return HAL_TIMEOUT;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	e0e2      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000c0c:	4b45      	ldr	r3, [pc, #276]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000c0e:	681a      	ldr	r2, [r3, #0]
 8000c10:	2380      	movs	r3, #128	; 0x80
 8000c12:	00db      	lsls	r3, r3, #3
 8000c14:	4013      	ands	r3, r2
 8000c16:	d1f0      	bne.n	8000bfa <HAL_RCC_OscConfig+0x206>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2208      	movs	r2, #8
 8000c1e:	4013      	ands	r3, r2
 8000c20:	d047      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8000c22:	4b40      	ldr	r3, [pc, #256]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000c24:	689b      	ldr	r3, [r3, #8]
 8000c26:	2238      	movs	r2, #56	; 0x38
 8000c28:	4013      	ands	r3, r2
 8000c2a:	2b18      	cmp	r3, #24
 8000c2c:	d10a      	bne.n	8000c44 <HAL_RCC_OscConfig+0x250>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR2) & RCC_CSR2_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8000c2e:	4b3d      	ldr	r3, [pc, #244]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000c30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c32:	2202      	movs	r2, #2
 8000c34:	4013      	ands	r3, r2
 8000c36:	d03c      	beq.n	8000cb2 <HAL_RCC_OscConfig+0x2be>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d138      	bne.n	8000cb2 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8000c40:	2301      	movs	r3, #1
 8000c42:	e0c6      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d019      	beq.n	8000c80 <HAL_RCC_OscConfig+0x28c>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8000c4c:	4b35      	ldr	r3, [pc, #212]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000c4e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000c50:	4b34      	ldr	r3, [pc, #208]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000c52:	2101      	movs	r1, #1
 8000c54:	430a      	orrs	r2, r1
 8000c56:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c58:	f7ff fc64 	bl	8000524 <HAL_GetTick>
 8000c5c:	0003      	movs	r3, r0
 8000c5e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8000c60:	e008      	b.n	8000c74 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c62:	f7ff fc5f 	bl	8000524 <HAL_GetTick>
 8000c66:	0002      	movs	r2, r0
 8000c68:	693b      	ldr	r3, [r7, #16]
 8000c6a:	1ad3      	subs	r3, r2, r3
 8000c6c:	2b02      	cmp	r3, #2
 8000c6e:	d901      	bls.n	8000c74 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8000c70:	2303      	movs	r3, #3
 8000c72:	e0ae      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8000c74:	4b2b      	ldr	r3, [pc, #172]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000c76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c78:	2202      	movs	r2, #2
 8000c7a:	4013      	ands	r3, r2
 8000c7c:	d0f1      	beq.n	8000c62 <HAL_RCC_OscConfig+0x26e>
 8000c7e:	e018      	b.n	8000cb2 <HAL_RCC_OscConfig+0x2be>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8000c80:	4b28      	ldr	r3, [pc, #160]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000c82:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000c84:	4b27      	ldr	r3, [pc, #156]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000c86:	2101      	movs	r1, #1
 8000c88:	438a      	bics	r2, r1
 8000c8a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c8c:	f7ff fc4a 	bl	8000524 <HAL_GetTick>
 8000c90:	0003      	movs	r3, r0
 8000c92:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8000c94:	e008      	b.n	8000ca8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c96:	f7ff fc45 	bl	8000524 <HAL_GetTick>
 8000c9a:	0002      	movs	r2, r0
 8000c9c:	693b      	ldr	r3, [r7, #16]
 8000c9e:	1ad3      	subs	r3, r2, r3
 8000ca0:	2b02      	cmp	r3, #2
 8000ca2:	d901      	bls.n	8000ca8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	e094      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8000ca8:	4b1e      	ldr	r3, [pc, #120]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000caa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cac:	2202      	movs	r2, #2
 8000cae:	4013      	ands	r3, r2
 8000cb0:	d1f1      	bne.n	8000c96 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	2204      	movs	r2, #4
 8000cb8:	4013      	ands	r3, r2
 8000cba:	d100      	bne.n	8000cbe <HAL_RCC_OscConfig+0x2ca>
 8000cbc:	e088      	b.n	8000dd0 <HAL_RCC_OscConfig+0x3dc>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000cbe:	230f      	movs	r3, #15
 8000cc0:	18fb      	adds	r3, r7, r3
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8000cc6:	4b17      	ldr	r3, [pc, #92]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000cc8:	689b      	ldr	r3, [r3, #8]
 8000cca:	2238      	movs	r2, #56	; 0x38
 8000ccc:	4013      	ands	r3, r2
 8000cce:	2b20      	cmp	r3, #32
 8000cd0:	d10c      	bne.n	8000cec <HAL_RCC_OscConfig+0x2f8>
    {
      if ((((RCC->CSR1) & RCC_CSR1_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8000cd2:	4b14      	ldr	r3, [pc, #80]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cd6:	2202      	movs	r2, #2
 8000cd8:	4013      	ands	r3, r2
 8000cda:	d100      	bne.n	8000cde <HAL_RCC_OscConfig+0x2ea>
 8000cdc:	e078      	b.n	8000dd0 <HAL_RCC_OscConfig+0x3dc>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	689b      	ldr	r3, [r3, #8]
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d000      	beq.n	8000ce8 <HAL_RCC_OscConfig+0x2f4>
 8000ce6:	e073      	b.n	8000dd0 <HAL_RCC_OscConfig+0x3dc>
      {
        return HAL_ERROR;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	e072      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d106      	bne.n	8000d02 <HAL_RCC_OscConfig+0x30e>
 8000cf4:	4b0b      	ldr	r3, [pc, #44]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000cf6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000cf8:	4b0a      	ldr	r3, [pc, #40]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	430a      	orrs	r2, r1
 8000cfe:	65da      	str	r2, [r3, #92]	; 0x5c
 8000d00:	e02e      	b.n	8000d60 <HAL_RCC_OscConfig+0x36c>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	2b05      	cmp	r3, #5
 8000d08:	d11e      	bne.n	8000d48 <HAL_RCC_OscConfig+0x354>
 8000d0a:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000d0c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000d0e:	4b05      	ldr	r3, [pc, #20]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000d10:	2104      	movs	r1, #4
 8000d12:	430a      	orrs	r2, r1
 8000d14:	65da      	str	r2, [r3, #92]	; 0x5c
 8000d16:	4b03      	ldr	r3, [pc, #12]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000d18:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000d1a:	4b02      	ldr	r3, [pc, #8]	; (8000d24 <HAL_RCC_OscConfig+0x330>)
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	430a      	orrs	r2, r1
 8000d20:	65da      	str	r2, [r3, #92]	; 0x5c
 8000d22:	e01d      	b.n	8000d60 <HAL_RCC_OscConfig+0x36c>
 8000d24:	40021000 	.word	0x40021000
 8000d28:	fffeffff 	.word	0xfffeffff
 8000d2c:	fffbffff 	.word	0xfffbffff
 8000d30:	ffff80ff 	.word	0xffff80ff
 8000d34:	ffffc7ff 	.word	0xffffc7ff
 8000d38:	02dc6c00 	.word	0x02dc6c00
 8000d3c:	20000000 	.word	0x20000000
 8000d40:	20000004 	.word	0x20000004
 8000d44:	fffffeff 	.word	0xfffffeff
 8000d48:	4b24      	ldr	r3, [pc, #144]	; (8000ddc <HAL_RCC_OscConfig+0x3e8>)
 8000d4a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000d4c:	4b23      	ldr	r3, [pc, #140]	; (8000ddc <HAL_RCC_OscConfig+0x3e8>)
 8000d4e:	2101      	movs	r1, #1
 8000d50:	438a      	bics	r2, r1
 8000d52:	65da      	str	r2, [r3, #92]	; 0x5c
 8000d54:	4b21      	ldr	r3, [pc, #132]	; (8000ddc <HAL_RCC_OscConfig+0x3e8>)
 8000d56:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000d58:	4b20      	ldr	r3, [pc, #128]	; (8000ddc <HAL_RCC_OscConfig+0x3e8>)
 8000d5a:	2104      	movs	r1, #4
 8000d5c:	438a      	bics	r2, r1
 8000d5e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d014      	beq.n	8000d92 <HAL_RCC_OscConfig+0x39e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d68:	f7ff fbdc 	bl	8000524 <HAL_GetTick>
 8000d6c:	0003      	movs	r3, r0
 8000d6e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8000d70:	e009      	b.n	8000d86 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d72:	f7ff fbd7 	bl	8000524 <HAL_GetTick>
 8000d76:	0002      	movs	r2, r0
 8000d78:	693b      	ldr	r3, [r7, #16]
 8000d7a:	1ad3      	subs	r3, r2, r3
 8000d7c:	4a18      	ldr	r2, [pc, #96]	; (8000de0 <HAL_RCC_OscConfig+0x3ec>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d901      	bls.n	8000d86 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 8000d82:	2303      	movs	r3, #3
 8000d84:	e025      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8000d86:	4b15      	ldr	r3, [pc, #84]	; (8000ddc <HAL_RCC_OscConfig+0x3e8>)
 8000d88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d8a:	2202      	movs	r2, #2
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	d0f0      	beq.n	8000d72 <HAL_RCC_OscConfig+0x37e>
 8000d90:	e013      	b.n	8000dba <HAL_RCC_OscConfig+0x3c6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d92:	f7ff fbc7 	bl	8000524 <HAL_GetTick>
 8000d96:	0003      	movs	r3, r0
 8000d98:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8000d9a:	e009      	b.n	8000db0 <HAL_RCC_OscConfig+0x3bc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d9c:	f7ff fbc2 	bl	8000524 <HAL_GetTick>
 8000da0:	0002      	movs	r2, r0
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	4a0e      	ldr	r2, [pc, #56]	; (8000de0 <HAL_RCC_OscConfig+0x3ec>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d901      	bls.n	8000db0 <HAL_RCC_OscConfig+0x3bc>
          {
            return HAL_TIMEOUT;
 8000dac:	2303      	movs	r3, #3
 8000dae:	e010      	b.n	8000dd2 <HAL_RCC_OscConfig+0x3de>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8000db0:	4b0a      	ldr	r3, [pc, #40]	; (8000ddc <HAL_RCC_OscConfig+0x3e8>)
 8000db2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000db4:	2202      	movs	r2, #2
 8000db6:	4013      	ands	r3, r2
 8000db8:	d1f0      	bne.n	8000d9c <HAL_RCC_OscConfig+0x3a8>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8000dba:	230f      	movs	r3, #15
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b01      	cmp	r3, #1
 8000dc2:	d105      	bne.n	8000dd0 <HAL_RCC_OscConfig+0x3dc>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8000dc4:	4b05      	ldr	r3, [pc, #20]	; (8000ddc <HAL_RCC_OscConfig+0x3e8>)
 8000dc6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000dc8:	4b04      	ldr	r3, [pc, #16]	; (8000ddc <HAL_RCC_OscConfig+0x3e8>)
 8000dca:	4906      	ldr	r1, [pc, #24]	; (8000de4 <HAL_RCC_OscConfig+0x3f0>)
 8000dcc:	400a      	ands	r2, r1
 8000dce:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
  return HAL_OK;
 8000dd0:	2300      	movs	r3, #0
}
 8000dd2:	0018      	movs	r0, r3
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	b006      	add	sp, #24
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	00001388 	.word	0x00001388
 8000de4:	efffffff 	.word	0xefffffff

08000de8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b084      	sub	sp, #16
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d101      	bne.n	8000dfc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	e0e9      	b.n	8000fd0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000dfc:	4b76      	ldr	r3, [pc, #472]	; (8000fd8 <HAL_RCC_ClockConfig+0x1f0>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	2207      	movs	r2, #7
 8000e02:	4013      	ands	r3, r2
 8000e04:	683a      	ldr	r2, [r7, #0]
 8000e06:	429a      	cmp	r2, r3
 8000e08:	d91e      	bls.n	8000e48 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000e0a:	4b73      	ldr	r3, [pc, #460]	; (8000fd8 <HAL_RCC_ClockConfig+0x1f0>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	2207      	movs	r2, #7
 8000e10:	4393      	bics	r3, r2
 8000e12:	0019      	movs	r1, r3
 8000e14:	4b70      	ldr	r3, [pc, #448]	; (8000fd8 <HAL_RCC_ClockConfig+0x1f0>)
 8000e16:	683a      	ldr	r2, [r7, #0]
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8000e1c:	f7ff fb82 	bl	8000524 <HAL_GetTick>
 8000e20:	0003      	movs	r3, r0
 8000e22:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e24:	e009      	b.n	8000e3a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e26:	f7ff fb7d 	bl	8000524 <HAL_GetTick>
 8000e2a:	0002      	movs	r2, r0
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	1ad3      	subs	r3, r2, r3
 8000e30:	4a6a      	ldr	r2, [pc, #424]	; (8000fdc <HAL_RCC_ClockConfig+0x1f4>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d901      	bls.n	8000e3a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8000e36:	2303      	movs	r3, #3
 8000e38:	e0ca      	b.n	8000fd0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000e3a:	4b67      	ldr	r3, [pc, #412]	; (8000fd8 <HAL_RCC_ClockConfig+0x1f0>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	2207      	movs	r2, #7
 8000e40:	4013      	ands	r3, r2
 8000e42:	683a      	ldr	r2, [r7, #0]
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d1ee      	bne.n	8000e26 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	2202      	movs	r2, #2
 8000e4e:	4013      	ands	r3, r2
 8000e50:	d017      	beq.n	8000e82 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	2204      	movs	r2, #4
 8000e58:	4013      	ands	r3, r2
 8000e5a:	d008      	beq.n	8000e6e <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8000e5c:	4b60      	ldr	r3, [pc, #384]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000e5e:	689b      	ldr	r3, [r3, #8]
 8000e60:	4a60      	ldr	r2, [pc, #384]	; (8000fe4 <HAL_RCC_ClockConfig+0x1fc>)
 8000e62:	401a      	ands	r2, r3
 8000e64:	4b5e      	ldr	r3, [pc, #376]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000e66:	21b0      	movs	r1, #176	; 0xb0
 8000e68:	0109      	lsls	r1, r1, #4
 8000e6a:	430a      	orrs	r2, r1
 8000e6c:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e6e:	4b5c      	ldr	r3, [pc, #368]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	4a5d      	ldr	r2, [pc, #372]	; (8000fe8 <HAL_RCC_ClockConfig+0x200>)
 8000e74:	4013      	ands	r3, r2
 8000e76:	0019      	movs	r1, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	68da      	ldr	r2, [r3, #12]
 8000e7c:	4b58      	ldr	r3, [pc, #352]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	2201      	movs	r2, #1
 8000e88:	4013      	ands	r3, r2
 8000e8a:	d055      	beq.n	8000f38 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
 8000e8c:	4b54      	ldr	r3, [pc, #336]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	221c      	movs	r2, #28
 8000e92:	4393      	bics	r3, r2
 8000e94:	0019      	movs	r1, r3
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	4b51      	ldr	r3, [pc, #324]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000e9c:	430a      	orrs	r2, r1
 8000e9e:	601a      	str	r2, [r3, #0]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d107      	bne.n	8000eb8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000ea8:	4b4d      	ldr	r3, [pc, #308]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	2380      	movs	r3, #128	; 0x80
 8000eae:	029b      	lsls	r3, r3, #10
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	d11f      	bne.n	8000ef4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	e08b      	b.n	8000fd0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d107      	bne.n	8000ed0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ec0:	4b47      	ldr	r3, [pc, #284]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	2380      	movs	r3, #128	; 0x80
 8000ec6:	00db      	lsls	r3, r3, #3
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d113      	bne.n	8000ef4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e07f      	b.n	8000fd0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	d106      	bne.n	8000ee6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8000ed8:	4b41      	ldr	r3, [pc, #260]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000eda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000edc:	2202      	movs	r2, #2
 8000ede:	4013      	ands	r3, r2
 8000ee0:	d108      	bne.n	8000ef4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	e074      	b.n	8000fd0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8000ee6:	4b3e      	ldr	r3, [pc, #248]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000ee8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000eea:	2202      	movs	r2, #2
 8000eec:	4013      	ands	r3, r2
 8000eee:	d101      	bne.n	8000ef4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	e06d      	b.n	8000fd0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8000ef4:	4b3a      	ldr	r3, [pc, #232]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	2207      	movs	r2, #7
 8000efa:	4393      	bics	r3, r2
 8000efc:	0019      	movs	r1, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	685a      	ldr	r2, [r3, #4]
 8000f02:	4b37      	ldr	r3, [pc, #220]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000f04:	430a      	orrs	r2, r1
 8000f06:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8000f08:	f7ff fb0c 	bl	8000524 <HAL_GetTick>
 8000f0c:	0003      	movs	r3, r0
 8000f0e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f10:	e009      	b.n	8000f26 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f12:	f7ff fb07 	bl	8000524 <HAL_GetTick>
 8000f16:	0002      	movs	r2, r0
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	4a2f      	ldr	r2, [pc, #188]	; (8000fdc <HAL_RCC_ClockConfig+0x1f4>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d901      	bls.n	8000f26 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8000f22:	2303      	movs	r3, #3
 8000f24:	e054      	b.n	8000fd0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f26:	4b2e      	ldr	r3, [pc, #184]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	2238      	movs	r2, #56	; 0x38
 8000f2c:	401a      	ands	r2, r3
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	00db      	lsls	r3, r3, #3
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d1ec      	bne.n	8000f12 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000f38:	4b27      	ldr	r3, [pc, #156]	; (8000fd8 <HAL_RCC_ClockConfig+0x1f0>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	2207      	movs	r2, #7
 8000f3e:	4013      	ands	r3, r2
 8000f40:	683a      	ldr	r2, [r7, #0]
 8000f42:	429a      	cmp	r2, r3
 8000f44:	d21e      	bcs.n	8000f84 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f46:	4b24      	ldr	r3, [pc, #144]	; (8000fd8 <HAL_RCC_ClockConfig+0x1f0>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	2207      	movs	r2, #7
 8000f4c:	4393      	bics	r3, r2
 8000f4e:	0019      	movs	r1, r3
 8000f50:	4b21      	ldr	r3, [pc, #132]	; (8000fd8 <HAL_RCC_ClockConfig+0x1f0>)
 8000f52:	683a      	ldr	r2, [r7, #0]
 8000f54:	430a      	orrs	r2, r1
 8000f56:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8000f58:	f7ff fae4 	bl	8000524 <HAL_GetTick>
 8000f5c:	0003      	movs	r3, r0
 8000f5e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f60:	e009      	b.n	8000f76 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f62:	f7ff fadf 	bl	8000524 <HAL_GetTick>
 8000f66:	0002      	movs	r2, r0
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	1ad3      	subs	r3, r2, r3
 8000f6c:	4a1b      	ldr	r2, [pc, #108]	; (8000fdc <HAL_RCC_ClockConfig+0x1f4>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d901      	bls.n	8000f76 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8000f72:	2303      	movs	r3, #3
 8000f74:	e02c      	b.n	8000fd0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000f76:	4b18      	ldr	r3, [pc, #96]	; (8000fd8 <HAL_RCC_ClockConfig+0x1f0>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2207      	movs	r2, #7
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	683a      	ldr	r2, [r7, #0]
 8000f80:	429a      	cmp	r2, r3
 8000f82:	d1ee      	bne.n	8000f62 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	2204      	movs	r2, #4
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	d009      	beq.n	8000fa2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000f8e:	4b14      	ldr	r3, [pc, #80]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	4a16      	ldr	r2, [pc, #88]	; (8000fec <HAL_RCC_ClockConfig+0x204>)
 8000f94:	4013      	ands	r3, r2
 8000f96:	0019      	movs	r1, r3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	691a      	ldr	r2, [r3, #16]
 8000f9c:	4b10      	ldr	r3, [pc, #64]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000f9e:	430a      	orrs	r2, r1
 8000fa0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8000fa2:	f000 f82b 	bl	8000ffc <HAL_RCC_GetSysClockFreq>
 8000fa6:	0001      	movs	r1, r0
 8000fa8:	4b0d      	ldr	r3, [pc, #52]	; (8000fe0 <HAL_RCC_ClockConfig+0x1f8>)
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	0a1b      	lsrs	r3, r3, #8
 8000fae:	220f      	movs	r2, #15
 8000fb0:	401a      	ands	r2, r3
 8000fb2:	4b0f      	ldr	r3, [pc, #60]	; (8000ff0 <HAL_RCC_ClockConfig+0x208>)
 8000fb4:	0092      	lsls	r2, r2, #2
 8000fb6:	58d3      	ldr	r3, [r2, r3]
 8000fb8:	221f      	movs	r2, #31
 8000fba:	4013      	ands	r3, r2
 8000fbc:	000a      	movs	r2, r1
 8000fbe:	40da      	lsrs	r2, r3
 8000fc0:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <HAL_RCC_ClockConfig+0x20c>)
 8000fc2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8000fc4:	4b0c      	ldr	r3, [pc, #48]	; (8000ff8 <HAL_RCC_ClockConfig+0x210>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	0018      	movs	r0, r3
 8000fca:	f7ff fa51 	bl	8000470 <HAL_InitTick>
 8000fce:	0003      	movs	r3, r0
}
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	b004      	add	sp, #16
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40022000 	.word	0x40022000
 8000fdc:	00001388 	.word	0x00001388
 8000fe0:	40021000 	.word	0x40021000
 8000fe4:	ffff84ff 	.word	0xffff84ff
 8000fe8:	fffff0ff 	.word	0xfffff0ff
 8000fec:	ffff8fff 	.word	0xffff8fff
 8000ff0:	080010f0 	.word	0x080010f0
 8000ff4:	20000000 	.word	0x20000000
 8000ff8:	20000004 	.word	0x20000004

08000ffc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
  uint32_t hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001002:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <HAL_RCC_GetSysClockFreq+0x78>)
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	2238      	movs	r2, #56	; 0x38
 8001008:	4013      	ands	r3, r2
 800100a:	d10f      	bne.n	800102c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800100c:	4b19      	ldr	r3, [pc, #100]	; (8001074 <HAL_RCC_GetSysClockFreq+0x78>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	0adb      	lsrs	r3, r3, #11
 8001012:	2207      	movs	r2, #7
 8001014:	4013      	ands	r3, r2
 8001016:	2201      	movs	r2, #1
 8001018:	409a      	lsls	r2, r3
 800101a:	0013      	movs	r3, r2
 800101c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800101e:	6839      	ldr	r1, [r7, #0]
 8001020:	4815      	ldr	r0, [pc, #84]	; (8001078 <HAL_RCC_GetSysClockFreq+0x7c>)
 8001022:	f7ff f871 	bl	8000108 <__udivsi3>
 8001026:	0003      	movs	r3, r0
 8001028:	607b      	str	r3, [r7, #4]
 800102a:	e01e      	b.n	800106a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800102c:	4b11      	ldr	r3, [pc, #68]	; (8001074 <HAL_RCC_GetSysClockFreq+0x78>)
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	2238      	movs	r2, #56	; 0x38
 8001032:	4013      	ands	r3, r2
 8001034:	2b08      	cmp	r3, #8
 8001036:	d102      	bne.n	800103e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001038:	4b10      	ldr	r3, [pc, #64]	; (800107c <HAL_RCC_GetSysClockFreq+0x80>)
 800103a:	607b      	str	r3, [r7, #4]
 800103c:	e015      	b.n	800106a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800103e:	4b0d      	ldr	r3, [pc, #52]	; (8001074 <HAL_RCC_GetSysClockFreq+0x78>)
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	2238      	movs	r2, #56	; 0x38
 8001044:	4013      	ands	r3, r2
 8001046:	2b20      	cmp	r3, #32
 8001048:	d103      	bne.n	8001052 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800104a:	2380      	movs	r3, #128	; 0x80
 800104c:	021b      	lsls	r3, r3, #8
 800104e:	607b      	str	r3, [r7, #4]
 8001050:	e00b      	b.n	800106a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8001052:	4b08      	ldr	r3, [pc, #32]	; (8001074 <HAL_RCC_GetSysClockFreq+0x78>)
 8001054:	689b      	ldr	r3, [r3, #8]
 8001056:	2238      	movs	r2, #56	; 0x38
 8001058:	4013      	ands	r3, r2
 800105a:	2b18      	cmp	r3, #24
 800105c:	d103      	bne.n	8001066 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800105e:	23fa      	movs	r3, #250	; 0xfa
 8001060:	01db      	lsls	r3, r3, #7
 8001062:	607b      	str	r3, [r7, #4]
 8001064:	e001      	b.n	800106a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else
  {
    sysclockfreq = 0U;
 8001066:	2300      	movs	r3, #0
 8001068:	607b      	str	r3, [r7, #4]
  }

  return sysclockfreq;
 800106a:	687b      	ldr	r3, [r7, #4]
}
 800106c:	0018      	movs	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	b002      	add	sp, #8
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40021000 	.word	0x40021000
 8001078:	02dc6c00 	.word	0x02dc6c00
 800107c:	007a1200 	.word	0x007a1200

08001080 <__libc_init_array>:
 8001080:	b570      	push	{r4, r5, r6, lr}
 8001082:	2600      	movs	r6, #0
 8001084:	4d0c      	ldr	r5, [pc, #48]	; (80010b8 <__libc_init_array+0x38>)
 8001086:	4c0d      	ldr	r4, [pc, #52]	; (80010bc <__libc_init_array+0x3c>)
 8001088:	1b64      	subs	r4, r4, r5
 800108a:	10a4      	asrs	r4, r4, #2
 800108c:	42a6      	cmp	r6, r4
 800108e:	d109      	bne.n	80010a4 <__libc_init_array+0x24>
 8001090:	2600      	movs	r6, #0
 8001092:	f000 f821 	bl	80010d8 <_init>
 8001096:	4d0a      	ldr	r5, [pc, #40]	; (80010c0 <__libc_init_array+0x40>)
 8001098:	4c0a      	ldr	r4, [pc, #40]	; (80010c4 <__libc_init_array+0x44>)
 800109a:	1b64      	subs	r4, r4, r5
 800109c:	10a4      	asrs	r4, r4, #2
 800109e:	42a6      	cmp	r6, r4
 80010a0:	d105      	bne.n	80010ae <__libc_init_array+0x2e>
 80010a2:	bd70      	pop	{r4, r5, r6, pc}
 80010a4:	00b3      	lsls	r3, r6, #2
 80010a6:	58eb      	ldr	r3, [r5, r3]
 80010a8:	4798      	blx	r3
 80010aa:	3601      	adds	r6, #1
 80010ac:	e7ee      	b.n	800108c <__libc_init_array+0xc>
 80010ae:	00b3      	lsls	r3, r6, #2
 80010b0:	58eb      	ldr	r3, [r5, r3]
 80010b2:	4798      	blx	r3
 80010b4:	3601      	adds	r6, #1
 80010b6:	e7f2      	b.n	800109e <__libc_init_array+0x1e>
 80010b8:	08001130 	.word	0x08001130
 80010bc:	08001130 	.word	0x08001130
 80010c0:	08001130 	.word	0x08001130
 80010c4:	08001134 	.word	0x08001134

080010c8 <memset>:
 80010c8:	0003      	movs	r3, r0
 80010ca:	1882      	adds	r2, r0, r2
 80010cc:	4293      	cmp	r3, r2
 80010ce:	d100      	bne.n	80010d2 <memset+0xa>
 80010d0:	4770      	bx	lr
 80010d2:	7019      	strb	r1, [r3, #0]
 80010d4:	3301      	adds	r3, #1
 80010d6:	e7f9      	b.n	80010cc <memset+0x4>

080010d8 <_init>:
 80010d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010da:	46c0      	nop			; (mov r8, r8)
 80010dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010de:	bc08      	pop	{r3}
 80010e0:	469e      	mov	lr, r3
 80010e2:	4770      	bx	lr

080010e4 <_fini>:
 80010e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80010ea:	bc08      	pop	{r3}
 80010ec:	469e      	mov	lr, r3
 80010ee:	4770      	bx	lr
