{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 04 20:32:53 2018 " "Info: Processing started: Sun Nov 04 20:32:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pic_rdm -c pic_rdm " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pic_rdm -c pic_rdm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "a2\[1\] " "Warning: Node \"a2\[1\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a1\[1\] " "Warning: Node \"a1\[1\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a2\[0\] " "Warning: Node \"a2\[0\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a1\[0\] " "Warning: Node \"a1\[0\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a1\[3\] " "Warning: Node \"a1\[3\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a2\[2\] " "Warning: Node \"a2\[2\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a1\[2\] " "Warning: Node \"a1\[2\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a2\[3\] " "Warning: Node \"a2\[3\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a3\[0\] " "Warning: Node \"a3\[0\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a3\[1\] " "Warning: Node \"a3\[1\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a3\[3\] " "Warning: Node \"a3\[3\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a3\[2\] " "Warning: Node \"a3\[2\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out_a1\[0\] " "Warning: Node \"out_a1\[0\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out_a1\[1\] " "Warning: Node \"out_a1\[1\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out_a1\[2\] " "Warning: Node \"out_a1\[2\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "out_a1\[3\] " "Warning: Node \"out_a1\[3\]\" is a latch" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in_count\[0\] " "Info: Assuming node \"in_count\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "in_count\[1\] " "Info: Assuming node \"in_count\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 9 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "27 " "Warning: Found 27 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "a3\[2\] " "Info: Detected ripple clock \"a3\[2\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a3\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "a3\[3\] " "Info: Detected ripple clock \"a3\[3\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a3\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "a3\[1\] " "Info: Detected ripple clock \"a3\[1\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a3\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "a3\[0\] " "Info: Detected ripple clock \"a3\[0\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a3\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "a2\[3\] " "Info: Detected ripple clock \"a2\[3\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a2\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "a1\[2\] " "Info: Detected ripple clock \"a1\[2\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a1\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "a2\[2\] " "Info: Detected ripple clock \"a2\[2\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a2\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "a1\[3\] " "Info: Detected ripple clock \"a1\[3\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a1\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "a1\[0\] " "Info: Detected ripple clock \"a1\[0\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a1\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "a2\[0\] " "Info: Detected ripple clock \"a2\[0\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a2\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "a1\[1\] " "Info: Detected ripple clock \"a1\[1\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "a2\[1\] " "Info: Detected ripple clock \"a2\[1\]\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a2\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector8~1 " "Info: Detected gated clock \"Selector8~1\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector8~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~1 " "Info: Detected gated clock \"Equal3~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal4~1 " "Info: Detected gated clock \"Equal4~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector2~1 " "Info: Detected gated clock \"Selector2~1\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal4~0 " "Info: Detected gated clock \"Equal4~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "a1\[0\]~0 " "Info: Detected gated clock \"a1\[0\]~0\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "a1\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal3~0 " "Info: Detected gated clock \"Equal3~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector3~0 " "Info: Detected gated clock \"Selector3~0\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "now_state.s3 " "Info: Detected ripple clock \"now_state.s3\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "now_state.s3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~1 " "Info: Detected gated clock \"Equal2~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~0 " "Info: Detected gated clock \"Equal2~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector8~0 " "Info: Detected gated clock \"Selector8~0\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector8~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "now_state.s2 " "Info: Detected ripple clock \"now_state.s2\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "now_state.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "now_state.s0 " "Info: Detected ripple clock \"now_state.s0\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "now_state.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "now_state.s1 " "Info: Detected ripple clock \"now_state.s1\" as buffer" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "now_state.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register a2\[2\] register now_state.s0 28.84 MHz 34.672 ns Internal " "Info: Clock \"clk\" has Internal fmax of 28.84 MHz between source register \"a2\[2\]\" and destination register \"now_state.s0\" (period= 34.672 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.905 ns + Longest register register " "Info: + Longest register to register delay is 8.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a2\[2\] 1 REG LC_X10_Y7_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a2[2] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.740 ns) 2.667 ns Equal2~1 2 COMB LC_X11_Y9_N2 1 " "Info: 2: + IC(1.927 ns) + CELL(0.740 ns) = 2.667 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { a2[2] Equal2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.511 ns) 5.115 ns Selector8~0 3 COMB LC_X11_Y8_N7 3 " "Info: 3: + IC(1.937 ns) + CELL(0.511 ns) = 5.115 ns; Loc. = LC_X11_Y8_N7; Fanout = 3; COMB Node = 'Selector8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { Equal2~1 Selector8~0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.775 ns) + CELL(0.511 ns) 6.401 ns next_state.s0~1 4 COMB LC_X11_Y8_N8 1 " "Info: 4: + IC(0.775 ns) + CELL(0.511 ns) = 6.401 ns; Loc. = LC_X11_Y8_N8; Fanout = 1; COMB Node = 'next_state.s0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { Selector8~0 next_state.s0~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.731 ns) + CELL(0.200 ns) 7.332 ns next_state.s0~2 5 COMB LC_X11_Y8_N4 1 " "Info: 5: + IC(0.731 ns) + CELL(0.200 ns) = 7.332 ns; Loc. = LC_X11_Y8_N4; Fanout = 1; COMB Node = 'next_state.s0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.931 ns" { next_state.s0~1 next_state.s0~2 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.804 ns) 8.905 ns now_state.s0 6 REG LC_X11_Y8_N5 6 " "Info: 6: + IC(0.769 ns) + CELL(0.804 ns) = 8.905 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { next_state.s0~2 now_state.s0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 31.06 % ) " "Info: Total cell delay = 2.766 ns ( 31.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 68.94 % ) " "Info: Total interconnect delay = 6.139 ns ( 68.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.905 ns" { a2[2] Equal2~1 Selector8~0 next_state.s0~1 next_state.s0~2 now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.905 ns" { a2[2] {} Equal2~1 {} Selector8~0 {} next_state.s0~1 {} next_state.s0~2 {} now_state.s0 {} } { 0.000ns 1.927ns 1.937ns 0.775ns 0.731ns 0.769ns } { 0.000ns 0.740ns 0.511ns 0.511ns 0.200ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-8.098 ns - Smallest " "Info: - Smallest clock skew is -8.098 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns now_state.s0 2 REG LC_X11_Y8_N5 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk now_state.s0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} now_state.s0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.917 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns now_state.s0 2 REG LC_X11_Y8_N5 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk now_state.s0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.058 ns) + CELL(0.740 ns) 7.993 ns Selector2~1 3 COMB LC_X12_Y3_N6 4 " "Info: 3: + IC(3.058 ns) + CELL(0.740 ns) = 7.993 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.798 ns" { now_state.s0 Selector2~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.200 ns) 11.917 ns a2\[2\] 4 REG LC_X10_Y7_N2 3 " "Info: 4: + IC(3.724 ns) + CELL(0.200 ns) = 11.917 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { Selector2~1 a2[2] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.397 ns ( 28.51 % ) " "Info: Total cell delay = 3.397 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.520 ns ( 71.49 % ) " "Info: Total interconnect delay = 8.520 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.917 ns" { clk now_state.s0 Selector2~1 a2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.917 ns" { clk {} clk~combout {} now_state.s0 {} Selector2~1 {} a2[2] {} } { 0.000ns 0.000ns 1.738ns 3.058ns 3.724ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} now_state.s0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.917 ns" { clk now_state.s0 Selector2~1 a2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.917 ns" { clk {} clk~combout {} now_state.s0 {} Selector2~1 {} a2[2] {} } { 0.000ns 0.000ns 1.738ns 3.058ns 3.724ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.905 ns" { a2[2] Equal2~1 Selector8~0 next_state.s0~1 next_state.s0~2 now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.905 ns" { a2[2] {} Equal2~1 {} Selector8~0 {} next_state.s0~1 {} next_state.s0~2 {} now_state.s0 {} } { 0.000ns 1.927ns 1.937ns 0.775ns 0.731ns 0.769ns } { 0.000ns 0.740ns 0.511ns 0.511ns 0.200ns 0.804ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} now_state.s0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.917 ns" { clk now_state.s0 Selector2~1 a2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.917 ns" { clk {} clk~combout {} now_state.s0 {} Selector2~1 {} a2[2] {} } { 0.000ns 0.000ns 1.738ns 3.058ns 3.724ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "in_count\[0\] register register a2\[1\] out_a1\[1\] 304.04 MHz Internal " "Info: Clock \"in_count\[0\]\" Internal fmax is restricted to 304.04 MHz between source register \"a2\[1\]\" and destination register \"out_a1\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.682 ns + Longest register register " "Info: + Longest register to register delay is 4.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a2\[1\] 1 REG LC_X14_Y10_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'a2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a2[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.161 ns) + CELL(0.511 ns) 3.672 ns Selector6~0 2 COMB LC_X12_Y5_N1 1 " "Info: 2: + IC(3.161 ns) + CELL(0.511 ns) = 3.672 ns; Loc. = LC_X12_Y5_N1; Fanout = 1; COMB Node = 'Selector6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { a2[1] Selector6~0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.177 ns Selector6~1 3 COMB LC_X12_Y5_N2 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.177 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; COMB Node = 'Selector6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Selector6~0 Selector6~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.682 ns out_a1\[1\] 4 REG LC_X12_Y5_N3 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 4.682 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Selector6~1 out_a1[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.911 ns ( 19.46 % ) " "Info: Total cell delay = 0.911 ns ( 19.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.771 ns ( 80.54 % ) " "Info: Total interconnect delay = 3.771 ns ( 80.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { a2[1] Selector6~0 Selector6~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.682 ns" { a2[1] {} Selector6~0 {} Selector6~1 {} out_a1[1] {} } { 0.000ns 3.161ns 0.305ns 0.305ns } { 0.000ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.222 ns - Smallest " "Info: - Smallest clock skew is 6.222 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_count\[0\] destination 15.353 ns + Shortest register " "Info: + Shortest clock path from clock \"in_count\[0\]\" to destination register is 15.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns in_count\[0\] 1 CLK PIN_61 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 7; CLK Node = 'in_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_count[0] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.324 ns) + CELL(0.200 ns) 4.656 ns Selector3~0 2 COMB LC_X12_Y3_N2 5 " "Info: 2: + IC(3.324 ns) + CELL(0.200 ns) = 4.656 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; COMB Node = 'Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { in_count[0] Selector3~0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.777 ns) + CELL(0.200 ns) 8.633 ns a3\[3\] 3 REG LC_X11_Y9_N3 3 " "Info: 3: + IC(3.777 ns) + CELL(0.200 ns) = 8.633 ns; Loc. = LC_X11_Y9_N3; Fanout = 3; REG Node = 'a3\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { Selector3~0 a3[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.511 ns) 11.089 ns Equal4~1 4 COMB LC_X11_Y8_N1 1 " "Info: 4: + IC(1.945 ns) + CELL(0.511 ns) = 11.089 ns; Loc. = LC_X11_Y8_N1; Fanout = 1; COMB Node = 'Equal4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { a3[3] Equal4~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 11.594 ns p3~0 5 COMB LC_X11_Y8_N2 3 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 11.594 ns; Loc. = LC_X11_Y8_N2; Fanout = 3; COMB Node = 'p3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Equal4~1 p3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.200 ns) 12.532 ns Selector8~1 6 COMB LC_X11_Y8_N0 5 " "Info: 6: + IC(0.738 ns) + CELL(0.200 ns) = 12.532 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { p3~0 Selector8~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.740 ns) 15.353 ns out_a1\[1\] 7 REG LC_X12_Y5_N3 1 " "Info: 7: + IC(2.081 ns) + CELL(0.740 ns) = 15.353 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Selector8~1 out_a1[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.183 ns ( 20.73 % ) " "Info: Total cell delay = 3.183 ns ( 20.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.170 ns ( 79.27 % ) " "Info: Total interconnect delay = 12.170 ns ( 79.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.353 ns" { in_count[0] Selector3~0 a3[3] Equal4~1 p3~0 Selector8~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.353 ns" { in_count[0] {} in_count[0]~combout {} Selector3~0 {} a3[3] {} Equal4~1 {} p3~0 {} Selector8~1 {} out_a1[1] {} } { 0.000ns 0.000ns 3.324ns 3.777ns 1.945ns 0.305ns 0.738ns 2.081ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.511ns 0.200ns 0.200ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_count\[0\] source 9.131 ns - Longest register " "Info: - Longest clock path from clock \"in_count\[0\]\" to source register is 9.131 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns in_count\[0\] 1 CLK PIN_61 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 7; CLK Node = 'in_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_count[0] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.334 ns) + CELL(0.200 ns) 4.666 ns Selector2~1 2 COMB LC_X12_Y3_N6 4 " "Info: 2: + IC(3.334 ns) + CELL(0.200 ns) = 4.666 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.534 ns" { in_count[0] Selector2~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.725 ns) + CELL(0.740 ns) 9.131 ns a2\[1\] 3 REG LC_X14_Y10_N5 3 " "Info: 3: + IC(3.725 ns) + CELL(0.740 ns) = 9.131 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'a2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.465 ns" { Selector2~1 a2[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.072 ns ( 22.69 % ) " "Info: Total cell delay = 2.072 ns ( 22.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.059 ns ( 77.31 % ) " "Info: Total interconnect delay = 7.059 ns ( 77.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.131 ns" { in_count[0] Selector2~1 a2[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.131 ns" { in_count[0] {} in_count[0]~combout {} Selector2~1 {} a2[1] {} } { 0.000ns 0.000ns 3.334ns 3.725ns } { 0.000ns 1.132ns 0.200ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.353 ns" { in_count[0] Selector3~0 a3[3] Equal4~1 p3~0 Selector8~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.353 ns" { in_count[0] {} in_count[0]~combout {} Selector3~0 {} a3[3] {} Equal4~1 {} p3~0 {} Selector8~1 {} out_a1[1] {} } { 0.000ns 0.000ns 3.324ns 3.777ns 1.945ns 0.305ns 0.738ns 2.081ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.511ns 0.200ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.131 ns" { in_count[0] Selector2~1 a2[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.131 ns" { in_count[0] {} in_count[0]~combout {} Selector2~1 {} a2[1] {} } { 0.000ns 0.000ns 3.334ns 3.725ns } { 0.000ns 1.132ns 0.200ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.361 ns + " "Info: + Micro setup delay of destination is 2.361 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { a2[1] Selector6~0 Selector6~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.682 ns" { a2[1] {} Selector6~0 {} Selector6~1 {} out_a1[1] {} } { 0.000ns 3.161ns 0.305ns 0.305ns } { 0.000ns 0.511ns 0.200ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.353 ns" { in_count[0] Selector3~0 a3[3] Equal4~1 p3~0 Selector8~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.353 ns" { in_count[0] {} in_count[0]~combout {} Selector3~0 {} a3[3] {} Equal4~1 {} p3~0 {} Selector8~1 {} out_a1[1] {} } { 0.000ns 0.000ns 3.324ns 3.777ns 1.945ns 0.305ns 0.738ns 2.081ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.511ns 0.200ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.131 ns" { in_count[0] Selector2~1 a2[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.131 ns" { in_count[0] {} in_count[0]~combout {} Selector2~1 {} a2[1] {} } { 0.000ns 0.000ns 3.334ns 3.725ns } { 0.000ns 1.132ns 0.200ns 0.740ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { out_a1[1] {} } {  } {  } "" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "in_count\[1\] register register a2\[1\] out_a1\[1\] 304.04 MHz Internal " "Info: Clock \"in_count\[1\]\" Internal fmax is restricted to 304.04 MHz between source register \"a2\[1\]\" and destination register \"out_a1\[1\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.682 ns + Longest register register " "Info: + Longest register to register delay is 4.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a2\[1\] 1 REG LC_X14_Y10_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'a2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a2[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.161 ns) + CELL(0.511 ns) 3.672 ns Selector6~0 2 COMB LC_X12_Y5_N1 1 " "Info: 2: + IC(3.161 ns) + CELL(0.511 ns) = 3.672 ns; Loc. = LC_X12_Y5_N1; Fanout = 1; COMB Node = 'Selector6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.672 ns" { a2[1] Selector6~0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.177 ns Selector6~1 3 COMB LC_X12_Y5_N2 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.177 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; COMB Node = 'Selector6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Selector6~0 Selector6~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 4.682 ns out_a1\[1\] 4 REG LC_X12_Y5_N3 1 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 4.682 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Selector6~1 out_a1[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.911 ns ( 19.46 % ) " "Info: Total cell delay = 0.911 ns ( 19.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.771 ns ( 80.54 % ) " "Info: Total interconnect delay = 3.771 ns ( 80.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { a2[1] Selector6~0 Selector6~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.682 ns" { a2[1] {} Selector6~0 {} Selector6~1 {} out_a1[1] {} } { 0.000ns 3.161ns 0.305ns 0.305ns } { 0.000ns 0.511ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.308 ns - Smallest " "Info: - Smallest clock skew is 6.308 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_count\[1\] destination 15.450 ns + Shortest register " "Info: + Shortest clock path from clock \"in_count\[1\]\" to destination register is 15.450 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns in_count\[1\] 1 CLK PIN_114 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 6; CLK Node = 'in_count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_count[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.034 ns) + CELL(0.511 ns) 4.677 ns Selector2~1 2 COMB LC_X12_Y3_N6 4 " "Info: 2: + IC(3.034 ns) + CELL(0.511 ns) = 4.677 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.545 ns" { in_count[1] Selector2~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.200 ns) 8.601 ns a2\[2\] 3 REG LC_X10_Y7_N2 3 " "Info: 3: + IC(3.724 ns) + CELL(0.200 ns) = 8.601 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { Selector2~1 a2[2] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.845 ns) + CELL(0.740 ns) 11.186 ns Equal4~1 4 COMB LC_X11_Y8_N1 1 " "Info: 4: + IC(1.845 ns) + CELL(0.740 ns) = 11.186 ns; Loc. = LC_X11_Y8_N1; Fanout = 1; COMB Node = 'Equal4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { a2[2] Equal4~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 11.691 ns p3~0 5 COMB LC_X11_Y8_N2 3 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 11.691 ns; Loc. = LC_X11_Y8_N2; Fanout = 3; COMB Node = 'p3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Equal4~1 p3~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.200 ns) 12.629 ns Selector8~1 6 COMB LC_X11_Y8_N0 5 " "Info: 6: + IC(0.738 ns) + CELL(0.200 ns) = 12.629 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.938 ns" { p3~0 Selector8~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.740 ns) 15.450 ns out_a1\[1\] 7 REG LC_X12_Y5_N3 1 " "Info: 7: + IC(2.081 ns) + CELL(0.740 ns) = 15.450 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Selector8~1 out_a1[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.723 ns ( 24.10 % ) " "Info: Total cell delay = 3.723 ns ( 24.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.727 ns ( 75.90 % ) " "Info: Total interconnect delay = 11.727 ns ( 75.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.450 ns" { in_count[1] Selector2~1 a2[2] Equal4~1 p3~0 Selector8~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.450 ns" { in_count[1] {} in_count[1]~combout {} Selector2~1 {} a2[2] {} Equal4~1 {} p3~0 {} Selector8~1 {} out_a1[1] {} } { 0.000ns 0.000ns 3.034ns 3.724ns 1.845ns 0.305ns 0.738ns 2.081ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.740ns 0.200ns 0.200ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_count\[1\] source 9.142 ns - Longest register " "Info: - Longest clock path from clock \"in_count\[1\]\" to source register is 9.142 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns in_count\[1\] 1 CLK PIN_114 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 6; CLK Node = 'in_count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_count[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.034 ns) + CELL(0.511 ns) 4.677 ns Selector2~1 2 COMB LC_X12_Y3_N6 4 " "Info: 2: + IC(3.034 ns) + CELL(0.511 ns) = 4.677 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.545 ns" { in_count[1] Selector2~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.725 ns) + CELL(0.740 ns) 9.142 ns a2\[1\] 3 REG LC_X14_Y10_N5 3 " "Info: 3: + IC(3.725 ns) + CELL(0.740 ns) = 9.142 ns; Loc. = LC_X14_Y10_N5; Fanout = 3; REG Node = 'a2\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.465 ns" { Selector2~1 a2[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 26.07 % ) " "Info: Total cell delay = 2.383 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.759 ns ( 73.93 % ) " "Info: Total interconnect delay = 6.759 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.142 ns" { in_count[1] Selector2~1 a2[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.142 ns" { in_count[1] {} in_count[1]~combout {} Selector2~1 {} a2[1] {} } { 0.000ns 0.000ns 3.034ns 3.725ns } { 0.000ns 1.132ns 0.511ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.450 ns" { in_count[1] Selector2~1 a2[2] Equal4~1 p3~0 Selector8~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.450 ns" { in_count[1] {} in_count[1]~combout {} Selector2~1 {} a2[2] {} Equal4~1 {} p3~0 {} Selector8~1 {} out_a1[1] {} } { 0.000ns 0.000ns 3.034ns 3.724ns 1.845ns 0.305ns 0.738ns 2.081ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.740ns 0.200ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.142 ns" { in_count[1] Selector2~1 a2[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.142 ns" { in_count[1] {} in_count[1]~combout {} Selector2~1 {} a2[1] {} } { 0.000ns 0.000ns 3.034ns 3.725ns } { 0.000ns 1.132ns 0.511ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.361 ns + " "Info: + Micro setup delay of destination is 2.361 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.682 ns" { a2[1] Selector6~0 Selector6~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.682 ns" { a2[1] {} Selector6~0 {} Selector6~1 {} out_a1[1] {} } { 0.000ns 3.161ns 0.305ns 0.305ns } { 0.000ns 0.511ns 0.200ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "15.450 ns" { in_count[1] Selector2~1 a2[2] Equal4~1 p3~0 Selector8~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "15.450 ns" { in_count[1] {} in_count[1]~combout {} Selector2~1 {} a2[2] {} Equal4~1 {} p3~0 {} Selector8~1 {} out_a1[1] {} } { 0.000ns 0.000ns 3.034ns 3.724ns 1.845ns 0.305ns 0.738ns 2.081ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.740ns 0.200ns 0.200ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.142 ns" { in_count[1] Selector2~1 a2[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.142 ns" { in_count[1] {} in_count[1]~combout {} Selector2~1 {} a2[1] {} } { 0.000ns 0.000ns 3.034ns 3.725ns } { 0.000ns 1.132ns 0.511ns 0.740ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { out_a1[1] {} } {  } {  } "" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 20 " "Warning: Circuit may not operate. Detected 20 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "now_state.s3 out_a1\[1\] clk 15.133 ns " "Info: Found hold time violation between source  pin or register \"now_state.s3\" and destination pin or register \"out_a1\[1\]\" for clock \"clk\" (Hold time is 15.133 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "17.509 ns + Largest " "Info: + Largest clock skew is 17.509 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 21.328 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 21.328 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns now_state.s0 2 REG LC_X11_Y8_N5 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk now_state.s0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.058 ns) + CELL(0.740 ns) 7.993 ns Selector2~1 3 COMB LC_X12_Y3_N6 4 " "Info: 3: + IC(3.058 ns) + CELL(0.740 ns) = 7.993 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.798 ns" { now_state.s0 Selector2~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.200 ns) 11.917 ns a2\[2\] 4 REG LC_X10_Y7_N2 3 " "Info: 4: + IC(3.724 ns) + CELL(0.200 ns) = 11.917 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { Selector2~1 a2[2] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.740 ns) 14.584 ns Equal2~1 5 COMB LC_X11_Y9_N2 1 " "Info: 5: + IC(1.927 ns) + CELL(0.740 ns) = 14.584 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { a2[2] Equal2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.511 ns) 17.032 ns Selector8~0 6 COMB LC_X11_Y8_N7 3 " "Info: 6: + IC(1.937 ns) + CELL(0.511 ns) = 17.032 ns; Loc. = LC_X11_Y8_N7; Fanout = 3; COMB Node = 'Selector8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { Equal2~1 Selector8~0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.740 ns) 18.507 ns Selector8~1 7 COMB LC_X11_Y8_N0 5 " "Info: 7: + IC(0.735 ns) + CELL(0.740 ns) = 18.507 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { Selector8~0 Selector8~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.740 ns) 21.328 ns out_a1\[1\] 8 REG LC_X12_Y5_N3 1 " "Info: 8: + IC(2.081 ns) + CELL(0.740 ns) = 21.328 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.821 ns" { Selector8~1 out_a1[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.128 ns ( 28.73 % ) " "Info: Total cell delay = 6.128 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.200 ns ( 71.27 % ) " "Info: Total interconnect delay = 15.200 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "21.328 ns" { clk now_state.s0 Selector2~1 a2[2] Equal2~1 Selector8~0 Selector8~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "21.328 ns" { clk {} clk~combout {} now_state.s0 {} Selector2~1 {} a2[2] {} Equal2~1 {} Selector8~0 {} Selector8~1 {} out_a1[1] {} } { 0.000ns 0.000ns 1.738ns 3.058ns 3.724ns 1.927ns 1.937ns 0.735ns 2.081ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.740ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns now_state.s3 2 REG LC_X12_Y5_N7 8 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X12_Y5_N7; Fanout = 8; REG Node = 'now_state.s3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk now_state.s3 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk now_state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} now_state.s3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "21.328 ns" { clk now_state.s0 Selector2~1 a2[2] Equal2~1 Selector8~0 Selector8~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "21.328 ns" { clk {} clk~combout {} now_state.s0 {} Selector2~1 {} a2[2] {} Equal2~1 {} Selector8~0 {} Selector8~1 {} out_a1[1] {} } { 0.000ns 0.000ns 1.738ns 3.058ns 3.724ns 1.927ns 1.937ns 0.735ns 2.081ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.740ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk now_state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} now_state.s3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.000 ns - Shortest register register " "Info: - Shortest register to register delay is 2.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns now_state.s3 1 REG LC_X12_Y5_N7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y5_N7; Fanout = 8; REG Node = 'now_state.s3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { now_state.s3 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.984 ns) + CELL(0.511 ns) 1.495 ns Selector6~1 2 COMB LC_X12_Y5_N2 1 " "Info: 2: + IC(0.984 ns) + CELL(0.511 ns) = 1.495 ns; Loc. = LC_X12_Y5_N2; Fanout = 1; COMB Node = 'Selector6~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.495 ns" { now_state.s3 Selector6~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 2.000 ns out_a1\[1\] 3 REG LC_X12_Y5_N3 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.000 ns; Loc. = LC_X12_Y5_N3; Fanout = 1; REG Node = 'out_a1\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Selector6~1 out_a1[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.711 ns ( 35.55 % ) " "Info: Total cell delay = 0.711 ns ( 35.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.289 ns ( 64.45 % ) " "Info: Total interconnect delay = 1.289 ns ( 64.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { now_state.s3 Selector6~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { now_state.s3 {} Selector6~1 {} out_a1[1] {} } { 0.000ns 0.984ns 0.305ns } { 0.000ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "21.328 ns" { clk now_state.s0 Selector2~1 a2[2] Equal2~1 Selector8~0 Selector8~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "21.328 ns" { clk {} clk~combout {} now_state.s0 {} Selector2~1 {} a2[2] {} Equal2~1 {} Selector8~0 {} Selector8~1 {} out_a1[1] {} } { 0.000ns 0.000ns 1.738ns 3.058ns 3.724ns 1.927ns 1.937ns 0.735ns 2.081ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.740ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk now_state.s3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} now_state.s3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { now_state.s3 Selector6~1 out_a1[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.000 ns" { now_state.s3 {} Selector6~1 {} out_a1[1] {} } { 0.000ns 0.984ns 0.305ns } { 0.000ns 0.511ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "in_count\[0\] 12 " "Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock \"in_count\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "a3\[3\] out_a1\[3\] in_count\[0\] 6.97 ns " "Info: Found hold time violation between source  pin or register \"a3\[3\]\" and destination pin or register \"out_a1\[3\]\" for clock \"in_count\[0\]\" (Hold time is 6.97 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.121 ns + Largest " "Info: + Largest clock skew is 9.121 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_count\[0\] destination 17.754 ns + Longest register " "Info: + Longest clock path from clock \"in_count\[0\]\" to destination register is 17.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns in_count\[0\] 1 CLK PIN_61 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 7; CLK Node = 'in_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_count[0] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.334 ns) + CELL(0.200 ns) 4.666 ns Selector2~1 2 COMB LC_X12_Y3_N6 4 " "Info: 2: + IC(3.334 ns) + CELL(0.200 ns) = 4.666 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.534 ns" { in_count[0] Selector2~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.200 ns) 8.590 ns a2\[2\] 3 REG LC_X10_Y7_N2 3 " "Info: 3: + IC(3.724 ns) + CELL(0.200 ns) = 8.590 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { Selector2~1 a2[2] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.740 ns) 11.257 ns Equal2~1 4 COMB LC_X11_Y9_N2 1 " "Info: 4: + IC(1.927 ns) + CELL(0.740 ns) = 11.257 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { a2[2] Equal2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.511 ns) 13.705 ns Selector8~0 5 COMB LC_X11_Y8_N7 3 " "Info: 5: + IC(1.937 ns) + CELL(0.511 ns) = 13.705 ns; Loc. = LC_X11_Y8_N7; Fanout = 3; COMB Node = 'Selector8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { Equal2~1 Selector8~0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.740 ns) 15.180 ns Selector8~1 6 COMB LC_X11_Y8_N0 5 " "Info: 6: + IC(0.735 ns) + CELL(0.740 ns) = 15.180 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { Selector8~0 Selector8~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.740 ns) 17.754 ns out_a1\[3\] 7 REG LC_X11_Y9_N8 1 " "Info: 7: + IC(1.834 ns) + CELL(0.740 ns) = 17.754 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Selector8~1 out_a1[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.263 ns ( 24.01 % ) " "Info: Total cell delay = 4.263 ns ( 24.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.491 ns ( 75.99 % ) " "Info: Total interconnect delay = 13.491 ns ( 75.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.754 ns" { in_count[0] Selector2~1 a2[2] Equal2~1 Selector8~0 Selector8~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.754 ns" { in_count[0] {} in_count[0]~combout {} Selector2~1 {} a2[2] {} Equal2~1 {} Selector8~0 {} Selector8~1 {} out_a1[3] {} } { 0.000ns 0.000ns 3.334ns 3.724ns 1.927ns 1.937ns 0.735ns 1.834ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.740ns 0.511ns 0.740ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_count\[0\] source 8.633 ns - Shortest register " "Info: - Shortest clock path from clock \"in_count\[0\]\" to source register is 8.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns in_count\[0\] 1 CLK PIN_61 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 7; CLK Node = 'in_count\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_count[0] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.324 ns) + CELL(0.200 ns) 4.656 ns Selector3~0 2 COMB LC_X12_Y3_N2 5 " "Info: 2: + IC(3.324 ns) + CELL(0.200 ns) = 4.656 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; COMB Node = 'Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.524 ns" { in_count[0] Selector3~0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.777 ns) + CELL(0.200 ns) 8.633 ns a3\[3\] 3 REG LC_X11_Y9_N3 3 " "Info: 3: + IC(3.777 ns) + CELL(0.200 ns) = 8.633 ns; Loc. = LC_X11_Y9_N3; Fanout = 3; REG Node = 'a3\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { Selector3~0 a3[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.532 ns ( 17.75 % ) " "Info: Total cell delay = 1.532 ns ( 17.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.101 ns ( 82.25 % ) " "Info: Total interconnect delay = 7.101 ns ( 82.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.633 ns" { in_count[0] Selector3~0 a3[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.633 ns" { in_count[0] {} in_count[0]~combout {} Selector3~0 {} a3[3] {} } { 0.000ns 0.000ns 3.324ns 3.777ns } { 0.000ns 1.132ns 0.200ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.754 ns" { in_count[0] Selector2~1 a2[2] Equal2~1 Selector8~0 Selector8~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.754 ns" { in_count[0] {} in_count[0]~combout {} Selector2~1 {} a2[2] {} Equal2~1 {} Selector8~0 {} Selector8~1 {} out_a1[3] {} } { 0.000ns 0.000ns 3.334ns 3.724ns 1.927ns 1.937ns 0.735ns 1.834ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.740ns 0.511ns 0.740ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.633 ns" { in_count[0] Selector3~0 a3[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.633 ns" { in_count[0] {} in_count[0]~combout {} Selector3~0 {} a3[3] {} } { 0.000ns 0.000ns 3.324ns 3.777ns } { 0.000ns 1.132ns 0.200ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.151 ns - Shortest register register " "Info: - Shortest register to register delay is 2.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a3\[3\] 1 REG LC_X11_Y9_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N3; Fanout = 3; REG Node = 'a3\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a3[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.914 ns) 1.646 ns Selector4~1 2 COMB LC_X11_Y9_N7 1 " "Info: 2: + IC(0.732 ns) + CELL(0.914 ns) = 1.646 ns; Loc. = LC_X11_Y9_N7; Fanout = 1; COMB Node = 'Selector4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { a3[3] Selector4~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 2.151 ns out_a1\[3\] 3 REG LC_X11_Y9_N8 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.151 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Selector4~1 out_a1[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.114 ns ( 51.79 % ) " "Info: Total cell delay = 1.114 ns ( 51.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 48.21 % ) " "Info: Total interconnect delay = 1.037 ns ( 48.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { a3[3] Selector4~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { a3[3] {} Selector4~1 {} out_a1[3] {} } { 0.000ns 0.732ns 0.305ns } { 0.000ns 0.914ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.754 ns" { in_count[0] Selector2~1 a2[2] Equal2~1 Selector8~0 Selector8~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.754 ns" { in_count[0] {} in_count[0]~combout {} Selector2~1 {} a2[2] {} Equal2~1 {} Selector8~0 {} Selector8~1 {} out_a1[3] {} } { 0.000ns 0.000ns 3.334ns 3.724ns 1.927ns 1.937ns 0.735ns 1.834ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.740ns 0.511ns 0.740ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.633 ns" { in_count[0] Selector3~0 a3[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.633 ns" { in_count[0] {} in_count[0]~combout {} Selector3~0 {} a3[3] {} } { 0.000ns 0.000ns 3.324ns 3.777ns } { 0.000ns 1.132ns 0.200ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { a3[3] Selector4~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { a3[3] {} Selector4~1 {} out_a1[3] {} } { 0.000ns 0.732ns 0.305ns } { 0.000ns 0.914ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "in_count\[1\] 12 " "Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock \"in_count\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "a3\[3\] out_a1\[3\] in_count\[1\] 6.707 ns " "Info: Found hold time violation between source  pin or register \"a3\[3\]\" and destination pin or register \"out_a1\[3\]\" for clock \"in_count\[1\]\" (Hold time is 6.707 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.858 ns + Largest " "Info: + Largest clock skew is 8.858 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_count\[1\] destination 17.765 ns + Longest register " "Info: + Longest clock path from clock \"in_count\[1\]\" to destination register is 17.765 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns in_count\[1\] 1 CLK PIN_114 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 6; CLK Node = 'in_count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_count[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.034 ns) + CELL(0.511 ns) 4.677 ns Selector2~1 2 COMB LC_X12_Y3_N6 4 " "Info: 2: + IC(3.034 ns) + CELL(0.511 ns) = 4.677 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.545 ns" { in_count[1] Selector2~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.200 ns) 8.601 ns a2\[2\] 3 REG LC_X10_Y7_N2 3 " "Info: 3: + IC(3.724 ns) + CELL(0.200 ns) = 8.601 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { Selector2~1 a2[2] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.740 ns) 11.268 ns Equal2~1 4 COMB LC_X11_Y9_N2 1 " "Info: 4: + IC(1.927 ns) + CELL(0.740 ns) = 11.268 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { a2[2] Equal2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.511 ns) 13.716 ns Selector8~0 5 COMB LC_X11_Y8_N7 3 " "Info: 5: + IC(1.937 ns) + CELL(0.511 ns) = 13.716 ns; Loc. = LC_X11_Y8_N7; Fanout = 3; COMB Node = 'Selector8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { Equal2~1 Selector8~0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.740 ns) 15.191 ns Selector8~1 6 COMB LC_X11_Y8_N0 5 " "Info: 6: + IC(0.735 ns) + CELL(0.740 ns) = 15.191 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { Selector8~0 Selector8~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.740 ns) 17.765 ns out_a1\[3\] 7 REG LC_X11_Y9_N8 1 " "Info: 7: + IC(1.834 ns) + CELL(0.740 ns) = 17.765 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Selector8~1 out_a1[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.574 ns ( 25.75 % ) " "Info: Total cell delay = 4.574 ns ( 25.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.191 ns ( 74.25 % ) " "Info: Total interconnect delay = 13.191 ns ( 74.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.765 ns" { in_count[1] Selector2~1 a2[2] Equal2~1 Selector8~0 Selector8~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.765 ns" { in_count[1] {} in_count[1]~combout {} Selector2~1 {} a2[2] {} Equal2~1 {} Selector8~0 {} Selector8~1 {} out_a1[3] {} } { 0.000ns 0.000ns 3.034ns 3.724ns 1.927ns 1.937ns 0.735ns 1.834ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.740ns 0.511ns 0.740ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "in_count\[1\] source 8.907 ns - Shortest register " "Info: - Shortest clock path from clock \"in_count\[1\]\" to source register is 8.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns in_count\[1\] 1 CLK PIN_114 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 6; CLK Node = 'in_count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_count[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.287 ns) + CELL(0.511 ns) 4.930 ns Selector3~0 2 COMB LC_X12_Y3_N2 5 " "Info: 2: + IC(3.287 ns) + CELL(0.511 ns) = 4.930 ns; Loc. = LC_X12_Y3_N2; Fanout = 5; COMB Node = 'Selector3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.798 ns" { in_count[1] Selector3~0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.777 ns) + CELL(0.200 ns) 8.907 ns a3\[3\] 3 REG LC_X11_Y9_N3 3 " "Info: 3: + IC(3.777 ns) + CELL(0.200 ns) = 8.907 ns; Loc. = LC_X11_Y9_N3; Fanout = 3; REG Node = 'a3\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { Selector3~0 a3[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.843 ns ( 20.69 % ) " "Info: Total cell delay = 1.843 ns ( 20.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.064 ns ( 79.31 % ) " "Info: Total interconnect delay = 7.064 ns ( 79.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.907 ns" { in_count[1] Selector3~0 a3[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.907 ns" { in_count[1] {} in_count[1]~combout {} Selector3~0 {} a3[3] {} } { 0.000ns 0.000ns 3.287ns 3.777ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.765 ns" { in_count[1] Selector2~1 a2[2] Equal2~1 Selector8~0 Selector8~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.765 ns" { in_count[1] {} in_count[1]~combout {} Selector2~1 {} a2[2] {} Equal2~1 {} Selector8~0 {} Selector8~1 {} out_a1[3] {} } { 0.000ns 0.000ns 3.034ns 3.724ns 1.927ns 1.937ns 0.735ns 1.834ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.740ns 0.511ns 0.740ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.907 ns" { in_count[1] Selector3~0 a3[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.907 ns" { in_count[1] {} in_count[1]~combout {} Selector3~0 {} a3[3] {} } { 0.000ns 0.000ns 3.287ns 3.777ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.151 ns - Shortest register register " "Info: - Shortest register to register delay is 2.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a3\[3\] 1 REG LC_X11_Y9_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N3; Fanout = 3; REG Node = 'a3\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { a3[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.914 ns) 1.646 ns Selector4~1 2 COMB LC_X11_Y9_N7 1 " "Info: 2: + IC(0.732 ns) + CELL(0.914 ns) = 1.646 ns; Loc. = LC_X11_Y9_N7; Fanout = 1; COMB Node = 'Selector4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { a3[3] Selector4~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 2.151 ns out_a1\[3\] 3 REG LC_X11_Y9_N8 1 " "Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 2.151 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Selector4~1 out_a1[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.114 ns ( 51.79 % ) " "Info: Total cell delay = 1.114 ns ( 51.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.037 ns ( 48.21 % ) " "Info: Total interconnect delay = 1.037 ns ( 48.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { a3[3] Selector4~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { a3[3] {} Selector4~1 {} out_a1[3] {} } { 0.000ns 0.732ns 0.305ns } { 0.000ns 0.914ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.765 ns" { in_count[1] Selector2~1 a2[2] Equal2~1 Selector8~0 Selector8~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "17.765 ns" { in_count[1] {} in_count[1]~combout {} Selector2~1 {} a2[2] {} Equal2~1 {} Selector8~0 {} Selector8~1 {} out_a1[3] {} } { 0.000ns 0.000ns 3.034ns 3.724ns 1.927ns 1.937ns 0.735ns 1.834ns } { 0.000ns 1.132ns 0.511ns 0.200ns 0.740ns 0.511ns 0.740ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.907 ns" { in_count[1] Selector3~0 a3[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.907 ns" { in_count[1] {} in_count[1]~combout {} Selector3~0 {} a3[3] {} } { 0.000ns 0.000ns 3.287ns 3.777ns } { 0.000ns 1.132ns 0.511ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.151 ns" { a3[3] Selector4~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.151 ns" { a3[3] {} Selector4~1 {} out_a1[3] {} } { 0.000ns 0.732ns 0.305ns } { 0.000ns 0.914ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "now_state.s0 in_count\[1\] clk 4.652 ns register " "Info: tsu for register \"now_state.s0\" (data pin = \"in_count\[1\]\", clock pin = \"clk\") is 4.652 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.138 ns + Longest pin register " "Info: + Longest pin to register delay is 8.138 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns in_count\[1\] 1 CLK PIN_114 6 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_114; Fanout = 6; CLK Node = 'in_count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_count[1] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.032 ns) + CELL(0.511 ns) 4.675 ns next_state.s0~0 2 COMB LC_X12_Y3_N8 1 " "Info: 2: + IC(3.032 ns) + CELL(0.511 ns) = 4.675 ns; Loc. = LC_X12_Y3_N8; Fanout = 1; COMB Node = 'next_state.s0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.543 ns" { in_count[1] next_state.s0~0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.872 ns) + CELL(0.591 ns) 8.138 ns now_state.s0 3 REG LC_X11_Y8_N5 6 " "Info: 3: + IC(2.872 ns) + CELL(0.591 ns) = 8.138 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.463 ns" { next_state.s0~0 now_state.s0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.234 ns ( 27.45 % ) " "Info: Total cell delay = 2.234 ns ( 27.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.904 ns ( 72.55 % ) " "Info: Total interconnect delay = 5.904 ns ( 72.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.138 ns" { in_count[1] next_state.s0~0 now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.138 ns" { in_count[1] {} in_count[1]~combout {} next_state.s0~0 {} now_state.s0 {} } { 0.000ns 0.000ns 3.032ns 2.872ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns now_state.s0 2 REG LC_X11_Y8_N5 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk now_state.s0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} now_state.s0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.138 ns" { in_count[1] next_state.s0~0 now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.138 ns" { in_count[1] {} in_count[1]~combout {} next_state.s0~0 {} now_state.s0 {} } { 0.000ns 0.000ns 3.032ns 2.872ns } { 0.000ns 1.132ns 0.511ns 0.591ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk now_state.s0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} now_state.s0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rdom\[3\] out_a1\[3\] 26.849 ns register " "Info: tco from clock \"clk\" to destination pin \"rdom\[3\]\" through register \"out_a1\[3\]\" is 26.849 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 21.081 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 21.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns now_state.s0 2 REG LC_X11_Y8_N5 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk now_state.s0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.058 ns) + CELL(0.740 ns) 7.993 ns Selector2~1 3 COMB LC_X12_Y3_N6 4 " "Info: 3: + IC(3.058 ns) + CELL(0.740 ns) = 7.993 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.798 ns" { now_state.s0 Selector2~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.200 ns) 11.917 ns a2\[2\] 4 REG LC_X10_Y7_N2 3 " "Info: 4: + IC(3.724 ns) + CELL(0.200 ns) = 11.917 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { Selector2~1 a2[2] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.927 ns) + CELL(0.740 ns) 14.584 ns Equal2~1 5 COMB LC_X11_Y9_N2 1 " "Info: 5: + IC(1.927 ns) + CELL(0.740 ns) = 14.584 ns; Loc. = LC_X11_Y9_N2; Fanout = 1; COMB Node = 'Equal2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { a2[2] Equal2~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.511 ns) 17.032 ns Selector8~0 6 COMB LC_X11_Y8_N7 3 " "Info: 6: + IC(1.937 ns) + CELL(0.511 ns) = 17.032 ns; Loc. = LC_X11_Y8_N7; Fanout = 3; COMB Node = 'Selector8~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { Equal2~1 Selector8~0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.740 ns) 18.507 ns Selector8~1 7 COMB LC_X11_Y8_N0 5 " "Info: 7: + IC(0.735 ns) + CELL(0.740 ns) = 18.507 ns; Loc. = LC_X11_Y8_N0; Fanout = 5; COMB Node = 'Selector8~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { Selector8~0 Selector8~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.834 ns) + CELL(0.740 ns) 21.081 ns out_a1\[3\] 8 REG LC_X11_Y9_N8 1 " "Info: 8: + IC(1.834 ns) + CELL(0.740 ns) = 21.081 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Selector8~1 out_a1[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.128 ns ( 29.07 % ) " "Info: Total cell delay = 6.128 ns ( 29.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.953 ns ( 70.93 % ) " "Info: Total interconnect delay = 14.953 ns ( 70.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "21.081 ns" { clk now_state.s0 Selector2~1 a2[2] Equal2~1 Selector8~0 Selector8~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "21.081 ns" { clk {} clk~combout {} now_state.s0 {} Selector2~1 {} a2[2] {} Equal2~1 {} Selector8~0 {} Selector8~1 {} out_a1[3] {} } { 0.000ns 0.000ns 1.738ns 3.058ns 3.724ns 1.927ns 1.937ns 0.735ns 1.834ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.740ns 0.740ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.768 ns + Longest register pin " "Info: + Longest register to pin delay is 5.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_a1\[3\] 1 REG LC_X11_Y9_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y9_N8; Fanout = 1; REG Node = 'out_a1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_a1[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.446 ns) + CELL(2.322 ns) 5.768 ns rdom\[3\] 2 PIN PIN_3 0 " "Info: 2: + IC(3.446 ns) + CELL(2.322 ns) = 5.768 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'rdom\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { out_a1[3] rdom[3] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 40.26 % ) " "Info: Total cell delay = 2.322 ns ( 40.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.446 ns ( 59.74 % ) " "Info: Total interconnect delay = 3.446 ns ( 59.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { out_a1[3] rdom[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { out_a1[3] {} rdom[3] {} } { 0.000ns 3.446ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "21.081 ns" { clk now_state.s0 Selector2~1 a2[2] Equal2~1 Selector8~0 Selector8~1 out_a1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "21.081 ns" { clk {} clk~combout {} now_state.s0 {} Selector2~1 {} a2[2] {} Equal2~1 {} Selector8~0 {} Selector8~1 {} out_a1[3] {} } { 0.000ns 0.000ns 1.738ns 3.058ns 3.724ns 1.927ns 1.937ns 0.735ns 1.834ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns 0.740ns 0.511ns 0.740ns 0.740ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.768 ns" { out_a1[3] rdom[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.768 ns" { out_a1[3] {} rdom[3] {} } { 0.000ns 3.446ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "a2\[2\] mr\[2\] clk 6.083 ns register " "Info: th for register \"a2\[2\]\" (data pin = \"mr\[2\]\", clock pin = \"clk\") is 6.083 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.917 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns now_state.s0 2 REG LC_X11_Y8_N5 6 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X11_Y8_N5; Fanout = 6; REG Node = 'now_state.s0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk now_state.s0 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.058 ns) + CELL(0.740 ns) 7.993 ns Selector2~1 3 COMB LC_X12_Y3_N6 4 " "Info: 3: + IC(3.058 ns) + CELL(0.740 ns) = 7.993 ns; Loc. = LC_X12_Y3_N6; Fanout = 4; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.798 ns" { now_state.s0 Selector2~1 } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.724 ns) + CELL(0.200 ns) 11.917 ns a2\[2\] 4 REG LC_X10_Y7_N2 3 " "Info: 4: + IC(3.724 ns) + CELL(0.200 ns) = 11.917 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.924 ns" { Selector2~1 a2[2] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.397 ns ( 28.51 % ) " "Info: Total cell delay = 3.397 ns ( 28.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.520 ns ( 71.49 % ) " "Info: Total interconnect delay = 8.520 ns ( 71.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.917 ns" { clk now_state.s0 Selector2~1 a2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.917 ns" { clk {} clk~combout {} now_state.s0 {} Selector2~1 {} a2[2] {} } { 0.000ns 0.000ns 1.738ns 3.058ns 3.724ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.834 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns mr\[2\] 1 PIN PIN_60 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_60; Fanout = 3; PIN Node = 'mr\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mr[2] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.962 ns) + CELL(0.740 ns) 5.834 ns a2\[2\] 2 REG LC_X10_Y7_N2 3 " "Info: 2: + IC(3.962 ns) + CELL(0.740 ns) = 5.834 ns; Loc. = LC_X10_Y7_N2; Fanout = 3; REG Node = 'a2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.702 ns" { mr[2] a2[2] } "NODE_NAME" } } { "pic_rdm.vhd" "" { Text "D:/Digital_Circuit/AAA SYNEX EXPERIMENTS/FINAL_EXP/pic_rdm/pic_rdm.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.872 ns ( 32.09 % ) " "Info: Total cell delay = 1.872 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.962 ns ( 67.91 % ) " "Info: Total interconnect delay = 3.962 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { mr[2] a2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { mr[2] {} mr[2]~combout {} a2[2] {} } { 0.000ns 0.000ns 3.962ns } { 0.000ns 1.132ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.917 ns" { clk now_state.s0 Selector2~1 a2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.917 ns" { clk {} clk~combout {} now_state.s0 {} Selector2~1 {} a2[2] {} } { 0.000ns 0.000ns 1.738ns 3.058ns 3.724ns } { 0.000ns 1.163ns 1.294ns 0.740ns 0.200ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { mr[2] a2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { mr[2] {} mr[2]~combout {} a2[2] {} } { 0.000ns 0.000ns 3.962ns } { 0.000ns 1.132ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 22 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 04 20:32:53 2018 " "Info: Processing ended: Sun Nov 04 20:32:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
