#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd8ae20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd99e10 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0xd8ec10 .functor NOT 1, L_0xdec690, C4<0>, C4<0>, C4<0>;
L_0xdec420 .functor XOR 1, L_0xdec250, L_0xdec380, C4<0>, C4<0>;
L_0xdec580 .functor XOR 1, L_0xdec420, L_0xdec4e0, C4<0>, C4<0>;
v0xdd9c20_0 .net *"_ivl_10", 0 0, L_0xdec4e0;  1 drivers
v0xdd9d20_0 .net *"_ivl_12", 0 0, L_0xdec580;  1 drivers
v0xdd9e00_0 .net *"_ivl_2", 0 0, L_0xdec1b0;  1 drivers
v0xdd9ec0_0 .net *"_ivl_4", 0 0, L_0xdec250;  1 drivers
v0xdd9fa0_0 .net *"_ivl_6", 0 0, L_0xdec380;  1 drivers
v0xdda0d0_0 .net *"_ivl_8", 0 0, L_0xdec420;  1 drivers
v0xdda1b0_0 .net "areset", 0 0, L_0xd88d00;  1 drivers
v0xdda250_0 .var "clk", 0 0;
v0xdda2f0_0 .var/2u "stats1", 159 0;
v0xdda3d0_0 .var/2u "strobe", 0 0;
v0xdda490_0 .net "tb_match", 0 0, L_0xdec690;  1 drivers
v0xdda530_0 .net "tb_mismatch", 0 0, L_0xd8ec10;  1 drivers
v0xdda5d0_0 .net "wavedrom_enable", 0 0, v0xdd8290_0;  1 drivers
v0xdda670_0 .net "wavedrom_title", 511 0, v0xdd8380_0;  1 drivers
v0xdda710_0 .net "x", 0 0, v0xdd8460_0;  1 drivers
v0xdda7b0_0 .net "z_dut", 0 0, L_0xdec050;  1 drivers
v0xdda850_0 .net "z_ref", 0 0, L_0xd89980;  1 drivers
L_0xdec1b0 .concat [ 1 0 0 0], L_0xd89980;
L_0xdec250 .concat [ 1 0 0 0], L_0xd89980;
L_0xdec380 .concat [ 1 0 0 0], L_0xdec050;
L_0xdec4e0 .concat [ 1 0 0 0], L_0xd89980;
L_0xdec690 .cmp/eeq 1, L_0xdec1b0, L_0xdec580;
S_0xda3f70 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0xd99e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0xdb3c00 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0xdb3c40 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0xd88f40 .functor AND 1, L_0xdeabd0, L_0xdeaea0, C4<1>, C4<1>;
L_0xd89200 .functor AND 1, L_0xdeb270, L_0xdeb4e0, C4<1>, C4<1>;
L_0xd89980 .functor OR 1, L_0xd88f40, L_0xd89200, C4<0>, C4<0>;
v0xd8e7e0_0 .net *"_ivl_0", 31 0, L_0xddaa60;  1 drivers
L_0x7f861614c0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd8eb20_0 .net *"_ivl_11", 30 0, L_0x7f861614c0a8;  1 drivers
L_0x7f861614c0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xd8ed20_0 .net/2u *"_ivl_12", 31 0, L_0x7f861614c0f0;  1 drivers
v0xd88d70_0 .net *"_ivl_14", 0 0, L_0xdeaea0;  1 drivers
v0xd89010_0 .net *"_ivl_17", 0 0, L_0xd88f40;  1 drivers
v0xd892d0_0 .net *"_ivl_18", 31 0, L_0xdeb0e0;  1 drivers
L_0x7f861614c138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xd89ad0_0 .net *"_ivl_21", 30 0, L_0x7f861614c138;  1 drivers
L_0x7f861614c180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xdd64d0_0 .net/2u *"_ivl_22", 31 0, L_0x7f861614c180;  1 drivers
v0xdd65b0_0 .net *"_ivl_24", 0 0, L_0xdeb270;  1 drivers
v0xdd6700_0 .net *"_ivl_26", 31 0, L_0xdeb3f0;  1 drivers
L_0x7f861614c1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdd67e0_0 .net *"_ivl_29", 30 0, L_0x7f861614c1c8;  1 drivers
L_0x7f861614c018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdd68c0_0 .net *"_ivl_3", 30 0, L_0x7f861614c018;  1 drivers
L_0x7f861614c210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdd69a0_0 .net/2u *"_ivl_30", 31 0, L_0x7f861614c210;  1 drivers
v0xdd6a80_0 .net *"_ivl_32", 0 0, L_0xdeb4e0;  1 drivers
v0xdd6b40_0 .net *"_ivl_35", 0 0, L_0xd89200;  1 drivers
L_0x7f861614c060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdd6c00_0 .net/2u *"_ivl_4", 31 0, L_0x7f861614c060;  1 drivers
v0xdd6ce0_0 .net *"_ivl_6", 0 0, L_0xdeabd0;  1 drivers
v0xdd6da0_0 .net *"_ivl_8", 31 0, L_0xdead40;  1 drivers
v0xdd6e80_0 .net "areset", 0 0, L_0xd88d00;  alias, 1 drivers
v0xdd6f40_0 .net "clk", 0 0, v0xdda250_0;  1 drivers
v0xdd7000_0 .var "state", 0 0;
v0xdd70c0_0 .net "x", 0 0, v0xdd8460_0;  alias, 1 drivers
v0xdd7180_0 .net "z", 0 0, L_0xd89980;  alias, 1 drivers
E_0xd97f60 .event posedge, v0xdd6e80_0, v0xdd6f40_0;
L_0xddaa60 .concat [ 1 31 0 0], v0xdd7000_0, L_0x7f861614c018;
L_0xdeabd0 .cmp/eq 32, L_0xddaa60, L_0x7f861614c060;
L_0xdead40 .concat [ 1 31 0 0], v0xdd8460_0, L_0x7f861614c0a8;
L_0xdeaea0 .cmp/eq 32, L_0xdead40, L_0x7f861614c0f0;
L_0xdeb0e0 .concat [ 1 31 0 0], v0xdd7000_0, L_0x7f861614c138;
L_0xdeb270 .cmp/eq 32, L_0xdeb0e0, L_0x7f861614c180;
L_0xdeb3f0 .concat [ 1 31 0 0], v0xdd8460_0, L_0x7f861614c1c8;
L_0xdeb4e0 .cmp/eq 32, L_0xdeb3f0, L_0x7f861614c210;
S_0xdd72c0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0xd99e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0xd88d00 .functor BUFZ 1, v0xdd8120_0, C4<0>, C4<0>, C4<0>;
v0xdd7f80_0 .net "areset", 0 0, L_0xd88d00;  alias, 1 drivers
v0xdd8050_0 .net "clk", 0 0, v0xdda250_0;  alias, 1 drivers
v0xdd8120_0 .var "reset", 0 0;
v0xdd81f0_0 .net "tb_match", 0 0, L_0xdec690;  alias, 1 drivers
v0xdd8290_0 .var "wavedrom_enable", 0 0;
v0xdd8380_0 .var "wavedrom_title", 511 0;
v0xdd8460_0 .var "x", 0 0;
E_0xd97a40/0 .event negedge, v0xdd6f40_0;
E_0xd97a40/1 .event posedge, v0xdd6f40_0;
E_0xd97a40 .event/or E_0xd97a40/0, E_0xd97a40/1;
S_0xdd7560 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0xdd72c0;
 .timescale -12 -12;
v0xdd77c0_0 .var/2u "arfail", 0 0;
v0xdd78a0_0 .var "async", 0 0;
v0xdd7960_0 .var/2u "datafail", 0 0;
v0xdd7a00_0 .var/2u "srfail", 0 0;
E_0xd819f0 .event posedge, v0xdd6f40_0;
E_0xdb8db0 .event negedge, v0xdd6f40_0;
TD_tb.stim1.reset_test ;
    %wait E_0xd819f0;
    %wait E_0xd819f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd8120_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd819f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0xdb8db0;
    %load/vec4 v0xdd81f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xdd7960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdd8120_0, 0;
    %wait E_0xd819f0;
    %load/vec4 v0xdd81f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xdd77c0_0, 0, 1;
    %wait E_0xd819f0;
    %load/vec4 v0xdd81f0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0xdd7a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd8120_0, 0;
    %load/vec4 v0xdd7a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0xdd77c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0xdd78a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0xdd7960_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0xdd78a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0xdd7ac0 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0xdd72c0;
 .timescale -12 -12;
v0xdd7cc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xdd7da0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0xdd72c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xdd85a0 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0xd99e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
L_0xda4a00 .functor AND 1, L_0xdeb890, L_0xdeba20, C4<1>, C4<1>;
L_0xdb4b30 .functor AND 1, L_0xdebc00, L_0xdebe30, C4<1>, C4<1>;
L_0xdec050 .functor OR 1, L_0xda4a00, L_0xdb4b30, C4<0>, C4<0>;
L_0x7f861614c258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xdd87e0_0 .net/2u *"_ivl_0", 1 0, L_0x7f861614c258;  1 drivers
v0xdd88c0_0 .net *"_ivl_10", 0 0, L_0xdeba20;  1 drivers
v0xdd8980_0 .net *"_ivl_13", 0 0, L_0xda4a00;  1 drivers
L_0x7f861614c330 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0xdd8a50_0 .net/2u *"_ivl_14", 1 0, L_0x7f861614c330;  1 drivers
v0xdd8b30_0 .net *"_ivl_16", 0 0, L_0xdebc00;  1 drivers
v0xdd8c40_0 .net *"_ivl_18", 31 0, L_0xdebd40;  1 drivers
v0xdd8d20_0 .net *"_ivl_2", 0 0, L_0xdeb890;  1 drivers
L_0x7f861614c378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdd8de0_0 .net *"_ivl_21", 30 0, L_0x7f861614c378;  1 drivers
L_0x7f861614c3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdd8ec0_0 .net/2u *"_ivl_22", 31 0, L_0x7f861614c3c0;  1 drivers
v0xdd9030_0 .net *"_ivl_24", 0 0, L_0xdebe30;  1 drivers
v0xdd90f0_0 .net *"_ivl_27", 0 0, L_0xdb4b30;  1 drivers
v0xdd91b0_0 .net *"_ivl_4", 31 0, L_0xdeb930;  1 drivers
L_0x7f861614c2a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdd9290_0 .net *"_ivl_7", 30 0, L_0x7f861614c2a0;  1 drivers
L_0x7f861614c2e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xdd9370_0 .net/2u *"_ivl_8", 31 0, L_0x7f861614c2e8;  1 drivers
v0xdd9450_0 .net "areset", 0 0, L_0xd88d00;  alias, 1 drivers
v0xdd94f0_0 .net "clk", 0 0, v0xdda250_0;  alias, 1 drivers
v0xdd95e0_0 .var "state", 1 0;
v0xdd97d0_0 .net "x", 0 0, v0xdd8460_0;  alias, 1 drivers
v0xdd98c0_0 .net "z", 0 0, L_0xdec050;  alias, 1 drivers
L_0xdeb890 .cmp/eq 2, v0xdd95e0_0, L_0x7f861614c258;
L_0xdeb930 .concat [ 1 31 0 0], v0xdd8460_0, L_0x7f861614c2a0;
L_0xdeba20 .cmp/eq 32, L_0xdeb930, L_0x7f861614c2e8;
L_0xdebc00 .cmp/eq 2, v0xdd95e0_0, L_0x7f861614c330;
L_0xdebd40 .concat [ 1 31 0 0], v0xdd8460_0, L_0x7f861614c378;
L_0xdebe30 .cmp/eq 32, L_0xdebd40, L_0x7f861614c3c0;
S_0xdd9a00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0xd99e10;
 .timescale -12 -12;
E_0xd977e0 .event anyedge, v0xdda3d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdda3d0_0;
    %nor/r;
    %assign/vec4 v0xdda3d0_0, 0;
    %wait E_0xd977e0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0xdd72c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd8460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdd8120_0, 0;
    %wait E_0xd819f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd8120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdd8460_0, 0;
    %wait E_0xd819f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd8460_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdd78a0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0xdd7560;
    %join;
    %wait E_0xdb8db0;
    %wait E_0xd819f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xdd8460_0, 0;
    %assign/vec4 v0xdd8120_0, 0;
    %wait E_0xd819f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xdd8460_0, 0;
    %assign/vec4 v0xdd8120_0, 0;
    %wait E_0xd819f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xdd8460_0, 0;
    %assign/vec4 v0xdd8120_0, 0;
    %wait E_0xd819f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xdd8460_0, 0;
    %assign/vec4 v0xdd8120_0, 0;
    %wait E_0xd819f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xdd8460_0, 0;
    %assign/vec4 v0xdd8120_0, 0;
    %wait E_0xd819f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xdd8460_0, 0;
    %assign/vec4 v0xdd8120_0, 0;
    %wait E_0xd819f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xdd8460_0, 0;
    %assign/vec4 v0xdd8120_0, 0;
    %wait E_0xd819f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xdd8460_0, 0;
    %assign/vec4 v0xdd8120_0, 0;
    %wait E_0xd819f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0xdd8460_0, 0;
    %assign/vec4 v0xdd8120_0, 0;
    %wait E_0xdb8db0;
    %fork TD_tb.stim1.wavedrom_stop, S_0xdd7da0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd97a40;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0xdd8460_0, 0;
    %assign/vec4 v0xdd8120_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0xda3f70;
T_5 ;
    %wait E_0xd97f60;
    %load/vec4 v0xdd6e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd7000_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xdd7000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0xdd70c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0xdd7000_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdd7000_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xdd85a0;
T_6 ;
    %wait E_0xd97f60;
    %load/vec4 v0xdd9450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0xdd95e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0xdd95e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0xdd97d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.5, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xdd95e0_0, 0;
T_6.5 ;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0xdd95e0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xd99e10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdda250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdda3d0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0xd99e10;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0xdda250_0;
    %inv;
    %store/vec4 v0xdda250_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0xd99e10;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdd8050_0, v0xdda530_0, v0xdda250_0, v0xdda1b0_0, v0xdda710_0, v0xdda850_0, v0xdda7b0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0xd99e10;
T_10 ;
    %load/vec4 v0xdda2f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0xdda2f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdda2f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0xdda2f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdda2f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdda2f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdda2f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0xd99e10;
T_11 ;
    %wait E_0xd97a40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdda2f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdda2f0_0, 4, 32;
    %load/vec4 v0xdda490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xdda2f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdda2f0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdda2f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdda2f0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0xdda850_0;
    %load/vec4 v0xdda850_0;
    %load/vec4 v0xdda7b0_0;
    %xor;
    %load/vec4 v0xdda850_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0xdda2f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdda2f0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0xdda2f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdda2f0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/ece241_2014_q5b/iter0/response20/top_module.sv";
