{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 16:27:09 2019 " "Info: Processing started: Mon Nov 11 16:27:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab4.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file Lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4 " "Info: Found entity 1: Lab4" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 bcd_decode_display " "Info: Found entity 2: bcd_decode_display" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 display_drv " "Info: Found entity 3: display_drv" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Info: Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avg1 Lab4.v(13) " "Warning (10036): Verilog HDL or VHDL warning at Lab4.v(13): object \"avg1\" assigned a value but never read" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Lab4.v(27) " "Warning (10230): Verilog HDL assignment warning at Lab4.v(27): truncated value with size 32 to match size of target (10)" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_decode_display bcd_decode_display:b1 " "Info: Elaborating entity \"bcd_decode_display\" for hierarchy \"bcd_decode_display:b1\"" {  } { { "Lab4.v" "b1" { Text "H:/DigitalProgrammingLab4/Lab4.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n3 Lab4.v(37) " "Warning (10036): Verilog HDL or VHDL warning at Lab4.v(37): object \"n3\" assigned a value but never read" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.v(48) " "Warning (10230): Verilog HDL assignment warning at Lab4.v(48): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.v(49) " "Warning (10230): Verilog HDL assignment warning at Lab4.v(49): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4.v(50) " "Warning (10230): Verilog HDL assignment warning at Lab4.v(50): truncated value with size 32 to match size of target (4)" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_drv bcd_decode_display:b1\|display_drv:units " "Info: Elaborating entity \"display_drv\" for hierarchy \"bcd_decode_display:b1\|display_drv:units\"" {  } { { "Lab4.v" "units" { Text "H:/DigitalProgrammingLab4/Lab4.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[6\] bcd_decode_display:b1\|display_drv:hundredths\|d\[6\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[6\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[6\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[5\] bcd_decode_display:b1\|display_drv:hundredths\|d\[5\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[5\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[5\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[4\] bcd_decode_display:b1\|display_drv:hundredths\|d\[4\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[4\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[4\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[3\] bcd_decode_display:b1\|display_drv:hundredths\|d\[3\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[3\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[3\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[2\] bcd_decode_display:b1\|display_drv:hundredths\|d\[2\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[2\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[2\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[1\] bcd_decode_display:b1\|display_drv:hundredths\|d\[1\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[1\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[1\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:b1\|display_drv:tenths\|d\[0\] bcd_decode_display:b1\|display_drv:hundredths\|d\[0\] " "Info: Duplicate register \"bcd_decode_display:b1\|display_drv:tenths\|d\[0\]\" merged to single register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[0\]\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_decode_display:b1\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"bcd_decode_display:b1\|lpm_divide:Mod0\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 49 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g6m " "Info: Found entity 1: lpm_divide_g6m" {  } { { "db/lpm_divide_g6m.tdf" "" { Text "H:/DigitalProgrammingLab4/db/lpm_divide_g6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "H:/DigitalProgrammingLab4/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Info: Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "H:/DigitalProgrammingLab4/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "H:/DigitalProgrammingLab4/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_decode_display:b1\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"bcd_decode_display:b1\|lpm_divide:Mod1\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 50 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Info: Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "H:/DigitalProgrammingLab4/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "H:/DigitalProgrammingLab4/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info: Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_decode_display:b1\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"bcd_decode_display:b1\|lpm_divide:Div0\"" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 49 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Info: Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "H:/DigitalProgrammingLab4/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "404 " "Info: Implemented 404 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Info: Implemented 71 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "318 " "Info: Implemented 318 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Allocated 253 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 16:27:13 2019 " "Info: Processing ended: Mon Nov 11 16:27:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 16:27:14 2019 " "Info: Processing started: Mon Nov 11 16:27:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"Lab4\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "436 Top " "Info: Previous placement does not exist for 436 of 436 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 86 " "Warning: No exact pin location assignment(s) for 60 pins of 86 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp0\[0\] " "Info: Pin temp0\[0\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp0\[1\] " "Info: Pin temp0\[1\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp0\[2\] " "Info: Pin temp0\[2\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp0\[3\] " "Info: Pin temp0\[3\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp0\[4\] " "Info: Pin temp0\[4\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp0\[5\] " "Info: Pin temp0\[5\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp0\[6\] " "Info: Pin temp0\[6\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp0\[7\] " "Info: Pin temp0\[7\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp0\[8\] " "Info: Pin temp0\[8\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp0\[9\] " "Info: Pin temp0\[9\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[9] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp1\[0\] " "Info: Pin temp1\[0\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp1\[1\] " "Info: Pin temp1\[1\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp1\[2\] " "Info: Pin temp1\[2\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp1\[3\] " "Info: Pin temp1\[3\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp1\[4\] " "Info: Pin temp1\[4\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp1\[5\] " "Info: Pin temp1\[5\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp1\[6\] " "Info: Pin temp1\[6\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp1\[7\] " "Info: Pin temp1\[7\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp1\[8\] " "Info: Pin temp1\[8\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp1\[9\] " "Info: Pin temp1\[9\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[9] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp2\[0\] " "Info: Pin temp2\[0\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp2\[1\] " "Info: Pin temp2\[1\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp2\[2\] " "Info: Pin temp2\[2\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp2\[3\] " "Info: Pin temp2\[3\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp2\[4\] " "Info: Pin temp2\[4\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp2\[5\] " "Info: Pin temp2\[5\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp2\[6\] " "Info: Pin temp2\[6\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp2\[7\] " "Info: Pin temp2\[7\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp2\[8\] " "Info: Pin temp2\[8\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp2\[9\] " "Info: Pin temp2\[9\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[9] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp2[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp3\[0\] " "Info: Pin temp3\[0\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp3\[1\] " "Info: Pin temp3\[1\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp3\[2\] " "Info: Pin temp3\[2\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp3\[3\] " "Info: Pin temp3\[3\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp3\[4\] " "Info: Pin temp3\[4\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp3\[5\] " "Info: Pin temp3\[5\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp3\[6\] " "Info: Pin temp3\[6\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp3\[7\] " "Info: Pin temp3\[7\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp3\[8\] " "Info: Pin temp3\[8\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp3\[9\] " "Info: Pin temp3\[9\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[9] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp3[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg\[0\] " "Info: Pin avg\[0\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg\[1\] " "Info: Pin avg\[1\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg\[2\] " "Info: Pin avg\[2\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg\[3\] " "Info: Pin avg\[3\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg\[4\] " "Info: Pin avg\[4\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg\[5\] " "Info: Pin avg\[5\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg\[6\] " "Info: Pin avg\[6\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg\[7\] " "Info: Pin avg\[7\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg\[8\] " "Info: Pin avg\[8\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "avg\[9\] " "Info: Pin avg\[9\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[9] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[0\] " "Info: Pin temp\[0\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[1\] " "Info: Pin temp\[1\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[2\] " "Info: Pin temp\[2\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[3\] " "Info: Pin temp\[3\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[4\] " "Info: Pin temp\[4\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[5\] " "Info: Pin temp\[5\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[6\] " "Info: Pin temp\[6\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[7\] " "Info: Pin temp\[7\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "temp\[8\] " "Info: Pin temp\[8\] not assigned to an exact location on the device" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 4 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[8] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 3.30 9 50 0 " "Info: Number of I/O pins in group: 59 (unused VREF, 3.30 VCCIO, 9 input, 50 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 41 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.30V 25 8 " "Info: I/O bank number 2 does not use VREF pins and has 3.30V VCCIO pins. 25 total pin(s) used --  8 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 43 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 40 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 39 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 5 31 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 5 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 40 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 43 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "25.751 ns register register " "Info: Estimated most critical path is register to register delay of 25.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns avg\[5\]~reg0 1 REG LAB_X39_Y14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X39_Y14; Fanout = 5; REG Node = 'avg\[5\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[5]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.517 ns) 1.298 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[2\]~17 2 COMB LAB_X38_Y14 2 " "Info: 2: + IC(0.781 ns) + CELL(0.517 ns) = 1.298 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[2\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { avg[5]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.378 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[3\]~19 3 COMB LAB_X38_Y14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.378 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[3\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.458 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[4\]~21 4 COMB LAB_X38_Y14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.458 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[4\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.538 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[5\]~23 5 COMB LAB_X38_Y14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.538 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[5\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.618 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[6\]~25 6 COMB LAB_X38_Y14 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.618 ns; Loc. = LAB_X38_Y14; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[6\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.076 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[7\]~26 7 COMB LAB_X38_Y14 18 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 2.076 ns; Loc. = LAB_X38_Y14; Fanout = 18; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[7\]~26'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.544 ns) 3.299 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[54\]~49 8 COMB LAB_X40_Y14 1 " "Info: 8: + IC(0.679 ns) + CELL(0.544 ns) = 3.299 ns; Loc. = LAB_X40_Y14; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[54\]~49'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.517 ns) 4.829 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[7\]~29 9 COMB LAB_X38_Y14 1 " "Info: 9: + IC(1.013 ns) + CELL(0.517 ns) = 4.829 ns; Loc. = LAB_X38_Y14; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[7\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 62 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.287 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~30 10 COMB LAB_X38_Y14 19 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 5.287 ns; Loc. = LAB_X38_Y14; Fanout = 19; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 62 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.177 ns) 6.510 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[57\]~46 11 COMB LAB_X36_Y14 2 " "Info: 11: + IC(1.046 ns) + CELL(0.177 ns) = 6.510 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[57\]~46'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.495 ns) 7.503 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[2\]~19 12 COMB LAB_X36_Y14 2 " "Info: 12: + IC(0.498 ns) + CELL(0.495 ns) = 7.503 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[2\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.583 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[3\]~21 13 COMB LAB_X36_Y14 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.583 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[3\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.663 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[4\]~23 14 COMB LAB_X36_Y14 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 7.663 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[4\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.743 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[5\]~25 15 COMB LAB_X36_Y14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 7.743 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[5\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.823 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[6\]~27 16 COMB LAB_X36_Y14 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 7.823 ns; Loc. = LAB_X36_Y14; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[6\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.903 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[7\]~29 17 COMB LAB_X36_Y14 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 7.903 ns; Loc. = LAB_X36_Y14; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[7\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.361 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~30 18 COMB LAB_X36_Y14 19 " "Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 8.361 ns; Loc. = LAB_X36_Y14; Fanout = 19; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 9.271 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[67\]~1577 19 COMB LAB_X37_Y14 3 " "Info: 19: + IC(0.732 ns) + CELL(0.178 ns) = 9.271 ns; Loc. = LAB_X37_Y14; Fanout = 3; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[67\]~1577'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[67]~1577 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.050 ns) + CELL(0.517 ns) 10.838 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[4\]~23 20 COMB LAB_X36_Y13 2 " "Info: 20: + IC(1.050 ns) + CELL(0.517 ns) = 10.838 ns; Loc. = LAB_X36_Y13; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[4\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[67]~1577 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.918 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[5\]~25 21 COMB LAB_X36_Y13 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.918 ns; Loc. = LAB_X36_Y13; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[5\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.998 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[6\]~27 22 COMB LAB_X36_Y13 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 10.998 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[6\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~27 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.078 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[7\]~29 23 COMB LAB_X36_Y13 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 11.078 ns; Loc. = LAB_X36_Y13; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[7\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.536 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[8\]~30 24 COMB LAB_X36_Y13 26 " "Info: 24: + IC(0.000 ns) + CELL(0.458 ns) = 11.536 ns; Loc. = LAB_X36_Y13; Fanout = 26; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[8\]~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.177 ns) 12.750 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[76\]~11 25 COMB LAB_X34_Y13 4 " "Info: 25: + IC(1.037 ns) + CELL(0.177 ns) = 12.750 ns; Loc. = LAB_X34_Y13; Fanout = 4; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[76\]~11'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~11 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.495 ns) 13.743 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~11 26 COMB LAB_X34_Y13 2 " "Info: 26: + IC(0.498 ns) + CELL(0.495 ns) = 13.743 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~11'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.823 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~13 27 COMB LAB_X34_Y13 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 13.823 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.903 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~15 28 COMB LAB_X34_Y13 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 13.903 ns; Loc. = LAB_X34_Y13; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.361 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~16 29 COMB LAB_X34_Y13 11 " "Info: 29: + IC(0.000 ns) + CELL(0.458 ns) = 14.361 ns; Loc. = LAB_X34_Y13; Fanout = 11; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.319 ns) 15.268 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[16\]~1748 30 COMB LAB_X33_Y13 3 " "Info: 30: + IC(0.588 ns) + CELL(0.319 ns) = 15.268 ns; Loc. = LAB_X33_Y13; Fanout = 3; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[16\]~1748'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.517 ns) 16.494 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~15 31 COMB LAB_X34_Y13 2 " "Info: 31: + IC(0.709 ns) + CELL(0.517 ns) = 16.494 ns; Loc. = LAB_X34_Y13; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~15'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.574 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~17 32 COMB LAB_X34_Y13 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 16.574 ns; Loc. = LAB_X34_Y13; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.654 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~19 33 COMB LAB_X34_Y13 1 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 16.654 ns; Loc. = LAB_X34_Y13; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.112 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~20 34 COMB LAB_X34_Y13 11 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 17.112 ns; Loc. = LAB_X34_Y13; Fanout = 11; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~20'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.319 ns) 18.360 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~1753 35 COMB LAB_X34_Y14 3 " "Info: 35: + IC(0.929 ns) + CELL(0.319 ns) = 18.360 ns; Loc. = LAB_X34_Y14; Fanout = 3; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~1753'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.248 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.517 ns) 20.234 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~13 36 COMB LAB_X32_Y13 2 " "Info: 36: + IC(1.357 ns) + CELL(0.517 ns) = 20.234 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~13'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.314 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~15 37 COMB LAB_X32_Y13 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 20.314 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~15'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.394 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~17 38 COMB LAB_X32_Y13 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 20.394 ns; Loc. = LAB_X32_Y13; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.474 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~19 39 COMB LAB_X32_Y13 1 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 20.474 ns; Loc. = LAB_X32_Y13; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 20.932 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~20 40 COMB LAB_X32_Y13 8 " "Info: 40: + IC(0.000 ns) + CELL(0.458 ns) = 20.932 ns; Loc. = LAB_X32_Y13; Fanout = 8; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~20'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 22.487 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[26\]~1756 41 COMB LAB_X34_Y14 3 " "Info: 41: + IC(1.236 ns) + CELL(0.319 ns) = 22.487 ns; Loc. = LAB_X34_Y14; Fanout = 3; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[26\]~1756'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.517 ns) 24.361 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[2\]~17 42 COMB LAB_X32_Y13 2 " "Info: 42: + IC(1.357 ns) + CELL(0.517 ns) = 24.361 ns; Loc. = LAB_X32_Y13; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[2\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.441 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~19 43 COMB LAB_X32_Y13 1 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 24.441 ns; Loc. = LAB_X32_Y13; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.521 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~21 44 COMB LAB_X32_Y13 1 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 24.521 ns; Loc. = LAB_X32_Y13; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 24.979 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~22 45 COMB LAB_X32_Y13 4 " "Info: 45: + IC(0.000 ns) + CELL(0.458 ns) = 24.979 ns; Loc. = LAB_X32_Y13; Fanout = 4; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~22'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 25.655 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[30\]~1742 46 COMB LAB_X32_Y13 1 " "Info: 46: + IC(0.498 ns) + CELL(0.178 ns) = 25.655 ns; Loc. = LAB_X32_Y13; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[30\]~1742'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[30]~1742 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 25.751 ns bcd_decode_display:b1\|numb_bcd0\[0\] 47 REG LAB_X32_Y13 7 " "Info: 47: + IC(0.000 ns) + CELL(0.096 ns) = 25.751 ns; Loc. = LAB_X32_Y13; Fanout = 7; REG Node = 'bcd_decode_display:b1\|numb_bcd0\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[30]~1742 bcd_decode_display:b1|numb_bcd0[0] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.743 ns ( 45.60 % ) " "Info: Total cell delay = 11.743 ns ( 45.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.008 ns ( 54.40 % ) " "Info: Total interconnect delay = 14.008 ns ( 54.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "25.751 ns" { avg[5]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[54]~49 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[67]~1577 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[30]~1742 bcd_decode_display:b1|numb_bcd0[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 1 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 1%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X25_Y0 X37_Y13 " "Info: The peak interconnect region extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "71 " "Warning: Found 71 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[0\] 0 " "Info: Pin \"disp_drive\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[1\] 0 " "Info: Pin \"disp_drive\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[2\] 0 " "Info: Pin \"disp_drive\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[3\] 0 " "Info: Pin \"disp_drive\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[4\] 0 " "Info: Pin \"disp_drive\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[5\] 0 " "Info: Pin \"disp_drive\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[6\] 0 " "Info: Pin \"disp_drive\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[7\] 0 " "Info: Pin \"disp_drive\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[8\] 0 " "Info: Pin \"disp_drive\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[9\] 0 " "Info: Pin \"disp_drive\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[10\] 0 " "Info: Pin \"disp_drive\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[11\] 0 " "Info: Pin \"disp_drive\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[12\] 0 " "Info: Pin \"disp_drive\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[13\] 0 " "Info: Pin \"disp_drive\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[14\] 0 " "Info: Pin \"disp_drive\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[15\] 0 " "Info: Pin \"disp_drive\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[16\] 0 " "Info: Pin \"disp_drive\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[17\] 0 " "Info: Pin \"disp_drive\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[18\] 0 " "Info: Pin \"disp_drive\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[19\] 0 " "Info: Pin \"disp_drive\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "disp_drive\[20\] 0 " "Info: Pin \"disp_drive\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp0\[0\] 0 " "Info: Pin \"temp0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp0\[1\] 0 " "Info: Pin \"temp0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp0\[2\] 0 " "Info: Pin \"temp0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp0\[3\] 0 " "Info: Pin \"temp0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp0\[4\] 0 " "Info: Pin \"temp0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp0\[5\] 0 " "Info: Pin \"temp0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp0\[6\] 0 " "Info: Pin \"temp0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp0\[7\] 0 " "Info: Pin \"temp0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp0\[8\] 0 " "Info: Pin \"temp0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp0\[9\] 0 " "Info: Pin \"temp0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp1\[0\] 0 " "Info: Pin \"temp1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp1\[1\] 0 " "Info: Pin \"temp1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp1\[2\] 0 " "Info: Pin \"temp1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp1\[3\] 0 " "Info: Pin \"temp1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp1\[4\] 0 " "Info: Pin \"temp1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp1\[5\] 0 " "Info: Pin \"temp1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp1\[6\] 0 " "Info: Pin \"temp1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp1\[7\] 0 " "Info: Pin \"temp1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp1\[8\] 0 " "Info: Pin \"temp1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp1\[9\] 0 " "Info: Pin \"temp1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp2\[0\] 0 " "Info: Pin \"temp2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp2\[1\] 0 " "Info: Pin \"temp2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp2\[2\] 0 " "Info: Pin \"temp2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp2\[3\] 0 " "Info: Pin \"temp2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp2\[4\] 0 " "Info: Pin \"temp2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp2\[5\] 0 " "Info: Pin \"temp2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp2\[6\] 0 " "Info: Pin \"temp2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp2\[7\] 0 " "Info: Pin \"temp2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp2\[8\] 0 " "Info: Pin \"temp2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp2\[9\] 0 " "Info: Pin \"temp2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp3\[0\] 0 " "Info: Pin \"temp3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp3\[1\] 0 " "Info: Pin \"temp3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp3\[2\] 0 " "Info: Pin \"temp3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp3\[3\] 0 " "Info: Pin \"temp3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp3\[4\] 0 " "Info: Pin \"temp3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp3\[5\] 0 " "Info: Pin \"temp3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp3\[6\] 0 " "Info: Pin \"temp3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp3\[7\] 0 " "Info: Pin \"temp3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp3\[8\] 0 " "Info: Pin \"temp3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "temp3\[9\] 0 " "Info: Pin \"temp3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg\[0\] 0 " "Info: Pin \"avg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg\[1\] 0 " "Info: Pin \"avg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg\[2\] 0 " "Info: Pin \"avg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg\[3\] 0 " "Info: Pin \"avg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg\[4\] 0 " "Info: Pin \"avg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg\[5\] 0 " "Info: Pin \"avg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg\[6\] 0 " "Info: Pin \"avg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg\[7\] 0 " "Info: Pin \"avg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg\[8\] 0 " "Info: Pin \"avg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "avg\[9\] 0 " "Info: Pin \"avg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/DigitalProgrammingLab4/Lab4.fit.smsg " "Info: Generated suppressed messages file H:/DigitalProgrammingLab4/Lab4.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Info: Allocated 361 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 16:27:19 2019 " "Info: Processing ended: Mon Nov 11 16:27:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 16:27:21 2019 " "Info: Processing started: Mon Nov 11 16:27:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "275 " "Info: Allocated 275 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 16:27:26 2019 " "Info: Processing ended: Mon Nov 11 16:27:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 11 16:27:27 2019 " "Info: Processing started: Mon Nov 11 16:27:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab4 -c Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register avg\[6\]~reg0 register bcd_decode_display:b1\|numb_bcd0\[3\] 41.97 MHz 23.828 ns Internal " "Info: Clock \"clk\" has Internal fmax of 41.97 MHz between source register \"avg\[6\]~reg0\" and destination register \"bcd_decode_display:b1\|numb_bcd0\[3\]\" (period= 23.828 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.592 ns + Longest register register " "Info: + Longest register to register delay is 23.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns avg\[6\]~reg0 1 REG LCFF_X39_Y14_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y14_N23; Fanout = 5; REG Node = 'avg\[6\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { avg[6]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.495 ns) 1.388 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[3\]~19 2 COMB LCCOMB_X38_Y14_N22 2 " "Info: 2: + IC(0.893 ns) + CELL(0.495 ns) = 1.388 ns; Loc. = LCCOMB_X38_Y14_N22; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[3\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { avg[6]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.468 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[4\]~21 3 COMB LCCOMB_X38_Y14_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.468 ns; Loc. = LCCOMB_X38_Y14_N24; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[4\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.548 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[5\]~23 4 COMB LCCOMB_X38_Y14_N26 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.548 ns; Loc. = LCCOMB_X38_Y14_N26; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[5\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.628 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[6\]~25 5 COMB LCCOMB_X38_Y14_N28 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.628 ns; Loc. = LCCOMB_X38_Y14_N28; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[6\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.086 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[7\]~26 6 COMB LCCOMB_X38_Y14_N30 18 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 2.086 ns; Loc. = LCCOMB_X38_Y14_N30; Fanout = 18; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_6_result_int\[7\]~26'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.319 ns) 2.952 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[49\]~54 7 COMB LCCOMB_X39_Y14_N2 2 " "Info: 7: + IC(0.547 ns) + CELL(0.319 ns) = 2.952 ns; Loc. = LCCOMB_X39_Y14_N2; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[49\]~54'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~54 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.517 ns) 4.020 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[2\]~19 8 COMB LCCOMB_X38_Y14_N0 2 " "Info: 8: + IC(0.551 ns) + CELL(0.517 ns) = 4.020 ns; Loc. = LCCOMB_X38_Y14_N0; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[2\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.068 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~54 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 62 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.100 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[3\]~21 9 COMB LCCOMB_X38_Y14_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.100 ns; Loc. = LCCOMB_X38_Y14_N2; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[3\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 62 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.180 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[4\]~23 10 COMB LCCOMB_X38_Y14_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.180 ns; Loc. = LCCOMB_X38_Y14_N4; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[4\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 62 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.260 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[5\]~25 11 COMB LCCOMB_X38_Y14_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.260 ns; Loc. = LCCOMB_X38_Y14_N6; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[5\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 62 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.340 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[6\]~27 12 COMB LCCOMB_X38_Y14_N8 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.340 ns; Loc. = LCCOMB_X38_Y14_N8; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[6\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~27 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 62 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.420 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[7\]~29 13 COMB LCCOMB_X38_Y14_N10 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.420 ns; Loc. = LCCOMB_X38_Y14_N10; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[7\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 62 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.878 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~30 14 COMB LCCOMB_X38_Y14_N12 19 " "Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 4.878 ns; Loc. = LCCOMB_X38_Y14_N12; Fanout = 19; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_7_result_int\[8\]~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 62 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.177 ns) 5.932 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[57\]~46 15 COMB LCCOMB_X36_Y14_N6 2 " "Info: 15: + IC(0.877 ns) + CELL(0.177 ns) = 5.932 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[57\]~46'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.620 ns) 6.869 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[2\]~19 16 COMB LCCOMB_X36_Y14_N14 2 " "Info: 16: + IC(0.317 ns) + CELL(0.620 ns) = 6.869 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[2\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.937 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.949 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[3\]~21 17 COMB LCCOMB_X36_Y14_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 6.949 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[3\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.029 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[4\]~23 18 COMB LCCOMB_X36_Y14_N18 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 7.029 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[4\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.109 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[5\]~25 19 COMB LCCOMB_X36_Y14_N20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 7.109 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[5\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.189 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[6\]~27 20 COMB LCCOMB_X36_Y14_N22 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 7.189 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[6\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.269 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[7\]~29 21 COMB LCCOMB_X36_Y14_N24 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 7.269 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[7\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.727 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~30 22 COMB LCCOMB_X36_Y14_N26 19 " "Info: 22: + IC(0.000 ns) + CELL(0.458 ns) = 7.727 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 19; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[8\]~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.177 ns) 8.858 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[65\]~30 23 COMB LCCOMB_X36_Y13_N8 2 " "Info: 23: + IC(0.954 ns) + CELL(0.177 ns) = 8.858 ns; Loc. = LCCOMB_X36_Y13_N8; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[65\]~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.131 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[65]~30 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.495 ns) 9.642 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[2\]~19 24 COMB LCCOMB_X36_Y13_N12 2 " "Info: 24: + IC(0.289 ns) + CELL(0.495 ns) = 9.642 ns; Loc. = LCCOMB_X36_Y13_N12; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[2\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.784 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[65]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.816 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[3\]~21 25 COMB LCCOMB_X36_Y13_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 9.816 ns; Loc. = LCCOMB_X36_Y13_N14; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[3\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.896 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[4\]~23 26 COMB LCCOMB_X36_Y13_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.896 ns; Loc. = LCCOMB_X36_Y13_N16; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[4\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.976 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[5\]~25 27 COMB LCCOMB_X36_Y13_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 9.976 ns; Loc. = LCCOMB_X36_Y13_N18; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[5\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.056 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[6\]~27 28 COMB LCCOMB_X36_Y13_N20 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 10.056 ns; Loc. = LCCOMB_X36_Y13_N20; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[6\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~27 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.136 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[7\]~29 29 COMB LCCOMB_X36_Y13_N22 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.136 ns; Loc. = LCCOMB_X36_Y13_N22; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[7\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.594 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[8\]~30 30 COMB LCCOMB_X36_Y13_N24 26 " "Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 10.594 ns; Loc. = LCCOMB_X36_Y13_N24; Fanout = 26; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_9_result_int\[8\]~30'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 72 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.177 ns) 11.606 ns bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[76\]~11 31 COMB LCCOMB_X34_Y13_N14 4 " "Info: 31: + IC(0.835 ns) + CELL(0.177 ns) = 11.606 ns; Loc. = LCCOMB_X34_Y13_N14; Fanout = 4; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod0\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|StageOut\[76\]~11'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~11 } "NODE_NAME" } } { "db/alt_u_div_g2f.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_g2f.tdf" 89 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.517 ns) 12.620 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~11 32 COMB LCCOMB_X34_Y13_N2 2 " "Info: 32: + IC(0.497 ns) + CELL(0.517 ns) = 12.620 ns; Loc. = LCCOMB_X34_Y13_N2; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[1\]~11'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.014 ns" { bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.700 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~13 33 COMB LCCOMB_X34_Y13_N4 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 12.700 ns; Loc. = LCCOMB_X34_Y13_N4; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[2\]~13'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.780 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~15 34 COMB LCCOMB_X34_Y13_N6 1 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 12.780 ns; Loc. = LCCOMB_X34_Y13_N6; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[3\]~15'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.238 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~16 35 COMB LCCOMB_X34_Y13_N8 11 " "Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 13.238 ns; Loc. = LCCOMB_X34_Y13_N8; Fanout = 11; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_3_result_int\[4\]~16'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 42 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.319 ns) 14.121 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[16\]~1748 36 COMB LCCOMB_X33_Y13_N30 3 " "Info: 36: + IC(0.564 ns) + CELL(0.319 ns) = 14.121 ns; Loc. = LCCOMB_X33_Y13_N30; Fanout = 3; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[16\]~1748'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.517 ns) 15.129 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~15 37 COMB LCCOMB_X34_Y13_N18 2 " "Info: 37: + IC(0.491 ns) + CELL(0.517 ns) = 15.129 ns; Loc. = LCCOMB_X34_Y13_N18; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[2\]~15'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.209 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~17 38 COMB LCCOMB_X34_Y13_N20 1 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 15.209 ns; Loc. = LCCOMB_X34_Y13_N20; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[3\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 15.289 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~19 39 COMB LCCOMB_X34_Y13_N22 1 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 15.289 ns; Loc. = LCCOMB_X34_Y13_N22; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[4\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 15.747 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~20 40 COMB LCCOMB_X34_Y13_N24 11 " "Info: 40: + IC(0.000 ns) + CELL(0.458 ns) = 15.747 ns; Loc. = LCCOMB_X34_Y13_N24; Fanout = 11; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_4_result_int\[5\]~20'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 47 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.913 ns) + CELL(0.319 ns) 16.979 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~1753 41 COMB LCCOMB_X34_Y14_N18 3 " "Info: 41: + IC(0.913 ns) + CELL(0.319 ns) = 16.979 ns; Loc. = LCCOMB_X34_Y14_N18; Fanout = 3; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[20\]~1753'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.232 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.495 ns) 18.618 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~13 42 COMB LCCOMB_X32_Y13_N20 2 " "Info: 42: + IC(1.144 ns) + CELL(0.495 ns) = 18.618 ns; Loc. = LCCOMB_X32_Y13_N20; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[1\]~13'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.698 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~15 43 COMB LCCOMB_X32_Y13_N22 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 18.698 ns; Loc. = LCCOMB_X32_Y13_N22; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[2\]~15'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.778 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~17 44 COMB LCCOMB_X32_Y13_N24 1 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 18.778 ns; Loc. = LCCOMB_X32_Y13_N24; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[3\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 18.858 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~19 45 COMB LCCOMB_X32_Y13_N26 1 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 18.858 ns; Loc. = LCCOMB_X32_Y13_N26; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[4\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 19.316 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~20 46 COMB LCCOMB_X32_Y13_N28 8 " "Info: 46: + IC(0.000 ns) + CELL(0.458 ns) = 19.316 ns; Loc. = LCCOMB_X32_Y13_N28; Fanout = 8; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_5_result_int\[5\]~20'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 52 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.178 ns) 20.643 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[26\]~1756 47 COMB LCCOMB_X34_Y14_N12 3 " "Info: 47: + IC(1.149 ns) + CELL(0.178 ns) = 20.643 ns; Loc. = LCCOMB_X34_Y14_N12; Fanout = 3; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[26\]~1756'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.154 ns) + CELL(0.495 ns) 22.292 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[2\]~17 48 COMB LCCOMB_X32_Y13_N12 2 " "Info: 48: + IC(1.154 ns) + CELL(0.495 ns) = 22.292 ns; Loc. = LCCOMB_X32_Y13_N12; Fanout = 2; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[2\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.649 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 22.466 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~19 49 COMB LCCOMB_X32_Y13_N14 1 " "Info: 49: + IC(0.000 ns) + CELL(0.174 ns) = 22.466 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[3\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 22.546 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~21 50 COMB LCCOMB_X32_Y13_N16 1 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 22.546 ns; Loc. = LCCOMB_X32_Y13_N16; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[4\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 23.004 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~22 51 COMB LCCOMB_X32_Y13_N18 4 " "Info: 51: + IC(0.000 ns) + CELL(0.458 ns) = 23.004 ns; Loc. = LCCOMB_X32_Y13_N18; Fanout = 4; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|add_sub_6_result_int\[5\]~22'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 57 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.178 ns) 23.496 ns bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[33\]~1745 52 COMB LCCOMB_X32_Y13_N0 1 " "Info: 52: + IC(0.314 ns) + CELL(0.178 ns) = 23.496 ns; Loc. = LCCOMB_X32_Y13_N0; Fanout = 1; COMB Node = 'bcd_decode_display:b1\|lpm_divide:Mod1\|lpm_divide_35m:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_mve:divider\|StageOut\[33\]~1745'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.492 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~1745 } "NODE_NAME" } } { "db/alt_u_div_mve.tdf" "" { Text "H:/DigitalProgrammingLab4/db/alt_u_div_mve.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 23.592 ns bcd_decode_display:b1\|numb_bcd0\[3\] 53 REG LCFF_X32_Y13_N1 7 " "Info: 53: + IC(0.000 ns) + CELL(0.096 ns) = 23.592 ns; Loc. = LCFF_X32_Y13_N1; Fanout = 7; REG Node = 'bcd_decode_display:b1\|numb_bcd0\[3\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~1745 bcd_decode_display:b1|numb_bcd0[3] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.103 ns ( 51.30 % ) " "Info: Total cell delay = 12.103 ns ( 51.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.489 ns ( 48.70 % ) " "Info: Total interconnect delay = 11.489 ns ( 48.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "23.592 ns" { avg[6]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~54 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[65]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~1745 bcd_decode_display:b1|numb_bcd0[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "23.592 ns" { avg[6]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~54 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[65]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~1745 bcd_decode_display:b1|numb_bcd0[3] } { 0.000ns 0.893ns 0.000ns 0.000ns 0.000ns 0.000ns 0.547ns 0.551ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.877ns 0.317ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.954ns 0.289ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.835ns 0.497ns 0.000ns 0.000ns 0.000ns 0.564ns 0.491ns 0.000ns 0.000ns 0.000ns 0.913ns 1.144ns 0.000ns 0.000ns 0.000ns 0.000ns 1.149ns 1.154ns 0.000ns 0.000ns 0.000ns 0.314ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.174ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.003 ns - Smallest " "Info: - Smallest clock skew is 0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.863 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.863 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.602 ns) 2.863 ns bcd_decode_display:b1\|numb_bcd0\[3\] 3 REG LCFF_X32_Y13_N1 7 " "Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.863 ns; Loc. = LCFF_X32_Y13_N1; Fanout = 7; REG Node = 'bcd_decode_display:b1\|numb_bcd0\[3\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { clk~clkctrl bcd_decode_display:b1|numb_bcd0[3] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.86 % ) " "Info: Total cell delay = 1.628 ns ( 56.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.235 ns ( 43.14 % ) " "Info: Total interconnect delay = 1.235 ns ( 43.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { clk clk~clkctrl bcd_decode_display:b1|numb_bcd0[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { clk clk~combout clk~clkctrl bcd_decode_display:b1|numb_bcd0[3] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.860 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns avg\[6\]~reg0 3 REG LCFF_X39_Y14_N23 5 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X39_Y14_N23; Fanout = 5; REG Node = 'avg\[6\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk~clkctrl avg[6]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl avg[6]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl avg[6]~reg0 } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { clk clk~clkctrl bcd_decode_display:b1|numb_bcd0[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { clk clk~combout clk~clkctrl bcd_decode_display:b1|numb_bcd0[3] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl avg[6]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl avg[6]~reg0 } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 46 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "23.592 ns" { avg[6]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~54 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[65]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~1745 bcd_decode_display:b1|numb_bcd0[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "23.592 ns" { avg[6]~reg0 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~26 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[49]~54 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[57]~46 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[65]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[2]~19 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~21 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~23 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~25 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~27 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~29 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~30 bcd_decode_display:b1|lpm_divide:Mod0|lpm_divide_g6m:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_g2f:divider|StageOut[76]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[1]~11 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[2]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~16 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[16]~1748 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[20]~1753 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[1]~13 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~15 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~20 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~1756 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~17 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~19 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~21 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~22 bcd_decode_display:b1|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[33]~1745 bcd_decode_display:b1|numb_bcd0[3] } { 0.000ns 0.893ns 0.000ns 0.000ns 0.000ns 0.000ns 0.547ns 0.551ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.877ns 0.317ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.954ns 0.289ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.835ns 0.497ns 0.000ns 0.000ns 0.000ns 0.564ns 0.491ns 0.000ns 0.000ns 0.000ns 0.913ns 1.144ns 0.000ns 0.000ns 0.000ns 0.000ns 1.149ns 1.154ns 0.000ns 0.000ns 0.000ns 0.314ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.174ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.863 ns" { clk clk~clkctrl bcd_decode_display:b1|numb_bcd0[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.863 ns" { clk clk~combout clk~clkctrl bcd_decode_display:b1|numb_bcd0[3] } { 0.000ns 0.000ns 0.238ns 0.997ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl avg[6]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl avg[6]~reg0 } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "avg\[9\]~reg0 select\[3\] clk 11.639 ns register " "Info: tsu for register \"avg\[9\]~reg0\" (data pin = \"select\[3\]\", clock pin = \"clk\") is 11.639 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.537 ns + Longest pin register " "Info: + Longest pin to register delay is 14.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns select\[3\] 1 PIN PIN_T21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T21; Fanout = 4; PIN Node = 'select\[3\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[3] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.763 ns) + CELL(0.544 ns) 7.181 ns Decoder0~125 2 COMB LCCOMB_X35_Y12_N16 10 " "Info: 2: + IC(5.763 ns) + CELL(0.544 ns) = 7.181 ns; Loc. = LCCOMB_X35_Y12_N16; Fanout = 10; COMB Node = 'Decoder0~125'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.307 ns" { select[3] Decoder0~125 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.513 ns) 9.127 ns temp2~524 3 COMB LCCOMB_X37_Y12_N16 3 " "Info: 3: + IC(1.433 ns) + CELL(0.513 ns) = 9.127 ns; Loc. = LCCOMB_X37_Y12_N16; Fanout = 3; COMB Node = 'temp2~524'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.946 ns" { Decoder0~125 temp2~524 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.517 ns) 11.123 ns Add1~264 4 COMB LCCOMB_X36_Y12_N18 2 " "Info: 4: + IC(1.479 ns) + CELL(0.517 ns) = 11.123 ns; Loc. = LCCOMB_X36_Y12_N18; Fanout = 2; COMB Node = 'Add1~264'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.996 ns" { temp2~524 Add1~264 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.203 ns Add1~266 5 COMB LCCOMB_X36_Y12_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 11.203 ns; Loc. = LCCOMB_X36_Y12_N20; Fanout = 2; COMB Node = 'Add1~266'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~264 Add1~266 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.283 ns Add1~268 6 COMB LCCOMB_X36_Y12_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 11.283 ns; Loc. = LCCOMB_X36_Y12_N22; Fanout = 2; COMB Node = 'Add1~268'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~266 Add1~268 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.363 ns Add1~270 7 COMB LCCOMB_X36_Y12_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 11.363 ns; Loc. = LCCOMB_X36_Y12_N24; Fanout = 2; COMB Node = 'Add1~270'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add1~268 Add1~270 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.821 ns Add1~271 8 COMB LCCOMB_X36_Y12_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 11.821 ns; Loc. = LCCOMB_X36_Y12_N26; Fanout = 2; COMB Node = 'Add1~271'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add1~270 Add1~271 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.507 ns) + CELL(0.495 ns) 13.823 ns avg\[6\]~75 9 COMB LCCOMB_X39_Y14_N22 2 " "Info: 9: + IC(1.507 ns) + CELL(0.495 ns) = 13.823 ns; Loc. = LCCOMB_X39_Y14_N22; Fanout = 2; COMB Node = 'avg\[6\]~75'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.002 ns" { Add1~271 avg[6]~75 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.903 ns avg\[7\]~76 10 COMB LCCOMB_X39_Y14_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 13.903 ns; Loc. = LCCOMB_X39_Y14_N24; Fanout = 2; COMB Node = 'avg\[7\]~76'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { avg[6]~75 avg[7]~76 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.983 ns avg\[8\]~77 11 COMB LCCOMB_X39_Y14_N26 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 13.983 ns; Loc. = LCCOMB_X39_Y14_N26; Fanout = 1; COMB Node = 'avg\[8\]~77'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { avg[7]~76 avg[8]~77 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.441 ns avg\[9\]~65 12 COMB LCCOMB_X39_Y14_N28 1 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 14.441 ns; Loc. = LCCOMB_X39_Y14_N28; Fanout = 1; COMB Node = 'avg\[9\]~65'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { avg[8]~77 avg[9]~65 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 14.537 ns avg\[9\]~reg0 13 REG LCFF_X39_Y14_N29 4 " "Info: 13: + IC(0.000 ns) + CELL(0.096 ns) = 14.537 ns; Loc. = LCFF_X39_Y14_N29; Fanout = 4; REG Node = 'avg\[9\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { avg[9]~65 avg[9]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.355 ns ( 29.96 % ) " "Info: Total cell delay = 4.355 ns ( 29.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.182 ns ( 70.04 % ) " "Info: Total interconnect delay = 10.182 ns ( 70.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.537 ns" { select[3] Decoder0~125 temp2~524 Add1~264 Add1~266 Add1~268 Add1~270 Add1~271 avg[6]~75 avg[7]~76 avg[8]~77 avg[9]~65 avg[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "14.537 ns" { select[3] select[3]~combout Decoder0~125 temp2~524 Add1~264 Add1~266 Add1~268 Add1~270 Add1~271 avg[6]~75 avg[7]~76 avg[8]~77 avg[9]~65 avg[9]~reg0 } { 0.000ns 0.000ns 5.763ns 1.433ns 1.479ns 0.000ns 0.000ns 0.000ns 0.000ns 1.507ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.874ns 0.544ns 0.513ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.860 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns avg\[9\]~reg0 3 REG LCFF_X39_Y14_N29 4 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X39_Y14_N29; Fanout = 4; REG Node = 'avg\[9\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk~clkctrl avg[9]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl avg[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl avg[9]~reg0 } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "14.537 ns" { select[3] Decoder0~125 temp2~524 Add1~264 Add1~266 Add1~268 Add1~270 Add1~271 avg[6]~75 avg[7]~76 avg[8]~77 avg[9]~65 avg[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "14.537 ns" { select[3] select[3]~combout Decoder0~125 temp2~524 Add1~264 Add1~266 Add1~268 Add1~270 Add1~271 avg[6]~75 avg[7]~76 avg[8]~77 avg[9]~65 avg[9]~reg0 } { 0.000ns 0.000ns 5.763ns 1.433ns 1.479ns 0.000ns 0.000ns 0.000ns 0.000ns 1.507ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.874ns 0.544ns 0.513ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl avg[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl avg[9]~reg0 } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk disp_drive\[17\] bcd_decode_display:b1\|display_drv:hundredths\|d\[3\] 9.870 ns register " "Info: tco from clock \"clk\" to destination pin \"disp_drive\[17\]\" through register \"bcd_decode_display:b1\|display_drv:hundredths\|d\[3\]\" is 9.870 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.864 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns bcd_decode_display:b1\|display_drv:hundredths\|d\[3\] 3 REG LCFF_X33_Y14_N19 2 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X33_Y14_N19; Fanout = 2; REG Node = 'bcd_decode_display:b1\|display_drv:hundredths\|d\[3\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl bcd_decode_display:b1|display_drv:hundredths|d[3] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl bcd_decode_display:b1|display_drv:hundredths|d[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl bcd_decode_display:b1|display_drv:hundredths|d[3] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.729 ns + Longest register pin " "Info: + Longest register to pin delay is 6.729 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcd_decode_display:b1\|display_drv:hundredths\|d\[3\] 1 REG LCFF_X33_Y14_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N19; Fanout = 2; REG Node = 'bcd_decode_display:b1\|display_drv:hundredths\|d\[3\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_decode_display:b1|display_drv:hundredths|d[3] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.869 ns) + CELL(2.860 ns) 6.729 ns disp_drive\[17\] 2 PIN PIN_C1 0 " "Info: 2: + IC(3.869 ns) + CELL(2.860 ns) = 6.729 ns; Loc. = PIN_C1; Fanout = 0; PIN Node = 'disp_drive\[17\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.729 ns" { bcd_decode_display:b1|display_drv:hundredths|d[3] disp_drive[17] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.860 ns ( 42.50 % ) " "Info: Total cell delay = 2.860 ns ( 42.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.869 ns ( 57.50 % ) " "Info: Total interconnect delay = 3.869 ns ( 57.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.729 ns" { bcd_decode_display:b1|display_drv:hundredths|d[3] disp_drive[17] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.729 ns" { bcd_decode_display:b1|display_drv:hundredths|d[3] disp_drive[17] } { 0.000ns 3.869ns } { 0.000ns 2.860ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl bcd_decode_display:b1|display_drv:hundredths|d[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl bcd_decode_display:b1|display_drv:hundredths|d[3] } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.729 ns" { bcd_decode_display:b1|display_drv:hundredths|d[3] disp_drive[17] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "6.729 ns" { bcd_decode_display:b1|display_drv:hundredths|d[3] disp_drive[17] } { 0.000ns 3.869ns } { 0.000ns 2.860ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "temp2\[9\]~reg0 temp\[9\] clk 0.099 ns register " "Info: th for register \"temp2\[9\]~reg0\" (data pin = \"temp\[9\]\", clock pin = \"clk\") is 0.099 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.864 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 72 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 72; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns temp2\[9\]~reg0 3 REG LCFF_X37_Y12_N29 2 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X37_Y12_N29; Fanout = 2; REG Node = 'temp2\[9\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk~clkctrl temp2[9]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl temp2[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl temp2[9]~reg0 } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.051 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns temp\[9\] 1 PIN PIN_L2 4 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 4; PIN Node = 'temp\[9\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[9] } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.751 ns) + CELL(0.178 ns) 2.955 ns temp2~529 2 COMB LCCOMB_X37_Y12_N28 3 " "Info: 2: + IC(1.751 ns) + CELL(0.178 ns) = 2.955 ns; Loc. = LCCOMB_X37_Y12_N28; Fanout = 3; COMB Node = 'temp2~529'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.929 ns" { temp[9] temp2~529 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.051 ns temp2\[9\]~reg0 3 REG LCFF_X37_Y12_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.051 ns; Loc. = LCFF_X37_Y12_N29; Fanout = 2; REG Node = 'temp2\[9\]~reg0'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { temp2~529 temp2[9]~reg0 } "NODE_NAME" } } { "Lab4.v" "" { Text "H:/DigitalProgrammingLab4/Lab4.v" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 42.61 % ) " "Info: Total cell delay = 1.300 ns ( 42.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.751 ns ( 57.39 % ) " "Info: Total interconnect delay = 1.751 ns ( 57.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.051 ns" { temp[9] temp2~529 temp2[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.051 ns" { temp[9] temp[9]~combout temp2~529 temp2[9]~reg0 } { 0.000ns 0.000ns 1.751ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk clk~clkctrl temp2[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk clk~combout clk~clkctrl temp2[9]~reg0 } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.051 ns" { temp[9] temp2~529 temp2[9]~reg0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.051 ns" { temp[9] temp[9]~combout temp2~529 temp2[9]~reg0 } { 0.000ns 0.000ns 1.751ns 0.000ns } { 0.000ns 1.026ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Allocated 230 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 11 16:27:28 2019 " "Info: Processing ended: Mon Nov 11 16:27:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
