// Seed: 1587555530
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_4;
  assign id_2 = id_3;
  assign id_2 = id_3;
  wire id_5;
  genvar id_6;
  logic [7:0] id_7;
  assign id_6 = id_3;
  assign id_2 = 1 - id_7['b0];
  assign id_7[""] = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  module_0(
      id_3, id_1, id_5, id_2
  );
endmodule
