Analysis & Synthesis report for fft_8point
Sun Mar 20 13:12:41 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Sun Mar 20 13:12:41 2022           ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; fft_8point                                  ;
; Top-level Entity Name       ; fft_8point                                  ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; fft_8point         ; fft_8point         ;
; Family name                                                                ; MAX V              ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                  ;
+----------------------------------+-----------------+------------------------+---------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path    ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------+---------+
; ../../Test/rtl/half_adder.v      ; yes             ; User Verilog HDL File  ; D:/Test/rtl/half_adder.v        ;         ;
; ../../Test/rtl/full_adder.v      ; yes             ; User Verilog HDL File  ; D:/Test/rtl/full_adder.v        ;         ;
; ../sim/updown_counter.v          ; yes             ; User Verilog HDL File  ; D:/Cap_pro/sim/updown_counter.v ;         ;
; ../sim/Mux2to1.v                 ; yes             ; User Verilog HDL File  ; D:/Cap_pro/sim/Mux2to1.v        ;         ;
; ../sim/Multiplier.v              ; yes             ; User Verilog HDL File  ; D:/Cap_pro/sim/Multiplier.v     ;         ;
; ../sim/fft_8point.v              ; yes             ; User Verilog HDL File  ; D:/Cap_pro/sim/fft_8point.v     ;         ;
; ../sim/DeMux1to2.v               ; yes             ; User Verilog HDL File  ; D:/Cap_pro/sim/DeMux1to2.v      ;         ;
; ../sim/D_FF.v                    ; yes             ; User Verilog HDL File  ; D:/Cap_pro/sim/D_FF.v           ;         ;
; ../sim/butterfly.v               ; yes             ; User Verilog HDL File  ; D:/Cap_pro/sim/butterfly.v      ;         ;
; ../sim/add_sub.v                 ; yes             ; User Verilog HDL File  ; D:/Cap_pro/sim/add_sub.v        ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sun Mar 20 13:12:29 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fft_8point -c fft_8point
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /test/rtl/half_adder.v
    Info (12023): Found entity 1: half_adder File: D:/Test/rtl/half_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /test/rtl/full_adder.v
    Info (12023): Found entity 1: full_adder File: D:/Test/rtl/full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cap_pro/sim/updown_counter.v
    Info (12023): Found entity 1: up_counter File: D:/Cap_pro/sim/updown_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cap_pro/sim/mux2to1.v
    Info (12023): Found entity 1: Mux2to1 File: D:/Cap_pro/sim/Mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cap_pro/sim/multiplier.v
    Info (12023): Found entity 1: multiplier File: D:/Cap_pro/sim/Multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cap_pro/sim/fft_8point.v
    Info (12023): Found entity 1: fft_8point File: D:/Cap_pro/sim/fft_8point.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cap_pro/sim/fft_4point.v
    Info (12023): Found entity 1: fft_4point File: D:/Cap_pro/sim/fft_4point.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cap_pro/sim/demux1to2.v
    Info (12023): Found entity 1: DeMux1to2 File: D:/Cap_pro/sim/DeMux1to2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cap_pro/sim/delay.v
    Info (12023): Found entity 1: delay File: D:/Cap_pro/sim/delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cap_pro/sim/d_ff.v
    Info (12023): Found entity 1: D_FF File: D:/Cap_pro/sim/D_FF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cap_pro/sim/butterfly.v
    Info (12023): Found entity 1: butterfly File: D:/Cap_pro/sim/butterfly.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cap_pro/sim/add_sub.v
    Info (12023): Found entity 1: add_sub File: D:/Cap_pro/sim/add_sub.v Line: 1
Info (12127): Elaborating entity "fft_8point" for the top level hierarchy
Info (12128): Elaborating entity "up_counter" for hierarchy "up_counter:co1" File: D:/Cap_pro/sim/fft_8point.v Line: 9
Warning (10230): Verilog HDL assignment warning at updown_counter.v(4): truncated value with size 32 to match size of target (3) File: D:/Cap_pro/sim/updown_counter.v Line: 4
Warning (10230): Verilog HDL assignment warning at updown_counter.v(8): truncated value with size 32 to match size of target (3) File: D:/Cap_pro/sim/updown_counter.v Line: 8
Warning (10230): Verilog HDL assignment warning at updown_counter.v(13): truncated value with size 32 to match size of target (3) File: D:/Cap_pro/sim/updown_counter.v Line: 13
Info (12128): Elaborating entity "DeMux1to2" for hierarchy "DeMux1to2:demux1" File: D:/Cap_pro/sim/fft_8point.v Line: 13
Warning (10240): Verilog HDL Always Construct warning at DeMux1to2.v(6): inferring latch(es) for variable "y1", which holds its previous value in one or more paths through the always construct File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Warning (10240): Verilog HDL Always Construct warning at DeMux1to2.v(6): inferring latch(es) for variable "y2", which holds its previous value in one or more paths through the always construct File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y2[0]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y2[1]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y2[2]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y2[3]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y2[4]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y2[5]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y2[6]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y2[7]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y1[0]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y1[1]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y1[2]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y1[3]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y1[4]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y1[5]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y1[6]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (10041): Inferred latch for "y1[7]" at DeMux1to2.v(6) File: D:/Cap_pro/sim/DeMux1to2.v Line: 6
Info (12128): Elaborating entity "Mux2to1" for hierarchy "Mux2to1:mux1" File: D:/Cap_pro/sim/fft_8point.v Line: 14
Info (12128): Elaborating entity "D_FF" for hierarchy "D_FF:dff1" File: D:/Cap_pro/sim/fft_8point.v Line: 16
Info (12128): Elaborating entity "butterfly" for hierarchy "butterfly:but" File: D:/Cap_pro/sim/fft_8point.v Line: 22
Info (12128): Elaborating entity "add_sub" for hierarchy "butterfly:but|add_sub:add" File: D:/Cap_pro/sim/butterfly.v Line: 5
Info (12128): Elaborating entity "full_adder" for hierarchy "butterfly:but|add_sub:add|full_adder:fa0" File: D:/Cap_pro/sim/add_sub.v Line: 17
Info (12128): Elaborating entity "half_adder" for hierarchy "butterfly:but|add_sub:add|full_adder:fa0|half_adder:HA1" File: D:/Test/rtl/full_adder.v Line: 5
Info (12128): Elaborating entity "multiplier" for hierarchy "multiplier:ml" File: D:/Cap_pro/sim/fft_8point.v Line: 23
Error (10043): Verilog HDL unsupported feature error at Multiplier.v(14): Procedural Continuous Assignment to register is not supported File: D:/Cap_pro/sim/Multiplier.v Line: 14
Error (12152): Can't elaborate user hierarchy "multiplier:ml" File: D:/Cap_pro/sim/fft_8point.v Line: 23
Info (144001): Generated suppressed messages file D:/Cap_pro/synthesis/output_files/fft_8point.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings
    Error: Peak virtual memory: 4677 megabytes
    Error: Processing ended: Sun Mar 20 13:12:41 2022
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Cap_pro/synthesis/output_files/fft_8point.map.smsg.


