library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;
entity Address_Generator is
	port( clk : in std_logic;
			count : out std_logic_vector(3 downto 0));
end Address_Generator;

architecture Behavioral of Address_Generator is
 signal s_count : unsigned(3 downto 0);

 begin
 process(clk)
	 begin
		 if (rising_edge(clk)) then
			 if (reset='0') then s_count <= "0000";
				s_count <= s_count + 1;
		 end if;
	 end process;
 count <= std_logic_vector(s_count);
end Behavioral;