INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v:110]
