# Hi there ðŸ‘‹ we are The Chiselers

- We are working on creating some hardware cores using [Chisel](https://www.chisel-lang.org/), an HDL (not HLS) written inside of Scala
   - Chisel is a well tested and was used to create the RISC-V Instruction Set Architecture
- Additionally we are working on setting up the pipeline to use free and open source tools for everything from design to synthesis
