The current time is Wed Feb 11 23:54:43 2026
CPUs=4
EXE="H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe"
BuildDir=H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23
BuildPath="H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23"
CWD=C:\Users\n11ak\AppData\Local\Temp\FRooEGeZ\out\minplacer\00001_pa01_00005_post
LogFile=minplacer_00001_pa01_00005.log
PrintScreen=..\_00001_pa01_stdout.txt
Command line: H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe -print_screen ..\_00001_pa01_stdout.txt -eflx_call_minplacer 00001_pa01_00005_post__out__top
	Arg[0] H:\Program Files\Renesas Electronics\Go Configure Software Hub\external\eda-placer\v23\eda-placer.exe
	Arg[1] -print_screen
	Arg[2] ..\_00001_pa01_stdout.txt
	Arg[3] -eflx_call_minplacer
	Arg[4] 00001_pa01_00005_post__out__top
Report CFG start:
            minplacer_output_clkloc = ..\..\minplacer\00001_pa01_00005_post\minplacer_clkloc.txt
           minplacer_ignore_regions = 0
    minplacer_output_vacant_lrbbloc = ..\..\minplacer\00001_pa01_00005_post\minplacer_vacant_lrbbloc.txt
             minplacer_input_rbbloc = ..\..\minplacer\00001_pa01_00003_wl\minplacer_rbbloc.txt
          minplacer_input_timingdef = ..\..\minplacer\00001_pa01_00002_setup\minplacer.timing_def
                 minplacer_rmany_mt = 1
               minplacer_input_edif = ..\..\minplacer\00001_pa01_00002_setup\minplacer.edf
              minplacer_post_target = 665
minplacer_output_rstarting_priority = ..\..\minplacer\00001_pa01_00005_post\minplacer_finderpriority.txt
minplacer_post_path_based_slack_range = 0
          post_find_timing_no_table = 0
                               loga = minplacer_00001_pa01_00005.log
              ta_report_limit_paths = 3
              minplacer_input_rd2sm = ..\..\minplacer\00001_pa01_00002_setup\minplacer.rnode2sm_def
         minplacer_post_target_mode = 2
                            verbose = 1
       minplacer_accept_stop_signal = ..\..\minplacer\stop_all.txt
         minplacer_input_rd2sitepin = ..\..\minplacer\00001_pa01_00002_setup\minplacer.rnode2sitepin_def
minplacer_report_timing_side_effect = 0
                minplacer_post_mode = 2
            minplacer_output_rbbloc = ..\..\minplacer\00001_pa01_00005_post\minplacer_rbbloc.txt
         minplacer_pann_random_walk = 3
            minplacer_input_chipdef = ..\..\minplacer\00001_pa01_00002_setup\minplacer.chip_def
      minplacer_accept_stop_signal2 = ..\..\minplacer\stop_00001_pa01_.txt
minplacer_post_limit_near_critical_pass = 3
                eflx_call_minplacer = 00001_pa01_00005_post__out__top
                  minplacer_max_cpu = 1
          minplacer_post_limit_iter = 300
         minplacer_output_timingdef = ..\..\minplacer\00001_pa01_00005_post\minplacer.timing_def
     minplacer_print_timing_summary = 1
minplacer_ppath_skip_pipeff_as_target = 0
minplacer_ppipe_tile_boundary_detour = 1
  minplacer_post_longpathpen_weight = 1
                          qor_stats = 1
                  rfinder_use_table = 0
       minplacer_input_branchdlydef = ..\..\minplacer\00001_pa01_00002_setup\minplacer.branchdly_def
                       print_screen = ..\_00001_pa01_stdout.txt
minplacer_post_tarpos_by_sideeffect = 0
             minplacer_input_rgraph = ..\..\minplacer\00001_pa01_00002_setup\minplacer.rgraph_def
                minplacer_flow_post = 2
                     ta_report_hold = 1
          minplacer_input_clklatdef = ..\..\minplacer\00001_pa01_00002_setup\minplacer.clklat_def
Report CFG end:
PLACER_STANDALONE STARTS.
	INPUTS:
	minplacer_input_edif=..\..\minplacer\00001_pa01_00002_setup\minplacer.edf
	minplacer_input_chipdef=..\..\minplacer\00001_pa01_00002_setup\minplacer.chip_def
	minplacer_input_ramdef=<none>
	minplacer_input_timingdef=..\..\minplacer\00001_pa01_00002_setup\minplacer.timing_def
	minplacer_input_clklatdef=..\..\minplacer\00001_pa01_00002_setup\minplacer.clklat_def
	minplacer_input_rbbloc=..\..\minplacer\00001_pa01_00003_wl\minplacer_rbbloc.txt
	minplacer_input_tilerange=<none>
	minplacer_input_nledit=<none>
	minplacer_input_rgraph=..\..\minplacer\00001_pa01_00002_setup\minplacer.rgraph_def
	minplacer_input_rd2sm=..\..\minplacer\00001_pa01_00002_setup\minplacer.rnode2sm_def
	minplacer_input_rd2sitepin=..\..\minplacer\00001_pa01_00002_setup\minplacer.rnode2sitepin_def
	minplacer_input_branchdlydef=..\..\minplacer\00001_pa01_00002_setup\minplacer.branchdly_def
	minplacer_input_ravecs=<none>
	minplacer_input_rstarting_priority=<none>
	OUTPUTS:
	minplacer_output_edif=<none>
	minplacer_output_timingdef=..\..\minplacer\00001_pa01_00005_post\minplacer.timing_def
	minplacer_output_clklatdef=<none>
	minplacer_output_rbbloc=..\..\minplacer\00001_pa01_00005_post\minplacer_rbbloc.txt
	minplacer_output_vacant_lrbbloc=..\..\minplacer\00001_pa01_00005_post\minplacer_vacant_lrbbloc.txt
	minplacer_output_clkloc=..\..\minplacer\00001_pa01_00005_post\minplacer_clkloc.txt
	minplacer_output_rteloc=<none>
	minplacer_output_tilerange=<none>
	minplacer_output_nledit=<none>
	minplacer_output_branchdlydef=<none>
	minplacer_output_ravecs=<none>
	minplacer_output_rstarting_priority=..\..\minplacer\00001_pa01_00005_post\minplacer_finderpriority.txt
pProblemIni. isNmax=0 inflat=0 mem_dump_mode=0
Set ARRAYINFO: 32x32
ARRAYINFO: locs_per_tile=[32,32] pos_interval=[10,10] boundary_penalty=[20,10] l_shift_x0,xmult,yvalue=<1,3,0> max_iob_width=4 is_x2=0 clock=<max-num=2,max-inv=1,inv-noninv-as-one=false,ram-independent=false>
SITETYPE L LAYER=L SIDE=WEST NPIN=26/14
SITETYPE l LAYER=L SIDE=WEST NPIN=26/14
SITETYPE M LAYER=M SIDE=WEST NPIN=26/14
SITETYPE m LAYER=M SIDE=WEST NPIN=26/14
SITETYPE D LAYER=DSP SIDE=WEST NPIN=238/190
SITETYPE b LAYER=IOB SIDE=WEST NPIN=4/2
SITETYPE N LAYER=NCLT SIDE=WEST NPIN=96/48
SITETYPE R LAYER=RCLT SIDE=WEST NPIN=96/48
Getting tinfo M 0 0 64/64
Skip tile size [64,64] for TILE M X64Y64. Expecting [32,32]
Getting tinfo D 0 0 64/64
Skip tile size [64,64] for TILE D X64Y64. Expecting [32,32]
Getting tinfo I 0 0 64/64
Skip tile size [64,64] for TILE I X64Y64. Expecting [32,32]
Getting tinfo N 0 0 64/64
Skip tile size [64,64] for TILE N X64Y64. Expecting [32,32]
Getting tinfo Z 0 0 64/64
Skip tile size [64,64] for TILE Z X64Y64. Expecting [32,32]
Getting tinfo M 0 0 32/32
Getting tinfo M 10 0 64/64
Skip tile size [64,64] for TILEWHITE M 10 0 X64Y64. Expecting [32,32]
Getting tinfo M 20 0 64/64
Skip tile size [64,64] for TILEWHITE M 20 0 X64Y64. Expecting [32,32]
Getting tinfo M 30 0 64/64
Skip tile size [64,64] for TILEWHITE M 30 0 X64Y64. Expecting [32,32]
Getting tinfo D 10 0 64/64
Skip tile size [64,64] for TILEWHITE D 10 0 X64Y64. Expecting [32,32]
Getting tinfo D 20 0 64/64
Skip tile size [64,64] for TILEWHITE D 20 0 X64Y64. Expecting [32,32]
Getting tinfo D 30 0 64/64
Skip tile size [64,64] for TILEWHITE D 30 0 X64Y64. Expecting [32,32]
Getting tinfo I 10 0 64/64
Skip tile size [64,64] for TILEWHITE I 10 0 X64Y64. Expecting [32,32]
Getting tinfo I 20 0 64/64
Skip tile size [64,64] for TILEWHITE I 20 0 X64Y64. Expecting [32,32]
Getting tinfo I 30 0 64/64
Skip tile size [64,64] for TILEWHITE I 30 0 X64Y64. Expecting [32,32]
Getting tinfo N 99 0 64/64
Skip tile size [64,64] for TILEWHITE N 99 0 X64Y64. Expecting [32,32]
Getting tinfo Z 99 0 64/64
Skip tile size [64,64] for TILEWHITE Z 99 0 X64Y64. Expecting [32,32]
GeometryDumpMap starts.
GeometryDumpMap ends.
GeometryDumpMap starts.
GeometryDumpMap ends.
Layer[L] has 14/10 sites, total_cap=140
Layer[M] has 4/10 sites, total_cap=40
Layer[DSP] has 0/0 sites, total_cap=0
Layer[NCLT] has 0/0 sites, total_cap=0
Layer[RCLT] has 0/0 sites, total_cap=0
Setup 40 LM mapping.
Layer[ZIOB] has 0/0 sites, total_cap=0
GeometryDumpLayers starts.
GeometryDumpLayers ends.
pProblemIni. eramclkAsClock=1
pProblemIniNetlist. skip_hifi=0, skip_pppff=2147483647
Netlist=NETLIST_top NumInst=55 NumNet=169
NumPinst=41
	DontPlace=0, NonRootRbbChainMember=12, NonRootDspChainMember=0, Const=1, ClkBuf=1
There are 55 instances. After combining instances in chains, there are 41 instances to place.
	Clock[0] OrigClock[0] net (net_index=163) clk
NumPnet=154
NumTrivial=1 NumDriverless=0
AverageFO=3.23 #HifiNet=0 AverageFO_HifiNet=0.00
NumClk=1 (with 0 inverted)
There are 154 nets in the design. Average fanout is 3.23.
There is 1 clock in the design.
NumInsts=41
Resource usages:
 Type=L: Capacity=140 Utilized=42 NumInst=30. [ChainLen=1]=24 [ChainLen=2]=2 [ChainLen=3]=3 [ChainLen=5]=1
 Type=M: Capacity=40 Utilized=0 NumInst=0.
 Type=IOB: Capacity=184 Utilized=11 NumInst=11.
Min-placement step: Detaild placement (mode=2).
POST STARTS (FINDER_DELAY)
TileRange read: File is not given. Use whole chip.
Read 53 RBB-locations from EFLX file.
Reading timing_def file ..\..\minplacer\00001_pa01_00002_setup\minplacer.timing_def
pPipeAlloc: OptMode=1 PppFfInsertDone=0 MinPipeRtDly=98 #Chain=0 AveChainLen=0.0 MaxChainLen=0 #Net=0 AveChainFan=0.0 MaxChainFan=0 #MixedZeroFan=0 Opt_UseLatency=0 OptLine_RightSlack_WorseThreshold=100
(0) INI TWL = 12720(6650, 6070) ELAPSE=1
CROSS-TILE STAT: [0]=497
PANN_TILERANGE LayerMask=40 TileRange={0,1; 0,1} RangeDivider=4 WL=12720 (6650, 6070) StartingIter=0 NumIters=1
PANN_TILERANGE  (iter=0) WL=12720 (6650, 6070) TIMESPENT=0
PANN_TILERANGE ENDS TIMESPENT=0
Long connection estimation: ............
Short connection estimation: ...........
(1) IOS-ANN TWL = 12720(6650, 6070) ELAPSE=1
[ITER=0] WNS=-11756,M=6.878 TNS=-688990 PathNumObj=3 ***&
[ITER=1] WNS=-11288,M=6.644 TNS=-715518 PathNumObj=3 ***&
[ITER=2] WNS=-11229,M=6.614 TNS=-718967 PathNumObj=3 *
[ITER=3] WNS=-11150,M=6.575 TNS=-717965 PathNumObj=2 ***&&&&&!@
[ITER=4] WNS=-11150,M=6.575 TNS=-717965 x PathNumObj=5 *
[ITER=5] WNS=-11086,M=6.543 TNS=-720049 PathNumObj=3 *
[ITER=6] WNS=-10751,M=6.375 TNS=-729052 PathNumObj=2 ***&&&&&!@
[ITER=7] WNS=-10751,M=6.375 TNS=-729052 x PathNumObj=4 ***&
[ITER=8] WNS=-10559,M=6.279 TNS=-699552 PathNumObj=3 ***&&&&&!@
[ITER=9] WNS=-10559,M=6.279 TNS=-699552 x PathNumObj=6 ****&
[ITER=11] WNS=-10421,M=6.210 TNS=-703275 PathNumObj=3 ***&&&&&!@
[ITER=12] WNS=-10421,M=6.210 TNS=-703275 x PathNumObj=6 ***&
[ITER=13] WNS=-10349,M=6.174 TNS=-702638 PathNumObj=3 ***&&&&&!@
[ITER=14] WNS=-10349,M=6.174 TNS=-702638 x PathNumObj=6 ***&
[ITER=15] WNS=-10348,M=6.174 TNS=-702637 PathNumObj=3 ***&&&&&!@
[ITER=16] WNS=-10348,M=6.174 TNS=-702637 x PathNumObj=6 *
[ITER=17] WNS=-10304,M=6.152 TNS=-697770 PathNumObj=4 ***&&&&&
[ITER=18] WNS=-10231,M=6.115 TNS=-697697 PathNumObj=2 ***&&&&&!@
[ITER=19] WNS=-10231,M=6.115 TNS=-697697 x PathNumObj=6 *
[ITER=20] WNS=-10206,M=6.103 TNS=-697669 PathNumObj=3 ***&&&&&!@
[ITER=21] WNS=-10206,M=6.103 TNS=-697669 PathNumObj=3 ***&&&&&!@
[ITER=22] WNS=-10206,M=6.103 TNS=-697669 PathNumObj=3 ***&&&&&!@
[ITER=23] WNS=-10206,M=6.103 TNS=-697669 PathNumObj=3 ***&&&&&!@
[ITER=24] WNS=-10206,M=6.103 TNS=-697669 PathNumObj=3 ***&&&&&!@
[ITER=25] WNS=-10206,M=6.103 TNS=-697669 PathNumObj=3 
(2) IMPROVED TWL = 19160(8640, 10520) ELAPSE=26
(3) FIN TWL = 19160(8640, 10520) ELAPSE=26
CROSS-TILE STAT: [0]=497
Wrote 30 RBB-locations out of 30 core insts and 12 chained insts to EFLX file ..\..\minplacer\00001_pa01_00005_post\minplacer_rbbloc.txt.
Wrote 11 RBB-locations out of 11 IOB insts to EFLX file ..\..\minplacer\00001_pa01_00005_post\minplacer_rbbloc.txt.
Wrote 0 RBB-locations out of 11 INTIOB insts to EFLX file ..\..\minplacer\00001_pa01_00005_post\minplacer_rbbloc.txt.
CLOCKPLAN_INI_NETLIST: NUM_CLOCKS=1 NUM_PINSTS=41
	 #Inst/Usage        L           M         DSP       SPRAM       UPRAM       2PRAM         IOB        ZIOB        NCLT        RCLT      
	   CLOCK[ 0]*    14(   24)                                                                                                            
	   NON_CLOCK     16(   18)                                                                                                            
CLOCKPLAN_INI_GEO: NUM_TILE_SLICES=1/1
{Rsc/Util/MinThre={L=140/42/50 ,M=40/0/8 ,DSP=0/0/4 ,SPRAM=0/0/0 ,UPRAM=0/0/0 ,2PRAM=0/0/0 ,IOB=184/11/16 ,ZIOB=0/0/0 ,NCLT=0/0/0 ,RCLT=0/0/0}
CLOCKPLAN_INI_PORTLOCKS
	CLOCK[0]* port locks:
		{IX0Y0S1I0}
BuildGaps
	GAPS[0]: - -
	GAPS[1]: - -
CreateReachables:
	CLOCK[0] reachables: [0,0]
	CLOCK[0] distance: 0
AssignPorts skipped as all clocks have locked ports.
ClockPortFile ..\..\minplacer\00001_pa01_00005_post\minplacer_clkloc.txt written.

*********************************** TILE REPORT ***************************************
|------------------------|
|TILE_X0Y0               |
|#INST=41                |
|#CLK=1 #INVCLK=0        |
|#ERAM_CP    0           |
|#         0   0         |
|#           0           |
|*                       |
|sa0*                    |
|L=42,L18 C24            |
|IOB=11 C6               |
|------------------------|
CLUSTER[0] LAYER0=L TILE=[0,0] CLK=<0,-1> ERAMCLK=<42,0> REGION=<none>
 {L=42 C24 IOB=11 C6 LCHAIN=18 DCHAIN=0} #NEI=0 REACHABLES:
CLOCK[0] #LockedPort=1 #AssignedPort=0 #OutputPort=0 TX0Y0={#Cluster=1 L=42 IOB=11}
*********************************** TILE REPORT ***************************************


Placement timing:
         Clock        Group  Achievable Frequency(MHz)
--------------  -----------  -------------------------
           clk   <UDEF_clk>                    81.934 


POST ENDS
pProblemFin.
Min-placement step ends: Detaild placement (mode=2). Runtime: 0:0:35 (CPU time), 0:0:35 (real time); peak memory: 1415MB.


The current time is Wed Feb 11 23:55:18 2026



