#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Thu Mar 29 15:51:21 2018
# Process ID: 17844
# Current directory: C:/Projects/iq_compensation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1272 C:\Projects\iq_compensation\iq_compensation.xpr
# Log file: C:/Projects/iq_compensation/vivado.log
# Journal file: C:/Projects/iq_compensation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/iq_compensation/iq_compensation.xpr
update_module_reference iq_comp_block_iq_comp_0_1
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {iq_comp_block_rst_clk_wiz_0_16M_1 iq_comp_block_clk_wiz_0_1}] -log ip_upgrade.log
report_ip_status -name ip_status 
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins iq_comp_0/clk]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config {rst_polarity "ACTIVE_LOW" }  [get_bd_pins clk_wiz_0/reset]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/clk_wiz_0/clk_out1 (100 MHz)" }  [get_bd_pins iq_comp_0/clk]
endgroup
delete_bd_objs [get_bd_nets clk_wiz_0_clk_out1] [get_bd_nets clk_wiz_0_locked] [get_bd_nets rst_clk_wiz_0_16M_peripheral_aresetn] [get_bd_cells rst_clk_wiz_0_16M]
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_cells clk_wiz_0]
delete_bd_objs [get_bd_ports reset_rtl_0]
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
delete_bd_objs [get_bd_nets reset_1] [get_bd_ports reset]
report_ip_status -name ip_status 
save_bd_design
launch_simulation
source iq_comp_testbench.tcl
close_sim
launch_simulation
source iq_comp_testbench.tcl
close_sim
