#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Jan  9 17:08:20 2017
# Process ID: 30719
# Current directory: /home/tyh/Documents/pipeline/pipeline.runs/mult_gen_0_synth_1
# Command line: vivado -log mult_gen_0.vds -mode batch -messageDb vivado.pb -notrace -source mult_gen_0.tcl
# Log file: /home/tyh/Documents/pipeline/pipeline.runs/mult_gen_0_synth_1/mult_gen_0.vds
# Journal file: /home/tyh/Documents/pipeline/pipeline.runs/mult_gen_0_synth_1/vivado.jou
#-----------------------------------------------------------
source mult_gen_0.tcl -notrace
Command: synth_design -top mult_gen_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30735 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1025.117 ; gain = 133.137 ; free physical = 145 ; free virtual = 7847
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [/home/tyh/Documents/pipeline/pipeline.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [/home/tyh/Documents/pipeline/pipeline.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [/home/tyh/Documents/pipeline/pipeline.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:71]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_11' declared at '/home/tyh/Documents/pipeline/pipeline.srcs/sources_1/ip/mult_gen_0/mult_gen_v12_0_11/hdl/mult_gen_v12_0.vhd:54' bound to instance 'U0' of component 'mult_gen_v12_0_11' [/home/tyh/Documents/pipeline/pipeline.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (5#1) [/home/tyh/Documents/pipeline/pipeline.srcs/sources_1/ip/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-3331] design mult_gen_v12_0_11_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_11_viv has unconnected port SCLR
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1178.695 ; gain = 286.715 ; free physical = 142 ; free virtual = 7671
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1178.695 ; gain = 286.715 ; free physical = 146 ; free virtual = 7671
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.srcs/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.srcs/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/mult_gen_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.runs/mult_gen_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2080 instances were transformed.
  MULT_AND => LUT2: 2080 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1443.711 ; gain = 0.000 ; free physical = 141 ; free virtual = 7523
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 151 ; free virtual = 7491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 151 ; free virtual = 7491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 151 ; free virtual = 7491
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 621 ; free virtual = 7718
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 608 ; free virtual = 7705
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design mult_gen_v12_0_11_viv has unconnected port CE
WARNING: [Synth 8-3331] design mult_gen_v12_0_11_viv has unconnected port SCLR
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 594 ; free virtual = 7692
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:57 ; elapsed = 00:00:59 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 594 ; free virtual = 7692

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][132]) is unused and will be removed from module luts.
INFO: [Synth 8-3332] Sequential element (NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][131]) is unused and will be removed from module luts.
INFO: [Synth 8-3332] Sequential element (NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][130]) is unused and will be removed from module luts.
INFO: [Synth 8-3332] Sequential element (NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][129]) is unused and will be removed from module luts.
INFO: [Synth 8-3332] Sequential element (NxM_mult.stage_5_add.stage_5_pipeline.s5_add_out_reg[0][128]) is unused and will be removed from module luts.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 235 ; free virtual = 7317
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:14 ; elapsed = 00:01:17 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 235 ; free virtual = 7317

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 270 ; free virtual = 7338
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:26 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 268 ; free virtual = 7336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 206 ; free virtual = 7273
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 206 ; free virtual = 7273

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 206 ; free virtual = 7273
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 206 ; free virtual = 7273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 206 ; free virtual = 7273
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 207 ; free virtual = 7275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 211 ; free virtual = 7279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 211 ; free virtual = 7279
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 212 ; free virtual = 7280
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   555|
|2     |LUT1     |   154|
|3     |LUT2     |  2059|
|4     |LUT4     |  2016|
|5     |MULT_AND |  2080|
|6     |MUXCY    |  2080|
|7     |XORCY    |  2112|
|8     |FDRE     |   128|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1443.711 ; gain = 551.730 ; free physical = 212 ; free virtual = 7280
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 1443.711 ; gain = 199.574 ; free physical = 212 ; free virtual = 7280
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:30 . Memory (MB): peak = 1443.719 ; gain = 551.738 ; free physical = 212 ; free virtual = 7280
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6827 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mult_gen_0' is not ideal for floorplanning, since the cellview 'luts' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.srcs/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/tyh/Documents/pipeline/pipeline.srcs/sources_1/ip/mult_gen_0/mult_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2624 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 544 instances
  MULT_AND => LUT2: 2080 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 1443.719 ; gain = 477.184 ; free physical = 204 ; free virtual = 7272
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1451.715 ; gain = 0.000 ; free physical = 202 ; free virtual = 7271
INFO: [Common 17-206] Exiting Vivado at Mon Jan  9 17:10:07 2017...
