{"auto_keywords": [{"score": 0.04773866258910522, "phrase": "dynamic_power_supply_noise"}, {"score": 0.00481495049065317, "phrase": "gate_delay_estimation"}, {"score": 0.004248294537944227, "phrase": "gate_delay_estimation_method"}, {"score": 0.003701401653850141, "phrase": "static_ir_drop_analysis"}, {"score": 0.0035648266669315943, "phrase": "conventional_method"}, {"score": 0.00347657813672945, "phrase": "dynamic_noise_wave_form"}, {"score": 0.0031056437850836326, "phrase": "circuit_structures"}, {"score": 0.003028727936200845, "phrase": "higher_delay_sensitivity"}, {"score": 0.0028805474861014722, "phrase": "advanced_technologies"}, {"score": 0.0027054473441439422, "phrase": "gate_delay_computation"}, {"score": 0.002509284173541882, "phrase": "iterative_computations"}, {"score": 0.0023864566654035924, "phrase": "input_voltage_drop"}, {"score": 0.0022133711375320244, "phrase": "noise_injection_timings"}, {"score": 0.0021049977753042253, "phrase": "proposed_method_estimates_path_delay_fluctuation"}], "paper_keywords": ["power supply noise", " gate delay", " tuning analysis"], "paper_abstract": "This paper presents a gate delay estimation method that takes into account dynamic power supply noise We review STA based on static IR drop analysis and a conventional method for dynamic noise wave form and reveal their limitations and problems that originate from circuit structures and higher delay sensitivity to voltage in advanced technologies We then propose a gate delay computation that overcomes the problems with iterative computations and consideration of input voltage drop Evaluation results with various circuits and noise injection timings show that the proposed method estimates path delay fluctuation well within 1% error on average", "paper_title": "Gate Delay Estimation in STA under Dynamic Power Supply Noise", "paper_id": "WOS:000285434400013"}