$date
	Sat May 30 23:57:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module AND3_TEST $end
$var wire 1 ! Qi $end
$var wire 1 " Qa $end
$var reg 1 # CK $end
$var reg 1 $ D $end
$scope module A $end
$var wire 1 # CK $end
$var wire 1 $ D $end
$var wire 1 % q $end
$var wire 1 ! Qi $end
$scope module L1 $end
$var wire 1 $ D $end
$var wire 1 # G $end
$var reg 1 % Q $end
$upscope $end
$scope module L2 $end
$var wire 1 % D $end
$var wire 1 & G $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$scope module B $end
$var wire 1 # CK $end
$var wire 1 $ D $end
$var reg 1 " Qa $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
x%
0$
0#
x"
x!
$end
#5
1$
#10
1"
0&
1%
1#
#20
1!
1&
0#
0$
#30
0"
0&
0%
1#
#38
1%
1$
#40
1&
0#
#50
1"
0&
1#
#58
0%
0$
#60
0!
1&
0#
#70
0"
0&
1#
#80
1&
0#
#86
1$
#90
1"
0&
1%
1#
#100
1!
1&
0#
#110
0&
1#
#120
1&
0#
#121
0$
#130
0"
0&
0%
1#
#131
