library ieee;
use ieee.std_logic_1164.all;
package BiAdder is
  component Bi_Adder is
   port (A,B:in std_logic_vector(3 downto 0);
		  S:out std_logic_vector(3 downto 0); 
		  Cout: out std_logic);
  end component Bi_Adder;
  end package BiAdder;
use work.FullAdder.all;
  library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity biadd  is
  port (A,B:in std_logic_vector(3 downto 0);
		  S:out std_logic_vector(3 downto 0); 
		  Cout: out std_logic);
end entity biadd;
architecture Struct of biadd is
  signal x: std_logic_vector(2 downto 0);
begin

FA1:Full_Adder port map(A(0),B(0),'0', S(0),x(0)); 
FA2:Full_Adder port map(A(1),B(1),x(0), S(1),x(1));
FA3:Full_Adder port map(A(2),B(2),x(1), S(2),x(2));
FA4:Full_Adder port map(A(3),B(3),x(2), S(3),Cout);

end Struct;
