/* Generated by Yosys 0.36+3 (git sha1 a53032104, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module badbranch(num1, num2, out);
  input [3:0] num1;
  wire [3:0] num1;
  input [3:0] num2;
  wire [3:0] num2;
  output [4:0] out;
  wire [4:0] out;
  assign out = 5'hxx;
endmodule

module bug_eval(a_num1, a_num2, a_out, b_num1, b_num2, b_out, result);
  input [3:0] a_num1;
  wire [3:0] a_num1;
  input [3:0] a_num2;
  wire [3:0] a_num2;
  output [4:0] a_out;
  wire [4:0] a_out;
  input [3:0] b_num1;
  wire [3:0] b_num1;
  input [3:0] b_num2;
  wire [3:0] b_num2;
  output [4:0] b_out;
  wire [4:0] b_out;
  wire [2:0] in_shiftandmult;
  output [4:0] result;
  wire [4:0] result;
  wire y1;
  wire y_viv1;
  assign result[2] = y1 ? a_out[2] : b_out[2];
  assign result[3] = y1 ? a_out[3] : b_out[3];
  assign result[4] = y1 ? a_out[4] : b_out[4];
  assign result[0] = y1 ? a_out[0] : b_out[0];
  assign result[1] = y1 ? a_out[1] : b_out[1];
  badbranch badbranch_instance (
    .num1(b_num1),
    .num2(b_num2),
    .out(b_out)
  );
  top_1 eval_top_1 (
    .w(3'h4),
    .y(y1)
  );
  goodbranch goodbranch_instance (
    .num1(a_num1),
    .num2(a_num2),
    .out(a_out)
  );
  assign in_shiftandmult = 3'h4;
  assign y_viv1 = 1'h1;
endmodule

module goodbranch(num1, num2, out);
  input [3:0] num1;
  wire [3:0] num1;
  input [3:0] num2;
  wire [3:0] num2;
  output [4:0] out;
  wire [4:0] out;
  assign out = 5'hxx;
endmodule

module top_1(y, w);
  input [2:0] w;
  wire [2:0] w;
  output y;
  wire y;
  assign y = ~(w[0] | w[1]);
endmodule
