<profile>

<section name = "Vitis HLS Report for 'precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3'" level="0">
<item name = "Date">Tue Oct 28 14:00:53 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.016 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">493, 493, 4.930 us, 4.930 us, 493, 493, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_75_2_VITIS_LOOP_78_3">491, 491, 12, 6, 6, 81, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 418, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 127, -</column>
<column name="Register">-, -, 164, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="ama_addmuladd_7ns_7ns_7ns_11s_13_4_1_U21">ama_addmuladd_7ns_7ns_7ns_11s_13_4_1, (i0 + i1) * i2 + i3</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln26_1_fu_281_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln26_2_fu_408_p2">+, 0, 0, 12, 4, 3</column>
<column name="add_ln26_3_fu_513_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln26_4_fu_418_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln26_5_fu_503_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln26_fu_271_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln75_2_fu_315_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln75_fu_324_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln76_1_fu_388_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln76_fu_251_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln78_fu_565_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln80_1_fu_483_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln80_fu_473_p2">+, 0, 0, 17, 10, 4</column>
<column name="add_ln82_1_fu_356_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln82_2_fu_378_p2">+, 0, 0, 17, 13, 13</column>
<column name="add_ln82_3_fu_458_p2">+, 0, 0, 17, 13, 13</column>
<column name="px_fu_559_p2">+, 0, 0, 18, 11, 11</column>
<column name="sub_ln81_fu_549_p2">-, 0, 0, 16, 3, 9</column>
<column name="icmp_ln26_1_fu_402_p2">icmp, 0, 0, 18, 11, 8</column>
<column name="icmp_ln26_2_fu_497_p2">icmp, 0, 0, 18, 11, 8</column>
<column name="icmp_ln26_fu_265_p2">icmp, 0, 0, 18, 11, 8</column>
<column name="icmp_ln75_fu_309_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="icmp_ln78_fu_330_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="or_ln26_1_fu_432_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln26_2_fu_535_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln26_fu_295_p2">or, 0, 0, 2, 1, 1</column>
<column name="gh_fu_301_p3">select, 0, 0, 7, 1, 7</column>
<column name="grp_fu_619_p1">select, 0, 0, 7, 1, 7</column>
<column name="gw_fu_541_p3">select, 0, 0, 10, 1, 11</column>
<column name="select_ln26_2_fu_424_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln26_3_fu_438_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln26_4_fu_527_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln26_fu_287_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln75_1_fu_344_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln75_fu_336_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_kx_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_ky_1">9, 2, 4, 8</column>
<column name="indvar_flatten_fu_112">9, 2, 7, 14</column>
<column name="kx_fu_104">9, 2, 4, 8</column>
<column name="ky_fu_108">9, 2, 4, 8</column>
<column name="v_2_fu_100">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="conv1_weights_load_reg_679">32, 0, 32, 0</column>
<column name="icmp_ln75_reg_665">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_112">7, 0, 7, 0</column>
<column name="kx_fu_104">4, 0, 4, 0</column>
<column name="ky_fu_108">4, 0, 4, 0</column>
<column name="p_1_fu_116">32, 0, 32, 0</column>
<column name="patch_load_reg_694">32, 0, 32, 0</column>
<column name="px_reg_674">11, 0, 11, 0</column>
<column name="v_2_fu_100">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="grp_fu_1021_p_din0">out, 32, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="grp_fu_1021_p_din1">out, 32, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="grp_fu_1021_p_opcode">out, 2, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="grp_fu_1021_p_dout0">in, 32, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="grp_fu_1021_p_ce">out, 1, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="grp_fu_1025_p_din0">out, 32, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="grp_fu_1025_p_din1">out, 32, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="grp_fu_1025_p_dout0">in, 32, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="grp_fu_1025_p_ce">out, 1, ap_ctrl_hs, precompute_conv12_halo_Pipeline_VITIS_LOOP_75_2_VITIS_LOOP_78_3, return value</column>
<column name="v">in, 32, ap_none, v, scalar</column>
<column name="sext_ln141">in, 10, ap_none, sext_ln141, scalar</column>
<column name="trunc_ln142_mid2">in, 7, ap_none, trunc_ln142_mid2, scalar</column>
<column name="add_ln82">in, 11, ap_none, add_ln82, scalar</column>
<column name="sub_ln77">in, 7, ap_none, sub_ln77, scalar</column>
<column name="conv1_weights_address0">out, 13, ap_memory, conv1_weights, array</column>
<column name="conv1_weights_ce0">out, 1, ap_memory, conv1_weights, array</column>
<column name="conv1_weights_q0">in, 32, ap_memory, conv1_weights, array</column>
<column name="gxc">in, 10, ap_none, gxc, scalar</column>
<column name="sext_ln144_1">in, 10, ap_none, sext_ln144_1, scalar</column>
<column name="w0_cast6">in, 8, ap_none, w0_cast6, scalar</column>
<column name="patch_address0">out, 13, ap_memory, patch, array</column>
<column name="patch_ce0">out, 1, ap_memory, patch, array</column>
<column name="patch_q0">in, 32, ap_memory, patch, array</column>
<column name="v_2_out">out, 32, ap_vld, v_2_out, pointer</column>
<column name="v_2_out_ap_vld">out, 1, ap_vld, v_2_out, pointer</column>
</table>
</item>
</section>
</profile>
