Showing papers for search query "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"

     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title FPGA simulation of linear and nonlinear support vector machine
     Author ['D Mahmoodi', 'A Soleimani', 'H Khosravi']
     Venue Journal of Software …
     Year 2011
     Abstract Table 5. Hardware simulation results of nonlinear SVM. compared with MATLAB  This de-. sign can be generalized to other SVM classification ap-. plications with no limitation in the number of training. and testing data  But there is a restriction only. on the FPGA hardware resources
     Url https://www.scirp.org/html/5072.html


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title A novel approach to FPGA-based hardware fault modeling and simulation
     Author ['A Parreira', 'JP Teixeira', 'M Santos']
     Venue Proc. of the Design and Diagnostics …
     Year 2003
     Abstract Note that CSA test requires half the vectors needed for testing each LUT position with both logic values (exhaustive LUT testing)  HFS has a significant initial cost, associated with FPGA synthesis, and configuration, and low cost in the hardware simulation process itself
     Url http://www.inesc-id.pt/ficheiros/publicacoes/1232.pdf


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title FPGA-based real-time simulation of renewable energy source power converters
     Author ['T Kökényesi', 'I Varjasi']
     Venue Journal of Energy and Power …
     Year 2013
     Abstract Time to market can take unacceptable long. FPGA-based real-time simulation of a power stage with analog measured signals can reduce significantly the cost and time of testing a product. This new approach is known as HIL (hardware-in-the-loop) testing
     Url http://search.proquest.com/openview/35128ccac1f88307b69ebbfdb07341ae/1.pdf?pq-origsite=gscholar&cbl=2029951


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Real-time FPGA-based hardware-in-the-loop simulation test bench applied to multiple-output power converters
     Author ['O Lucia', 'I Urriza', 'LA Barragan']
     Venue IEEE Transactions …
     Year 2010
     Abstract considered [22]. The complete system (Fig. 2) is made up by the power converter and a versatile control architecture based on a SoPC implemented into an FPGA. It allows testing modulation patterns directly from a PC. The control
     Url https://ieeexplore.ieee.org/abstract/document/5677465/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Simulation credibility assessment methodology with FPGA-based hardware-in-the-loop platform
     Author ['X Dai', 'C Ke', 'Q Quan', 'KY Cai']
     Venue IEEE Transactions on Industrial …
     Year 2020
     Abstract HIL PLATFORM AND TESTING METHOD A. FPGA-based HIL Simulation A modern complex  based HIL simulation technique is proposed to ensure the credibility of lower-level hardware simulation. The existing FPGA-based HIL simulation methods [2], [16], [17] mainly use the
     Url https://ieeexplore.ieee.org/abstract/document/9047141/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title DAB Channel Decoder Implementation Using FPGA and Its Testing Platform Buildup
     Author ['CT Yu', 'KS Yang', 'YP Chang']
     Venue IEEE Transaction on VLSI system
     Year 2005
     Abstract These data can be used to control the real signal generator and generate real DAB signal as the input of the implemented FPGA-based hardware to do the hardware testing. The resulting data files then are inserted to the next function block in the hardware simulation model to
     Url https://www.researchgate.net/profile/Yu-Pin_Chang/publication/252858840_DAB_Channel_Decoder_Implementation_Using_FPGA_and_Its_Testing_Platform_Buildup/links/0c9605295c3d9a2604000000.pdf


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Real-time simulation technologies for power systems design, testing, and analysis
     Author ['MDO Faruque', 'T Strasser', 'G Lauss']
     Venue IEEE Power and …
     Year 2015
     Abstract 2, JUNE 2015 Page 7. FARUQUE et al.: Real-Time Simulation Technologies for Power Systems Design, Testing, and Analysis  FPGA as a signal conditioning and coprocessing device for the analog and digital inputs and outputs. A pictorial view of such a system is shown in Fig
     Url https://ieeexplore.ieee.org/abstract/document/7138557/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Multi-FPGA digital hardware design for detailed large-scale real-time electromagnetic transient simulation of power systems
     Author ['Y Chen', 'V Dinavahi']
     Venue IET Generation, Transmission & Distribution
     Year 2013
     Abstract are compared with offline simulation results, and conclusions are derived on the performance and scalability of this multi-FPGA hardware design  adequate security and reliability [1–5]. Real-time EMT simulators are widely employed for such applications as testing of advanced
     Url https://digital-library.theiet.org/content/journals/10.1049/iet-gtd.2012.0374


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Real-time FPGA-based hardware-in-the-loop development test-bench for multiple output power converters
     Author ['O Lucia', 'O Jimenez', 'LA Barragan']
     Venue 2010 Twenty-Fifth …
     Year 2010
     Abstract considered. The complete system (Fig. 1) is made up by the power converter and a versatile control architecture based on a SoPC implemented into an FPGA. It allows testing modulation patterns directly from a PC. The control
     Url https://ieeexplore.ieee.org/abstract/document/5433653/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title FPGA-based detailed real-time simulation of power converters and electric machines for EV HIL applications
     Author ['L Herrera', 'C Li', 'X Yao', 'J Wang']
     Venue IEEE transactions on industry …
     Year 2014
     Abstract This motivates the design of an electrothermal algorithm for FPGA implementation  In order to in- troduce these new devices to the current market, real time (RT) simulation plays a fundamental role in the design and testing of these converter/machine drives
     Url https://ieeexplore.ieee.org/abstract/document/6880790/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Processor-in-the-loop and hardware-in-the-loop simulation of electric systems based in FPGA
     Author ['J Mina', 'Z Flores', 'E López', 'A Pérez']
     Venue … Conference on Power …
     Year 2016
     Abstract REFERENCES [1] W. Ma, Y. Chen, and D. Yao, “PC-based real-time simulator and its application on testing of power plant  [9] S. Karimi, A. Gaillard, P. Poure, and S. Saadate, “FPGA-Based Real  [10] GG Parma and V. Dinavahi, “Real-time digital hardware simulation of power
     Url https://ieeexplore.ieee.org/abstract/document/7530751/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Hardware-assisted simulation and evaluation of IP cores using FPGA-based rapid prototyping boards
     Author ['R Siripokarpirom']
     Venue Proceedings. 15th IEEE …
     Year 2004
     Abstract Preparing IP Cores for Hardware Simulation  3. Using our Java simulation environment in hardware emulation mode (with the FPGA-implemented AES IP block). When testing the IP core in the hardware emulation mode, we can use one of the following synchronization methods
     Url https://ieeexplore.ieee.org/abstract/document/1311102/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Hardware-in-the-loop simulation of FPGA embedded processor based controls for power electronics
     Author ['O Jiménez', 'I Urriza', 'LA Barragán']
     Venue 2011 IEEE …
     Year 2011
     Abstract Page 1. Hardware-in-the-Loop Simulation of FPGA Embedded Processor Based Controls for Power Electronics  The embedded processor core, peripherals, and the power converter model are all implemented into the same FPGA
     Url https://ieeexplore.ieee.org/abstract/document/5984385/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Hardware/software co-debugging for reconfigurable computing
     Author ['KA Tomko', 'A Tiwari']
     Venue … High-Level Design Validation and Test …
     Year 2000
     Abstract presented a debugging environment for use with FPGA accelerated applications which supports co-validation and co-testing of the  Such improvements are potentially much greater for applications with more com- plex FPGA designs since the hardware simulation time for
     Url https://ieeexplore.ieee.org/abstract/document/889560/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Real-time digital hardware simulation of power electronics and drives
     Author ['GG Parma', 'V Dinavahi']
     Venue IEEE Transactions on Power Delivery
     Year 2007
     Abstract stage accurately and efficiently, provides an alternate means for testing the controller in  PARMA AND DINAVAHI: REAL-TIME DIGITAL HARDWARE SIMULATION OF POWER ELECTRONICS AND DRIVES  TABLE VII FPGA RESOURCES UTILIZED BY SYSTEM COMPONENTS
     Url https://ieeexplore.ieee.org/abstract/document/4141147/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Hardware in the loop based 6DoF test platform for multi-rotor UAV
     Author ['H Wang', 'D Azaizia', 'C Lu', 'B Zhang']
     Venue 2017 4th International …
     Year 2017
     Abstract C. Hardware in the loop scheme The platform combines two hardware simulation loops: 1) Hardware-In-The  In the first experiment the Fpga is not included, the simulation is based on MATLAB  The testing procedure is to run the HIL simulation and made the UAV flies during 13
     Url https://ieeexplore.ieee.org/abstract/document/8248556/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Design verification based on Hardware-In-the-Loop simulation for photovoltaic system
     Author ['H Abbes', 'MB Ayed', 'H Abid']
     Venue 2015 IEEE 12th …
     Year 2015
     Abstract risks of discovering errors in last stages of on-the-field testing and therefore  ensures communication between the digital control algorithm (implemented into the target FPGA) and the  Hardware Simulation for PV system is performed using HIL simulation method as shown in
     Url https://ieeexplore.ieee.org/abstract/document/7348166/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title A new platform and methodology for system-level design of next-generation FPGA-based digital SMPS
     Author ['B MacCleery', 'O Trescases', 'M Mujagic']
     Venue 2012 IEEE Energy …
     Year 2012
     Abstract the bulk of the non-recurring engineering (NRE) expense associated with developing and testing the I/O  [16] M. Cirstea and A. Dinu, “A vhdl holistic modeling approach and fpga implementation of a  [17] G. Parma and V. Dinavahi, “Real-time digital hardware simulation of power
     Url https://ieeexplore.ieee.org/abstract/document/6342622/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Fpga-based real-time simulation of a dual three-phase induction machine
     Author ['R Gregor', 'G Valenzano']
     Venue 2014 16th European …
     Year 2014
     Abstract 3109 - 3118, 2014. [3] Blanchette HF, Ould-Bachir T., David JP: A State-Space Modeling Approach for the FPGA-Based Real  [4] Parma GG, Dinavahi V.: Real-Time Digital Hardware Simulation of Power  [6] Toman J., Ancık Z., Singule V.: Hardware-in-the-Loop Testing of Control
     Url https://ieeexplore.ieee.org/abstract/document/6911031/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Introducing RapidHDL: A new library to design fpga hardware in microsoft. net and automatically generate verilog netlists
     Author ['JN Allen', 'RL Ewing']
     Venue 2006 IEEE International Conference on …
     Year 2006
     Abstract RapidHDL seeks to speed up FPGA development by applying best practices used in software  Hardware simulation co-runs with C# programs, and a linked-list of clock events simulates  A standardized testing framework allows the developer to write test benches, hardware, and
     Url https://ieeexplore.ieee.org/abstract/document/4017710/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title An evaluation of a high-level synthesis approach to the FPGA-based submicrosecond real-time simulation of power converters
     Author ['F Montano', 'T Ould-Bachir']
     Venue IEEE Transactions on …
     Year 2017
     Abstract [1] O. Faruque et al., “Real-time simulation technologies for power systems design, testing, and analysis  Bachir, HF Blanchette, and K. Al-Haddad , “A network tearing technique for FPGA-based real  [7] GG Parma and V. Dinavahi, “Real-time digital hardware simulation of power
     Url https://ieeexplore.ieee.org/abstract/document/7950991/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Fault tolerant system design and SEU injection based testing
     Author ['M Straka', 'J Kastil', 'Z Kotasek', 'L Miculka']
     Venue Microprocessors and …
     Year 2013
     Abstract 3. Detection of errors in FPGA-based designs  Checkers can be used in on-line testing methodologies or in FTS design  Unfortunately, the tools which use PSL generate a checker VHDL code which is primarily supposed to be used for hardware simulation of conditions during
     Url https://www.sciencedirect.com/science/article/pii/S0141933112001688


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Fast FPGA prototyping of a multipath fading channel emulator via high-level design
     Author ['JK Hwang', 'KH Lin', 'JD Li']
     Venue … on Communications and …
     Year 2007
     Abstract simulation result produced by Xilinx System Generator. As is shown in Fig .7, it is seen that the two simulated Doppler spectra match each other closely. After the above verification stage, we then downloaded the whole channel emulator to the FPGA board, and applied a testing
     Url https://ieeexplore.ieee.org/abstract/document/4392006/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title FPGA based hardware in the loop test of railway traction system
     Author ['C Liu', 'R Ma', 'B Hao', 'H Luo', 'F Gao']
     Venue 2018 IEEE International …
     Year 2018
     Abstract When testing the motor characteristic curve, the motor speed can be adjusted in the ControlDesN, and the different  [5] Myaing A, Dinavahi V. FPGA-based real  IEEE, 2007: 1-9. [13] Parma GG, Dinavahi V. Real-time digital hardware simulation of power electronics and drives[J
     Url https://ieeexplore.ieee.org/abstract/document/8349875/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Application of FPGA to the Electrostatic Precipitator Power Controller [J]
     Author ['X CAO', 'M ZHAO', 'H LIU']
     Venue High Voltage Engineering
     Year 2008
     Abstract is presented in this paper.The programmable logic device EP1C12Q240C6,which belongs to the series of Cyclone(FPGA type) of  which uses the design manner of TOP-DOWN to achieve the systemic functions and accomplish hardware simulation and testing by QuartusII
     Url http://en.cnki.com.cn/Article_en/CJFDTotal-GDYJ200803029.htm


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Hardware-in-the-Loop FPGA-based simulations of switch-mode converters for research and educational purposes
     Author ['A Penczek', 'R Stala', 'Ł Stawiarski', 'M Szarek']
     Venue Przeglad Elektrotechniczny
     Year 2011
     Abstract Presentation of its FPGA-based model is a good example of hardware simulation implementation  395 – 400. [4] Stala R., Testing of the grid-connected photovoltaic systems using FPGA-based real-time model, 13th International Power Electronics and Motion Control
     Url http://pe.org.pl/articles/2011/11/43.pdf


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Research and software Implementation of PLC Channels Simulation System based on FPGA
     Author ['W Liu', 'Z Xue', 'Q Liu']
     Venue 2015 International Conference on Intelligent …
     Year 2015
     Abstract Power line communication (PLC) has shown great advantages in the smart grid, broadband access  typical power line noise models and its software implementation based on FPGA ,by doing  of power line channel and channel noises.And built the hardware simulation and test
     Url https://www.atlantis-press.com/proceedings/isrme-15/18316


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title An integrated functional verification tool for FPGA systems
     Author ['TY Lee', 'YH Fan', 'SC Yen', 'CC Tsai']
     Venue … , Informatio and Control …
     Year 2007
     Abstract Another issue is how to find the errors in tens of hundreds or more complex circuit. Moreover, ModelSim only simulate systems using software rather than hardware simulation  Another tool, Xilinx ChipScope 7.1i, is used for testing signal in FPGA on emulation platform
     Url https://ieeexplore.ieee.org/abstract/document/4427848/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Anyboard: An FPGA-based, reconfigurable system
     Author ['DE Van den Bout', 'JN Morris', 'D Thomae']
     Venue IEEE Design & Test …
     Year 1992
     Abstract The designs we used for testing were a Sig- netics 74181 ALU, an AMD 2909 micro sequencer, and a pattem generator we developed as  that the probability of successfully mapping a design to the AnyBoard increases if extra local buses are built between each FPGA and its
     Url https://ieeexplore.ieee.org/abstract/document/156155/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Characteristics and design of power hardware-in-the-loop simulations for electrical power systems
     Author ['GF Lauss', 'MO Faruque', 'K Schoder']
     Venue IEEE Transactions …
     Year 2015
     Abstract Section IV describes two exemplary case studies for PHIL simulation/testing and discusses the test results of a low voltage network with multiple  be divided into the following categories: (a) PC-based, (b) custom-processor based, (c) super-computer based, and (d) FPGA based
     Url https://ieeexplore.ieee.org/abstract/document/7177085/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title A general framework for FPGA-based real-time emulation of electrical machines for HIL applications
     Author ['NR Tavana', 'V Dinavahi']
     Venue IEEE Transactions on Industrial …
     Year 2014
     Abstract a HIL configuration in an effective and economic approach before applying them in a real system [1]– [6]. Such testing allows the  complexity of the system model [5]. Owing to the rapid developments and dramatic advances in digital hardware technology, the FPGA is becoming
     Url https://ieeexplore.ieee.org/abstract/document/6915878/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Fault injection and simulation for fault tolerant reconfigurable duplex system
     Author ['P Kubalík', 'J Kvasnicka']
     Venue 2007 IEEE Design and …
     Year 2007
     Abstract All hardware simulation time cover testing time, reconfiguration time, reconfiguration preparation time and AVR  FS, ST and TSC parameters of tested circuit physically mapped in the FPGA  on the fault list creation, which would make shorts and opens testing possible, either
     Url https://ieeexplore.ieee.org/abstract/document/4295312/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title PLC based intelligent traffic control system
     Author ['MA Khattak']
     Venue International Journal of Electrical & Computer Sciences …
     Year 2011
     Abstract Hardware simulation tests were successfully performed on the algorithm implemented into a PLC (programmable logic controller)  3.3 PLC simulator • Trilogy has built in simulator engine which is in effect a “soft PLC” • Great ease of program testing and debugging
     Url https://www.academia.edu/download/53128853/110606-9494-IJECS-IJENS.pdf


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Real time hardware co-simulation of edge detection for video processing system
     Author ['Y Said', 'T Saidani', 'F Smach']
     Venue 2012 16th IEEE …
     Year 2012
     Abstract The target FPGA chip is Xilinx Spartan 3A DSP 3400 XC3SD3400A-4FGG676C and Virtex 5  5” shows the software and hardware simulation for the Sobel Edge Detection design for the input image. Figure 4: System Generator project for hardware-in-the-loop testing on Virtex 5
     Url https://ieeexplore.ieee.org/abstract/document/6196563/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title FPGA-based adaptive noise cancellation for ultrasonic NDE application
     Author ['C Brady', 'J Arbona', 'IS Ahn', 'Y Lu']
     Venue 2012 IEEE International …
     Year 2012
     Abstract FPGA-based adaptive noise cancellation is designed. Three different filter realization structures have been evaluated and compared. Software simulation and hardware simulation shows that the adaptive filter could be an effective tool for ultrasonic NDE application
     Url https://ieeexplore.ieee.org/abstract/document/6220729/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title FPGA-based real-time emulation of power electronic systems with detailed representation of device characteristics
     Author ['A Myaing', 'V Dinavahi']
     Venue IEEE transactions on Industrial …
     Year 2010
     Abstract A 3-level 12-pulse Voltage Source Converter (VSC) fed induction machine drive is implemented on the FPGA  One of their most popular and de- manding application is the hardware-in-the-loop testing of digital controllers [1]–[6] for medium to high-voltage AC motor drives
     Url https://ieeexplore.ieee.org/abstract/document/5427032/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title FPGA HardCore single processor implementation of RT control applications
     Author ['SB Othman', 'M Ghrissi', 'AKB Salem']
     Venue 2008 3rd International …
     Year 2008
     Abstract cases, the FPGA-based controller architectures require extensive Real Time (RT) testing before applying  REFERENCES [1] V. Aggarwal and R. Kuhlman, "Simulating Sensors on FPGA Hardware," Embedded Systems  [2] H. Shouling and X. Xuping, "Hardware simulation of an
     Url https://ieeexplore.ieee.org/abstract/document/4540272/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Hardware-in-the-loop simulations for FPGA-based digital control design
     Author ['C Paiz', 'C Pohl', 'M Porrmann']
     Venue Informatics in Control Automation and …
     Year 2008
     Abstract For the design, implementation and testing of digital control systems, Hardware- in-the-Loop (HIL) simulations are  Hardware-in-the-Loop Simulations for FPGA-based Digital Control Design  In our case it is used to control the hardware simulation; while the system clock keeps
     Url https://link.springer.com/chapter/10.1007/978-3-540-79142-3_27


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title An automatic test approach for field programmable gate array (FPGA)
     Author ['AW Ruan', 'YB Liao', 'P Li', 'W Li']
     Venue Proceedings of the 2009 …
     Year 2009
     Abstract Since each procedure is implemented by a function, FPGA testing is executed by calling corresponding function  Furthermore, this FPGA-under-test is usually required to be configured several times in order to realize full coverage testing
     Url https://ieeexplore.ieee.org/abstract/document/5403877/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Digital hardware emulation of universal machine and universal line models for real-time electromagnetic transient simulation
     Author ['Y Chen', 'V Dinavahi']
     Venue IEEE Transactions on industrial …
     Year 2011
     Abstract On a 130MHz input clock frequency to the FPGA, the achieved execution times for UM and ULM models are 2.5μs and 1.42μs  The main applications of real-time transient simulators include testing of protective relays and controllers in power systems as well as power electronic
     Url https://ieeexplore.ieee.org/abstract/document/5771995/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title FPGA-Driven DAC with Second Order Sliding Mode Control of Filter Model for Hardware-In-the-Loop Simulators
     Author ['T Kokenyesi', 'M Hegedus', 'S Vereb']
     Venue 2018 IEEE 18th …
     Year 2018
     Abstract [7] GG Parma and V. Dinavahi, “Real-time digital hardware simulation of power  24] T. Kokenyesi, N. Durbak, and I. Varjasi, “FPGA-synthesizable filter  21st IMEKO TC-4 International Symposium and 19th International Workshop on ADC Modelling and Testing, Budapest, Hungary
     Url https://ieeexplore.ieee.org/abstract/document/8521939/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Methodology for implementation of unmanned vehicle control on FPGA using system generator
     Author ['SN Murthy', 'W Alvis', 'R Shirodkar']
     Venue … on Devices, Circuits …
     Year 2008
     Abstract In addition, the software provides for the hardware simulation and hardware-in-the-loop verification  the task and is dependent on both the clock frequency and FPGA being utilized  V. TESTING AND VERIFICATION The presented design procedures were applied to the RC-Truck
     Url https://ieeexplore.ieee.org/abstract/document/4542645/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Comparison of real-time simulation methods for power electronic applications
     Author ['T Kökényesi', 'I Varjasi']
     Venue 2013 4th International Youth …
     Year 2013
     Abstract Figueroa, and A. Monti, "A Low-Cost Real-Time Hardware-in-the-Loop Testing Approach of  David, "FPGA-Based Real-Time Simulation of State-Space Models Using Floating Point Cores," in Proc  9] GG Parma, and V. Dinavahi, "Real-Time Digital Hardware Simulation of Power
     Url https://ieeexplore.ieee.org/abstract/document/6604137/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Design and FPGA implementation of a pseudo-random bit sequence generator using spatiotemporal chaos
     Author ['Y Mao', 'L Cao', 'W Liu']
     Venue 2006 International Conference on …
     Year 2006
     Abstract Elementary hardware simulation results show that the throughput of the PRBS generator chip reaches  complexity and operating efficiency, the parameters used hereafter for FPGA implementation and  of the United States is a statistical package used for testing the randomness
     Url https://ieeexplore.ieee.org/abstract/document/4064322/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Modeling of power converters for debugging digital controllers through FPGA emulation
     Author ['F López-Colino', 'A Sanchez']
     Venue 2013 15th European …
     Year 2013
     Abstract 58, no. 3, pp. 998–1007, March 2011. [5] B. Lu, X. Wu, H. Figueroa, and A. Monti, “A low-cost real-time hardware-in-the-loop testing ap- proach  [8] A. Myaing and V. Dinavahi, “FPGA-based real  2011. [9] G. Parma and V. Dinavahi, “Real-time digital hardware simulation of power
     Url https://ieeexplore.ieee.org/abstract/document/6631870/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title A system-level FPGA-based hardware-in-the-loop test of high-speed train
     Author ['C Liu', 'X Guo', 'R Ma', 'Z Li', 'F Gechter']
     Venue IEEE transactions on …
     Year 2018
     Abstract and auxiliary systems are realized respectively in two connected FPGA boards to meet the requirement of computing power. The connection and data communication of different dSPACE board is through a fiber. The HIL platform is intended for the testing and performance
     Url https://ieeexplore.ieee.org/abstract/document/8444450/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Fpga-based simulation of power electronics using iterative methods
     Author ['H Zhang', 'J Sun']
     Venue 2014 International Power Electronics …
     Year 2014
     Abstract It eliminates the need for actual hardware and helps to reduce the cost and improve design reliability by facilitating extensive testing under different  [5] Parma, GG and Y. Dinavahi, "Real-time digital hardware simulation of power  [6] Myaing, A and Y. Dinavahi, "FPGA-based
     Url https://ieeexplore.ieee.org/abstract/document/6869894/


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title High-visibility debug-by-design for FPGA platforms
     Author ['P Bellows']
     Venue The Journal of Supercomputing
     Year 2005
     Abstract device driver strategies and a “register compiler” to ease the design and testing of the  simplifies driver development and debugging, and facilitates features like the “virtual hardware” simulation interface discussed  HIGH-VISIBILITY DEBUG-BY-DESIGN FOR FPGA PLATFORMS
     Url https://link.springer.com/article/10.1007/s11227-005-0287-y


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title Large-scale real-time electromagnetic transient simulation of power systems using hardware emulation on FPGAs
     Author ['Y Chen']
     Venue NA
     Year 2012
     Abstract Various rotating electric machines are modeled using universal machine (UM) model. The network solution exploits sparse matrix techniques for improved efficiency. A novel parallelled EMT solution algorithm is described that accommodates the parallel FPGA architecture
     Url https://era.library.ualberta.ca/items/93fed049-1d24-4bde-b1c4-accafa65e12f


     Search term "Hardware+simulation"+"PLC"+OR+"FPGA"+"Testing"
     Title An FPGA-based verification framework for real-time vision systems
     Author ['G van der Wal', 'F Brehm', 'M Piacentino']
     Venue 2006 Conference on …
     Year 2006
     Abstract The hardware simulation loads the initial memory images at the beginning of a run and writes the  Each test pro- gram compiles into a stand-alone executable making automated regression testing difficult to  The true power of the FPGA Testbench is its ability to run more complex
     Url https://ieeexplore.ieee.org/abstract/document/1640568/

