\contentsline {figure}{\numberline {1}{\ignorespaces UML diagram of procedure that takes place when finding magnitude.}}{3}
\contentsline {figure}{\numberline {2}{\ignorespaces UML diagram of procedure that takes place when finding the piecewise log of the sample.}}{4}
\contentsline {figure}{\numberline {3}{\ignorespaces Testing for loop to produce samples to compress}}{5}
\contentsline {figure}{\numberline {4}{\ignorespaces For loop used to find the leading one bit.}}{6}
\contentsline {figure}{\numberline {5}{\ignorespaces Clock component used in VHDL simulation.}}{7}
\contentsline {figure}{\numberline {6}{\ignorespaces Concurrency in action in during simulation.}}{8}
\contentsline {figure}{\numberline {7}{\ignorespaces Concurrency in action in during simulation.}}{9}
