<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1516</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1516-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1516.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-236&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:781px;left:68px;white-space:nowrap" class="ft02">35.14.1 &#160;&#160;Additional MSRs Supported in the Intel® Xeon®</p>
<p style="position:absolute;top:778px;left:520px;white-space:nowrap" class="ft03">&#160;</p>
<p style="position:absolute;top:781px;left:525px;white-space:nowrap" class="ft02">Processor D Product Family</p>
<p style="position:absolute;top:811px;left:68px;white-space:nowrap" class="ft04">The&#160;MSRs<a href="o_fe12b1e2a880e0ce-1516.html">&#160;listed in&#160;Table 35-35&#160;are&#160;</a>available to&#160;Intel</p>
<p style="position:absolute;top:809px;left:418px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:811px;left:429px;white-space:nowrap" class="ft04">&#160;Xeon</p>
<p style="position:absolute;top:809px;left:466px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:811px;left:477px;white-space:nowrap" class="ft04">&#160;Processor D Product Family&#160;(CPUID&#160;</p>
<p style="position:absolute;top:828px;left:68px;white-space:nowrap" class="ft04">DisplayFamily_DisplayModel = 06_56H). The&#160;Intel</p>
<p style="position:absolute;top:825px;left:406px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:828px;left:417px;white-space:nowrap" class="ft04">&#160;Xeon</p>
<p style="position:absolute;top:825px;left:455px;white-space:nowrap" class="ft05">®</p>
<p style="position:absolute;top:828px;left:466px;white-space:nowrap" class="ft04">&#160;processor D product family&#160;is based&#160;on the&#160;Broadwell&#160;</p>
<p style="position:absolute;top:844px;left:68px;white-space:nowrap" class="ft07">microarchitecture and supports&#160;the MSR&#160;interfaces listed&#160;in&#160;<a href="o_fe12b1e2a880e0ce-1423.html">Table 35-18,</a>&#160;<a href="o_fe12b1e2a880e0ce-1468.html">Table 35-27</a><a href="o_fe12b1e2a880e0ce-1503.html">, Table 35-32</a><a href="o_fe12b1e2a880e0ce-1507.html">, Table 35-34</a>,&#160;<br/><a href="o_fe12b1e2a880e0ce-1516.html">and Table&#160;35-35.</a>&#160;</p>
<p style="position:absolute;top:207px;left:80px;white-space:nowrap" class="ft04">C9BH</p>
<p style="position:absolute;top:207px;left:135px;white-space:nowrap" class="ft04">3227</p>
<p style="position:absolute;top:207px;left:185px;white-space:nowrap" class="ft04">IA32_L3_QOS_MASK_11</p>
<p style="position:absolute;top:207px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:207px;left:449px;white-space:nowrap" class="ft07">L3&#160;Class&#160;Of&#160;Service&#160;Mask&#160;- COS 11 (R/W).<br/>if CPUID.(EAX=10H,&#160;ECX=1):EDX.COS_MAX[15:0]&#160;<br/>&gt;=11</p>
<p style="position:absolute;top:268px;left:185px;white-space:nowrap" class="ft04">0:19</p>
<p style="position:absolute;top:268px;left:449px;white-space:nowrap" class="ft04">CBM:&#160;Bit vector&#160;of&#160;available&#160;L3&#160;ways for COS 11 enforcement</p>
<p style="position:absolute;top:292px;left:185px;white-space:nowrap" class="ft04">63:20</p>
<p style="position:absolute;top:292px;left:449px;white-space:nowrap" class="ft04">Reserved</p>
<p style="position:absolute;top:316px;left:80px;white-space:nowrap" class="ft04">C9CH</p>
<p style="position:absolute;top:316px;left:135px;white-space:nowrap" class="ft04">3228</p>
<p style="position:absolute;top:316px;left:185px;white-space:nowrap" class="ft04">IA32_L3_QOS_MASK_12</p>
<p style="position:absolute;top:316px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:316px;left:449px;white-space:nowrap" class="ft07">L3&#160;Class&#160;Of&#160;Service&#160;Mask&#160;- COS 12 (R/W).<br/>if CPUID.(EAX=10H,&#160;ECX=1):EDX.COS_MAX[15:0]&#160;<br/>&gt;=12</p>
<p style="position:absolute;top:377px;left:185px;white-space:nowrap" class="ft04">0:19</p>
<p style="position:absolute;top:377px;left:449px;white-space:nowrap" class="ft04">CBM:&#160;Bit vector&#160;of&#160;available&#160;L3&#160;ways for COS 12 enforcement</p>
<p style="position:absolute;top:402px;left:185px;white-space:nowrap" class="ft04">63:20</p>
<p style="position:absolute;top:402px;left:449px;white-space:nowrap" class="ft04">Reserved</p>
<p style="position:absolute;top:426px;left:80px;white-space:nowrap" class="ft04">C9DH</p>
<p style="position:absolute;top:426px;left:135px;white-space:nowrap" class="ft04">3229</p>
<p style="position:absolute;top:426px;left:185px;white-space:nowrap" class="ft04">IA32_L3_QOS_MASK_13</p>
<p style="position:absolute;top:426px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:426px;left:449px;white-space:nowrap" class="ft07">L3&#160;Class&#160;Of&#160;Service&#160;Mask&#160;- COS 13 (R/W).<br/>if CPUID.(EAX=10H,&#160;ECX=1):EDX.COS_MAX[15:0]&#160;<br/>&gt;=13</p>
<p style="position:absolute;top:487px;left:185px;white-space:nowrap" class="ft04">0:19</p>
<p style="position:absolute;top:487px;left:449px;white-space:nowrap" class="ft04">CBM:&#160;Bit vector&#160;of&#160;available&#160;L3&#160;ways for COS 13 enforcement</p>
<p style="position:absolute;top:511px;left:185px;white-space:nowrap" class="ft04">63:20</p>
<p style="position:absolute;top:511px;left:449px;white-space:nowrap" class="ft04">Reserved</p>
<p style="position:absolute;top:535px;left:80px;white-space:nowrap" class="ft04">C9EH</p>
<p style="position:absolute;top:535px;left:135px;white-space:nowrap" class="ft04">3230</p>
<p style="position:absolute;top:535px;left:185px;white-space:nowrap" class="ft04">IA32_L3_QOS_MASK_14</p>
<p style="position:absolute;top:535px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:535px;left:449px;white-space:nowrap" class="ft07">L3&#160;Class&#160;Of&#160;Service&#160;Mask&#160;- COS 14 (R/W).<br/>if CPUID.(EAX=10H,&#160;ECX=1):EDX.COS_MAX[15:0]&#160;<br/>&gt;=14</p>
<p style="position:absolute;top:597px;left:185px;white-space:nowrap" class="ft04">0:19</p>
<p style="position:absolute;top:597px;left:449px;white-space:nowrap" class="ft04">CBM:&#160;Bit vector&#160;of&#160;available&#160;L3&#160;ways for COS 14 enforcement</p>
<p style="position:absolute;top:620px;left:185px;white-space:nowrap" class="ft04">63:20</p>
<p style="position:absolute;top:620px;left:449px;white-space:nowrap" class="ft04">Reserved</p>
<p style="position:absolute;top:645px;left:80px;white-space:nowrap" class="ft04">C9FH</p>
<p style="position:absolute;top:645px;left:135px;white-space:nowrap" class="ft04">3231</p>
<p style="position:absolute;top:645px;left:185px;white-space:nowrap" class="ft04">IA32_L3_QOS_MASK_15</p>
<p style="position:absolute;top:645px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:645px;left:449px;white-space:nowrap" class="ft07">L3&#160;Class&#160;Of&#160;Service&#160;Mask&#160;- COS 15 (R/W).<br/>if CPUID.(EAX=10H,&#160;ECX=1):EDX.COS_MAX[15:0]&#160;<br/>&gt;=15</p>
<p style="position:absolute;top:706px;left:185px;white-space:nowrap" class="ft04">0:19</p>
<p style="position:absolute;top:706px;left:449px;white-space:nowrap" class="ft04">CBM:&#160;Bit vector&#160;of&#160;available&#160;L3&#160;ways for COS 15 enforcement</p>
<p style="position:absolute;top:730px;left:185px;white-space:nowrap" class="ft04">63:20</p>
<p style="position:absolute;top:730px;left:449px;white-space:nowrap" class="ft04">Reserved</p>
<p style="position:absolute;top:902px;left:77px;white-space:nowrap" class="ft06">Table 35-35. &#160;Additional MSRs&#160;Supported by&#160;Intel®&#160;Xeon® Processor D&#160;with DisplayFamily_DisplayModel&#160;06_56H</p>
<p style="position:absolute;top:927px;left:98px;white-space:nowrap" class="ft04">Register&#160;</p>
<p style="position:absolute;top:943px;left:99px;white-space:nowrap" class="ft04">Address</p>
<p style="position:absolute;top:943px;left:220px;white-space:nowrap" class="ft04">Register Name</p>
<p style="position:absolute;top:927px;left:379px;white-space:nowrap" class="ft04">Scope</p>
<p style="position:absolute;top:943px;left:595px;white-space:nowrap" class="ft04">Bit Description</p>
<p style="position:absolute;top:967px;left:82px;white-space:nowrap" class="ft04">&#160;Hex</p>
<p style="position:absolute;top:967px;left:140px;white-space:nowrap" class="ft04">Dec</p>
<p style="position:absolute;top:991px;left:80px;white-space:nowrap" class="ft04">1ACH</p>
<p style="position:absolute;top:991px;left:139px;white-space:nowrap" class="ft04">428</p>
<p style="position:absolute;top:991px;left:185px;white-space:nowrap" class="ft04">MSR_TURBO_RATIO_LIMIT3&#160;Package</p>
<p style="position:absolute;top:991px;left:449px;white-space:nowrap" class="ft08">Config&#160;Ratio&#160;Limit of&#160;Turbo Mode<br/>RO&#160;if&#160;MSR_PLATFORM_INFO.[28]&#160;= 0,<br/>RW&#160;if MSR_PLATFORM_INFO.[28] = 1</p>
<p style="position:absolute;top:1057px;left:185px;white-space:nowrap" class="ft04">62:0</p>
<p style="position:absolute;top:1057px;left:357px;white-space:nowrap" class="ft04">Package</p>
<p style="position:absolute;top:1057px;left:449px;white-space:nowrap" class="ft04">Reserved</p>
<p style="position:absolute;top:100px;left:71px;white-space:nowrap" class="ft06">Table 35-34. &#160;Additional&#160;MSRs Common&#160;to&#160;Intel® Xeon®&#160;Processor D and&#160;Intel Xeon&#160;Processors E5&#160;v4 Family&#160;Based&#160;</p>
<p style="position:absolute;top:118px;left:334px;white-space:nowrap" class="ft06">on&#160;the Broadwell Microarchitecture</p>
<p style="position:absolute;top:142px;left:98px;white-space:nowrap" class="ft04">Register&#160;</p>
<p style="position:absolute;top:159px;left:99px;white-space:nowrap" class="ft04">Address</p>
<p style="position:absolute;top:159px;left:220px;white-space:nowrap" class="ft04">Register Name</p>
<p style="position:absolute;top:142px;left:379px;white-space:nowrap" class="ft04">Scope</p>
<p style="position:absolute;top:159px;left:595px;white-space:nowrap" class="ft04">Bit Description</p>
<p style="position:absolute;top:182px;left:82px;white-space:nowrap" class="ft04">&#160;Hex</p>
<p style="position:absolute;top:182px;left:140px;white-space:nowrap" class="ft04">Dec</p>
</div>
</body>
</html>
