Analysis & Synthesis report for FP
Thu Feb 22 03:17:31 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_moa1:auto_generated
 15. Source assignments for Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component|altsyncram_nkg1:auto_generated
 16. Parameter Settings for User Entity Instance: pll1:pll1_inst|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectPcPlus1
 18. Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectTarget
 19. Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_Mux1
 20. Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_Mux
 21. Parameter Settings for User Entity Instance: fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:forward_rs1
 23. Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:forward_rs2
 24. Parameter Settings for User Entity Instance: Decode_Cycle:D_c|sign_extention:SE_o
 25. Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:imm_mux
 26. Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux3to_1_d:ForwardAMux
 27. Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux3to_1_d:ForwardBMux
 28. Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux2_to1:RandIdea
 29. Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux2_to1:muxRegDst
 30. Parameter Settings for User Entity Instance: Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:writeBack_Mux
 32. Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux
 33. Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:WriteRegisterAddress
 34. altpll Parameter Settings by Entity Instance
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "WriteBack_Cycle:WB_c|Mux2_to1:WriteRegisterAddress"
 37. Port Connectivity Checks: "WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux"
 38. Port Connectivity Checks: "Excuation_Cycle:E_c|Alu:alu"
 39. Port Connectivity Checks: "Decode_Cycle:D_c|Adder32:tagetAddressAdder"
 40. Port Connectivity Checks: "fetch_Cycle:F_c|instmem:Inst"
 41. Port Connectivity Checks: "fetch_Cycle:F_c|Direction_Predictor:PHTable"
 42. Port Connectivity Checks: "fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectPcPlus1"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Feb 22 03:17:31 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; FP                                          ;
; Top-level Entity Name              ; pipeline_TopLevel                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,079                                       ;
;     Total combinational functions  ; 3,007                                       ;
;     Dedicated logic registers      ; 1,448                                       ;
; Total registers                    ; 1448                                        ;
; Total pins                         ; 7                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,048                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; pipeline_TopLevel  ; FP                 ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+
; instmem.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v                 ;         ;
; Zero.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Zero.v                    ;         ;
; WriteBack_Cycle.v                ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/WriteBack_Cycle.v         ;         ;
; sign_extention.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/sign_extention.v          ;         ;
; Register_File.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Register_File.v           ;         ;
; pipeline_TopLevel.v              ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v       ;         ;
; Mux3to_1_d.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux3to_1_d.v              ;         ;
; Mux2_to1.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v                ;         ;
; Memory_Cycle.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Memory_Cycle.v            ;         ;
; is_jump.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/is_jump.v                 ;         ;
; Hazard_Detection_Unit.v          ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Hazard_Detection_Unit.v   ;         ;
; Global_History_Register.v        ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Global_History_Register.v ;         ;
; forwarding_Unit.v                ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/forwarding_Unit.v         ;         ;
; fetch_Cycle.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v             ;         ;
; Excuation_Cycle.v                ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v         ;         ;
; Direction_Predictor.v            ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Direction_Predictor.v     ;         ;
; Decode_Cycle.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v            ;         ;
; datamem1.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v                ;         ;
; Control_pip.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Control_pip.v             ;         ;
; Branch_Target_Buffer.v           ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Branch_Target_Buffer.v    ;         ;
; ALUcontrol.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/ALUcontrol.v              ;         ;
; Alu.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Alu.v                     ;         ;
; Adder32.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Adder32.v                 ;         ;
; pll1.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pll1.v                    ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                      ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                  ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                 ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc               ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc               ;         ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/pll1_altpll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_moa1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_moa1.tdf    ;         ;
; inst_init.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/inst_init.mif             ;         ;
; db/altsyncram_nkg1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_nkg1.tdf    ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,079                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 3007                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 2318                                                                               ;
;     -- 3 input functions                    ; 496                                                                                ;
;     -- <=2 input functions                  ; 193                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 2923                                                                               ;
;     -- arithmetic mode                      ; 84                                                                                 ;
;                                             ;                                                                                    ;
; Total registers                             ; 1448                                                                               ;
;     -- Dedicated logic registers            ; 1448                                                                               ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 7                                                                                  ;
; Total memory bits                           ; 2048                                                                               ;
;                                             ;                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                  ;
;                                             ;                                                                                    ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1482                                                                               ;
; Total fan-out                               ; 15739                                                                              ;
; Average fan-out                             ; 3.47                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                     ; Entity Name             ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |pipeline_TopLevel                           ; 3007 (0)            ; 1448 (0)                  ; 2048        ; 0          ; 0            ; 0       ; 0         ; 7    ; 0            ; 0          ; |pipeline_TopLevel                                                                                                      ; pipeline_TopLevel       ; work         ;
;    |Decode_Cycle:D_c|                        ; 1679 (191)          ; 1113 (121)                ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c                                                                                     ; Decode_Cycle            ; work         ;
;       |Adder32:tagetAddressAdder|            ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c|Adder32:tagetAddressAdder                                                           ; Adder32                 ; work         ;
;       |Control_pip:Cu|                       ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c|Control_pip:Cu                                                                      ; Control_pip             ; work         ;
;       |Mux2_to1:forward_rs1|                 ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c|Mux2_to1:forward_rs1                                                                ; Mux2_to1                ; work         ;
;       |Mux2_to1:forward_rs2|                 ; 46 (46)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c|Mux2_to1:forward_rs2                                                                ; Mux2_to1                ; work         ;
;       |Register_File:rf|                     ; 1374 (1374)         ; 992 (992)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf                                                                    ; Register_File           ; work         ;
;    |Excuation_Cycle:E_c|                     ; 908 (276)           ; 78 (78)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c                                                                                  ; Excuation_Cycle         ; work         ;
;       |ALUcontrol:Alucontrol|                ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|ALUcontrol:Alucontrol                                                            ; ALUcontrol              ; work         ;
;       |Alu:alu|                              ; 444 (444)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|Alu:alu                                                                          ; Alu                     ; work         ;
;       |Mux2_to1:RandIdea|                    ; 36 (36)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux2_to1:RandIdea                                                                ; Mux2_to1                ; work         ;
;       |Mux2_to1:muxRegDst|                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux2_to1:muxRegDst                                                               ; Mux2_to1                ; work         ;
;       |Mux3to_1_d:ForwardAMux|               ; 66 (66)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux3to_1_d:ForwardAMux                                                           ; Mux3to_1_d              ; work         ;
;       |Mux3to_1_d:ForwardBMux|               ; 66 (66)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux3to_1_d:ForwardBMux                                                           ; Mux3to_1_d              ; work         ;
;    |Hazard_Detection_Unit:HD_u|              ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Hazard_Detection_Unit:HD_u                                                                           ; Hazard_Detection_Unit   ; work         ;
;    |Memory_Cycle:M_c|                        ; 77 (77)             ; 77 (77)                   ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Memory_Cycle:M_c                                                                                     ; Memory_Cycle            ; work         ;
;       |datamem1:data_memory|                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Memory_Cycle:M_c|datamem1:data_memory                                                                ; datamem1                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component                                ; altsyncram              ; work         ;
;             |altsyncram_nkg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component|altsyncram_nkg1:auto_generated ; altsyncram_nkg1         ; work         ;
;    |WriteBack_Cycle:WB_c|                    ; 49 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|WriteBack_Cycle:WB_c                                                                                 ; WriteBack_Cycle         ; work         ;
;       |Mux2_to1:JAL_Mux|                     ; 26 (26)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux                                                                ; Mux2_to1                ; work         ;
;       |Mux2_to1:WriteRegisterAddress|        ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|WriteBack_Cycle:WB_c|Mux2_to1:WriteRegisterAddress                                                   ; Mux2_to1                ; work         ;
;    |fetch_Cycle:F_c|                         ; 252 (66)            ; 180 (48)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c                                                                                      ; fetch_Cycle             ; work         ;
;       |Branch_Target_Buffer:BTb|             ; 50 (50)             ; 96 (96)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb                                                             ; Branch_Target_Buffer    ; work         ;
;       |Direction_Predictor:PHTable|          ; 61 (61)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|Direction_Predictor:PHTable                                                          ; Direction_Predictor     ; work         ;
;       |Global_History_Register:GHR_module|   ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|Global_History_Register:GHR_module                                                   ; Global_History_Register ; work         ;
;       |Mux2_to1:Pc_Mux|                      ; 68 (68)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|Mux2_to1:Pc_Mux                                                                      ; Mux2_to1                ; work         ;
;       |instmem:Inst|                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst                                                                         ; instmem                 ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component                                         ; altsyncram              ; work         ;
;             |altsyncram_moa1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_moa1:auto_generated          ; altsyncram_moa1         ; work         ;
;       |is_jump:isJUMP|                       ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|fetch_Cycle:F_c|is_jump:isJUMP                                                                       ; is_jump                 ; work         ;
;    |forwarding_Unit:F_u|                     ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|forwarding_Unit:F_u                                                                                  ; forwarding_Unit         ; work         ;
;    |pll1:pll1_inst|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|pll1:pll1_inst                                                                                       ; pll1                    ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|pll1:pll1_inst|altpll:altpll_component                                                               ; altpll                  ; work         ;
;          |pll1_altpll:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pipeline_TopLevel|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated                                    ; pll1_altpll             ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                            ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+
; Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component|altsyncram_nkg1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; None          ;
; fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_moa1:auto_generated|ALTSYNCRAM          ; M9K  ; ROM         ; 32           ; 32           ; --           ; --           ; 1024 ; inst_init.mif ;
+-----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |pipeline_TopLevel|fetch_Cycle:F_c|instmem:Inst          ; instmem.v       ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |pipeline_TopLevel|Memory_Cycle:M_c|datamem1:data_memory ; datamem1.v      ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |pipeline_TopLevel|pll1:pll1_inst                        ; pll1.v          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                  ;
+------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                                     ;
+------------------------------------------------------------+------------------------------------------------------------------------+
; Decode_Cycle:D_c|R31_Ex[5]                                 ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|imm_D[3]                                  ; Merged with Decode_Cycle:D_c|funct[3]                                  ;
; Decode_Cycle:D_c|Read_Data1_D[0]                           ; Merged with Decode_Cycle:D_c|R31_Ex[0]                                 ;
; Decode_Cycle:D_c|Read_Data1_D[1]                           ; Merged with Decode_Cycle:D_c|R31_Ex[1]                                 ;
; Decode_Cycle:D_c|Read_Data1_D[2]                           ; Merged with Decode_Cycle:D_c|R31_Ex[2]                                 ;
; Decode_Cycle:D_c|Read_Data1_D[3]                           ; Merged with Decode_Cycle:D_c|R31_Ex[3]                                 ;
; Decode_Cycle:D_c|Read_Data1_D[4]                           ; Merged with Decode_Cycle:D_c|R31_Ex[4]                                 ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][17] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][18] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][19] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][20] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][21] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][22] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][23] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][24] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][25] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][26] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][27] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][28] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][29] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][30] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][31] ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][17]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][18]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][19]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][20]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][21]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][22]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][23]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][24]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][25]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][26]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][27]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][28]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][29]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][30]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][31]  ; Merged with fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ;
; Decode_Cycle:D_c|imm_D[17..31]                             ; Merged with Decode_Cycle:D_c|imm_D[16]                                 ;
; Decode_Cycle:D_c|imm_D[5]                                  ; Merged with Decode_Cycle:D_c|funct[5]                                  ;
; Decode_Cycle:D_c|imm_D[4]                                  ; Merged with Decode_Cycle:D_c|funct[4]                                  ;
; Decode_Cycle:D_c|imm_D[2]                                  ; Merged with Decode_Cycle:D_c|funct[2]                                  ;
; Decode_Cycle:D_c|imm_D[1]                                  ; Merged with Decode_Cycle:D_c|funct[1]                                  ;
; Decode_Cycle:D_c|imm_D[0]                                  ; Merged with Decode_Cycle:D_c|funct[0]                                  ;
; Decode_Cycle:D_c|shamt[4]                                  ; Merged with Decode_Cycle:D_c|imm_D[10]                                 ;
; Decode_Cycle:D_c|shamt[3]                                  ; Merged with Decode_Cycle:D_c|imm_D[9]                                  ;
; Decode_Cycle:D_c|shamt[2]                                  ; Merged with Decode_Cycle:D_c|imm_D[8]                                  ;
; Decode_Cycle:D_c|shamt[1]                                  ; Merged with Decode_Cycle:D_c|imm_D[7]                                  ;
; Decode_Cycle:D_c|shamt[0]                                  ; Merged with Decode_Cycle:D_c|imm_D[6]                                  ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][31]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][30]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][29]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][28]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][27]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][26]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][25]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][24]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][23]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][22]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][21]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][20]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][19]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][18]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][17]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][16]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][15]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][14]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][13]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][12]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][11]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][10]               ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][9]                ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][8]                ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][7]                ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][6]                ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][5]                ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][4]                ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][3]                ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][2]                ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][1]                ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|Register_File:rf|mem[0][0]                ; Stuck at GND due to stuck port data_in                                 ;
; Decode_Cycle:D_c|stallreg                                  ; Stuck at GND due to stuck port data_in                                 ;
; Excuation_Cycle:E_c|MemRead_Ex                             ; Lost fanout                                                            ;
; fetch_Cycle:F_c|pcTop[5..31]                               ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][16]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][15]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][15] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][14]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][14] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][13]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][13] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][12]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][12] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][11]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][11] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][10]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][10] ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][9]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][9]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][8]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][8]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][7]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][7]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][6]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][6]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][5]  ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][5]   ; Lost fanout                                                            ;
; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][5]   ; Lost fanout                                                            ;
; Total Number of Removed Registers = 525                    ;                                                                        ;
+------------------------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+----------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+----------------------------+---------------------------+----------------------------------------------------------------------------------+
; fetch_Cycle:F_c|pcTop[31]  ; Lost Fanouts              ; fetch_Cycle:F_c|pcTop[30], fetch_Cycle:F_c|pcTop[29], fetch_Cycle:F_c|pcTop[28], ;
;                            ;                           ; fetch_Cycle:F_c|pcTop[27], fetch_Cycle:F_c|pcTop[26], fetch_Cycle:F_c|pcTop[25], ;
;                            ;                           ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16],                      ;
;                            ;                           ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][16]                        ;
; Decode_Cycle:D_c|R31_Ex[5] ; Stuck at GND              ; Excuation_Cycle:E_c|MemRead_Ex                                                   ;
;                            ; due to stuck port data_in ;                                                                                  ;
; fetch_Cycle:F_c|pcTop[15]  ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][15]                        ;
; fetch_Cycle:F_c|pcTop[14]  ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][14]                        ;
; fetch_Cycle:F_c|pcTop[13]  ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][13]                        ;
; fetch_Cycle:F_c|pcTop[12]  ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][12]                       ;
; fetch_Cycle:F_c|pcTop[11]  ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][11]                        ;
; fetch_Cycle:F_c|pcTop[10]  ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][10]                        ;
; fetch_Cycle:F_c|pcTop[9]   ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][9]                         ;
; fetch_Cycle:F_c|pcTop[8]   ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][8]                        ;
; fetch_Cycle:F_c|pcTop[7]   ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][7]                         ;
; fetch_Cycle:F_c|pcTop[6]   ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][6]                         ;
; fetch_Cycle:F_c|pcTop[5]   ; Lost Fanouts              ; fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][5]                         ;
+----------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1448  ;
; Number of registers using Synchronous Clear  ; 52    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1156  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Global_History_Register:GHR_module|GHR_Reg[1] ;
; 3:1                ; 105 bits  ; 210 LEs       ; 105 LEs              ; 105 LEs                ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|rs2_d[1]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[16][1]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[8][20]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[24][7]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[4][30]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[20][24]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[12][9]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[28][7]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[2][19]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[18][9]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[10][19]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[26][0]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[6][15]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[22][16]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[14][6]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[30][28]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[1][29]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[17][15]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[9][9]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[25][8]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[5][24]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[21][22]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[13][29]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[29][29]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[3][8]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[19][29]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[11][9]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[27][2]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[7][3]                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[23][23]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[15][24]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|mem[31][21]                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|pcTop[3]                                      ;
; 3:1                ; 43 bits   ; 86 LEs        ; 43 LEs               ; 43 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|InstrReg[25]                                  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[15][16]    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[14][9]     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[13][5]     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[12][4]     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[11][16]    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[10][16]    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[9][2]      ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[8][1]      ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[7][11]     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[6][1]      ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[5][12]     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[4][10]     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[3][16]     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[2][16]     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[1][12]     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|Branch_Target_Buffer:BTb|BTB_Table[0][9]      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|pcTop[28]                                     ;
; 8:1                ; 10 bits   ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|pcTop[18]                                     ;
; 20:1               ; 8 bits    ; 104 LEs       ; 48 LEs               ; 56 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[8]                              ;
; 20:1               ; 8 bits    ; 104 LEs       ; 48 LEs               ; 56 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[16]                             ;
; 21:1               ; 4 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[6]                              ;
; 21:1               ; 4 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[24]                             ;
; 22:1               ; 2 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[2]                              ;
; 22:1               ; 2 bits    ; 28 LEs        ; 18 LEs               ; 10 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[28]                             ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |pipeline_TopLevel|Excuation_Cycle:E_c|AluResult[31]                             ;
; 39:1               ; 10 bits   ; 260 LEs       ; 130 LEs              ; 130 LEs                ; Yes        ; |pipeline_TopLevel|fetch_Cycle:F_c|pcTop[9]                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |pipeline_TopLevel|Decode_Cycle:D_c|RegDistination                               ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |pipeline_TopLevel|WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux|out[25]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pipeline_TopLevel|WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux|out[0]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux3to_1_d:ForwardAMux|Mux11              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |pipeline_TopLevel|Excuation_Cycle:E_c|Mux3to_1_d:ForwardBMux|Mux8               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |pipeline_TopLevel|Excuation_Cycle:E_c|ALUcontrol:Alucontrol|Mux0                ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |pipeline_TopLevel|fetch_Cycle:F_c|Direction_Predictor:PHTable|Mux1              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; No         ; |pipeline_TopLevel|Excuation_Cycle:E_c|Alu:alu|Add0                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |pipeline_TopLevel|Excuation_Cycle:E_c|Alu:alu|Add0                              ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; No         ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|Rd1[24]                     ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; No         ; |pipeline_TopLevel|Decode_Cycle:D_c|Register_File:rf|Rd2[18]                     ;
; 37:1               ; 5 bits    ; 120 LEs       ; 65 LEs               ; 55 LEs                 ; No         ; |pipeline_TopLevel|fetch_Cycle:F_c|Mux2_to1:Pc_Mux|out[3]                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_moa1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component|altsyncram_nkg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:pll1_inst|altpll:altpll_component ;
+-------------------------------+------------------------+----------------------------+
; Parameter Name                ; Value                  ; Type                       ;
+-------------------------------+------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                    ;
; PLL_TYPE                      ; AUTO                   ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                    ;
; LOCK_HIGH                     ; 1                      ; Untyped                    ;
; LOCK_LOW                      ; 1                      ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                    ;
; SKIP_VCO                      ; OFF                    ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                    ;
; BANDWIDTH                     ; 0                      ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                    ;
; DOWN_SPREAD                   ; 0                      ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped                    ;
; CLK0_MULTIPLY_BY              ; 6                      ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped                    ;
; CLK0_DIVIDE_BY                ; 5                      ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped                    ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                    ;
; DPA_DIVIDER                   ; 0                      ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                    ;
; VCO_MIN                       ; 0                      ; Untyped                    ;
; VCO_MAX                       ; 0                      ; Untyped                    ;
; VCO_CENTER                    ; 0                      ; Untyped                    ;
; PFD_MIN                       ; 0                      ; Untyped                    ;
; PFD_MAX                       ; 0                      ; Untyped                    ;
; M_INITIAL                     ; 0                      ; Untyped                    ;
; M                             ; 0                      ; Untyped                    ;
; N                             ; 1                      ; Untyped                    ;
; M2                            ; 1                      ; Untyped                    ;
; N2                            ; 1                      ; Untyped                    ;
; SS                            ; 1                      ; Untyped                    ;
; C0_HIGH                       ; 0                      ; Untyped                    ;
; C1_HIGH                       ; 0                      ; Untyped                    ;
; C2_HIGH                       ; 0                      ; Untyped                    ;
; C3_HIGH                       ; 0                      ; Untyped                    ;
; C4_HIGH                       ; 0                      ; Untyped                    ;
; C5_HIGH                       ; 0                      ; Untyped                    ;
; C6_HIGH                       ; 0                      ; Untyped                    ;
; C7_HIGH                       ; 0                      ; Untyped                    ;
; C8_HIGH                       ; 0                      ; Untyped                    ;
; C9_HIGH                       ; 0                      ; Untyped                    ;
; C0_LOW                        ; 0                      ; Untyped                    ;
; C1_LOW                        ; 0                      ; Untyped                    ;
; C2_LOW                        ; 0                      ; Untyped                    ;
; C3_LOW                        ; 0                      ; Untyped                    ;
; C4_LOW                        ; 0                      ; Untyped                    ;
; C5_LOW                        ; 0                      ; Untyped                    ;
; C6_LOW                        ; 0                      ; Untyped                    ;
; C7_LOW                        ; 0                      ; Untyped                    ;
; C8_LOW                        ; 0                      ; Untyped                    ;
; C9_LOW                        ; 0                      ; Untyped                    ;
; C0_INITIAL                    ; 0                      ; Untyped                    ;
; C1_INITIAL                    ; 0                      ; Untyped                    ;
; C2_INITIAL                    ; 0                      ; Untyped                    ;
; C3_INITIAL                    ; 0                      ; Untyped                    ;
; C4_INITIAL                    ; 0                      ; Untyped                    ;
; C5_INITIAL                    ; 0                      ; Untyped                    ;
; C6_INITIAL                    ; 0                      ; Untyped                    ;
; C7_INITIAL                    ; 0                      ; Untyped                    ;
; C8_INITIAL                    ; 0                      ; Untyped                    ;
; C9_INITIAL                    ; 0                      ; Untyped                    ;
; C0_MODE                       ; BYPASS                 ; Untyped                    ;
; C1_MODE                       ; BYPASS                 ; Untyped                    ;
; C2_MODE                       ; BYPASS                 ; Untyped                    ;
; C3_MODE                       ; BYPASS                 ; Untyped                    ;
; C4_MODE                       ; BYPASS                 ; Untyped                    ;
; C5_MODE                       ; BYPASS                 ; Untyped                    ;
; C6_MODE                       ; BYPASS                 ; Untyped                    ;
; C7_MODE                       ; BYPASS                 ; Untyped                    ;
; C8_MODE                       ; BYPASS                 ; Untyped                    ;
; C9_MODE                       ; BYPASS                 ; Untyped                    ;
; C0_PH                         ; 0                      ; Untyped                    ;
; C1_PH                         ; 0                      ; Untyped                    ;
; C2_PH                         ; 0                      ; Untyped                    ;
; C3_PH                         ; 0                      ; Untyped                    ;
; C4_PH                         ; 0                      ; Untyped                    ;
; C5_PH                         ; 0                      ; Untyped                    ;
; C6_PH                         ; 0                      ; Untyped                    ;
; C7_PH                         ; 0                      ; Untyped                    ;
; C8_PH                         ; 0                      ; Untyped                    ;
; C9_PH                         ; 0                      ; Untyped                    ;
; L0_HIGH                       ; 1                      ; Untyped                    ;
; L1_HIGH                       ; 1                      ; Untyped                    ;
; G0_HIGH                       ; 1                      ; Untyped                    ;
; G1_HIGH                       ; 1                      ; Untyped                    ;
; G2_HIGH                       ; 1                      ; Untyped                    ;
; G3_HIGH                       ; 1                      ; Untyped                    ;
; E0_HIGH                       ; 1                      ; Untyped                    ;
; E1_HIGH                       ; 1                      ; Untyped                    ;
; E2_HIGH                       ; 1                      ; Untyped                    ;
; E3_HIGH                       ; 1                      ; Untyped                    ;
; L0_LOW                        ; 1                      ; Untyped                    ;
; L1_LOW                        ; 1                      ; Untyped                    ;
; G0_LOW                        ; 1                      ; Untyped                    ;
; G1_LOW                        ; 1                      ; Untyped                    ;
; G2_LOW                        ; 1                      ; Untyped                    ;
; G3_LOW                        ; 1                      ; Untyped                    ;
; E0_LOW                        ; 1                      ; Untyped                    ;
; E1_LOW                        ; 1                      ; Untyped                    ;
; E2_LOW                        ; 1                      ; Untyped                    ;
; E3_LOW                        ; 1                      ; Untyped                    ;
; L0_INITIAL                    ; 1                      ; Untyped                    ;
; L1_INITIAL                    ; 1                      ; Untyped                    ;
; G0_INITIAL                    ; 1                      ; Untyped                    ;
; G1_INITIAL                    ; 1                      ; Untyped                    ;
; G2_INITIAL                    ; 1                      ; Untyped                    ;
; G3_INITIAL                    ; 1                      ; Untyped                    ;
; E0_INITIAL                    ; 1                      ; Untyped                    ;
; E1_INITIAL                    ; 1                      ; Untyped                    ;
; E2_INITIAL                    ; 1                      ; Untyped                    ;
; E3_INITIAL                    ; 1                      ; Untyped                    ;
; L0_MODE                       ; BYPASS                 ; Untyped                    ;
; L1_MODE                       ; BYPASS                 ; Untyped                    ;
; G0_MODE                       ; BYPASS                 ; Untyped                    ;
; G1_MODE                       ; BYPASS                 ; Untyped                    ;
; G2_MODE                       ; BYPASS                 ; Untyped                    ;
; G3_MODE                       ; BYPASS                 ; Untyped                    ;
; E0_MODE                       ; BYPASS                 ; Untyped                    ;
; E1_MODE                       ; BYPASS                 ; Untyped                    ;
; E2_MODE                       ; BYPASS                 ; Untyped                    ;
; E3_MODE                       ; BYPASS                 ; Untyped                    ;
; L0_PH                         ; 0                      ; Untyped                    ;
; L1_PH                         ; 0                      ; Untyped                    ;
; G0_PH                         ; 0                      ; Untyped                    ;
; G1_PH                         ; 0                      ; Untyped                    ;
; G2_PH                         ; 0                      ; Untyped                    ;
; G3_PH                         ; 0                      ; Untyped                    ;
; E0_PH                         ; 0                      ; Untyped                    ;
; E1_PH                         ; 0                      ; Untyped                    ;
; E2_PH                         ; 0                      ; Untyped                    ;
; E3_PH                         ; 0                      ; Untyped                    ;
; M_PH                          ; 0                      ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                    ;
; CLK0_COUNTER                  ; G0                     ; Untyped                    ;
; CLK1_COUNTER                  ; G0                     ; Untyped                    ;
; CLK2_COUNTER                  ; G0                     ; Untyped                    ;
; CLK3_COUNTER                  ; G0                     ; Untyped                    ;
; CLK4_COUNTER                  ; G0                     ; Untyped                    ;
; CLK5_COUNTER                  ; G0                     ; Untyped                    ;
; CLK6_COUNTER                  ; E0                     ; Untyped                    ;
; CLK7_COUNTER                  ; E1                     ; Untyped                    ;
; CLK8_COUNTER                  ; E2                     ; Untyped                    ;
; CLK9_COUNTER                  ; E3                     ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                    ;
; M_TIME_DELAY                  ; 0                      ; Untyped                    ;
; N_TIME_DELAY                  ; 0                      ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                    ;
; VCO_POST_SCALE                ; 0                      ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                 ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                    ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                    ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                    ;
; DEVICE_FAMILY                 ; MAX 10                 ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE             ;
+-------------------------------+------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectPcPlus1 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectTarget ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_Mux1 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; n              ; 32    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_Cycle:F_c|Mux2_to1:Pc_Mux ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; n              ; 32    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; inst_init.mif        ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_moa1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:forward_rs1 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:forward_rs2 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Cycle:D_c|sign_extention:SE_o ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Decode_Cycle:D_c|Mux2_to1:imm_mux ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 32    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux3to_1_d:ForwardAMux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux3to_1_d:ForwardBMux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux2_to1:RandIdea ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Excuation_Cycle:E_c|Mux2_to1:muxRegDst ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_nkg1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:writeBack_Mux ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: WriteBack_Cycle:WB_c|Mux2_to1:WriteRegisterAddress ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll1:pll1_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                     ;
; Entity Instance                           ; fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "WriteBack_Cycle:WB_c|Mux2_to1:WriteRegisterAddress" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; y    ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "WriteBack_Cycle:WB_c|Mux2_to1:JAL_Mux" ;
+----------+-------+----------+-------------------------------------+
; Port     ; Type  ; Severity ; Details                             ;
+----------+-------+----------+-------------------------------------+
; y[31..6] ; Input ; Info     ; Stuck at GND                        ;
+----------+-------+----------+-------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Excuation_Cycle:E_c|Alu:alu" ;
+-------+--------+----------+-----------------------------+
; Port  ; Type   ; Severity ; Details                     ;
+-------+--------+----------+-----------------------------+
; ZeroF ; Output ; Info     ; Explicitly unconnected      ;
+-------+--------+----------+-----------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "Decode_Cycle:D_c|Adder32:tagetAddressAdder" ;
+----------+-------+----------+------------------------------------------+
; Port     ; Type  ; Severity ; Details                                  ;
+----------+-------+----------+------------------------------------------+
; x[31..6] ; Input ; Info     ; Stuck at GND                             ;
+----------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch_Cycle:F_c|instmem:Inst"                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch_Cycle:F_c|Direction_Predictor:PHTable"                                                                                                                                    ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pc_F ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectPcPlus1" ;
+----------+-------+----------+------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                        ;
+----------+-------+----------+------------------------------------------------+
; y[31..6] ; Input ; Info     ; Stuck at GND                                   ;
+----------+-------+----------+------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 7                           ;
; cycloneiii_ff         ; 1448                        ;
;     ENA               ; 1156                        ;
;     SCLR              ; 36                          ;
;     SCLR SLD          ; 16                          ;
;     plain             ; 240                         ;
; cycloneiii_lcell_comb ; 3007                        ;
;     arith             ; 84                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 67                          ;
;     normal            ; 2923                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 172                         ;
;         3 data inputs ; 429                         ;
;         4 data inputs ; 2318                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 15.00                       ;
; Average LUT depth     ; 9.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Feb 22 03:17:18 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FP -c FP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file instmem.v
    Info (12023): Found entity 1: instmem File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file zeroext.v
    Info (12023): Found entity 1: Zeroext File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Zeroext.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zero.v
    Info (12023): Found entity 1: Zero File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Zero.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file writeback_cycle.v
    Info (12023): Found entity 1: WriteBack_Cycle File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/WriteBack_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extention.v
    Info (12023): Found entity 1: sign_extention File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/sign_extention.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft_2.v
    Info (12023): Found entity 1: ShiftLeft_2 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/ShiftLeft_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_File File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Register_File.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_toplevel.v
    Info (12023): Found entity 1: pipeline_TopLevel File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3to_1_d.v
    Info (12023): Found entity 1: Mux3to_1_d File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux3to_1_d.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_to1.v
    Info (12023): Found entity 1: Mux2_to1 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory_cycle.v
    Info (12023): Found entity 1: Memory_Cycle File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Memory_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file is_jump.v
    Info (12023): Found entity 1: is_jump File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/is_jump.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detection_unit.v
    Info (12023): Found entity 1: Hazard_Detection_Unit File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Hazard_Detection_Unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file global_history_register.v
    Info (12023): Found entity 1: Global_History_Register File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Global_History_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file forwarding_unit.v
    Info (12023): Found entity 1: forwarding_Unit File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/forwarding_Unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch_cycle.v
    Info (12023): Found entity 1: fetch_Cycle File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file excuation_cycle.v
    Info (12023): Found entity 1: Excuation_Cycle File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file direction_predictor.v
    Info (12023): Found entity 1: Direction_Predictor File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Direction_Predictor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode_cycle.v
    Info (12023): Found entity 1: Decode_Cycle File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamem1.v
    Info (12023): Found entity 1: datamem1 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file control_pip.v
    Info (12023): Found entity 1: Control_pip File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Control_pip.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file branch_target_buffer.v
    Info (12023): Found entity 1: Branch_Target_Buffer File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Branch_Target_Buffer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: ALUcontrol File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/ALUcontrol.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: Alu File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder32.v
    Info (12023): Found entity 1: Adder32 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Adder32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll1.v
    Info (12023): Found entity 1: pll1 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pll1.v Line: 40
Warning (10227): Verilog HDL Port Declaration warning at pipeline_TopLevel.v(19): data type declaration for "Pc_D" declares packed dimensions but the port declaration declaration does not File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 19
Info (10499): HDL info at pipeline_TopLevel.v(3): see declaration for object "Pc_D" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 3
Info (12127): Elaborating entity "pipeline_TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:pll1_inst" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 8
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:pll1_inst|altpll:altpll_component" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pll1.v Line: 91
Info (12130): Elaborated megafunction instantiation "pll1:pll1_inst|altpll:altpll_component" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pll1.v Line: 91
Info (12133): Instantiated megafunction "pll1:pll1_inst|altpll:altpll_component" with the following parameter: File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pll1.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/pll1_altpll.v Line: 30
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "fetch_Cycle" for hierarchy "fetch_Cycle:F_c" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 97
Info (12128): Elaborating entity "is_jump" for hierarchy "fetch_Cycle:F_c|is_jump:isJUMP" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 47
Info (12128): Elaborating entity "Mux2_to1" for hierarchy "fetch_Cycle:F_c|Mux2_to1:Pc_SelectCorrectPcPlus1" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 53
Info (12128): Elaborating entity "Global_History_Register" for hierarchy "fetch_Cycle:F_c|Global_History_Register:GHR_module" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 61
Info (12128): Elaborating entity "Branch_Target_Buffer" for hierarchy "fetch_Cycle:F_c|Branch_Target_Buffer:BTb" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 67
Info (12128): Elaborating entity "Direction_Predictor" for hierarchy "fetch_Cycle:F_c|Direction_Predictor:PHTable" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 70
Info (12128): Elaborating entity "instmem" for hierarchy "fetch_Cycle:F_c|instmem:Inst" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/fetch_Cycle.v Line: 85
Info (12128): Elaborating entity "altsyncram" for hierarchy "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v Line: 82
Info (12130): Elaborated megafunction instantiation "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v Line: 82
Info (12133): Instantiated megafunction "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/instmem.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "inst_init.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_moa1.tdf
    Info (12023): Found entity 1: altsyncram_moa1 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_moa1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_moa1" for hierarchy "fetch_Cycle:F_c|instmem:Inst|altsyncram:altsyncram_component|altsyncram_moa1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "Decode_Cycle" for hierarchy "Decode_Cycle:D_c" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 134
Info (12128): Elaborating entity "Adder32" for hierarchy "Decode_Cycle:D_c|Adder32:tagetAddressAdder" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 47
Info (12128): Elaborating entity "Register_File" for hierarchy "Decode_Cycle:D_c|Register_File:rf" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 50
Info (12128): Elaborating entity "Control_pip" for hierarchy "Decode_Cycle:D_c|Control_pip:Cu" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 53
Info (12128): Elaborating entity "sign_extention" for hierarchy "Decode_Cycle:D_c|sign_extention:SE_o" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 73
Info (12128): Elaborating entity "Zero" for hierarchy "Decode_Cycle:D_c|Zero:ZeroExt" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Decode_Cycle.v Line: 76
Info (12128): Elaborating entity "Excuation_Cycle" for hierarchy "Excuation_Cycle:E_c" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 156
Info (12128): Elaborating entity "Mux3to_1_d" for hierarchy "Excuation_Cycle:E_c|Mux3to_1_d:ForwardAMux" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v Line: 23
Info (12128): Elaborating entity "ALUcontrol" for hierarchy "Excuation_Cycle:E_c|ALUcontrol:Alucontrol" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v Line: 31
Info (12128): Elaborating entity "Alu" for hierarchy "Excuation_Cycle:E_c|Alu:alu" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v Line: 34
Info (12128): Elaborating entity "Mux2_to1" for hierarchy "Excuation_Cycle:E_c|Mux2_to1:muxRegDst" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Excuation_Cycle.v Line: 37
Info (12128): Elaborating entity "Memory_Cycle" for hierarchy "Memory_Cycle:M_c" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 168
Info (12128): Elaborating entity "datamem1" for hierarchy "Memory_Cycle:M_c|datamem1:data_memory" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Memory_Cycle.v Line: 20
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v Line: 86
Info (12130): Elaborated megafunction instantiation "Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v Line: 86
Info (12133): Instantiated megafunction "Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/datamem1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nkg1.tdf
    Info (12023): Found entity 1: altsyncram_nkg1 File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/db/altsyncram_nkg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nkg1" for hierarchy "Memory_Cycle:M_c|datamem1:data_memory|altsyncram:altsyncram_component|altsyncram_nkg1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "WriteBack_Cycle" for hierarchy "WriteBack_Cycle:WB_c" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 181
Info (12128): Elaborating entity "Hazard_Detection_Unit" for hierarchy "Hazard_Detection_Unit:HD_u" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 192
Info (12128): Elaborating entity "forwarding_Unit" for hierarchy "forwarding_Unit:F_u" File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/pipeline_TopLevel.v Line: 201
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[0] File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 5
    Warning (19017): Found clock multiplexer Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[1] File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 5
    Warning (19017): Found clock multiplexer Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[2] File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 5
    Warning (19017): Found clock multiplexer Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[3] File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 5
    Warning (19017): Found clock multiplexer Excuation_Cycle:E_c|Mux2_to1:muxRegDst|out[4] File: C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/Mux2_to1.v Line: 5
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 220 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/output_files/FP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4197 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 4125 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4871 megabytes
    Info: Processing ended: Thu Feb 22 03:17:31 2024
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/ASUS/Desktop/comptition/Semicon-JoSDC-23/Pipelining/output_files/FP.map.smsg.


