

================================================================
== Vitis HLS Report for 'max_pooling_layer_Pipeline_pool_for_rows_pool_for_cols6'
================================================================
* Date:           Fri Jan 24 15:10:01 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN_Optimal
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.107 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      793|      793|  7.930 us|  7.930 us|  793|  793|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pool_for_rows_pool_for_cols  |      791|      791|        12|          4|          1|   196|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.50>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_1, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten6"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %pool_for_pr.i7"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i8 %indvar_flatten6" [CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39]   --->   Operation 20 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.91ns)   --->   "%icmp_ln13 = icmp_eq  i8 %indvar_flatten6_load, i8 196" [CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39]   --->   Operation 21 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %indvar_flatten6_load, i8 1" [CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39]   --->   Operation 22 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc19.i22, void %pool_for_pr.i27.preheader.exitStub" [CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39]   --->   Operation 23 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.84>
ST_2 : Operation 24 [1/1] (3.56ns)   --->   "%conv_to_pool_streams_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 24 'read' 'conv_to_pool_streams_1_read' <Predicate = (!icmp_ln13)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 25 'partselect' 'tmp_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %conv_to_pool_streams_1_read" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 26 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.91ns)   --->   "%icmp_ln27_14 = icmp_ne  i8 %tmp_10, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 27 'icmp' 'icmp_ln27_14' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.28ns)   --->   "%icmp_ln27_15 = icmp_eq  i23 %trunc_ln27, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 28 'icmp' 'icmp_ln27_15' <Predicate = (!icmp_ln13)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln13 = store i8 %add_ln13, i8 %indvar_flatten6" [CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39]   --->   Operation 29 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%value = bitcast i32 %conv_to_pool_streams_1_read" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 30 'bitcast' 'value' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp_ogt  i32 %value, i32 1.17549e-38" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 31 'fcmp' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (3.56ns)   --->   "%conv_to_pool_streams_1_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 32 'read' 'conv_to_pool_streams_1_read_1' <Predicate = (!icmp_ln13)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_1, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 33 'partselect' 'tmp_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln27_13 = trunc i32 %conv_to_pool_streams_1_read_1" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 34 'trunc' 'trunc_ln27_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.91ns)   --->   "%icmp_ln27_16 = icmp_ne  i8 %tmp_12, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 35 'icmp' 'icmp_ln27_16' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (2.28ns)   --->   "%icmp_ln27_17 = icmp_eq  i23 %trunc_ln27_13, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 36 'icmp' 'icmp_ln27_17' <Predicate = (!icmp_ln13)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node pool_16)   --->   "%or_ln27_7 = or i1 %icmp_ln27_15, i1 %icmp_ln27_14" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 37 'or' 'or_ln27_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp_ogt  i32 %value, i32 1.17549e-38" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 38 'fcmp' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node pool_16)   --->   "%and_ln27_7 = and i1 %or_ln27_7, i1 %tmp_11" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 39 'and' 'and_ln27_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.97ns) (out node of the LUT)   --->   "%pool_16 = select i1 %and_ln27_7, i32 %value, i32 1.17549e-38" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 40 'select' 'pool_16' <Predicate = (!icmp_ln13)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (3.56ns)   --->   "%conv_to_pool_streams_1_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 41 'read' 'conv_to_pool_streams_1_read_2' <Predicate = (!icmp_ln13)> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_2, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 42 'partselect' 'tmp_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln27_15 = trunc i32 %conv_to_pool_streams_1_read_2" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 43 'trunc' 'trunc_ln27_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.91ns)   --->   "%icmp_ln27_20 = icmp_ne  i8 %tmp_15, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 44 'icmp' 'icmp_ln27_20' <Predicate = (!icmp_ln13)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (2.28ns)   --->   "%icmp_ln27_21 = icmp_eq  i23 %trunc_ln27_15, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 45 'icmp' 'icmp_ln27_21' <Predicate = (!icmp_ln13)> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%value_7 = bitcast i32 %conv_to_pool_streams_1_read_1" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 46 'bitcast' 'value_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp_ogt  i32 %value_7, i32 %pool_16" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 47 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (3.56ns)   --->   "%conv_to_pool_streams_1_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_1" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 48 'read' 'conv_to_pool_streams_1_read_3' <Predicate = true> <Delay = 3.56> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %conv_to_pool_streams_1_read_3, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 49 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln27_17 = trunc i32 %conv_to_pool_streams_1_read_3" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 50 'trunc' 'trunc_ln27_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.91ns)   --->   "%icmp_ln27_24 = icmp_ne  i8 %tmp_18, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 51 'icmp' 'icmp_ln27_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (2.28ns)   --->   "%icmp_ln27_25 = icmp_eq  i23 %trunc_ln27_17, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 52 'icmp' 'icmp_ln27_25' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.10>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i32 %pool_16" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 53 'bitcast' 'bitcast_ln27_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_3, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 54 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln27_14 = trunc i32 %bitcast_ln27_3" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 55 'trunc' 'trunc_ln27_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_9)   --->   "%or_ln27_8 = or i1 %icmp_ln27_17, i1 %icmp_ln27_16" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 56 'or' 'or_ln27_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (1.91ns)   --->   "%icmp_ln27_18 = icmp_ne  i8 %tmp_13, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 57 'icmp' 'icmp_ln27_18' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (2.28ns)   --->   "%icmp_ln27_19 = icmp_eq  i23 %trunc_ln27_14, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 58 'icmp' 'icmp_ln27_19' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_9)   --->   "%or_ln27_9 = or i1 %icmp_ln27_19, i1 %icmp_ln27_18" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 59 'or' 'or_ln27_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_9)   --->   "%and_ln27_8 = and i1 %or_ln27_8, i1 %or_ln27_9" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 60 'and' 'and_ln27_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp_ogt  i32 %value_7, i32 %pool_16" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 61 'fcmp' 'tmp_14' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln27_9 = and i1 %and_ln27_8, i1 %tmp_14" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 62 'and' 'and_ln27_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.69ns) (out node of the LUT)   --->   "%pool_18 = select i1 %and_ln27_9, i32 %value_7, i32 %pool_16" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 63 'select' 'pool_18' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.43>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%value_8 = bitcast i32 %conv_to_pool_streams_1_read_2" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 64 'bitcast' 'value_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp_ogt  i32 %value_8, i32 %pool_18" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 65 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.10>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln27_4 = bitcast i32 %pool_18" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 66 'bitcast' 'bitcast_ln27_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27_4, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 67 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln27_16 = trunc i32 %bitcast_ln27_4" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 68 'trunc' 'trunc_ln27_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_11)   --->   "%or_ln27_10 = or i1 %icmp_ln27_21, i1 %icmp_ln27_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 69 'or' 'or_ln27_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (1.91ns)   --->   "%icmp_ln27_22 = icmp_ne  i8 %tmp_16, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 70 'icmp' 'icmp_ln27_22' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (2.28ns)   --->   "%icmp_ln27_23 = icmp_eq  i23 %trunc_ln27_16, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 71 'icmp' 'icmp_ln27_23' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_11)   --->   "%or_ln27_11 = or i1 %icmp_ln27_23, i1 %icmp_ln27_22" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 72 'or' 'or_ln27_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln27_11)   --->   "%and_ln27_10 = and i1 %or_ln27_10, i1 %or_ln27_11" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 73 'and' 'and_ln27_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 74 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp_ogt  i32 %value_8, i32 %pool_18" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 74 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln27_11 = and i1 %and_ln27_10, i1 %tmp_17" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 75 'and' 'and_ln27_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.69ns) (out node of the LUT)   --->   "%pool_20 = select i1 %and_ln27_11, i32 %value_8, i32 %pool_18" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 76 'select' 'pool_20' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.43>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%value_9 = bitcast i32 %conv_to_pool_streams_1_read_3" [CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39]   --->   Operation 77 'bitcast' 'value_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp_ogt  i32 %value_9, i32 %pool_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 78 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.10>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %pool_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 79 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 80 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln27_18 = trunc i32 %bitcast_ln27" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 81 'trunc' 'trunc_ln27_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27_12 = or i1 %icmp_ln27_25, i1 %icmp_ln27_24" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 82 'or' 'or_ln27_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 83 [1/1] (1.91ns)   --->   "%icmp_ln27_26 = icmp_ne  i8 %tmp_19, i8 255" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 83 'icmp' 'icmp_ln27_26' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 84 [1/1] (2.28ns)   --->   "%icmp_ln27 = icmp_eq  i23 %trunc_ln27_18, i23 0" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 84 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27, i1 %icmp_ln27_26" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 85 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%and_ln27_12 = and i1 %or_ln27_12, i1 %or_ln27" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 86 'and' 'and_ln27_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp_ogt  i32 %value_9, i32 %pool_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 87 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 88 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %and_ln27_12, i1 %tmp_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 88 'and' 'and_ln27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.69ns) (out node of the LUT)   --->   "%pool_22 = select i1 %and_ln27, i32 %value_9, i32 %pool_20" [CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39]   --->   Operation 89 'select' 'pool_22' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.62>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @pool_for_rows_pool_for_cols_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_4" [CNN_Optimal/src/pool.cpp:16->CNN_Optimal/src/pool.cpp:39]   --->   Operation 92 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %pool_22" [CNN_Optimal/src/pool.cpp:30->CNN_Optimal/src/pool.cpp:39]   --->   Operation 93 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (3.62ns)   --->   "%write_ln30 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %pool_to_flat_streams_1, i32 %bitcast_ln30" [CNN_Optimal/src/pool.cpp:30->CNN_Optimal/src/pool.cpp:39]   --->   Operation 94 'write' 'write_ln30' <Predicate = true> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln16 = br void %pool_for_pr.i7" [CNN_Optimal/src/pool.cpp:16->CNN_Optimal/src/pool.cpp:39]   --->   Operation 95 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.503ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten6' [6]  (1.588 ns)
	'load' operation 8 bit ('indvar_flatten6_load', CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39) on local variable 'indvar_flatten6' [9]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln13', CNN_Optimal/src/pool.cpp:13->CNN_Optimal/src/pool.cpp:39) [10]  (1.915 ns)

 <State 2>: 5.848ns
The critical path consists of the following:
	fifo read operation ('conv_to_pool_streams_1_read', CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39) on port 'conv_to_pool_streams_1' (CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39) [17]  (3.563 ns)
	'icmp' operation 1 bit ('icmp_ln27_15', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [22]  (2.285 ns)

 <State 3>: 5.848ns
The critical path consists of the following:
	fifo read operation ('conv_to_pool_streams_1_read_1', CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39) on port 'conv_to_pool_streams_1' (CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39) [27]  (3.563 ns)
	'icmp' operation 1 bit ('icmp_ln27_17', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [35]  (2.285 ns)

 <State 4>: 6.409ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_11', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [24]  (5.431 ns)
	'and' operation 1 bit ('and_ln27_7', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [25]  (0.000 ns)
	'select' operation 32 bit ('pool', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [26]  (0.978 ns)

 <State 5>: 5.848ns
The critical path consists of the following:
	fifo read operation ('conv_to_pool_streams_1_read_3', CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39) on port 'conv_to_pool_streams_1' (CNN_Optimal/src/pool.cpp:23->CNN_Optimal/src/pool.cpp:39) [61]  (3.563 ns)
	'icmp' operation 1 bit ('icmp_ln27_25', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [69]  (2.285 ns)

 <State 6>: 7.107ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_14', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [41]  (5.431 ns)
	'and' operation 1 bit ('and_ln27_9', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [42]  (0.978 ns)
	'select' operation 32 bit ('pool', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [43]  (0.698 ns)

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_17', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [58]  (5.431 ns)

 <State 9>: 7.107ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_17', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [58]  (5.431 ns)
	'and' operation 1 bit ('and_ln27_11', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [59]  (0.978 ns)
	'select' operation 32 bit ('pool', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [60]  (0.698 ns)

 <State 10>: 5.431ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_20', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [75]  (5.431 ns)

 <State 11>: 7.107ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_20', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [75]  (5.431 ns)
	'and' operation 1 bit ('and_ln27', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [76]  (0.978 ns)
	'select' operation 32 bit ('pool', CNN_Optimal/src/pool.cpp:27->CNN_Optimal/src/pool.cpp:39) [77]  (0.698 ns)

 <State 12>: 3.627ns
The critical path consists of the following:
	fifo write operation ('write_ln30', CNN_Optimal/src/pool.cpp:30->CNN_Optimal/src/pool.cpp:39) on port 'pool_to_flat_streams_1' (CNN_Optimal/src/pool.cpp:30->CNN_Optimal/src/pool.cpp:39) [79]  (3.627 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
