INFO: [VRFC 10-163] Analyzing VHDL file "/home/raesangur/github/UdeS_S4_APP2/Problematique/pb_logique_seq.srcs/sim_1/imports/new/simul_module_sig_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simul_module_sig_tb'
