Analysis & Synthesis report for MIPS_Project
Wed Dec 04 15:01:23 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|altsyncram_sbr2:altsyncram1
 17. Parameter Settings for User Entity Instance: reg32:PC
 18. Parameter Settings for User Entity Instance: reg32:IR
 19. Parameter Settings for User Entity Instance: memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: reg32:MDR
 21. Parameter Settings for User Entity Instance: reg32:RegA
 22. Parameter Settings for User Entity Instance: reg32:RegB
 23. Parameter Settings for User Entity Instance: reg32:ALUOut
 24. Parameter Settings for User Entity Instance: reg32:LO
 25. Parameter Settings for User Entity Instance: reg32:HI
 26. Parameter Settings for Inferred Entity Instance: alu:ALU_inst|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: alu:ALU_inst|lpm_mult:Mult1
 28. altsyncram Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "mux4x1:MUX4x1_A"
 31. Port Connectivity Checks: "reg32:ALUOut"
 32. Port Connectivity Checks: "reg32:RegB"
 33. Port Connectivity Checks: "reg32:RegA"
 34. Port Connectivity Checks: "reg32:MDR"
 35. Port Connectivity Checks: "memory_module:Memory"
 36. In-System Memory Content Editor Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 04 15:01:22 2024       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; MIPS_Project                                ;
; Top-level Entity Name              ; Datapath                                    ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,102                                       ;
;     Total combinational functions  ; 2,954                                       ;
;     Dedicated logic registers      ; 1,491                                       ;
; Total registers                    ; 1491                                        ;
; Total pins                         ; 53                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 16                                          ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; datapath           ; MIPS_Project       ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+
; Deliverable4.mif                                                   ; yes             ; User Memory Initialization File              ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/Deliverable4.mif                                                   ;             ;
; alu.vhd                                                            ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu.vhd                                                            ;             ;
; registerfile.vhd                                                   ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/registerfile.vhd                                                   ;             ;
; alu_control.vhd                                                    ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu_control.vhd                                                    ;             ;
; io_module.vhd                                                      ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/io_module.vhd                                                      ;             ;
; memory_module.vhd                                                  ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/memory_module.vhd                                                  ;             ;
; RAM.vhd                                                            ; yes             ; User Wizard-Generated File                   ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/RAM.vhd                                                            ;             ;
; datapath.vhd                                                       ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd                                                       ;             ;
; mux2x1.vhd                                                         ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux2x1.vhd                                                         ;             ;
; mux3x1.vhd                                                         ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux3x1.vhd                                                         ;             ;
; mux4x1.vhd                                                         ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux4x1.vhd                                                         ;             ;
; reg32.vhd                                                          ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/reg32.vhd                                                          ;             ;
; ShiftLeft2.vhd                                                     ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/ShiftLeft2.vhd                                                     ;             ;
; SignExtend.vhd                                                     ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/SignExtend.vhd                                                     ;             ;
; ZeroExtend.vhd                                                     ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/ZeroExtend.vhd                                                     ;             ;
; Concat.vhd                                                         ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/Concat.vhd                                                         ;             ;
; mux2x1_5.vhd                                                       ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux2x1_5.vhd                                                       ;             ;
; ShiftLeft2_26.vhd                                                  ; yes             ; User VHDL File                               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/ShiftLeft2_26.vhd                                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                          ;             ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/aglobal201.inc                                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/altrom.inc                                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/altram.inc                                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                            ;             ;
; db/altsyncram_dvt3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/altsyncram_dvt3.tdf                                             ;             ;
; db/altsyncram_sbr2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/altsyncram_sbr2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; g:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; g:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; g:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                       ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; g:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                          ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; g:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                                                             ; altera_sld  ;
; db/ip/sld83ad370e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; g:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                        ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                                                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                                                         ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/multcore.inc                                                            ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/bypassff.inc                                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; g:/quartus/quartus/libraries/megafunctions/altshift.inc                                                            ;             ;
; db/mult_qgs.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/mult_qgs.tdf                                                    ;             ;
; db/mult_tns.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/mult_tns.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,102     ;
;                                             ;           ;
; Total combinational functions               ; 2954      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2177      ;
;     -- 3 input functions                    ; 628       ;
;     -- <=2 input functions                  ; 149       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2639      ;
;     -- arithmetic mode                      ; 315       ;
;                                             ;           ;
; Total registers                             ; 1491      ;
;     -- Dedicated logic registers            ; 1491      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 53        ;
; Total memory bits                           ; 8192      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 16        ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1373      ;
; Total fan-out                               ; 17753     ;
; Average fan-out                             ; 3.85      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                  ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Datapath                                                                                                                               ; 2954 (1)            ; 1491 (0)                  ; 8192        ; 0          ; 16           ; 0       ; 8         ; 53   ; 0            ; 0          ; |Datapath                                                                                                                                                                                                                                                                                                                                            ; Datapath                          ; work         ;
;    |alu:ALU_inst|                                                                                                                       ; 1008 (837)          ; 0 (0)                     ; 0           ; 0          ; 16           ; 0       ; 8         ; 0    ; 0            ; 0          ; |Datapath|alu:ALU_inst                                                                                                                                                                                                                                                                                                                               ; alu                               ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 92 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |Datapath|alu:ALU_inst|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;          |mult_qgs:auto_generated|                                                                                                      ; 92 (92)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |Datapath|alu:ALU_inst|lpm_mult:Mult0|mult_qgs:auto_generated                                                                                                                                                                                                                                                                                        ; mult_qgs                          ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 79 (0)              ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |Datapath|alu:ALU_inst|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                ; lpm_mult                          ; work         ;
;          |mult_tns:auto_generated|                                                                                                      ; 79 (79)             ; 0 (0)                     ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |Datapath|alu:ALU_inst|lpm_mult:Mult1|mult_tns:auto_generated                                                                                                                                                                                                                                                                                        ; mult_tns                          ; work         ;
;    |alu_control:ALUControl_inst|                                                                                                        ; 30 (30)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|alu_control:ALUControl_inst                                                                                                                                                                                                                                                                                                                ; alu_control                       ; work         ;
;    |memory_module:Memory|                                                                                                               ; 166 (71)            ; 93 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|memory_module:Memory                                                                                                                                                                                                                                                                                                                       ; memory_module                     ; work         ;
;       |RAM:ram_inst|                                                                                                                    ; 93 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|memory_module:Memory|RAM:ram_inst                                                                                                                                                                                                                                                                                                          ; RAM                               ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 93 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                          ; altsyncram                        ; work         ;
;             |altsyncram_dvt3:auto_generated|                                                                                            ; 93 (0)              ; 64 (0)                    ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated                                                                                                                                                                                                                                           ; altsyncram_dvt3                   ; work         ;
;                |altsyncram_sbr2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|altsyncram_sbr2:altsyncram1                                                                                                                                                                                                               ; altsyncram_sbr2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 93 (71)             ; 64 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                 ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 22 (22)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                              ; sld_rom_sr                        ; work         ;
;       |io_module:io_inst|                                                                                                               ; 2 (2)               ; 29 (29)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|memory_module:Memory|io_module:io_inst                                                                                                                                                                                                                                                                                                     ; io_module                         ; work         ;
;    |mux2x1:MUX2x1_A|                                                                                                                    ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|mux2x1:MUX2x1_A                                                                                                                                                                                                                                                                                                                            ; mux2x1                            ; work         ;
;    |mux2x1:MUX2x1_C|                                                                                                                    ; 67 (67)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|mux2x1:MUX2x1_C                                                                                                                                                                                                                                                                                                                            ; mux2x1                            ; work         ;
;    |mux2x1:MUX2x1_D|                                                                                                                    ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|mux2x1:MUX2x1_D                                                                                                                                                                                                                                                                                                                            ; mux2x1                            ; work         ;
;    |mux2x1_5:MUX2x1_B|                                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|mux2x1_5:MUX2x1_B                                                                                                                                                                                                                                                                                                                          ; mux2x1_5                          ; work         ;
;    |mux3x1:MUX3x1_A|                                                                                                                    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|mux3x1:MUX3x1_A                                                                                                                                                                                                                                                                                                                            ; mux3x1                            ; work         ;
;    |mux4x1:MUX4x1_A|                                                                                                                    ; 50 (50)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|mux4x1:MUX4x1_A                                                                                                                                                                                                                                                                                                                            ; mux4x1                            ; work         ;
;    |reg32:ALUOut|                                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|reg32:ALUOut                                                                                                                                                                                                                                                                                                                               ; reg32                             ; work         ;
;    |reg32:HI|                                                                                                                           ; 34 (34)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|reg32:HI                                                                                                                                                                                                                                                                                                                                   ; reg32                             ; work         ;
;    |reg32:IR|                                                                                                                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|reg32:IR                                                                                                                                                                                                                                                                                                                                   ; reg32                             ; work         ;
;    |reg32:LO|                                                                                                                           ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|reg32:LO                                                                                                                                                                                                                                                                                                                                   ; reg32                             ; work         ;
;    |reg32:MDR|                                                                                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|reg32:MDR                                                                                                                                                                                                                                                                                                                                  ; reg32                             ; work         ;
;    |reg32:PC|                                                                                                                           ; 30 (30)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|reg32:PC                                                                                                                                                                                                                                                                                                                                   ; reg32                             ; work         ;
;    |reg32:RegA|                                                                                                                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|reg32:RegA                                                                                                                                                                                                                                                                                                                                 ; reg32                             ; work         ;
;    |reg32:RegB|                                                                                                                         ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|reg32:RegB                                                                                                                                                                                                                                                                                                                                 ; reg32                             ; work         ;
;    |registerfile:RegFile|                                                                                                               ; 1395 (1395)         ; 1056 (1056)               ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|registerfile:RegFile                                                                                                                                                                                                                                                                                                                       ; registerfile                      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 123 (1)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 122 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 122 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 122 (1)             ; 86 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 121 (0)             ; 81 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 121 (85)            ; 81 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------+
; memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|altsyncram_sbr2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; Deliverable4.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 8           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 16          ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |Datapath|memory_module:Memory|RAM:ram_inst                                                                                                                                                                                                                                   ; RAM.vhd         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+----------------------------------------------------+-----------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal               ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------------------+------------------------+
; alu_control:ALUControl_inst|LO_en                  ; alu_control:ALUControl_inst|Mux26 ; yes                    ;
; alu_control:ALUControl_inst|HI_en                  ; alu_control:ALUControl_inst|Mux30 ; yes                    ;
; Number of user-specified and inferred latches = 2  ;                                   ;                        ;
+----------------------------------------------------+-----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                  ;
+------------------------------------------------------------+----------------------------------------+
; Register name                                              ; Reason for Removal                     ;
+------------------------------------------------------------+----------------------------------------+
; registerfile:RegFile|regs[0][31]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][30]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][29]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][28]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][27]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][26]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][25]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][24]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][23]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][22]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][21]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][20]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][19]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][18]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][17]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][16]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][15]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][14]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][13]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][12]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][11]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][10]                           ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][9]                            ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][8]                            ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][7]                            ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][6]                            ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][5]                            ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][4]                            ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][3]                            ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][2]                            ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][1]                            ; Stuck at GND due to stuck port data_in ;
; registerfile:RegFile|regs[0][0]                            ; Stuck at GND due to stuck port data_in ;
; memory_module:Memory|io_module:io_inst|inport1_reg[9]      ; Stuck at VCC due to stuck port data_in ;
; memory_module:Memory|io_module:io_inst|inport1_reg[10..31] ; Stuck at GND due to stuck port data_in ;
; memory_module:Memory|io_module:io_inst|inport0_reg[9..31]  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 78                     ;                                        ;
+------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1491  ;
; Number of registers using Synchronous Clear  ; 81    ;
; Number of registers using Synchronous Load   ; 76    ;
; Number of registers using Asynchronous Clear ; 1304  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1326  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Datapath|reg32:PC|reg_data[1]                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Datapath|reg32:PC|reg_data[31]                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |Datapath|reg32:PC|reg_data[23]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Datapath|memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Datapath|memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Datapath|memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Datapath|memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                            ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |Datapath|registerfile:RegFile|rd_data0[7]                                                                                                                                                                                                                                                                                                                         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |Datapath|registerfile:RegFile|rd_data1[25]                                                                                                                                                                                                                                                                                                                        ;
; 18:1               ; 32 bits   ; 384 LEs       ; 64 LEs               ; 320 LEs                ; Yes        ; |Datapath|reg32:HI|reg_data[3]                                                                                                                                                                                                                                                                                                                                     ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |Datapath|memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Datapath|mux4x1:MUX4x1_A|Mux30                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Datapath|mux4x1:MUX4x1_A|Mux3                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Datapath|alu_control:ALUControl_inst|Mux21                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Datapath|mux4x1:MUX4x1_A|Mux27                                                                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |Datapath|mux2x1:MUX2x1_C|y[8]                                                                                                                                                                                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Datapath|memory_module:Memory|dataOut[4]                                                                                                                                                                                                                                                                                                                          ;
; 26:1               ; 7 bits    ; 119 LEs       ; 70 LEs               ; 49 LEs                 ; No         ; |Datapath|alu:ALU_inst|Mux14                                                                                                                                                                                                                                                                                                                                       ;
; 25:1               ; 8 bits    ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; No         ; |Datapath|alu:ALU_inst|Mux21                                                                                                                                                                                                                                                                                                                                       ;
; 27:1               ; 4 bits    ; 72 LEs        ; 40 LEs               ; 32 LEs                 ; No         ; |Datapath|alu:ALU_inst|Mux5                                                                                                                                                                                                                                                                                                                                        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; No         ; |Datapath|alu:ALU_inst|Mux24                                                                                                                                                                                                                                                                                                                                       ;
; 28:1               ; 2 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |Datapath|alu:ALU_inst|Mux3                                                                                                                                                                                                                                                                                                                                        ;
; 27:1               ; 2 bits    ; 36 LEs        ; 22 LEs               ; 14 LEs                 ; No         ; |Datapath|alu:ALU_inst|Mux28                                                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |Datapath|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|altsyncram_sbr2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg32:PC ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg32:IR ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; Deliverable4.mif     ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                     ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_dvt3      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg32:MDR ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; WIDTH          ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg32:RegA ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg32:RegB ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; WIDTH          ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg32:ALUOut ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; WIDTH          ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg32:LO ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg32:HI ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; WIDTH          ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:ALU_inst|lpm_mult:Mult0    ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_qgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: alu:ALU_inst|lpm_mult:Mult1    ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32       ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 64       ; Untyped             ;
; LPM_WIDTHR                                     ; 64       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_tns ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                 ;
; Entity Instance                           ; memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                       ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 256                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 2                           ;
; Entity Instance                       ; alu:ALU_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                          ;
;     -- LPM_WIDTHB                     ; 32                          ;
;     -- LPM_WIDTHP                     ; 64                          ;
;     -- LPM_REPRESENTATION             ; SIGNED                      ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; alu:ALU_inst|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                          ;
;     -- LPM_WIDTHB                     ; 32                          ;
;     -- LPM_WIDTHP                     ; 64                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "mux4x1:MUX4x1_A" ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; d1[31..3] ; Input ; Info     ; Stuck at GND ;
; d1[1..0]  ; Input ; Info     ; Stuck at GND ;
; d1[2]     ; Input ; Info     ; Stuck at VCC ;
+-----------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "reg32:ALUOut" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "reg32:RegB"   ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "reg32:RegA"   ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "reg32:MDR"    ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; enable ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_module:Memory"                                                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; display_out[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                     ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                               ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+
; 0              ; ORAM        ; 32    ; 256   ; Read/Write ; memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 1405                        ;
;     CLR               ; 136                         ;
;     ENA               ; 128                         ;
;     ENA CLR           ; 1063                        ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 58                          ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 5                           ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 2830                        ;
;     arith             ; 307                         ;
;         2 data inputs ; 54                          ;
;         3 data inputs ; 253                         ;
;     normal            ; 2523                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 340                         ;
;         4 data inputs ; 2124                        ;
; cycloneiii_mac_mult   ; 8                           ;
; cycloneiii_mac_out    ; 8                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 6.17                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 103                                      ;
; cycloneiii_ff         ; 86                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 27                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 123                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 115                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 35                                       ;
;         4 data inputs ; 53                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.82                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Dec 04 15:00:12 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Project -c MIPS_Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v
    Info (12023): Found entity 1: DE10_LITE_Golden_Top File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/DE10_LITE_Golden_Top.v Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu.vhd Line: 17
    Info (12023): Found entity 1: alu File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhd
    Info (12022): Found design unit 1: registerfile-sync_read File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/registerfile.vhd Line: 24
    Info (12023): Found entity 1: registerfile File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/registerfile.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu_control.vhd
    Info (12022): Found design unit 1: alu_control-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu_control.vhd Line: 17
    Info (12023): Found entity 1: alu_control File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu_control.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/controller.vhd Line: 32
    Info (12023): Found entity 1: controller File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/controller.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu_tb.vhd
    Info (12022): Found design unit 1: alu_tb-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu_tb.vhd Line: 8
    Info (12023): Found entity 1: alu_tb File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file io_module.vhd
    Info (12022): Found design unit 1: io_module-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/io_module.vhd Line: 22
    Info (12023): Found entity 1: io_module File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/io_module.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory_module.vhd
    Info (12022): Found design unit 1: memory_module-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/memory_module.vhd Line: 23
    Info (12023): Found entity 1: memory_module File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/memory_module.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory_module_tb.vhd
    Info (12022): Found design unit 1: memory_module_tb-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/memory_module_tb.vhd Line: 8
    Info (12023): Found entity 1: memory_module_tb File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/memory_module_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/RAM.vhd Line: 55
    Info (12023): Found entity 1: RAM File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: Datapath-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 31
    Info (12023): Found entity 1: Datapath File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux2x1.vhd Line: 13
    Info (12023): Found entity 1: mux2x1 File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux3x1.vhd
    Info (12022): Found design unit 1: mux3x1-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux3x1.vhd Line: 14
    Info (12023): Found entity 1: mux3x1 File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux3x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1.vhd
    Info (12022): Found design unit 1: mux4x1-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux4x1.vhd Line: 15
    Info (12023): Found entity 1: mux4x1 File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg32.vhd
    Info (12022): Found design unit 1: reg32-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/reg32.vhd Line: 18
    Info (12023): Found entity 1: reg32 File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/reg32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shiftleft2.vhd
    Info (12022): Found design unit 1: ShiftLeft2-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/ShiftLeft2.vhd Line: 11
    Info (12023): Found entity 1: ShiftLeft2 File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/ShiftLeft2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file signextend.vhd
    Info (12022): Found design unit 1: SignExtend-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/SignExtend.vhd Line: 12
    Info (12023): Found entity 1: SignExtend File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/SignExtend.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file zeroextend.vhd
    Info (12022): Found design unit 1: ZeroExtend-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/ZeroExtend.vhd Line: 11
    Info (12023): Found entity 1: ZeroExtend File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/ZeroExtend.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file concat.vhd
    Info (12022): Found design unit 1: Concat-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/Concat.vhd Line: 12
    Info (12023): Found entity 1: Concat File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/Concat.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1_5.vhd
    Info (12022): Found design unit 1: mux2x1_5-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux2x1_5.vhd Line: 13
    Info (12023): Found entity 1: mux2x1_5 File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/mux2x1_5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file shiftleft2_26.vhd
    Info (12022): Found design unit 1: ShiftLeft2_26-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/ShiftLeft2_26.vhd Line: 11
    Info (12023): Found entity 1: ShiftLeft2_26 File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/ShiftLeft2_26.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file top_level.vhd
    Info (12022): Found design unit 1: Top_Level-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/Top_Level.vhd Line: 13
    Info (12023): Found entity 1: Top_Level File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/Top_Level.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath_tb.vhd
    Info (12022): Found design unit 1: datapath_tb-Behavioral File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath_tb.vhd Line: 8
    Info (12023): Found entity 1: datapath_tb File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath_tb.vhd Line: 5
Info (12127): Elaborating entity "datapath" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(283): used implicit default value for signal "ALUControl_opcode" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 283
Info (12128): Elaborating entity "reg32" for hierarchy "reg32:PC" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 300
Info (12128): Elaborating entity "registerfile" for hierarchy "registerfile:RegFile" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 320
Info (12128): Elaborating entity "memory_module" for hierarchy "memory_module:Memory" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 334
Warning (10036): Verilog HDL or VHDL warning at memory_module.vhd(54): object "ram_rden" assigned a value but never read File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/memory_module.vhd Line: 54
Warning (10492): VHDL Process Statement warning at memory_module.vhd(108): signal "is_io_addr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/memory_module.vhd Line: 108
Info (12128): Elaborating entity "RAM" for hierarchy "memory_module:Memory|RAM:ram_inst" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/memory_module.vhd Line: 75
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/RAM.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/RAM.vhd Line: 62
Info (12133): Instantiated megafunction "memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/RAM.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "Deliverable4.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ORAM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dvt3.tdf
    Info (12023): Found entity 1: altsyncram_dvt3 File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/altsyncram_dvt3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dvt3" for hierarchy "memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated" File: g:/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sbr2.tdf
    Info (12023): Found entity 1: altsyncram_sbr2 File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/altsyncram_sbr2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_sbr2" for hierarchy "memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|altsyncram_sbr2:altsyncram1" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/altsyncram_dvt3.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/altsyncram_dvt3.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/altsyncram_dvt3.tdf Line: 38
Info (12133): Instantiated megafunction "memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/altsyncram_dvt3.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1330790733"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: g:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: g:/quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "memory_module:Memory|RAM:ram_inst|altsyncram:altsyncram_component|altsyncram_dvt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: g:/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "io_module" for hierarchy "memory_module:Memory|io_module:io_inst" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/memory_module.vhd Line: 85
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux2x1:MUX2x1_A" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 405
Info (12128): Elaborating entity "mux2x1_5" for hierarchy "mux2x1_5:MUX2x1_B" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 412
Info (12128): Elaborating entity "mux3x1" for hierarchy "mux3x1:MUX3x1_A" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 434
Info (12128): Elaborating entity "mux4x1" for hierarchy "mux4x1:MUX4x1_A" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 451
Info (12128): Elaborating entity "SignExtend" for hierarchy "SignExtend:SignExtend_inst" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 461
Info (12128): Elaborating entity "ShiftLeft2" for hierarchy "ShiftLeft2:ShiftLeft2_A" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 468
Info (12128): Elaborating entity "ShiftLeft2_26" for hierarchy "ShiftLeft2_26:ShiftLeft2_B" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 473
Info (12128): Elaborating entity "ZeroExtend" for hierarchy "ZeroExtend:ZeroExtend_inst" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 479
Info (12128): Elaborating entity "alu" for hierarchy "alu:ALU_inst" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 485
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:ALUControl_inst" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 497
Warning (10631): VHDL Process Statement warning at alu_control.vhd(19): inferring latch(es) for signal or variable "HI_en", which holds its previous value in one or more paths through the process File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu_control.vhd Line: 19
Warning (10631): VHDL Process Statement warning at alu_control.vhd(19): inferring latch(es) for signal or variable "LO_en", which holds its previous value in one or more paths through the process File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu_control.vhd Line: 19
Info (10041): Inferred latch for "LO_en" at alu_control.vhd(19) File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu_control.vhd Line: 19
Info (10041): Inferred latch for "HI_en" at alu_control.vhd(19) File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu_control.vhd Line: 19
Info (12128): Elaborating entity "Concat" for hierarchy "Concat:Concat_inst" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 510
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.12.04.15:00:54 Progress: Loading sld83ad370e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ad370e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/ip/sld83ad370e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:ALU_inst|Mult0" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu.vhd Line: 35
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "alu:ALU_inst|Mult1" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu.vhd Line: 40
Info (12130): Elaborated megafunction instantiation "alu:ALU_inst|lpm_mult:Mult0" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu.vhd Line: 35
Info (12133): Instantiated megafunction "alu:ALU_inst|lpm_mult:Mult0" with the following parameter: File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu.vhd Line: 35
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf
    Info (12023): Found entity 1: mult_qgs File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/mult_qgs.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "alu:ALU_inst|lpm_mult:Mult1" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu.vhd Line: 40
Info (12133): Instantiated megafunction "alu:ALU_inst|lpm_mult:Mult1" with the following parameter: File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu.vhd Line: 40
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tns.tdf
    Info (12023): Found entity 1: mult_tns File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/db/mult_tns.tdf Line: 31
Info (13014): Ignored 470 buffer(s)
    Info (13019): Ignored 470 SOFT buffer(s)
Warning (13012): Latch alu_control:ALUControl_inst|LO_en has unsafe behavior File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu_control.vhd Line: 12
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg32:IR|reg_data[2] File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/reg32.vhd Line: 23
Warning (13012): Latch alu_control:ALUControl_inst|HI_en has unsafe behavior File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/alu_control.vhd Line: 11
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reg32:IR|reg_data[2] File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/reg32.vhd Line: 23
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: g:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "JumpAndLink" File: D:/DigitalDesign/Labs/MIPS_Project/MIPS_Project/datapath.vhd Line: 16
Info (21057): Implemented 4308 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 4202 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4843 megabytes
    Info: Processing ended: Wed Dec 04 15:01:23 2024
    Info: Elapsed time: 00:01:11
    Info: Total CPU time (on all processors): 00:00:42


