module memory;
reg [3:0] memory [0:1];
endmodule