`timescale 1ns/10ps

module zeroFlagCheck(zeroFlagCheck, result);
	input logic [63:0] result;
	output logic zeroFlagCheck;
	logic [7:0] out
	parameter delay = 5;
	
	genvar i;
	generate
		for (i=0; i< 8; i++) begin : each
			or #delay ior (out[i], result[i * 4], result[(i * 4) + 1], result[(i * 4) + 2], result[(i * 4) + 3]);
		end
	endgenerate

endmodule
