Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 6E8C1DD0FB
	for <lists+qemu-devel@lfdr.de>; Fri, 18 Oct 2019 23:17:25 +0200 (CEST)
Received: from localhost ([::1]:46088 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1iLZch-00042V-OX
	for lists+qemu-devel@lfdr.de; Fri, 18 Oct 2019 17:17:24 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10]:52878)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <aleksandar.m.mail@gmail.com>) id 1iLZap-00033L-NR
 for qemu-devel@nongnu.org; Fri, 18 Oct 2019 17:15:30 -0400
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <aleksandar.m.mail@gmail.com>) id 1iLZam-0002PW-LH
 for qemu-devel@nongnu.org; Fri, 18 Oct 2019 17:15:27 -0400
Received: from mail-oi1-x244.google.com ([2607:f8b0:4864:20::244]:33172)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <aleksandar.m.mail@gmail.com>)
 id 1iLZaf-0002LA-OH; Fri, 18 Oct 2019 17:15:17 -0400
Received: by mail-oi1-x244.google.com with SMTP id a15so6429378oic.0;
 Fri, 18 Oct 2019 14:15:17 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:in-reply-to:references:from:date:message-id:subject:to
 :cc; bh=K7Z+grIzwQLljov7s1BL4ZPWWlNNwSYRy7DCQQxojVM=;
 b=eWwG0LMXBElQUyOTjquuKaWxsM7PgI2sJjgRZ6yf7TdfGXeMrmh4dvqf0BILcGTPT0
 1gscTf2HzbRt4zEUL3hA5htt4+VAeXOgknbofhaz2++U8OcwBGTTMhJr9T2JyEonDvRd
 CkEavJpcP2dwYY8MrGDqo/jvaNzVAMMJc8oD7JKWYkoiirZzJ14uwxV9pn0DY+ifFpqG
 NLVjDy6Qf1KB0x1rFwv8fOCcP6VnxRpdrY0+cVN6r2LWbRESltt9OFmNg9STc/7wteyF
 QQmAm2+Iorw6QYr+oCCEvGP/yUeofvt9625/lnrMhaTtIbPiV3qdHacUAKYZYwvPTkTG
 OIUw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:in-reply-to:references:from:date
 :message-id:subject:to:cc;
 bh=K7Z+grIzwQLljov7s1BL4ZPWWlNNwSYRy7DCQQxojVM=;
 b=IerFuJXa+Nu6cEMEBampOV1LcNOAJeyl9j52/uugjFgLydO9NquoZAObrjzApieSqi
 AZ/ruFTyKLYVWixmz51+Xld/DOcLzRJCPLLEaUyvd90XKyYmzj2fmH+3D1kOV4Er9iN8
 TFzj3+nBKZAjwgcq0bq4il0pE+0le8xsn/q3WRXBplpY/ca9cTCnEwVPw3vYx8eU/6z2
 9aRQmPpebr41NYEiy7zYL5B19u/pfXdA06Xr9LVWx36wuFbvfrDrvpsE+OE1L8uKJmeM
 QEoJsiXOYGOxH2z31RUFTCjAGIunGvkwd+QHxqM4U7M1G6BKASGFuhPvGK1bM65JaeW6
 7EsQ==
X-Gm-Message-State: APjAAAXeh3wD6XZKUzpPvtYDIBW/PL224/Y5DfY4es57nDphhvhDn/VA
 Xr8mVMp7NswIcebCQJkuycmMxU0IREyS3fFfZH4=
X-Google-Smtp-Source: APXvYqzp6pkSJfgZZiaB93lXrHTX7NONb3MFuQ9bl7ChFncQOwfOf44wIItkpZycetc/YHpudDjESrzyfueD8G4HQR0=
X-Received: by 2002:a05:6808:341:: with SMTP id
 j1mr9416543oie.106.1571433316627; 
 Fri, 18 Oct 2019 14:15:16 -0700 (PDT)
MIME-Version: 1.0
Received: by 2002:a9d:340a:0:0:0:0:0 with HTTP; Fri, 18 Oct 2019 14:15:15
 -0700 (PDT)
In-Reply-To: <20191015083459.76959-2-anup.patel@wdc.com>
References: <20191015083459.76959-1-anup.patel@wdc.com>
 <20191015083459.76959-2-anup.patel@wdc.com>
From: Aleksandar Markovic <aleksandar.m.mail@gmail.com>
Date: Fri, 18 Oct 2019 23:15:15 +0200
Message-ID: <CAL1e-=guhS+vf4v7Mg6byZWEpuFuGXX3td4+0=wv1ypPs5wAEw@mail.gmail.com>
Subject: Re: [PATCH v3 1/2] hw: timer: Add Goldfish RTC device
To: Anup Patel <Anup.Patel@wdc.com>
Content-Type: multipart/alternative; boundary="000000000000a03ab6059535d4fc"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2607:f8b0:4864:20::244
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Peter Maydell <peter.maydell@linaro.org>,
 "qemu-riscv@nongnu.org" <qemu-riscv@nongnu.org>,
 Sagar Karandikar <sagark@eecs.berkeley.edu>,
 Bastian Koppelmann <kbastian@mail.uni-paderborn.de>,
 Palmer Dabbelt <palmer@sifive.com>,
 "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>,
 Atish Patra <Atish.Patra@wdc.com>, Alistair Francis <Alistair.Francis@wdc.com>,
 Anup Patel <anup@brainfault.org>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

--000000000000a03ab6059535d4fc
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

=C5=AB

On Tuesday, October 15, 2019, Anup Patel <Anup.Patel@wdc.com> wrote:

> This patch adds model for Google Goldfish virtual platform RTC device.
>
> We will be adding Goldfish RTC device to the QEMU RISC-V virt machine
> for providing real date-time to Guest Linux. The corresponding Linux
> driver for Goldfish RTC device is already available in upstream Linux.
>
> For now, VM migration support is available but untested for Goldfish RTC
> device. It will be hardened in-future when we implement VM migration for
> KVM RISC-V.
>
> Signed-off-by: Anup Patel <anup.patel@wdc.com>
> ---
>  hw/rtc/Kconfig                  |   3 +
>  hw/rtc/Makefile.objs            |   1 +
>  hw/rtc/goldfish_rtc.c           | 278 ++++++++++++++++++++++++++++++++
>  include/hw/timer/goldfish_rtc.h |  46 ++++++
>  4 files changed, 328 insertions(+)
>  create mode 100644 hw/rtc/goldfish_rtc.c
>  create mode 100644 include/hw/timer/goldfish_rtc.h
>
>
Do you plan to add some other devices from Goldfish platform?

Did you base your code on Android emulator code?

Related to the previous question, are you sure the copyright line should go
to Western Digital only?

Thanks, A.




> diff --git a/hw/rtc/Kconfig b/hw/rtc/Kconfig
> index 45daa8d655..bafe6ac2c9 100644
> --- a/hw/rtc/Kconfig
> +++ b/hw/rtc/Kconfig
> @@ -21,3 +21,6 @@ config MC146818RTC
>
>  config SUN4V_RTC
>      bool
> +
> +config GOLDFISH_RTC
> +    bool
> diff --git a/hw/rtc/Makefile.objs b/hw/rtc/Makefile.objs
> index 8dc9fcd3a9..aa208d0d10 100644
> --- a/hw/rtc/Makefile.objs
> +++ b/hw/rtc/Makefile.objs
> @@ -11,3 +11,4 @@ common-obj-$(CONFIG_EXYNOS4) +=3D exynos4210_rtc.o
>  obj-$(CONFIG_MC146818RTC) +=3D mc146818rtc.o
>  common-obj-$(CONFIG_SUN4V_RTC) +=3D sun4v-rtc.o
>  common-obj-$(CONFIG_ASPEED_SOC) +=3D aspeed_rtc.o
> +common-obj-$(CONFIG_GOLDFISH_RTC) +=3D goldfish_rtc.o
> diff --git a/hw/rtc/goldfish_rtc.c b/hw/rtc/goldfish_rtc.c
> new file mode 100644
> index 0000000000..223616ed75
> --- /dev/null
> +++ b/hw/rtc/goldfish_rtc.c
> @@ -0,0 +1,278 @@
> +/*
> + * Goldfish virtual platform RTC
> + *
> + * Copyright (C) 2019 Western Digital Corporation or its affiliates.
> + *
> + * For more details on Google Goldfish virtual platform refer:
> + * https://android.googlesource.com/platform/external/qemu/+/
> master/docs/GOLDFISH-VIRTUAL-HARDWARE.TXT
> + *
> + * This program is free software; you can redistribute it and/or modify =
it
> + * under the terms and conditions of the GNU General Public License,
> + * version 2 or later, as published by the Free Software Foundation.
> + *
> + * This program is distributed in the hope it will be useful, but WITHOU=
T
> + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
> + * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
> for
> + * more details.
> + *
> + * You should have received a copy of the GNU General Public License
> along with
> + * this program.  If not, see <http://www.gnu.org/licenses/>.
> + */
> +
> +#include "qemu/osdep.h"
> +#include "qemu-common.h"
> +#include "hw/timer/goldfish_rtc.h"
> +#include "migration/vmstate.h"
> +#include "hw/irq.h"
> +#include "hw/qdev-properties.h"
> +#include "hw/sysbus.h"
> +#include "qemu/timer.h"
> +#include "sysemu/sysemu.h"
> +#include "qemu/cutils.h"
> +#include "qemu/log.h"
> +
> +#define RTC_TIME_LOW            0x00
> +#define RTC_TIME_HIGH           0x04
> +#define RTC_ALARM_LOW           0x08
> +#define RTC_ALARM_HIGH          0x0c
> +#define RTC_IRQ_ENABLED         0x10
> +#define RTC_CLEAR_ALARM         0x14
> +#define RTC_ALARM_STATUS        0x18
> +#define RTC_CLEAR_INTERRUPT     0x1c
> +
> +static void goldfish_rtc_update(GoldfishRTCState *s)
> +{
> +    qemu_set_irq(s->irq, (s->irq_pending & s->irq_enabled) ? 1 : 0);
> +}
> +
> +static void goldfish_rtc_interrupt(void *opaque)
> +{
> +    GoldfishRTCState *s =3D (GoldfishRTCState *)opaque;
> +
> +    s->alarm_running =3D 0;
> +    s->irq_pending =3D 1;
> +    goldfish_rtc_update(s);
> +}
> +
> +static uint64_t goldfish_rtc_get_count(GoldfishRTCState *s)
> +{
> +    return s->tick_offset + (uint64_t)qemu_clock_get_ns(rtc_clock);
> +}
> +
> +static void goldfish_rtc_clear_alarm(GoldfishRTCState *s)
> +{
> +    timer_del(s->timer);
> +    s->alarm_running =3D 0;
> +}
> +
> +static void goldfish_rtc_set_alarm(GoldfishRTCState *s)
> +{
> +    uint64_t ticks =3D goldfish_rtc_get_count(s);
> +    uint64_t event =3D s->alarm_next;
> +
> +    if (event <=3D ticks) {
> +        goldfish_rtc_clear_alarm(s);
> +        goldfish_rtc_interrupt(s);
> +    } else {
> +        int64_t now =3D qemu_clock_get_ns(rtc_clock);
> +        timer_mod(s->timer, now + (event - ticks));
> +        s->alarm_running =3D 1;
> +    }
> +}
> +
> +static uint64_t goldfish_rtc_read(void *opaque, hwaddr offset,
> +                                  unsigned size)
> +{
> +    GoldfishRTCState *s =3D (GoldfishRTCState *)opaque;
> +    uint64_t r;
> +
> +    switch (offset) {
> +    case RTC_TIME_LOW:
> +        r =3D goldfish_rtc_get_count(s) & 0xffffffff;
> +        break;
> +    case RTC_TIME_HIGH:
> +        r =3D goldfish_rtc_get_count(s) >> 32;
> +        break;
> +    case RTC_ALARM_LOW:
> +        r =3D s->alarm_next & 0xffffffff;
> +        break;
> +    case RTC_ALARM_HIGH:
> +        r =3D s->alarm_next >> 32;
> +        break;
> +    case RTC_IRQ_ENABLED:
> +        r =3D s->irq_enabled;
> +        break;
> +    case RTC_ALARM_STATUS:
> +        r =3D s->alarm_running;
> +        break;
> +    default:
> +        qemu_log_mask(LOG_GUEST_ERROR,
> +                      "goldfish_rtc_read: Bad offset 0x%x\n",
> (int)offset);
> +        r =3D 0;
> +        break;
> +    }
> +
> +    return r;
> +}
> +
> +static void goldfish_rtc_write(void *opaque, hwaddr offset,
> +                               uint64_t value, unsigned size)
> +{
> +    uint64_t current_tick, new_tick;
> +    GoldfishRTCState *s =3D (GoldfishRTCState *)opaque;
> +
> +    switch (offset) {
> +    case RTC_TIME_LOW:
> +        current_tick =3D goldfish_rtc_get_count(s);
> +        new_tick =3D current_tick & (0xffffffffULL << 32);
> +        new_tick |=3D value;
> +        s->tick_offset +=3D new_tick - current_tick;
> +        break;
> +    case RTC_TIME_HIGH:
> +        current_tick =3D goldfish_rtc_get_count(s);
> +        new_tick =3D current_tick & 0xffffffffULL;
> +        new_tick |=3D (value << 32);
> +        s->tick_offset +=3D new_tick - current_tick;
> +        break;
> +    case RTC_ALARM_LOW:
> +        s->alarm_next &=3D (0xffffffffULL << 32);
> +        s->alarm_next |=3D value;
> +        goldfish_rtc_set_alarm(s);
> +        break;
> +    case RTC_ALARM_HIGH:
> +        s->alarm_next &=3D 0xffffffffULL;
> +        s->alarm_next |=3D (value << 32);
> +        break;
> +    case RTC_IRQ_ENABLED:
> +        s->irq_enabled =3D (uint32_t)(value & 0x1);
> +        goldfish_rtc_update(s);
> +        break;
> +    case RTC_CLEAR_ALARM:
> +        goldfish_rtc_clear_alarm(s);
> +        break;
> +    case RTC_CLEAR_INTERRUPT:
> +        s->irq_pending =3D 0;
> +        goldfish_rtc_update(s);
> +        break;
> +    default:
> +        qemu_log_mask(LOG_GUEST_ERROR,
> +                      "goldfish_rtc_write: Bad offset 0x%x\n",
> (int)offset);
> +        break;
> +    }
> +}
> +
> +static int goldfish_rtc_pre_save(void *opaque)
> +{
> +    uint64_t delta;
> +    GoldfishRTCState *s =3D opaque;
> +
> +    /*
> +     * We want to migrate this offset, which sounds straightforward.
> +     * Unfortunately, we cannot directly pass tick_offset because
> +     * rtc_clock on destinetion Host might not be same source Host.
> +     *
> +     * To tackle, this we pass tick_offset relative to vm_clock from
> +     * source Host and make it relative to rtc_clock at destinetion Host=
.
> +     */
> +    delta =3D qemu_clock_get_ns(rtc_clock) -
> +            qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
> +    s->tick_offset_vmstate =3D s->tick_offset + delta;
> +
> +    return 0;
> +}
> +
> +static int goldfish_rtc_post_load(void *opaque, int version_id)
> +{
> +    uint64_t delta;
> +    GoldfishRTCState *s =3D opaque;
> +
> +    /*
> +     * We extract tick_offset from tick_offset_vmstate by doing
> +     * reverse math compared to pre_save() function.
> +     */
> +    delta =3D qemu_clock_get_ns(rtc_clock) -
> +            qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL);
> +    s->tick_offset =3D s->tick_offset_vmstate - delta;
> +
> +    return 0;
> +}
> +
> +static const MemoryRegionOps goldfish_rtc_ops =3D {
> +    .read =3D goldfish_rtc_read,
> +    .write =3D goldfish_rtc_write,
> +    .endianness =3D DEVICE_LITTLE_ENDIAN,
> +    .valid =3D {
> +        .min_access_size =3D 4,
> +        .max_access_size =3D 4
> +    }
> +};
> +
> +static const VMStateDescription goldfish_rtc_vmstate =3D {
> +    .name =3D TYPE_GOLDFISH_RTC,
> +    .version_id =3D 1,
> +    .pre_save =3D goldfish_rtc_pre_save,
> +    .post_load =3D goldfish_rtc_post_load,
> +    .fields =3D (VMStateField[]) {
> +        VMSTATE_UINT64(tick_offset_vmstate, GoldfishRTCState),
> +        VMSTATE_UINT64(alarm_next, GoldfishRTCState),
> +        VMSTATE_UINT32(alarm_running, GoldfishRTCState),
> +        VMSTATE_UINT32(irq_pending, GoldfishRTCState),
> +        VMSTATE_UINT32(irq_enabled, GoldfishRTCState),
> +        VMSTATE_END_OF_LIST()
> +    }
> +};
> +
> +static void goldfish_rtc_reset(DeviceState *dev)
> +{
> +    GoldfishRTCState *s =3D GOLDFISH_RTC(dev);
> +    struct tm tm;
> +
> +    timer_del(s->timer);
> +
> +    qemu_get_timedate(&tm, 0);
> +    s->tick_offset =3D mktimegm(&tm);
> +    s->tick_offset *=3D NANOSECONDS_PER_SECOND;
> +    s->tick_offset -=3D qemu_clock_get_ns(rtc_clock);
> +    s->tick_offset_vmstate =3D 0;
> +    s->alarm_next =3D 0;
> +    s->alarm_running =3D 0;
> +    s->irq_pending =3D 0;
> +    s->irq_enabled =3D 0;
> +}
> +
> +static void goldfish_rtc_realize(DeviceState *d, Error **errp)
> +{
> +    SysBusDevice *dev =3D SYS_BUS_DEVICE(d);
> +    GoldfishRTCState *s =3D GOLDFISH_RTC(d);
> +
> +    memory_region_init_io(&s->iomem, OBJECT(s), &goldfish_rtc_ops, s,
> +                          "goldfish_rtc", 0x1000);
> +    sysbus_init_mmio(dev, &s->iomem);
> +
> +    sysbus_init_irq(dev, &s->irq);
> +
> +    s->timer =3D timer_new_ns(rtc_clock, goldfish_rtc_interrupt, s);
> +}
> +
> +static void goldfish_rtc_class_init(ObjectClass *klass, void *data)
> +{
> +    DeviceClass *dc =3D DEVICE_CLASS(klass);
> +
> +    dc->realize =3D goldfish_rtc_realize;
> +    dc->reset =3D goldfish_rtc_reset;
> +    dc->vmsd =3D &goldfish_rtc_vmstate;
> +}
> +
> +static const TypeInfo goldfish_rtc_info =3D {
> +    .name          =3D TYPE_GOLDFISH_RTC,
> +    .parent        =3D TYPE_SYS_BUS_DEVICE,
> +    .instance_size =3D sizeof(GoldfishRTCState),
> +    .class_init    =3D goldfish_rtc_class_init,
> +};
> +
> +static void goldfish_rtc_register_types(void)
> +{
> +    type_register_static(&goldfish_rtc_info);
> +}
> +
> +type_init(goldfish_rtc_register_types)
> diff --git a/include/hw/timer/goldfish_rtc.h b/include/hw/timer/goldfish_
> rtc.h
> new file mode 100644
> index 0000000000..dfb6d70b86
> --- /dev/null
> +++ b/include/hw/timer/goldfish_rtc.h
> @@ -0,0 +1,46 @@
> +/*
> + * Goldfish virtual platform RTC
> + *
> + * Copyright (C) 2019 Western Digital Corporation or its affiliates.
> + *
> + * For more details on Google Goldfish virtual platform refer:
> + * https://android.googlesource.com/platform/external/qemu/+/
> master/docs/GOLDFISH-VIRTUAL-HARDWARE.TXT
> + *
> + * This program is free software; you can redistribute it and/or modify =
it
> + * under the terms and conditions of the GNU General Public License,
> + * version 2 or later, as published by the Free Software Foundation.
> + *
> + * This program is distributed in the hope it will be useful, but WITHOU=
T
> + * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
> + * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
> for
> + * more details.
> + *
> + * You should have received a copy of the GNU General Public License
> along with
> + * this program.  If not, see <http://www.gnu.org/licenses/>.
> + */
> +
> +#ifndef HW_TIMER_GOLDFISH_RTC_H
> +#define HW_TIMER_GOLDFISH_RTC_H
> +
> +#include "hw/sysbus.h"
> +
> +#define TYPE_GOLDFISH_RTC "goldfish_rtc"
> +#define GOLDFISH_RTC(obj) \
> +OBJECT_CHECK(GoldfishRTCState, (obj), TYPE_GOLDFISH_RTC)
> +
> +typedef struct GoldfishRTCState {
> +    SysBusDevice parent_obj;
> +
> +    MemoryRegion iomem;
> +    QEMUTimer *timer;
> +    qemu_irq irq;
> +
> +    uint64_t tick_offset;
> +    uint64_t tick_offset_vmstate;
> +    uint64_t alarm_next;
> +    uint32_t alarm_running;
> +    uint32_t irq_pending;
> +    uint32_t irq_enabled;
> +} GoldfishRTCState;
> +
> +#endif
> --
> 2.17.1
>
>
>

--000000000000a03ab6059535d4fc
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

=C5=AB<br><br>On Tuesday, October 15, 2019, Anup Patel &lt;<a href=3D"mailt=
o:Anup.Patel@wdc.com">Anup.Patel@wdc.com</a>&gt; wrote:<br><blockquote clas=
s=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;border-left:1px #ccc solid;pad=
ding-left:1ex">This patch adds model for Google Goldfish virtual platform R=
TC device.<br>
<br>
We will be adding Goldfish RTC device to the QEMU RISC-V virt machine<br>
for providing real date-time to Guest Linux. The corresponding Linux<br>
driver for Goldfish RTC device is already available in upstream Linux.<br>
<br>
For now, VM migration support is available but untested for Goldfish RTC<br=
>
device. It will be hardened in-future when we implement VM migration for<br=
>
KVM RISC-V.<br>
<br>
Signed-off-by: Anup Patel &lt;<a href=3D"mailto:anup.patel@wdc.com">anup.pa=
tel@wdc.com</a>&gt;<br>
---<br>
=C2=A0hw/rtc/Kconfig=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0=
 =C2=A0 |=C2=A0 =C2=A03 +<br>
=C2=A0hw/rtc/Makefile.objs=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 |=C2=A0=
 =C2=A01 +<br>
=C2=A0hw/rtc/goldfish_rtc.c=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0| 278 +=
+++++++++++++++++++++++++++++<wbr>++<br>
=C2=A0include/hw/timer/goldfish_rtc.<wbr>h |=C2=A0 46 ++++++<br>
=C2=A04 files changed, 328 insertions(+)<br>
=C2=A0create mode 100644 hw/rtc/goldfish_rtc.c<br>
=C2=A0create mode 100644 include/hw/timer/goldfish_rtc.<wbr>h<br>
<br></blockquote><div><br></div><div>Do you plan to add some other devices =
from Goldfish platform?</div><div><br></div><div>Did you base your code on =
Android emulator code?</div><div><br></div><div>Related to the previous que=
stion, are you sure the copyright line should go to Western Digital only?</=
div><div><br></div><div>Thanks, A.</div><div><br></div><div><br></div><div>=
=C2=A0</div><blockquote class=3D"gmail_quote" style=3D"margin:0 0 0 .8ex;bo=
rder-left:1px #ccc solid;padding-left:1ex">
diff --git a/hw/rtc/Kconfig b/hw/rtc/Kconfig<br>
index 45daa8d655..bafe6ac2c9 100644<br>
--- a/hw/rtc/Kconfig<br>
+++ b/hw/rtc/Kconfig<br>
@@ -21,3 +21,6 @@ config MC146818RTC<br>
<br>
=C2=A0config SUN4V_RTC<br>
=C2=A0 =C2=A0 =C2=A0bool<br>
+<br>
+config GOLDFISH_RTC<br>
+=C2=A0 =C2=A0 bool<br>
diff --git a/hw/rtc/Makefile.objs b/hw/rtc/Makefile.objs<br>
index 8dc9fcd3a9..aa208d0d10 100644<br>
--- a/hw/rtc/Makefile.objs<br>
+++ b/hw/rtc/Makefile.objs<br>
@@ -11,3 +11,4 @@ common-obj-$(CONFIG_EXYNOS4) +=3D exynos4210_rtc.o<br>
=C2=A0obj-$(CONFIG_MC146818RTC) +=3D mc146818rtc.o<br>
=C2=A0common-obj-$(CONFIG_SUN4V_RTC) +=3D sun4v-rtc.o<br>
=C2=A0common-obj-$(CONFIG_ASPEED_<wbr>SOC) +=3D aspeed_rtc.o<br>
+common-obj-$(CONFIG_GOLDFISH_<wbr>RTC) +=3D goldfish_rtc.o<br>
diff --git a/hw/rtc/goldfish_rtc.c b/hw/rtc/goldfish_rtc.c<br>
new file mode 100644<br>
index 0000000000..223616ed75<br>
--- /dev/null<br>
+++ b/hw/rtc/goldfish_rtc.c<br>
@@ -0,0 +1,278 @@<br>
+/*<br>
+ * Goldfish virtual platform RTC<br>
+ *<br>
+ * Copyright (C) 2019 Western Digital Corporation or its affiliates.<br>
+ *<br>
+ * For more details on Google Goldfish virtual platform refer:<br>
+ * <a href=3D"https://android.googlesource.com/platform/external/qemu/+/ma=
ster/docs/GOLDFISH-VIRTUAL-HARDWARE.TXT" target=3D"_blank">https://android.=
googlesource.<wbr>com/platform/external/qemu/+/<wbr>master/docs/GOLDFISH-VI=
RTUAL-<wbr>HARDWARE.TXT</a><br>
+ *<br>
+ * This program is free software; you can redistribute it and/or modify it=
<br>
+ * under the terms and conditions of the GNU General Public License,<br>
+ * version 2 or later, as published by the Free Software Foundation.<br>
+ *<br>
+ * This program is distributed in the hope it will be useful, but WITHOUT<=
br>
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or<b=
r>
+ * FITNESS FOR A PARTICULAR PURPOSE.=C2=A0 See the GNU General Public Lice=
nse for<br>
+ * more details.<br>
+ *<br>
+ * You should have received a copy of the GNU General Public License along=
 with<br>
+ * this program.=C2=A0 If not, see &lt;<a href=3D"http://www.gnu.org/licen=
ses/" target=3D"_blank">http://www.gnu.org/licenses/</a>&gt;<wbr>.<br>
+ */<br>
+<br>
+#include &quot;qemu/osdep.h&quot;<br>
+#include &quot;qemu-common.h&quot;<br>
+#include &quot;hw/timer/goldfish_rtc.h&quot;<br>
+#include &quot;migration/vmstate.h&quot;<br>
+#include &quot;hw/irq.h&quot;<br>
+#include &quot;hw/qdev-properties.h&quot;<br>
+#include &quot;hw/sysbus.h&quot;<br>
+#include &quot;qemu/timer.h&quot;<br>
+#include &quot;sysemu/sysemu.h&quot;<br>
+#include &quot;qemu/cutils.h&quot;<br>
+#include &quot;qemu/log.h&quot;<br>
+<br>
+#define RTC_TIME_LOW=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 0x00<br>
+#define RTC_TIME_HIGH=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A00x04<br>
+#define RTC_ALARM_LOW=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A00x08<br>
+#define RTC_ALARM_HIGH=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 0x0c<br>
+#define RTC_IRQ_ENABLED=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A00x10<br>
+#define RTC_CLEAR_ALARM=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A00x14<br>
+#define RTC_ALARM_STATUS=C2=A0 =C2=A0 =C2=A0 =C2=A0 0x18<br>
+#define RTC_CLEAR_INTERRUPT=C2=A0 =C2=A0 =C2=A00x1c<br>
+<br>
+static void goldfish_rtc_update(<wbr>GoldfishRTCState *s)<br>
+{<br>
+=C2=A0 =C2=A0 qemu_set_irq(s-&gt;irq, (s-&gt;irq_pending &amp; s-&gt;irq_e=
nabled) ? 1 : 0);<br>
+}<br>
+<br>
+static void goldfish_rtc_interrupt(void *opaque)<br>
+{<br>
+=C2=A0 =C2=A0 GoldfishRTCState *s =3D (GoldfishRTCState *)opaque;<br>
+<br>
+=C2=A0 =C2=A0 s-&gt;alarm_running =3D 0;<br>
+=C2=A0 =C2=A0 s-&gt;irq_pending =3D 1;<br>
+=C2=A0 =C2=A0 goldfish_rtc_update(s);<br>
+}<br>
+<br>
+static uint64_t goldfish_rtc_get_count(<wbr>GoldfishRTCState *s)<br>
+{<br>
+=C2=A0 =C2=A0 return s-&gt;tick_offset + (uint64_t)qemu_clock_get_ns(<wbr>=
rtc_clock);<br>
+}<br>
+<br>
+static void goldfish_rtc_clear_alarm(<wbr>GoldfishRTCState *s)<br>
+{<br>
+=C2=A0 =C2=A0 timer_del(s-&gt;timer);<br>
+=C2=A0 =C2=A0 s-&gt;alarm_running =3D 0;<br>
+}<br>
+<br>
+static void goldfish_rtc_set_alarm(<wbr>GoldfishRTCState *s)<br>
+{<br>
+=C2=A0 =C2=A0 uint64_t ticks =3D goldfish_rtc_get_count(s);<br>
+=C2=A0 =C2=A0 uint64_t event =3D s-&gt;alarm_next;<br>
+<br>
+=C2=A0 =C2=A0 if (event &lt;=3D ticks) {<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 goldfish_rtc_clear_alarm(s);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 goldfish_rtc_interrupt(s);<br>
+=C2=A0 =C2=A0 } else {<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 int64_t now =3D qemu_clock_get_ns(rtc_clock);<=
br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 timer_mod(s-&gt;timer, now + (event - ticks));=
<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 s-&gt;alarm_running =3D 1;<br>
+=C2=A0 =C2=A0 }<br>
+}<br>
+<br>
+static uint64_t goldfish_rtc_read(void *opaque, hwaddr offset,<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 unsigned size)<br>
+{<br>
+=C2=A0 =C2=A0 GoldfishRTCState *s =3D (GoldfishRTCState *)opaque;<br>
+=C2=A0 =C2=A0 uint64_t r;<br>
+<br>
+=C2=A0 =C2=A0 switch (offset) {<br>
+=C2=A0 =C2=A0 case RTC_TIME_LOW:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 r =3D goldfish_rtc_get_count(s) &amp; 0xffffff=
ff;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 case RTC_TIME_HIGH:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 r =3D goldfish_rtc_get_count(s) &gt;&gt; 32;<b=
r>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 case RTC_ALARM_LOW:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 r =3D s-&gt;alarm_next &amp; 0xffffffff;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 case RTC_ALARM_HIGH:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 r =3D s-&gt;alarm_next &gt;&gt; 32;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 case RTC_IRQ_ENABLED:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 r =3D s-&gt;irq_enabled;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 case RTC_ALARM_STATUS:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 r =3D s-&gt;alarm_running;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 default:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 qemu_log_mask(LOG_GUEST_ERROR,<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 &quot;goldfish_rtc_read: Bad offset 0x%x\n&quot;, (int)offset);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 r =3D 0;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 }<br>
+<br>
+=C2=A0 =C2=A0 return r;<br>
+}<br>
+<br>
+static void goldfish_rtc_write(void *opaque, hwaddr offset,<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0uint64_t value, unsigned size)<br>
+{<br>
+=C2=A0 =C2=A0 uint64_t current_tick, new_tick;<br>
+=C2=A0 =C2=A0 GoldfishRTCState *s =3D (GoldfishRTCState *)opaque;<br>
+<br>
+=C2=A0 =C2=A0 switch (offset) {<br>
+=C2=A0 =C2=A0 case RTC_TIME_LOW:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 current_tick =3D goldfish_rtc_get_count(s);<br=
>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 new_tick =3D current_tick &amp; (0xffffffffULL=
 &lt;&lt; 32);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 new_tick |=3D value;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 s-&gt;tick_offset +=3D new_tick - current_tick=
;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 case RTC_TIME_HIGH:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 current_tick =3D goldfish_rtc_get_count(s);<br=
>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 new_tick =3D current_tick &amp; 0xffffffffULL;=
<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 new_tick |=3D (value &lt;&lt; 32);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 s-&gt;tick_offset +=3D new_tick - current_tick=
;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 case RTC_ALARM_LOW:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 s-&gt;alarm_next &amp;=3D (0xffffffffULL &lt;&=
lt; 32);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 s-&gt;alarm_next |=3D value;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 goldfish_rtc_set_alarm(s);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 case RTC_ALARM_HIGH:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 s-&gt;alarm_next &amp;=3D 0xffffffffULL;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 s-&gt;alarm_next |=3D (value &lt;&lt; 32);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 case RTC_IRQ_ENABLED:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 s-&gt;irq_enabled =3D (uint32_t)(value &amp; 0=
x1);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 goldfish_rtc_update(s);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 case RTC_CLEAR_ALARM:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 goldfish_rtc_clear_alarm(s);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 case RTC_CLEAR_INTERRUPT:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 s-&gt;irq_pending =3D 0;<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 goldfish_rtc_update(s);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 default:<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 qemu_log_mask(LOG_GUEST_ERROR,<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 &quot;goldfish_rtc_write: Bad offset 0x%x\n&quot;, (int)offset);<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 break;<br>
+=C2=A0 =C2=A0 }<br>
+}<br>
+<br>
+static int goldfish_rtc_pre_save(void *opaque)<br>
+{<br>
+=C2=A0 =C2=A0 uint64_t delta;<br>
+=C2=A0 =C2=A0 GoldfishRTCState *s =3D opaque;<br>
+<br>
+=C2=A0 =C2=A0 /*<br>
+=C2=A0 =C2=A0 =C2=A0* We want to migrate this offset, which sounds straigh=
tforward.<br>
+=C2=A0 =C2=A0 =C2=A0* Unfortunately, we cannot directly pass tick_offset b=
ecause<br>
+=C2=A0 =C2=A0 =C2=A0* rtc_clock on destinetion Host might not be same sour=
ce Host.<br>
+=C2=A0 =C2=A0 =C2=A0*<br>
+=C2=A0 =C2=A0 =C2=A0* To tackle, this we pass tick_offset relative to vm_c=
lock from<br>
+=C2=A0 =C2=A0 =C2=A0* source Host and make it relative to rtc_clock at des=
tinetion Host.<br>
+=C2=A0 =C2=A0 =C2=A0*/<br>
+=C2=A0 =C2=A0 delta =3D qemu_clock_get_ns(rtc_clock) -<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 qemu_clock_get_ns(QEMU_CLOCK_<wb=
r>VIRTUAL);<br>
+=C2=A0 =C2=A0 s-&gt;tick_offset_vmstate =3D s-&gt;tick_offset + delta;<br>
+<br>
+=C2=A0 =C2=A0 return 0;<br>
+}<br>
+<br>
+static int goldfish_rtc_post_load(void *opaque, int version_id)<br>
+{<br>
+=C2=A0 =C2=A0 uint64_t delta;<br>
+=C2=A0 =C2=A0 GoldfishRTCState *s =3D opaque;<br>
+<br>
+=C2=A0 =C2=A0 /*<br>
+=C2=A0 =C2=A0 =C2=A0* We extract tick_offset from tick_offset_vmstate by d=
oing<br>
+=C2=A0 =C2=A0 =C2=A0* reverse math compared to pre_save() function.<br>
+=C2=A0 =C2=A0 =C2=A0*/<br>
+=C2=A0 =C2=A0 delta =3D qemu_clock_get_ns(rtc_clock) -<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 qemu_clock_get_ns(QEMU_CLOCK_<wb=
r>VIRTUAL);<br>
+=C2=A0 =C2=A0 s-&gt;tick_offset =3D s-&gt;tick_offset_vmstate - delta;<br>
+<br>
+=C2=A0 =C2=A0 return 0;<br>
+}<br>
+<br>
+static const MemoryRegionOps goldfish_rtc_ops =3D {<br>
+=C2=A0 =C2=A0 .read =3D goldfish_rtc_read,<br>
+=C2=A0 =C2=A0 .write =3D goldfish_rtc_write,<br>
+=C2=A0 =C2=A0 .endianness =3D DEVICE_LITTLE_ENDIAN,<br>
+=C2=A0 =C2=A0 .valid =3D {<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 .min_access_size =3D 4,<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 .max_access_size =3D 4<br>
+=C2=A0 =C2=A0 }<br>
+};<br>
+<br>
+static const VMStateDescription goldfish_rtc_vmstate =3D {<br>
+=C2=A0 =C2=A0 .name =3D TYPE_GOLDFISH_RTC,<br>
+=C2=A0 =C2=A0 .version_id =3D 1,<br>
+=C2=A0 =C2=A0 .pre_save =3D goldfish_rtc_pre_save,<br>
+=C2=A0 =C2=A0 .post_load =3D goldfish_rtc_post_load,<br>
+=C2=A0 =C2=A0 .fields =3D (VMStateField[]) {<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 VMSTATE_UINT64(tick_offset_<wbr>vmstate, Goldf=
ishRTCState),<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 VMSTATE_UINT64(alarm_next, GoldfishRTCState),<=
br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 VMSTATE_UINT32(alarm_running, GoldfishRTCState=
),<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 VMSTATE_UINT32(irq_pending, GoldfishRTCState),=
<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 VMSTATE_UINT32(irq_enabled, GoldfishRTCState),=
<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 VMSTATE_END_OF_LIST()<br>
+=C2=A0 =C2=A0 }<br>
+};<br>
+<br>
+static void goldfish_rtc_reset(DeviceState *dev)<br>
+{<br>
+=C2=A0 =C2=A0 GoldfishRTCState *s =3D GOLDFISH_RTC(dev);<br>
+=C2=A0 =C2=A0 struct tm tm;<br>
+<br>
+=C2=A0 =C2=A0 timer_del(s-&gt;timer);<br>
+<br>
+=C2=A0 =C2=A0 qemu_get_timedate(&amp;tm, 0);<br>
+=C2=A0 =C2=A0 s-&gt;tick_offset =3D mktimegm(&amp;tm);<br>
+=C2=A0 =C2=A0 s-&gt;tick_offset *=3D NANOSECONDS_PER_SECOND;<br>
+=C2=A0 =C2=A0 s-&gt;tick_offset -=3D qemu_clock_get_ns(rtc_clock);<br>
+=C2=A0 =C2=A0 s-&gt;tick_offset_vmstate =3D 0;<br>
+=C2=A0 =C2=A0 s-&gt;alarm_next =3D 0;<br>
+=C2=A0 =C2=A0 s-&gt;alarm_running =3D 0;<br>
+=C2=A0 =C2=A0 s-&gt;irq_pending =3D 0;<br>
+=C2=A0 =C2=A0 s-&gt;irq_enabled =3D 0;<br>
+}<br>
+<br>
+static void goldfish_rtc_realize(<wbr>DeviceState *d, Error **errp)<br>
+{<br>
+=C2=A0 =C2=A0 SysBusDevice *dev =3D SYS_BUS_DEVICE(d);<br>
+=C2=A0 =C2=A0 GoldfishRTCState *s =3D GOLDFISH_RTC(d);<br>
+<br>
+=C2=A0 =C2=A0 memory_region_init_io(&amp;s-&gt;<wbr>iomem, OBJECT(s), &amp=
;goldfish_rtc_ops, s,<br>
+=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 &quot;goldfish_rtc&quot;, 0x1000);<br>
+=C2=A0 =C2=A0 sysbus_init_mmio(dev, &amp;s-&gt;iomem);<br>
+<br>
+=C2=A0 =C2=A0 sysbus_init_irq(dev, &amp;s-&gt;irq);<br>
+<br>
+=C2=A0 =C2=A0 s-&gt;timer =3D timer_new_ns(rtc_clock, goldfish_rtc_interru=
pt, s);<br>
+}<br>
+<br>
+static void goldfish_rtc_class_init(<wbr>ObjectClass *klass, void *data)<b=
r>
+{<br>
+=C2=A0 =C2=A0 DeviceClass *dc =3D DEVICE_CLASS(klass);<br>
+<br>
+=C2=A0 =C2=A0 dc-&gt;realize =3D goldfish_rtc_realize;<br>
+=C2=A0 =C2=A0 dc-&gt;reset =3D goldfish_rtc_reset;<br>
+=C2=A0 =C2=A0 dc-&gt;vmsd =3D &amp;goldfish_rtc_vmstate;<br>
+}<br>
+<br>
+static const TypeInfo goldfish_rtc_info =3D {<br>
+=C2=A0 =C2=A0 .name=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =3D TYPE_GOLDFISH_RT=
C,<br>
+=C2=A0 =C2=A0 .parent=C2=A0 =C2=A0 =C2=A0 =C2=A0 =3D TYPE_SYS_BUS_DEVICE,<=
br>
+=C2=A0 =C2=A0 .instance_size =3D sizeof(GoldfishRTCState),<br>
+=C2=A0 =C2=A0 .class_init=C2=A0 =C2=A0 =3D goldfish_rtc_class_init,<br>
+};<br>
+<br>
+static void goldfish_rtc_register_types(<wbr>void)<br>
+{<br>
+=C2=A0 =C2=A0 type_register_static(&amp;<wbr>goldfish_rtc_info);<br>
+}<br>
+<br>
+type_init(goldfish_rtc_<wbr>register_types)<br>
diff --git a/include/hw/timer/goldfish_<wbr>rtc.h b/include/hw/timer/goldfi=
sh_<wbr>rtc.h<br>
new file mode 100644<br>
index 0000000000..dfb6d70b86<br>
--- /dev/null<br>
+++ b/include/hw/timer/goldfish_<wbr>rtc.h<br>
@@ -0,0 +1,46 @@<br>
+/*<br>
+ * Goldfish virtual platform RTC<br>
+ *<br>
+ * Copyright (C) 2019 Western Digital Corporation or its affiliates.<br>
+ *<br>
+ * For more details on Google Goldfish virtual platform refer:<br>
+ * <a href=3D"https://android.googlesource.com/platform/external/qemu/+/ma=
ster/docs/GOLDFISH-VIRTUAL-HARDWARE.TXT" target=3D"_blank">https://android.=
googlesource.<wbr>com/platform/external/qemu/+/<wbr>master/docs/GOLDFISH-VI=
RTUAL-<wbr>HARDWARE.TXT</a><br>
+ *<br>
+ * This program is free software; you can redistribute it and/or modify it=
<br>
+ * under the terms and conditions of the GNU General Public License,<br>
+ * version 2 or later, as published by the Free Software Foundation.<br>
+ *<br>
+ * This program is distributed in the hope it will be useful, but WITHOUT<=
br>
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or<b=
r>
+ * FITNESS FOR A PARTICULAR PURPOSE.=C2=A0 See the GNU General Public Lice=
nse for<br>
+ * more details.<br>
+ *<br>
+ * You should have received a copy of the GNU General Public License along=
 with<br>
+ * this program.=C2=A0 If not, see &lt;<a href=3D"http://www.gnu.org/licen=
ses/" target=3D"_blank">http://www.gnu.org/licenses/</a>&gt;<wbr>.<br>
+ */<br>
+<br>
+#ifndef HW_TIMER_GOLDFISH_RTC_H<br>
+#define HW_TIMER_GOLDFISH_RTC_H<br>
+<br>
+#include &quot;hw/sysbus.h&quot;<br>
+<br>
+#define TYPE_GOLDFISH_RTC &quot;goldfish_rtc&quot;<br>
+#define GOLDFISH_RTC(obj) \<br>
+OBJECT_CHECK(<wbr>GoldfishRTCState, (obj), TYPE_GOLDFISH_RTC)<br>
+<br>
+typedef struct GoldfishRTCState {<br>
+=C2=A0 =C2=A0 SysBusDevice parent_obj;<br>
+<br>
+=C2=A0 =C2=A0 MemoryRegion iomem;<br>
+=C2=A0 =C2=A0 QEMUTimer *timer;<br>
+=C2=A0 =C2=A0 qemu_irq irq;<br>
+<br>
+=C2=A0 =C2=A0 uint64_t tick_offset;<br>
+=C2=A0 =C2=A0 uint64_t tick_offset_vmstate;<br>
+=C2=A0 =C2=A0 uint64_t alarm_next;<br>
+=C2=A0 =C2=A0 uint32_t alarm_running;<br>
+=C2=A0 =C2=A0 uint32_t irq_pending;<br>
+=C2=A0 =C2=A0 uint32_t irq_enabled;<br>
+} GoldfishRTCState;<br>
+<br>
+#endif<br>
-- <br>
2.17.1<br>
<br>
<br>
</blockquote>

--000000000000a03ab6059535d4fc--

