#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Nov 10 20:04:04 2015
# Process ID: 15288
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/vivado.log
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.xpr
open_bd_design {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name mycordic_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/component.xml
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells mycordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins mycordic_0/S00_AXI]
reset_run synth_1
save_bd_design
launch_runs impl_1
wait_on_run impl_1
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file mkdir C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk
file copy -force C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name mycordic_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/component.xml
update_compile_order -fileset sim_1
close_project
launch_sdk -workspace C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name mycordic_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/component.xml
update_compile_order -fileset sim_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells mycordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins mycordic_0/S00_AXI]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name mycordic_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/component.xml
update_compile_order -fileset sim_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells mycordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins mycordic_0/S00_AXI]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk/design_1_wrapper.hdf

open_bd_design {C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name mycordic_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/component.xml
update_compile_order -fileset sim_1
launch_runs synth_1
wait_on_run synth_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells mycordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins mycordic_0/S00_AXI]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
report_ip_status -name ip_status 
file copy -force C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name mycordic_v1_0_project -directory C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.tmp/mycordic_v1_0_project c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0/component.xml
update_compile_order -fileset sim_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/ip_repo/mycordic_1.0
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells mycordic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mycordic:1.0 mycordic_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins mycordic_0/S00_AXI]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.runs/impl_1/design_1_wrapper.sysdef C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk -hwspec C:/Users/mr_co_000/Documents/GitHub/ECE495/Lab/Lab4/lab4/lab4.sdk/design_1_wrapper.hdf
