<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\verifacation\combat\shuangmu\dvp_hdmi_test\dk_video_dvp_720_HDMI_LVCMOS12\dk_video_dvp_720_LVCMOS12\impl\synthesize\rev_1\dk_video.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\verifacation\combat\shuangmu\dvp_hdmi_test\dk_video_dvp_720_HDMI_LVCMOS12\dk_video_dvp_720_LVCMOS12\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\verifacation\combat\shuangmu\dvp_hdmi_test\dk_video_dvp_720_HDMI_LVCMOS12\dk_video_dvp_720_LVCMOS12\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.7.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Oct 09 18:45:32 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7771</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>8765</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>9</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>123</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_x4i</td>
<td>Base</td>
<td>3.333</td>
<td>300.030
<td>0.000</td>
<td>1.667</td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clk_x4i </td>
</tr>
<tr>
<td>clk_x4</td>
<td>Base</td>
<td>3.333</td>
<td>300.030
<td>0.000</td>
<td>1.667</td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clk_x4 </td>
</tr>
<tr>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>dma_clk</td>
<td>Base</td>
<td>13.333</td>
<td>75.002
<td>0.000</td>
<td>6.667</td>
<td></td>
<td></td>
<td>dma_clk </td>
</tr>
<tr>
<td>I_clk_27M</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>I_clk_27M_ibuf/I </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_27M_ibuf/I</td>
<td>I_clk_27M</td>
<td>u_tmds_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_27M_ibuf/I</td>
<td>I_clk_27M</td>
<td>u_tmds_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>I_clk_27M_ibuf/I</td>
<td>I_clk_27M</td>
<td>u_tmds_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>I_clk_27M_ibuf/I</td>
<td>I_clk_27M</td>
<td>u_tmds_pll/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>2.500</td>
<td>0.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP </td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD </td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>0.000</td>
<td>7.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3 </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_x4i</td>
<td>300.030(MHz)</td>
<td>1883.239(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>166.858(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>dma_clk</td>
<td>75.002(MHz)</td>
<td>175.783(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>I_clk_27M</td>
<td>27.000(MHz)</td>
<td>355.011(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>108.790(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_x4!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_x4i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x4i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dma_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dma_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk_27M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk_27M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.427</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.290</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.427</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.290</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.427</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.290</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.310</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-3.652</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>-0.524</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-3.629</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.067</td>
<td>-0.545</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.310</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-3.652</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>-0.524</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-3.629</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.067</td>
<td>-0.545</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.310</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-3.652</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>-0.524</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-3.629</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.067</td>
<td>-0.545</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.310</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-3.652</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>-0.524</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-3.629</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.067</td>
<td>-0.545</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-4.192</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-4.192</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-4.192</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.041</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/recalib_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0/D</td>
<td>dma_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.001</td>
<td>-0.675</td>
<td>0.682</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0/WREB</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1/WREB</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2/WREB</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3/WREB</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>6</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0/WREB</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>7</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0/WREB</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>8</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0/WREB</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>9</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0/WREB</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>10</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/D6</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>11</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/D4</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>12</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/D6</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>13</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/D4</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>14</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/D6</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>15</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_46_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/D4</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>16</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_55_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/D6</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>17</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_54_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/D4</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>18</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_63_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/D6</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>19</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_62_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/D4</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>20</td>
<td>0.240</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[9]/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/D9</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>21</td>
<td>0.246</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/D7</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>22</td>
<td>0.246</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/D5</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>23</td>
<td>0.246</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/D7</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>24</td>
<td>0.246</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/D5</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>25</td>
<td>0.246</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/D7</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.427</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.290</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.427</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.290</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.427</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.290</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.310</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-3.652</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>-0.524</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-3.629</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.067</td>
<td>-0.545</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.310</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-3.652</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>-0.524</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-3.629</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.067</td>
<td>-0.545</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.310</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-3.652</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>-0.524</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-3.629</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.067</td>
<td>-0.545</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.310</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-3.652</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>-0.524</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-3.629</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.067</td>
<td>-0.545</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.200</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.063</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-4.192</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-4.192</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-4.192</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.067</td>
<td>0.135</td>
<td>4.055</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.735</td>
<td>power_on_delay_inst/camera_rstn_reg/Q</td>
<td>reg_config_inst1/clock_20k_cnt_Z[4]/CLEAR</td>
<td>I_clk_27M:[R]</td>
<td>I_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.746</td>
</tr>
<tr>
<td>2</td>
<td>0.735</td>
<td>power_on_delay_inst/camera_rstn_reg/Q</td>
<td>reg_config_inst1/clock_20k_cnt_Z[5]/CLEAR</td>
<td>I_clk_27M:[R]</td>
<td>I_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.746</td>
</tr>
<tr>
<td>3</td>
<td>0.735</td>
<td>power_on_delay_inst/camera_rstn_reg/Q</td>
<td>reg_config_inst1/clock_20k_cnt_Z[6]/CLEAR</td>
<td>I_clk_27M:[R]</td>
<td>I_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.746</td>
</tr>
<tr>
<td>4</td>
<td>0.735</td>
<td>power_on_delay_inst/camera_rstn_reg/Q</td>
<td>reg_config_inst1/clock_20k_cnt_Z[7]/CLEAR</td>
<td>I_clk_27M:[R]</td>
<td>I_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.746</td>
</tr>
<tr>
<td>5</td>
<td>0.735</td>
<td>power_on_delay_inst/camera_rstn_reg/Q</td>
<td>reg_config_inst1/clock_20k_cnt_Z[8]/CLEAR</td>
<td>I_clk_27M:[R]</td>
<td>I_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.746</td>
</tr>
<tr>
<td>6</td>
<td>0.735</td>
<td>power_on_delay_inst/camera_rstn_reg/Q</td>
<td>reg_config_inst1/clock_20k_cnt_Z[9]/CLEAR</td>
<td>I_clk_27M:[R]</td>
<td>I_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.746</td>
</tr>
<tr>
<td>7</td>
<td>0.735</td>
<td>power_on_delay_inst/camera_rstn_reg/Q</td>
<td>reg_config_inst1/clock_20k_cnt_Z[10]/CLEAR</td>
<td>I_clk_27M:[R]</td>
<td>I_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.746</td>
</tr>
<tr>
<td>8</td>
<td>0.757</td>
<td>key_debounceN_inst1/key_n_out2/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_4_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.768</td>
</tr>
<tr>
<td>9</td>
<td>0.757</td>
<td>key_debounceN_inst1/key_n_out2/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_3_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.768</td>
</tr>
<tr>
<td>10</td>
<td>0.757</td>
<td>key_debounceN_inst1/key_n_out2/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_1_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.768</td>
</tr>
<tr>
<td>11</td>
<td>0.855</td>
<td>power_on_delay_inst/camera_rstn_reg/Q</td>
<td>reg_config_inst1/clock_20k_cnt_Z[0]/CLEAR</td>
<td>I_clk_27M:[R]</td>
<td>I_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.866</td>
</tr>
<tr>
<td>12</td>
<td>0.855</td>
<td>power_on_delay_inst/camera_rstn_reg/Q</td>
<td>reg_config_inst1/clock_20k_cnt_Z[2]/CLEAR</td>
<td>I_clk_27M:[R]</td>
<td>I_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.866</td>
</tr>
<tr>
<td>13</td>
<td>0.855</td>
<td>power_on_delay_inst/camera_rstn_reg/Q</td>
<td>reg_config_inst1/clock_20k_cnt_Z[3]/CLEAR</td>
<td>I_clk_27M:[R]</td>
<td>I_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.866</td>
</tr>
<tr>
<td>14</td>
<td>0.858</td>
<td>power_on_delay_inst/camera_rstn_reg/Q</td>
<td>reg_config_inst1/clock_20k_cnt_Z[1]/CLEAR</td>
<td>I_clk_27M:[R]</td>
<td>I_clk_27M:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.869</td>
</tr>
<tr>
<td>15</td>
<td>0.888</td>
<td>key_debounceN_inst1/key_n_out2/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_1_s0/PRESET</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.899</td>
</tr>
<tr>
<td>16</td>
<td>1.010</td>
<td>key_debounceN_inst1/key_n_out2/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_0_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.021</td>
</tr>
<tr>
<td>17</td>
<td>1.010</td>
<td>key_debounceN_inst1/key_n_out2/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/flag_1_s0/CLEAR</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.021</td>
</tr>
<tr>
<td>18</td>
<td>1.047</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[1]/CLEAR</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>19</td>
<td>1.047</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[0]/CLEAR</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>20</td>
<td>1.047</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_rd_grant/CLEAR</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>21</td>
<td>1.047</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant/CLEAR</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>22</td>
<td>1.047</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant_fast_Z/CLEAR</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>23</td>
<td>1.047</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[1]/CLEAR</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>24</td>
<td>1.047</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[0]/CLEAR</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>25</td>
<td>1.047</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_Z[1]/CLEAR</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.589</td>
<td>6.589</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dma_clk</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_Z[6]</td>
</tr>
<tr>
<td>2</td>
<td>5.589</td>
<td>6.589</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dma_clk</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_Z</td>
</tr>
<tr>
<td>3</td>
<td>5.589</td>
<td>6.589</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dma_clk</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0</td>
</tr>
<tr>
<td>4</td>
<td>5.589</td>
<td>6.589</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dma_clk</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Big.rq2_wptr_Z[1]_Z</td>
</tr>
<tr>
<td>5</td>
<td>5.589</td>
<td>6.589</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dma_clk</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Big.rq2_wptr_Z[9]_Z</td>
</tr>
<tr>
<td>6</td>
<td>5.589</td>
<td>6.589</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dma_clk</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[3]</td>
</tr>
<tr>
<td>7</td>
<td>5.589</td>
<td>6.589</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dma_clk</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[5]</td>
</tr>
<tr>
<td>8</td>
<td>5.589</td>
<td>6.589</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dma_clk</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[6]</td>
</tr>
<tr>
<td>9</td>
<td>5.589</td>
<td>6.589</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dma_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/D0_L_6_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.589</td>
<td>6.589</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>dma_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_READ_CMD_WAIT_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3345.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3345.216</td>
<td>1.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.936%; route: 3.503, 81.656%; tC2Q: 0.232, 5.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3345.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3345.216</td>
<td>1.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.936%; route: 3.503, 81.656%; tC2Q: 0.232, 5.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3345.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3345.216</td>
<td>1.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.936%; route: 3.503, 81.656%; tC2Q: 0.232, 5.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>3340.670</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>141.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>140.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>141.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>142.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>143.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>144.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.067</td>
<td>140.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>141.161</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>141.517</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>141.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>141.329</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>544.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>541.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.000</td>
<td>540.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>540.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>540.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>541.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>542.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>543.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>544.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.067</td>
<td>540.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>541.161</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>541.538</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>541.503</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>541.352</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>3340.670</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>141.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>140.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>141.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>142.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>143.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>144.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.067</td>
<td>140.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>141.161</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>141.517</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>141.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>141.329</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>544.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>541.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.000</td>
<td>540.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>540.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>540.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>541.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>542.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>543.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>544.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.067</td>
<td>540.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>541.161</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>541.538</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>541.503</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>541.352</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>3340.670</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>141.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>140.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>141.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>142.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>143.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>144.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.067</td>
<td>140.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>141.161</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>141.517</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>141.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>141.329</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>544.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>541.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.000</td>
<td>540.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>540.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>540.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>541.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>542.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>543.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>544.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.067</td>
<td>540.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>541.161</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>541.538</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>541.503</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>541.352</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>3340.670</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>141.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>140.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>141.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>142.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>143.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>144.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.067</td>
<td>140.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>141.161</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>141.517</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>141.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>141.329</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>544.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>541.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.000</td>
<td>540.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>540.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>540.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>541.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>542.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>543.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>544.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.067</td>
<td>540.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>541.161</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>541.538</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>541.503</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>541.352</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.865</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/recalib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.999</td>
<td>39.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>39.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.183</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/recalib_s0/CLK</td>
</tr>
<tr>
<td>40.384</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R41C14[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[1].u_ddr_phy_data_lane/recalib_s0/Q</td>
</tr>
<tr>
<td>40.501</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[2][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/recalib_s1/I1</td>
</tr>
<tr>
<td>40.865</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C14[2][A]</td>
<td style=" background: #97FFFF;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/recalib_s1/F</td>
</tr>
<tr>
<td>40.865</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14[2][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14[2][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>40.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C14[2][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 53.374%; route: 0.117, 17.152%; tC2Q: 0.201, 29.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0/CLKB</td>
</tr>
<tr>
<td>0.767</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>0.908</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1/CLKB</td>
</tr>
<tr>
<td>0.767</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td>0.908</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2/CLKB</td>
</tr>
<tr>
<td>0.767</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2</td>
</tr>
<tr>
<td>0.908</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.933</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.873</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3/CLKB</td>
</tr>
<tr>
<td>0.767</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3</td>
</tr>
<tr>
<td>0.908</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][B]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R34C39[0][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0</td>
</tr>
<tr>
<td>0.360</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[13]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][B]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R34C39[0][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0</td>
</tr>
<tr>
<td>0.360</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][B]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R34C39[0][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0</td>
</tr>
<tr>
<td>0.360</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][B]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R34C39[0][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0</td>
</tr>
<tr>
<td>0.360</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL2[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL2[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_46_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C2[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_46_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_55_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_55_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_55_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_54_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_54_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_63_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_63_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_62_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_62_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C2[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_62_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.815</td>
</tr>
<tr>
<td class="label">From</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[9]/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[9]/Q</td>
</tr>
<tr>
<td>1.055</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/D9</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.548</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.732</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>0.767</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>0.850</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_35_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>0.302</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C2[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C2[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_34_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>0.302</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_39_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL2[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td>0.302</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_38_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL2[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/D5</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td>0.302</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_47_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td>0.302</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3345.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3345.216</td>
<td>1.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C38[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.936%; route: 3.503, 81.656%; tC2Q: 0.232, 5.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3345.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3345.216</td>
<td>1.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C34[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.936%; route: 3.503, 81.656%; tC2Q: 0.232, 5.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3345.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3345.216</td>
<td>1.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 12.936%; route: 3.503, 81.656%; tC2Q: 0.232, 5.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>3340.670</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>141.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>140.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>141.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>142.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>143.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>144.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.067</td>
<td>140.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>141.161</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>141.517</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>141.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>141.329</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>544.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>541.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.000</td>
<td>540.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>540.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>540.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>541.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>542.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>543.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>544.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.067</td>
<td>540.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>541.161</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>541.538</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>541.503</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>541.352</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>3340.670</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>141.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>140.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>141.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>142.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>143.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>144.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.067</td>
<td>140.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>141.161</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>141.517</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>141.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>141.329</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>544.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>541.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.000</td>
<td>540.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>540.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>540.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>541.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>542.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>543.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>544.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.067</td>
<td>540.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>541.161</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>541.538</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>541.503</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>541.352</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>3340.670</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>141.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>140.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>141.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>142.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>143.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>144.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.067</td>
<td>140.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>141.161</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>141.517</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>141.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>141.329</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>544.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>541.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.000</td>
<td>540.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>540.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>540.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>541.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>542.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>543.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>544.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.067</td>
<td>540.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>541.161</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>541.538</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>541.503</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>541.352</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.671</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>3340.670</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>144.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>141.329</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>140.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>141.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>142.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>143.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>144.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.067</td>
<td>140.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>141.161</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>141.517</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>141.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>141.329</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.356, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>544.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>541.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.000</td>
<td>540.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>540.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>540.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>540.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>541.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>542.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>543.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>544.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>540.067</td>
<td>540.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>540.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>541.161</td>
<td>1.094</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>541.538</td>
<td>0.377</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>541.503</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>541.352</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.545</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.377, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C39[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/dout[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.989</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.989</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.659%; route: 3.276, 80.631%; tC2Q: 0.232, 5.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C39[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3344.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>3340.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>3340.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[2][B]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>3341.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R29C47[2][B]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>3342.928</td>
<td>1.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>3343.483</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>72</td>
<td>R11C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>3344.981</td>
<td>1.498</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.067</td>
<td>3340.067</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.067</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.615</td>
<td>0.548</td>
<td>tCL</td>
<td>RR</td>
<td>189</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.858</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>3340.823</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]</td>
</tr>
<tr>
<td>3340.788</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C40[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.135</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 13.686%; route: 3.268, 80.593%; tC2Q: 0.232, 5.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>power_on_delay_inst/camera_rstn_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_config_inst1/clock_20k_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>power_on_delay_inst/camera_rstn_reg/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R44C32[0][A]</td>
<td style=" font-weight:bold;">power_on_delay_inst/camera_rstn_reg/Q</td>
</tr>
<tr>
<td>1.606</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td style=" font-weight:bold;">reg_config_inst1/clock_20k_cnt_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reg_config_inst1/clock_20k_cnt_Z[4]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C34[0][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 72.927%; tC2Q: 0.202, 27.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>power_on_delay_inst/camera_rstn_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_config_inst1/clock_20k_cnt_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>power_on_delay_inst/camera_rstn_reg/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R44C32[0][A]</td>
<td style=" font-weight:bold;">power_on_delay_inst/camera_rstn_reg/Q</td>
</tr>
<tr>
<td>1.606</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td style=" font-weight:bold;">reg_config_inst1/clock_20k_cnt_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reg_config_inst1/clock_20k_cnt_Z[5]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C35[1][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 72.927%; tC2Q: 0.202, 27.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>power_on_delay_inst/camera_rstn_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_config_inst1/clock_20k_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>power_on_delay_inst/camera_rstn_reg/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R44C32[0][A]</td>
<td style=" font-weight:bold;">power_on_delay_inst/camera_rstn_reg/Q</td>
</tr>
<tr>
<td>1.606</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td style=" font-weight:bold;">reg_config_inst1/clock_20k_cnt_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[1][B]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reg_config_inst1/clock_20k_cnt_Z[6]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C35[1][B]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 72.927%; tC2Q: 0.202, 27.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>power_on_delay_inst/camera_rstn_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_config_inst1/clock_20k_cnt_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>power_on_delay_inst/camera_rstn_reg/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R44C32[0][A]</td>
<td style=" font-weight:bold;">power_on_delay_inst/camera_rstn_reg/Q</td>
</tr>
<tr>
<td>1.606</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[2][A]</td>
<td style=" font-weight:bold;">reg_config_inst1/clock_20k_cnt_Z[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[2][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[7]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reg_config_inst1/clock_20k_cnt_Z[7]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C35[2][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 72.927%; tC2Q: 0.202, 27.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>power_on_delay_inst/camera_rstn_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_config_inst1/clock_20k_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>power_on_delay_inst/camera_rstn_reg/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R44C32[0][A]</td>
<td style=" font-weight:bold;">power_on_delay_inst/camera_rstn_reg/Q</td>
</tr>
<tr>
<td>1.606</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[2][A]</td>
<td style=" font-weight:bold;">reg_config_inst1/clock_20k_cnt_Z[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[2][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reg_config_inst1/clock_20k_cnt_Z[8]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C34[2][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 72.927%; tC2Q: 0.202, 27.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>power_on_delay_inst/camera_rstn_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_config_inst1/clock_20k_cnt_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>power_on_delay_inst/camera_rstn_reg/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R44C32[0][A]</td>
<td style=" font-weight:bold;">power_on_delay_inst/camera_rstn_reg/Q</td>
</tr>
<tr>
<td>1.606</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[2][B]</td>
<td style=" font-weight:bold;">reg_config_inst1/clock_20k_cnt_Z[9]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C34[2][B]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[9]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reg_config_inst1/clock_20k_cnt_Z[9]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C34[2][B]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 72.927%; tC2Q: 0.202, 27.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>power_on_delay_inst/camera_rstn_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_config_inst1/clock_20k_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>power_on_delay_inst/camera_rstn_reg/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R44C32[0][A]</td>
<td style=" font-weight:bold;">power_on_delay_inst/camera_rstn_reg/Q</td>
</tr>
<tr>
<td>1.606</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[2][B]</td>
<td style=" font-weight:bold;">reg_config_inst1/clock_20k_cnt_Z[10]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[2][B]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reg_config_inst1/clock_20k_cnt_Z[10]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C35[2][B]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.544, 72.927%; tC2Q: 0.202, 27.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst1/key_n_out2</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td>key_debounceN_inst1/key_n_out2/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst1/key_n_out2/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[3][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/I</td>
</tr>
<tr>
<td>1.493</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R42C11[3][A]</td>
<td style=" background: #97FFFF;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/O</td>
</tr>
<tr>
<td>1.627</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[2][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[2][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C11[2][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 40.383%; route: 0.257, 33.433%; tC2Q: 0.201, 26.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst1/key_n_out2</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td>key_debounceN_inst1/key_n_out2/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst1/key_n_out2/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[3][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/I</td>
</tr>
<tr>
<td>1.493</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R42C11[3][A]</td>
<td style=" background: #97FFFF;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/O</td>
</tr>
<tr>
<td>1.627</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[2][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[2][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C11[2][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 40.383%; route: 0.257, 33.433%; tC2Q: 0.201, 26.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst1/key_n_out2</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td>key_debounceN_inst1/key_n_out2/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst1/key_n_out2/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[3][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/I</td>
</tr>
<tr>
<td>1.493</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R42C11[3][A]</td>
<td style=" background: #97FFFF;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/O</td>
</tr>
<tr>
<td>1.627</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[1][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C11[1][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_1_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_1_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C11[1][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 40.383%; route: 0.257, 33.433%; tC2Q: 0.201, 26.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>power_on_delay_inst/camera_rstn_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_config_inst1/clock_20k_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>power_on_delay_inst/camera_rstn_reg/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R44C32[0][A]</td>
<td style=" font-weight:bold;">power_on_delay_inst/camera_rstn_reg/Q</td>
</tr>
<tr>
<td>1.726</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[1][A]</td>
<td style=" font-weight:bold;">reg_config_inst1/clock_20k_cnt_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[1][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reg_config_inst1/clock_20k_cnt_Z[0]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C33[1][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.664, 76.671%; tC2Q: 0.202, 23.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>power_on_delay_inst/camera_rstn_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_config_inst1/clock_20k_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>power_on_delay_inst/camera_rstn_reg/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R44C32[0][A]</td>
<td style=" font-weight:bold;">power_on_delay_inst/camera_rstn_reg/Q</td>
</tr>
<tr>
<td>1.726</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][A]</td>
<td style=" font-weight:bold;">reg_config_inst1/clock_20k_cnt_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reg_config_inst1/clock_20k_cnt_Z[2]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C33[2][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.664, 76.671%; tC2Q: 0.202, 23.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>power_on_delay_inst/camera_rstn_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_config_inst1/clock_20k_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>power_on_delay_inst/camera_rstn_reg/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R44C32[0][A]</td>
<td style=" font-weight:bold;">power_on_delay_inst/camera_rstn_reg/Q</td>
</tr>
<tr>
<td>1.726</td>
<td>0.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][B]</td>
<td style=" font-weight:bold;">reg_config_inst1/clock_20k_cnt_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][B]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reg_config_inst1/clock_20k_cnt_Z[3]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C33[2][B]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.664, 76.671%; tC2Q: 0.202, 23.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>power_on_delay_inst/camera_rstn_reg</td>
</tr>
<tr>
<td class="label">To</td>
<td>reg_config_inst1/clock_20k_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk_27M:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C32[0][A]</td>
<td>power_on_delay_inst/camera_rstn_reg/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>48</td>
<td>R44C32[0][A]</td>
<td style=" font-weight:bold;">power_on_delay_inst/camera_rstn_reg/Q</td>
</tr>
<tr>
<td>1.729</td>
<td>0.667</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td style=" font-weight:bold;">reg_config_inst1/clock_20k_cnt_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk_27M</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>IOB30[A]</td>
<td>I_clk_27M_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>reg_config_inst1/clock_20k_cnt_Z[1]</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>reg_config_inst1/clock_20k_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.667, 76.757%; tC2Q: 0.202, 23.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.759</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst1/key_n_out2</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td>key_debounceN_inst1/key_n_out2/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst1/key_n_out2/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[3][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/I</td>
</tr>
<tr>
<td>1.493</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R42C11[3][A]</td>
<td style=" background: #97FFFF;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/O</td>
</tr>
<tr>
<td>1.759</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_1_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C10[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 34.488%; route: 0.388, 43.151%; tC2Q: 0.201, 22.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst1/key_n_out2</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td>key_debounceN_inst1/key_n_out2/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst1/key_n_out2/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[3][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/I</td>
</tr>
<tr>
<td>1.493</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R42C11[3][A]</td>
<td style=" background: #97FFFF;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/O</td>
</tr>
<tr>
<td>1.881</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_0_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_0_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C11[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/cs_memsync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.366%; route: 0.510, 49.945%; tC2Q: 0.201, 19.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst1/key_n_out2</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/flag_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td>key_debounceN_inst1/key_n_out2/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R42C12[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst1/key_n_out2/Q</td>
</tr>
<tr>
<td>1.183</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C11[3][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/I</td>
</tr>
<tr>
<td>1.493</td>
<td>0.310</td>
<td>tINS</td>
<td>FR</td>
<td>38</td>
<td>R42C11[3][A]</td>
<td style=" background: #97FFFF;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/n805_s2/O</td>
</tr>
<tr>
<td>1.881</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/flag_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>130</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C11[1][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/flag_1_s0/CLK</td>
</tr>
<tr>
<td>0.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/flag_1_s0</td>
</tr>
<tr>
<td>0.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C11[1][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/flag_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 30.366%; route: 0.510, 49.945%; tC2Q: 0.201, 19.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>487</td>
<td>R33C28[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[1]/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[1]</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[2][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>487</td>
<td>R33C28[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[0]/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[0]</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C35[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/current_state_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_rd_grant</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>487</td>
<td>R33C28[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_rd_grant/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_rd_grant/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_rd_grant</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C34[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_rd_grant</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>487</td>
<td>R33C28[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[2][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C35[2][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant_fast_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>487</td>
<td>R33C28[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant_fast_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant_fast_Z/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant_fast_Z</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u_dma_bus_arbiter/dma0_wr_grant_fast_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>487</td>
<td>R33C28[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[1]/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[1]</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C44[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>487</td>
<td>R33C28[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[0]/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[0]</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C44[0][B]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>487</td>
<td>R33C28[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/ddr_init_complete_d_3_s0/Q</td>
</tr>
<tr>
<td>1.242</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2061</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_Z[1]/CLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_Z[1]</td>
</tr>
<tr>
<td>0.230</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C44[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.589</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dma_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.517</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_Z[6]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.589</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dma_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.517</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_Z/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.589</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dma_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.517</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.589</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dma_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Big.rq2_wptr_Z[1]_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Big.rq2_wptr_Z[1]_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.517</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Big.rq2_wptr_Z[1]_Z/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.589</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dma_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Big.rq2_wptr_Z[9]_Z</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Big.rq2_wptr_Z[9]_Z/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.517</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Big.rq2_wptr_Z[9]_Z/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.589</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dma_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.517</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.589</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dma_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[5]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[5]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.517</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[5]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.589</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dma_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[6]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[6]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.517</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Rnum_Z[6]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.589</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dma_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/D0_L_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/D0_L_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.517</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/u_out_fifo/D0_L_6_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.589</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.589</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dma_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_READ_CMD_WAIT_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>6.667</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_READ_CMD_WAIT_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>13.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.517</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_init/read_cal_state.READ_CAL_READ_CMD_WAIT_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2061</td>
<td>dma_clk</td>
<td>4.001</td>
<td>0.261</td>
</tr>
<tr>
<td>1282</td>
<td>ddr_rst_d_s0</td>
<td>1.973</td>
<td>2.279</td>
</tr>
<tr>
<td>487</td>
<td>init_calib_complete</td>
<td>5.091</td>
<td>1.728</td>
</tr>
<tr>
<td>279</td>
<td>rvalid</td>
<td>8.675</td>
<td>2.207</td>
</tr>
<tr>
<td>189</td>
<td>pix_clk</td>
<td>4.276</td>
<td>0.427</td>
</tr>
<tr>
<td>162</td>
<td>n295_7</td>
<td>6.275</td>
<td>1.494</td>
</tr>
<tr>
<td>153</td>
<td>N_73</td>
<td>4.272</td>
<td>1.605</td>
</tr>
<tr>
<td>149</td>
<td>n28_5</td>
<td>4.626</td>
<td>2.000</td>
</tr>
<tr>
<td>144</td>
<td>n295_5</td>
<td>6.425</td>
<td>2.945</td>
</tr>
<tr>
<td>144</td>
<td>mux_wrdata_112_6</td>
<td>7.456</td>
<td>1.842</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R28C18</td>
<td>76.39%</td>
</tr>
<tr>
<td>R28C17</td>
<td>70.83%</td>
</tr>
<tr>
<td>R28C15</td>
<td>69.44%</td>
</tr>
<tr>
<td>R28C19</td>
<td>69.44%</td>
</tr>
<tr>
<td>R28C39</td>
<td>68.06%</td>
</tr>
<tr>
<td>R28C38</td>
<td>66.67%</td>
</tr>
<tr>
<td>R24C40</td>
<td>66.67%</td>
</tr>
<tr>
<td>R28C20</td>
<td>66.67%</td>
</tr>
<tr>
<td>R28C37</td>
<td>65.28%</td>
</tr>
<tr>
<td>R15C27</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_x4i -period 3.333 -waveform {0 1.667} [get_nets {DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clk_x4i}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_x4 -period 3.333 -waveform {0 1.667} [get_nets {DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clk_x4}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name dma_clk -period 13.333 -waveform {0 6.667} [get_nets {dma_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
