git clone --depth 1 --no-tags https://github.com/mhamzasakhi/Traffic_Light_Controlar.git f:/verilog_sva_gh_scraper/data/full_repos/134583539
git clone --depth 1 --no-tags https://github.com/Josh-Andrews/FPGA-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/134460856
git clone --depth 1 --no-tags https://github.com/JK1Zhang/verilog-multicycle-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/134549425
git clone --depth 1 --no-tags https://github.com/duchoang06/MIPS_Computer_simplified.git f:/verilog_sva_gh_scraper/data/full_repos/130441906
git clone --depth 1 --no-tags https://github.com/hello-zhanghao/git_training.git f:/verilog_sva_gh_scraper/data/full_repos/130442692
git clone --depth 1 --no-tags https://github.com/cbale018/10-Bit-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/131743714
git clone --depth 1 --no-tags https://github.com/annnyc/sistemasdigitais20181.git f:/verilog_sva_gh_scraper/data/full_repos/131223576
git clone --depth 1 --no-tags https://github.com/austinmw/Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/131449767
git clone --depth 1 --no-tags https://github.com/patmarc/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/132026122
git clone --depth 1 --no-tags https://github.com/pikabing/Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/132155824
git clone --depth 1 --no-tags https://github.com/openflow2018/netFPGA-10g-new.git f:/verilog_sva_gh_scraper/data/full_repos/132896231
git clone --depth 1 --no-tags https://github.com/jsheo96/lab6.git f:/verilog_sva_gh_scraper/data/full_repos/132596819
git clone --depth 1 --no-tags https://github.com/kangjian888/FIR_FILTER.git f:/verilog_sva_gh_scraper/data/full_repos/132309306
git clone --depth 1 --no-tags https://github.com/miet-riscv-workgroup/de10-nano-bus-spider-bld-quartus.git f:/verilog_sva_gh_scraper/data/full_repos/132312922
git clone --depth 1 --no-tags https://github.com/mifeirab/FPGA_Module_Common.git f:/verilog_sva_gh_scraper/data/full_repos/132342017
git clone --depth 1 --no-tags https://github.com/deepaksrini01/i2c-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/133653839
git clone --depth 1 --no-tags https://github.com/ilyaseeyousoon/treshh.git f:/verilog_sva_gh_scraper/data/full_repos/133703693
git clone --depth 1 --no-tags https://github.com/mateustoin/Piano_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/134303469
git clone --depth 1 --no-tags https://github.com/snehashis1997/4-bit-full-adder-using-half-adder.git f:/verilog_sva_gh_scraper/data/full_repos/134041384
git clone --depth 1 --no-tags https://github.com/heitorado/ihsmorsecode.git f:/verilog_sva_gh_scraper/data/full_repos/134567264
git clone --depth 1 --no-tags https://github.com/Gianluque/Morty.git f:/verilog_sva_gh_scraper/data/full_repos/134185276
git clone --depth 1 --no-tags https://github.com/old-nios2-linux/openip.git f:/verilog_sva_gh_scraper/data/full_repos/134866665
git clone --depth 1 --no-tags https://github.com/suryachandra949/computerArch-bits-assignment.git f:/verilog_sva_gh_scraper/data/full_repos/133208879
git clone --depth 1 --no-tags https://github.com/theMavl/VGAStackCalculator.git f:/verilog_sva_gh_scraper/data/full_repos/132454215
git clone --depth 1 --no-tags https://github.com/ylkhayat/computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/130425113
git clone --depth 1 --no-tags https://github.com/conner-short/CMPE_140_Lab_8.git f:/verilog_sva_gh_scraper/data/full_repos/131222090
git clone --depth 1 --no-tags https://github.com/NinaMaller/M16.git f:/verilog_sva_gh_scraper/data/full_repos/131902444
git clone --depth 1 --no-tags https://github.com/adamckohler/SHA256.git f:/verilog_sva_gh_scraper/data/full_repos/134079425
git clone --depth 1 --no-tags https://github.com/Jhertz2/Pipeline_ByPassing.git f:/verilog_sva_gh_scraper/data/full_repos/134117318
git clone --depth 1 --no-tags https://github.com/zxhero/COD-bhv-sim-trace.git f:/verilog_sva_gh_scraper/data/full_repos/132153949
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6__7_pow_ad_focus_3_4.git f:/verilog_sva_gh_scraper/data/full_repos/132861025
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/sample_40kHz.git f:/verilog_sva_gh_scraper/data/full_repos/132860588
git clone --depth 1 --no-tags https://github.com/raveesh-me/college-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/133040180
git clone --depth 1 --no-tags https://github.com/ParkerMactavish/Logic_Design_HW2.git f:/verilog_sva_gh_scraper/data/full_repos/132990547
git clone --depth 1 --no-tags https://github.com/farbius/gamma_correction.git f:/verilog_sva_gh_scraper/data/full_repos/133371258
git clone --depth 1 --no-tags https://github.com/DGunasekara/Project_arm.git f:/verilog_sva_gh_scraper/data/full_repos/134165575
git clone --depth 1 --no-tags https://github.com/szmiklos95/AMBA-APB-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/134291232
git clone --depth 1 --no-tags https://github.com/gharam37/CA.git f:/verilog_sva_gh_scraper/data/full_repos/130907023
git clone --depth 1 --no-tags https://github.com/DES7RIKER/practica-3.git f:/verilog_sva_gh_scraper/data/full_repos/131054405
git clone --depth 1 --no-tags https://github.com/wenalan123/debounce.git f:/verilog_sva_gh_scraper/data/full_repos/130631903
git clone --depth 1 --no-tags https://github.com/Vladimir2506/ProjectEDA2.git f:/verilog_sva_gh_scraper/data/full_repos/130557341
git clone --depth 1 --no-tags https://github.com/BillGatesNephew/mips_processor.git f:/verilog_sva_gh_scraper/data/full_repos/133424135
git clone --depth 1 --no-tags https://github.com/mohalisad/ca3.git f:/verilog_sva_gh_scraper/data/full_repos/134050109
git clone --depth 1 --no-tags https://github.com/deepaksrini01/UART-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/133651929
git clone --depth 1 --no-tags https://github.com/skytll/freqcnt.git f:/verilog_sva_gh_scraper/data/full_repos/133650019
git clone --depth 1 --no-tags https://github.com/kumarkar8/MazeRouter.git f:/verilog_sva_gh_scraper/data/full_repos/130525240
git clone --depth 1 --no-tags https://github.com/orfar1994/Logic-design.git f:/verilog_sva_gh_scraper/data/full_repos/130704088
git clone --depth 1 --no-tags https://github.com/fjveas/elo212_lab5.git f:/verilog_sva_gh_scraper/data/full_repos/130513936
git clone --depth 1 --no-tags https://github.com/ghaemisr/VLSI2_FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/130495989
git clone --depth 1 --no-tags https://github.com/AdityaAtulTewari/cs429h_s18_pd.git f:/verilog_sva_gh_scraper/data/full_repos/131196995
git clone --depth 1 --no-tags https://github.com/ElPala/MIPS_Processor_vers2.git f:/verilog_sva_gh_scraper/data/full_repos/131265997
git clone --depth 1 --no-tags https://github.com/jbrzusto/usrp_marine_radar.git f:/verilog_sva_gh_scraper/data/full_repos/131791374
git clone --depth 1 --no-tags https://github.com/FlorianMuttenthaler/LDIS_DRAM.git f:/verilog_sva_gh_scraper/data/full_repos/131806576
git clone --depth 1 --no-tags https://github.com/vhall415/quartus_speaker.git f:/verilog_sva_gh_scraper/data/full_repos/131928535
git clone --depth 1 --no-tags https://github.com/zandent/IEEE_754_CONVERTER.git f:/verilog_sva_gh_scraper/data/full_repos/133199097
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6_7_pow_ad_focus_2.5_4.git f:/verilog_sva_gh_scraper/data/full_repos/132861277
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/focus_power_ad_7_7_2.git f:/verilog_sva_gh_scraper/data/full_repos/132860143
git clone --depth 1 --no-tags https://github.com/tyz7000/FPGA-study.git f:/verilog_sva_gh_scraper/data/full_repos/132882168
git clone --depth 1 --no-tags https://github.com/jbesemer/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/134751286
git clone --depth 1 --no-tags https://github.com/jasonRsheetz/ECE3740-FInalDesignProject.git f:/verilog_sva_gh_scraper/data/full_repos/134632553
git clone --depth 1 --no-tags https://github.com/ebubekirdgn/Verilog-VHDL.git f:/verilog_sva_gh_scraper/data/full_repos/134303812
git clone --depth 1 --no-tags https://github.com/RonnyZF/ScaryMazeGame_Nexys4.git f:/verilog_sva_gh_scraper/data/full_repos/130655127
git clone --depth 1 --no-tags https://github.com/esperanzazwj/KingOfFighters.git f:/verilog_sva_gh_scraper/data/full_repos/130811037
git clone --depth 1 --no-tags https://github.com/1eonel/PCIE18.git f:/verilog_sva_gh_scraper/data/full_repos/132672374
git clone --depth 1 --no-tags https://github.com/andyalva/ProyectoDigitales.git f:/verilog_sva_gh_scraper/data/full_repos/133450412
git clone --depth 1 --no-tags https://github.com/adamsatar/scooby_stacks.git f:/verilog_sva_gh_scraper/data/full_repos/134006708
git clone --depth 1 --no-tags https://github.com/asd901066/SingleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/134532932
git clone --depth 1 --no-tags https://github.com/arnaudeveloper/Display_7seg.git f:/verilog_sva_gh_scraper/data/full_repos/131332056
git clone --depth 1 --no-tags https://github.com/avax94/GuitarEffectsProcessorFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/131408178
git clone --depth 1 --no-tags https://github.com/jonathanlew/mips.git f:/verilog_sva_gh_scraper/data/full_repos/131681551
git clone --depth 1 --no-tags https://github.com/openflow2018/get_simulation_10g.git f:/verilog_sva_gh_scraper/data/full_repos/131495894
git clone --depth 1 --no-tags https://github.com/Dave2468/VerilogProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/131551825
git clone --depth 1 --no-tags https://github.com/lequocthang/Floating-Point-Arithmetic-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/131876546
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/change_trans_by_sw_Verilog_miya.git f:/verilog_sva_gh_scraper/data/full_repos/132858818
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_6_7_notad.git f:/verilog_sva_gh_scraper/data/full_repos/132858517
git clone --depth 1 --no-tags https://github.com/msorce26/Scrumbody-Toucha-My-Spaget-LEGv8-Processor-Files.git f:/verilog_sva_gh_scraper/data/full_repos/132202447
git clone --depth 1 --no-tags https://github.com/dmitrybarsukov/fpga-schoolmips-vga-debug.git f:/verilog_sva_gh_scraper/data/full_repos/132152246
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/focus_3_4_100mm_powad.git f:/verilog_sva_gh_scraper/data/full_repos/132861351
git clone --depth 1 --no-tags https://github.com/halferty/worksp.git f:/verilog_sva_gh_scraper/data/full_repos/133204028
git clone --depth 1 --no-tags https://github.com/Osal222/EE480-Assigment4.git f:/verilog_sva_gh_scraper/data/full_repos/130925345
git clone --depth 1 --no-tags https://github.com/wyue0824/Traffic-Light.git f:/verilog_sva_gh_scraper/data/full_repos/131118061
git clone --depth 1 --no-tags https://github.com/prateekmohan1/oooexecution.git f:/verilog_sva_gh_scraper/data/full_repos/131609042
git clone --depth 1 --no-tags https://github.com/tanay07021993/5-stage-pipelined-MIPS-processor-using-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/131617565
git clone --depth 1 --no-tags https://github.com/marwagaser/MIPS-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/132318337
git clone --depth 1 --no-tags https://github.com/dchammond/simon.git f:/verilog_sva_gh_scraper/data/full_repos/132304455
git clone --depth 1 --no-tags https://github.com/wcchang1019/NCTU_CO_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/134003245
git clone --depth 1 --no-tags https://github.com/NeilVeira/Suspect2vec-ASPDAC19.git f:/verilog_sva_gh_scraper/data/full_repos/134186649
git clone --depth 1 --no-tags https://github.com/ChristianDosSantos/Arqui2.git f:/verilog_sva_gh_scraper/data/full_repos/132833815
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/vortex_50mm_6_7.git f:/verilog_sva_gh_scraper/data/full_repos/132860483
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/twin_trap_fixed_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/132861548
git clone --depth 1 --no-tags https://github.com/hstktsh-2018-2020/Check_all_transducers_H_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/132859446
git clone --depth 1 --no-tags https://github.com/SwallowLee/About_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/132994599
git clone --depth 1 --no-tags https://github.com/NDR0216/CS-Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/132957419
git clone --depth 1 --no-tags https://github.com/luuis9am/State-Machine-The-Laundry-Washing-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/134380903
git clone --depth 1 --no-tags https://github.com/hansenp2/hardware_graphics_engine.git f:/verilog_sva_gh_scraper/data/full_repos/134870509
git clone --depth 1 --no-tags https://github.com/suyiyi/ex1_beep.git f:/verilog_sva_gh_scraper/data/full_repos/130652635
git clone --depth 1 --no-tags https://github.com/joeretter/EE460M_lab7.git f:/verilog_sva_gh_scraper/data/full_repos/131079105
git clone --depth 1 --no-tags https://github.com/jh01010011/STEPPER_MOTOR_CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/133686481
git clone --depth 1 --no-tags https://github.com/vlasikov/rit.git f:/verilog_sva_gh_scraper/data/full_repos/133555627
git clone --depth 1 --no-tags https://github.com/samuelluiz/ex12.git f:/verilog_sva_gh_scraper/data/full_repos/133561302
