digraph "CFG for '_Z24update_mixed_derivativesPdS_S_jjddj' function" {
	label="CFG for '_Z24update_mixed_derivativesPdS_S_jjddj' function";

	Node0x498d200 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %13 = mul i32 %9, %7\l  %14 = add i32 %13, %11\l  %15 = mul i32 %10, %7\l  %16 = add i32 %15, %12\l  %17 = mul i32 %16, %3\l  %18 = add i32 %17, %14\l  %19 = icmp eq i32 %16, 0\l  br i1 %19, label %25, label %20\l|{<s0>T|<s1>F}}"];
	Node0x498d200:s0 -> Node0x498f6a0;
	Node0x498d200:s1 -> Node0x498f730;
	Node0x498f730 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d0473d70",label="{%20:\l20:                                               \l  %21 = add i32 %4, -1\l  %22 = icmp eq i32 %16, %21\l  %23 = icmp ne i32 %14, 0\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %27, label %42\l|{<s0>T|<s1>F}}"];
	Node0x498f730:s0 -> Node0x498fb30;
	Node0x498f730:s1 -> Node0x498fb80;
	Node0x498f6a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%25:\l25:                                               \l  %26 = icmp eq i32 %14, 0\l  br i1 %26, label %42, label %27\l|{<s0>T|<s1>F}}"];
	Node0x498f6a0:s0 -> Node0x498fb80;
	Node0x498f6a0:s1 -> Node0x498fb30;
	Node0x498fb30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d6524470",label="{%27:\l27:                                               \l  %28 = add i32 %3, -1\l  %29 = icmp eq i32 %14, %28\l  br i1 %29, label %42, label %30\l|{<s0>T|<s1>F}}"];
	Node0x498fb30:s0 -> Node0x498fb80;
	Node0x498fb30:s1 -> Node0x498ff20;
	Node0x498ff20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%30:\l30:                                               \l  %31 = add i32 %18, 1\l  %32 = zext i32 %31 to i64\l  %33 = getelementptr inbounds double, double addrspace(1)* %1, i64 %32\l  %34 = load double, double addrspace(1)* %33, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %35 = add i32 %18, -1\l  %36 = zext i32 %35 to i64\l  %37 = getelementptr inbounds double, double addrspace(1)* %1, i64 %36\l  %38 = load double, double addrspace(1)* %37, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %39 = fsub contract double %34, %38\l  %40 = fmul contract double %5, 2.000000e+00\l  %41 = fdiv contract double %39, %40\l  br label %250\l}"];
	Node0x498ff20 -> Node0x4992080;
	Node0x498fb80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#ca3b3770",label="{%42:\l42:                                               \l  %43 = add i32 %4, -1\l  %44 = icmp eq i32 %16, %43\l  %45 = select i1 %19, i1 true, i1 %44\l  br i1 %45, label %46, label %51\l|{<s0>T|<s1>F}}"];
	Node0x498fb80:s0 -> Node0x4992350;
	Node0x498fb80:s1 -> Node0x49923a0;
	Node0x4992350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%46:\l46:                                               \l  %47 = add i32 %3, -1\l  %48 = icmp eq i32 %14, 0\l  %49 = icmp eq i32 %14, %47\l  %50 = select i1 %48, i1 true, i1 %49\l  br i1 %50, label %68, label %225\l|{<s0>T|<s1>F}}"];
	Node0x4992350:s0 -> Node0x4992740;
	Node0x4992350:s1 -> Node0x4992790;
	Node0x49923a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%51:\l51:                                               \l  %52 = icmp eq i32 %14, 0\l  %53 = add i32 %3, -1\l  %54 = icmp eq i32 %14, %53\l  %55 = select i1 %52, i1 true, i1 %54\l  br i1 %55, label %56, label %225\l|{<s0>T|<s1>F}}"];
	Node0x49923a0:s0 -> Node0x4992b30;
	Node0x49923a0:s1 -> Node0x4992790;
	Node0x4992b30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%56:\l56:                                               \l  %57 = add i32 %18, %3\l  %58 = zext i32 %57 to i64\l  %59 = getelementptr inbounds double, double addrspace(1)* %0, i64 %58\l  %60 = load double, double addrspace(1)* %59, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %61 = sub i32 %18, %3\l  %62 = zext i32 %61 to i64\l  %63 = getelementptr inbounds double, double addrspace(1)* %0, i64 %62\l  %64 = load double, double addrspace(1)* %63, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %65 = fsub contract double %60, %64\l  %66 = fmul contract double %6, 2.000000e+00\l  %67 = fdiv contract double %65, %66\l  br label %250\l}"];
	Node0x4992b30 -> Node0x4992080;
	Node0x4992740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%68:\l68:                                               \l  %69 = select i1 %19, i1 %48, i1 false\l  br i1 %69, label %70, label %102\l|{<s0>T|<s1>F}}"];
	Node0x4992740:s0 -> Node0x4990300;
	Node0x4992740:s1 -> Node0x49935f0;
	Node0x4990300 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%70:\l70:                                               \l  %71 = bitcast double addrspace(1)* %1 to \<2 x double\> addrspace(1)*\l  %72 = load \<2 x double\>, \<2 x double\> addrspace(1)* %71, align 8, !tbaa !5\l  %73 = extractelement \<2 x double\> %72, i64 0\l  %74 = extractelement \<2 x double\> %72, i64 1\l  %75 = fsub contract double %74, %73\l  %76 = fdiv contract double %75, %5\l  %77 = zext i32 %3 to i64\l  %78 = getelementptr inbounds double, double addrspace(1)* %0, i64 %77\l  %79 = load double, double addrspace(1)* %78, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %80 = load double, double addrspace(1)* %0, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %81 = fsub contract double %79, %80\l  %82 = fdiv contract double %81, %6\l  %83 = add i32 %3, 1\l  %84 = zext i32 %83 to i64\l  %85 = getelementptr inbounds double, double addrspace(1)* %0, i64 %84\l  %86 = load double, double addrspace(1)* %85, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %87 = getelementptr inbounds double, double addrspace(1)* %0, i64 1\l  %88 = load double, double addrspace(1)* %87, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %89 = fsub contract double %86, %88\l  %90 = fdiv contract double %89, %6\l  %91 = getelementptr inbounds double, double addrspace(1)* %1, i64 %84\l  %92 = load double, double addrspace(1)* %91, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %93 = getelementptr inbounds double, double addrspace(1)* %1, i64 %77\l  %94 = load double, double addrspace(1)* %93, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %95 = fsub contract double %92, %94\l  %96 = fdiv contract double %95, %5\l  %97 = fadd contract double %76, %82\l  %98 = fmul contract double %97, 7.500000e-01\l  %99 = fadd contract double %90, %96\l  %100 = fmul contract double %99, 2.500000e-01\l  %101 = fsub contract double %98, %100\l  br label %250\l}"];
	Node0x4990300 -> Node0x4992080;
	Node0x49935f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5c1a970",label="{%102:\l102:                                              \l  %103 = select i1 %19, i1 %49, i1 false\l  br i1 %103, label %104, label %143\l|{<s0>T|<s1>F}}"];
	Node0x49935f0:s0 -> Node0x4995110;
	Node0x49935f0:s1 -> Node0x4995160;
	Node0x4995110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%104:\l104:                                              \l  %105 = zext i32 %14 to i64\l  %106 = getelementptr inbounds double, double addrspace(1)* %1, i64 %105\l  %107 = load double, double addrspace(1)* %106, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %108 = add i32 %3, -2\l  %109 = zext i32 %108 to i64\l  %110 = getelementptr inbounds double, double addrspace(1)* %1, i64 %109\l  %111 = load double, double addrspace(1)* %110, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %112 = fsub contract double %107, %111\l  %113 = fdiv contract double %112, %5\l  %114 = shl i32 %3, 1\l  %115 = add i32 %114, -2\l  %116 = zext i32 %115 to i64\l  %117 = getelementptr inbounds double, double addrspace(1)* %0, i64 %116\l  %118 = load double, double addrspace(1)* %117, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %119 = getelementptr inbounds double, double addrspace(1)* %0, i64 %109\l  %120 = load double, double addrspace(1)* %119, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %121 = fsub contract double %118, %120\l  %122 = fdiv contract double %121, %6\l  %123 = add i32 %114, -1\l  %124 = zext i32 %123 to i64\l  %125 = getelementptr inbounds double, double addrspace(1)* %0, i64 %124\l  %126 = load double, double addrspace(1)* %125, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %127 = getelementptr inbounds double, double addrspace(1)* %0, i64 %105\l  %128 = load double, double addrspace(1)* %127, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %129 = fsub contract double %126, %128\l  %130 = fdiv contract double %129, %6\l  %131 = getelementptr inbounds double, double addrspace(1)* %1, i64 %116\l  %132 = bitcast double addrspace(1)* %131 to \<2 x double\> addrspace(1)*\l  %133 = load \<2 x double\>, \<2 x double\> addrspace(1)* %132, align 8, !tbaa !5\l  %134 = extractelement \<2 x double\> %133, i64 0\l  %135 = extractelement \<2 x double\> %133, i64 1\l  %136 = fsub contract double %135, %134\l  %137 = fdiv contract double %136, %5\l  %138 = fadd contract double %113, %130\l  %139 = fmul contract double %138, 7.500000e-01\l  %140 = fadd contract double %122, %137\l  %141 = fmul contract double %140, 2.500000e-01\l  %142 = fsub contract double %139, %141\l  br label %250\l}"];
	Node0x4995110 -> Node0x4992080;
	Node0x4995160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%143:\l143:                                              \l  %144 = select i1 %44, i1 %48, i1 false\l  br i1 %144, label %145, label %181\l|{<s0>T|<s1>F}}"];
	Node0x4995160:s0 -> Node0x4993480;
	Node0x4995160:s1 -> Node0x4996dd0;
	Node0x4993480 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%145:\l145:                                              \l  %146 = add i32 %4, -2\l  %147 = mul i32 %146, %3\l  %148 = add i32 %147, 1\l  %149 = zext i32 %148 to i64\l  %150 = getelementptr inbounds double, double addrspace(1)* %1, i64 %149\l  %151 = load double, double addrspace(1)* %150, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %152 = zext i32 %147 to i64\l  %153 = getelementptr inbounds double, double addrspace(1)* %1, i64 %152\l  %154 = load double, double addrspace(1)* %153, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %155 = fsub contract double %151, %154\l  %156 = fdiv contract double %155, %5\l  %157 = zext i32 %17 to i64\l  %158 = getelementptr inbounds double, double addrspace(1)* %0, i64 %157\l  %159 = load double, double addrspace(1)* %158, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %160 = getelementptr inbounds double, double addrspace(1)* %0, i64 %152\l  %161 = load double, double addrspace(1)* %160, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %162 = fsub contract double %159, %161\l  %163 = fdiv contract double %162, %6\l  %164 = getelementptr inbounds double, double addrspace(1)* %0, i64 %149\l  %165 = load double, double addrspace(1)* %164, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %166 = fsub contract double %159, %165\l  %167 = fdiv contract double %166, %6\l  %168 = add i32 %17, 1\l  %169 = zext i32 %168 to i64\l  %170 = getelementptr inbounds double, double addrspace(1)* %1, i64 %169\l  %171 = load double, double addrspace(1)* %170, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %172 = getelementptr inbounds double, double addrspace(1)* %1, i64 %157\l  %173 = load double, double addrspace(1)* %172, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %174 = fsub contract double %171, %173\l  %175 = fdiv contract double %174, %5\l  %176 = fadd contract double %163, %175\l  %177 = fmul contract double %176, 7.500000e-01\l  %178 = fadd contract double %156, %167\l  %179 = fmul contract double %178, 2.500000e-01\l  %180 = fsub contract double %177, %179\l  br label %250\l}"];
	Node0x4993480 -> Node0x4992080;
	Node0x4996dd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%181:\l181:                                              \l  %182 = select i1 %44, i1 %49, i1 false\l  br i1 %182, label %183, label %254\l|{<s0>T|<s1>F}}"];
	Node0x4996dd0:s0 -> Node0x4998470;
	Node0x4996dd0:s1 -> Node0x49984c0;
	Node0x4998470 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#9ebeff70",label="{%183:\l183:                                              \l  %184 = add i32 %4, -2\l  %185 = mul i32 %184, %3\l  %186 = add i32 %185, %3\l  %187 = add i32 %186, -1\l  %188 = zext i32 %187 to i64\l  %189 = getelementptr inbounds double, double addrspace(1)* %1, i64 %188\l  %190 = load double, double addrspace(1)* %189, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %191 = add i32 %186, -2\l  %192 = zext i32 %191 to i64\l  %193 = getelementptr inbounds double, double addrspace(1)* %1, i64 %192\l  %194 = load double, double addrspace(1)* %193, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %195 = fsub contract double %190, %194\l  %196 = fdiv contract double %195, %5\l  %197 = mul i32 %4, %3\l  %198 = add i32 %197, -2\l  %199 = zext i32 %198 to i64\l  %200 = getelementptr inbounds double, double addrspace(1)* %0, i64 %199\l  %201 = load double, double addrspace(1)* %200, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %202 = getelementptr inbounds double, double addrspace(1)* %0, i64 %192\l  %203 = load double, double addrspace(1)* %202, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %204 = fsub contract double %201, %203\l  %205 = fdiv contract double %204, %6\l  %206 = add i32 %197, -1\l  %207 = zext i32 %206 to i64\l  %208 = getelementptr inbounds double, double addrspace(1)* %0, i64 %207\l  %209 = load double, double addrspace(1)* %208, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %210 = getelementptr inbounds double, double addrspace(1)* %0, i64 %188\l  %211 = load double, double addrspace(1)* %210, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %212 = fsub contract double %209, %211\l  %213 = fdiv contract double %212, %6\l  %214 = getelementptr inbounds double, double addrspace(1)* %1, i64 %207\l  %215 = load double, double addrspace(1)* %214, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %216 = getelementptr inbounds double, double addrspace(1)* %1, i64 %199\l  %217 = load double, double addrspace(1)* %216, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %218 = fsub contract double %215, %217\l  %219 = fdiv contract double %218, %5\l  %220 = fadd contract double %213, %219\l  %221 = fmul contract double %220, 7.500000e-01\l  %222 = fadd contract double %196, %205\l  %223 = fmul contract double %222, 2.500000e-01\l  %224 = fsub contract double %221, %223\l  br label %250\l}"];
	Node0x4998470 -> Node0x4992080;
	Node0x4992790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5705870",label="{%225:\l225:                                              \l  %226 = add i32 %18, 1\l  %227 = zext i32 %226 to i64\l  %228 = getelementptr inbounds double, double addrspace(1)* %1, i64 %227\l  %229 = load double, double addrspace(1)* %228, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %230 = add i32 %18, -1\l  %231 = zext i32 %230 to i64\l  %232 = getelementptr inbounds double, double addrspace(1)* %1, i64 %231\l  %233 = load double, double addrspace(1)* %232, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %234 = fsub contract double %229, %233\l  %235 = fmul contract double %5, 2.000000e+00\l  %236 = fdiv contract double %234, %235\l  %237 = add i32 %18, %3\l  %238 = zext i32 %237 to i64\l  %239 = getelementptr inbounds double, double addrspace(1)* %0, i64 %238\l  %240 = load double, double addrspace(1)* %239, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %241 = sub i32 %18, %3\l  %242 = zext i32 %241 to i64\l  %243 = getelementptr inbounds double, double addrspace(1)* %0, i64 %242\l  %244 = load double, double addrspace(1)* %243, align 8, !tbaa !5,\l... !amdgpu.noclobber !9\l  %245 = fsub contract double %240, %244\l  %246 = fmul contract double %6, 2.000000e+00\l  %247 = fdiv contract double %245, %246\l  %248 = fadd contract double %236, %247\l  %249 = fmul contract double %248, 5.000000e-01\l  br label %250\l}"];
	Node0x4992790 -> Node0x4992080;
	Node0x4992080 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%250:\l250:                                              \l  %251 = phi double [ %67, %56 ], [ %101, %70 ], [ %180, %145 ], [ %224, %183\l... ], [ %142, %104 ], [ %249, %225 ], [ %41, %30 ]\l  %252 = zext i32 %18 to i64\l  %253 = getelementptr inbounds double, double addrspace(1)* %2, i64 %252\l  store double %251, double addrspace(1)* %253, align 8, !tbaa !5\l  br label %254\l}"];
	Node0x4992080 -> Node0x49984c0;
	Node0x49984c0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%254:\l254:                                              \l  ret void\l}"];
}
