0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sim_1/new/lab2_2_test.v,1647245076,verilog,,,,lab2_2_test,,,,,,,,
D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/bit4_binary.v,1646314978,verilog,,D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/lab2_2.v,,bit4_binary,,,,,,,,
D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/lab2_2.v,1646318528,verilog,,D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/segment7.v,,lab2_2,,,,,,,,
D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sources_1/new/segment7.v,1647181649,verilog,,D:/data/logic_design_lab/labs/lab2/lab2_2/lab2_2.srcs/sim_1/new/lab2_2_test.v,,segment7,,,,,,,,
