// SPDX-License-Identifier: GPL-2.0
/*
 * DTS file for Phytium miniITX-Pe2204 development board.
 *
 * Copyright (c) 2022-2023 Phytium Technology Co., Ltd.
 *
 * Shaojun Yang <yangshaojun@phytium.com.cn>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */

/dts-v1/;
/memreserve/ 0x80000000 0x10000;
/memreserve/ 0xf4000000 0x4000000;

#include "pe2204.dtsi"

/{
	model = "miniITX-Pe2204 Board";
	compatible = "phytium,pe2204";

	chosen {
		stdout-path = "serial1:115200n8";
	};
	aliases {
		serial4 = &mio0;
		serial5 = &mio1;
		serial6 = &mio8;
		serial7 = &mio11;
		serial8 = &mio15;
	};

	memory@00{
		device_type = "memory";
		reg = <0x0 0x80000000 0x2 0x00000000>;
	};

	sound_card: sound {
		compatible = "simple-audio-card";
		simple-audio-card,format = "i2s";
		simple-audio-card,name = "phytium,pe220x-i2s-audio";
		simple-audio-card,cpu {
			sound-dai = <&i2s0>;
		};
		simple-audio-card,codec{
			sound-dai = <&codec0>;
		};
	};
};

&soc {
	mio9: i2c@28026000 {
		compatible = "phytium,i2c";
		reg = <0x0 0x28026000 0x0 0x1000>;
		interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "okay";

		rtc@68 {
			compatible = "dallas,ds1339";
			reg = <0x68>;
		};
	};

	mio14: i2c@28030000 {
		compatible = "phytium,i2c";
		reg = <0x0 0x28030000 0x0 0x1000>;
		interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "okay";

		codec0: es8336@10 {
			det-gpios = <&gpio2 5 0>;
			sel-gpios = <&gpio2 6 0>;
			#sound-dai-cells = <0>;
			compatible = "everest,es8336";
			reg = <0x10>;
			mic-src = [20];
		};
	};


	mio0: uart@28014000 {
		compatible = "arm,pl011","arm,primecell";
		reg = <0x0 0x28014000 0x0 0x1000>;
		interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz &sysclk_50mhz>;
		clock-names = "uartclk", "apb_pclk";
		status = "okay";
	};

	mio1: uart@28016000 {
		compatible = "arm,pl011","arm,primecell";
		reg = <0x0 0x28016000 0x0 0x1000>;
		interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz &sysclk_50mhz>;
		clock-names = "uartclk", "apb_pclk";
		status = "okay";
	};

	mio8: uart@28024000 {
		compatible = "arm,pl011","arm,primecell";
		reg = <0x0 0x28024000 0x0 0x1000>;
		interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz &sysclk_50mhz>;
		clock-names = "uartclk", "apb_pclk";
		status = "okay";
	};

	mio11: uart@2802A000 {
		compatible = "arm,pl011","arm,primecell";
		reg = <0x0 0x2802A000 0x0 0x1000>;
		interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz &sysclk_50mhz>;
		clock-names = "uartclk", "apb_pclk";
		status = "okay";
	};

	mio15: uart@28032000 {
		compatible = "arm,pl011","arm,primecell";
		reg = <0x0 0x28032000 0x0 0x1000>;
		interrupts = <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&sysclk_50mhz &sysclk_50mhz>;
		clock-names = "uartclk", "apb_pclk";
		status = "okay";
	};
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&gpio3 {
	status = "okay";
};

&gpio4 {
	status = "okay";
};

&gpio5 {
	status = "okay";
};

&watchdog0 {
	status = "okay";
};

&watchdog1 {
	status = "okay";
};

&pcie {
	status = "okay";
};

&sata1 {
	status = "okay";
};

&usb3_0 {
	status = "okay";
};

&usb3_1 {
	status = "okay";
};

&usb2_0 {
	dr_mode = "otg";
	status = "okay";
};

&usb2_1 {
	dr_mode = "peripheral";
	status = "disabled";
};

&usb2_2 {
	dr_mode = "peripheral";
	status = "disabled";
};

&usb2_3 {
	dr_mode = "host";
	status = "okay";
};

&usb2_4 {
	dr_mode = "host";
	status = "okay";
};

&macb0 {
	phy-mode = "sgmii";
	use-mii;
	status = "okay";
};

&macb2 {
	phy-mode = "rgmii";
	use-mii;
	status = "okay";
};

&dc0 {
		reg = <0x0 0x32000000 0x0 0x8000>,
			  <0x0 0xf4000000 0x0 0x4000000>; // (optional)
	pipe_mask = [03];
	edp_mask = [00];
	status = "okay";
};

&i2s0 {
	#sound-dai-cells = <0>;
	dai-name = "phytium-i2s-lsd";
	status = "okay";
};

&i2s_dp0 {
	dai-name = "phytium-i2s-dp0";
	status = "okay";
};

&qspi0 {
	status = "okay";

	flash@0 {
		status = "okay";
	};
};

&spi0 {
	global-cs = <1>;
	status = "disabled";

	flash: w25q128@0 {
		compatible = "winbond,w25q128", "jedec,spi-nor";
		spi-tx-bus-width = <1>;
		spi-rx-bus-width = <1>;
		spi-max-frequency = <12000000>;
		reg = <0x00>;
		status = "disabled";
	};
};

&spi1 {
	global-cs = <1>;
	status = "disabled";
};

&spi2 {
	global-cs = <1>;
	status = "disabled";
};

&mmc0 {
	bus-width = <0x00000004>;
	max-frequency = <50000000>;
	cap-sdio-irq;
	cap-sd-highspeed;
	no-mmc;
	status = "okay";
};

&mmc1 {
	bus-width = <0x00000008>;
	max-frequency = <50000000>;
	cap-mmc-hw-reset;
	cap-mmc-highspeed;
	no-sdio;
	no-sd;
	non-removable;
	status = "disabled";
};

&pwm0 {
	phytium,db = <0 0 0 1000 1000 0>;
	status = "okay";
};

&pwm1 {
	phytium,db = <0 0 0 1000 1000 0>;
	status = "okay";
};

&uart0 {
	status = "okay";
};

&uart1 {
	status = "okay";
};

&uart2 {
	status = "okay";
};

&uart3 {
	status = "okay";
};

&can0 {
	status = "okay";
};

&can1 {
	status = "okay";
};

&rng0 {
	status = "okay";
};

