
# Figure 43 - Signal Port RAM Mixed

 * [Example shown in 'Figure 43' of the Verilog to Routing Timing Tutorial](). Also shown below;


![]()


## Features

 - Single address port, captured on clock
 - Write data port, captured on clock
 - Read data port, updated after combinational delay (but address is only updated on clock).

