Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Oct 19 11:46:38 2019
| Host         : LAPTOP-SR0LD7J6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.637        0.000                      0                  134        0.168        0.000                      0                  134        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.637        0.000                      0                  134        0.168        0.000                      0                  134        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 D2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.231%)  route 3.265ns (79.769%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  D2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  D2/count_reg[6]/Q
                         net (fo=4, routed)           0.947     6.557    D2/count_reg[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.681 f  D2/count[0]_i_16/O
                         net (fo=1, routed)           1.019     7.700    D2/count[0]_i_16_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.824 f  D2/count[0]_i_3/O
                         net (fo=1, routed)           0.634     8.459    D2/count[0]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.583 r  D2/count[0]_i_1/O
                         net (fo=31, routed)          0.664     9.247    D2/count[0]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  D2/count_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.510    14.851    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  D2/count_reg[28]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X4Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.884    D2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 D2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.231%)  route 3.265ns (79.769%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  D2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  D2/count_reg[6]/Q
                         net (fo=4, routed)           0.947     6.557    D2/count_reg[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.681 f  D2/count[0]_i_16/O
                         net (fo=1, routed)           1.019     7.700    D2/count[0]_i_16_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.824 f  D2/count[0]_i_3/O
                         net (fo=1, routed)           0.634     8.459    D2/count[0]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.583 r  D2/count[0]_i_1/O
                         net (fo=31, routed)          0.664     9.247    D2/count[0]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  D2/count_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.510    14.851    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  D2/count_reg[29]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X4Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.884    D2/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 D2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.231%)  route 3.265ns (79.769%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  D2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  D2/count_reg[6]/Q
                         net (fo=4, routed)           0.947     6.557    D2/count_reg[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.681 f  D2/count[0]_i_16/O
                         net (fo=1, routed)           1.019     7.700    D2/count[0]_i_16_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.824 f  D2/count[0]_i_3/O
                         net (fo=1, routed)           0.634     8.459    D2/count[0]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.583 r  D2/count[0]_i_1/O
                         net (fo=31, routed)          0.664     9.247    D2/count[0]_i_1_n_0
    SLICE_X4Y16          FDRE                                         r  D2/count_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.510    14.851    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  D2/count_reg[30]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X4Y16          FDRE (Setup_fdre_C_CE)      -0.205    14.884    D2/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -9.247    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 D2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.828ns (20.241%)  route 3.263ns (79.759%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  D2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  D2/count_reg[6]/Q
                         net (fo=4, routed)           0.947     6.557    D2/count_reg[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.681 f  D2/count[0]_i_16/O
                         net (fo=1, routed)           1.019     7.700    D2/count[0]_i_16_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.824 f  D2/count[0]_i_3/O
                         net (fo=1, routed)           0.634     8.459    D2/count[0]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.583 r  D2/count[0]_i_1/O
                         net (fo=31, routed)          0.662     9.245    D2/count[0]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  D2/count_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511    14.852    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  D2/count_reg[24]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.885    D2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 D2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.828ns (20.241%)  route 3.263ns (79.759%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  D2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  D2/count_reg[6]/Q
                         net (fo=4, routed)           0.947     6.557    D2/count_reg[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.681 f  D2/count[0]_i_16/O
                         net (fo=1, routed)           1.019     7.700    D2/count[0]_i_16_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.824 f  D2/count[0]_i_3/O
                         net (fo=1, routed)           0.634     8.459    D2/count[0]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.583 r  D2/count[0]_i_1/O
                         net (fo=31, routed)          0.662     9.245    D2/count[0]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  D2/count_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511    14.852    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  D2/count_reg[25]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.885    D2/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 D2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.828ns (20.241%)  route 3.263ns (79.759%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  D2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  D2/count_reg[6]/Q
                         net (fo=4, routed)           0.947     6.557    D2/count_reg[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.681 f  D2/count[0]_i_16/O
                         net (fo=1, routed)           1.019     7.700    D2/count[0]_i_16_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.824 f  D2/count[0]_i_3/O
                         net (fo=1, routed)           0.634     8.459    D2/count[0]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.583 r  D2/count[0]_i_1/O
                         net (fo=31, routed)          0.662     9.245    D2/count[0]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  D2/count_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511    14.852    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  D2/count_reg[26]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.885    D2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 D2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.828ns (20.241%)  route 3.263ns (79.759%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  D2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  D2/count_reg[6]/Q
                         net (fo=4, routed)           0.947     6.557    D2/count_reg[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.681 f  D2/count[0]_i_16/O
                         net (fo=1, routed)           1.019     7.700    D2/count[0]_i_16_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.824 f  D2/count[0]_i_3/O
                         net (fo=1, routed)           0.634     8.459    D2/count[0]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.583 r  D2/count[0]_i_1/O
                         net (fo=31, routed)          0.662     9.245    D2/count[0]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  D2/count_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.511    14.852    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  D2/count_reg[27]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X4Y15          FDRE (Setup_fdre_C_CE)      -0.205    14.885    D2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 D2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.314%)  route 3.248ns (79.686%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  D2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  D2/count_reg[6]/Q
                         net (fo=4, routed)           0.947     6.557    D2/count_reg[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.681 f  D2/count[0]_i_16/O
                         net (fo=1, routed)           1.019     7.700    D2/count[0]_i_16_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.824 f  D2/count[0]_i_3/O
                         net (fo=1, routed)           0.634     8.459    D2/count[0]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.583 r  D2/count[0]_i_1/O
                         net (fo=31, routed)          0.648     9.230    D2/count[0]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  D2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.515    14.856    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  D2/count_reg[0]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y9           FDRE (Setup_fdre_C_CE)      -0.205    14.889    D2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 D2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.314%)  route 3.248ns (79.686%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  D2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  D2/count_reg[6]/Q
                         net (fo=4, routed)           0.947     6.557    D2/count_reg[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.681 f  D2/count[0]_i_16/O
                         net (fo=1, routed)           1.019     7.700    D2/count[0]_i_16_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.824 f  D2/count[0]_i_3/O
                         net (fo=1, routed)           0.634     8.459    D2/count[0]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.583 r  D2/count[0]_i_1/O
                         net (fo=31, routed)          0.648     9.230    D2/count[0]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  D2/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.515    14.856    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  D2/count_reg[1]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y9           FDRE (Setup_fdre_C_CE)      -0.205    14.889    D2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.659    

Slack (MET) :             5.659ns  (required time - arrival time)
  Source:                 D2/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 0.828ns (20.314%)  route 3.248ns (79.686%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.633     5.154    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  D2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  D2/count_reg[6]/Q
                         net (fo=4, routed)           0.947     6.557    D2/count_reg[6]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.681 f  D2/count[0]_i_16/O
                         net (fo=1, routed)           1.019     7.700    D2/count[0]_i_16_n_0
    SLICE_X5Y12          LUT5 (Prop_lut5_I0_O)        0.124     7.824 f  D2/count[0]_i_3/O
                         net (fo=1, routed)           0.634     8.459    D2/count[0]_i_3_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I0_O)        0.124     8.583 r  D2/count[0]_i_1/O
                         net (fo=31, routed)          0.648     9.230    D2/count[0]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  D2/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          1.515    14.856    D2/clk_debug_OBUF_BUFG
    SLICE_X4Y9           FDRE                                         r  D2/count_reg[2]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y9           FDRE (Setup_fdre_C_CE)      -0.205    14.889    D2/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                          -9.230    
  -------------------------------------------------------------------
                         slack                                  5.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 D2/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/load_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.942%)  route 0.119ns (39.058%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    D2/clk_debug_OBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  D2/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  D2/transmit_reg/Q
                         net (fo=2, routed)           0.119     1.734    D2/transmit_debug_OBUF
    SLICE_X2Y12          LUT2 (Prop_lut2_I0_O)        0.045     1.779 r  D2/load_i_1/O
                         net (fo=1, routed)           0.000     1.779    T1/load_reg_0
    SLICE_X2Y12          FDRE                                         r  T1/load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    T1/clk_debug_OBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  T1/load_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.121     1.611    T1/load_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 T1/rightshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/rightshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    T1/clk_debug_OBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  T1/rightshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  T1/rightshiftreg_reg[8]/Q
                         net (fo=1, routed)           0.086     1.690    T1/rightshiftreg_reg_n_0_[8]
    SLICE_X1Y10          LUT3 (Prop_lut3_I0_O)        0.102     1.792 r  T1/rightshiftreg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.792    T1/rightshiftreg[7]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  T1/rightshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    T1/clk_debug_OBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  T1/rightshiftreg_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.107     1.583    T1/rightshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 T1/bitcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/shift_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.114%)  route 0.164ns (46.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    T1/clk_debug_OBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  T1/bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  T1/bitcounter_reg[2]/Q
                         net (fo=6, routed)           0.164     1.779    T1/bitcounter_reg[2]
    SLICE_X2Y12          LUT4 (Prop_lut4_I2_O)        0.045     1.824 r  T1/shift_i_1/O
                         net (fo=1, routed)           0.000     1.824    T1/shift_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  T1/shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    T1/clk_debug_OBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  T1/shift_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.121     1.611    T1/shift_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 T1/rightshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/rightshiftreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    T1/clk_debug_OBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  T1/rightshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.128     1.604 r  T1/rightshiftreg_reg[7]/Q
                         net (fo=1, routed)           0.086     1.690    T1/rightshiftreg_reg_n_0_[7]
    SLICE_X1Y10          LUT3 (Prop_lut3_I0_O)        0.098     1.788 r  T1/rightshiftreg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.788    T1/rightshiftreg[6]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  T1/rightshiftreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    T1/clk_debug_OBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  T1/rightshiftreg_reg[6]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.092     1.568    T1/rightshiftreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 D2/transmit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.679%)  route 0.205ns (52.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    D2/clk_debug_OBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  D2/transmit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  D2/transmit_reg/Q
                         net (fo=2, routed)           0.205     1.820    T1/transmit_debug_OBUF
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.046     1.866 r  T1/nextstate_i_1/O
                         net (fo=1, routed)           0.000     1.866    T1/nextstate_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  T1/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    T1/clk_debug_OBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  T1/nextstate_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.131     1.621    T1/nextstate_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 D2/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D2/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.589     1.472    D2/clk_debug_OBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  D2/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  D2/button_ff1_reg/Q
                         net (fo=1, routed)           0.170     1.783    D2/button_ff1
    SLICE_X5Y14          FDRE                                         r  D2/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.859     1.986    D2/clk_debug_OBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  D2/button_ff2_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.066     1.538    D2/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 T1/bitcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/bitcounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    T1/clk_debug_OBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  T1/bitcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  T1/bitcounter_reg[0]/Q
                         net (fo=4, routed)           0.170     1.785    T1/bitcounter_reg_n_0_[0]
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.043     1.828 r  T1/bitcounter[3]_i_3/O
                         net (fo=1, routed)           0.000     1.828    T1/p_0_in__0[3]
    SLICE_X1Y13          FDRE                                         r  T1/bitcounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    T1/clk_debug_OBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  T1/bitcounter_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.107     1.581    T1/bitcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 T1/nextstate_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.246ns (66.261%)  route 0.125ns (33.739%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.592     1.475    T1/clk_debug_OBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  T1/nextstate_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.148     1.623 r  T1/nextstate_reg/Q
                         net (fo=1, routed)           0.125     1.748    T1/nextstate
    SLICE_X2Y12          LUT5 (Prop_lut5_I3_O)        0.098     1.846 r  T1/state_i_1/O
                         net (fo=1, routed)           0.000     1.846    T1/state_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  T1/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.862     1.989    T1/clk_debug_OBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  T1/state_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.121     1.596    T1/state_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 T1/rightshiftreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/rightshiftreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.054%)  route 0.193ns (50.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.593     1.476    T1/clk_debug_OBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  T1/rightshiftreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  T1/rightshiftreg_reg[9]/Q
                         net (fo=1, routed)           0.193     1.810    T1/rightshiftreg_reg_n_0_[9]
    SLICE_X1Y10          LUT3 (Prop_lut3_I0_O)        0.045     1.855 r  T1/rightshiftreg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.855    T1/rightshiftreg[8]_i_1_n_0
    SLICE_X1Y10          FDRE                                         r  T1/rightshiftreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.864     1.991    T1/clk_debug_OBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  T1/rightshiftreg_reg[8]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.107     1.599    T1/rightshiftreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 T1/bitcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            T1/bitcounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.591     1.474    T1/clk_debug_OBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  T1/bitcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  T1/bitcounter_reg[0]/Q
                         net (fo=4, routed)           0.170     1.785    T1/bitcounter_reg_n_0_[0]
    SLICE_X1Y13          LUT3 (Prop_lut3_I1_O)        0.045     1.830 r  T1/bitcounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.830    T1/p_0_in__0[2]
    SLICE_X1Y13          FDRE                                         r  T1/bitcounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_debug_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_debug_OBUF_BUFG_inst/O
                         net (fo=71, routed)          0.861     1.988    T1/clk_debug_OBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  T1/bitcounter_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.092     1.566    T1/bitcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_debug_OBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    D2/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    D2/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    D2/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y11    D2/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    D2/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    D2/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    D2/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y12    D2/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    D2/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    D2/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    D2/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    D2/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    D2/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    D2/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    D2/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y9     D2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    D2/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    D2/count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y15    D2/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    D2/button_ff1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    D2/button_ff2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    D2/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    D2/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    D2/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    D2/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    D2/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    D2/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    D2/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    D2/count_reg[23]/C



