#include "device_driver.h"
#include "stm32f411xe.h"

void DMA2_Stream0_M2M_Start(void * src_addr, void * dst_addr, int num)
{
	Macro_Set_Bit(RCC->AHB1ENR, 22);

    DMA2_Stream0->CR = (0x0 << 25)|(0x2 << 13)|(0x2 << 11)|(0x1 << 10)|(0x1 << 9)|(0x2 << 6)|(0x0 << 0);
	DMA2_Stream0->FCR = (0x1 << 2)|(0x3 << 0);
	DMA2_Stream0->PAR  = (unsigned int)src_addr;
	DMA2_Stream0->M0AR = (unsigned int)dst_addr;
	DMA2_Stream0->NDTR = num;
	
	DMA2->LIFCR = 0x3F << 0;
	Macro_Set_Bit(DMA2_Stream0->CR, 4);
	NVIC_ClearPendingIRQ(56);
	NVIC_EnableIRQ(56);
		
	Macro_Set_Bit(DMA2_Stream0->CR, 0);	
}

void DMA1_Stream6_USART2_TX_Satrt(void * src_addr, int num)
{
	Macro_Set_Bit(RCC->AHB1ENR, 21);

    DMA1_Stream6->CR = (0x4 << 25)|(0x0 << 13)|(0x0 << 11)|(0x1 << 10)|(0x0 << 9)|(0x1 << 6)|(0x0 << 0);
	DMA1_Stream6->FCR = 0;
	DMA1_Stream6->PAR  = (unsigned int)&USART2->DR;
	DMA1_Stream6->M0AR = (unsigned int)src_addr;
	DMA1_Stream6->NDTR = num;
	
	DMA1->HIFCR = 0x3F << 16;
	Macro_Set_Bit(DMA1_Stream6->CR, 4);
	NVIC_ClearPendingIRQ(17);
	NVIC_EnableIRQ(17);

	Macro_Set_Bit(DMA1_Stream6->CR, 0);	
}
