# counter_designing_verilog