// Seed: 2381865959
module module_0;
  always id_1 <= id_1;
  wire id_2;
  initial if (1) id_1 = "" * -1'b0;
  initial
    if ("") begin : LABEL_0
      id_1 <= 1;
    end
  wire id_3;
  wire id_4;
  assign id_2 = 1;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  initial id_8 <= 1;
  always @(negedge -1) release id_13;
  wire id_15, id_16;
  module_0 modCall_1 ();
endmodule
