{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 09:45:37 2017 " "Info: Processing started: Thu Oct 12 09:45:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HC11_moc -c HC11_moc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HC11_moc -c HC11_moc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom1-SYN " "Info: Found design unit 1: lpm_rom1-SYN" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom1 " "Info: Found entity 1: lpm_rom1" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub3-SYN " "Info: Found design unit 1: lpm_add_sub3-SYN" {  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub3 " "Info: Found entity 1: lpm_add_sub3" {  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub4-SYN " "Info: Found design unit 1: lpm_add_sub4-SYN" {  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub4 " "Info: Found entity 1: lpm_add_sub4" {  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff3-SYN " "Info: Found design unit 1: lpm_ff3-SYN" {  } { { "lpm_ff3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff3 " "Info: Found entity 1: lpm_ff3" {  } { { "lpm_ff3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regs.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regs " "Info: Found entity 1: regs" {  } { { "regs.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff4-SYN " "Info: Found design unit 1: lpm_ff4-SYN" {  } { { "lpm_ff4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff4 " "Info: Found entity 1: lpm_ff4" {  } { { "lpm_ff4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff5-SYN " "Info: Found design unit 1: lpm_ff5-SYN" {  } { { "lpm_ff5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff5.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff5 " "Info: Found entity 1: lpm_ff5" {  } { { "lpm_ff5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff6-SYN " "Info: Found design unit 1: lpm_ff6-SYN" {  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff6 " "Info: Found entity 1: lpm_ff6" {  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff7-SYN " "Info: Found design unit 1: lpm_ff7-SYN" {  } { { "lpm_ff7.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff7.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff7 " "Info: Found entity 1: lpm_ff7" {  } { { "lpm_ff7.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux4-SYN " "Info: Found design unit 1: lpm_mux4-SYN" {  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux4 " "Info: Found entity 1: lpm_mux4" {  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux5-SYN " "Info: Found design unit 1: lpm_mux5-SYN" {  } { { "lpm_mux5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux5.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux5 " "Info: Found entity 1: lpm_mux5" {  } { { "lpm_mux5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux6-SYN " "Info: Found design unit 1: lpm_mux6-SYN" {  } { { "lpm_mux6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux6.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux6 " "Info: Found entity 1: lpm_mux6" {  } { { "lpm_mux6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux6.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub5-SYN " "Info: Found design unit 1: lpm_add_sub5-SYN" {  } { { "lpm_add_sub5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub5.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub5 " "Info: Found entity 1: lpm_add_sub5" {  } { { "lpm_add_sub5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff8-SYN " "Info: Found design unit 1: lpm_ff8-SYN" {  } { { "lpm_ff8.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff8.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff8 " "Info: Found entity 1: lpm_ff8" {  } { { "lpm_ff8.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LSL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LSL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LSL " "Info: Found entity 1: LSL" {  } { { "LSL.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/LSL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_and1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_and1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and1-SYN " "Info: Found design unit 1: lpm_and1-SYN" {  } { { "lpm_and1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and1 " "Info: Found entity 1: lpm_and1" {  } { { "lpm_and1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LSR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LSR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LSR " "Info: Found entity 1: LSR" {  } { { "LSR.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/LSR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-SYN " "Info: Found design unit 1: lpm_ram_dq0-SYN" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ram_dq0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ram_dq0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Info: Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_constant0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info: Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_constant0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff9.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff9-SYN " "Info: Found design unit 1: lpm_ff9-SYN" {  } { { "lpm_ff9.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff9.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff9 " "Info: Found entity 1: lpm_ff9" {  } { { "lpm_ff9.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff9.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux7.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux7-SYN " "Info: Found design unit 1: lpm_mux7-SYN" {  } { { "lpm_mux7.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux7.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux7 " "Info: Found entity 1: lpm_mux7" {  } { { "lpm_mux7.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux7.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_decode2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_decode2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode2-SYN " "Info: Found design unit 1: lpm_decode2-SYN" {  } { { "lpm_decode2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode2.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode2 " "Info: Found entity 1: lpm_decode2" {  } { { "lpm_decode2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff10.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff10-SYN " "Info: Found design unit 1: lpm_ff10-SYN" {  } { { "lpm_ff10.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff10.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff10 " "Info: Found entity 1: lpm_ff10" {  } { { "lpm_ff10.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff10.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASR.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ASR.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ASR " "Info: Found entity 1: ASR" {  } { { "ASR.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ASR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ASL.bdf " "Warning: Can't analyze file -- file C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ASL.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ff11.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_ff11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ff11-SYN " "Info: Found design unit 1: lpm_ff11-SYN" {  } { { "lpm_ff11.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff11.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff11 " "Info: Found entity 1: lpm_ff11" {  } { { "lpm_ff11.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff11.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or1-SYN " "Info: Found design unit 1: lpm_or1-SYN" {  } { { "lpm_or1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or1 " "Info: Found entity 1: lpm_or1" {  } { { "lpm_or1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_xor1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_xor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_xor1-SYN " "Info: Found design unit 1: lpm_xor1-SYN" {  } { { "lpm_xor1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_xor1 " "Info: Found entity 1: lpm_xor1" {  } { { "lpm_xor1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_and2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and2-SYN " "Info: Found design unit 1: lpm_and2-SYN" {  } { { "lpm_and2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and2.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and2 " "Info: Found entity 1: lpm_and2" {  } { { "lpm_and2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASRD.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ASRD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ASRD " "Info: Found entity 1: ASRD" {  } { { "ASRD.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ASRD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LSRD.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LSRD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LSRD " "Info: Found entity 1: LSRD" {  } { { "LSRD.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/LSRD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "HC11_moc.bdf 1 1 " "Warning: Using design file HC11_moc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HC11_moc " "Info: Found entity 1: HC11_moc" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HC11_moc " "Info: Elaborating entity \"HC11_moc\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "Warning: No superset bus at connection" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 888 1824 2000 904 "q\[13..11\]" "" } { 800 600 600 872 "" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 696 600 600 800 "" "" } { 568 936 1240 568 "" "" } { 896 1696 1824 896 "" "" } { 896 1824 1824 904 "" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 656 1976 2008 656 "" "" } { 736 1976 2056 736 "" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 800 1824 1824 824 "" "" } { 656 1976 1976 736 "" "" } { 736 1976 1976 824 "" "" } { 880 2000 2000 904 "" "" } { 688 1768 1768 720 "" "" } { 688 1768 1792 688 "" "" } { 880 2000 2008 880 "" "" } { 824 1824 1824 848 "" "" } { 848 1824 1824 864 "" "" } { 864 1824 1824 896 "" "" } { 568 936 936 896 "" "" } { 928 768 1696 928 "" "" } { 896 1696 1696 928 "" "" } { 872 768 768 896 "" "" } { 896 768 768 928 "" "" } { 712 1864 1864 800 "" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } }  } 0 0 "No superset bus at connection" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "program_flow " "Warning: Pin \"program_flow\" not connected" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "HC11_moc.bdf" "inst" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 784 2008 2216 976 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux2.vhd 2 1 " "Warning: Using design file lpm_mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Info: Found design unit 1: lpm_mux2-SYN" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Info: Found entity 1: lpm_mux2" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 ALU:inst\|lpm_mux2:inst9 " "Info: Elaborating entity \"lpm_mux2\" for hierarchy \"ALU:inst\|lpm_mux2:inst9\"" {  } { { "ALU.bdf" "inst9" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1016 1984 2160 1152 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.vhd" "lpm_mux_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 149 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux2.vhd" 149 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_f3e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_f3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_f3e " "Info: Found entity 1: mux_f3e" {  } { { "db/mux_f3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_f3e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_f3e ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\|mux_f3e:auto_generated " "Info: Elaborating entity \"mux_f3e\" for hierarchy \"ALU:inst\|lpm_mux2:inst9\|LPM_MUX:lpm_mux_component\|mux_f3e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub3 ALU:inst\|lpm_add_sub3:inst24 " "Info: Elaborating entity \"lpm_add_sub3\" for hierarchy \"ALU:inst\|lpm_add_sub3:inst24\"" {  } { { "ALU.bdf" "inst24" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 696 1672 1800 856 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub3.vhd" "lpm_add_sub_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub3.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub3.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rvi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_rvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rvi " "Info: Found entity 1: add_sub_rvi" {  } { { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rvi ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated " "Info: Elaborating entity \"add_sub_rvi\" for hierarchy \"ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff11 ALU:inst\|lpm_ff11:inst30 " "Info: Elaborating entity \"lpm_ff11\" for hierarchy \"ALU:inst\|lpm_ff11:inst30\"" {  } { { "ALU.bdf" "inst30" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 400 1664 1760 544 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff11.vhd" "lpm_ff_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff11.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff11.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff11.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ff11.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff11.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff8 ALU:inst\|lpm_ff8:inst " "Info: Elaborating entity \"lpm_ff8\" for hierarchy \"ALU:inst\|lpm_ff8:inst\"" {  } { { "ALU.bdf" "inst" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 424 1528 1624 568 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub4 ALU:inst\|lpm_add_sub4:inst25 " "Info: Elaborating entity \"lpm_add_sub4\" for hierarchy \"ALU:inst\|lpm_add_sub4:inst25\"" {  } { { "ALU.bdf" "inst25" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 696 1832 1960 856 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub4.vhd" "lpm_add_sub_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Info: Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub4.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s0j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_s0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s0j " "Info: Found entity 1: add_sub_s0j" {  } { { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s0j ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated " "Info: Elaborating entity \"add_sub_s0j\" for hierarchy \"ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and2 ALU:inst\|lpm_and2:inst33 " "Info: Elaborating entity \"lpm_and2\" for hierarchy \"ALU:inst\|lpm_and2:inst33\"" {  } { { "ALU.bdf" "inst33" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 696 2008 2072 760 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND ALU:inst\|lpm_and2:inst33\|LPM_AND:lpm_and_component " "Info: Elaborating entity \"LPM_AND\" for hierarchy \"ALU:inst\|lpm_and2:inst33\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and2.vhd" "lpm_and_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and2.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_and2:inst33\|LPM_AND:lpm_and_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_and2:inst33\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and2.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_and2:inst33\|LPM_AND:lpm_and_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_and2:inst33\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_and2.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or1 ALU:inst\|lpm_or1:inst31 " "Info: Elaborating entity \"lpm_or1\" for hierarchy \"ALU:inst\|lpm_or1:inst31\"" {  } { { "ALU.bdf" "inst31" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 696 2128 2192 760 "inst31" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR ALU:inst\|lpm_or1:inst31\|LPM_OR:lpm_or_component " "Info: Elaborating entity \"LPM_OR\" for hierarchy \"ALU:inst\|lpm_or1:inst31\|LPM_OR:lpm_or_component\"" {  } { { "lpm_or1.vhd" "lpm_or_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or1.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_or1:inst31\|LPM_OR:lpm_or_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_or1:inst31\|LPM_OR:lpm_or_component\"" {  } { { "lpm_or1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or1.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_or1:inst31\|LPM_OR:lpm_or_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_or1:inst31\|LPM_OR:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_or1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_or1.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_xor1 ALU:inst\|lpm_xor1:inst32 " "Info: Elaborating entity \"lpm_xor1\" for hierarchy \"ALU:inst\|lpm_xor1:inst32\"" {  } { { "ALU.bdf" "inst32" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 696 2248 2312 760 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR ALU:inst\|lpm_xor1:inst32\|LPM_XOR:lpm_xor_component " "Info: Elaborating entity \"LPM_XOR\" for hierarchy \"ALU:inst\|lpm_xor1:inst32\|LPM_XOR:lpm_xor_component\"" {  } { { "lpm_xor1.vhd" "lpm_xor_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor1.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_xor1:inst32\|LPM_XOR:lpm_xor_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_xor1:inst32\|LPM_XOR:lpm_xor_component\"" {  } { { "lpm_xor1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor1.vhd" 82 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_xor1:inst32\|LPM_XOR:lpm_xor_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_xor1:inst32\|LPM_XOR:lpm_xor_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_XOR " "Info: Parameter \"LPM_TYPE\" = \"LPM_XOR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_xor1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_xor1.vhd" 82 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSRD ALU:inst\|LSRD:inst6 " "Info: Elaborating entity \"LSRD\" for hierarchy \"ALU:inst\|LSRD:inst6\"" {  } { { "ALU.bdf" "inst6" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 680 2344 2440 968 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst26 " "Warning: Block or symbol \"NOT\" of instance \"inst26\" overlaps another block or symbol" {  } { { "LSRD.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/LSRD.bdf" { { 288 800 848 320 "inst26" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 ALU:inst\|lpm_constant0:inst1 " "Info: Elaborating entity \"lpm_constant0\" for hierarchy \"ALU:inst\|lpm_constant0:inst1\"" {  } { { "ALU.bdf" "inst1" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 560 2240 2336 608 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant ALU:inst\|lpm_constant0:inst1\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"ALU:inst\|lpm_constant0:inst1\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.vhd" "lpm_constant_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_constant0:inst1\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_constant0:inst1\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_constant0:inst1\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_constant0:inst1\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Info: Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASR ALU:inst\|ASR:inst7 " "Info: Elaborating entity \"ASR\" for hierarchy \"ALU:inst\|ASR:inst7\"" {  } { { "ALU.bdf" "inst7" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 760 2624 2720 896 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Warning: Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "ASR.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ASR.bdf" { { 384 520 568 416 "inst13" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode1.vhd 2 1 " "Warning: Using design file lpm_decode1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Info: Found design unit 1: lpm_decode1-SYN" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Info: Found entity 1: lpm_decode1" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 ALU:inst\|lpm_decode1:inst2 " "Info: Elaborating entity \"lpm_decode1\" for hierarchy \"ALU:inst\|lpm_decode1:inst2\"" {  } { { "ALU.bdf" "inst2" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1464 1816 1944 1624 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.vhd" "lpm_decode_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode1.vhd" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_s6f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_s6f " "Info: Found entity 1: decode_s6f" {  } { { "db/decode_s6f.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/decode_s6f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_s6f ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated " "Info: Elaborating entity \"decode_s6f\" for hierarchy \"ALU:inst\|lpm_decode1:inst2\|lpm_decode:lpm_decode_component\|decode_s6f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom1 lpm_rom1:OP_code " "Info: Elaborating entity \"lpm_rom1\" for hierarchy \"lpm_rom1:OP_code\"" {  } { { "HC11_moc.bdf" "OP_code" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 656 400 560 736 "OP_code" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom1:OP_code\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.vhd" "altsyncram_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom1:OP_code\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom1:OP_code\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file op_code.mif " "Info: Parameter \"init_file\" = \"op_code.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Info: Parameter \"width_a\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_rom1.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_rom1.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p771.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p771 " "Info: Found entity 1: altsyncram_p771" {  } { { "db/altsyncram_p771.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_p771.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p771 lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_p771:auto_generated " "Info: Elaborating entity \"altsyncram_p771\" for hierarchy \"lpm_rom1:OP_code\|altsyncram:altsyncram_component\|altsyncram_p771:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "1 256 0 1 1 " "Warning: 1 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS" "40 " "Warning: Memory Initialization File Address 40 is not initialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 1 -1 0 } }  } 0 0 "Memory Initialization File Address %1!u! is not initialized" 0 0 "" 0 -1}  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "16 256 16 10 " "Warning: 16 out of 256 addresses are reinitialized. The latest initialized data will replace the existing data. There are 16 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "49 " "Warning: Memory Initialization File address 49 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 167 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "51 " "Warning: Memory Initialization File address 51 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 184 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "52 " "Warning: Memory Initialization File address 52 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 184 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "53 " "Warning: Memory Initialization File address 53 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 184 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "54 " "Warning: Memory Initialization File address 54 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 184 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "55 " "Warning: Memory Initialization File address 55 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 184 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "56 " "Warning: Memory Initialization File address 56 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 185 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "57 " "Warning: Memory Initialization File address 57 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 186 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "58 " "Warning: Memory Initialization File address 58 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 187 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "59 " "Warning: Memory Initialization File address 59 is reinitialized" {  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 188 -1 0 } }  } 0 0 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/op_code.mif" 1 -1 0 } }  } 0 0 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst6 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst6\"" {  } { { "HC11_moc.bdf" "inst6" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 768 1240 1408 896 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 PC:inst6\|lpm_mux0:inst " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"PC:inst6\|lpm_mux0:inst\"" {  } { { "PC.bdf" "inst" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { { 320 720 856 400 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "lpm_mux_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux0.vhd" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_73e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_73e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_73e " "Info: Found entity 1: mux_73e" {  } { { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_73e PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\|mux_73e:auto_generated " "Info: Elaborating entity \"mux_73e\" for hierarchy \"PC:inst6\|lpm_mux0:inst\|LPM_MUX:lpm_mux_component\|mux_73e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff6 PC:inst6\|lpm_ff6:inst2 " "Info: Elaborating entity \"lpm_ff6\" for hierarchy \"PC:inst6\|lpm_ff6:inst2\"" {  } { { "PC.bdf" "inst2" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { { 520 728 872 616 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff6.vhd" "lpm_ff_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ff6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ff6.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub5 PC:inst6\|lpm_add_sub5:inst1 " "Info: Elaborating entity \"lpm_add_sub5\" for hierarchy \"PC:inst6\|lpm_add_sub5:inst1\"" {  } { { "PC.bdf" "inst1" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/PC.bdf" { { 496 928 1088 592 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub5.vhd" "lpm_add_sub_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub5.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub5.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info: Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub5.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_add_sub5.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0oh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_0oh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0oh " "Info: Found entity 1: add_sub_0oh" {  } { { "db/add_sub_0oh.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_0oh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0oh PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_0oh:auto_generated " "Info: Elaborating entity \"add_sub_0oh\" for hierarchy \"PC:inst6\|lpm_add_sub5:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_0oh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regs regs:inst17 " "Info: Elaborating entity \"regs\" for hierarchy \"regs:inst17\"" {  } { { "HC11_moc.bdf" "inst17" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 592 2008 2224 688 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux4 regs:inst17\|lpm_mux4:inst9 " "Info: Elaborating entity \"lpm_mux4\" for hierarchy \"regs:inst17\|lpm_mux4:inst9\"" {  } { { "regs.bdf" "inst9" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { { 320 1080 1216 464 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux4.vhd" "lpm_mux_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 127 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 6 " "Info: Parameter \"LPM_SIZE\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux4.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux4.vhd" 127 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_d3e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_d3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_d3e " "Info: Found entity 1: mux_d3e" {  } { { "db/mux_d3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_d3e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_d3e regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component\|mux_d3e:auto_generated " "Info: Elaborating entity \"mux_d3e\" for hierarchy \"regs:inst17\|lpm_mux4:inst9\|LPM_MUX:lpm_mux_component\|mux_d3e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff7 regs:inst17\|lpm_ff7:REG_Y " "Info: Elaborating entity \"lpm_ff7\" for hierarchy \"regs:inst17\|lpm_ff7:REG_Y\"" {  } { { "regs.bdf" "REG_Y" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { { 464 808 952 560 "REG_Y" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode0.vhd 2 1 " "Warning: Using design file lpm_decode0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Info: Found design unit 1: lpm_decode0-SYN" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Info: Found entity 1: lpm_decode0" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode0 regs:inst17\|lpm_decode0:inst4 " "Info: Elaborating entity \"lpm_decode0\" for hierarchy \"regs:inst17\|lpm_decode0:inst4\"" {  } { { "regs.bdf" "inst4" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/regs.bdf" { { 360 504 632 504 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "lpm_decode_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"regs:inst17\|lpm_decode0:inst4\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode0.vhd" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux6 lpm_mux6:inst2 " "Info: Elaborating entity \"lpm_mux6\" for hierarchy \"lpm_mux6:inst2\"" {  } { { "HC11_moc.bdf" "inst2" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 584 1792 1928 712 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux6:inst2\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux6:inst2\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux6.vhd" "lpm_mux_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux6.vhd" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux6:inst2\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux6:inst2\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux6.vhd" 116 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux6:inst2\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux6:inst2\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 5 " "Info: Parameter \"LPM_SIZE\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux6.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_mux6.vhd" 116 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c3e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_c3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c3e " "Info: Found entity 1: mux_c3e" {  } { { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c3e lpm_mux6:inst2\|LPM_MUX:lpm_mux_component\|mux_c3e:auto_generated " "Info: Elaborating entity \"mux_c3e\" for hierarchy \"lpm_mux6:inst2\|LPM_MUX:lpm_mux_component\|mux_c3e:auto_generated\"" {  } { { "LPM_MUX.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst3 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst3\"" {  } { { "HC11_moc.bdf" "inst3" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 520 1240 1400 632 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "altsyncram_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ram_dq0.vhd" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ram_dq0.vhd" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Info: Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_ram_dq0.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_ram_dq0.vhd" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2a1 " "Info: Found entity 1: altsyncram_g2a1" {  } { { "db/altsyncram_g2a1.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/altsyncram_g2a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g2a1 lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_g2a1:auto_generated " "Info: Elaborating entity \"altsyncram_g2a1\" for hierarchy \"lpm_ram_dq0:inst3\|altsyncram:altsyncram_component\|altsyncram_g2a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus iii/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode2 lpm_decode2:inst4 " "Info: Elaborating entity \"lpm_decode2\" for hierarchy \"lpm_decode2:inst4\"" {  } { { "HC11_moc.bdf" "inst4" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 704 2056 2184 768 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode2:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode2:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode2.vhd" "lpm_decode_component" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode2.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode2:inst4\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"lpm_decode2:inst4\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode2.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode2:inst4\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"lpm_decode2:inst4\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Info: Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Info: Parameter \"lpm_width\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode2.vhd" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/lpm_decode2.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Carry\[7\] GND " "Warning (13410): Pin \"Carry\[7\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Carry\[6\] GND " "Warning (13410): Pin \"Carry\[6\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Carry\[5\] GND " "Warning (13410): Pin \"Carry\[5\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Carry\[4\] GND " "Warning (13410): Pin \"Carry\[4\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Carry\[3\] GND " "Warning (13410): Pin \"Carry\[3\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Carry\[2\] GND " "Warning (13410): Pin \"Carry\[2\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Carry\[1\] GND " "Warning (13410): Pin \"Carry\[1\]\" is stuck at GND" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "program_flow\[7\] " "Warning (15610): No output dependent on input pin \"program_flow\[7\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "program_flow\[6\] " "Warning (15610): No output dependent on input pin \"program_flow\[6\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "program_flow\[5\] " "Warning (15610): No output dependent on input pin \"program_flow\[5\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "program_flow\[4\] " "Warning (15610): No output dependent on input pin \"program_flow\[4\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "program_flow\[3\] " "Warning (15610): No output dependent on input pin \"program_flow\[3\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "program_flow\[2\] " "Warning (15610): No output dependent on input pin \"program_flow\[2\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "program_flow\[1\] " "Warning (15610): No output dependent on input pin \"program_flow\[1\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "program_flow\[0\] " "Warning (15610): No output dependent on input pin \"program_flow\[0\]\"" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "326 " "Info: Implemented 326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Info: Implemented 88 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Info: Implemented 199 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Info: Implemented 28 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 09:45:44 2017 " "Info: Processing ended: Thu Oct 12 09:45:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 09:45:45 2017 " "Info: Processing started: Thu Oct 12 09:45:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HC11_moc EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"HC11_moc\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "99 99 " "Warning: No exact pin location assignment(s) for 99 pins of 99 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "asld_msb_out " "Info: Pin asld_msb_out not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { asld_msb_out } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 840 2528 2704 856 "asld_msb_out" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { asld_msb_out } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[19\] " "Info: Pin q\[19\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[19] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[18\] " "Info: Pin q\[18\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[18] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[17\] " "Info: Pin q\[17\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[17] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[16\] " "Info: Pin q\[16\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[16] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[15\] " "Info: Pin q\[15\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[15] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[14\] " "Info: Pin q\[14\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[14] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[13\] " "Info: Pin q\[13\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[13] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[12\] " "Info: Pin q\[12\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[12] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[11\] " "Info: Pin q\[11\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[11] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[10\] " "Info: Pin q\[10\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[10] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[9\] " "Info: Pin q\[9\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[9] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[8\] " "Info: Pin q\[8\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[8] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[7\] " "Info: Pin q\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[6\] " "Info: Pin q\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[5\] " "Info: Pin q\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[4\] " "Info: Pin q\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[3\] " "Info: Pin q\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[2\] " "Info: Pin q\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[1\] " "Info: Pin q\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "q\[0\] " "Info: Pin q\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { q[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 688 688 864 704 "q\[19..0\]" "" } { 888 1824 2000 904 "q\[13..11\]" "" } { 784 880 1240 800 "q\[7..0\]" "" } { 784 600 880 800 "q\[7..0\]" "" } { 704 880 1768 720 "q\[7..0\]" "" } { 720 864 880 800 "q\[7..0\]" "" } { 808 1824 1976 824 "q\[10..8\]" "" } { 832 1824 2008 848 "q\[17\]" "" } { 848 1824 2008 864 "q\[18\]" "" } { 784 1802 1864 800 "q\[16..14\]" "" } { 880 768 936 896 "q\[19\]" "" } { 680 560 600 696 "q\[19..0\]" "" } { 680 600 688 696 "q\[19..0\]" "" } { 856 600 768 872 "q\[19..8\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { q[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carry\[7\] " "Info: Pin Carry\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carry\[6\] " "Info: Pin Carry\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carry\[5\] " "Info: Pin Carry\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carry\[4\] " "Info: Pin Carry\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carry\[3\] " "Info: Pin Carry\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carry\[2\] " "Info: Pin Carry\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carry\[1\] " "Info: Pin Carry\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Carry\[0\] " "Info: Pin Carry\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Flags\[2\] " "Info: Pin Flags\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2528 2704 912 "Flags\[2..0\]" "" } { 864 2216 2424 880 "Flags\[0\]" "" } { 888 2424 2528 904 "Flags\[2..0\]" "" } { 880 2216 2424 896 "Flags\[1\]" "" } { 896 2216 2424 912 "Flags\[2\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Flags\[1\] " "Info: Pin Flags\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2528 2704 912 "Flags\[2..0\]" "" } { 864 2216 2424 880 "Flags\[0\]" "" } { 888 2424 2528 904 "Flags\[2..0\]" "" } { 880 2216 2424 896 "Flags\[1\]" "" } { 896 2216 2424 912 "Flags\[2\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Flags\[0\] " "Info: Pin Flags\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Flags[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2528 2704 912 "Flags\[2..0\]" "" } { 864 2216 2424 880 "Flags\[0\]" "" } { 888 2424 2528 904 "Flags\[2..0\]" "" } { 880 2216 2424 896 "Flags\[1\]" "" } { 896 2216 2424 912 "Flags\[2\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flags[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[7\] " "Info: Pin pcout\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pcout[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 792 1448 1624 808 "pcout\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[6\] " "Info: Pin pcout\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pcout[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 792 1448 1624 808 "pcout\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[5\] " "Info: Pin pcout\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pcout[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 792 1448 1624 808 "pcout\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[4\] " "Info: Pin pcout\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pcout[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 792 1448 1624 808 "pcout\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[3\] " "Info: Pin pcout\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pcout[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 792 1448 1624 808 "pcout\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[2\] " "Info: Pin pcout\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pcout[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 792 1448 1624 808 "pcout\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[1\] " "Info: Pin pcout\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pcout[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 792 1448 1624 808 "pcout\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcout\[0\] " "Info: Pin pcout\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pcout[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 792 1448 1624 808 "pcout\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[7\] " "Info: Pin ram_out\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ram_out[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 544 1464 1640 560 "ram_out\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[6\] " "Info: Pin ram_out\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ram_out[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 544 1464 1640 560 "ram_out\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[5\] " "Info: Pin ram_out\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ram_out[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 544 1464 1640 560 "ram_out\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[4\] " "Info: Pin ram_out\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ram_out[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 544 1464 1640 560 "ram_out\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[3\] " "Info: Pin ram_out\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ram_out[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 544 1464 1640 560 "ram_out\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[2\] " "Info: Pin ram_out\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ram_out[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 544 1464 1640 560 "ram_out\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[1\] " "Info: Pin ram_out\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ram_out[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 544 1464 1640 560 "ram_out\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram_out\[0\] " "Info: Pin ram_out\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ram_out[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 544 1464 1640 560 "ram_out\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs\[7\] " "Info: Pin regs\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { regs[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 536 2272 2448 552 "regs\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs\[6\] " "Info: Pin regs\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { regs[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 536 2272 2448 552 "regs\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs\[5\] " "Info: Pin regs\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { regs[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 536 2272 2448 552 "regs\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs\[4\] " "Info: Pin regs\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { regs[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 536 2272 2448 552 "regs\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs\[3\] " "Info: Pin regs\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { regs[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 536 2272 2448 552 "regs\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs\[2\] " "Info: Pin regs\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { regs[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 536 2272 2448 552 "regs\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs\[1\] " "Info: Pin regs\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { regs[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 536 2272 2448 552 "regs\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regs\[0\] " "Info: Pin regs\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { regs[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 536 2272 2448 552 "regs\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[7\] " "Info: Pin result\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 920 2528 2704 936 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[6\] " "Info: Pin result\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 920 2528 2704 936 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[5\] " "Info: Pin result\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 920 2528 2704 936 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[4\] " "Info: Pin result\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 920 2528 2704 936 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[3\] " "Info: Pin result\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 920 2528 2704 936 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[2\] " "Info: Pin result\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 920 2528 2704 936 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[1\] " "Info: Pin result\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 920 2528 2704 936 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "result\[0\] " "Info: Pin result\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { result[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 920 2528 2704 936 "result\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[7\] " "Info: Pin SP\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 504 2568 2744 520 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[6\] " "Info: Pin SP\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 504 2568 2744 520 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[5\] " "Info: Pin SP\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 504 2568 2744 520 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[4\] " "Info: Pin SP\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 504 2568 2744 520 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[3\] " "Info: Pin SP\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 504 2568 2744 520 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[2\] " "Info: Pin SP\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 504 2568 2744 520 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[1\] " "Info: Pin SP\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 504 2568 2744 520 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SP\[0\] " "Info: Pin SP\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { SP[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 504 2568 2744 520 "SP\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { SP[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[7\] " "Info: Pin t_1\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 808 2528 2704 824 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[6\] " "Info: Pin t_1\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 808 2528 2704 824 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[5\] " "Info: Pin t_1\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 808 2528 2704 824 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[4\] " "Info: Pin t_1\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 808 2528 2704 824 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[3\] " "Info: Pin t_1\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 808 2528 2704 824 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[2\] " "Info: Pin t_1\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 808 2528 2704 824 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[1\] " "Info: Pin t_1\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 808 2528 2704 824 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_1\[0\] " "Info: Pin t_1\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_1[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 808 2528 2704 824 "t_1\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[7\] " "Info: Pin t_2\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 824 2528 2704 840 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[6\] " "Info: Pin t_2\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 824 2528 2704 840 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[5\] " "Info: Pin t_2\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 824 2528 2704 840 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[4\] " "Info: Pin t_2\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 824 2528 2704 840 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[3\] " "Info: Pin t_2\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 824 2528 2704 840 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[2\] " "Info: Pin t_2\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 824 2528 2704 840 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[1\] " "Info: Pin t_2\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 824 2528 2704 840 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "t_2\[0\] " "Info: Pin t_2\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { t_2[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 824 2528 2704 840 "t_2\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_flow\[7\] " "Info: Pin program_flow\[7\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { program_flow[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_flow[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_flow\[6\] " "Info: Pin program_flow\[6\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { program_flow[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_flow[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_flow\[5\] " "Info: Pin program_flow\[5\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { program_flow[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_flow[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_flow\[4\] " "Info: Pin program_flow\[4\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { program_flow[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_flow[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_flow\[3\] " "Info: Pin program_flow\[3\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { program_flow[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_flow[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_flow\[2\] " "Info: Pin program_flow\[2\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { program_flow[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_flow[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_flow\[1\] " "Info: Pin program_flow\[1\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { program_flow[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_flow[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "program_flow\[0\] " "Info: Pin program_flow\[0\] not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { program_flow[0] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1120 1136 1144 "program_flow\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { program_flow[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld/cnt " "Info: Pin ld/cnt not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { ld/cnt } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1136 1152 1144 "ld/cnt" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld/cnt } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { clk } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_rst " "Info: Pin pc_rst not assigned to an exact location on the device" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pc_rst } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1168 1184 1144 "pc_rst" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_rst } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clk (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { clk } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pc_rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node pc_rst (placed in PIN M2 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { pc_rst } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1168 1184 1144 "pc_rst" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_rst } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "97 unused 3.3V 9 88 0 " "Info: Number of I/O pins in group: 97 (unused VREF, 3.3V VCCIO, 9 input, 88 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] register regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[6\] -6.141 ns " "Info: Slack time is -6.141 ns between source register \"ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.761 ns + Largest register register " "Info: + Largest register to register requirement is 0.761 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 340 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 340; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.608 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 340 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 340; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[6\] 3 REG Unassigned 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.608 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 340 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 340; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG Unassigned 7 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.608 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 2.608 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.783 ns) 0.783 ns clk 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.783 ns) = 0.783 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.000 ns) 1.018 ns clk~clkctrl 2 COMB Unassigned 340 " "Info: 2: + IC(0.235 ns) + CELL(0.000 ns) = 1.018 ns; Loc. = Unassigned; Fanout = 340; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.235 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.608 ns ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG Unassigned 7 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.608 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.385 ns ( 53.11 % ) " "Info: Total cell delay = 1.385 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.223 ns ( 46.89 % ) " "Info: Total interconnect delay = 1.223 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns   " "Info:   Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns   " "Info:   Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.902 ns - Longest register register " "Info: - Longest register to register delay is 6.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG Unassigned 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.517 ns) 1.288 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1 2 COMB Unassigned 2 " "Info: 2: + IC(0.771 ns) + CELL(0.517 ns) = 1.288 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.368 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.368 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.448 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.448 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.528 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.528 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.608 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~9 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.608 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~9'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.688 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[5\]~11 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.688 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[5\]~11'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.146 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[6\]~12 8 COMB Unassigned 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 2.146 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[6\]~12'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~12 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.544 ns) 3.362 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[6\]~26 9 COMB Unassigned 1 " "Info: 9: + IC(0.672 ns) + CELL(0.544 ns) = 3.362 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[6\]~26'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~12 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~26 } "NODE_NAME" } } { "db/mux_f3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_f3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 4.271 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[6\]~27 10 COMB Unassigned 3 " "Info: 10: + IC(0.388 ns) + CELL(0.521 ns) = 4.271 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[6\]~27'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~26 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~27 } "NODE_NAME" } } { "db/mux_f3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_f3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 4.946 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|w_mux_outputs311w\[0\]~1 11 COMB Unassigned 1 " "Info: 11: + IC(0.154 ns) + CELL(0.521 ns) = 4.946 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|w_mux_outputs311w\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~27 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs311w[0]~1 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 85 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 5.621 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result6w~3 12 COMB Unassigned 6 " "Info: 12: + IC(0.131 ns) + CELL(0.544 ns) = 5.621 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result6w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs311w[0]~1 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result6w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.096 ns) 6.902 ns regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[6\] 13 REG Unassigned 1 " "Info: 13: + IC(1.185 ns) + CELL(0.096 ns) = 6.902 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result6w~3 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.601 ns ( 52.17 % ) " "Info: Total cell delay = 3.601 ns ( 52.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.301 ns ( 47.83 % ) " "Info: Total interconnect delay = 3.301 ns ( 47.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.902 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~12 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~26 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~27 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs311w[0]~1 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result6w~3 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.902 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~12 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~26 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~27 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs311w[0]~1 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result6w~3 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "6.902 ns register register " "Info: Estimated most critical path is register to register delay of 6.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LAB_X21_Y20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y20; Fanout = 7; REG Node = 'ALU:inst\|lpm_ff8:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.517 ns) 1.288 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1 2 COMB LAB_X22_Y20 2 " "Info: 2: + IC(0.771 ns) + CELL(0.517 ns) = 1.288 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.368 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3 3 COMB LAB_X22_Y20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.368 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[1\]~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.448 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5 4 COMB LAB_X22_Y20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.448 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[2\]~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.528 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7 5 COMB LAB_X22_Y20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.528 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[3\]~7'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.608 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~9 6 COMB LAB_X22_Y20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.608 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[4\]~9'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.688 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[5\]~11 7 COMB LAB_X22_Y20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.688 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[5\]~11'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.146 ns ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[6\]~12 8 COMB LAB_X22_Y20 1 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 2.146 ns; Loc. = LAB_X22_Y20; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub3:inst24\|lpm_add_sub:lpm_add_sub_component\|add_sub_rvi:auto_generated\|result_int\[6\]~12'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~12 } "NODE_NAME" } } { "db/add_sub_rvi.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_rvi.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.544 ns) 3.362 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[6\]~26 9 COMB LAB_X20_Y20 1 " "Info: 9: + IC(0.672 ns) + CELL(0.544 ns) = 3.362 ns; Loc. = LAB_X20_Y20; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[6\]~26'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~12 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~26 } "NODE_NAME" } } { "db/mux_f3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_f3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.388 ns) + CELL(0.521 ns) 4.271 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[6\]~27 10 COMB LAB_X19_Y20 3 " "Info: 10: + IC(0.388 ns) + CELL(0.521 ns) = 4.271 ns; Loc. = LAB_X19_Y20; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[6\]~27'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~26 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~27 } "NODE_NAME" } } { "db/mux_f3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_f3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 4.946 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|w_mux_outputs311w\[0\]~1 11 COMB LAB_X19_Y20 1 " "Info: 11: + IC(0.154 ns) + CELL(0.521 ns) = 4.946 ns; Loc. = LAB_X19_Y20; Fanout = 1; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|w_mux_outputs311w\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~27 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs311w[0]~1 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 85 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 5.621 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result6w~3 12 COMB LAB_X19_Y20 6 " "Info: 12: + IC(0.131 ns) + CELL(0.544 ns) = 5.621 ns; Loc. = LAB_X19_Y20; Fanout = 6; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result6w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs311w[0]~1 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result6w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.096 ns) 6.902 ns regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[6\] 13 REG LAB_X19_Y19 1 " "Info: 13: + IC(1.185 ns) + CELL(0.096 ns) = 6.902 ns; Loc. = LAB_X19_Y19; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result6w~3 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.601 ns ( 52.17 % ) " "Info: Total cell delay = 3.601 ns ( 52.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.301 ns ( 47.83 % ) " "Info: Total interconnect delay = 3.301 ns ( 47.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.902 ns" { ALU:inst|lpm_ff8:inst|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[4]~9 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[5]~11 ALU:inst|lpm_add_sub3:inst24|lpm_add_sub:lpm_add_sub_component|add_sub_rvi:auto_generated|result_int[6]~12 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~26 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[6]~27 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs311w[0]~1 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result6w~3 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "88 " "Warning: Found 88 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "asld_msb_out 0 " "Info: Pin \"asld_msb_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[19\] 0 " "Info: Pin \"q\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[18\] 0 " "Info: Pin \"q\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[17\] 0 " "Info: Pin \"q\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[16\] 0 " "Info: Pin \"q\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[15\] 0 " "Info: Pin \"q\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[14\] 0 " "Info: Pin \"q\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[13\] 0 " "Info: Pin \"q\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[12\] 0 " "Info: Pin \"q\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[11\] 0 " "Info: Pin \"q\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[10\] 0 " "Info: Pin \"q\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[9\] 0 " "Info: Pin \"q\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[8\] 0 " "Info: Pin \"q\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[7\] 0 " "Info: Pin \"q\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[6\] 0 " "Info: Pin \"q\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[5\] 0 " "Info: Pin \"q\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[4\] 0 " "Info: Pin \"q\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[3\] 0 " "Info: Pin \"q\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[2\] 0 " "Info: Pin \"q\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[1\] 0 " "Info: Pin \"q\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "q\[0\] 0 " "Info: Pin \"q\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Carry\[7\] 0 " "Info: Pin \"Carry\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Carry\[6\] 0 " "Info: Pin \"Carry\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Carry\[5\] 0 " "Info: Pin \"Carry\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Carry\[4\] 0 " "Info: Pin \"Carry\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Carry\[3\] 0 " "Info: Pin \"Carry\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Carry\[2\] 0 " "Info: Pin \"Carry\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Carry\[1\] 0 " "Info: Pin \"Carry\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Carry\[0\] 0 " "Info: Pin \"Carry\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Flags\[2\] 0 " "Info: Pin \"Flags\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Flags\[1\] 0 " "Info: Pin \"Flags\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Flags\[0\] 0 " "Info: Pin \"Flags\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[7\] 0 " "Info: Pin \"pcout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[6\] 0 " "Info: Pin \"pcout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[5\] 0 " "Info: Pin \"pcout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[4\] 0 " "Info: Pin \"pcout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[3\] 0 " "Info: Pin \"pcout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[2\] 0 " "Info: Pin \"pcout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[1\] 0 " "Info: Pin \"pcout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pcout\[0\] 0 " "Info: Pin \"pcout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[7\] 0 " "Info: Pin \"ram_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[6\] 0 " "Info: Pin \"ram_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[5\] 0 " "Info: Pin \"ram_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[4\] 0 " "Info: Pin \"ram_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[3\] 0 " "Info: Pin \"ram_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[2\] 0 " "Info: Pin \"ram_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[1\] 0 " "Info: Pin \"ram_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram_out\[0\] 0 " "Info: Pin \"ram_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs\[7\] 0 " "Info: Pin \"regs\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs\[6\] 0 " "Info: Pin \"regs\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs\[5\] 0 " "Info: Pin \"regs\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs\[4\] 0 " "Info: Pin \"regs\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs\[3\] 0 " "Info: Pin \"regs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs\[2\] 0 " "Info: Pin \"regs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs\[1\] 0 " "Info: Pin \"regs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regs\[0\] 0 " "Info: Pin \"regs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[7\] 0 " "Info: Pin \"result\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[6\] 0 " "Info: Pin \"result\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[5\] 0 " "Info: Pin \"result\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[4\] 0 " "Info: Pin \"result\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[3\] 0 " "Info: Pin \"result\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[2\] 0 " "Info: Pin \"result\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[1\] 0 " "Info: Pin \"result\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "result\[0\] 0 " "Info: Pin \"result\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SP\[7\] 0 " "Info: Pin \"SP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SP\[6\] 0 " "Info: Pin \"SP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SP\[5\] 0 " "Info: Pin \"SP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SP\[4\] 0 " "Info: Pin \"SP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SP\[3\] 0 " "Info: Pin \"SP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SP\[2\] 0 " "Info: Pin \"SP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SP\[1\] 0 " "Info: Pin \"SP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SP\[0\] 0 " "Info: Pin \"SP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[7\] 0 " "Info: Pin \"t_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[6\] 0 " "Info: Pin \"t_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[5\] 0 " "Info: Pin \"t_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[4\] 0 " "Info: Pin \"t_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[3\] 0 " "Info: Pin \"t_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[2\] 0 " "Info: Pin \"t_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[1\] 0 " "Info: Pin \"t_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_1\[0\] 0 " "Info: Pin \"t_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[7\] 0 " "Info: Pin \"t_2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[6\] 0 " "Info: Pin \"t_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[5\] 0 " "Info: Pin \"t_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[4\] 0 " "Info: Pin \"t_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[3\] 0 " "Info: Pin \"t_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[2\] 0 " "Info: Pin \"t_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[1\] 0 " "Info: Pin \"t_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "t_2\[0\] 0 " "Info: Pin \"t_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Carry\[7\] GND " "Info: Pin Carry\[7\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[7] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Carry\[6\] GND " "Info: Pin Carry\[6\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[6] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Carry\[5\] GND " "Info: Pin Carry\[5\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[5] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Carry\[4\] GND " "Info: Pin Carry\[4\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[4] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Carry\[3\] GND " "Info: Pin Carry\[3\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[3] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Carry\[2\] GND " "Info: Pin Carry\[2\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[2] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Carry\[1\] GND " "Info: Pin Carry\[1\] has GND driving its datain port" {  } { { "c:/quartus iii/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus iii/quartus/bin/pin_planner.ppl" { Carry[1] } } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 856 2528 2704 872 "Carry\[7..0\]" "" } { 848 2216 2400 864 "Carry\[0\]" "" } { 848 2400 2528 864 "Carry\[7..0\]" "" } } } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Carry[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 09:45:49 2017 " "Info: Processing ended: Thu Oct 12 09:45:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 09:45:50 2017 " "Info: Processing started: Thu Oct 12 09:45:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 09:45:52 2017 " "Info: Processing ended: Thu Oct 12 09:45:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 12 09:45:52 2017 " "Info: Processing started: Thu Oct 12 09:45:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HC11_moc -c HC11_moc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } } { "c:/quartus iii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus iii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\] register regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\] 146.86 MHz 6.809 ns Internal " "Info: Clock \"clk\" has Internal fmax of 146.86 MHz between source register \"ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (period= 6.809 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.577 ns + Longest register register " "Info: + Longest register to register delay is 6.577 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X22_Y20_N31 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y20_N31; Fanout = 7; REG Node = 'ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.517 ns) 1.437 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[0\]~1 2 COMB LCCOMB_X21_Y20_N4 2 " "Info: 2: + IC(0.920 ns) + CELL(0.517 ns) = 1.437 ns; Loc. = LCCOMB_X21_Y20_N4; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 } "NODE_NAME" } } { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.517 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[1\]~3 3 COMB LCCOMB_X21_Y20_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.517 ns; Loc. = LCCOMB_X21_Y20_N6; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[1\]~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 } "NODE_NAME" } } { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.597 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[2\]~5 4 COMB LCCOMB_X21_Y20_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.597 ns; Loc. = LCCOMB_X21_Y20_N8; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[2\]~5'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 } "NODE_NAME" } } { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.677 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[3\]~7 5 COMB LCCOMB_X21_Y20_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.677 ns; Loc. = LCCOMB_X21_Y20_N10; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[3\]~7'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.135 ns ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[4\]~8 6 COMB LCCOMB_X21_Y20_N12 1 " "Info: 6: + IC(0.000 ns) + CELL(0.458 ns) = 2.135 ns; Loc. = LCCOMB_X21_Y20_N12; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub4:inst25\|lpm_add_sub:lpm_add_sub_component\|add_sub_s0j:auto_generated\|result_int\[4\]~8'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 } "NODE_NAME" } } { "db/add_sub_s0j.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/add_sub_s0j.tdf" 31 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.843 ns) + CELL(0.178 ns) 3.156 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[4\]~29 7 COMB LCCOMB_X19_Y20_N28 1 " "Info: 7: + IC(0.843 ns) + CELL(0.178 ns) = 3.156 ns; Loc. = LCCOMB_X19_Y20_N28; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[4\]~29'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 } "NODE_NAME" } } { "db/mux_f3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_f3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 3.623 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[4\]~30 8 COMB LCCOMB_X19_Y20_N24 3 " "Info: 8: + IC(0.289 ns) + CELL(0.178 ns) = 3.623 ns; Loc. = LCCOMB_X19_Y20_N24; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[4\]~30'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 } "NODE_NAME" } } { "db/mux_f3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_f3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.319 ns) 4.267 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|w_mux_outputs215w\[0\]~1 9 COMB LCCOMB_X19_Y20_N6 1 " "Info: 9: + IC(0.325 ns) + CELL(0.319 ns) = 4.267 ns; Loc. = LCCOMB_X19_Y20_N6; Fanout = 1; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|w_mux_outputs215w\[0\]~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 82 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.178 ns) 5.318 ns lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result4w~3 10 COMB LCCOMB_X20_Y19_N4 6 " "Info: 10: + IC(0.873 ns) + CELL(0.178 ns) = 5.318 ns; Loc. = LCCOMB_X20_Y19_N4; Fanout = 6; COMB Node = 'lpm_mux6:inst2\|lpm_mux:lpm_mux_component\|mux_c3e:auto_generated\|muxlut_result4w~3'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 } "NODE_NAME" } } { "db/mux_c3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_c3e.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.846 ns) + CELL(0.413 ns) 6.577 ns regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\] 11 REG LCFF_X19_Y19_N27 1 " "Info: 11: + IC(0.846 ns) + CELL(0.413 ns) = 6.577 ns; Loc. = LCFF_X19_Y19_N27; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.481 ns ( 37.72 % ) " "Info: Total cell delay = 2.481 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.096 ns ( 62.28 % ) " "Info: Total interconnect delay = 4.096 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.577 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.843ns 0.289ns 0.325ns 0.873ns 0.846ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.319ns 0.178ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.843 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 133 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 133; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.602 ns) 2.843 ns regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X19_Y19_N27 1 " "Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X19_Y19_N27; Fanout = 1; REG Node = 'regs:inst17\|lpm_ff7:REG_Y\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.26 % ) " "Info: Total cell delay = 1.628 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.215 ns ( 42.74 % ) " "Info: Total interconnect delay = 1.215 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.836 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 133 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 133; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X22_Y20_N31 7 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X22_Y20_N31; Fanout = 7; REG Node = 'ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.577 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "6.577 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[0]~1 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[1]~3 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[2]~5 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[3]~7 {} ALU:inst|lpm_add_sub4:inst25|lpm_add_sub:lpm_add_sub_component|add_sub_s0j:auto_generated|result_int[4]~8 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~29 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[4]~30 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|w_mux_outputs215w[0]~1 {} lpm_mux6:inst2|lpm_mux:lpm_mux_component|mux_c3e:auto_generated|muxlut_result4w~3 {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.920ns 0.000ns 0.000ns 0.000ns 0.000ns 0.843ns 0.289ns 0.325ns 0.873ns 0.846ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns 0.319ns 0.178ns 0.413ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.843 ns" { clk clk~clkctrl regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.843 ns" { clk {} clk~combout {} clk~clkctrl {} regs:inst17|lpm_ff7:REG_Y|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.238ns 0.977ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] ld/cnt clk 6.647 ns register " "Info: tsu for register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]\" (data pin = \"ld/cnt\", clock pin = \"clk\") is 6.647 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.513 ns + Longest pin register " "Info: + Longest pin to register delay is 9.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns ld/cnt 1 PIN PIN_A5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A5; Fanout = 8; PIN Node = 'ld/cnt'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld/cnt } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1136 1152 1144 "ld/cnt" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.320 ns) + CELL(0.513 ns) 7.706 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[0\]~23 2 COMB LCCOMB_X15_Y20_N6 6 " "Info: 2: + IC(6.320 ns) + CELL(0.513 ns) = 7.706 ns; Loc. = LCCOMB_X15_Y20_N6; Fanout = 6; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[0\]~23'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.833 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.517 ns) 8.559 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~9 3 COMB LCCOMB_X15_Y20_N16 2 " "Info: 3: + IC(0.336 ns) + CELL(0.517 ns) = 8.559 ns; Loc. = LCCOMB_X15_Y20_N16; Fanout = 2; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~9'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.639 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~11 4 COMB LCCOMB_X15_Y20_N18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.639 ns; Loc. = LCCOMB_X15_Y20_N18; Fanout = 2; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[2\]~11'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.719 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~13 5 COMB LCCOMB_X15_Y20_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.719 ns; Loc. = LCCOMB_X15_Y20_N20; Fanout = 2; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[3\]~13'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.799 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~15 6 COMB LCCOMB_X15_Y20_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.799 ns; Loc. = LCCOMB_X15_Y20_N22; Fanout = 2; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]~15'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.879 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~17 7 COMB LCCOMB_X15_Y20_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.879 ns; Loc. = LCCOMB_X15_Y20_N24; Fanout = 2; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[5\]~17'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.959 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~19 8 COMB LCCOMB_X15_Y20_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.959 ns; Loc. = LCCOMB_X15_Y20_N26; Fanout = 1; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[6\]~19'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 9.417 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~20 9 COMB LCCOMB_X15_Y20_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 9.417 ns; Loc. = LCCOMB_X15_Y20_N28; Fanout = 1; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]~20'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.513 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 10 REG LCFF_X15_Y20_N29 1 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 9.513 ns; Loc. = LCFF_X15_Y20_N29; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 30.03 % ) " "Info: Total cell delay = 2.857 ns ( 30.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.656 ns ( 69.97 % ) " "Info: Total interconnect delay = 6.656 ns ( 69.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.513 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.513 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 6.320ns 0.336ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.873ns 0.513ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.828 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 133 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 133; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.602 ns) 2.828 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\] 3 REG LCFF_X15_Y20_N29 1 " "Info: 3: + IC(0.962 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X15_Y20_N29; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.57 % ) " "Info: Total cell delay = 1.628 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.238ns 0.962ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "9.513 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "9.513 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[0]~23 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~9 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[2]~11 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[3]~13 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[4]~15 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[5]~17 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[6]~19 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7]~20 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 6.320ns 0.336ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.873ns 0.513ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 0.238ns 0.962ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Flags\[1\] ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\] 14.922 ns register " "Info: tco from clock \"clk\" to destination pin \"Flags\[1\]\" through register \"ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 14.922 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.836 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 133 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 133; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X22_Y20_N29 9 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X22_Y20_N29; Fanout = 9; REG Node = 'ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.809 ns + Longest register pin " "Info: + Longest register to pin delay is 11.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X22_Y20_N29 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y20_N29; Fanout = 9; REG Node = 'ALU:inst\|lpm_ff11:inst30\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.319 ns) 1.502 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|_~357 2 COMB LCCOMB_X18_Y20_N24 1 " "Info: 2: + IC(1.183 ns) + CELL(0.319 ns) = 1.502 ns; Loc. = LCCOMB_X18_Y20_N24; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|_~357'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 } "NODE_NAME" } } { "LPM_MUX.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.319 ns) 2.115 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|_~358 3 COMB LCCOMB_X18_Y20_N10 1 " "Info: 3: + IC(0.294 ns) + CELL(0.319 ns) = 2.115 ns; Loc. = LCCOMB_X18_Y20_N10; Fanout = 1; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|_~358'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 } "NODE_NAME" } } { "LPM_MUX.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/LPM_MUX.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.319 ns) 3.222 ns ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[2\]~43 4 COMB LCCOMB_X22_Y20_N4 3 " "Info: 4: + IC(0.788 ns) + CELL(0.319 ns) = 3.222 ns; Loc. = LCCOMB_X22_Y20_N4; Fanout = 3; COMB Node = 'ALU:inst\|lpm_mux2:inst9\|lpm_mux:lpm_mux_component\|mux_f3e:auto_generated\|result_node\[2\]~43'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 } "NODE_NAME" } } { "db/mux_f3e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_f3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.775 ns) + CELL(0.521 ns) 5.518 ns ALU:inst\|inst27~1 5 COMB LCCOMB_X19_Y19_N6 1 " "Info: 5: + IC(1.775 ns) + CELL(0.521 ns) = 5.518 ns; Loc. = LCCOMB_X19_Y19_N6; Fanout = 1; COMB Node = 'ALU:inst\|inst27~1'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.296 ns" { ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 ALU:inst|inst27~1 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1856 2112 2176 2000 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.521 ns) 6.920 ns ALU:inst\|inst27~2 6 COMB LCCOMB_X19_Y23_N10 1 " "Info: 6: + IC(0.881 ns) + CELL(0.521 ns) = 6.920 ns; Loc. = LCCOMB_X19_Y23_N10; Fanout = 1; COMB Node = 'ALU:inst\|inst27~2'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.402 ns" { ALU:inst|inst27~1 ALU:inst|inst27~2 } "NODE_NAME" } } { "ALU.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/ALU.bdf" { { 1856 2112 2176 2000 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(3.016 ns) 11.809 ns Flags\[1\] 7 PIN PIN_A16 0 " "Info: 7: + IC(1.873 ns) + CELL(3.016 ns) = 11.809 ns; Loc. = PIN_A16; Fanout = 0; PIN Node = 'Flags\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "4.889 ns" { ALU:inst|inst27~2 Flags[1] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 896 2528 2704 912 "Flags\[2..0\]" "" } { 864 2216 2424 880 "Flags\[0\]" "" } { 888 2424 2528 904 "Flags\[2..0\]" "" } { 880 2216 2424 896 "Flags\[1\]" "" } { 896 2216 2424 912 "Flags\[2\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.015 ns ( 42.47 % ) " "Info: Total cell delay = 5.015 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.794 ns ( 57.53 % ) " "Info: Total interconnect delay = 6.794 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "11.809 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 ALU:inst|inst27~1 ALU:inst|inst27~2 Flags[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "11.809 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 {} ALU:inst|inst27~1 {} ALU:inst|inst27~2 {} Flags[1] {} } { 0.000ns 1.183ns 0.294ns 0.788ns 1.775ns 0.881ns 1.873ns } { 0.000ns 0.319ns 0.319ns 0.319ns 0.521ns 0.521ns 3.016ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "11.809 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 ALU:inst|inst27~1 ALU:inst|inst27~2 Flags[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "11.809 ns" { ALU:inst|lpm_ff11:inst30|lpm_ff:lpm_ff_component|dffs[1] {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~357 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|_~358 {} ALU:inst|lpm_mux2:inst9|lpm_mux:lpm_mux_component|mux_f3e:auto_generated|result_node[2]~43 {} ALU:inst|inst27~1 {} ALU:inst|inst27~2 {} Flags[1] {} } { 0.000ns 1.183ns 0.294ns 0.788ns 1.775ns 0.881ns 1.873ns } { 0.000ns 0.319ns 0.319ns 0.319ns 0.521ns 0.521ns 3.016ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ld/cnt pcout\[4\] 12.740 ns Longest " "Info: Longest tpd from source pin \"ld/cnt\" to destination pin \"pcout\[4\]\" is 12.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns ld/cnt 1 PIN PIN_A5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A5; Fanout = 8; PIN Node = 'ld/cnt'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld/cnt } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1136 1152 1144 "ld/cnt" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.317 ns) + CELL(0.513 ns) 7.703 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[4\]~19 2 COMB LCCOMB_X15_Y20_N30 5 " "Info: 2: + IC(6.317 ns) + CELL(0.513 ns) = 7.703 ns; Loc. = LCCOMB_X15_Y20_N30; Fanout = 5; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[4\]~19'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~19 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.051 ns) + CELL(2.986 ns) 12.740 ns pcout\[4\] 3 PIN PIN_D8 0 " "Info: 3: + IC(2.051 ns) + CELL(2.986 ns) = 12.740 ns; Loc. = PIN_D8; Fanout = 0; PIN Node = 'pcout\[4\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "5.037 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~19 pcout[4] } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 792 1448 1624 808 "pcout\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.372 ns ( 34.32 % ) " "Info: Total cell delay = 4.372 ns ( 34.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.368 ns ( 65.68 % ) " "Info: Total interconnect delay = 8.368 ns ( 65.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "12.740 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~19 pcout[4] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "12.740 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[4]~19 {} pcout[4] {} } { 0.000ns 0.000ns 6.317ns 2.051ns } { 0.000ns 0.873ns 0.513ns 2.986ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] ld/cnt clk -5.161 ns register " "Info: th for register \"PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]\" (data pin = \"ld/cnt\", clock pin = \"clk\") is -5.161 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.828 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 133 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 133; COMB Node = 'clk~clkctrl'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1152 1168 1144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.602 ns) 2.828 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X15_Y20_N17 1 " "Info: 3: + IC(0.962 ns) + CELL(0.602 ns) = 2.828 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.57 % ) " "Info: Total cell delay = 1.628 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.200 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.962ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.275 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns ld/cnt 1 PIN PIN_A5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A5; Fanout = 8; PIN Node = 'ld/cnt'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "" { ld/cnt } "NODE_NAME" } } { "HC11_moc.bdf" "" { Schematic "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/HC11_moc.bdf" { { 976 1136 1152 1144 "ld/cnt" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.297 ns) + CELL(0.178 ns) 7.348 ns PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22 2 COMB LCCOMB_X15_Y20_N4 5 " "Info: 2: + IC(6.297 ns) + CELL(0.178 ns) = 7.348 ns; Loc. = LCCOMB_X15_Y20_N4; Fanout = 5; COMB Node = 'PC:inst6\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_73e:auto_generated\|result_node\[1\]~22'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "6.475 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 } "NODE_NAME" } } { "db/mux_73e.tdf" "" { Text "C:/Users/Cimos/Desktop/Project/computer-archtecture/CPU/db/mux_73e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.521 ns) 8.179 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~8 3 COMB LCCOMB_X15_Y20_N16 1 " "Info: 3: + IC(0.310 ns) + CELL(0.521 ns) = 8.179 ns; Loc. = LCCOMB_X15_Y20_N16; Fanout = 1; COMB Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]~8'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.275 ns PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\] 4 REG LCFF_X15_Y20_N17 1 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.275 ns; Loc. = LCFF_X15_Y20_N17; Fanout = 1; REG Node = 'PC:inst6\|lpm_ff6:inst2\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/quartus iii/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 20.16 % ) " "Info: Total cell delay = 1.668 ns ( 20.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.607 ns ( 79.84 % ) " "Info: Total interconnect delay = 6.607 ns ( 79.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 6.297ns 0.310ns 0.000ns } { 0.000ns 0.873ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "2.828 ns" { clk clk~clkctrl PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "2.828 ns" { clk {} clk~combout {} clk~clkctrl {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.238ns 0.962ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus iii/quartus/bin/TimingClosureFloorplan.fld" "" "8.275 ns" { ld/cnt PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus iii/quartus/bin/Technology_Viewer.qrui" "8.275 ns" { ld/cnt {} ld/cnt~combout {} PC:inst6|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_73e:auto_generated|result_node[1]~22 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1]~8 {} PC:inst6|lpm_ff6:inst2|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 6.297ns 0.310ns 0.000ns } { 0.000ns 0.873ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 12 09:45:53 2017 " "Info: Processing ended: Thu Oct 12 09:45:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Info: Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
