\hypertarget{struct_s_cn_s_c_b___type}{}\section{S\+Cn\+S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_cn_s_c_b___type}\index{SCnSCB\_Type@{SCnSCB\_Type}}


Structure type to access the System Control and ID Register not in the S\+CB.  




{\ttfamily \#include $<$core\+\_\+cm3.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_cn_s_c_b___type_a3bc109a372d05329e22cb7e3bf2b84ba}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_cn_s_c_b___type_a5bb2c6795b90f12077534825cc844b56}{I\+C\+TR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_cn_s_c_b___type_a9b85a62ba1c4cf0e4ca2b1ff8e5bc85c}{R\+E\+S\+E\+R\+V\+E\+D1}} \mbox{[}1\mbox{]}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_cn_s_c_b___type_a9a73f00a0223775caeb09c5c6abb3087}{A\+C\+T\+LR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control and ID Register not in the S\+CB. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_cn_s_c_b___type_a9a73f00a0223775caeb09c5c6abb3087}\label{struct_s_cn_s_c_b___type_a9a73f00a0223775caeb09c5c6abb3087}} 
\index{SCnSCB\_Type@{SCnSCB\_Type}!ACTLR@{ACTLR}}
\index{ACTLR@{ACTLR}!SCnSCB\_Type@{SCnSCB\_Type}}
\subsubsection{\texorpdfstring{ACTLR}{ACTLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t A\+C\+T\+LR}

Offset\+: 0x008 (R/W) Auxiliary Control Register \mbox{\Hypertarget{struct_s_cn_s_c_b___type_a5bb2c6795b90f12077534825cc844b56}\label{struct_s_cn_s_c_b___type_a5bb2c6795b90f12077534825cc844b56}} 
\index{SCnSCB\_Type@{SCnSCB\_Type}!ICTR@{ICTR}}
\index{ICTR@{ICTR}!SCnSCB\_Type@{SCnSCB\_Type}}
\subsubsection{\texorpdfstring{ICTR}{ICTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t I\+C\+TR}

Offset\+: 0x004 (R/ ) Interrupt Controller Type Register \mbox{\Hypertarget{struct_s_cn_s_c_b___type_a3bc109a372d05329e22cb7e3bf2b84ba}\label{struct_s_cn_s_c_b___type_a3bc109a372d05329e22cb7e3bf2b84ba}} 
\index{SCnSCB\_Type@{SCnSCB\_Type}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!SCnSCB\_Type@{SCnSCB\_Type}}
\subsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

\mbox{\Hypertarget{struct_s_cn_s_c_b___type_a9b85a62ba1c4cf0e4ca2b1ff8e5bc85c}\label{struct_s_cn_s_c_b___type_a9b85a62ba1c4cf0e4ca2b1ff8e5bc85c}} 
\index{SCnSCB\_Type@{SCnSCB\_Type}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!SCnSCB\_Type@{SCnSCB\_Type}}
\subsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}}\item 
C\+M\+S\+I\+S/core/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
