// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition"

// DATE "02/23/2016 13:19:30"

// 
// Device: Altera EP4CE22E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module u16_rk86 (
	\HDMI_D0(n) ,
	\HDMI_D2(n) ,
	\HDMI_CLK(n) ,
	CLK_50MHZ,
	SDRAM_DQ,
	SDRAM_A,
	SDRAM_DQML,
	SDRAM_DQMH,
	SDRAM_NWE,
	SDRAM_NCAS,
	SDRAM_NRAS,
	SDRAM_BA,
	SDRAM_CLK,
	PS2_KBD_CLK,
	PS2_KBD_DAT,
	SD_SO,
	SD_NCS,
	SD_SI,
	SD_CLK,
	DN,
	DP,
	HDMI_D0,
	HDMI_D1,
	HDMI_D1N,
	HDMI_D2,
	HDMI_CLK);
output 	\HDMI_D0(n) ;
output 	\HDMI_D2(n) ;
output 	\HDMI_CLK(n) ;
input 	CLK_50MHZ;
output 	[15:0] SDRAM_DQ;
output 	[11:0] SDRAM_A;
output 	SDRAM_DQML;
output 	SDRAM_DQMH;
output 	SDRAM_NWE;
output 	SDRAM_NCAS;
output 	SDRAM_NRAS;
output 	[1:0] SDRAM_BA;
output 	SDRAM_CLK;
output 	PS2_KBD_CLK;
output 	PS2_KBD_DAT;
input 	SD_SO;
output 	SD_NCS;
output 	SD_SI;
output 	SD_CLK;
output 	DN;
output 	DP;
output 	HDMI_D0;
output 	HDMI_D1;
output 	HDMI_D1N;
output 	HDMI_D2;
output 	HDMI_CLK;

// Design Ports Information
// SDRAM_A[0]	=>  Location: PIN_98,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[1]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[2]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[3]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[4]	=>  Location: PIN_76,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[5]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[6]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[7]	=>  Location: PIN_83,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[8]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[9]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[10]	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_A[11]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQML	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQMH	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_NWE	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_NCAS	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_NRAS	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_BA[0]	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_BA[1]	=>  Location: PIN_100,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_CLK	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_NCS	=>  Location: PIN_114,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_SI	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_CLK	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DN	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DP	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_D0	=>  Location: PIN_133,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// HDMI_D1	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_D1N	=>  Location: PIN_143,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_D2	=>  Location: PIN_10,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// HDMI_CLK	=>  Location: PIN_113,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// SDRAM_DQ[0]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[1]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[2]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[3]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[4]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[5]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[6]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[7]	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[8]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[9]	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[10]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[11]	=>  Location: PIN_46,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[12]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[13]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[14]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SDRAM_DQ[15]	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_KBD_CLK	=>  Location: PIN_50,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_KBD_DAT	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_50MHZ	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SD_SO	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HDMI_D0(n)	=>  Location: PIN_132,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// HDMI_D2(n)	=>  Location: PIN_11,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// HDMI_CLK(n)	=>  Location: PIN_112,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("u16_rk86_8_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \SDRAM_DQ[8]~input_o ;
wire \SDRAM_DQ[9]~input_o ;
wire \SDRAM_DQ[10]~input_o ;
wire \SDRAM_DQ[11]~input_o ;
wire \SDRAM_DQ[12]~input_o ;
wire \SDRAM_DQ[13]~input_o ;
wire \SDRAM_DQ[14]~input_o ;
wire \SDRAM_DQ[15]~input_o ;
wire \PS2_MSE_CLK~ibuf_o ;
wire \PS2_MSE_DAT~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \CLK_50MHZ~input_o ;
wire \CLK_50MHZ~inputclkctrl_outclk ;
wire \clock|altpll_component|auto_generated|wire_pll1_fbout ;
wire \clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \CPU|always3~4_combout ;
wire \CPU|M4~0_combout ;
wire \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~5_combout ;
wire \reset_n~clkctrl_outclk ;
wire \PS2_KBD_DAT~input_o ;
wire \kbd|kbd|PS2_Controller|DebounceData|Internal~feeder_combout ;
wire \kbd|kbd|PS2_Controller|DebounceData|Internal~q ;
wire \kbd|kbd|PS2_Controller|DebounceData|process_0~0_combout ;
wire \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~6 ;
wire \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~7_combout ;
wire \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~8 ;
wire \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~9_combout ;
wire \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~10 ;
wire \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~11_combout ;
wire \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~12 ;
wire \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[4]~13_combout ;
wire \kbd|kbd|PS2_Controller|DebounceData|Output~0_combout ;
wire \kbd|kbd|PS2_Controller|DebounceData|Output~1_combout ;
wire \kbd|kbd|PS2_Controller|DebounceData|Output~2_combout ;
wire \kbd|kbd|PS2_Controller|DebounceData|Output~q ;
wire \PS2_KBD_CLK~input_o ;
wire \kbd|kbd|PS2_Controller|DebounceClock|Internal~feeder_combout ;
wire \kbd|kbd|PS2_Controller|DebounceClock|Internal~q ;
wire \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~5_combout ;
wire \kbd|kbd|PS2_Controller|DebounceClock|process_0~0_combout ;
wire \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~6 ;
wire \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~7_combout ;
wire \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~8 ;
wire \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~9_combout ;
wire \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~10 ;
wire \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~11_combout ;
wire \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~12 ;
wire \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[4]~13_combout ;
wire \kbd|kbd|PS2_Controller|DebounceClock|Output~0_combout ;
wire \kbd|kbd|PS2_Controller|DebounceClock|Output~1_combout ;
wire \kbd|kbd|PS2_Controller|DebounceClock|Output~2_combout ;
wire \kbd|kbd|PS2_Controller|DebounceClock|Output~q ;
wire \kbd|kbd|PS2_Controller|PS2ClockPrevious~0_combout ;
wire \kbd|kbd|PS2_Controller|PS2ClockPrevious~q ;
wire \kbd|kbd|PS2_Controller|process_0~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector6~0_combout ;
wire \kbd|kbd|PS2_Controller|Add1~0_combout ;
wire \kbd|kbd|PS2_Controller|BitsRead[1]~2_combout ;
wire \kbd|kbd|PS2_Controller|Selector5~0_combout ;
wire \kbd|kbd|PS2_Controller|Add1~1_combout ;
wire \kbd|kbd|PS2_Controller|BitsRead[2]~1_combout ;
wire \kbd|kbd|PS2_Controller|Selector4~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector23~2_combout ;
wire \kbd|kbd|PS2_Controller|Add1~2_combout ;
wire \kbd|kbd|PS2_Controller|BitsRead[3]~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector3~0_combout ;
wire \kbd|kbd|PS2_Controller|DReady~1_combout ;
wire \kbd|kbd|PS2_Controller|Selector11~0_combout ;
wire \kbd|kbd|PS2_Controller|State.ReceiveData~q ;
wire \kbd|kbd|PS2_Controller|Selector15~0_combout ;
wire \kbd|kbd|PS2_Controller|State.CheckAck~q ;
wire \kbd|kbd|PS2_Controller|Selector16~6_combout ;
wire \kbd|kbd|PS2_Controller|Selector16~8_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[0]~13_combout ;
wire \kbd|kbd|PS2_Controller|Selector12~1_combout ;
wire \kbd|kbd|PS2_Controller|Selector12~2_combout ;
wire \kbd|kbd|PS2_Controller|State.InhibitComunication~q ;
wire \kbd|kbd|PS2_Controller|TimeCounter[6]~29 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[7]~30_combout ;
wire \kbd|kbd|PS2_Controller|Selector20~2_combout ;
wire \kbd|kbd|PS2_Controller|Selector18~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector21~0_combout ;
wire \kbd|kbd|PS2_Controller|Byte[3]~10_combout ;
wire \kbd|kbd|PS2_Controller|DataByte[3]~7_combout ;
wire \kbd|kbd|PS2_Controller|Selector7~0_combout ;
wire \kbd|kbd|PS2_Controller|PS2Error~0_combout ;
wire \kbd|kbd|PS2_Controller|PS2Error~1_combout ;
wire \kbd|kbd|PS2_Controller|Selector7~2_combout ;
wire \kbd|kbd|PS2_Controller|Selector19~1_combout ;
wire \kbd|kbd|PS2_Controller|Byte[5]~2_combout ;
wire \kbd|kbd|PS2_Controller|Selector45~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector16~4_combout ;
wire \kbd|kbd|PS2_Controller|BitsSent[1]~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector44~0_combout ;
wire \kbd|kbd|PS2_Controller|DataByte[5]~4_combout ;
wire \kbd|kbd|PS2_Controller|DReady~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector2~0_combout ;
wire \kbd|kbd|PS2_Controller|DReady~q ;
wire \kbd|kbd|PS2_Controller|Selector1~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector1~1_combout ;
wire \kbd|kbd|PS2_Controller|DataReady~q ;
wire \kbd|kbd|PS2_Controller|DataByte[4]~3_combout ;
wire \kbd|kbd|PS2_Controller|Selector23~3_combout ;
wire \kbd|kbd|PS2_Controller|Selector22~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|CapsLock~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|CapsLock~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|CapsLock~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|process_0~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|CapsLock~q ;
wire \kbd|kbd|Keyboard_Mapper|Selector6~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|ScanCode[4]~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector13~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector11~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector16~3_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector16~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|Command[4]~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector10~2_combout ;
wire \kbd|kbd|PS2_Controller|PS2Busy~0_combout ;
wire \kbd|kbd|PS2_Controller|PS2Busy~q ;
wire \kbd|kbd|Keyboard_Mapper|Selector10~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|State.ResetAck~q ;
wire \kbd|kbd|Keyboard_Mapper|Selector20~4_combout ;
wire \kbd|kbd|Keyboard_Mapper|Mux20~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector13~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector9~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|Equal0~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector11~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q ;
wire \kbd|kbd|Keyboard_Mapper|Selector9~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector9~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|State.ResetKbd~q ;
wire \kbd|kbd|Keyboard_Mapper|Selector0~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|Command[4]~1_combout ;
wire \kbd|kbd|PS2_Controller|Byte[2]~6_combout ;
wire \kbd|kbd|PS2_Controller|Byte[2]~7_combout ;
wire \kbd|kbd|PS2_Controller|DataByte[2]~5_combout ;
wire \kbd|kbd|Keyboard_Mapper|ScrollLock~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|ScrollLock~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|ScrollLock~q ;
wire \kbd|kbd|Keyboard_Mapper|Selector8~0_combout ;
wire \kbd|kbd|PS2_Controller|Byte[0]~11_combout ;
wire \kbd|kbd|PS2_Controller|Selector24~0_combout ;
wire \kbd|kbd|PS2_Controller|Byte[0]~12_combout ;
wire \kbd|kbd|PS2_Controller|DataByte[0]~6_combout ;
wire \kbd|kbd|Keyboard_Mapper|NumLock~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|NumLock~q ;
wire \kbd|kbd|Keyboard_Mapper|Selector7~0_combout ;
wire \kbd|kbd|PS2_Controller|Byte[1]~8_combout ;
wire \kbd|kbd|PS2_Controller|Byte[1]~9_combout ;
wire \kbd|kbd|PS2_Controller|DataByte[1]~8_combout ;
wire \kbd|kbd|Keyboard_Mapper|Mux3~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|Mux3~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector12~6_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector12~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector12~3_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector12~4_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector12~5_combout ;
wire \kbd|kbd|Keyboard_Mapper|Equal1~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector15~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector13~6_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector13~7_combout ;
wire \kbd|kbd|Keyboard_Mapper|State.Extended~q ;
wire \kbd|kbd|Keyboard_Mapper|Selector14~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q ;
wire \kbd|kbd|Keyboard_Mapper|ScanCode[4]~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|State.CheckAck~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|State.CheckAck~q ;
wire \kbd|kbd|Keyboard_Mapper|Selector13~3_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector13~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector13~4_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector13~5_combout ;
wire \kbd|kbd|Keyboard_Mapper|State.Break~q ;
wire \kbd|kbd|Keyboard_Mapper|Selector20~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector12~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|ScanCode[4]~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector12~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector12~7_combout ;
wire \kbd|kbd|Keyboard_Mapper|State.Start~q ;
wire \kbd|kbd|Keyboard_Mapper|Selector4~0_combout ;
wire \kbd|kbd|PS2_Controller|Byte[4]~4_combout ;
wire \kbd|kbd|PS2_Controller|Selector20~3_combout ;
wire \kbd|kbd|PS2_Controller|Byte[4]~5_combout ;
wire \kbd|kbd|PS2_Controller|Mux0~0_combout ;
wire \kbd|kbd|PS2_Controller|Mux0~1_combout ;
wire \kbd|kbd|PS2_Controller|Selector43~0_combout ;
wire \kbd|kbd|PS2_Controller|Add3~0_combout ;
wire \kbd|kbd|PS2_Controller|Mux0~2_combout ;
wire \kbd|kbd|PS2_Controller|Mux0~3_combout ;
wire \kbd|kbd|PS2_Controller|Selector0~1_combout ;
wire \kbd|kbd|PS2_Controller|Add4~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector42~0_combout ;
wire \kbd|kbd|PS2_Controller|process_0~1_combout ;
wire \kbd|kbd|PS2_Controller|CountOnes~1_combout ;
wire \kbd|kbd|PS2_Controller|process_0~2_combout ;
wire \kbd|kbd|PS2_Controller|CountOnes~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector8~1_combout ;
wire \kbd|kbd|PS2_Controller|Selector8~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector8~2_combout ;
wire \kbd|kbd|PS2_Controller|CountOnes~q ;
wire \kbd|kbd|PS2_Controller|Selector7~1_combout ;
wire \kbd|kbd|PS2_Controller|Selector7~3_combout ;
wire \kbd|kbd|PS2_Controller|PS2Error~q ;
wire \kbd|kbd|PS2_Controller|DataByte[7]~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector16~4_combout ;
wire \kbd|kbd|Keyboard_Mapper|State.LEDs~q ;
wire \kbd|kbd|Keyboard_Mapper|Command[3]~2_combout ;
wire \kbd|kbd|PS2_Controller|Byte~0_combout ;
wire \kbd|kbd|PS2_Controller|Byte[6]~1_combout ;
wire \kbd|kbd|PS2_Controller|DataByte[6]~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|Equal1~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector0~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector0~3_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector0~4_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector0~5_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector0~6_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector18~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector0~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector0~7_combout ;
wire \kbd|kbd|Keyboard_Mapper|Send~q ;
wire \kbd|kbd|PS2_Controller|TimeCounter[5]~22_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[7]~31 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[8]~32_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[8]~33 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[9]~34_combout ;
wire \kbd|kbd|PS2_Controller|Equal2~1_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[9]~35 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[10]~36_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[10]~37 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[11]~38_combout ;
wire \kbd|kbd|PS2_Controller|Equal2~0_combout ;
wire \kbd|kbd|PS2_Controller|Equal2~2_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[11]~39 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[12]~40_combout ;
wire \kbd|kbd|PS2_Controller|Equal2~3_combout ;
wire \kbd|kbd|PS2_Controller|Selector16~5_combout ;
wire \kbd|kbd|PS2_Controller|Selector13~0_combout ;
wire \kbd|kbd|PS2_Controller|State.RequestToSend~q ;
wire \kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[0]~14 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[1]~15_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[1]~16 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[2]~17_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[2]~18 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[3]~19_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[3]~20 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[4]~24_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[4]~25 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[5]~26_combout ;
wire \kbd|kbd|PS2_Controller|TimeCounter[5]~27 ;
wire \kbd|kbd|PS2_Controller|TimeCounter[6]~28_combout ;
wire \kbd|kbd|PS2_Controller|Selector16~2_combout ;
wire \kbd|kbd|PS2_Controller|Selector16~3_combout ;
wire \kbd|kbd|PS2_Controller|Selector14~0_combout ;
wire \kbd|kbd|PS2_Controller|State.SendData~q ;
wire \kbd|kbd|PS2_Controller|Equal5~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector16~10_combout ;
wire \kbd|kbd|PS2_Controller|Selector16~7_combout ;
wire \kbd|kbd|PS2_Controller|Selector16~9_combout ;
wire \kbd|kbd|PS2_Controller|State.WaitRiseClock~q ;
wire \kbd|kbd|PS2_Controller|Selector12~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector10~3_combout ;
wire \kbd|kbd|PS2_Controller|State.Idle~q ;
wire \kbd|kbd|PS2_Controller|Selector19~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector17~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector17~1_combout ;
wire \kbd|kbd|PS2_Controller|Byte[7]~3_combout ;
wire \kbd|kbd|PS2_Controller|DataByte[7]~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector15~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|ScanCode[4]~3_combout ;
wire \kbd|kbd|Keyboard_Mapper|Equal1~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|ScanCode[4]~4_combout ;
wire \kbd|kbd|Keyboard_Mapper|ScanCode[4]~5_combout ;
wire \kbd|kbd|Keyboard_Mapper|ScanCode[4]~6_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector27~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector27~1_combout ;
wire \kbd|WideOr7~0_combout ;
wire \kbd|WideOr15~0_combout ;
wire \kbd|WideOr15~1_combout ;
wire \kbd|WideOr15~2_combout ;
wire \kbd|WideOr15~3_combout ;
wire \kbd|WideOr15~8_combout ;
wire \kbd|WideOr15~4_combout ;
wire \kbd|WideOr15~5_combout ;
wire \kbd|WideOr15~6_combout ;
wire \kbd|WideOr15~7_combout ;
wire \kbd|WideOr15~9_combout ;
wire \kbd|WideOr15~10_combout ;
wire \kbd|Decoder2~0_combout ;
wire \kbd|Decoder2~1_combout ;
wire \kbd|kres~combout ;
wire \reset_cnt[0]~3_combout ;
wire \reset_cnt[1]~0_combout ;
wire \reset_cnt[2]~1_combout ;
wire \reset_cnt[3]~2_combout ;
wire \always0~0_combout ;
wire \always0~1_combout ;
wire \reset_n~q ;
wire \startup~0_combout ;
wire \startup~q ;
wire \Mux3~4_combout ;
wire \CPU|Add8~1 ;
wire \CPU|Add8~2_combout ;
wire \CPU|PC[0]~0_combout ;
wire \Mux5~2_combout ;
wire \CPU|odata~53_combout ;
wire \CPU|jmp~0_combout ;
wire \CPU|always3~5_combout ;
wire \CPU|addr[13]~10_combout ;
wire \CPU|M1n~0_combout ;
wire \CPU|M10~0_combout ;
wire \CPU|M10~1_combout ;
wire \CPU|Selector89~0_combout ;
wire \CPU|Equal5~0_combout ;
wire \CPU|Decoder2~7_combout ;
wire \CPU|Decoder2~9_combout ;
wire \CPU|Decoder2~11_combout ;
wire \CPU|WideOr13~0_combout ;
wire \CPU|save_alu~q ;
wire \CPU|WideOr28~1_combout ;
wire \CPU|WideOr28~0_combout ;
wire \CPU|WideOr28~2_combout ;
wire \CPU|save_a~q ;
wire \CPU|A[2]~16_combout ;
wire \CPU|A[2]~15_combout ;
wire \CPU|A~17_combout ;
wire \CPU|IR[3]~feeder_combout ;
wire \CPU|T5~0_combout ;
wire \CPU|IR~0_combout ;
wire \CPU|Mux2~0_combout ;
wire \CPU|Decoder1~0_combout ;
wire \CPU|IR[0]~feeder_combout ;
wire \CPU|always3~9_combout ;
wire \CPU|state.011~q ;
wire \CPU|WideOr16~5_combout ;
wire \CPU|WideOr16~0_combout ;
wire \CPU|Selector4~2_combout ;
wire \CPU|WideOr16~2_combout ;
wire \CPU|Selector13~0_combout ;
wire \CPU|WideOr16~1_combout ;
wire \CPU|WideOr16~3_combout ;
wire \CPU|WideOr16~4_combout ;
wire \CPU|WideOr16~6_combout ;
wire \CPU|read_rp~q ;
wire \CPU|Z[7]~8_combout ;
wire \CPU|always3~8_combout ;
wire \CPU|always3~7_combout ;
wire \CPU|Z[7]~9_combout ;
wire \CPU|Z[7]~10_combout ;
wire \CPU|Z[5]~39_combout ;
wire \CPU|Z[0]~feeder_combout ;
wire \CPU|Add3~0_combout ;
wire \CPU|Add4~0_combout ;
wire \CPU|L~10_combout ;
wire \CPU|L[0]~0_combout ;
wire \CPU|WideOr17~4_combout ;
wire \CPU|WideOr17~3_combout ;
wire \CPU|WideOr17~5_combout ;
wire \CPU|WideOr17~7_combout ;
wire \CPU|WideOr17~2_combout ;
wire \CPU|WideOr17~6_combout ;
wire \CPU|save_rp~q ;
wire \CPU|Z[7]~85_combout ;
wire \CPU|B[7]~8_combout ;
wire \CPU|B[0]~9_combout ;
wire \CPU|C[0]~2_combout ;
wire \CPU|L[0]~feeder_combout ;
wire \CPU|Add9~0_combout ;
wire \CPU|M16~3_combout ;
wire \CPU|M16~4_combout ;
wire \CPU|M17~3_combout ;
wire \CPU|M17~4_combout ;
wire \CPU|M17~q ;
wire \CPU|M16~2_combout ;
wire \CPU|M12~4_combout ;
wire \CPU|M12~2_combout ;
wire \CPU|M12~3_combout ;
wire \CPU|M12~q ;
wire \CPU|M13~0_combout ;
wire \CPU|M13~1_combout ;
wire \CPU|M13~q ;
wire \CPU|always3~0_combout ;
wire \CPU|M16~5_combout ;
wire \CPU|M16~6_combout ;
wire \CPU|M16~7_combout ;
wire \CPU|M16~q ;
wire \CPU|FC~3_combout ;
wire \CPU|FC~4_combout ;
wire \CPU|FC~5_combout ;
wire \CPU|H[7]~19_combout ;
wire \CPU|L[0]~19_combout ;
wire \CPU|W[7]~0_combout ;
wire \CPU|L[0]~11_combout ;
wire \CPU|Selector47~0_combout ;
wire \CPU|E~0_combout ;
wire \CPU|E[0]~2_combout ;
wire \CPU|W[6]~43_combout ;
wire \CPU|E[0]~3_combout ;
wire \CPU|Decoder2~5_combout ;
wire \CPU|Decoder2~14_combout ;
wire \CPU|xchg~q ;
wire \CPU|E[0]~1_combout ;
wire \CPU|E[0]~4_combout ;
wire \CPU|Z[7]~12_combout ;
wire \CPU|Z[7]~13_combout ;
wire \CPU|Z[7]~14_combout ;
wire \CPU|Selector31~5_combout ;
wire \CPU|Selector84~2_combout ;
wire \CPU|Decoder2~6_combout ;
wire \CPU|Decoder2~12_combout ;
wire \CPU|Decoder2~13_combout ;
wire \CPU|sphl~q ;
wire \CPU|Z[7]~17_combout ;
wire \CPU|A~4_combout ;
wire \CPU|WZ1[0]~1_combout ;
wire \CPU|Selector31~3_combout ;
wire \CPU|daa~feeder_combout ;
wire \CPU|daa~q ;
wire \CPU|Z[7]~feeder_combout ;
wire \CPU|Z[7]~15_combout ;
wire \CPU|M8~7_combout ;
wire \CPU|Selector13~5_combout ;
wire \CPU|Selector13~7_combout ;
wire \CPU|M8~8_combout ;
wire \CPU|M9~0_combout ;
wire \CPU|M8~10_combout ;
wire \CPU|Selector13~6_combout ;
wire \CPU|M8~4_combout ;
wire \CPU|M8~11_combout ;
wire \CPU|M8~5_combout ;
wire \CPU|M9~1_combout ;
wire \CPU|M9~q ;
wire \CPU|Add6~2_combout ;
wire \CPU|SP[0]~16_combout ;
wire \CPU|Selector1~2_combout ;
wire \CPU|Selector1~5_combout ;
wire \CPU|Selector1~7_combout ;
wire \CPU|Selector1~6_combout ;
wire \CPU|Selector1~8_combout ;
wire \CPU|Selector1~9_combout ;
wire \CPU|Selector1~4_combout ;
wire \CPU|Selector1~10_combout ;
wire \CPU|T5~q ;
wire \CPU|Selector29~0_combout ;
wire \CPU|state.100~q ;
wire \CPU|SP[8]~48_combout ;
wire \CPU|Decoder2~10_combout ;
wire \CPU|xthl~q ;
wire \CPU|SP[0]~49_combout ;
wire \CPU|SP[0]~50_combout ;
wire \CPU|SP[8]~52_combout ;
wire \CPU|SP[8]~51_combout ;
wire \CPU|SP[8]~53_combout ;
wire \CPU|SP[0]~54_combout ;
wire \CPU|SP[0]~17 ;
wire \CPU|SP[1]~18_combout ;
wire \CPU|Add4~1 ;
wire \CPU|Add4~2_combout ;
wire \CPU|WZ1[1]~3_combout ;
wire \CPU|SP[1]~19 ;
wire \CPU|SP[2]~20_combout ;
wire \CPU|Add4~4_combout ;
wire \CPU|WZ1[2]~5_combout ;
wire \CPU|SP[2]~21 ;
wire \CPU|SP[3]~22_combout ;
wire \CPU|WZ1[3]~7_combout ;
wire \CPU|SP[3]~23 ;
wire \CPU|SP[4]~24_combout ;
wire \CPU|Add4~8_combout ;
wire \CPU|WZ1[4]~9_combout ;
wire \CPU|SP[4]~25 ;
wire \CPU|SP[5]~26_combout ;
wire \CPU|Add4~10_combout ;
wire \CPU|WZ1[5]~11_combout ;
wire \CPU|SP[5]~27 ;
wire \CPU|SP[6]~28_combout ;
wire \CPU|SP[6]~29 ;
wire \CPU|SP[7]~30_combout ;
wire \CPU|Add4~13 ;
wire \CPU|Add4~14_combout ;
wire \CPU|WZ1[7]~15_combout ;
wire \CPU|FS~0_combout ;
wire \CPU|Add0~6_combout ;
wire \CPU|Add0~8_combout ;
wire \CPU|Z1[5]~7_combout ;
wire \CPU|A[2]~19_combout ;
wire \CPU|Add0~9_combout ;
wire \CPU|ALU~0_combout ;
wire \CPU|Add0~10_combout ;
wire \CPU|Add0~11_combout ;
wire \CPU|Add3~2_combout ;
wire \CPU|Z1[1]~3_combout ;
wire \CPU|H[1]~feeder_combout ;
wire \CPU|W~1_combout ;
wire \CPU|W[6]~6_combout ;
wire \CPU|Z1[0]~0_combout ;
wire \CPU|Add4~15 ;
wire \CPU|Add4~16_combout ;
wire \CPU|WZ1[8]~2_combout ;
wire \CPU|H[0]~1_combout ;
wire \CPU|H[0]~feeder_combout ;
wire \CPU|L~18_combout ;
wire \CPU|L[7]~7_combout ;
wire \CPU|L[7]~feeder_combout ;
wire \CPU|L[5]~feeder_combout ;
wire \CPU|Add3~7 ;
wire \CPU|Add3~8_combout ;
wire \CPU|L~15_combout ;
wire \CPU|L[4]~4_combout ;
wire \CPU|L[4]~feeder_combout ;
wire \CPU|L[3]~feeder_combout ;
wire \CPU|Add3~4_combout ;
wire \CPU|L~13_combout ;
wire \CPU|L[2]~2_combout ;
wire \CPU|L[2]~feeder_combout ;
wire \CPU|L~12_combout ;
wire \CPU|L[1]~1_combout ;
wire \CPU|L[1]~feeder_combout ;
wire \CPU|Add9~1 ;
wire \CPU|Add9~2_combout ;
wire \CPU|Add9~3 ;
wire \CPU|Add9~4_combout ;
wire \CPU|Add9~5 ;
wire \CPU|Add9~6_combout ;
wire \CPU|Add9~7 ;
wire \CPU|Add9~8_combout ;
wire \CPU|Add9~9 ;
wire \CPU|Add9~10_combout ;
wire \CPU|Add9~11 ;
wire \CPU|Add9~13 ;
wire \CPU|Add9~14_combout ;
wire \CPU|Add9~15 ;
wire \CPU|Add9~16_combout ;
wire \CPU|M5~0_combout ;
wire \CPU|H[7]~21_combout ;
wire \CPU|H[7]~20_combout ;
wire \CPU|Selector55~0_combout ;
wire \CPU|D[0]~0_combout ;
wire \CPU|D[0]~1_combout ;
wire \CPU|W[6]~2_combout ;
wire \CPU|SP[7]~31 ;
wire \CPU|SP[8]~32_combout ;
wire \CPU|A~3_combout ;
wire \CPU|Decoder0~0_combout ;
wire \CPU|A~5_combout ;
wire \CPU|A~6_combout ;
wire \CPU|Add0~0_combout ;
wire \CPU|Add0~1_combout ;
wire \CPU|Add0~3_cout ;
wire \CPU|Add0~4_combout ;
wire \CPU|Mux8~0_combout ;
wire \CPU|Mux8~1_combout ;
wire \CPU|A~2_combout ;
wire \CPU|A~7_combout ;
wire \CPU|Selector39~0_combout ;
wire \CPU|Selector39~1_combout ;
wire \CPU|Selector39~2_combout ;
wire \CPU|Selector39~3_combout ;
wire \CPU|A[0]~0_combout ;
wire \CPU|A~8_combout ;
wire \CPU|A~9_combout ;
wire \CPU|W[6]~3_combout ;
wire \CPU|B[0]~10_combout ;
wire \CPU|W~15_combout ;
wire \CPU|W~16_combout ;
wire \CPU|W~17_combout ;
wire \CPU|W~18_combout ;
wire \CPU|W[7]~9_combout ;
wire \CPU|W[7]~10_combout ;
wire \CPU|W[7]~11_combout ;
wire \CPU|W[7]~12_combout ;
wire \CPU|WideOr12~2_combout ;
wire \CPU|W[7]~13_combout ;
wire \CPU|W[7]~14_combout ;
wire \CPU|Add9~17 ;
wire \CPU|Add9~18_combout ;
wire \CPU|SP[8]~33 ;
wire \CPU|SP[9]~34_combout ;
wire \CPU|W~19_combout ;
wire \CPU|W~20_combout ;
wire \CPU|Selector54~0_combout ;
wire \CPU|W~21_combout ;
wire \CPU|W~22_combout ;
wire \CPU|Add4~17 ;
wire \CPU|Add4~18_combout ;
wire \CPU|WZ1[9]~4_combout ;
wire \CPU|H[1]~2_combout ;
wire \CPU|A~28_combout ;
wire \CPU|Add0~12_combout ;
wire \CPU|Add0~5 ;
wire \CPU|Add0~13_combout ;
wire \CPU|Mux7~0_combout ;
wire \CPU|Mux7~1_combout ;
wire \CPU|A[2]~18_combout ;
wire \CPU|A~29_combout ;
wire \CPU|A~30_combout ;
wire \CPU|A~31_combout ;
wire \CPU|A[2]~23_combout ;
wire \CPU|A[2]~25_combout ;
wire \CPU|A[2]~26_combout ;
wire \CPU|A[2]~24_combout ;
wire \CPU|A[2]~27_combout ;
wire \CPU|Add0~14 ;
wire \CPU|Add0~16 ;
wire \CPU|Add0~18 ;
wire \CPU|Add0~19_combout ;
wire \CPU|Mux4~0_combout ;
wire \CPU|Mux4~1_combout ;
wire \CPU|A~41_combout ;
wire \CPU|A~42_combout ;
wire \CPU|Z1[4]~6_combout ;
wire \CPU|H[4]~feeder_combout ;
wire \CPU|Add4~19 ;
wire \CPU|Add4~20_combout ;
wire \CPU|WZ1[10]~6_combout ;
wire \CPU|H[2]~3_combout ;
wire \CPU|H[2]~feeder_combout ;
wire \CPU|Add9~19 ;
wire \CPU|Add9~20_combout ;
wire \CPU|Selector53~0_combout ;
wire \CPU|W~23_combout ;
wire \CPU|SP[9]~35 ;
wire \CPU|SP[10]~36_combout ;
wire \CPU|W~24_combout ;
wire \CPU|W~25_combout ;
wire \CPU|W~26_combout ;
wire \CPU|Add4~21 ;
wire \CPU|Add4~22_combout ;
wire \CPU|WZ1[11]~8_combout ;
wire \CPU|H[3]~4_combout ;
wire \CPU|H[3]~feeder_combout ;
wire \CPU|Add9~21 ;
wire \CPU|Add9~22_combout ;
wire \CPU|SP[10]~37 ;
wire \CPU|SP[11]~38_combout ;
wire \CPU|W~27_combout ;
wire \CPU|W~28_combout ;
wire \CPU|Selector52~0_combout ;
wire \CPU|W~29_combout ;
wire \CPU|W~30_combout ;
wire \CPU|Add9~23 ;
wire \CPU|Add9~24_combout ;
wire \CPU|Selector51~0_combout ;
wire \CPU|W~31_combout ;
wire \CPU|SP[11]~39 ;
wire \CPU|SP[12]~40_combout ;
wire \CPU|W~32_combout ;
wire \CPU|W~33_combout ;
wire \CPU|W~34_combout ;
wire \CPU|Add4~23 ;
wire \CPU|Add4~24_combout ;
wire \CPU|WZ1[12]~10_combout ;
wire \CPU|H[4]~5_combout ;
wire \CPU|A~40_combout ;
wire \CPU|A~43_combout ;
wire \CPU|Add0~20 ;
wire \CPU|Add0~21_combout ;
wire \CPU|Mux3~0_combout ;
wire \CPU|Mux3~1_combout ;
wire \CPU|A~45_combout ;
wire \CPU|A~46_combout ;
wire \CPU|H[5]~feeder_combout ;
wire \CPU|Add9~25 ;
wire \CPU|Add9~26_combout ;
wire \CPU|Selector50~0_combout ;
wire \CPU|SP[12]~41 ;
wire \CPU|SP[13]~42_combout ;
wire \CPU|W~35_combout ;
wire \CPU|W~36_combout ;
wire \CPU|W~37_combout ;
wire \CPU|W~38_combout ;
wire \CPU|Add4~25 ;
wire \CPU|Add4~26_combout ;
wire \CPU|WZ1[13]~12_combout ;
wire \CPU|H[5]~6_combout ;
wire \CPU|A~44_combout ;
wire \CPU|A~47_combout ;
wire \CPU|Add0~22 ;
wire \CPU|Add0~24 ;
wire \CPU|Add0~25_combout ;
wire \CPU|Mux1~0_combout ;
wire \CPU|Mux1~1_combout ;
wire \CPU|FA~0_combout ;
wire \CPU|FZ~1_combout ;
wire \CPU|FS~q ;
wire \CPU|SP[13]~43 ;
wire \CPU|SP[14]~44_combout ;
wire \CPU|W~39_combout ;
wire \CPU|W~40_combout ;
wire \CPU|Selector49~0_combout ;
wire \CPU|W~41_combout ;
wire \CPU|W~42_combout ;
wire \CPU|Add4~27 ;
wire \CPU|Add4~28_combout ;
wire \CPU|WZ1[14]~14_combout ;
wire \CPU|SP[14]~45 ;
wire \CPU|SP[15]~46_combout ;
wire \CPU|Add4~29 ;
wire \CPU|Add4~30_combout ;
wire \CPU|WZ1[15]~0_combout ;
wire \CPU|W~4_combout ;
wire \CPU|W~5_combout ;
wire \CPU|Selector48~0_combout ;
wire \CPU|W~7_combout ;
wire \CPU|W~8_combout ;
wire \CPU|Z1[7]~1_combout ;
wire \CPU|H[7]~18_combout ;
wire \CPU|H[7]~0_combout ;
wire \CPU|H[7]~feeder_combout ;
wire \CPU|Add9~27 ;
wire \CPU|Add9~29 ;
wire \CPU|Add9~30_combout ;
wire \CPU|Z~19_combout ;
wire \CPU|Z~20_combout ;
wire \CPU|Z[7]~16_combout ;
wire \CPU|Z[7]~18_combout ;
wire \CPU|Z~21_combout ;
wire \CPU|Z~22_combout ;
wire \CPU|Z[7]~11_combout ;
wire \CPU|Selector40~0_combout ;
wire \CPU|Z~23_combout ;
wire \CPU|WideOr12~1_combout ;
wire \CPU|WideOr12~0_combout ;
wire \CPU|Selector5~0_combout ;
wire \CPU|Z~24_combout ;
wire \CPU|Z~25_combout ;
wire \CPU|Z~26_combout ;
wire \CPU|Z~27_combout ;
wire \CPU|Z[0]~28_combout ;
wire \CPU|always3~6_combout ;
wire \CPU|Z[7]~29_combout ;
wire \CPU|Z[0]~30_combout ;
wire \CPU|Z[0]~31_combout ;
wire \CPU|Add3~13 ;
wire \CPU|Add3~14_combout ;
wire \CPU|A~11_combout ;
wire \CPU|A~12_combout ;
wire \CPU|A~10_combout ;
wire \CPU|A~13_combout ;
wire \CPU|Selector32~0_combout ;
wire \CPU|Selector32~1_combout ;
wire \CPU|Selector32~2_combout ;
wire \CPU|A[7]~1_combout ;
wire \CPU|A~14_combout ;
wire \CPU|Add0~26 ;
wire \CPU|Add0~27_combout ;
wire \CPU|Selector31~1_combout ;
wire \CPU|Selector31~2_combout ;
wire \CPU|Selector31~4_combout ;
wire \CPU|Selector31~6_combout ;
wire \CPU|Add9~31 ;
wire \CPU|Add9~32_combout ;
wire \CPU|FC~6_combout ;
wire \CPU|FC~7_combout ;
wire \CPU|Selector31~7_combout ;
wire \CPU|Selector31~8_combout ;
wire \CPU|Selector31~9_combout ;
wire \CPU|Selector31~10_combout ;
wire \CPU|FC~8_combout ;
wire \CPU|FC~q ;
wire \CPU|Z~32_combout ;
wire \CPU|Z~33_combout ;
wire \CPU|Z~34_combout ;
wire \CPU|Z~35_combout ;
wire \CPU|Selector12~0_combout ;
wire \CPU|Z~36_combout ;
wire \CPU|Z~37_combout ;
wire \CPU|Add3~1 ;
wire \CPU|Add3~3 ;
wire \CPU|Add3~5 ;
wire \CPU|Add3~6_combout ;
wire \CPU|Z1[3]~5_combout ;
wire \CPU|Add0~17_combout ;
wire \CPU|Mux5~1_combout ;
wire \CPU|Mux5~2_combout ;
wire \CPU|Mux5~0_combout ;
wire \CPU|A~33_combout ;
wire \CPU|A~34_combout ;
wire \CPU|A~32_combout ;
wire \CPU|A~35_combout ;
wire \CPU|Mux6~0_combout ;
wire \CPU|Add0~15_combout ;
wire \CPU|Mux6~1_combout ;
wire \CPU|A~37_combout ;
wire \CPU|A~38_combout ;
wire \CPU|A~36_combout ;
wire \CPU|A~39_combout ;
wire \CPU|FZ~2_combout ;
wire \CPU|FA~5_combout ;
wire \CPU|FA~6_combout ;
wire \CPU|WideNor1~0_combout ;
wire \CPU|FA~7_combout ;
wire \CPU|FA~8_combout ;
wire \CPU|FA~2_combout ;
wire \CPU|FA~3_combout ;
wire \CPU|FA~1_combout ;
wire \CPU|FA~4_combout ;
wire \CPU|FA~9_combout ;
wire \CPU|FA~10_combout ;
wire \CPU|FA~q ;
wire \CPU|comb~0_combout ;
wire \CPU|Z~38_combout ;
wire \CPU|Z~40_combout ;
wire \CPU|Z~41_combout ;
wire \CPU|Z[5]~42_combout ;
wire \CPU|Z[5]~43_combout ;
wire \CPU|Selector46~0_combout ;
wire \CPU|Z[5]~45_combout ;
wire \CPU|Z~46_combout ;
wire \CPU|Z[5]~44_combout ;
wire \CPU|Z~47_combout ;
wire \CPU|Z~48_combout ;
wire \CPU|Z~49_combout ;
wire \CPU|Z[1]~53_combout ;
wire \CPU|Z[1]~50_combout ;
wire \CPU|Z[1]~51_combout ;
wire \CPU|Z[1]~52_combout ;
wire \CPU|Z[1]~54_combout ;
wire \CPU|Add4~3 ;
wire \CPU|Add4~5 ;
wire \CPU|Add4~6_combout ;
wire \CPU|L~14_combout ;
wire \CPU|L[3]~3_combout ;
wire \CPU|Selector44~0_combout ;
wire \CPU|Mux31~2_combout ;
wire \CPU|Mux31~3_combout ;
wire \CPU|Mux31~0_combout ;
wire \CPU|Mux31~1_combout ;
wire \CPU|Z~65_combout ;
wire \CPU|concat~0_combout ;
wire \CPU|Mux23~0_combout ;
wire \CPU|concat~1_combout ;
wire \CPU|Mux23~1_combout ;
wire \CPU|Z~64_combout ;
wire \CPU|Z~66_combout ;
wire \CPU|Selector84~3_combout ;
wire \CPU|Selector84~4_combout ;
wire \CPU|Selector84~7_combout ;
wire \CPU|Selector84~5_combout ;
wire \CPU|Z[3]~2_combout ;
wire \CPU|Z~67_combout ;
wire \CPU|Add4~7 ;
wire \CPU|Add4~9 ;
wire \CPU|Add4~11 ;
wire \CPU|Add4~12_combout ;
wire \CPU|WZ1[6]~13_combout ;
wire \CPU|WideNor1~1_combout ;
wire \CPU|WideNor1~combout ;
wire \CPU|FZ~0_combout ;
wire \CPU|WideNor0~0_combout ;
wire \CPU|WideNor0~1_combout ;
wire \CPU|WideNor0~2_combout ;
wire \CPU|FZ~q ;
wire \CPU|Mux10~0_combout ;
wire \CPU|Mux10~1_combout ;
wire \CPU|Mux10~2_combout ;
wire \CPU|Selector0~2_combout ;
wire \CPU|Selector0~0_combout ;
wire \CPU|Selector0~1_combout ;
wire \CPU|Selector0~3_combout ;
wire \CPU|jmp~q ;
wire \CPU|Z~68_combout ;
wire \CPU|Selector43~0_combout ;
wire \CPU|concat~2_combout ;
wire \CPU|Mux22~0_combout ;
wire \CPU|concat~3_combout ;
wire \CPU|concat~4_combout ;
wire \CPU|Mux22~1_combout ;
wire \CPU|Mux30~2_combout ;
wire \CPU|Mux30~3_combout ;
wire \CPU|Mux30~0_combout ;
wire \CPU|Mux30~1_combout ;
wire \CPU|Z~69_combout ;
wire \CPU|Z~70_combout ;
wire \CPU|Selector83~0_combout ;
wire \CPU|Selector84~6_combout ;
wire \CPU|Selector83~1_combout ;
wire \CPU|Z[4]~3_combout ;
wire \CPU|Z~71_combout ;
wire \CPU|Add3~9 ;
wire \CPU|Add3~10_combout ;
wire \CPU|L~16_combout ;
wire \CPU|L[5]~5_combout ;
wire \CPU|comb~2_combout ;
wire \CPU|comb~1_combout ;
wire \CPU|comb~3_combout ;
wire \CPU|Z~76_combout ;
wire \CPU|Z~77_combout ;
wire \CPU|Z~72_combout ;
wire \CPU|Z~73_combout ;
wire \CPU|Selector42~0_combout ;
wire \CPU|Z~74_combout ;
wire \CPU|Z~75_combout ;
wire \CPU|Z~78_combout ;
wire \CPU|Add3~11 ;
wire \CPU|Add3~12_combout ;
wire \CPU|L~17_combout ;
wire \CPU|L[6]~6_combout ;
wire \CPU|L[6]~feeder_combout ;
wire \CPU|Add9~12_combout ;
wire \CPU|Selector41~0_combout ;
wire \CPU|Z[2]~59_combout ;
wire \CPU|Z~83_combout ;
wire \CPU|Z~79_combout ;
wire \CPU|Z~80_combout ;
wire \CPU|Z~81_combout ;
wire \CPU|Z~82_combout ;
wire \CPU|Z~84_combout ;
wire \CPU|Z~87_combout ;
wire \CPU|Z[2]~62_combout ;
wire \CPU|Z[2]~63_combout ;
wire \CPU|Add0~7_combout ;
wire \CPU|Add0~23_combout ;
wire \CPU|Mux2~1_combout ;
wire \CPU|Mux2~2_combout ;
wire \CPU|A~20_combout ;
wire \CPU|A~21_combout ;
wire \CPU|A~22_combout ;
wire \CPU|M14~0_combout ;
wire \CPU|M14~1_combout ;
wire \CPU|M14~q ;
wire \CPU|odata~20_combout ;
wire \CPU|odata~56_combout ;
wire \CPU|odata~57_combout ;
wire \CPU|odata~23_combout ;
wire \CPU|odata~58_combout ;
wire \CPU|odata~59_combout ;
wire \CPU|odata~60_combout ;
wire \CPU|odata~34_combout ;
wire \CPU|addr~54_combout ;
wire \CPU|addr~55_combout ;
wire \CPU|addr~56_combout ;
wire \CPU|addr[13]~18_combout ;
wire \CPU|FC~2_combout ;
wire \CPU|addr[0]~20_combout ;
wire \CPU|Add8~3 ;
wire \CPU|Add8~4_combout ;
wire \CPU|addr~34_combout ;
wire \CPU|addr~35_combout ;
wire \CPU|addr~36_combout ;
wire \CPU|Add8~5 ;
wire \CPU|Add8~6_combout ;
wire \CPU|addr~39_combout ;
wire \CPU|addr~40_combout ;
wire \CPU|addr~41_combout ;
wire \CPU|Add8~7 ;
wire \CPU|Add8~8_combout ;
wire \CPU|addr~44_combout ;
wire \CPU|addr~45_combout ;
wire \CPU|addr~46_combout ;
wire \CPU|Add8~9 ;
wire \CPU|Add8~10_combout ;
wire \CPU|addr~49_combout ;
wire \CPU|addr~50_combout ;
wire \CPU|addr~51_combout ;
wire \CPU|Add8~11 ;
wire \CPU|Add8~12_combout ;
wire \CPU|Selector4~3_combout ;
wire \CPU|call~q ;
wire \CPU|odata~63_combout ;
wire \CPU|odata~32_combout ;
wire \CPU|odata~27_combout ;
wire \CPU|odata~28_combout ;
wire \CPU|odata~61_combout ;
wire \CPU|addr~12_combout ;
wire \CPU|addr[13]~13_combout ;
wire \CPU|Add8~13 ;
wire \CPU|Add8~14_combout ;
wire \CPU|addr~59_combout ;
wire \CPU|addr~60_combout ;
wire \CPU|addr~61_combout ;
wire \CPU|Add8~15 ;
wire \CPU|Add8~16_combout ;
wire \CPU|addr~27_combout ;
wire \CPU|addr~28_combout ;
wire \CPU|addr[8]~1_combout ;
wire \CPU|addr[5]~17_combout ;
wire \CPU|addr[13]~19_combout ;
wire \CPU|Add8~17 ;
wire \CPU|Add8~18_combout ;
wire \CPU|addr~32_combout ;
wire \CPU|addr~33_combout ;
wire \CPU|addr[9]~2_combout ;
wire \CPU|Add8~19 ;
wire \CPU|Add8~20_combout ;
wire \CPU|addr~37_combout ;
wire \CPU|addr~38_combout ;
wire \CPU|addr[10]~3_combout ;
wire \CPU|Add8~21 ;
wire \CPU|Add8~22_combout ;
wire \CPU|addr~42_combout ;
wire \CPU|addr~43_combout ;
wire \CPU|addr[11]~4_combout ;
wire \CPU|Add8~23 ;
wire \CPU|Add8~24_combout ;
wire \CPU|addr~47_combout ;
wire \CPU|addr~48_combout ;
wire \CPU|addr[12]~5_combout ;
wire \CPU|Add8~25 ;
wire \CPU|Add8~27 ;
wire \CPU|Add8~28_combout ;
wire \CPU|odata~62_combout ;
wire \CPU|Selector13~4_combout ;
wire \CPU|Selector13~3_combout ;
wire \CPU|Selector2~0_combout ;
wire \CPU|Selector3~0_combout ;
wire \CPU|Selector3~1_combout ;
wire \CPU|M11~0_combout ;
wire \CPU|M11~1_combout ;
wire \CPU|M11~2_combout ;
wire \CPU|M11~3_combout ;
wire \CPU|M10~2_combout ;
wire \CPU|M11~4_combout ;
wire \CPU|M11~q ;
wire \CPU|odata~26_combout ;
wire \CPU|odata~64_combout ;
wire \CPU|odata~65_combout ;
wire \CPU|odata~66_combout ;
wire \CPU|odata~67_combout ;
wire \CPU|odata~139_combout ;
wire \CPU|odata~140_combout ;
wire \CPU|odata[6]~3_combout ;
wire \CPU|odata~122_combout ;
wire \CPU|odata~123_combout ;
wire \CPU|odata~124_combout ;
wire \CPU|odata~125_combout ;
wire \CPU|odata~42_combout ;
wire \CPU|odata~126_combout ;
wire \CPU|Add8~26_combout ;
wire \CPU|odata~127_combout ;
wire \CPU|odata~128_combout ;
wire \CPU|odata~129_combout ;
wire \CPU|odata~130_combout ;
wire \CPU|odata~131_combout ;
wire \CPU|odata~132_combout ;
wire \CPU|odata~119_combout ;
wire \CPU|odata~118_combout ;
wire \CPU|odata~17_combout ;
wire \CPU|odata~120_combout ;
wire \CPU|odata~121_combout ;
wire \CPU|odata~133_combout ;
wire \CPU|odata~117_combout ;
wire \CPU|odata~134_combout ;
wire \crt|Mux1~0_combout ;
wire \CPU|wr_n~0_combout ;
wire \CPU|wr_n~1_combout ;
wire \CPU|wr_n~2_combout ;
wire \CPU|wr_n~q ;
wire \crt_we_n~combout ;
wire \crt|exwe_n~feeder_combout ;
wire \crt|exwe_n~q ;
wire \crt|enable~1_combout ;
wire \crt|always0~0_combout ;
wire \crt|enable~0_combout ;
wire \crt|inte~0_combout ;
wire \crt|inte~q ;
wire \comb~2_combout ;
wire \SDRAM_DQ[6]~input_o ;
wire \ramd|odata[6]~feeder_combout ;
wire \dma|Equal7~0_combout ;
wire \dma_we_n~combout ;
wire \dma|exiwe_n~feeder_combout ;
wire \dma|exiwe_n~q ;
wire \dma|ff~1_combout ;
wire \dma|ff~q ;
wire \dma|chtcnt[0][14]~14_combout ;
wire \dma|chtcnt[2][14]~16_combout ;
wire \dma|chtcnt[2][14]~q ;
wire \dma|Equal1~0_combout ;
wire \dma|chtcnt[0][14]~15_combout ;
wire \dma|chtcnt[0][14]~q ;
wire \vid|Equal2~0_combout ;
wire \vid|cce~0_combout ;
wire \vid|Add2~0_combout ;
wire \vid|Add2~1 ;
wire \vid|Add2~2_combout ;
wire \vid|Add2~3 ;
wire \vid|Add2~4_combout ;
wire \vid|Equal4~1_combout ;
wire \vid|Equal4~0_combout ;
wire \vid|h_cnt~0_combout ;
wire \vid|Add2~5 ;
wire \vid|Add2~6_combout ;
wire \vid|Add2~7 ;
wire \vid|Add2~8_combout ;
wire \vid|Add2~9 ;
wire \vid|Add2~10_combout ;
wire \vid|Add2~11 ;
wire \vid|Add2~12_combout ;
wire \vid|Add2~13 ;
wire \vid|Add2~14_combout ;
wire \vid|Add2~15 ;
wire \vid|Add2~16_combout ;
wire \vid|Add2~17 ;
wire \vid|Add2~18_combout ;
wire \vid|h_cnt~1_combout ;
wire \vid|Add2~19 ;
wire \vid|Add2~20_combout ;
wire \vid|Equal4~2_combout ;
wire \vid|d_cnt~3_combout ;
wire \vid|Equal4~3_combout ;
wire \vid|d_cnt~2_combout ;
wire \vid|d_cnt~5_combout ;
wire \vid|cce~combout ;
wire \dma|channel[1]~0_combout ;
wire \dma|channel[1]~1_combout ;
wire \dma|oiord_n~0_combout ;
wire \dma|oiord_n~combout ;
wire \ramd|exwen~0_combout ;
wire \CPU|rd_~0_combout ;
wire \CPU|rd_~1_combout ;
wire \CPU|rd_~2_combout ;
wire \CPU|rd_~q ;
wire \comb~1_combout ;
wire \ramd|exrd~q ;
wire \ramd|Mux1~0_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ;
wire \ramd|refreshcnt[1]~9_combout ;
wire \ramd|refreshcnt[1]~10 ;
wire \ramd|refreshcnt[2]~11_combout ;
wire \ramd|refreshcnt[2]~12 ;
wire \ramd|refreshcnt[3]~13_combout ;
wire \ramd|refreshcnt[3]~14 ;
wire \ramd|refreshcnt[4]~15_combout ;
wire \ramd|refreshcnt[4]~16 ;
wire \ramd|refreshcnt[5]~17_combout ;
wire \ramd|refreshcnt[5]~18 ;
wire \ramd|refreshcnt[6]~19_combout ;
wire \ramd|refreshcnt[6]~20 ;
wire \ramd|refreshcnt[7]~21_combout ;
wire \ramd|refreshcnt[7]~22 ;
wire \ramd|refreshcnt[8]~23_combout ;
wire \ramd|refreshcnt[8]~24 ;
wire \ramd|refreshcnt[9]~25_combout ;
wire \ramd|refreshflg~0_combout ;
wire \ramd|refreshflg~1_combout ;
wire \ramd|refreshflg~q ;
wire \ramd|always1~0_combout ;
wire \ramd|Mux3~0_combout ;
wire \ramd|Mux3~1_combout ;
wire \ramd|Mux3~2_combout ;
wire \ramd|Mux3~3_combout ;
wire \ramd|Mux2~0_combout ;
wire \ramd|Mux2~1_combout ;
wire \ramd|Equal2~1_combout ;
wire \ramd|Mux0~1_combout ;
wire \ramd|exwen~1_combout ;
wire \ramd|exwen~q ;
wire \ramd|Mux0~3_combout ;
wire \ramd|Mux0~2_combout ;
wire \ramd|Mux0~0_combout ;
wire \ramd|Mux0~4_combout ;
wire \ramd|Mux1~1_combout ;
wire \ramd|Mux1~2_combout ;
wire \ramd|odata[0]~0_combout ;
wire \ramd|odata[0]~1_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \SD_SO~input_o ;
wire \always4~0_combout ;
wire \sdclk~0_combout ;
wire \sdclk~q ;
wire \sddata[4]~0_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector20~3_combout ;
wire \kbd|kbd|Keyboard_Mapper|Mux20~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|Mux20~2_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector20~5_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector20~6_combout ;
wire \kbd|shifts[1]~1_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector18~3_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector18~6_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector18~4_combout ;
wire \kbd|kbd|Keyboard_Mapper|Selector18~5_combout ;
wire \kbd|kbd|Keyboard_Mapper|CodeReady~q ;
wire \kbd|shifts[2]~0_combout ;
wire \kbd|shifts[1]~2_combout ;
wire \Mux1~0_combout ;
wire \ppa1|opa[6]~7_combout ;
wire \ppa1_we_n~combout ;
wire \ppa1|opa[5]~0_combout ;
wire \ppa1|opa[7]~8_combout ;
wire \kbd|WideOr1~8_combout ;
wire \kbd|WideOr1~7_combout ;
wire \kbd|WideOr1~9_combout ;
wire \kbd|WideOr1~6_combout ;
wire \kbd|WideOr1~10_combout ;
wire \kbd|WideOr1~11_combout ;
wire \kbd|WideOr1~0_combout ;
wire \kbd|WideOr1~4_combout ;
wire \kbd|WideOr1~1_combout ;
wire \kbd|WideOr1~2_combout ;
wire \kbd|WideOr1~3_combout ;
wire \kbd|WideOr1~5_combout ;
wire \kbd|WideOr1~12_combout ;
wire \kbd|Decoder2~1clkctrl_outclk ;
wire \kbd|WideOr5~2_combout ;
wire \kbd|WideOr5~1_combout ;
wire \kbd|WideOr5~3_combout ;
wire \kbd|WideOr5~4_combout ;
wire \kbd|WideOr5~0_combout ;
wire \kbd|WideOr5~5_combout ;
wire \kbd|WideOr5~8_combout ;
wire \kbd|WideOr5~9_combout ;
wire \kbd|WideOr5~6_combout ;
wire \kbd|WideOr5~7_combout ;
wire \kbd|WideOr5~10_combout ;
wire \kbd|WideOr5~11_combout ;
wire \kbd|WideOr3~7_combout ;
wire \kbd|WideOr3~6_combout ;
wire \kbd|WideOr3~8_combout ;
wire \kbd|WideOr3~9_combout ;
wire \kbd|WideOr3~10_combout ;
wire \kbd|WideOr3~4_combout ;
wire \kbd|WideOr3~0_combout ;
wire \kbd|WideOr3~1_combout ;
wire \kbd|WideOr3~2_combout ;
wire \kbd|WideOr3~3_combout ;
wire \kbd|WideOr3~5_combout ;
wire \kbd|WideOr3~11_combout ;
wire \kbd|Decoder1~3_combout ;
wire \kbd|WideOr13~5_combout ;
wire \kbd|WideOr13~7_combout ;
wire \kbd|WideOr13~6_combout ;
wire \kbd|WideOr13~8_combout ;
wire \kbd|WideOr13~9_combout ;
wire \kbd|WideOr13~10_combout ;
wire \kbd|WideOr13~3_combout ;
wire \kbd|WideOr13~0_combout ;
wire \kbd|WideOr13~1_combout ;
wire \kbd|WideOr13~2_combout ;
wire \kbd|WideOr13~4_combout ;
wire \kbd|WideOr13~11_combout ;
wire \kbd|WideOr7~2_combout ;
wire \kbd|WideOr7~1_combout ;
wire \kbd|WideOr7~3_combout ;
wire \kbd|WideOr7~4_combout ;
wire \kbd|WideOr7~5_combout ;
wire \kbd|WideOr7~6_combout ;
wire \kbd|WideOr7~7_combout ;
wire \kbd|WideOr7~8_combout ;
wire \kbd|WideOr7~9_combout ;
wire \kbd|WideOr7~10_combout ;
wire \kbd|WideOr7~11_combout ;
wire \kbd|WideOr11~4_combout ;
wire \kbd|WideOr11~0_combout ;
wire \kbd|WideOr11~2_combout ;
wire \kbd|WideOr11~1_combout ;
wire \kbd|WideOr11~3_combout ;
wire \kbd|WideOr11~5_combout ;
wire \kbd|WideOr11~6_combout ;
wire \kbd|WideOr11~8_combout ;
wire \kbd|WideOr11~7_combout ;
wire \kbd|WideOr11~9_combout ;
wire \kbd|WideOr11~10_combout ;
wire \kbd|WideOr11~11_combout ;
wire \kbd|WideOr11~12_combout ;
wire \kbd|WideOr9~6_combout ;
wire \kbd|WideOr9~7_combout ;
wire \kbd|WideOr9~8_combout ;
wire \kbd|WideOr9~9_combout ;
wire \kbd|WideOr9~4_combout ;
wire \kbd|WideOr9~0_combout ;
wire \kbd|WideOr9~1_combout ;
wire \kbd|WideOr9~2_combout ;
wire \kbd|WideOr9~3_combout ;
wire \kbd|WideOr9~5_combout ;
wire \kbd|WideOr9~10_combout ;
wire \kbd|always2~0_combout ;
wire \kbd|Decoder0~6_combout ;
wire \kbd|keymatrix[6][1]~17_combout ;
wire \kbd|keymatrix[6][2]~18_combout ;
wire \kbd|keymatrix[6][6]~48_combout ;
wire \kbd|keymatrix[6][6]~q ;
wire \kbd|Decoder0~7_combout ;
wire \kbd|keymatrix[7][2]~21_combout ;
wire \kbd|keymatrix[7][1]~20_combout ;
wire \kbd|keymatrix[7][6]~47_combout ;
wire \kbd|keymatrix[7][6]~q ;
wire \kbd|odata[6]~13_combout ;
wire \CPU|odata~96_combout ;
wire \CPU|odata~97_combout ;
wire \CPU|Selector108~0_combout ;
wire \CPU|Selector108~1_combout ;
wire \CPU|Selector108~2_combout ;
wire \CPU|odata[1]~71_combout ;
wire \CPU|Selector92~0_combout ;
wire \CPU|odata[1]~68_combout ;
wire \CPU|odata~98_combout ;
wire \CPU|odata~99_combout ;
wire \CPU|odata~100_combout ;
wire \CPU|odata~137_combout ;
wire \CPU|odata~101_combout ;
wire \CPU|odata~102_combout ;
wire \CPU|odata~103_combout ;
wire \CPU|odata[1]~135_combout ;
wire \CPU|odata[1]~76_combout ;
wire \CPU|odata[1]~77_combout ;
wire \CPU|odata[1]~78_combout ;
wire \CPU|odata[1]~79_combout ;
wire \ppa1|opa[3]~4_combout ;
wire \ppa1|opa[2]~3_combout ;
wire \kbd|Decoder0~3_combout ;
wire \kbd|keymatrix[3][1]~9_combout ;
wire \kbd|keymatrix[3][2]~10_combout ;
wire \kbd|keymatrix[3][6]~43_combout ;
wire \kbd|keymatrix[3][6]~q ;
wire \kbd|Decoder0~2_combout ;
wire \kbd|keymatrix[2][2]~7_combout ;
wire \kbd|keymatrix[2][1]~6_combout ;
wire \kbd|keymatrix[2][6]~44_combout ;
wire \kbd|keymatrix[2][6]~q ;
wire \kbd|odata[6]~11_combout ;
wire \CPU|odata~114_combout ;
wire \CPU|odata~104_combout ;
wire \CPU|odata~105_combout ;
wire \CPU|odata~106_combout ;
wire \CPU|odata~107_combout ;
wire \CPU|odata~108_combout ;
wire \CPU|odata~111_combout ;
wire \CPU|odata~109_combout ;
wire \CPU|odata~110_combout ;
wire \CPU|odata~112_combout ;
wire \CPU|odata~113_combout ;
wire \CPU|odata~138_combout ;
wire \CPU|odata~115_combout ;
wire \CPU|odata~116_combout ;
wire \CPU|Selector91~0_combout ;
wire \CPU|odata[4]~2_combout ;
wire \ppa1|opa[4]~6_combout ;
wire \kbd|Decoder0~4_combout ;
wire \kbd|keymatrix[5][1]~28_combout ;
wire \kbd|keymatrix[5][2]~29_combout ;
wire \kbd|keymatrix[5][6]~46_combout ;
wire \kbd|keymatrix[5][6]~q ;
wire \ppa1|opa[5]~5_combout ;
wire \kbd|Decoder0~5_combout ;
wire \kbd|keymatrix[4][1]~14_combout ;
wire \kbd|keymatrix[4][2]~15_combout ;
wire \kbd|keymatrix[4][6]~45_combout ;
wire \kbd|keymatrix[4][6]~q ;
wire \kbd|odata[6]~12_combout ;
wire \ppa1|opa[1]~2_combout ;
wire \kbd|Decoder0~1_combout ;
wire \kbd|keymatrix[1][2]~4_combout ;
wire \kbd|keymatrix[1][1]~3_combout ;
wire \kbd|keymatrix[1][6]~41_combout ;
wire \kbd|keymatrix[1][6]~q ;
wire \ppa1|opa[0]~1_combout ;
wire \kbd|Decoder0~0_combout ;
wire \kbd|keymatrix[0][1]~0_combout ;
wire \kbd|keymatrix[0][2]~1_combout ;
wire \kbd|keymatrix[0][6]~42_combout ;
wire \kbd|keymatrix[0][6]~q ;
wire \kbd|odata[6]~10_combout ;
wire \kbd|odata[6]~14_combout ;
wire \Mux1~1_combout ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \CPU|Selector13~2_combout ;
wire \CPU|Selector13~1_combout ;
wire \CPU|Selector2~1_combout ;
wire \CPU|Selector2~2_combout ;
wire \CPU|M10~3_combout ;
wire \CPU|M10~q ;
wire \CPU|always3~1_combout ;
wire \CPU|odata~50_combout ;
wire \CPU|odata~43_combout ;
wire \CPU|odata~44_combout ;
wire \CPU|odata~47_combout ;
wire \CPU|Add8~29 ;
wire \CPU|Add8~30_combout ;
wire \CPU|odata~45_combout ;
wire \CPU|odata~46_combout ;
wire \CPU|odata~48_combout ;
wire \CPU|odata~49_combout ;
wire \CPU|odata~40_combout ;
wire \CPU|odata~41_combout ;
wire \CPU|odata~51_combout ;
wire \CPU|odata~39_combout ;
wire \CPU|odata~52_combout ;
wire \CPU|odata~38_combout ;
wire \CPU|odata~54_combout ;
wire \CPU|odata~55_combout ;
wire \crt|Mux2~1_combout ;
wire \crt|Mux2~0_combout ;
wire \crt|pstate[2]~1_combout ;
wire \crt|WideOr1~1_combout ;
wire \crt|WideOr1~0_combout ;
wire \crt|pstate[1]~0_combout ;
wire \crt|pstate~5_combout ;
wire \crt|pstate~2_combout ;
wire \crt|init2[3]~2_combout ;
wire \crt|pstate~3_combout ;
wire \crt|pstate~4_combout ;
wire \crt|cury[5]~5_combout ;
wire \crt|err~0_combout ;
wire \crt_rd_n~0_combout ;
wire \crt|exrd_n~q ;
wire \crt|err~1_combout ;
wire \crt|err~q ;
wire \SDRAM_DQ[3]~input_o ;
wire \ramd|odata[3]~feeder_combout ;
wire \kbd|Decoder1~7_combout ;
wire \kbd|keymatrix[7][3]~81_combout ;
wire \kbd|keymatrix[7][3]~q ;
wire \kbd|keymatrix[6][3]~82_combout ;
wire \kbd|keymatrix[6][3]~q ;
wire \kbd|odata[3]~33_combout ;
wire \kbd|keymatrix[2][3]~77_combout ;
wire \kbd|keymatrix[2][3]~q ;
wire \kbd|keymatrix[3][3]~75_combout ;
wire \kbd|keymatrix[3][3]~76_combout ;
wire \kbd|keymatrix[3][3]~q ;
wire \kbd|odata[3]~31_combout ;
wire \kbd|keymatrix[5][3]~79_combout ;
wire \kbd|keymatrix[5][3]~80_combout ;
wire \kbd|keymatrix[5][3]~q ;
wire \kbd|keymatrix[4][3]~78_combout ;
wire \kbd|keymatrix[4][3]~q ;
wire \kbd|odata[3]~32_combout ;
wire \kbd|keymatrix[0][3]~74_combout ;
wire \kbd|keymatrix[0][3]~q ;
wire \kbd|keymatrix[1][3]~73_combout ;
wire \kbd|keymatrix[1][3]~q ;
wire \kbd|odata[3]~30_combout ;
wire \kbd|odata[3]~34_combout ;
wire \ppa1|Decoder0~0_combout ;
wire \ppa1|Decoder0~2_combout ;
wire \ppa1|opc~6_combout ;
wire \ppa1|opc~7_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \CPU|M6~4_combout ;
wire \CPU|M6~2_combout ;
wire \CPU|M6~3_combout ;
wire \CPU|M6~q ;
wire \CPU|M7~1_combout ;
wire \CPU|Selector31~0_combout ;
wire \CPU|Decoder2~4_combout ;
wire \CPU|M7~0_combout ;
wire \CPU|M7~2_combout ;
wire \CPU|M7~q ;
wire \CPU|FC~9_combout ;
wire \CPU|M8~6_combout ;
wire \CPU|M8~9_combout ;
wire \CPU|M8~q ;
wire \CPU|always3~2_combout ;
wire \CPU|addr[5]~21_combout ;
wire \CPU|addr~29_combout ;
wire \CPU|addr~30_combout ;
wire \CPU|addr~31_combout ;
wire \Mux3~7_combout ;
wire \ppa1|Equal2~0_combout ;
wire \ppa1|opc[0]~0_combout ;
wire \ppa1|opc[0]~1_combout ;
wire \Mux7~2_combout ;
wire \kbd|Decoder1~2_combout ;
wire \kbd|keymatrix[6][0]~40_combout ;
wire \kbd|keymatrix[6][0]~q ;
wire \kbd|keymatrix[7][0]~39_combout ;
wire \kbd|keymatrix[7][0]~q ;
wire \kbd|odata[0]~8_combout ;
wire \kbd|keymatrix[1][0]~33_combout ;
wire \kbd|keymatrix[1][0]~q ;
wire \kbd|keymatrix[0][0]~34_combout ;
wire \kbd|keymatrix[0][0]~q ;
wire \kbd|odata[0]~5_combout ;
wire \kbd|keymatrix[5][0]~38_combout ;
wire \kbd|keymatrix[5][0]~q ;
wire \kbd|keymatrix[4][0]~37_combout ;
wire \kbd|keymatrix[4][0]~q ;
wire \kbd|odata[0]~7_combout ;
wire \kbd|keymatrix[3][0]~35_combout ;
wire \kbd|keymatrix[3][0]~q ;
wire \kbd|keymatrix[2][0]~36_combout ;
wire \kbd|keymatrix[2][0]~q ;
wire \kbd|odata[0]~6_combout ;
wire \kbd|odata[0]~9_combout ;
wire \Mux7~3_combout ;
wire \SDRAM_DQ[0]~input_o ;
wire \Mux7~4_combout ;
wire \CPU|Z[0]~0_combout ;
wire \CPU|Equal3~5_combout ;
wire \CPU|Selector1~3_combout ;
wire \CPU|read_r~0_combout ;
wire \Mux1~3_wirecell_combout ;
wire \CPU|read_r~q ;
wire \CPU|M5~2_combout ;
wire \CPU|M4~1_combout ;
wire \CPU|M4~2_combout ;
wire \CPU|M4~q ;
wire \CPU|addr[5]~62_combout ;
wire \CPU|addr[5]~24_combout ;
wire \CPU|addr[5]~25_combout ;
wire \CPU|Add8~0_combout ;
wire \CPU|addr~22_combout ;
wire \CPU|addr~23_combout ;
wire \CPU|addr~26_combout ;
wire \SDRAM_DQ[7]~input_o ;
wire \ramd|odata[7]~feeder_combout ;
wire \kbd|Decoder1~4_combout ;
wire \kbd|keymatrix[5][7]~54_combout ;
wire \kbd|keymatrix[5][7]~q ;
wire \kbd|keymatrix[4][7]~53_combout ;
wire \kbd|keymatrix[4][7]~q ;
wire \kbd|odata[7]~17_combout ;
wire \kbd|keymatrix[7][7]~55_combout ;
wire \kbd|keymatrix[7][7]~q ;
wire \kbd|keymatrix[6][7]~56_combout ;
wire \kbd|keymatrix[6][7]~q ;
wire \kbd|odata[7]~18_combout ;
wire \kbd|keymatrix[0][7]~50_combout ;
wire \kbd|keymatrix[0][7]~q ;
wire \kbd|keymatrix[1][7]~49_combout ;
wire \kbd|keymatrix[1][7]~q ;
wire \kbd|odata[7]~15_combout ;
wire \kbd|keymatrix[3][7]~51_combout ;
wire \kbd|keymatrix[3][7]~q ;
wire \kbd|keymatrix[2][7]~52_combout ;
wire \kbd|keymatrix[2][7]~q ;
wire \kbd|odata[7]~16_combout ;
wire \kbd|odata[7]~19_combout ;
wire \kbd|shifts[2]~3_combout ;
wire \kbd|shifts[2]~4_combout ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \Mux0~4_combout ;
wire \CPU|Z[7]~1_combout ;
wire \CPU|WideOr15~0_combout ;
wire \CPU|M3~1_combout ;
wire \CPU|M3~2_combout ;
wire \CPU|M3~3_combout ;
wire \CPU|M3~4_combout ;
wire \CPU|M3~0_combout ;
wire \CPU|M3~5_combout ;
wire \CPU|M3~6_combout ;
wire \CPU|M3~q ;
wire \CPU|odata~14_combout ;
wire \CPU|odata~15_combout ;
wire \CPU|Selector94~0_combout ;
wire \CPU|Selector102~0_combout ;
wire \CPU|odata~69_combout ;
wire \CPU|odata~70_combout ;
wire \CPU|Selector110~0_combout ;
wire \CPU|Selector110~1_combout ;
wire \CPU|Selector118~0_combout ;
wire \CPU|Selector118~1_combout ;
wire \CPU|odata~72_combout ;
wire \CPU|odata~73_combout ;
wire \CPU|odata~74_combout ;
wire \CPU|odata~75_combout ;
wire \ppa1|opc~4_combout ;
wire \ppa1|opc~5_combout ;
wire \Mux5~4_combout ;
wire \kbd|Decoder1~5_combout ;
wire \kbd|keymatrix[1][2]~57_combout ;
wire \kbd|keymatrix[1][2]~q ;
wire \kbd|keymatrix[0][2]~58_combout ;
wire \kbd|keymatrix[0][2]~q ;
wire \kbd|odata[2]~20_combout ;
wire \kbd|keymatrix[2][2]~60_combout ;
wire \kbd|keymatrix[2][2]~q ;
wire \kbd|keymatrix[3][2]~59_combout ;
wire \kbd|keymatrix[3][2]~q ;
wire \kbd|odata[2]~21_combout ;
wire \kbd|keymatrix[4][2]~61_combout ;
wire \kbd|keymatrix[4][2]~q ;
wire \kbd|keymatrix[5][2]~62_combout ;
wire \kbd|keymatrix[5][2]~q ;
wire \kbd|odata[2]~22_combout ;
wire \kbd|keymatrix[6][2]~64_combout ;
wire \kbd|keymatrix[6][2]~q ;
wire \kbd|keymatrix[7][2]~63_combout ;
wire \kbd|keymatrix[7][2]~q ;
wire \kbd|odata[2]~23_combout ;
wire \kbd|odata[2]~24_combout ;
wire \Mux5~5_combout ;
wire \crt|Mux0~0_combout ;
wire \crt|enable~2_combout ;
wire \crt|enable~3_combout ;
wire \crt|enable~q ;
wire \SDRAM_DQ[2]~input_o ;
wire \Mux5~6_combout ;
wire \Mux5~7_combout ;
wire \CPU|Selector13~8_combout ;
wire \CPU|save_r~feeder_combout ;
wire \CPU|save_r~q ;
wire \CPU|WideXnor1~0_combout ;
wire \CPU|WideXnor1~1_combout ;
wire \CPU|WideXnor1~combout ;
wire \CPU|FP~0_combout ;
wire \CPU|WideXnor0~0_combout ;
wire \CPU|WideXnor0~1_combout ;
wire \CPU|WideXnor0~2_combout ;
wire \CPU|FP~q ;
wire \CPU|Z~55_combout ;
wire \CPU|Z~56_combout ;
wire \CPU|Z~57_combout ;
wire \CPU|Z~58_combout ;
wire \CPU|Selector45~0_combout ;
wire \CPU|Z~60_combout ;
wire \CPU|Z~61_combout ;
wire \CPU|Z~86_combout ;
wire \CPU|Z1[2]~4_combout ;
wire \CPU|Selector93~0_combout ;
wire \CPU|odata~88_combout ;
wire \CPU|odata~89_combout ;
wire \CPU|odata~90_combout ;
wire \CPU|odata~91_combout ;
wire \CPU|odata~92_combout ;
wire \CPU|odata~93_combout ;
wire \CPU|odata~81_combout ;
wire \CPU|odata~82_combout ;
wire \CPU|odata~83_combout ;
wire \CPU|odata~84_combout ;
wire \CPU|odata~85_combout ;
wire \CPU|odata~86_combout ;
wire \CPU|odata~87_combout ;
wire \CPU|odata~94_combout ;
wire \CPU|odata~80_combout ;
wire \CPU|odata~95_combout ;
wire \CPU|odata~136_combout ;
wire \CPU|odata[2]~1_combout ;
wire \dma|mode[2]~feeder_combout ;
wire \dma|mode[2]~0_combout ;
wire \dma|Selector6~0_combout ;
wire \dma|Selector6~1_combout ;
wire \crt|init3[6]~feeder_combout ;
wire \crt|init3[6]~0_combout ;
wire \crt|istate~0_combout ;
wire \crt|always0~7_combout ;
wire \crt|istate~1_combout ;
wire \crt|istate~q ;
wire \crt|dmae~0_combout ;
wire \SDRAM_DQ[4]~input_o ;
wire \SDRAM_DQ[5]~input_o ;
wire \ramd|odata[5]~feeder_combout ;
wire \crt|always0~6_combout ;
wire \crt|Add9~0_combout ;
wire \crt|Add9~20_combout ;
wire \crt|always0~2_combout ;
wire \crt|always0~3_combout ;
wire \vid|LessThan0~1_combout ;
wire \vid|LessThan0~0_combout ;
wire \vid|address_in[14]~14_combout ;
wire \crt|always0~4_combout ;
wire \crt|chline[0]~5_combout ;
wire \vid|v_cnt[10]~0_combout ;
wire \vid|Add3~7 ;
wire \vid|Add3~8_combout ;
wire \vid|Add3~0_combout ;
wire \vid|Add3~1 ;
wire \vid|Add3~2_combout ;
wire \vid|Add3~3 ;
wire \vid|Add3~4_combout ;
wire \vid|Equal5~0_combout ;
wire \vid|v_cnt~3_combout ;
wire \vid|Add3~9 ;
wire \vid|Add3~10_combout ;
wire \vid|v_cnt~1_combout ;
wire \vid|Add3~11 ;
wire \vid|Add3~12_combout ;
wire \vid|Add3~13 ;
wire \vid|Add3~14_combout ;
wire \vid|Equal5~1_combout ;
wire \vid|v_cnt~5_combout ;
wire \vid|Add3~15 ;
wire \vid|Add3~16_combout ;
wire \vid|Add3~17 ;
wire \vid|Add3~18_combout ;
wire \vid|Add3~19 ;
wire \vid|Add3~20_combout ;
wire \vid|Equal5~2_combout ;
wire \vid|v_cnt~4_combout ;
wire \vid|Add3~5 ;
wire \vid|Add3~6_combout ;
wire \vid|v_cnt~2_combout ;
wire \vid|vr_wg75~1_combout ;
wire \vid|vr_wg75~2_combout ;
wire \vid|vr_wg75~0_combout ;
wire \vid|vr_wg75~3_combout ;
wire \crt|exvrtc~q ;
wire \crt|chline[4]~7_combout ;
wire \crt|always0~1_combout ;
wire \crt|exhrtc~feeder_combout ;
wire \crt|exhrtc~q ;
wire \crt|chline[0]~8_combout ;
wire \crt|chline[0]~6 ;
wire \crt|chline[1]~9_combout ;
wire \crt|chline[1]~10 ;
wire \crt|chline[2]~11_combout ;
wire \crt|init2[3]~3_combout ;
wire \crt|Equal5~0_combout ;
wire \crt|chline[2]~12 ;
wire \crt|chline[3]~13_combout ;
wire \crt|chline[3]~14 ;
wire \crt|chline[4]~15_combout ;
wire \crt|Equal5~1_combout ;
wire \crt|Equal5~2_combout ;
wire \crt|ypos[0]~6_combout ;
wire \crt|ipos[0]~0_combout ;
wire \crt|Add9~1 ;
wire \crt|Add9~2_combout ;
wire \crt|Add9~19_combout ;
wire \crt|Add9~3 ;
wire \crt|Add9~4_combout ;
wire \crt|Add9~18_combout ;
wire \crt|Add9~5 ;
wire \crt|Add9~6_combout ;
wire \crt|Add9~17_combout ;
wire \crt|Add9~7 ;
wire \crt|Add9~8_combout ;
wire \crt|Add9~16_combout ;
wire \crt|Add9~9 ;
wire \crt|Add9~10_combout ;
wire \crt|Add9~15_combout ;
wire \crt|Add9~11 ;
wire \crt|Add9~12_combout ;
wire \crt|Add9~14_combout ;
wire \crt|init0[1]~0_combout ;
wire \crt|LessThan2~1_cout ;
wire \crt|LessThan2~3_cout ;
wire \crt|LessThan2~5_cout ;
wire \crt|LessThan2~7_cout ;
wire \crt|LessThan2~9_cout ;
wire \crt|LessThan2~11_cout ;
wire \crt|LessThan2~12_combout ;
wire \crt|ypos[0]~7_combout ;
wire \crt|ypos[0]~19_combout ;
wire \crt|ypos[0]~8 ;
wire \crt|ypos[1]~9_combout ;
wire \crt|ypos[1]~10 ;
wire \crt|ypos[2]~11_combout ;
wire \crt|ypos[2]~12 ;
wire \crt|ypos[3]~13_combout ;
wire \crt|ypos[3]~14 ;
wire \crt|ypos[4]~15_combout ;
wire \crt|ypos[4]~16 ;
wire \crt|ypos[5]~17_combout ;
wire \crt|init1[5]~0_combout ;
wire \crt|LessThan3~1_cout ;
wire \crt|LessThan3~3_cout ;
wire \crt|LessThan3~5_cout ;
wire \crt|LessThan3~7_cout ;
wire \crt|LessThan3~9_cout ;
wire \crt|LessThan3~10_combout ;
wire \SDRAM_DQ[1]~input_o ;
wire \crt|dmae~1_combout ;
wire \crt|dmae~2_combout ;
wire \crt|dmae~q ;
wire \crt|drq~0_combout ;
wire \crt|drq~1_combout ;
wire \crt|drq~q ;
wire \dma|Selector1~0_combout ;
wire \dma|state.ST_WAIT~q ;
wire \dma|state~15_combout ;
wire \dma|state~16_combout ;
wire \dma|state~17_combout ;
wire \dma|state.ST_T1~q ;
wire \dma|Selector3~0_combout ;
wire \dma|state.ST_T2~q ;
wire \dma|state.ST_T3~feeder_combout ;
wire \dma|state.ST_T3~q ;
wire \dma|Selector0~0_combout ;
wire \dma|state.ST_IDLE~q ;
wire \cpu_cnt[0]~5_combout ;
wire \hldareg[0]~feeder_combout ;
wire \hldareg~9_combout ;
wire \hldareg~8_combout ;
wire \hldareg~7_combout ;
wire \hldareg~6_combout ;
wire \hldareg~5_combout ;
wire \hldareg~4_combout ;
wire \hldareg~3_combout ;
wire \hldareg~2_combout ;
wire \hldareg~0_combout ;
wire \hldareg~1_combout ;
wire \always3~0_combout ;
wire \cpu_cnt[3]~12 ;
wire \cpu_cnt[4]~13_combout ;
wire \cpu_cnt[1]~15_combout ;
wire \cpu_cnt[0]~6 ;
wire \cpu_cnt[1]~7_combout ;
wire \cpu_cnt[1]~8 ;
wire \cpu_cnt[2]~9_combout ;
wire \cpu_cnt[2]~10 ;
wire \cpu_cnt[3]~11_combout ;
wire \LessThan0~0_combout ;
wire \cpu_ce2~0_combout ;
wire \cpu_ce2~q ;
wire \CPU|state~15_combout ;
wire \CPU|M1~0_combout ;
wire \CPU|M1~1_combout ;
wire \CPU|M1~q ;
wire \CPU|M5~4_combout ;
wire \CPU|M5~3_combout ;
wire \CPU|M5~1_combout ;
wire \CPU|M5~5_combout ;
wire \CPU|M5~q ;
wire \CPU|addr[13]~11_combout ;
wire \CPU|addr~52_combout ;
wire \CPU|addr~53_combout ;
wire \CPU|addr[13]~6_combout ;
wire \Mux5~3_combout ;
wire \Mux2~2_combout ;
wire \crt|irq~2_combout ;
wire \crt|always0~5_combout ;
wire \crt|irq~0_combout ;
wire \crt|irq~1_combout ;
wire \crt|irq~3_combout ;
wire \crt|irq~4_combout ;
wire \crt|irq~5_combout ;
wire \crt|irq~q ;
wire \kbd|shifts[0]~5_combout ;
wire \kbd|WideOr16~0_combout ;
wire \kbd|shifts[0]~6_combout ;
wire \kbd|shifts[0]~7_combout ;
wire \Mux2~0_combout ;
wire \kbd|Decoder1~6_combout ;
wire \kbd|keymatrix[6][5]~71_combout ;
wire \kbd|keymatrix[6][5]~q ;
wire \kbd|keymatrix[7][5]~72_combout ;
wire \kbd|keymatrix[7][5]~q ;
wire \kbd|odata[5]~28_combout ;
wire \kbd|keymatrix[0][5]~65_combout ;
wire \kbd|keymatrix[0][5]~q ;
wire \kbd|keymatrix[1][5]~66_combout ;
wire \kbd|keymatrix[1][5]~q ;
wire \kbd|odata[5]~25_combout ;
wire \kbd|keymatrix[3][5]~68_combout ;
wire \kbd|keymatrix[3][5]~q ;
wire \kbd|keymatrix[2][5]~67_combout ;
wire \kbd|keymatrix[2][5]~q ;
wire \kbd|odata[5]~26_combout ;
wire \kbd|keymatrix[4][5]~69_combout ;
wire \kbd|keymatrix[4][5]~q ;
wire \kbd|keymatrix[5][5]~70_combout ;
wire \kbd|keymatrix[5][5]~q ;
wire \kbd|odata[5]~27_combout ;
wire \kbd|odata[5]~29_combout ;
wire \Mux2~1_combout ;
wire \Mux2~3_combout ;
wire \CPU|Equal3~4_combout ;
wire \CPU|halt~1_combout ;
wire \CPU|halt~0_combout ;
wire \CPU|halt~2_combout ;
wire \CPU|halt~q ;
wire \CPU|M17~2_combout ;
wire \CPU|jmp~1_combout ;
wire \CPU|M2~5_combout ;
wire \CPU|M2~0_combout ;
wire \CPU|M2~2_combout ;
wire \CPU|M2~1_combout ;
wire \CPU|M2~3_combout ;
wire \CPU|M2~4_combout ;
wire \CPU|M2~6_combout ;
wire \CPU|M2~q ;
wire \CPU|addr[5]~16_combout ;
wire \CPU|addr~14_combout ;
wire \CPU|addr~15_combout ;
wire \CPU|addr[15]~0_combout ;
wire \kbd|Decoder1~1_combout ;
wire \kbd|keymatrix[5][1]~30_combout ;
wire \kbd|keymatrix[5][1]~q ;
wire \kbd|keymatrix[4][1]~27_combout ;
wire \kbd|keymatrix[4][1]~q ;
wire \kbd|odata[1]~2_combout ;
wire \kbd|keymatrix[0][1]~24_combout ;
wire \kbd|keymatrix[0][1]~q ;
wire \kbd|keymatrix[1][1]~23_combout ;
wire \kbd|keymatrix[1][1]~q ;
wire \kbd|odata[1]~0_combout ;
wire \kbd|keymatrix[6][1]~32_combout ;
wire \kbd|keymatrix[6][1]~q ;
wire \kbd|keymatrix[7][1]~31_combout ;
wire \kbd|keymatrix[7][1]~q ;
wire \kbd|odata[1]~3_combout ;
wire \kbd|keymatrix[2][1]~26_combout ;
wire \kbd|keymatrix[2][1]~q ;
wire \kbd|keymatrix[3][1]~25_combout ;
wire \kbd|keymatrix[3][1]~q ;
wire \kbd|odata[1]~1_combout ;
wire \kbd|odata[1]~4_combout ;
wire \ppa1|Decoder0~1_combout ;
wire \ppa1|opc~2_combout ;
wire \ppa1|opc~3_combout ;
wire \Mux6~1_combout ;
wire \Mux6~2_combout ;
wire \Mux6~0_combout ;
wire \Mux6~3_combout ;
wire \Mux6~4_combout ;
wire \CPU|WideOr27~0_combout ;
wire \CPU|incdec~q ;
wire \CPU|Z1[6]~2_combout ;
wire \CPU|H[6]~7_combout ;
wire \CPU|H[6]~feeder_combout ;
wire \CPU|Add9~28_combout ;
wire \CPU|addr~57_combout ;
wire \CPU|addr~58_combout ;
wire \CPU|addr[14]~7_combout ;
wire \kbd|Decoder1~0_combout ;
wire \kbd|keymatrix[1][4]~5_combout ;
wire \kbd|keymatrix[1][4]~q ;
wire \kbd|keymatrix[0][4]~2_combout ;
wire \kbd|keymatrix[0][4]~q ;
wire \Mux3~8_combout ;
wire \kbd|keymatrix[6][4]~19_combout ;
wire \kbd|keymatrix[6][4]~q ;
wire \kbd|keymatrix[7][4]~22_combout ;
wire \kbd|keymatrix[7][4]~q ;
wire \Mux3~11_combout ;
wire \kbd|keymatrix[5][4]~12_combout ;
wire \kbd|keymatrix[5][4]~13_combout ;
wire \kbd|keymatrix[5][4]~q ;
wire \kbd|keymatrix[4][4]~16_combout ;
wire \kbd|keymatrix[4][4]~q ;
wire \Mux3~10_combout ;
wire \kbd|keymatrix[2][4]~8_combout ;
wire \kbd|keymatrix[2][4]~q ;
wire \kbd|keymatrix[3][4]~11_combout ;
wire \kbd|keymatrix[3][4]~q ;
wire \Mux3~9_combout ;
wire \Mux3~12_combout ;
wire \Mux3~13_combout ;
wire \Mux3~14_combout ;
wire \Mux3~5_combout ;
wire \Mux3~6_combout ;
wire \Mux3~15_combout ;
wire \CPU|Decoder2~8_combout ;
wire \CPU|M15~0_combout ;
wire \CPU|M15~1_combout ;
wire \CPU|M15~q ;
wire \CPU|always3~3_combout ;
wire \CPU|M1n~1_combout ;
wire \CPU|M1n~combout ;
wire \CPU|state~13_combout ;
wire \CPU|state~14_combout ;
wire \CPU|state.000~q ;
wire \CPU|state.001~0_combout ;
wire \CPU|state.001~q ;
wire \CPU|state.010~q ;
wire \CPU|odata~18_combout ;
wire \CPU|Selector95~0_combout ;
wire \CPU|odata~19_combout ;
wire \CPU|odata~16_combout ;
wire \CPU|odata~21_combout ;
wire \CPU|odata~22_combout ;
wire \CPU|odata~24_combout ;
wire \CPU|odata~25_combout ;
wire \CPU|odata~31_combout ;
wire \CPU|odata~29_combout ;
wire \CPU|odata~30_combout ;
wire \CPU|odata~33_combout ;
wire \CPU|odata~35_combout ;
wire \CPU|odata~36_combout ;
wire \CPU|odata~37_combout ;
wire \CPU|odata[0]~0_combout ;
wire \ramd|data[0]~feeder_combout ;
wire \ramd|addr[0]~15_combout ;
wire \ramd|Equal0~1_combout ;
wire \ramd|data[1]~feeder_combout ;
wire \ramd|data[2]~feeder_combout ;
wire \ramd|data[5]~feeder_combout ;
wire \ramd|data[6]~feeder_combout ;
wire \kbd|kbd|PS2_Controller|Selector39~0_combout ;
wire \kbd|kbd|PS2_Controller|PS2ClockOut~q ;
wire \kbd|kbd|PS2_Controller|Selector38~0_combout ;
wire \kbd|kbd|PS2_Controller|PS2Clock_Z~q ;
wire \kbd|kbd|PS2_Controller|Equal4~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector0~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector41~1_combout ;
wire \kbd|kbd|PS2_Controller|Selector41~2_combout ;
wire \kbd|kbd|PS2_Controller|Selector41~0_combout ;
wire \kbd|kbd|PS2_Controller|Selector41~3_combout ;
wire \kbd|kbd|PS2_Controller|PS2DataOut~q ;
wire \kbd|kbd|PS2_Controller|Selector40~0_combout ;
wire \kbd|kbd|PS2_Controller|PS2Data_Z~q ;
wire \ramd|Selector2~0_combout ;
wire \dma|Add0~0_combout ;
wire \dma|chaddr~17_combout ;
wire \dma|chaddr~18_combout ;
wire \dma|chtcnt[3][10]~feeder_combout ;
wire \dma|chaddr[3][8]~38_combout ;
wire \dma|chaddr[3][8]~39_combout ;
wire \dma|chtcnt[3][8]~36_combout ;
wire \dma|chtcnt[3][10]~q ;
wire \dma|chtcnt[3][9]~q ;
wire \dma|chtcnt[3][8]~q ;
wire \dma|chtcnt[3][2]~35_combout ;
wire \dma|chtcnt[3][7]~q ;
wire \dma|chtcnt[3][6]~q ;
wire \dma|chtcnt[3][5]~feeder_combout ;
wire \dma|chtcnt[3][5]~q ;
wire \dma|chtcnt[3][4]~feeder_combout ;
wire \dma|chtcnt[3][4]~q ;
wire \dma|chtcnt[3][3]~feeder_combout ;
wire \dma|chtcnt[3][3]~q ;
wire \dma|chtcnt[3][2]~feeder_combout ;
wire \dma|chtcnt[3][2]~q ;
wire \dma|Add1~0_combout ;
wire \dma|chtcnt[3][0]~q ;
wire \dma|chtcnt[0][0]~1_combout ;
wire \dma|chtcnt~20_combout ;
wire \dma|ff~0_combout ;
wire \dma|chtcnt[2][2]~18_combout ;
wire \dma|chtcnt[2][0]~q ;
wire \dma|chaddr~15_combout ;
wire \dma|chtcnt[0][2]~19_combout ;
wire \dma|chtcnt[0][0]~q ;
wire \dma|Mux32~0_combout ;
wire \dma|Add1~1 ;
wire \dma|Add1~2_combout ;
wire \dma|chtcnt[3][1]~q ;
wire \dma|chtcnt[0][1]~3_combout ;
wire \dma|chtcnt[0][1]~q ;
wire \dma|chtcnt~24_combout ;
wire \dma|chtcnt[2][1]~q ;
wire \dma|Mux31~0_combout ;
wire \dma|Add1~3 ;
wire \dma|Add1~4_combout ;
wire \dma|chtcnt[0][2]~0_combout ;
wire \dma|chtcnt~17_combout ;
wire \dma|chtcnt[2][2]~q ;
wire \dma|chtcnt[0][2]~q ;
wire \dma|Mux30~0_combout ;
wire \dma|Add1~5 ;
wire \dma|Add1~6_combout ;
wire \dma|chtcnt[0][3]~4_combout ;
wire \dma|chtcnt~25_combout ;
wire \dma|chtcnt[2][3]~q ;
wire \dma|chtcnt[0][3]~q ;
wire \dma|Mux29~0_combout ;
wire \dma|Add1~7 ;
wire \dma|Add1~8_combout ;
wire \dma|chtcnt[0][4]~5_combout ;
wire \dma|chtcnt~26_combout ;
wire \dma|chtcnt[2][4]~q ;
wire \dma|chtcnt[0][4]~q ;
wire \dma|Mux28~0_combout ;
wire \dma|Add1~9 ;
wire \dma|Add1~10_combout ;
wire \dma|chtcnt[0][5]~6_combout ;
wire \dma|chtcnt~27_combout ;
wire \dma|chtcnt[2][5]~q ;
wire \dma|chtcnt[0][5]~q ;
wire \dma|Mux27~0_combout ;
wire \dma|Add1~11 ;
wire \dma|Add1~12_combout ;
wire \dma|chtcnt[0][6]~7_combout ;
wire \dma|chtcnt~28_combout ;
wire \dma|chtcnt[2][6]~q ;
wire \dma|chtcnt[0][6]~q ;
wire \dma|Mux26~0_combout ;
wire \dma|Add1~13 ;
wire \dma|Add1~14_combout ;
wire \dma|chtcnt[0][7]~8_combout ;
wire \dma|chtcnt[0][7]~q ;
wire \dma|chtcnt~29_combout ;
wire \dma|chtcnt[2][7]~q ;
wire \dma|Mux25~0_combout ;
wire \dma|Add1~15 ;
wire \dma|Add1~16_combout ;
wire \dma|chtcnt[0][8]~2_combout ;
wire \dma|chtcnt~21_combout ;
wire \dma|chaddr[0][8]~21_combout ;
wire \dma|chtcnt[2][8]~22_combout ;
wire \dma|chtcnt[2][8]~q ;
wire \dma|chtcnt[0][8]~23_combout ;
wire \dma|chtcnt[0][8]~q ;
wire \dma|Mux24~0_combout ;
wire \dma|Add1~17 ;
wire \dma|Add1~18_combout ;
wire \dma|chtcnt[0][9]~9_combout ;
wire \dma|chtcnt~30_combout ;
wire \dma|chtcnt[2][9]~q ;
wire \dma|chtcnt[0][9]~q ;
wire \dma|Mux23~0_combout ;
wire \dma|Add1~19 ;
wire \dma|Add1~20_combout ;
wire \dma|chtcnt[0][10]~10_combout ;
wire \dma|chtcnt~31_combout ;
wire \dma|chtcnt[2][10]~q ;
wire \dma|chtcnt[0][10]~q ;
wire \dma|Mux22~0_combout ;
wire \dma|Add1~21 ;
wire \dma|Add1~22_combout ;
wire \dma|chtcnt[3][11]~feeder_combout ;
wire \dma|chtcnt[3][11]~q ;
wire \dma|chtcnt[0][11]~11_combout ;
wire \dma|chtcnt~32_combout ;
wire \dma|chtcnt[2][11]~q ;
wire \dma|chtcnt[0][11]~q ;
wire \dma|Mux21~0_combout ;
wire \dma|Equal8~2_combout ;
wire \dma|chtcnt[3][13]~feeder_combout ;
wire \dma|chtcnt[3][13]~q ;
wire \dma|chtcnt[0][13]~q ;
wire \dma|Mux19~0_combout ;
wire \dma|chtcnt[3][12]~feeder_combout ;
wire \dma|chtcnt[3][12]~q ;
wire \dma|Add1~23 ;
wire \dma|Add1~24_combout ;
wire \dma|chtcnt[0][12]~12_combout ;
wire \dma|chtcnt[0][12]~q ;
wire \dma|chtcnt~34_combout ;
wire \dma|chtcnt[2][12]~q ;
wire \dma|Mux20~0_combout ;
wire \dma|Add1~25 ;
wire \dma|Add1~26_combout ;
wire \dma|chtcnt[0][13]~13_combout ;
wire \dma|chtcnt~33_combout ;
wire \dma|chtcnt[2][13]~q ;
wire \dma|Equal8~3_combout ;
wire \dma|Equal8~1_combout ;
wire \dma|Equal8~0_combout ;
wire \dma|Equal8~4_combout ;
wire \dma|chaddr[3][0]~feeder_combout ;
wire \dma|chaddr[3][0]~40_combout ;
wire \dma|chaddr[3][0]~q ;
wire \dma|chaddr[0][0]~0_combout ;
wire \dma|Equal0~0_combout ;
wire \dma|chaddr[0][0]~16_combout ;
wire \dma|chaddr[0][0]~q ;
wire \dma|chaddr~19_combout ;
wire \dma|Equal5~0_combout ;
wire \dma|chaddr[2][0]~20_combout ;
wire \dma|chaddr[2][0]~q ;
wire \ramd|addr[0]~0_combout ;
wire \ramd|Equal2~0_combout ;
wire \dma|chaddr[3][2]~feeder_combout ;
wire \dma|chaddr[3][2]~q ;
wire \dma|chaddr[3][1]~feeder_combout ;
wire \dma|chaddr[3][1]~q ;
wire \dma|Add0~1 ;
wire \dma|Add0~2_combout ;
wire \dma|chaddr[0][1]~2_combout ;
wire \dma|chaddr~25_combout ;
wire \dma|chaddr[2][1]~q ;
wire \dma|chaddr[0][1]~q ;
wire \ramd|addr[1]~2_combout ;
wire \dma|Add0~3 ;
wire \dma|Add0~4_combout ;
wire \dma|chaddr[0][2]~4_combout ;
wire \dma|chaddr~27_combout ;
wire \dma|chaddr[2][2]~q ;
wire \dma|chaddr[0][2]~q ;
wire \ramd|addr[2]~4_combout ;
wire \dma|Add0~5 ;
wire \dma|Add0~6_combout ;
wire \dma|chaddr[3][3]~feeder_combout ;
wire \dma|chaddr[3][3]~q ;
wire \dma|chaddr[0][3]~6_combout ;
wire \dma|chaddr~29_combout ;
wire \dma|chaddr[2][3]~q ;
wire \dma|chaddr[0][3]~q ;
wire \ramd|addr[3]~6_combout ;
wire \dma|Add0~7 ;
wire \dma|Add0~8_combout ;
wire \dma|chaddr[3][4]~feeder_combout ;
wire \dma|chaddr[3][4]~q ;
wire \dma|chaddr[0][4]~8_combout ;
wire \dma|chaddr[0][4]~q ;
wire \dma|chaddr~31_combout ;
wire \dma|chaddr[2][4]~q ;
wire \ramd|addr[4]~8_combout ;
wire \dma|Add0~9 ;
wire \dma|Add0~10_combout ;
wire \dma|chaddr[3][5]~feeder_combout ;
wire \dma|chaddr[3][5]~q ;
wire \dma|chaddr[0][5]~10_combout ;
wire \dma|chaddr~33_combout ;
wire \dma|chaddr[2][5]~q ;
wire \dma|chaddr[0][5]~q ;
wire \ramd|addr[5]~10_combout ;
wire \dma|Add0~11 ;
wire \dma|Add0~12_combout ;
wire \dma|chaddr[3][6]~feeder_combout ;
wire \dma|chaddr[3][6]~q ;
wire \dma|chaddr[0][6]~12_combout ;
wire \dma|chaddr~35_combout ;
wire \dma|chaddr[2][6]~q ;
wire \dma|chaddr[0][6]~q ;
wire \ramd|addr[6]~12_combout ;
wire \dma|Add0~13 ;
wire \dma|Add0~14_combout ;
wire \dma|chaddr[3][7]~feeder_combout ;
wire \dma|chaddr[3][7]~q ;
wire \dma|chaddr[0][7]~14_combout ;
wire \dma|chaddr~37_combout ;
wire \dma|chaddr[2][7]~q ;
wire \dma|chaddr[0][7]~q ;
wire \ramd|addr[7]~14_combout ;
wire \dma|Add0~15 ;
wire \dma|Add0~16_combout ;
wire \dma|chaddr[3][8]~41_combout ;
wire \dma|chaddr[3][8]~q ;
wire \dma|chaddr[0][8]~1_combout ;
wire \dma|chaddr~23_combout ;
wire \dma|chaddr[2][8]~24_combout ;
wire \dma|chaddr[2][8]~q ;
wire \dma|chaddr[0][8]~22_combout ;
wire \dma|chaddr[0][8]~q ;
wire \ramd|addr[8]~1_combout ;
wire \ramd|Selector8~0_combout ;
wire \dma|Add0~17 ;
wire \dma|Add0~18_combout ;
wire \dma|chaddr[3][9]~q ;
wire \dma|chaddr[0][9]~3_combout ;
wire \dma|chaddr~26_combout ;
wire \dma|chaddr[2][9]~q ;
wire \dma|chaddr[0][9]~q ;
wire \ramd|addr[9]~3_combout ;
wire \ramd|Selector7~0_combout ;
wire \dma|Add0~19 ;
wire \dma|Add0~20_combout ;
wire \dma|chaddr[3][10]~feeder_combout ;
wire \dma|chaddr[3][10]~q ;
wire \dma|chaddr[0][10]~5_combout ;
wire \dma|chaddr~28_combout ;
wire \dma|chaddr[2][10]~q ;
wire \dma|chaddr[0][10]~q ;
wire \ramd|addr[10]~5_combout ;
wire \ramd|Selector6~0_combout ;
wire \dma|Add0~21 ;
wire \dma|Add0~22_combout ;
wire \dma|chaddr[3][11]~feeder_combout ;
wire \dma|chaddr[3][11]~q ;
wire \dma|chaddr[0][11]~7_combout ;
wire \dma|chaddr[0][11]~q ;
wire \dma|chaddr~30_combout ;
wire \dma|chaddr[2][11]~q ;
wire \ramd|addr[11]~7_combout ;
wire \ramd|Selector5~0_combout ;
wire \dma|chaddr[3][12]~feeder_combout ;
wire \dma|chaddr[3][12]~q ;
wire \dma|Add0~23 ;
wire \dma|Add0~24_combout ;
wire \dma|chaddr[0][12]~9_combout ;
wire \dma|chaddr~32_combout ;
wire \dma|chaddr[2][12]~q ;
wire \dma|chaddr[0][12]~q ;
wire \ramd|addr[12]~9_combout ;
wire \ramd|Selector4~0_combout ;
wire \dma|Add0~25 ;
wire \dma|Add0~26_combout ;
wire \dma|chaddr[3][13]~feeder_combout ;
wire \dma|chaddr[3][13]~q ;
wire \dma|chaddr[0][13]~11_combout ;
wire \dma|chaddr~34_combout ;
wire \dma|chaddr[2][13]~q ;
wire \dma|chaddr[0][13]~q ;
wire \ramd|addr[13]~11_combout ;
wire \ramd|Selector3~0_combout ;
wire \dma|chaddr[3][14]~q ;
wire \dma|Add0~27 ;
wire \dma|Add0~28_combout ;
wire \dma|chaddr[0][14]~13_combout ;
wire \dma|chaddr~36_combout ;
wire \dma|chaddr[2][14]~q ;
wire \dma|chaddr[0][14]~q ;
wire \ramd|addr[14]~13_combout ;
wire \ramd|Selector2~1_combout ;
wire \ramd|Selector1~0_combout ;
wire \ramd|Equal0~0_combout ;
wire \ramd|WideOr1~0_combout ;
wire \ramd|WideOr0~0_combout ;
wire \sdcs~0_combout ;
wire \sdcs~q ;
wire \sdcmd~0_combout ;
wire \sdcmd~q ;
wire \CPU|inte[0]~0_combout ;
wire \CPU|inte[0]~3_combout ;
wire \CPU|inte[1]~1_combout ;
wire \CPU|inte[1]~2_combout ;
wire \comb~0_combout ;
wire \sound|PWM_accumulator[0]~24_combout ;
wire \sound|PWM_accumulator[1]~8_combout ;
wire \sound|PWM_accumulator[1]~9 ;
wire \sound|PWM_accumulator[2]~10_combout ;
wire \sound|PWM_accumulator[2]~11 ;
wire \sound|PWM_accumulator[3]~12_combout ;
wire \sound|PWM_accumulator[3]~13 ;
wire \sound|PWM_accumulator[4]~14_combout ;
wire \sound|PWM_accumulator[4]~15 ;
wire \sound|PWM_accumulator[5]~16_combout ;
wire \sound|PWM_accumulator[5]~17 ;
wire \sound|PWM_accumulator[6]~18_combout ;
wire \sound|PWM_accumulator[6]~19 ;
wire \sound|PWM_accumulator[7]~20_combout ;
wire \sound|PWM_accumulator[7]~21 ;
wire \sound|PWM_accumulator[8]~22_combout ;
wire \clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \vid|vgasync|Add0~0_combout ;
wire \vid|vgasync|Equal0~1_combout ;
wire \vid|vgasync|Add0~15 ;
wire \vid|vgasync|Add0~16_combout ;
wire \vid|vgasync|Add0~17 ;
wire \vid|vgasync|Add0~18_combout ;
wire \vid|vgasync|Add0~19 ;
wire \vid|vgasync|Add0~20_combout ;
wire \vid|vgasync|Equal0~0_combout ;
wire \vid|vgasync|CounterX~0_combout ;
wire \vid|vgasync|Equal0~2_combout ;
wire \vid|vgasync|CounterX~2_combout ;
wire \vid|vgasync|Add0~1 ;
wire \vid|vgasync|Add0~2_combout ;
wire \vid|vgasync|Add0~3 ;
wire \vid|vgasync|Add0~4_combout ;
wire \vid|vgasync|Add0~5 ;
wire \vid|vgasync|Add0~6_combout ;
wire \vid|vgasync|Add0~7 ;
wire \vid|vgasync|Add0~8_combout ;
wire \vid|vgasync|Add0~9 ;
wire \vid|vgasync|Add0~10_combout ;
wire \vid|vgasync|CounterX~1_combout ;
wire \vid|vgasync|Add0~11 ;
wire \vid|vgasync|Add0~12_combout ;
wire \vid|vgasync|Add0~13 ;
wire \vid|vgasync|Add0~14_combout ;
wire \vid|vgasync|vga_HS~0_combout ;
wire \vid|vgasync|vga_HS~1_combout ;
wire \vid|vgasync|vga_HS~q ;
wire \vid|vgasync|inDisplayArea~1_combout ;
wire \vid|vgasync|Add1~0_combout ;
wire \vid|vgasync|Equal0~3_combout ;
wire \vid|vgasync|Add1~1 ;
wire \vid|vgasync|Add1~2_combout ;
wire \vid|vgasync|Equal1~2_combout ;
wire \vid|vgasync|Add1~15 ;
wire \vid|vgasync|Add1~16_combout ;
wire \vid|vgasync|Equal1~0_combout ;
wire \vid|vgasync|Add1~17 ;
wire \vid|vgasync|Add1~18_combout ;
wire \vid|vgasync|CounterY~3_combout ;
wire \vid|vgasync|Add1~19 ;
wire \vid|vgasync|Add1~20_combout ;
wire \vid|vgasync|Equal1~1_combout ;
wire \vid|vgasync|CounterY~4_combout ;
wire \vid|vgasync|Add1~3 ;
wire \vid|vgasync|Add1~4_combout ;
wire \vid|vgasync|Add1~5 ;
wire \vid|vgasync|Add1~6_combout ;
wire \vid|vgasync|Add1~7 ;
wire \vid|vgasync|Add1~8_combout ;
wire \vid|vgasync|CounterY~0_combout ;
wire \vid|vgasync|Add1~9 ;
wire \vid|vgasync|Add1~10_combout ;
wire \vid|vgasync|CounterY~1_combout ;
wire \vid|vgasync|Add1~11 ;
wire \vid|vgasync|Add1~12_combout ;
wire \vid|vgasync|CounterY~2_combout ;
wire \vid|vgasync|Add1~13 ;
wire \vid|vgasync|Add1~14_combout ;
wire \vid|LessThan11~0_combout ;
wire \vid|LessThan11~1_combout ;
wire \vid|vgasync|inDisplayArea~0_combout ;
wire \vid|vgasync|inDisplayArea~2_combout ;
wire \vid|line_cnt[0]~12_combout ;
wire \vid|Add10~0_combout ;
wire \vid|Add10~1 ;
wire \vid|Add10~3 ;
wire \vid|Add10~4_combout ;
wire \vid|Add10~2_combout ;
wire \vid|Equal9~0_combout ;
wire \vid|Add10~5 ;
wire \vid|Add10~7 ;
wire \vid|Add10~9 ;
wire \vid|Add10~11 ;
wire \vid|Add10~13 ;
wire \vid|Add10~15 ;
wire \vid|Add10~16_combout ;
wire \vid|Add10~17 ;
wire \vid|Add10~19 ;
wire \vid|Add10~20_combout ;
wire \vid|Add10~14_combout ;
wire \vid|Add10~18_combout ;
wire \vid|Equal9~2_combout ;
wire \vid|Add10~10_combout ;
wire \vid|Add10~8_combout ;
wire \vid|Add10~6_combout ;
wire \vid|Add10~12_combout ;
wire \vid|Equal9~1_combout ;
wire \vid|Equal9~3_combout ;
wire \vid|always1~0_combout ;
wire \vid|always1~1_combout ;
wire \vid|Add8~1 ;
wire \vid|Add8~2_combout ;
wire \vid|Add8~3 ;
wire \vid|Add8~4_combout ;
wire \vid|Add8~0_combout ;
wire \vid|Equal8~0_combout ;
wire \vid|Add8~5 ;
wire \vid|Add8~6_combout ;
wire \vid|Add8~7 ;
wire \vid|Add8~9 ;
wire \vid|Add8~10_combout ;
wire \vid|Add8~8_combout ;
wire \vid|Add8~11 ;
wire \vid|Add8~12_combout ;
wire \vid|Equal8~1_combout ;
wire \vid|Add8~13 ;
wire \vid|Add8~15 ;
wire \vid|Add8~17 ;
wire \vid|Add8~19 ;
wire \vid|Add8~20_combout ;
wire \vid|Add8~18_combout ;
wire \vid|Add8~14_combout ;
wire \vid|Add8~16_combout ;
wire \vid|Equal8~2_combout ;
wire \vid|Equal8~3_combout ;
wire \vid|line_state.01~0_combout ;
wire \vid|line_state.01~q ;
wire \vid|line_cnt[0]~14_combout ;
wire \vid|line_cnt[0]~13 ;
wire \vid|line_cnt[1]~15_combout ;
wire \vid|line_cnt[1]~16 ;
wire \vid|line_cnt[2]~17_combout ;
wire \vid|line_cnt[2]~18 ;
wire \vid|line_cnt[3]~19_combout ;
wire \vid|line_cnt[3]~20 ;
wire \vid|line_cnt[4]~21_combout ;
wire \vid|line_cnt[4]~22 ;
wire \vid|line_cnt[5]~23_combout ;
wire \vid|line_cnt[5]~24 ;
wire \vid|line_cnt[6]~25_combout ;
wire \vid|line_cnt[6]~26 ;
wire \vid|line_cnt[7]~27_combout ;
wire \vid|Mult1|mult_core|romout[1][12]~14_combout ;
wire \vid|Mult1|mult_core|romout[1][11]~12_combout ;
wire \vid|Mult1|mult_core|romout[1][10]~combout ;
wire \vid|Mult1|mult_core|romout[1][9]~combout ;
wire \vid|Mult1|mult_core|romout[1][8]~combout ;
wire \vid|Mult1|mult_core|romout[0][12]~8_combout ;
wire \vid|Mult1|mult_core|romout[1][7]~7_combout ;
wire \vid|Mult1|mult_core|romout[0][11]~combout ;
wire \vid|Mult1|mult_core|romout[0][10]~combout ;
wire \vid|Mult1|mult_core|romout[1][6]~combout ;
wire \vid|Mult1|mult_core|romout[1][5]~6_combout ;
wire \vid|Mult1|mult_core|romout[0][9]~combout ;
wire \vid|Mult1|mult_core|romout[1][4]~4_combout ;
wire \vid|Mult1|mult_core|romout[0][8]~5_combout ;
wire \vid|Mult1|mult_core|romout[0][7]~3_combout ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \vid|line_cnt[7]~28 ;
wire \vid|line_cnt[8]~29_combout ;
wire \vid|line_cnt[8]~30 ;
wire \vid|line_cnt[9]~31_combout ;
wire \vid|line_cnt[9]~32 ;
wire \vid|line_cnt[10]~33_combout ;
wire \vid|Mult1|mult_core|romout[2][8]~15_combout ;
wire \vid|Mult1|mult_core|romout[2][7]~13_combout ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \vid|Mult1|mult_core|romout[2][6]~11_combout ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \vid|Mult1|mult_core|romout[2][5]~10_combout ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \vid|Mult1|mult_core|romout[2][4]~9_combout ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \vid|pixel_cnt[0]~12_combout ;
wire \vid|line_state~5_combout ;
wire \vid|pixel_state.01~0_combout ;
wire \vid|pixel_state.01~q ;
wire \vid|pixel_cnt[0]~14_combout ;
wire \vid|pixel_cnt[0]~13 ;
wire \vid|pixel_cnt[1]~15_combout ;
wire \vid|pixel_cnt[1]~16 ;
wire \vid|pixel_cnt[2]~17_combout ;
wire \vid|pixel_cnt[2]~18 ;
wire \vid|pixel_cnt[3]~19_combout ;
wire \vid|pixel_cnt[3]~20 ;
wire \vid|pixel_cnt[4]~21_combout ;
wire \vid|pixel_cnt[4]~22 ;
wire \vid|pixel_cnt[5]~23_combout ;
wire \vid|pixel_cnt[5]~24 ;
wire \vid|pixel_cnt[6]~25_combout ;
wire \vid|pixel_cnt[6]~26 ;
wire \vid|pixel_cnt[7]~27_combout ;
wire \vid|pixel_cnt[7]~28 ;
wire \vid|pixel_cnt[8]~29_combout ;
wire \vid|pixel_cnt[8]~30 ;
wire \vid|pixel_cnt[9]~31_combout ;
wire \vid|pixel_cnt[9]~32 ;
wire \vid|pixel_cnt[10]~33_combout ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \vid|Mult1|mult_core|romout[0][10]~2_combout ;
wire \vid|Mult1|mult_core|romout[0][5]~1_combout ;
wire \vid|Mult1|mult_core|romout[0][4]~0_combout ;
wire \vid|address_out[3]~15 ;
wire \vid|address_out[4]~17 ;
wire \vid|address_out[5]~19 ;
wire \vid|address_out[6]~21 ;
wire \vid|address_out[7]~23 ;
wire \vid|address_out[8]~25 ;
wire \vid|address_out[9]~27 ;
wire \vid|address_out[10]~29 ;
wire \vid|address_out[11]~31 ;
wire \vid|address_out[12]~33 ;
wire \vid|address_out[13]~35 ;
wire \vid|address_out[14]~37 ;
wire \vid|address_out[15]~39 ;
wire \vid|address_out[16]~40_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ;
wire \vid|address_out[15]~38_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \vid|Equal5~3_combout ;
wire \vid|v_cnt_line[0]~0_combout ;
wire \vid|v_cnt2[0]~11_combout ;
wire \vid|v_cnt2[0]~12 ;
wire \vid|v_cnt2[1]~13_combout ;
wire \vid|v_cnt2[1]~14 ;
wire \vid|v_cnt2[2]~15_combout ;
wire \vid|v_cnt2[2]~16 ;
wire \vid|v_cnt2[3]~17_combout ;
wire \vid|v_cnt2[3]~18 ;
wire \vid|v_cnt2[4]~19_combout ;
wire \vid|v_cnt2[4]~20 ;
wire \vid|v_cnt2[5]~21_combout ;
wire \vid|v_cnt2[5]~22 ;
wire \vid|v_cnt2[6]~23_combout ;
wire \vid|v_cnt2[6]~24 ;
wire \vid|v_cnt2[7]~25_combout ;
wire \vid|v_cnt2[7]~26 ;
wire \vid|v_cnt2[8]~27_combout ;
wire \vid|v_cnt2[8]~28 ;
wire \vid|v_cnt2[9]~29_combout ;
wire \vid|v_cnt2[9]~30 ;
wire \vid|v_cnt2[10]~31_combout ;
wire \vid|Mult0|mult_core|romout[2][6]~14_combout ;
wire \vid|Mult0|mult_core|romout[1][10]~combout ;
wire \vid|Mult0|mult_core|romout[1][9]~combout ;
wire \vid|Mult0|mult_core|romout[0][12]~0_combout ;
wire \vid|Mult0|mult_core|romout[1][8]~combout ;
wire \vid|Mult0|mult_core|romout[0][11]~2_combout ;
wire \vid|Mult0|mult_core|romout[1][7]~1_combout ;
wire \vid|Mult0|mult_core|romout[1][6]~combout ;
wire \vid|Mult0|mult_core|romout[0][10]~combout ;
wire \vid|Mult0|mult_core|romout[1][5]~3_combout ;
wire \vid|Mult0|mult_core|romout[0][9]~combout ;
wire \vid|Mult0|mult_core|romout[1][4]~4_combout ;
wire \vid|Mult0|mult_core|romout[0][8]~5_combout ;
wire \vid|Mult0|mult_core|romout[0][7]~6_combout ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ;
wire \vid|Mult0|mult_core|romout[2][5]~7_combout ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ;
wire \vid|Mult0|mult_core|romout[2][4]~8_combout ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ;
wire \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ;
wire \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ;
wire \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ;
wire \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ;
wire \vid|Add0~1_cout ;
wire \vid|Add0~3 ;
wire \vid|Add0~5 ;
wire \vid|Add0~7 ;
wire \vid|Add0~9 ;
wire \vid|Add0~11 ;
wire \vid|Add0~13 ;
wire \vid|Add0~15 ;
wire \vid|Add0~17 ;
wire \vid|Add0~18_combout ;
wire \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ;
wire \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ;
wire \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ;
wire \vid|Add0~16_combout ;
wire \vid|Add0~14_combout ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ;
wire \vid|Add0~12_combout ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ;
wire \vid|Add0~10_combout ;
wire \vid|Mult0|mult_core|romout[0][10]~9_combout ;
wire \vid|Add0~8_combout ;
wire \vid|Add0~6_combout ;
wire \vid|Mult0|mult_core|romout[0][5]~10_combout ;
wire \vid|Add0~4_combout ;
wire \vid|Mult0|mult_core|romout[0][4]~11_combout ;
wire \vid|Add0~2_combout ;
wire \vid|address_in[3]~16 ;
wire \vid|address_in[4]~18 ;
wire \vid|address_in[5]~20 ;
wire \vid|address_in[6]~22 ;
wire \vid|address_in[7]~24 ;
wire \vid|address_in[8]~26 ;
wire \vid|address_in[9]~28 ;
wire \vid|address_in[10]~30 ;
wire \vid|address_in[11]~32 ;
wire \vid|address_in[12]~34 ;
wire \vid|address_in[13]~36 ;
wire \vid|address_in[14]~40_combout ;
wire \vid|LessThan4~1_combout ;
wire \vid|LessThan7~0_combout ;
wire \vid|LessThan7~1_combout ;
wire \vid|address_in[14]~37_combout ;
wire \vid|LessThan4~0_combout ;
wire \vid|address_in[14]~38_combout ;
wire \vid|address_in[14]~39_combout ;
wire \vid|Mult0|mult_core|romout[2][8]~16_combout ;
wire \vid|Mult0|mult_core|romout[1][12]~15_combout ;
wire \vid|Mult0|mult_core|romout[1][11]~12_combout ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ;
wire \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ;
wire \vid|Mult0|mult_core|romout[2][7]~13_combout ;
wire \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ;
wire \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ;
wire \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ;
wire \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ;
wire \vid|address_in[14]~41 ;
wire \vid|address_in[15]~43 ;
wire \vid|address_in[16]~44_combout ;
wire \vid|address_in[13]~35_combout ;
wire \vid|address_in[15]~42_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode297w[3]~0_combout ;
wire \crt|cury[1]~9 ;
wire \crt|cury[2]~11 ;
wire \crt|cury[3]~13 ;
wire \crt|cury[4]~14_combout ;
wire \crt|cury[5]~6_combout ;
wire \crt|cury[4]~15 ;
wire \crt|cury[5]~16_combout ;
wire \crt|vcur~7_combout ;
wire \crt|chline[4]~17_combout ;
wire \crt|Add7~18_combout ;
wire \crt|Add6~0_combout ;
wire \crt|irq~6_combout ;
wire \crt|Equal7~0_combout ;
wire \crt|Equal7~1_combout ;
wire \crt|lineff~0_combout ;
wire \crt|lineff~q ;
wire \crt|buf1~5_combout ;
wire \crt|buf1_rtl_0_bypass[0]~feeder_combout ;
wire \crt|buf1~3_combout ;
wire \crt|buf1~2_combout ;
wire \crt|buf1_rtl_0_bypass[4]~feeder_combout ;
wire \crt|Add7~0_combout ;
wire \crt|Add7~2_combout ;
wire \crt|buf1~0_combout ;
wire \crt|buf1~1_combout ;
wire \crt|buf1~4_combout ;
wire \crt|buf0_rtl_0_bypass[13]~feeder_combout ;
wire \crt|buf0~5_combout ;
wire \crt|buf0~3_combout ;
wire \crt|buf0_rtl_0_bypass[5]~feeder_combout ;
wire \crt|buf0_rtl_0_bypass[8]~feeder_combout ;
wire \crt|buf0~1_combout ;
wire \crt|buf0_rtl_0_bypass[3]~feeder_combout ;
wire \crt|buf0_rtl_0_bypass[4]~feeder_combout ;
wire \crt|buf0~0_combout ;
wire \crt|buf0_rtl_0_bypass[11]~feeder_combout ;
wire \crt|buf0_rtl_0_bypass[9]~feeder_combout ;
wire \crt|buf0_rtl_0_bypass[12]~feeder_combout ;
wire \crt|buf0~2_combout ;
wire \crt|buf0~4_combout ;
wire \crt|obuf[7]~0_combout ;
wire \~GND~combout ;
wire \crt|buf1_rtl_0|auto_generated|ram_block1a2 ;
wire \crt|buf0_rtl_0|auto_generated|ram_block1a2 ;
wire \crt|obuf[2]~11_combout ;
wire \crt|obuf[2]~12_combout ;
wire \crt|buf1_rtl_0|auto_generated|ram_block1a3 ;
wire \crt|buf0_rtl_0|auto_generated|ram_block1a3 ;
wire \crt|obuf[3]~9_combout ;
wire \crt|obuf[3]~10_combout ;
wire \crt|buf0_rtl_0_bypass[21]~feeder_combout ;
wire \crt|buf1_rtl_0|auto_generated|ram_block1a6 ;
wire \crt|buf0_rtl_0|auto_generated|ram_block1a6 ;
wire \crt|obuf[6]~5_combout ;
wire \crt|obuf[6]~6_combout ;
wire \crt|buf0_rtl_0|auto_generated|ram_block1a5 ;
wire \crt|buf1_rtl_0|auto_generated|ram_block1a5 ;
wire \crt|obuf[5]~1_combout ;
wire \crt|obuf[5]~2_combout ;
wire \crt|buf1_rtl_0|auto_generated|ram_block1a4 ;
wire \crt|buf0_rtl_0|auto_generated|ram_block1a4 ;
wire \crt|obuf[4]~7_combout ;
wire \crt|obuf[4]~8_combout ;
wire \crt|buf1_rtl_0|auto_generated|ram_block1a7 ;
wire \crt|buf0_rtl_0|auto_generated|ram_block1a7 ;
wire \crt|obuf[7]~3_combout ;
wire \crt|obuf[7]~4_combout ;
wire \crt|Equal8~0_combout ;
wire \crt|opos~0_combout ;
wire \crt|Add7~1 ;
wire \crt|Add7~3_combout ;
wire \crt|Add7~5_combout ;
wire \crt|Add7~4 ;
wire \crt|Add7~6_combout ;
wire \crt|Add7~8_combout ;
wire \crt|opos[2]~feeder_combout ;
wire \crt|Add7~7 ;
wire \crt|Add7~9_combout ;
wire \crt|Add7~11_combout ;
wire \crt|Add7~10 ;
wire \crt|Add7~12_combout ;
wire \crt|Add7~14_combout ;
wire \crt|Add7~13 ;
wire \crt|Add7~15_combout ;
wire \crt|Add7~17_combout ;
wire \crt|Add7~16 ;
wire \crt|Add7~19_combout ;
wire \crt|Add7~21_combout ;
wire \crt|Add7~20 ;
wire \crt|Add7~22_combout ;
wire \crt|Add7~24_combout ;
wire \crt|vcur~8_combout ;
wire \crt|cury[0]~7_combout ;
wire \crt|cury[1]~8_combout ;
wire \crt|vcur~5_combout ;
wire \crt|cury[3]~12_combout ;
wire \crt|cury[2]~10_combout ;
wire \crt|vcur~6_combout ;
wire \crt|curx[1]~9 ;
wire \crt|curx[2]~11 ;
wire \crt|curx[3]~12_combout ;
wire \crt|curx[6]~6_combout ;
wire \crt|curx[3]~13 ;
wire \crt|curx[4]~14_combout ;
wire \crt|vcur~2_combout ;
wire \crt|curx[1]~8_combout ;
wire \crt|curx[2]~10_combout ;
wire \crt|vcur~1_combout ;
wire \crt|frame[0]~13_combout ;
wire \crt|frame[1]~4_combout ;
wire \crt|frame[4]~10_combout ;
wire \crt|frame[1]~5 ;
wire \crt|frame[2]~6_combout ;
wire \crt|frame[2]~7 ;
wire \crt|frame[3]~8_combout ;
wire \crt|curx[0]~7_combout ;
wire \crt|vcur~0_combout ;
wire \crt|curx[4]~15 ;
wire \crt|curx[5]~16_combout ;
wire \crt|curx[5]~17 ;
wire \crt|curx[6]~18_combout ;
wire \crt|vcur~3_combout ;
wire \crt|vcur~4_combout ;
wire \crt|vcur~combout ;
wire \crt|Equal2~0_combout ;
wire \crt|line[0]~0_combout ;
wire \crt|line[1]~1_combout ;
wire \crt|line[1]~2_combout ;
wire \crt|line[1]~3_combout ;
wire \crt|line[2]~4_combout ;
wire \crt|LessThan1~1_cout ;
wire \crt|LessThan1~3_cout ;
wire \crt|LessThan1~5_cout ;
wire \crt|LessThan1~7_cout ;
wire \crt|LessThan1~9_cout ;
wire \crt|LessThan1~11_cout ;
wire \crt|LessThan1~12_combout ;
wire \crt|ochar~5_combout ;
wire \crt|buf0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \crt|Mux9~0_combout ;
wire \crt|oposf[0]~4_combout ;
wire \crt|attr[5]~1_combout ;
wire \crt|attr[5]~2_combout ;
wire \crt|oposf[0]~5 ;
wire \crt|oposf[1]~6_combout ;
wire \crt|oposf[1]~7 ;
wire \crt|oposf[2]~8_combout ;
wire \crt|iposf~2_combout ;
wire \crt|fifo1~183_combout ;
wire \crt|iposf[0]~3_combout ;
wire \crt|iposf~4_combout ;
wire \crt|iposf~6_combout ;
wire \crt|Add10~0_combout ;
wire \crt|iposf~5_combout ;
wire \crt|fifo1~188_combout ;
wire \crt|fifo0~187_combout ;
wire \crt|fifo0~35_q ;
wire \crt|fifo1~189_combout ;
wire \crt|fifo0~188_combout ;
wire \crt|fifo0~7_q ;
wire \crt|oposf[2]~9 ;
wire \crt|oposf[3]~10_combout ;
wire \crt|fifo0~114_combout ;
wire \crt|fifo1~190_combout ;
wire \crt|fifo0~189_combout ;
wire \crt|fifo0~91_q ;
wire \crt|fifo1~187_combout ;
wire \crt|fifo0~186_combout ;
wire \crt|fifo0~63_q ;
wire \crt|fifo0~115_combout ;
wire \crt|fifo1~192_combout ;
wire \crt|fifo0~191_combout ;
wire \crt|fifo0~56_q ;
wire \crt|fifo1~193_combout ;
wire \crt|fifo0~192_combout ;
wire \crt|fifo0~0_q ;
wire \crt|fifo0~116_combout ;
wire \crt|fifo1~191_combout ;
wire \crt|fifo0~190_combout ;
wire \crt|fifo0~28_q ;
wire \crt|fifo1~194_combout ;
wire \crt|fifo0~193_combout ;
wire \crt|fifo0~84_q ;
wire \crt|fifo0~117_combout ;
wire \crt|fifo0~118_combout ;
wire \crt|fifo1~195_combout ;
wire \crt|fifo0~194_combout ;
wire \crt|fifo0~77_q ;
wire \crt|fifo1~198_combout ;
wire \crt|fifo0~197_combout ;
wire \crt|fifo0~105_q ;
wire \crt|fifo1~196_combout ;
wire \crt|fifo0~195_combout ;
wire \crt|fifo0~49_q ;
wire \crt|fifo1~197_combout ;
wire \crt|fifo0~196_combout ;
wire \crt|fifo0~21_q ;
wire \crt|fifo0~119_combout ;
wire \crt|fifo0~120_combout ;
wire \crt|fifo1~182_combout ;
wire \crt|fifo0~182_combout ;
wire \crt|fifo0~42_q ;
wire \crt|fifo1~186_combout ;
wire \crt|fifo0~185_combout ;
wire \crt|fifo0~98_q ;
wire \crt|fifo1~184_combout ;
wire \crt|fifo0~183_combout ;
wire \crt|fifo0~70_q ;
wire \crt|fifo1~185_combout ;
wire \crt|fifo0~184_combout ;
wire \crt|fifo0~14_q ;
wire \crt|fifo0~112_combout ;
wire \crt|fifo0~113_combout ;
wire \crt|fifo0~121_combout ;
wire \crt|fifo1~201_combout ;
wire \crt|fifo1~56_q ;
wire \crt|fifo1~200_combout ;
wire \crt|fifo1~63_q ;
wire \crt|fifo1~112_combout ;
wire \crt|fifo1~199_combout ;
wire \crt|fifo1~70_q ;
wire \crt|fifo1~202_combout ;
wire \crt|fifo1~77_q ;
wire \crt|fifo1~113_combout ;
wire \crt|fifo1~98feeder_combout ;
wire \crt|fifo1~212_combout ;
wire \crt|fifo1~98_q ;
wire \crt|fifo1~213_combout ;
wire \crt|fifo1~84_q ;
wire \crt|fifo1~119_combout ;
wire \crt|fifo1~214_combout ;
wire \crt|fifo1~105_q ;
wire \crt|fifo1~211_combout ;
wire \crt|fifo1~91_q ;
wire \crt|fifo1~120_combout ;
wire \crt|fifo1~205_combout ;
wire \crt|fifo1~28_q ;
wire \crt|fifo1~204_combout ;
wire \crt|fifo1~42_q ;
wire \crt|fifo1~114_combout ;
wire \crt|fifo1~206_combout ;
wire \crt|fifo1~49_q ;
wire \crt|fifo1~203_combout ;
wire \crt|fifo1~35_q ;
wire \crt|fifo1~115_combout ;
wire \crt|fifo1~209_combout ;
wire \crt|fifo1~0_q ;
wire \crt|fifo1~208_combout ;
wire \crt|fifo1~7_q ;
wire \crt|fifo1~116_combout ;
wire \crt|fifo1~210_combout ;
wire \crt|fifo1~21_q ;
wire \crt|fifo1~207_combout ;
wire \crt|fifo1~14_q ;
wire \crt|fifo1~117_combout ;
wire \crt|fifo1~118_combout ;
wire \crt|fifo1~121_combout ;
wire \crt|ochar~6_combout ;
wire \crt|buf1_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \crt|Mux9~1_combout ;
wire \crt|ochar~7_combout ;
wire \crt|ochar~8_combout ;
wire \crt|ochar[0]~9_combout ;
wire \crt|fifo0~92feeder_combout ;
wire \crt|fifo0~92_q ;
wire \crt|fifo0~36_q ;
wire \crt|fifo0~64feeder_combout ;
wire \crt|fifo0~64_q ;
wire \crt|fifo0~8_q ;
wire \crt|fifo0~122_combout ;
wire \crt|fifo0~123_combout ;
wire \crt|fifo0~50_q ;
wire \crt|fifo0~106_q ;
wire \crt|fifo0~78_q ;
wire \crt|fifo0~22_q ;
wire \crt|fifo0~129_combout ;
wire \crt|fifo0~130_combout ;
wire \crt|fifo0~57_q ;
wire \crt|fifo0~85_q ;
wire \crt|fifo0~29_q ;
wire \crt|fifo0~1_q ;
wire \crt|fifo0~126_combout ;
wire \crt|fifo0~127_combout ;
wire \crt|fifo0~71_q ;
wire \crt|fifo0~99_q ;
wire \crt|fifo0~43_q ;
wire \crt|fifo0~15_q ;
wire \crt|fifo0~124_combout ;
wire \crt|fifo0~125_combout ;
wire \crt|fifo0~128_combout ;
wire \crt|fifo0~131_combout ;
wire \crt|fifo1~57_q ;
wire \crt|fifo1~71_q ;
wire \crt|fifo1~124_combout ;
wire \crt|fifo1~64_q ;
wire \crt|fifo1~78_q ;
wire \crt|fifo1~125_combout ;
wire \crt|fifo1~1_q ;
wire \crt|fifo1~15feeder_combout ;
wire \crt|fifo1~15_q ;
wire \crt|fifo1~126_combout ;
wire \crt|fifo1~22_q ;
wire \crt|fifo1~8_q ;
wire \crt|fifo1~127_combout ;
wire \crt|fifo1~128_combout ;
wire \crt|fifo1~50_q ;
wire \crt|fifo1~43_q ;
wire \crt|fifo1~36_q ;
wire \crt|fifo1~29_q ;
wire \crt|fifo1~122_combout ;
wire \crt|fifo1~123_combout ;
wire \crt|fifo1~92_q ;
wire \crt|fifo1~85_q ;
wire \crt|fifo1~129_combout ;
wire \crt|fifo1~106_q ;
wire \crt|fifo1~99_q ;
wire \crt|fifo1~130_combout ;
wire \crt|fifo1~131_combout ;
wire \crt|ochar[1]~0_combout ;
wire \crt|buf1_rtl_0|auto_generated|ram_block1a1 ;
wire \crt|buf0_rtl_0|auto_generated|ram_block1a1 ;
wire \crt|obuf[1]~13_combout ;
wire \crt|obuf[1]~14_combout ;
wire \crt|ochar[4]~10_combout ;
wire \crt|fifo1~79feeder_combout ;
wire \crt|fifo1~79_q ;
wire \crt|fifo1~58_q ;
wire \crt|fifo1~65_q ;
wire \crt|fifo1~132_combout ;
wire \crt|fifo1~72_q ;
wire \crt|fifo1~133_combout ;
wire \crt|fifo1~100feeder_combout ;
wire \crt|fifo1~100_q ;
wire \crt|fifo1~86_q ;
wire \crt|fifo1~139_combout ;
wire \crt|fifo1~107_q ;
wire \crt|fifo1~93_q ;
wire \crt|fifo1~140_combout ;
wire \crt|fifo1~37_q ;
wire \crt|fifo1~51_q ;
wire \crt|fifo1~30_q ;
wire \crt|fifo1~44_q ;
wire \crt|fifo1~134_combout ;
wire \crt|fifo1~135_combout ;
wire \crt|fifo1~2_q ;
wire \crt|fifo1~9_q ;
wire \crt|fifo1~136_combout ;
wire \crt|fifo1~16_q ;
wire \crt|fifo1~23_q ;
wire \crt|fifo1~137_combout ;
wire \crt|fifo1~138_combout ;
wire \crt|fifo1~141_combout ;
wire \crt|fifo0~58_q ;
wire \crt|fifo0~2_q ;
wire \crt|fifo0~136_combout ;
wire \crt|fifo0~86_q ;
wire \crt|fifo0~30_q ;
wire \crt|fifo0~137_combout ;
wire \crt|fifo0~65_q ;
wire \crt|fifo0~93_q ;
wire \crt|fifo0~37_q ;
wire \crt|fifo0~9_q ;
wire \crt|fifo0~134_combout ;
wire \crt|fifo0~135_combout ;
wire \crt|fifo0~138_combout ;
wire \crt|fifo0~51_q ;
wire \crt|fifo0~23_q ;
wire \crt|fifo0~139_combout ;
wire \crt|fifo0~107_q ;
wire \crt|fifo0~79_q ;
wire \crt|fifo0~140_combout ;
wire \crt|fifo0~72_q ;
wire \crt|fifo0~16_q ;
wire \crt|fifo0~132_combout ;
wire \crt|fifo0~44_q ;
wire \crt|fifo0~100feeder_combout ;
wire \crt|fifo0~100_q ;
wire \crt|fifo0~133_combout ;
wire \crt|fifo0~141_combout ;
wire \crt|ochar[2]~1_combout ;
wire \crt|fifo0~31_q ;
wire \crt|fifo0~3_q ;
wire \crt|fifo0~146_combout ;
wire \crt|fifo0~87_q ;
wire \crt|fifo0~59_q ;
wire \crt|fifo0~147_combout ;
wire \crt|fifo0~73_q ;
wire \crt|fifo0~101_q ;
wire \crt|fifo0~45_q ;
wire \crt|fifo0~17_q ;
wire \crt|fifo0~144_combout ;
wire \crt|fifo0~145_combout ;
wire \crt|fifo0~148_combout ;
wire \crt|fifo0~80_q ;
wire \crt|fifo0~24_q ;
wire \crt|fifo0~149_combout ;
wire \crt|fifo0~108_q ;
wire \crt|fifo0~52_q ;
wire \crt|fifo0~150_combout ;
wire \crt|fifo0~94feeder_combout ;
wire \crt|fifo0~94_q ;
wire \crt|fifo0~38_q ;
wire \crt|fifo0~66feeder_combout ;
wire \crt|fifo0~66_q ;
wire \crt|fifo0~10_q ;
wire \crt|fifo0~142_combout ;
wire \crt|fifo0~143_combout ;
wire \crt|fifo0~151_combout ;
wire \crt|fifo1~101_q ;
wire \crt|fifo1~108_q ;
wire \crt|fifo1~94_q ;
wire \crt|fifo1~87_q ;
wire \crt|fifo1~149_combout ;
wire \crt|fifo1~150_combout ;
wire \crt|fifo1~31_q ;
wire \crt|fifo1~38feeder_combout ;
wire \crt|fifo1~38_q ;
wire \crt|fifo1~142_combout ;
wire \crt|fifo1~45_q ;
wire \crt|fifo1~52feeder_combout ;
wire \crt|fifo1~52_q ;
wire \crt|fifo1~143_combout ;
wire \crt|fifo1~66_q ;
wire \crt|fifo1~80_q ;
wire \crt|fifo1~59_q ;
wire \crt|fifo1~73_q ;
wire \crt|fifo1~144_combout ;
wire \crt|fifo1~145_combout ;
wire \crt|fifo1~3_q ;
wire \crt|fifo1~17_q ;
wire \crt|fifo1~146_combout ;
wire \crt|fifo1~24_q ;
wire \crt|fifo1~10_q ;
wire \crt|fifo1~147_combout ;
wire \crt|fifo1~148_combout ;
wire \crt|fifo1~151_combout ;
wire \crt|ochar[3]~2_combout ;
wire \crt|fifo1~95_q ;
wire \crt|fifo1~109_q ;
wire \crt|fifo1~88_q ;
wire \crt|fifo1~102_q ;
wire \crt|fifo1~159_combout ;
wire \crt|fifo1~160_combout ;
wire \crt|fifo1~4_q ;
wire \crt|fifo1~11feeder_combout ;
wire \crt|fifo1~11_q ;
wire \crt|fifo1~156_combout ;
wire \crt|fifo1~25_q ;
wire \crt|fifo1~18_q ;
wire \crt|fifo1~157_combout ;
wire \crt|fifo1~32_q ;
wire \crt|fifo1~46_q ;
wire \crt|fifo1~154_combout ;
wire \crt|fifo1~53_q ;
wire \crt|fifo1~39_q ;
wire \crt|fifo1~155_combout ;
wire \crt|fifo1~158_combout ;
wire \crt|fifo1~81feeder_combout ;
wire \crt|fifo1~81_q ;
wire \crt|fifo1~74_q ;
wire \crt|fifo1~60_q ;
wire \crt|fifo1~67_q ;
wire \crt|fifo1~152_combout ;
wire \crt|fifo1~153_combout ;
wire \crt|fifo1~161_combout ;
wire \crt|fifo0~102_q ;
wire \crt|fifo0~46_q ;
wire \crt|fifo0~74_q ;
wire \crt|fifo0~18_q ;
wire \crt|fifo0~152_combout ;
wire \crt|fifo0~153_combout ;
wire \crt|fifo0~53_q ;
wire \crt|fifo0~25_q ;
wire \crt|fifo0~159_combout ;
wire \crt|fifo0~109_q ;
wire \crt|fifo0~81_q ;
wire \crt|fifo0~160_combout ;
wire \crt|fifo0~39_q ;
wire \crt|fifo0~11_q ;
wire \crt|fifo0~154_combout ;
wire \crt|fifo0~95_q ;
wire \crt|fifo0~67_q ;
wire \crt|fifo0~155_combout ;
wire \crt|fifo0~32_q ;
wire \crt|fifo0~88_q ;
wire \crt|fifo0~60_q ;
wire \crt|fifo0~4_q ;
wire \crt|fifo0~156_combout ;
wire \crt|fifo0~157_combout ;
wire \crt|fifo0~158_combout ;
wire \crt|fifo0~161_combout ;
wire \crt|ochar[4]~3_combout ;
wire \crt|fifo1~96_q ;
wire \crt|fifo1~89_q ;
wire \crt|fifo1~169_combout ;
wire \crt|fifo1~110_q ;
wire \crt|fifo1~103feeder_combout ;
wire \crt|fifo1~103_q ;
wire \crt|fifo1~170_combout ;
wire \crt|fifo1~33_q ;
wire \crt|fifo1~40feeder_combout ;
wire \crt|fifo1~40_q ;
wire \crt|fifo1~162_combout ;
wire \crt|fifo1~47_q ;
wire \crt|fifo1~54feeder_combout ;
wire \crt|fifo1~54_q ;
wire \crt|fifo1~163_combout ;
wire \crt|fifo1~61_q ;
wire \crt|fifo1~75_q ;
wire \crt|fifo1~164_combout ;
wire \crt|fifo1~82_q ;
wire \crt|fifo1~68_q ;
wire \crt|fifo1~165_combout ;
wire \crt|fifo1~5_q ;
wire \crt|fifo1~19_q ;
wire \crt|fifo1~166_combout ;
wire \crt|fifo1~26_q ;
wire \crt|fifo1~12_q ;
wire \crt|fifo1~167_combout ;
wire \crt|fifo1~168_combout ;
wire \crt|fifo1~171_combout ;
wire \crt|fifo0~54_q ;
wire \crt|fifo0~110_q ;
wire \crt|fifo0~82_q ;
wire \crt|fifo0~26_q ;
wire \crt|fifo0~169_combout ;
wire \crt|fifo0~170_combout ;
wire \crt|fifo0~33_q ;
wire \crt|fifo0~5_q ;
wire \crt|fifo0~166_combout ;
wire \crt|fifo0~89_q ;
wire \crt|fifo0~61_q ;
wire \crt|fifo0~167_combout ;
wire \crt|fifo0~75_q ;
wire \crt|fifo0~103_q ;
wire \crt|fifo0~47_q ;
wire \crt|fifo0~19_q ;
wire \crt|fifo0~164_combout ;
wire \crt|fifo0~165_combout ;
wire \crt|fifo0~168_combout ;
wire \crt|fifo0~96feeder_combout ;
wire \crt|fifo0~96_q ;
wire \crt|fifo0~40_q ;
wire \crt|fifo0~68feeder_combout ;
wire \crt|fifo0~68_q ;
wire \crt|fifo0~12_q ;
wire \crt|fifo0~162_combout ;
wire \crt|fifo0~163_combout ;
wire \crt|fifo0~171_combout ;
wire \crt|ochar[5]~4_combout ;
wire \crt|fifo1~104_q ;
wire \crt|fifo1~90_q ;
wire \crt|fifo1~179_combout ;
wire \crt|fifo1~111_q ;
wire \crt|fifo1~97_q ;
wire \crt|fifo1~180_combout ;
wire \crt|fifo1~62_q ;
wire \crt|fifo1~69_q ;
wire \crt|fifo1~172_combout ;
wire \crt|fifo1~76_q ;
wire \crt|fifo1~83_q ;
wire \crt|fifo1~173_combout ;
wire \crt|fifo1~34_q ;
wire \crt|fifo1~48_q ;
wire \crt|fifo1~174_combout ;
wire \crt|fifo1~55_q ;
wire \crt|fifo1~41_q ;
wire \crt|fifo1~175_combout ;
wire \crt|fifo1~6_q ;
wire \crt|fifo1~13_q ;
wire \crt|fifo1~176_combout ;
wire \crt|fifo1~20_q ;
wire \crt|fifo1~27_q ;
wire \crt|fifo1~177_combout ;
wire \crt|fifo1~178_combout ;
wire \crt|fifo1~181_combout ;
wire \crt|fifo0~41_q ;
wire \crt|fifo0~13_q ;
wire \crt|fifo0~174_combout ;
wire \crt|fifo0~97_q ;
wire \crt|fifo0~69_q ;
wire \crt|fifo0~175_combout ;
wire \crt|fifo0~62_q ;
wire \crt|fifo0~6_q ;
wire \crt|fifo0~176_combout ;
wire \crt|fifo0~34_q ;
wire \crt|fifo0~90_q ;
wire \crt|fifo0~177_combout ;
wire \crt|fifo0~178_combout ;
wire \crt|fifo0~55_q ;
wire \crt|fifo0~27_q ;
wire \crt|fifo0~179_combout ;
wire \crt|fifo0~111_q ;
wire \crt|fifo0~83_q ;
wire \crt|fifo0~180_combout ;
wire \crt|fifo0~104_q ;
wire \crt|fifo0~48_q ;
wire \crt|fifo0~76_q ;
wire \crt|fifo0~20_q ;
wire \crt|fifo0~172_combout ;
wire \crt|fifo0~173_combout ;
wire \crt|fifo0~181_combout ;
wire \crt|Mux3~0_combout ;
wire \crt|ochar~11_combout ;
wire \crt|exattr~4_combout ;
wire \crt|exattr~1_combout ;
wire \crt|attr~3_combout ;
wire \crt|LessThan0~0_combout ;
wire \crt|LessThan0~1_combout ;
wire \crt|rvv~0_combout ;
wire \vid|data~5_combout ;
wire \crt|exattr~3_combout ;
wire \crt|exattr~0_combout ;
wire \crt|attr~0_combout ;
wire \crt|lten~1_combout ;
wire \crt|lten~0_combout ;
wire \crt|lten~2_combout ;
wire \crt|lten~3_combout ;
wire \crt|vsp~1_combout ;
wire \crt|vspfe~2_combout ;
wire \crt|vspfe~4_combout ;
wire \crt|vspfe~3_combout ;
wire \crt|vspfe~q ;
wire \crt|exattr~5_combout ;
wire \crt|exattr~2_combout ;
wire \crt|attr~4_combout ;
wire \crt|frame[3]~9 ;
wire \crt|frame[4]~11_combout ;
wire \crt|vsp~0_combout ;
wire \crt|vsp~2_combout ;
wire \vid|data[5]~6_combout ;
wire \vid|data[5]~0_combout ;
wire \vid|data~7_combout ;
wire \vid|data[4]~1_combout ;
wire \vid|data~8_combout ;
wire \vid|data[3]~2_combout ;
wire \vid|data~9_combout ;
wire \vid|data[2]~3_combout ;
wire \vid|data~10_combout ;
wire \vid|data[1]~4_combout ;
wire \vid|d_cnt[2]~4_combout ;
wire \vid|data~11_combout ;
wire \vid|data~12_combout ;
wire \vid|data_in~feeder_combout ;
wire \vid|data_in~q ;
wire \vid|address_in[2]~46_combout ;
wire \vid|address_in[3]~15_combout ;
wire \vid|address_in[4]~17_combout ;
wire \vid|address_in[5]~19_combout ;
wire \vid|address_in[6]~21_combout ;
wire \vid|address_in[7]~23_combout ;
wire \vid|address_in[8]~25_combout ;
wire \vid|address_in[9]~27_combout ;
wire \vid|address_in[10]~29_combout ;
wire \vid|address_in[11]~31_combout ;
wire \vid|address_in[12]~33_combout ;
wire \vid|address_out[0]~feeder_combout ;
wire \vid|address_out[1]~feeder_combout ;
wire \vid|address_out[2]~feeder_combout ;
wire \vid|address_out[3]~14_combout ;
wire \vid|address_out[4]~16_combout ;
wire \vid|address_out[5]~18_combout ;
wire \vid|address_out[6]~20_combout ;
wire \vid|address_out[7]~22_combout ;
wire \vid|address_out[8]~24_combout ;
wire \vid|address_out[9]~26_combout ;
wire \vid|address_out[10]~28_combout ;
wire \vid|address_out[11]~30_combout ;
wire \vid|address_out[12]~32_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ;
wire \vid|address_out[13]~34_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode317w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode307w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ;
wire \vid|address_out[14]~36_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ;
wire \vid|framebuf|altsyncram_component|auto_generated|mux5|_~2_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|mux5|_~3_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode337w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode357w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode347w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode327w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ;
wire \vid|framebuf|altsyncram_component|auto_generated|mux5|_~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|mux5|_~1_combout ;
wire \tmds|enc0|Add14~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode407w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode397w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ;
wire \tmds|enc0|Add14~1_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode376w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode387w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ;
wire \tmds|enc0|Add14~2_combout ;
wire \tmds|enc0|Add14~3_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode427w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode417w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ;
wire \tmds|enc0|Add14~5_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode437w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ;
wire \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode447w[3]~0_combout ;
wire \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ;
wire \tmds|enc0|Add14~4_combout ;
wire \tmds|enc0|Add14~6_combout ;
wire \tmds|enc0|Add14~7_combout ;
wire \tmds|enc0|Add14~8_combout ;
wire \tmds|enc0|Add16~0_combout ;
wire \tmds|enc0|Add16~11_combout ;
wire \tmds|enc0|dc_bias[0]~4_combout ;
wire \tmds|enc0|Add16~1 ;
wire \tmds|enc0|Add16~2_combout ;
wire \tmds|enc0|Add16~10_combout ;
wire \tmds|enc0|dc_bias[0]~5 ;
wire \tmds|enc0|dc_bias[1]~6_combout ;
wire \tmds|enc0|Add16~3 ;
wire \tmds|enc0|Add16~4_combout ;
wire \tmds|enc0|Add16~9_combout ;
wire \tmds|enc0|dc_bias[1]~7 ;
wire \tmds|enc0|dc_bias[2]~8_combout ;
wire \tmds|enc0|Add16~5 ;
wire \tmds|enc0|Add16~6_combout ;
wire \tmds|enc0|Add16~8_combout ;
wire \tmds|enc0|dc_bias[2]~9 ;
wire \tmds|enc0|dc_bias[3]~10_combout ;
wire \tmds|enc0|O_ENCODED~1_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ;
wire \vid|vgasync|vga_VS~0_combout ;
wire \vid|vgasync|vga_VS~1_combout ;
wire \vid|vgasync|vga_VS~q ;
wire \tmds|enc0|O_ENCODED~4_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout ;
wire \tmds|enc0|Equal1~0_combout ;
wire \tmds|enc0|O_ENCODED~3_combout ;
wire \tmds|enc0|O_ENCODED[7]~0_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ;
wire \tmds|enc0|O_ENCODED~2_combout ;
wire \tmds|enc0|O_ENCODED~5_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ;
wire \HDMI_D0~output_pseudo_diff_o ;
wire \tmds|enc1|O_ENCODED~0_combout ;
wire \tmds|enc1|O_ENCODED[1]~feeder_combout ;
wire \tmds|enc1|O_ENCODED~2_combout ;
wire \tmds|enc1|O_ENCODED~1_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1]~feeder_combout ;
wire \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0_combout ;
wire \HDMI_D2~output_pseudo_diff_o ;
wire \clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_HDMI_CLK_7e_output_pseudo_diff_outclk ;
wire \HDMI_CLK~output_pseudo_diff_o ;
wire \HDMI_D0~output_pseudo_diffoutn ;
wire \HDMI_D2~output_pseudo_diffoutn ;
wire \HDMI_CLK~output_pseudo_diffoutn ;
wire [2:0] \kbd|c ;
wire [3:0] \kbd|r ;
wire [5:0] \crt|exattr ;
wire [12:0] \kbd|kbd|PS2_Controller|TimeCounter ;
wire [1:0] \dma|channel ;
wire [10:0] \vid|pixel_cnt ;
wire [6:0] \crt|ochar ;
wire [4:0] \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter ;
wire [7:0] \CPU|C ;
wire [0:22] \crt|buf1_rtl_0_bypass ;
wire [5:0] \crt|cury ;
wire [4:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg ;
wire [4:0] \crt|frame ;
wire [5:0] \vid|data ;
wire [0:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout ;
wire [0:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout ;
wire [17:0] \vid|address_in ;
wire [0:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout ;
wire [17:0] \vid|address_out ;
wire [15:0] \CPU|SP ;
wire [6:0] \crt|curx ;
wire [3:0] \tmds|enc0|dc_bias ;
wire [15:0] \CPU|PC ;
wire [7:0] \kbd|kbd|PS2_Controller|DataByte ;
wire [5:0] \crt|ypos ;
wire [7:0] \CPU|IR ;
wire [3:0] \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b ;
wire [2:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout ;
wire [7:0] \CPU|A ;
wire [8:0] \sound|PWM_accumulator ;
wire [9:0] \ramd|refreshcnt ;
wire [7:0] \ppa1|opc ;
wire [4:0] \clock|altpll_component|auto_generated|wire_pll1_clk ;
wire [4:0] \kbd|kbd|PS2_Controller|DebounceData|DelayCounter ;
wire [7:0] \CPU|B ;
wire [3:0] \dma|dack ;
wire [10:0] \vid|v_cnt ;
wire [10:0] \vid|line_cnt ;
wire [21:0] \ramd|addr ;
wire [3:0] \kbd|kbd|PS2_Controller|BitsSent ;
wire [7:0] \vid|from|altsyncram_component|auto_generated|q_a ;
wire [0:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout ;
wire [7:0] \CPU|odata ;
wire [3:0] \crt|oposf ;
wire [7:0] \CPU|E ;
wire [7:0] \kbd|kbd|Keyboard_Mapper|Command ;
wire [10:0] \vid|v_cnt2 ;
wire [3:0] \dma|mdrq ;
wire [3:0] \ramd|state ;
wire [7:0] \CPU|H ;
wire [2:0] \crt|pstate ;
wire [3:0] \vid|framebuf|altsyncram_component|auto_generated|address_reg_b ;
wire [7:0] \CPU|L ;
wire [9:0] \tmds|enc0|O_ENCODED ;
wire [0:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout ;
wire [2:0] \vid|d_cnt ;
wire [3:0] \kbd|kbd|PS2_Controller|BitsRead ;
wire [4:0] \crt|chline ;
wire [7:0] \CPU|Z ;
wire [4:0] cpu_cnt;
wire [4:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg ;
wire [4:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg ;
wire [0:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout ;
wire [4:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg ;
wire [2:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a ;
wire [15:0] \CPU|addr ;
wire [3:0] reset_cnt;
wire [7:0] \CPU|W ;
wire [7:0] \dma|mode ;
wire [9:0] \kbd|kbd|Keyboard_Mapper|ScanCode ;
wire [1:0] \vid|v_cnt_line ;
wire [1:0] \vid|state ;
wire [15:0] \ramd|odata ;
wire [7:0] \ppa1|opa ;
wire [1:0] \CPU|inte ;
wire [6:0] sddata;
wire [10:0] \vid|vgasync|CounterX ;
wire [2:0] \kbd|shifts ;
wire [9:0] \tmds|enc1|O_ENCODED ;
wire [0:22] \crt|buf0_rtl_0_bypass ;
wire [15:0] \ramd|data ;
wire [10:0] hldareg;
wire [7:0] \CPU|D ;
wire [7:0] \crt|opos ;
wire [7:0] \crt|init0 ;
wire [7:0] \crt|init1 ;
wire [10:0] \vid|h_cnt ;
wire [10:0] \vid|vgasync|CounterY ;
wire [7:0] \rom|altsyncram_component|auto_generated|q_a ;
wire [7:0] \crt|init2 ;
wire [2:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a ;
wire [2:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a ;
wire [7:0] \crt|init3 ;
wire [2:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a ;
wire [7:0] \kbd|kbd|PS2_Controller|Byte ;
wire [6:0] \crt|ipos ;
wire [2:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a ;
wire [2:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit ;
wire [3:0] \crt|iposf ;
wire [2:0] \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a ;
wire [3:0] \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode280w ;
wire [5:0] \crt|attr ;

wire [4:0] \clock|altpll_component|auto_generated|pll1_CLK_bus ;
wire [1:0] \rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [1:0] \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [1:0] \rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [35:0] \crt|buf0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \crt|buf1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \vid|from|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \clock|altpll_component|auto_generated|wire_pll1_clk [0] = \clock|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \clock|altpll_component|auto_generated|wire_pll1_clk [1] = \clock|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \clock|altpll_component|auto_generated|wire_pll1_clk [2] = \clock|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \clock|altpll_component|auto_generated|wire_pll1_clk [3] = \clock|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \clock|altpll_component|auto_generated|wire_pll1_clk [4] = \clock|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \rom|altsyncram_component|auto_generated|q_a [1] = \rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [4] = \rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];

assign \rom|altsyncram_component|auto_generated|q_a [0] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [6] = \rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];

assign \rom|altsyncram_component|auto_generated|q_a [2] = \rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [7] = \rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];

assign \rom|altsyncram_component|auto_generated|q_a [3] = \rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \rom|altsyncram_component|auto_generated|q_a [5] = \rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0  = \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \crt|buf0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \crt|buf0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \crt|buf0_rtl_0|auto_generated|ram_block1a1  = \crt|buf0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \crt|buf0_rtl_0|auto_generated|ram_block1a2  = \crt|buf0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \crt|buf0_rtl_0|auto_generated|ram_block1a3  = \crt|buf0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \crt|buf0_rtl_0|auto_generated|ram_block1a4  = \crt|buf0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \crt|buf0_rtl_0|auto_generated|ram_block1a5  = \crt|buf0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \crt|buf0_rtl_0|auto_generated|ram_block1a6  = \crt|buf0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \crt|buf0_rtl_0|auto_generated|ram_block1a7  = \crt|buf0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \crt|buf1_rtl_0|auto_generated|ram_block1a0~portbdataout  = \crt|buf1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \crt|buf1_rtl_0|auto_generated|ram_block1a1  = \crt|buf1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \crt|buf1_rtl_0|auto_generated|ram_block1a2  = \crt|buf1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \crt|buf1_rtl_0|auto_generated|ram_block1a3  = \crt|buf1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \crt|buf1_rtl_0|auto_generated|ram_block1a4  = \crt|buf1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \crt|buf1_rtl_0|auto_generated|ram_block1a5  = \crt|buf1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \crt|buf1_rtl_0|auto_generated|ram_block1a6  = \crt|buf1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \crt|buf1_rtl_0|auto_generated|ram_block1a7  = \crt|buf1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

assign \vid|from|altsyncram_component|auto_generated|q_a [0] = \vid|from|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vid|from|altsyncram_component|auto_generated|q_a [1] = \vid|from|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vid|from|altsyncram_component|auto_generated|q_a [2] = \vid|from|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vid|from|altsyncram_component|auto_generated|q_a [3] = \vid|from|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vid|from|altsyncram_component|auto_generated|q_a [4] = \vid|from|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vid|from|altsyncram_component|auto_generated|q_a [5] = \vid|from|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];

// Location: IOOBUF_X53_Y20_N23
cycloneive_io_obuf \SDRAM_A[0]~output (
	.i(\ramd|Selector8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[0]~output .bus_hold = "false";
defparam \SDRAM_A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cycloneive_io_obuf \SDRAM_A[1]~output (
	.i(\ramd|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[1]~output .bus_hold = "false";
defparam \SDRAM_A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N2
cycloneive_io_obuf \SDRAM_A[2]~output (
	.i(\ramd|Selector6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[2]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[2]~output .bus_hold = "false";
defparam \SDRAM_A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y24_N23
cycloneive_io_obuf \SDRAM_A[3]~output (
	.i(\ramd|Selector5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[3]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[3]~output .bus_hold = "false";
defparam \SDRAM_A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \SDRAM_A[4]~output (
	.i(\ramd|Selector4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[4]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[4]~output .bus_hold = "false";
defparam \SDRAM_A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \SDRAM_A[5]~output (
	.i(\ramd|Selector3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[5]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[5]~output .bus_hold = "false";
defparam \SDRAM_A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N9
cycloneive_io_obuf \SDRAM_A[6]~output (
	.i(\ramd|Selector2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[6]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[6]~output .bus_hold = "false";
defparam \SDRAM_A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \SDRAM_A[7]~output (
	.i(\ramd|Selector1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[7]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[7]~output .bus_hold = "false";
defparam \SDRAM_A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \SDRAM_A[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[8]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[8]~output .bus_hold = "false";
defparam \SDRAM_A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \SDRAM_A[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[9]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[9]~output .bus_hold = "false";
defparam \SDRAM_A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y20_N16
cycloneive_io_obuf \SDRAM_A[10]~output (
	.i(\ramd|Selector2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[10]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[10]~output .bus_hold = "false";
defparam \SDRAM_A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \SDRAM_A[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_A[11]),
	.obar());
// synopsys translate_off
defparam \SDRAM_A[11]~output .bus_hold = "false";
defparam \SDRAM_A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cycloneive_io_obuf \SDRAM_DQML~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQML),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQML~output .bus_hold = "false";
defparam \SDRAM_DQML~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \SDRAM_DQMH~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQMH),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQMH~output .bus_hold = "false";
defparam \SDRAM_DQMH~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N2
cycloneive_io_obuf \SDRAM_NWE~output (
	.i(!\ramd|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_NWE),
	.obar());
// synopsys translate_off
defparam \SDRAM_NWE~output .bus_hold = "false";
defparam \SDRAM_NWE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cycloneive_io_obuf \SDRAM_NCAS~output (
	.i(\ramd|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_NCAS),
	.obar());
// synopsys translate_off
defparam \SDRAM_NCAS~output .bus_hold = "false";
defparam \SDRAM_NCAS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y22_N9
cycloneive_io_obuf \SDRAM_NRAS~output (
	.i(\ramd|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_NRAS),
	.obar());
// synopsys translate_off
defparam \SDRAM_NRAS~output .bus_hold = "false";
defparam \SDRAM_NRAS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N16
cycloneive_io_obuf \SDRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[0]~output .bus_hold = "false";
defparam \SDRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y21_N23
cycloneive_io_obuf \SDRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_BA[1]~output .bus_hold = "false";
defparam \SDRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \SDRAM_CLK~output (
	.i(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_CLK),
	.obar());
// synopsys translate_off
defparam \SDRAM_CLK~output .bus_hold = "false";
defparam \SDRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cycloneive_io_obuf \SD_NCS~output (
	.i(!\sdcs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_NCS),
	.obar());
// synopsys translate_off
defparam \SD_NCS~output .bus_hold = "false";
defparam \SD_NCS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \SD_SI~output (
	.i(!\sdcmd~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_SI),
	.obar());
// synopsys translate_off
defparam \SD_SI~output .bus_hold = "false";
defparam \SD_SI~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cycloneive_io_obuf \SD_CLK~output (
	.i(\sdclk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SD_CLK),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \DN~output (
	.i(\sound|PWM_accumulator [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DN),
	.obar());
// synopsys translate_off
defparam \DN~output .bus_hold = "false";
defparam \DN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \DP~output (
	.i(\sound|PWM_accumulator [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DP),
	.obar());
// synopsys translate_off
defparam \DP~output .bus_hold = "false";
defparam \DP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \HDMI_D0~output (
	.i(\HDMI_D0~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_D0),
	.obar());
// synopsys translate_off
defparam \HDMI_D0~output .bus_hold = "false";
defparam \HDMI_D0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cycloneive_io_obuf \HDMI_D1~output (
	.i(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_D1),
	.obar());
// synopsys translate_off
defparam \HDMI_D1~output .bus_hold = "false";
defparam \HDMI_D1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cycloneive_io_obuf \HDMI_D1N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_D1N),
	.obar());
// synopsys translate_off
defparam \HDMI_D1N~output .bus_hold = "false";
defparam \HDMI_D1N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \HDMI_D2~output (
	.i(\HDMI_D2~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_D2),
	.obar());
// synopsys translate_off
defparam \HDMI_D2~output .bus_hold = "false";
defparam \HDMI_D2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cycloneive_io_obuf \HDMI_CLK~output (
	.i(\HDMI_CLK~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HDMI_CLK),
	.obar());
// synopsys translate_off
defparam \HDMI_CLK~output .bus_hold = "false";
defparam \HDMI_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cycloneive_io_obuf \SDRAM_DQ[0]~output (
	.i(\ramd|data [0]),
	.oe(\ramd|Equal0~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[0]~output .bus_hold = "false";
defparam \SDRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cycloneive_io_obuf \SDRAM_DQ[1]~output (
	.i(\ramd|data [1]),
	.oe(\ramd|Equal0~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[1]~output .bus_hold = "false";
defparam \SDRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cycloneive_io_obuf \SDRAM_DQ[2]~output (
	.i(\ramd|data [2]),
	.oe(\ramd|Equal0~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[2]~output .bus_hold = "false";
defparam \SDRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cycloneive_io_obuf \SDRAM_DQ[3]~output (
	.i(\ramd|data [3]),
	.oe(\ramd|Equal0~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[3]~output .bus_hold = "false";
defparam \SDRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \SDRAM_DQ[4]~output (
	.i(\ramd|data [4]),
	.oe(\ramd|Equal0~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[4]~output .bus_hold = "false";
defparam \SDRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cycloneive_io_obuf \SDRAM_DQ[5]~output (
	.i(\ramd|data [5]),
	.oe(\ramd|Equal0~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[5]~output .bus_hold = "false";
defparam \SDRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cycloneive_io_obuf \SDRAM_DQ[6]~output (
	.i(\ramd|data [6]),
	.oe(\ramd|Equal0~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[6]~output .bus_hold = "false";
defparam \SDRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \SDRAM_DQ[7]~output (
	.i(\ramd|data [7]),
	.oe(\ramd|Equal0~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[7]~output .bus_hold = "false";
defparam \SDRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \SDRAM_DQ[8]~output (
	.i(!\ramd|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[8]~output .bus_hold = "false";
defparam \SDRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \SDRAM_DQ[9]~output (
	.i(!\ramd|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[9]~output .bus_hold = "false";
defparam \SDRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \SDRAM_DQ[10]~output (
	.i(!\ramd|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[10]~output .bus_hold = "false";
defparam \SDRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SDRAM_DQ[11]~output (
	.i(!\ramd|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[11]~output .bus_hold = "false";
defparam \SDRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SDRAM_DQ[12]~output (
	.i(!\ramd|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[12]~output .bus_hold = "false";
defparam \SDRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \SDRAM_DQ[13]~output (
	.i(!\ramd|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[13]~output .bus_hold = "false";
defparam \SDRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SDRAM_DQ[14]~output (
	.i(!\ramd|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[14]~output .bus_hold = "false";
defparam \SDRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \SDRAM_DQ[15]~output (
	.i(!\ramd|Equal0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(SDRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \SDRAM_DQ[15]~output .bus_hold = "false";
defparam \SDRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \PS2_KBD_CLK~output (
	.i(!\kbd|kbd|PS2_Controller|PS2ClockOut~q ),
	.oe(\kbd|kbd|PS2_Controller|PS2Clock_Z~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_KBD_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_KBD_CLK~output .bus_hold = "false";
defparam \PS2_KBD_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \PS2_KBD_DAT~output (
	.i(!\kbd|kbd|PS2_Controller|PS2DataOut~q ),
	.oe(\kbd|kbd|PS2_Controller|PS2Data_Z~q ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_KBD_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_KBD_DAT~output .bus_hold = "false";
defparam \PS2_KBD_DAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \HDMI_D0~output(n) (
	.i(\HDMI_D0~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_D0(n) ),
	.obar());
// synopsys translate_off
defparam \HDMI_D0~output(n) .bus_hold = "false";
defparam \HDMI_D0~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \HDMI_D2~output(n) (
	.i(\HDMI_D2~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_D2(n) ),
	.obar());
// synopsys translate_off
defparam \HDMI_D2~output(n) .bus_hold = "false";
defparam \HDMI_D2~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cycloneive_io_obuf \HDMI_CLK~output(n) (
	.i(\HDMI_CLK~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_CLK(n) ),
	.obar());
// synopsys translate_off
defparam \HDMI_CLK~output(n) .bus_hold = "false";
defparam \HDMI_CLK~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N22
cycloneive_io_ibuf \CLK_50MHZ~input (
	.i(CLK_50MHZ),
	.ibar(gnd),
	.o(\CLK_50MHZ~input_o ));
// synopsys translate_off
defparam \CLK_50MHZ~input .bus_hold = "false";
defparam \CLK_50MHZ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \CLK_50MHZ~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK_50MHZ~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK_50MHZ~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK_50MHZ~inputclkctrl .clock_type = "global clock";
defparam \CLK_50MHZ~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_2
cycloneive_pll \clock|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\clock|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_50MHZ~inputclkctrl_outclk }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\clock|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\clock|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \clock|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \clock|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \clock|altpll_component|auto_generated|pll1 .c0_high = 5;
defparam \clock|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \clock|altpll_component|auto_generated|pll1 .c0_low = 5;
defparam \clock|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \clock|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c1_high = 1;
defparam \clock|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \clock|altpll_component|auto_generated|pll1 .c1_low = 1;
defparam \clock|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \clock|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \clock|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \clock|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \clock|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \clock|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \clock|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \clock|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \clock|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \clock|altpll_component|auto_generated|pll1 .clk0_counter = "c1";
defparam \clock|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \clock|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \clock|altpll_component|auto_generated|pll1 .clk0_multiply_by = 5;
defparam \clock|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \clock|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \clock|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \clock|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \clock|altpll_component|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \clock|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \clock|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \clock|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \clock|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \clock|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \clock|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \clock|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \clock|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \clock|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \clock|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \clock|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \clock|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \clock|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \clock|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \clock|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \clock|altpll_component|auto_generated|pll1 .m = 10;
defparam \clock|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \clock|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \clock|altpll_component|auto_generated|pll1 .n = 1;
defparam \clock|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \clock|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \clock|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \clock|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "on";
defparam \clock|altpll_component|auto_generated|pll1 .simulation_type = "timing";
defparam \clock|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \clock|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \clock|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \clock|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \clock|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \clock|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \clock|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \clock|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N18
cycloneive_lcell_comb \CPU|always3~4 (
// Equation(s):
// \CPU|always3~4_combout  = (!\CPU|M1~q  & \CPU|halt~q )

	.dataa(gnd),
	.datab(\CPU|M1~q ),
	.datac(gnd),
	.datad(\CPU|halt~q ),
	.cin(gnd),
	.combout(\CPU|always3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|always3~4 .lut_mask = 16'h3300;
defparam \CPU|always3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N4
cycloneive_lcell_comb \CPU|M4~0 (
// Equation(s):
// \CPU|M4~0_combout  = (\CPU|M4~q  & !\CPU|state.010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|M4~q ),
	.datad(\CPU|state.010~q ),
	.cin(gnd),
	.combout(\CPU|M4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M4~0 .lut_mask = 16'h00F0;
defparam \CPU|M4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N12
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~5 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~5_combout  = \kbd|kbd|PS2_Controller|DebounceData|DelayCounter [0] $ (VCC)
// \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~6  = CARRY(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [0])

	.dataa(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~5_combout ),
	.cout(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~6 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~5 .lut_mask = 16'h55AA;
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \reset_n~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset_n~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_n~clkctrl .clock_type = "global clock";
defparam \reset_n~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cycloneive_io_ibuf \PS2_KBD_DAT~input (
	.i(PS2_KBD_DAT),
	.ibar(gnd),
	.o(\PS2_KBD_DAT~input_o ));
// synopsys translate_off
defparam \PS2_KBD_DAT~input .bus_hold = "false";
defparam \PS2_KBD_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N10
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceData|Internal~feeder (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceData|Internal~feeder_combout  = \PS2_KBD_DAT~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2_KBD_DAT~input_o ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceData|Internal~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|Internal~feeder .lut_mask = 16'hFF00;
defparam \kbd|kbd|PS2_Controller|DebounceData|Internal~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N11
dffeas \kbd|kbd|PS2_Controller|DebounceData|Internal (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceData|Internal~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceData|Internal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|Internal .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceData|Internal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N8
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceData|process_0~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceData|process_0~0_combout  = \kbd|kbd|PS2_Controller|DebounceData|Internal~q  $ (\PS2_KBD_DAT~input_o )

	.dataa(\kbd|kbd|PS2_Controller|DebounceData|Internal~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2_KBD_DAT~input_o ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceData|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|process_0~0 .lut_mask = 16'h55AA;
defparam \kbd|kbd|PS2_Controller|DebounceData|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N13
dffeas \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|DebounceData|process_0~0_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DebounceData|Output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N14
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~7 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~7_combout  = (\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [1] & (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~6 )) # (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [1] & 
// ((\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~6 ) # (GND)))
// \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~8  = CARRY((!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~6 ) # (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [1]))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[0]~6 ),
	.combout(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~7_combout ),
	.cout(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~8 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~7 .lut_mask = 16'h3C3F;
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y1_N15
dffeas \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|DebounceData|process_0~0_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DebounceData|Output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N16
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~9 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~9_combout  = (\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [2] & (\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~8  $ (GND))) # (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [2] & 
// (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~8  & VCC))
// \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~10  = CARRY((\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [2] & !\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~8 ))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[1]~8 ),
	.combout(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~9_combout ),
	.cout(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~10 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~9 .lut_mask = 16'hC30C;
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y1_N17
dffeas \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|DebounceData|process_0~0_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DebounceData|Output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N18
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~11 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~11_combout  = (\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [3] & (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~10 )) # (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [3] & 
// ((\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~10 ) # (GND)))
// \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~12  = CARRY((!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~10 ) # (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [3]))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[2]~10 ),
	.combout(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~11_combout ),
	.cout(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~12 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~11 .lut_mask = 16'h3C3F;
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y1_N19
dffeas \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|DebounceData|process_0~0_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DebounceData|Output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N20
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[4]~13 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[4]~13_combout  = \kbd|kbd|PS2_Controller|DebounceData|DelayCounter [4] $ (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~12 )

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[3]~12 ),
	.combout(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[4]~13 .lut_mask = 16'hC3C3;
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y1_N21
dffeas \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter[4]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|DebounceData|process_0~0_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DebounceData|Output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[4] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceData|DelayCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N4
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceData|Output~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceData|Output~0_combout  = (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [1] & (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [0] & (\kbd|kbd|PS2_Controller|DebounceData|Internal~q  $ (!\PS2_KBD_DAT~input_o ))))

	.dataa(\kbd|kbd|PS2_Controller|DebounceData|Internal~q ),
	.datab(\PS2_KBD_DAT~input_o ),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [1]),
	.datad(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [0]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceData|Output~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|Output~0 .lut_mask = 16'h0009;
defparam \kbd|kbd|PS2_Controller|DebounceData|Output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N22
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceData|Output~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceData|Output~1_combout  = ((\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [2]) # ((\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [3]) # (!\kbd|kbd|PS2_Controller|DebounceData|Output~0_combout ))) # 
// (!\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [4])

	.dataa(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [4]),
	.datab(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [2]),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|DebounceData|DelayCounter [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceData|Output~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|Output~1 .lut_mask = 16'hFFDF;
defparam \kbd|kbd|PS2_Controller|DebounceData|Output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y1_N24
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceData|Output~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceData|Output~2_combout  = (\kbd|kbd|PS2_Controller|DebounceData|Output~1_combout  & (\kbd|kbd|PS2_Controller|DebounceData|Output~q )) # (!\kbd|kbd|PS2_Controller|DebounceData|Output~1_combout  & 
// ((\kbd|kbd|PS2_Controller|DebounceData|Internal~q )))

	.dataa(\kbd|kbd|PS2_Controller|DebounceData|Output~1_combout ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|PS2_Controller|DebounceData|Internal~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceData|Output~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|Output~2 .lut_mask = 16'hF5A0;
defparam \kbd|kbd|PS2_Controller|DebounceData|Output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y1_N25
dffeas \kbd|kbd|PS2_Controller|DebounceData|Output (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceData|Output~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceData|Output .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceData|Output .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \PS2_KBD_CLK~input (
	.i(PS2_KBD_CLK),
	.ibar(gnd),
	.o(\PS2_KBD_CLK~input_o ));
// synopsys translate_off
defparam \PS2_KBD_CLK~input .bus_hold = "false";
defparam \PS2_KBD_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y3_N20
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceClock|Internal~feeder (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceClock|Internal~feeder_combout  = \PS2_KBD_CLK~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PS2_KBD_CLK~input_o ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceClock|Internal~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|Internal~feeder .lut_mask = 16'hFF00;
defparam \kbd|kbd|PS2_Controller|DebounceClock|Internal~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y3_N21
dffeas \kbd|kbd|PS2_Controller|DebounceClock|Internal (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceClock|Internal~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceClock|Internal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|Internal .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceClock|Internal .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N4
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~5 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~5_combout  = \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [0] $ (VCC)
// \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~6  = CARRY(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [0])

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~5_combout ),
	.cout(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~6 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~5 .lut_mask = 16'h33CC;
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N16
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceClock|process_0~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceClock|process_0~0_combout  = \PS2_KBD_CLK~input_o  $ (\kbd|kbd|PS2_Controller|DebounceClock|Internal~q )

	.dataa(gnd),
	.datab(\PS2_KBD_CLK~input_o ),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|DebounceClock|Internal~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceClock|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|process_0~0 .lut_mask = 16'h33CC;
defparam \kbd|kbd|PS2_Controller|DebounceClock|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N5
dffeas \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|DebounceClock|process_0~0_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DebounceClock|Output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N6
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~7 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~7_combout  = (\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [1] & (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~6 )) # (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [1] & 
// ((\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~6 ) # (GND)))
// \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~8  = CARRY((!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~6 ) # (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [1]))

	.dataa(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[0]~6 ),
	.combout(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~7_combout ),
	.cout(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~8 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~7 .lut_mask = 16'h5A5F;
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y6_N7
dffeas \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|DebounceClock|process_0~0_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DebounceClock|Output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N8
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~9 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~9_combout  = (\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [2] & (\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~8  $ (GND))) # (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [2] & 
// (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~8  & VCC))
// \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~10  = CARRY((\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [2] & !\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~8 ))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[1]~8 ),
	.combout(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~9_combout ),
	.cout(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~10 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~9 .lut_mask = 16'hC30C;
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y6_N9
dffeas \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|DebounceClock|process_0~0_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DebounceClock|Output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N10
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~11 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~11_combout  = (\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [3] & (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~10 )) # (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [3] & 
// ((\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~10 ) # (GND)))
// \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~12  = CARRY((!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~10 ) # (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [3]))

	.dataa(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[2]~10 ),
	.combout(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~11_combout ),
	.cout(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~12 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~11 .lut_mask = 16'h5A5F;
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y6_N11
dffeas \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|DebounceClock|process_0~0_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DebounceClock|Output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N12
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[4]~13 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[4]~13_combout  = \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [4] $ (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~12 )

	.dataa(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[3]~12 ),
	.combout(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[4]~13 .lut_mask = 16'hA5A5;
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X39_Y6_N13
dffeas \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[4]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|DebounceClock|process_0~0_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DebounceClock|Output~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[4] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceClock|DelayCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N26
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceClock|Output~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceClock|Output~0_combout  = (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [1] & (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [0] & (\PS2_KBD_CLK~input_o  $ (!\kbd|kbd|PS2_Controller|DebounceClock|Internal~q 
// ))))

	.dataa(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [1]),
	.datab(\PS2_KBD_CLK~input_o ),
	.datac(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [0]),
	.datad(\kbd|kbd|PS2_Controller|DebounceClock|Internal~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceClock|Output~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|Output~0 .lut_mask = 16'h0401;
defparam \kbd|kbd|PS2_Controller|DebounceClock|Output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N20
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceClock|Output~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceClock|Output~1_combout  = ((\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [2]) # ((\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [3]) # (!\kbd|kbd|PS2_Controller|DebounceClock|Output~0_combout ))) # 
// (!\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [4])

	.dataa(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [4]),
	.datab(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [2]),
	.datac(\kbd|kbd|PS2_Controller|DebounceClock|Output~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|DebounceClock|DelayCounter [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceClock|Output~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|Output~1 .lut_mask = 16'hFFDF;
defparam \kbd|kbd|PS2_Controller|DebounceClock|Output~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N28
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DebounceClock|Output~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DebounceClock|Output~2_combout  = (\kbd|kbd|PS2_Controller|DebounceClock|Output~1_combout  & ((\kbd|kbd|PS2_Controller|DebounceClock|Output~q ))) # (!\kbd|kbd|PS2_Controller|DebounceClock|Output~1_combout  & 
// (\kbd|kbd|PS2_Controller|DebounceClock|Internal~q ))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|DebounceClock|Internal~q ),
	.datac(\kbd|kbd|PS2_Controller|DebounceClock|Output~q ),
	.datad(\kbd|kbd|PS2_Controller|DebounceClock|Output~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DebounceClock|Output~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|Output~2 .lut_mask = 16'hF0CC;
defparam \kbd|kbd|PS2_Controller|DebounceClock|Output~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y6_N29
dffeas \kbd|kbd|PS2_Controller|DebounceClock|Output (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DebounceClock|Output~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DebounceClock|Output~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DebounceClock|Output .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DebounceClock|Output .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N4
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|PS2ClockPrevious~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|PS2ClockPrevious~0_combout  = !\kbd|kbd|PS2_Controller|DebounceClock|Output~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|DebounceClock|Output~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|PS2ClockPrevious~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|PS2ClockPrevious~0 .lut_mask = 16'h00FF;
defparam \kbd|kbd|PS2_Controller|PS2ClockPrevious~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N5
dffeas \kbd|kbd|PS2_Controller|PS2ClockPrevious (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|PS2ClockPrevious~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|PS2ClockPrevious~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|PS2ClockPrevious .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|PS2ClockPrevious .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N0
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|process_0~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|process_0~0_combout  = (!\kbd|kbd|PS2_Controller|PS2ClockPrevious~q  & !\kbd|kbd|PS2_Controller|DebounceClock|Output~q )

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|PS2ClockPrevious~q ),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|DebounceClock|Output~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|process_0~0 .lut_mask = 16'h0033;
defparam \kbd|kbd|PS2_Controller|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N16
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector6~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector6~0_combout  = (\kbd|kbd|PS2_Controller|State.ReceiveData~q  & ((\kbd|kbd|PS2_Controller|BitsRead [0] $ (\kbd|kbd|PS2_Controller|process_0~0_combout )))) # (!\kbd|kbd|PS2_Controller|State.ReceiveData~q  & 
// (!\kbd|kbd|PS2_Controller|State.Idle~q  & (\kbd|kbd|PS2_Controller|BitsRead [0])))

	.dataa(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datab(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.datad(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector6~0 .lut_mask = 16'h1CD0;
defparam \kbd|kbd|PS2_Controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N17
dffeas \kbd|kbd|PS2_Controller|BitsRead[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsRead[0] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|BitsRead[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N12
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Add1~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Add1~0_combout  = \kbd|kbd|PS2_Controller|BitsRead [1] $ (\kbd|kbd|PS2_Controller|BitsRead [0])

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Add1~0 .lut_mask = 16'h3C3C;
defparam \kbd|kbd|PS2_Controller|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N20
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|BitsRead[1]~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|BitsRead[1]~2_combout  = (\kbd|kbd|PS2_Controller|process_0~0_combout  & ((\kbd|kbd|PS2_Controller|Add1~0_combout ))) # (!\kbd|kbd|PS2_Controller|process_0~0_combout  & (\kbd|kbd|PS2_Controller|BitsRead [1]))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datad(\kbd|kbd|PS2_Controller|Add1~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|BitsRead[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsRead[1]~2 .lut_mask = 16'hFC30;
defparam \kbd|kbd|PS2_Controller|BitsRead[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N14
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector5~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector5~0_combout  = (!\kbd|kbd|PS2_Controller|State.Idle~q  & \kbd|kbd|PS2_Controller|BitsRead [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector5~0 .lut_mask = 16'h0F00;
defparam \kbd|kbd|PS2_Controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N21
dffeas \kbd|kbd|PS2_Controller|BitsRead[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|BitsRead[1]~2_combout ),
	.asdata(\kbd|kbd|PS2_Controller|Selector5~0_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsRead[1] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|BitsRead[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N18
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Add1~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Add1~1_combout  = \kbd|kbd|PS2_Controller|BitsRead [2] $ (((\kbd|kbd|PS2_Controller|BitsRead [1] & \kbd|kbd|PS2_Controller|BitsRead [0])))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Add1~1 .lut_mask = 16'h3CCC;
defparam \kbd|kbd|PS2_Controller|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N20
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|BitsRead[2]~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|BitsRead[2]~1_combout  = (\kbd|kbd|PS2_Controller|process_0~0_combout  & ((\kbd|kbd|PS2_Controller|Add1~1_combout ))) # (!\kbd|kbd|PS2_Controller|process_0~0_combout  & (\kbd|kbd|PS2_Controller|BitsRead [2]))

	.dataa(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datad(\kbd|kbd|PS2_Controller|Add1~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|BitsRead[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsRead[2]~1 .lut_mask = 16'hFA50;
defparam \kbd|kbd|PS2_Controller|BitsRead[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N8
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector4~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector4~0_combout  = (!\kbd|kbd|PS2_Controller|State.Idle~q  & \kbd|kbd|PS2_Controller|BitsRead [2])

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector4~0 .lut_mask = 16'h3300;
defparam \kbd|kbd|PS2_Controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N21
dffeas \kbd|kbd|PS2_Controller|BitsRead[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|BitsRead[2]~1_combout ),
	.asdata(\kbd|kbd|PS2_Controller|Selector4~0_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsRead[2] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|BitsRead[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N28
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector23~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector23~2_combout  = (!\kbd|kbd|PS2_Controller|BitsRead [2] & !\kbd|kbd|PS2_Controller|BitsRead [0])

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector23~2 .lut_mask = 16'h0033;
defparam \kbd|kbd|PS2_Controller|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N24
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Add1~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Add1~2_combout  = \kbd|kbd|PS2_Controller|BitsRead [3] $ (((\kbd|kbd|PS2_Controller|BitsRead [2] & (\kbd|kbd|PS2_Controller|BitsRead [1] & \kbd|kbd|PS2_Controller|BitsRead [0]))))

	.dataa(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Add1~2 .lut_mask = 16'h7F80;
defparam \kbd|kbd|PS2_Controller|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N18
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|BitsRead[3]~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|BitsRead[3]~0_combout  = (\kbd|kbd|PS2_Controller|process_0~0_combout  & ((\kbd|kbd|PS2_Controller|Add1~2_combout ))) # (!\kbd|kbd|PS2_Controller|process_0~0_combout  & (\kbd|kbd|PS2_Controller|BitsRead [3]))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [3]),
	.datad(\kbd|kbd|PS2_Controller|Add1~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|BitsRead[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsRead[3]~0 .lut_mask = 16'hFC30;
defparam \kbd|kbd|PS2_Controller|BitsRead[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N26
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector3~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector3~0_combout  = (!\kbd|kbd|PS2_Controller|State.Idle~q  & \kbd|kbd|PS2_Controller|BitsRead [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector3~0 .lut_mask = 16'h0F00;
defparam \kbd|kbd|PS2_Controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y11_N19
dffeas \kbd|kbd|PS2_Controller|BitsRead[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|BitsRead[3]~0_combout ),
	.asdata(\kbd|kbd|PS2_Controller|Selector3~0_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|BitsRead [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsRead[3] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|BitsRead[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N26
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DReady~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DReady~1_combout  = (\kbd|kbd|PS2_Controller|BitsRead [1] & (\kbd|kbd|PS2_Controller|Selector23~2_combout  & (\kbd|kbd|PS2_Controller|process_0~0_combout  & \kbd|kbd|PS2_Controller|BitsRead [3])))

	.dataa(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datab(\kbd|kbd|PS2_Controller|Selector23~2_combout ),
	.datac(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DReady~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DReady~1 .lut_mask = 16'h8000;
defparam \kbd|kbd|PS2_Controller|DReady~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N6
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector11~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector11~0_combout  = (\kbd|kbd|PS2_Controller|DReady~1_combout  & (!\kbd|kbd|PS2_Controller|DebounceData|Output~q  & ((\kbd|kbd|PS2_Controller|State.Idle~q )))) # (!\kbd|kbd|PS2_Controller|DReady~1_combout  & 
// ((\kbd|kbd|PS2_Controller|State.ReceiveData~q ) # ((!\kbd|kbd|PS2_Controller|DebounceData|Output~q  & \kbd|kbd|PS2_Controller|State.Idle~q ))))

	.dataa(\kbd|kbd|PS2_Controller|DReady~1_combout ),
	.datab(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datac(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.datad(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector11~0 .lut_mask = 16'h7350;
defparam \kbd|kbd|PS2_Controller|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N7
dffeas \kbd|kbd|PS2_Controller|State.ReceiveData (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|State.ReceiveData .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|State.ReceiveData .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N18
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector15~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector15~0_combout  = (!\kbd|kbd|PS2_Controller|Selector12~0_combout  & ((\kbd|kbd|PS2_Controller|Selector16~10_combout ) # ((!\kbd|kbd|PS2_Controller|Selector16~8_combout  & \kbd|kbd|PS2_Controller|State.CheckAck~q ))))

	.dataa(\kbd|kbd|PS2_Controller|Selector12~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector16~8_combout ),
	.datac(\kbd|kbd|PS2_Controller|State.CheckAck~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector16~10_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector15~0 .lut_mask = 16'h5510;
defparam \kbd|kbd|PS2_Controller|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N19
dffeas \kbd|kbd|PS2_Controller|State.CheckAck (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|State.CheckAck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|State.CheckAck .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|State.CheckAck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N28
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector16~6 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector16~6_combout  = (\kbd|kbd|PS2_Controller|State.CheckAck~q  & (((\kbd|kbd|PS2_Controller|process_0~0_combout )))) # (!\kbd|kbd|PS2_Controller|State.CheckAck~q  & (\kbd|kbd|PS2_Controller|State.ReceiveData~q  & 
// ((\kbd|kbd|PS2_Controller|DReady~1_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.datab(\kbd|kbd|PS2_Controller|State.CheckAck~q ),
	.datac(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|DReady~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector16~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector16~6 .lut_mask = 16'hE2C0;
defparam \kbd|kbd|PS2_Controller|Selector16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N20
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector16~8 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector16~8_combout  = (\kbd|kbd|PS2_Controller|Selector16~6_combout ) # (!\kbd|kbd|PS2_Controller|Selector16~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|Selector16~7_combout ),
	.datad(\kbd|kbd|PS2_Controller|Selector16~6_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector16~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector16~8 .lut_mask = 16'hFF0F;
defparam \kbd|kbd|PS2_Controller|Selector16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N6
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[0]~13 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[0]~13_combout  = \kbd|kbd|PS2_Controller|TimeCounter [0] $ (VCC)
// \kbd|kbd|PS2_Controller|TimeCounter[0]~14  = CARRY(\kbd|kbd|PS2_Controller|TimeCounter [0])

	.dataa(\kbd|kbd|PS2_Controller|TimeCounter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[0]~13_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[0]~14 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[0]~13 .lut_mask = 16'h55AA;
defparam \kbd|kbd|PS2_Controller|TimeCounter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N16
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector12~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector12~1_combout  = (\kbd|kbd|PS2_Controller|State.WaitRiseClock~q ) # ((\kbd|kbd|PS2_Controller|State.ReceiveData~q  & (!\kbd|kbd|PS2_Controller|DReady~1_combout )) # (!\kbd|kbd|PS2_Controller|State.ReceiveData~q  & 
// ((!\kbd|kbd|PS2_Controller|Selector16~5_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.datab(\kbd|kbd|PS2_Controller|DReady~1_combout ),
	.datac(\kbd|kbd|PS2_Controller|State.WaitRiseClock~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector16~5_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector12~1 .lut_mask = 16'hF2F7;
defparam \kbd|kbd|PS2_Controller|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N12
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector12~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector12~2_combout  = (!\kbd|kbd|PS2_Controller|Selector19~0_combout  & ((\kbd|kbd|PS2_Controller|State.Idle~q ) # ((\kbd|kbd|PS2_Controller|State.InhibitComunication~q ) # (!\kbd|kbd|PS2_Controller|Selector12~1_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|Selector19~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datac(\kbd|kbd|PS2_Controller|State.InhibitComunication~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector12~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector12~2 .lut_mask = 16'h5455;
defparam \kbd|kbd|PS2_Controller|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N13
dffeas \kbd|kbd|PS2_Controller|State.InhibitComunication (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|State.InhibitComunication~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|State.InhibitComunication .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|State.InhibitComunication .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N18
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[6]~28 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[6]~28_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [6] & (\kbd|kbd|PS2_Controller|TimeCounter[5]~27  $ (GND))) # (!\kbd|kbd|PS2_Controller|TimeCounter [6] & (!\kbd|kbd|PS2_Controller|TimeCounter[5]~27  & VCC))
// \kbd|kbd|PS2_Controller|TimeCounter[6]~29  = CARRY((\kbd|kbd|PS2_Controller|TimeCounter [6] & !\kbd|kbd|PS2_Controller|TimeCounter[5]~27 ))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|TimeCounter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[5]~27 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[6]~28_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[6]~29 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[6]~28 .lut_mask = 16'hC30C;
defparam \kbd|kbd|PS2_Controller|TimeCounter[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N20
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[7]~30 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[7]~30_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [7] & (!\kbd|kbd|PS2_Controller|TimeCounter[6]~29 )) # (!\kbd|kbd|PS2_Controller|TimeCounter [7] & ((\kbd|kbd|PS2_Controller|TimeCounter[6]~29 ) # (GND)))
// \kbd|kbd|PS2_Controller|TimeCounter[7]~31  = CARRY((!\kbd|kbd|PS2_Controller|TimeCounter[6]~29 ) # (!\kbd|kbd|PS2_Controller|TimeCounter [7]))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|TimeCounter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[6]~29 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[7]~30_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[7]~31 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[7]~30 .lut_mask = 16'h3C3F;
defparam \kbd|kbd|PS2_Controller|TimeCounter[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N28
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector20~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector20~2_combout  = (!\kbd|kbd|PS2_Controller|State.Idle~q  & (\kbd|kbd|PS2_Controller|process_0~0_combout  & (\kbd|kbd|PS2_Controller|State.ReceiveData~q  & !\kbd|kbd|PS2_Controller|BitsRead [3])))

	.dataa(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datab(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector20~2 .lut_mask = 16'h0040;
defparam \kbd|kbd|PS2_Controller|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N10
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector18~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector18~0_combout  = (\kbd|kbd|PS2_Controller|BitsRead [2] & (\kbd|kbd|PS2_Controller|BitsRead [1] & (\kbd|kbd|PS2_Controller|BitsRead [0] & \kbd|kbd|PS2_Controller|Selector20~2_combout )))

	.dataa(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.datad(\kbd|kbd|PS2_Controller|Selector20~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector18~0 .lut_mask = 16'h8000;
defparam \kbd|kbd|PS2_Controller|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N4
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector21~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector21~0_combout  = (\kbd|kbd|PS2_Controller|BitsRead [2] & (!\kbd|kbd|PS2_Controller|BitsRead [1] & (!\kbd|kbd|PS2_Controller|BitsRead [0] & \kbd|kbd|PS2_Controller|Selector20~2_combout )))

	.dataa(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.datad(\kbd|kbd|PS2_Controller|Selector20~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector21~0 .lut_mask = 16'h0200;
defparam \kbd|kbd|PS2_Controller|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N16
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[3]~10 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[3]~10_combout  = (\kbd|kbd|PS2_Controller|Selector21~0_combout  & (((!\kbd|kbd|PS2_Controller|Byte~0_combout )))) # (!\kbd|kbd|PS2_Controller|Selector21~0_combout  & ((\kbd|kbd|PS2_Controller|Selector19~0_combout  & 
// ((!\kbd|kbd|PS2_Controller|Byte~0_combout ))) # (!\kbd|kbd|PS2_Controller|Selector19~0_combout  & (\kbd|kbd|PS2_Controller|Byte [3]))))

	.dataa(\kbd|kbd|PS2_Controller|Selector21~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector19~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|Byte [3]),
	.datad(\kbd|kbd|PS2_Controller|Byte~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[3]~10 .lut_mask = 16'h10FE;
defparam \kbd|kbd|PS2_Controller|Byte[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N17
dffeas \kbd|kbd|PS2_Controller|Byte[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Byte[3]~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|Byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[3] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|Byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N0
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DataByte[3]~7 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DataByte[3]~7_combout  = !\kbd|kbd|PS2_Controller|Byte [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|Byte [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DataByte[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[3]~7 .lut_mask = 16'h00FF;
defparam \kbd|kbd|PS2_Controller|DataByte[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N6
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector7~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector7~0_combout  = (!\kbd|kbd|PS2_Controller|DebounceClock|Output~q  & (!\kbd|kbd|PS2_Controller|PS2ClockPrevious~q  & (\kbd|kbd|PS2_Controller|DebounceData|Output~q  & \kbd|kbd|PS2_Controller|State.CheckAck~q )))

	.dataa(\kbd|kbd|PS2_Controller|DebounceClock|Output~q ),
	.datab(\kbd|kbd|PS2_Controller|PS2ClockPrevious~q ),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|PS2_Controller|State.CheckAck~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector7~0 .lut_mask = 16'h1000;
defparam \kbd|kbd|PS2_Controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N24
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|PS2Error~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|PS2Error~0_combout  = (!\kbd|kbd|PS2_Controller|BitsRead [1] & \kbd|kbd|PS2_Controller|BitsRead [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|PS2Error~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|PS2Error~0 .lut_mask = 16'h0F00;
defparam \kbd|kbd|PS2_Controller|PS2Error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N0
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|PS2Error~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|PS2Error~1_combout  = (\kbd|kbd|PS2_Controller|PS2Error~0_combout  & (!\kbd|kbd|PS2_Controller|BitsRead [2] & (\kbd|kbd|PS2_Controller|process_0~0_combout  & \kbd|kbd|PS2_Controller|BitsRead [3])))

	.dataa(\kbd|kbd|PS2_Controller|PS2Error~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datac(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|PS2Error~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|PS2Error~1 .lut_mask = 16'h2000;
defparam \kbd|kbd|PS2_Controller|PS2Error~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N16
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector7~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector7~2_combout  = (\kbd|kbd|PS2_Controller|State.CheckAck~q ) # ((\kbd|kbd|PS2_Controller|State.ReceiveData~q  & (!\kbd|kbd|PS2_Controller|PS2Error~1_combout )) # (!\kbd|kbd|PS2_Controller|State.ReceiveData~q  & 
// ((!\kbd|kbd|PS2_Controller|State.Idle~q ))))

	.dataa(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.datab(\kbd|kbd|PS2_Controller|PS2Error~1_combout ),
	.datac(\kbd|kbd|PS2_Controller|State.CheckAck~q ),
	.datad(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector7~2 .lut_mask = 16'hF2F7;
defparam \kbd|kbd|PS2_Controller|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N8
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector19~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector19~1_combout  = (\kbd|kbd|PS2_Controller|BitsRead [2] & (\kbd|kbd|PS2_Controller|BitsRead [1] & (!\kbd|kbd|PS2_Controller|BitsRead [0] & \kbd|kbd|PS2_Controller|Selector20~2_combout )))

	.dataa(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.datad(\kbd|kbd|PS2_Controller|Selector20~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector19~1 .lut_mask = 16'h0800;
defparam \kbd|kbd|PS2_Controller|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N26
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[5]~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[5]~2_combout  = (\kbd|kbd|PS2_Controller|Selector19~0_combout  & (!\kbd|kbd|PS2_Controller|Byte~0_combout )) # (!\kbd|kbd|PS2_Controller|Selector19~0_combout  & ((\kbd|kbd|PS2_Controller|Selector19~1_combout  & 
// (!\kbd|kbd|PS2_Controller|Byte~0_combout )) # (!\kbd|kbd|PS2_Controller|Selector19~1_combout  & ((\kbd|kbd|PS2_Controller|Byte [5])))))

	.dataa(\kbd|kbd|PS2_Controller|Selector19~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|Byte~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|Byte [5]),
	.datad(\kbd|kbd|PS2_Controller|Selector19~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[5]~2 .lut_mask = 16'h3372;
defparam \kbd|kbd|PS2_Controller|Byte[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N27
dffeas \kbd|kbd|PS2_Controller|Byte[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Byte[5]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|Byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[5] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|Byte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N12
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector45~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector45~0_combout  = (!\kbd|kbd|PS2_Controller|State.SendData~q ) # (!\kbd|kbd|PS2_Controller|BitsSent [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|BitsSent [0]),
	.datad(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector45~0 .lut_mask = 16'h0FFF;
defparam \kbd|kbd|PS2_Controller|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N6
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector16~4 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector16~4_combout  = (!\kbd|kbd|PS2_Controller|PS2ClockPrevious~q  & (\kbd|kbd|PS2_Controller|State.SendData~q  & !\kbd|kbd|PS2_Controller|DebounceClock|Output~q ))

	.dataa(\kbd|kbd|PS2_Controller|PS2ClockPrevious~q ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.datad(\kbd|kbd|PS2_Controller|DebounceClock|Output~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector16~4 .lut_mask = 16'h0050;
defparam \kbd|kbd|PS2_Controller|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N26
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|BitsSent[1]~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|BitsSent[1]~0_combout  = (\kbd|kbd|PS2_Controller|Selector16~4_combout ) # ((\kbd|kbd|PS2_Controller|Selector16~2_combout  & \kbd|kbd|PS2_Controller|Equal2~2_combout ))

	.dataa(\kbd|kbd|PS2_Controller|Selector16~4_combout ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|Selector16~2_combout ),
	.datad(\kbd|kbd|PS2_Controller|Equal2~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|BitsSent[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsSent[1]~0 .lut_mask = 16'hFAAA;
defparam \kbd|kbd|PS2_Controller|BitsSent[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N13
dffeas \kbd|kbd|PS2_Controller|BitsSent[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|BitsSent[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|BitsSent [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsSent[0] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|BitsSent[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N2
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector44~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector44~0_combout  = (\kbd|kbd|PS2_Controller|State.SendData~q  & (\kbd|kbd|PS2_Controller|BitsSent [0] $ (\kbd|kbd|PS2_Controller|BitsSent [1])))

	.dataa(\kbd|kbd|PS2_Controller|BitsSent [0]),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.datad(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector44~0 .lut_mask = 16'h5A00;
defparam \kbd|kbd|PS2_Controller|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N3
dffeas \kbd|kbd|PS2_Controller|BitsSent[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|BitsSent[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsSent[1] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|BitsSent[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N22
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DataByte[5]~4 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DataByte[5]~4_combout  = !\kbd|kbd|PS2_Controller|Byte [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|Byte [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DataByte[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[5]~4 .lut_mask = 16'h0F0F;
defparam \kbd|kbd|PS2_Controller|DataByte[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N23
dffeas \kbd|kbd|PS2_Controller|DataByte[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DataByte[5]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DataByte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DataByte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[5] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DataByte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N30
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DReady~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DReady~0_combout  = (\kbd|kbd|PS2_Controller|DReady~1_combout  & (!\kbd|kbd|PS2_Controller|PS2Error~q )) # (!\kbd|kbd|PS2_Controller|DReady~1_combout  & ((\kbd|kbd|PS2_Controller|DReady~q )))

	.dataa(\kbd|kbd|PS2_Controller|DReady~1_combout ),
	.datab(\kbd|kbd|PS2_Controller|PS2Error~q ),
	.datac(\kbd|kbd|PS2_Controller|DReady~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DReady~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DReady~0 .lut_mask = 16'h7272;
defparam \kbd|kbd|PS2_Controller|DReady~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N14
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector2~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector2~0_combout  = (\kbd|kbd|PS2_Controller|DReady~q  & !\kbd|kbd|PS2_Controller|State.Idle~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DReady~q ),
	.datad(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector2~0 .lut_mask = 16'h00F0;
defparam \kbd|kbd|PS2_Controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N31
dffeas \kbd|kbd|PS2_Controller|DReady (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DReady~0_combout ),
	.asdata(\kbd|kbd|PS2_Controller|Selector2~0_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DReady~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DReady .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DReady .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N2
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector1~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector1~0_combout  = (\kbd|kbd|PS2_Controller|State.WaitRiseClock~q  & (((!\kbd|kbd|PS2_Controller|DebounceClock|Output~q )) # (!\kbd|kbd|PS2_Controller|PS2ClockPrevious~q ))) # (!\kbd|kbd|PS2_Controller|State.WaitRiseClock~q  & 
// (((!\kbd|kbd|PS2_Controller|State.Idle~q ))))

	.dataa(\kbd|kbd|PS2_Controller|State.WaitRiseClock~q ),
	.datab(\kbd|kbd|PS2_Controller|PS2ClockPrevious~q ),
	.datac(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datad(\kbd|kbd|PS2_Controller|DebounceClock|Output~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector1~0 .lut_mask = 16'h27AF;
defparam \kbd|kbd|PS2_Controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N8
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector1~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector1~1_combout  = (\kbd|kbd|PS2_Controller|Selector12~0_combout  & ((\kbd|kbd|PS2_Controller|DReady~q ) # ((\kbd|kbd|PS2_Controller|DataReady~q  & \kbd|kbd|PS2_Controller|Selector1~0_combout )))) # 
// (!\kbd|kbd|PS2_Controller|Selector12~0_combout  & (((\kbd|kbd|PS2_Controller|DataReady~q  & \kbd|kbd|PS2_Controller|Selector1~0_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|Selector12~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|DReady~q ),
	.datac(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector1~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector1~1 .lut_mask = 16'hF888;
defparam \kbd|kbd|PS2_Controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N9
dffeas \kbd|kbd|PS2_Controller|DataReady (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DataReady~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataReady .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DataReady .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N0
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DataByte[4]~3 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DataByte[4]~3_combout  = !\kbd|kbd|PS2_Controller|Byte [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|Byte [4]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DataByte[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[4]~3 .lut_mask = 16'h00FF;
defparam \kbd|kbd|PS2_Controller|DataByte[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N1
dffeas \kbd|kbd|PS2_Controller|DataByte[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DataByte[4]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DataByte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DataByte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[4] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DataByte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N2
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector23~3 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector23~3_combout  = (!\kbd|kbd|PS2_Controller|BitsRead [2] & (\kbd|kbd|PS2_Controller|BitsRead [1] & (!\kbd|kbd|PS2_Controller|BitsRead [0] & \kbd|kbd|PS2_Controller|Selector20~2_combout )))

	.dataa(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.datad(\kbd|kbd|PS2_Controller|Selector20~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector23~3 .lut_mask = 16'h0400;
defparam \kbd|kbd|PS2_Controller|Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N22
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector22~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector22~0_combout  = (!\kbd|kbd|PS2_Controller|BitsRead [2] & (\kbd|kbd|PS2_Controller|BitsRead [1] & (\kbd|kbd|PS2_Controller|BitsRead [0] & \kbd|kbd|PS2_Controller|Selector20~2_combout )))

	.dataa(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.datad(\kbd|kbd|PS2_Controller|Selector20~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector22~0 .lut_mask = 16'h4000;
defparam \kbd|kbd|PS2_Controller|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|CapsLock~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|CapsLock~0_combout  = (\kbd|kbd|PS2_Controller|DataReady~q  & (!\kbd|kbd|Keyboard_Mapper|State.Start~q  & (!\kbd|kbd|PS2_Controller|DataByte [7] & \kbd|kbd|Keyboard_Mapper|Equal1~0_combout )))

	.dataa(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datac(\kbd|kbd|PS2_Controller|DataByte [7]),
	.datad(\kbd|kbd|Keyboard_Mapper|Equal1~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|CapsLock~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|CapsLock~0 .lut_mask = 16'h0200;
defparam \kbd|kbd|Keyboard_Mapper|CapsLock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N6
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|CapsLock~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|CapsLock~1_combout  = (\kbd|kbd|PS2_Controller|DataByte [3] & !\kbd|kbd|PS2_Controller|DataByte [5])

	.dataa(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DataByte [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|CapsLock~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|CapsLock~1 .lut_mask = 16'h0A0A;
defparam \kbd|kbd|Keyboard_Mapper|CapsLock~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|CapsLock~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|CapsLock~2_combout  = \kbd|kbd|Keyboard_Mapper|CapsLock~q  $ (((\kbd|kbd|Keyboard_Mapper|CapsLock~0_combout  & (\kbd|kbd|Keyboard_Mapper|Mux3~0_combout  & \kbd|kbd|Keyboard_Mapper|CapsLock~1_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|CapsLock~0_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|Mux3~0_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|CapsLock~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|CapsLock~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|CapsLock~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|CapsLock~2 .lut_mask = 16'h78F0;
defparam \kbd|kbd|Keyboard_Mapper|CapsLock~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N12
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|process_0~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|process_0~0_combout  = (\kbd|kbd|PS2_Controller|PS2Error~q ) # (!\reset_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset_n~q ),
	.datad(\kbd|kbd|PS2_Controller|PS2Error~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|process_0~0 .lut_mask = 16'hFF0F;
defparam \kbd|kbd|Keyboard_Mapper|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N13
dffeas \kbd|kbd|Keyboard_Mapper|CapsLock (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|CapsLock~2_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|CapsLock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|CapsLock .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|CapsLock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N0
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector6~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector6~0_combout  = (\kbd|kbd|Keyboard_Mapper|CapsLock~q ) # (!\kbd|kbd|Keyboard_Mapper|State.LEDs~q )

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|State.LEDs~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|CapsLock~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector6~0 .lut_mask = 16'hF3F3;
defparam \kbd|kbd|Keyboard_Mapper|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N28
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|ScanCode[4]~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|ScanCode[4]~2_combout  = (\kbd|kbd|PS2_Controller|DataByte [3] & \kbd|kbd|PS2_Controller|DataByte [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datad(\kbd|kbd|PS2_Controller|DataByte [1]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~2 .lut_mask = 16'hF000;
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector13~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector13~0_combout  = (!\kbd|kbd|PS2_Controller|DataByte [2] & (\kbd|kbd|PS2_Controller|DataByte [5] & (\kbd|kbd|PS2_Controller|DataByte [7] & !\kbd|kbd|PS2_Controller|DataByte [0])))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [2]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [5]),
	.datac(\kbd|kbd|PS2_Controller|DataByte [7]),
	.datad(\kbd|kbd|PS2_Controller|DataByte [0]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector13~0 .lut_mask = 16'h0040;
defparam \kbd|kbd|Keyboard_Mapper|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N4
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector11~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector11~0_combout  = (\kbd|kbd|PS2_Controller|DataReady~q  & (\kbd|kbd|Keyboard_Mapper|ScanCode[4]~2_combout  & (\kbd|kbd|Keyboard_Mapper|Selector13~0_combout  & \kbd|kbd|Keyboard_Mapper|Equal1~0_combout )))

	.dataa(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~2_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector13~0_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|Equal1~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector11~0 .lut_mask = 16'h8000;
defparam \kbd|kbd|Keyboard_Mapper|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector16~3 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector16~3_combout  = (\kbd|kbd|Keyboard_Mapper|CapsLock~0_combout  & ((\kbd|kbd|PS2_Controller|DataByte [5]) # (\kbd|kbd|Keyboard_Mapper|Mux3~0_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|CapsLock~0_combout ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DataByte [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|Mux3~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector16~3 .lut_mask = 16'hAAA0;
defparam \kbd|kbd|Keyboard_Mapper|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector16~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector16~2_combout  = (\kbd|kbd|PS2_Controller|DataByte [2] & (\kbd|kbd|PS2_Controller|DataByte [1] & (\kbd|kbd|PS2_Controller|DataByte [3] $ (\kbd|kbd|PS2_Controller|DataByte [0]))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [2]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [1]),
	.datac(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datad(\kbd|kbd|PS2_Controller|DataByte [0]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector16~2 .lut_mask = 16'h0880;
defparam \kbd|kbd|Keyboard_Mapper|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Command[4]~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Command[4]~0_combout  = ((\kbd|kbd|PS2_Controller|DataByte [5] & ((!\kbd|kbd|Keyboard_Mapper|Selector16~2_combout ))) # (!\kbd|kbd|PS2_Controller|DataByte [5] & (!\kbd|kbd|PS2_Controller|DataByte [3]))) # 
// (!\kbd|kbd|Keyboard_Mapper|Selector16~3_combout )

	.dataa(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector16~3_combout ),
	.datac(\kbd|kbd|PS2_Controller|DataByte [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector16~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Command[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Command[4]~0 .lut_mask = 16'h37F7;
defparam \kbd|kbd|Keyboard_Mapper|Command[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N10
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector10~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector10~2_combout  = (\kbd|kbd|PS2_Controller|DebounceData|Output~q  & !\kbd|kbd|Keyboard_Mapper|Send~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Send~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector10~2 .lut_mask = 16'h00F0;
defparam \kbd|kbd|PS2_Controller|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N28
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|PS2Busy~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|PS2Busy~0_combout  = (\kbd|kbd|PS2_Controller|State.Idle~q  & (((\kbd|kbd|PS2_Controller|PS2Busy~q ) # (!\kbd|kbd|PS2_Controller|Selector10~2_combout )))) # (!\kbd|kbd|PS2_Controller|State.Idle~q  & 
// (!\kbd|kbd|PS2_Controller|Selector12~0_combout  & (\kbd|kbd|PS2_Controller|PS2Busy~q )))

	.dataa(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datab(\kbd|kbd|PS2_Controller|Selector12~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|PS2Busy~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector10~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|PS2Busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|PS2Busy~0 .lut_mask = 16'hB0BA;
defparam \kbd|kbd|PS2_Controller|PS2Busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N29
dffeas \kbd|kbd|PS2_Controller|PS2Busy (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|PS2Busy~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|PS2Busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|PS2Busy .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|PS2Busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N10
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector10~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector10~0_combout  = (\kbd|kbd|PS2_Controller|PS2Busy~q  & (!\kbd|kbd|PS2_Controller|DataReady~q  & (\kbd|kbd|Keyboard_Mapper|State.ResetAck~q ))) # (!\kbd|kbd|PS2_Controller|PS2Busy~q  & 
// ((\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q ) # ((!\kbd|kbd|PS2_Controller|DataReady~q  & \kbd|kbd|Keyboard_Mapper|State.ResetAck~q ))))

	.dataa(\kbd|kbd|PS2_Controller|PS2Busy~q ),
	.datab(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|State.ResetAck~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector10~0 .lut_mask = 16'h7530;
defparam \kbd|kbd|Keyboard_Mapper|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N11
dffeas \kbd|kbd|Keyboard_Mapper|State.ResetAck (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|State.ResetAck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|State.ResetAck .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|State.ResetAck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector20~4 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector20~4_combout  = (!\kbd|kbd|PS2_Controller|DataByte [0] & (\kbd|kbd|PS2_Controller|DataByte [7] & (!\kbd|kbd|Keyboard_Mapper|State.Start~q  & \kbd|kbd|PS2_Controller|DataByte [5])))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [0]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [7]),
	.datac(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datad(\kbd|kbd|PS2_Controller|DataByte [5]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector20~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector20~4 .lut_mask = 16'h0400;
defparam \kbd|kbd|Keyboard_Mapper|Selector20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N10
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Mux20~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Mux20~0_combout  = (!\kbd|kbd|PS2_Controller|DataByte [1] & (\kbd|kbd|PS2_Controller|DataByte [2] & (\kbd|kbd|PS2_Controller|DataByte [3] & \kbd|kbd|Keyboard_Mapper|Equal1~0_combout )))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [1]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [2]),
	.datac(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|Equal1~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Mux20~0 .lut_mask = 16'h4000;
defparam \kbd|kbd|Keyboard_Mapper|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N28
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector13~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector13~1_combout  = (((!\kbd|kbd|Keyboard_Mapper|ScanCode[4]~2_combout ) # (!\kbd|kbd|PS2_Controller|DataByte [6])) # (!\kbd|kbd|PS2_Controller|DataByte [4])) # (!\kbd|kbd|Keyboard_Mapper|Selector13~0_combout )

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector13~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|DataByte [4]),
	.datac(\kbd|kbd|PS2_Controller|DataByte [6]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector13~1 .lut_mask = 16'h7FFF;
defparam \kbd|kbd|Keyboard_Mapper|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N30
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector9~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector9~0_combout  = (\kbd|kbd|Keyboard_Mapper|State.ResetAck~q  & ((\kbd|kbd|Keyboard_Mapper|Selector13~1_combout ) # ((\kbd|kbd|Keyboard_Mapper|Selector20~4_combout  & \kbd|kbd|Keyboard_Mapper|Mux20~0_combout )))) # 
// (!\kbd|kbd|Keyboard_Mapper|State.ResetAck~q  & (\kbd|kbd|Keyboard_Mapper|Selector20~4_combout  & (\kbd|kbd|Keyboard_Mapper|Mux20~0_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|State.ResetAck~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector20~4_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|Mux20~0_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector13~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector9~0 .lut_mask = 16'hEAC0;
defparam \kbd|kbd|Keyboard_Mapper|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N0
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Equal0~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Equal0~0_combout  = ((\kbd|kbd|PS2_Controller|DataByte [4]) # ((\kbd|kbd|PS2_Controller|DataByte [6]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode[4]~2_combout ))) # (!\kbd|kbd|Keyboard_Mapper|Selector13~0_combout )

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector13~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|DataByte [4]),
	.datac(\kbd|kbd|PS2_Controller|DataByte [6]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Equal0~0 .lut_mask = 16'hFDFF;
defparam \kbd|kbd|Keyboard_Mapper|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N0
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector11~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector11~1_combout  = (\kbd|kbd|PS2_Controller|DataReady~q  & (\kbd|kbd|Keyboard_Mapper|State.ResetAck~q  & ((!\kbd|kbd|Keyboard_Mapper|Selector13~1_combout )))) # (!\kbd|kbd|PS2_Controller|DataReady~q  & 
// (((\kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|State.ResetAck~q ),
	.datab(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector13~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector11~1 .lut_mask = 16'h30B8;
defparam \kbd|kbd|Keyboard_Mapper|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N1
dffeas \kbd|kbd|Keyboard_Mapper|State.WaitForBAT (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|State.WaitForBAT .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|State.WaitForBAT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N4
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector9~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector9~1_combout  = (\kbd|kbd|PS2_Controller|DataReady~q  & ((\kbd|kbd|Keyboard_Mapper|Selector9~0_combout ) # ((\kbd|kbd|Keyboard_Mapper|Equal0~0_combout  & \kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector9~0_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|Equal0~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector9~1 .lut_mask = 16'hE0A0;
defparam \kbd|kbd|Keyboard_Mapper|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N2
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector9~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector9~2_combout  = (\kbd|kbd|Keyboard_Mapper|Selector9~1_combout ) # ((\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q  & \kbd|kbd|PS2_Controller|PS2Busy~q ))

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector9~1_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q ),
	.datad(\kbd|kbd|PS2_Controller|PS2Busy~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector9~2 .lut_mask = 16'hFCCC;
defparam \kbd|kbd|Keyboard_Mapper|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N3
dffeas \kbd|kbd|Keyboard_Mapper|State.ResetKbd (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector9~2_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|State.ResetKbd .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|State.ResetKbd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N14
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector0~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector0~0_combout  = (\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q  & !\kbd|kbd|PS2_Controller|PS2Busy~q )

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q ),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|PS2Busy~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector0~0 .lut_mask = 16'h00CC;
defparam \kbd|kbd|Keyboard_Mapper|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N24
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Command[4]~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Command[4]~1_combout  = ((\kbd|kbd|Keyboard_Mapper|Selector0~0_combout ) # ((\kbd|kbd|Keyboard_Mapper|Selector11~0_combout  & \kbd|kbd|Keyboard_Mapper|State.LEDs~q ))) # (!\kbd|kbd|Keyboard_Mapper|Command[4]~0_combout )

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector11~0_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|State.LEDs~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|Command[4]~0_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector0~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Command[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Command[4]~1 .lut_mask = 16'hFF8F;
defparam \kbd|kbd|Keyboard_Mapper|Command[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N1
dffeas \kbd|kbd|Keyboard_Mapper|Command[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|Keyboard_Mapper|Command[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|Command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Command[2] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|Command[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N22
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[2]~6 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[2]~6_combout  = (\kbd|kbd|PS2_Controller|State.Idle~q  & ((\kbd|kbd|Keyboard_Mapper|Command [2]))) # (!\kbd|kbd|PS2_Controller|State.Idle~q  & (\kbd|kbd|PS2_Controller|DebounceData|Output~q ))

	.dataa(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Command [2]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[2]~6 .lut_mask = 16'hFA50;
defparam \kbd|kbd|PS2_Controller|Byte[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N20
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[2]~7 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[2]~7_combout  = (\kbd|kbd|PS2_Controller|Selector22~0_combout  & (((!\kbd|kbd|PS2_Controller|Byte[2]~6_combout )))) # (!\kbd|kbd|PS2_Controller|Selector22~0_combout  & ((\kbd|kbd|PS2_Controller|Selector19~0_combout  & 
// ((!\kbd|kbd|PS2_Controller|Byte[2]~6_combout ))) # (!\kbd|kbd|PS2_Controller|Selector19~0_combout  & (\kbd|kbd|PS2_Controller|Byte [2]))))

	.dataa(\kbd|kbd|PS2_Controller|Selector22~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector19~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|Byte [2]),
	.datad(\kbd|kbd|PS2_Controller|Byte[2]~6_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[2]~7 .lut_mask = 16'h10FE;
defparam \kbd|kbd|PS2_Controller|Byte[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N21
dffeas \kbd|kbd|PS2_Controller|Byte[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Byte[2]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|Byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[2] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|Byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N24
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DataByte[2]~5 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DataByte[2]~5_combout  = !\kbd|kbd|PS2_Controller|Byte [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|Byte [2]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DataByte[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[2]~5 .lut_mask = 16'h00FF;
defparam \kbd|kbd|PS2_Controller|DataByte[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N25
dffeas \kbd|kbd|PS2_Controller|DataByte[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DataByte[2]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DataByte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DataByte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[2] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DataByte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|ScrollLock~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|ScrollLock~0_combout  = (\kbd|kbd|PS2_Controller|DataByte [2] & (\kbd|kbd|PS2_Controller|DataByte [1] & (\kbd|kbd|Keyboard_Mapper|CapsLock~0_combout  & \kbd|kbd|PS2_Controller|DataByte [5])))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [2]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|CapsLock~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|DataByte [5]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|ScrollLock~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScrollLock~0 .lut_mask = 16'h8000;
defparam \kbd|kbd|Keyboard_Mapper|ScrollLock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N2
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|ScrollLock~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|ScrollLock~1_combout  = \kbd|kbd|Keyboard_Mapper|ScrollLock~q  $ (((!\kbd|kbd|PS2_Controller|DataByte [0] & (\kbd|kbd|PS2_Controller|DataByte [3] & \kbd|kbd|Keyboard_Mapper|ScrollLock~0_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [0]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScrollLock~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScrollLock~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|ScrollLock~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScrollLock~1 .lut_mask = 16'hB4F0;
defparam \kbd|kbd|Keyboard_Mapper|ScrollLock~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N3
dffeas \kbd|kbd|Keyboard_Mapper|ScrollLock (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|ScrollLock~1_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|ScrollLock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScrollLock .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|ScrollLock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N16
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector8~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector8~0_combout  = (\kbd|kbd|Keyboard_Mapper|ScrollLock~q ) # (!\kbd|kbd|Keyboard_Mapper|State.LEDs~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|Keyboard_Mapper|State.LEDs~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScrollLock~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector8~0 .lut_mask = 16'hFF0F;
defparam \kbd|kbd|Keyboard_Mapper|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N17
dffeas \kbd|kbd|Keyboard_Mapper|Command[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|Keyboard_Mapper|Command[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|Command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Command[0] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|Command[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N14
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[0]~11 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[0]~11_combout  = (\kbd|kbd|PS2_Controller|State.Idle~q  & ((\kbd|kbd|Keyboard_Mapper|Command [0]))) # (!\kbd|kbd|PS2_Controller|State.Idle~q  & (\kbd|kbd|PS2_Controller|DebounceData|Output~q ))

	.dataa(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Command [0]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[0]~11 .lut_mask = 16'hFA50;
defparam \kbd|kbd|PS2_Controller|Byte[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N6
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector24~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector24~0_combout  = (!\kbd|kbd|PS2_Controller|BitsRead [2] & (!\kbd|kbd|PS2_Controller|BitsRead [1] & (\kbd|kbd|PS2_Controller|BitsRead [0] & \kbd|kbd|PS2_Controller|Selector20~2_combout )))

	.dataa(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.datad(\kbd|kbd|PS2_Controller|Selector20~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector24~0 .lut_mask = 16'h1000;
defparam \kbd|kbd|PS2_Controller|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N18
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[0]~12 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[0]~12_combout  = (\kbd|kbd|PS2_Controller|Selector19~0_combout  & (!\kbd|kbd|PS2_Controller|Byte[0]~11_combout )) # (!\kbd|kbd|PS2_Controller|Selector19~0_combout  & ((\kbd|kbd|PS2_Controller|Selector24~0_combout  & 
// (!\kbd|kbd|PS2_Controller|Byte[0]~11_combout )) # (!\kbd|kbd|PS2_Controller|Selector24~0_combout  & ((\kbd|kbd|PS2_Controller|Byte [0])))))

	.dataa(\kbd|kbd|PS2_Controller|Byte[0]~11_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector19~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|Byte [0]),
	.datad(\kbd|kbd|PS2_Controller|Selector24~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[0]~12 .lut_mask = 16'h5574;
defparam \kbd|kbd|PS2_Controller|Byte[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N19
dffeas \kbd|kbd|PS2_Controller|Byte[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Byte[0]~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|Byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[0] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|Byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N14
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DataByte[0]~6 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DataByte[0]~6_combout  = !\kbd|kbd|PS2_Controller|Byte [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|Byte [0]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DataByte[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[0]~6 .lut_mask = 16'h00FF;
defparam \kbd|kbd|PS2_Controller|DataByte[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N15
dffeas \kbd|kbd|PS2_Controller|DataByte[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DataByte[0]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DataByte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DataByte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[0] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DataByte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N0
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|NumLock~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|NumLock~0_combout  = \kbd|kbd|Keyboard_Mapper|NumLock~q  $ (((\kbd|kbd|PS2_Controller|DataByte [0] & (!\kbd|kbd|PS2_Controller|DataByte [3] & \kbd|kbd|Keyboard_Mapper|ScrollLock~0_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [0]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|NumLock~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScrollLock~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|NumLock~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|NumLock~0 .lut_mask = 16'hD2F0;
defparam \kbd|kbd|Keyboard_Mapper|NumLock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N1
dffeas \kbd|kbd|Keyboard_Mapper|NumLock (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|NumLock~0_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|NumLock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|NumLock .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|NumLock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N24
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector7~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector7~0_combout  = (\kbd|kbd|Keyboard_Mapper|State.LEDs~q  & ((\kbd|kbd|Keyboard_Mapper|NumLock~q ))) # (!\kbd|kbd|Keyboard_Mapper|State.LEDs~q  & (\kbd|kbd|Keyboard_Mapper|State.Start~q ))

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|State.LEDs~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|NumLock~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector7~0 .lut_mask = 16'hFC0C;
defparam \kbd|kbd|Keyboard_Mapper|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N25
dffeas \kbd|kbd|Keyboard_Mapper|Command[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|Keyboard_Mapper|Command[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|Command [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Command[1] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|Command[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N30
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[1]~8 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[1]~8_combout  = (\kbd|kbd|PS2_Controller|State.Idle~q  & ((\kbd|kbd|Keyboard_Mapper|Command [1]))) # (!\kbd|kbd|PS2_Controller|State.Idle~q  & (\kbd|kbd|PS2_Controller|DebounceData|Output~q ))

	.dataa(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Command [1]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[1]~8 .lut_mask = 16'hFA50;
defparam \kbd|kbd|PS2_Controller|Byte[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N10
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[1]~9 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[1]~9_combout  = (\kbd|kbd|PS2_Controller|Selector23~3_combout  & (((!\kbd|kbd|PS2_Controller|Byte[1]~8_combout )))) # (!\kbd|kbd|PS2_Controller|Selector23~3_combout  & ((\kbd|kbd|PS2_Controller|Selector19~0_combout  & 
// ((!\kbd|kbd|PS2_Controller|Byte[1]~8_combout ))) # (!\kbd|kbd|PS2_Controller|Selector19~0_combout  & (\kbd|kbd|PS2_Controller|Byte [1]))))

	.dataa(\kbd|kbd|PS2_Controller|Selector23~3_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector19~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|Byte [1]),
	.datad(\kbd|kbd|PS2_Controller|Byte[1]~8_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[1]~9 .lut_mask = 16'h10FE;
defparam \kbd|kbd|PS2_Controller|Byte[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N11
dffeas \kbd|kbd|PS2_Controller|Byte[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Byte[1]~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|Byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[1] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|Byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N2
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DataByte[1]~8 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DataByte[1]~8_combout  = !\kbd|kbd|PS2_Controller|Byte [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|Byte [1]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DataByte[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[1]~8 .lut_mask = 16'h00FF;
defparam \kbd|kbd|PS2_Controller|DataByte[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N3
dffeas \kbd|kbd|PS2_Controller|DataByte[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DataByte[1]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DataByte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DataByte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[1] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DataByte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N30
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Mux3~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Mux3~0_combout  = (!\kbd|kbd|PS2_Controller|DataByte [1] & (!\kbd|kbd|PS2_Controller|DataByte [2] & !\kbd|kbd|PS2_Controller|DataByte [0]))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [1]),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DataByte [2]),
	.datad(\kbd|kbd|PS2_Controller|DataByte [0]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Mux3~0 .lut_mask = 16'h0005;
defparam \kbd|kbd|Keyboard_Mapper|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N16
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Mux3~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Mux3~1_combout  = (!\kbd|kbd|PS2_Controller|DataByte [7] & (\kbd|kbd|PS2_Controller|DataByte [4] & (\kbd|kbd|Keyboard_Mapper|Mux3~0_combout  & \kbd|kbd|PS2_Controller|DataByte [3])))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [7]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|Mux3~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|DataByte [3]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Mux3~1 .lut_mask = 16'h4000;
defparam \kbd|kbd|Keyboard_Mapper|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N26
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector12~6 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector12~6_combout  = (((!\kbd|kbd|PS2_Controller|DataByte [5] & !\kbd|kbd|Keyboard_Mapper|Mux3~1_combout )) # (!\kbd|kbd|PS2_Controller|DataByte [6])) # (!\kbd|kbd|PS2_Controller|DataReady~q )

	.dataa(\kbd|kbd|PS2_Controller|DataByte [5]),
	.datab(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datac(\kbd|kbd|PS2_Controller|DataByte [6]),
	.datad(\kbd|kbd|Keyboard_Mapper|Mux3~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector12~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector12~6 .lut_mask = 16'h3F7F;
defparam \kbd|kbd|Keyboard_Mapper|Selector12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N12
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector12~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector12~2_combout  = (!\kbd|kbd|PS2_Controller|DataByte [3] & (\kbd|kbd|PS2_Controller|DataByte [7] & !\kbd|kbd|PS2_Controller|DataByte [0]))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DataByte [7]),
	.datad(\kbd|kbd|PS2_Controller|DataByte [0]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector12~2 .lut_mask = 16'h0050;
defparam \kbd|kbd|Keyboard_Mapper|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N18
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector12~3 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector12~3_combout  = (\kbd|kbd|PS2_Controller|DataByte [7] & (!\kbd|kbd|PS2_Controller|DataByte [0] & (\kbd|kbd|PS2_Controller|DataByte [1] $ (\kbd|kbd|PS2_Controller|DataByte [3])))) # (!\kbd|kbd|PS2_Controller|DataByte [7] & 
// (\kbd|kbd|PS2_Controller|DataByte [1] & (\kbd|kbd|PS2_Controller|DataByte [0] $ (\kbd|kbd|PS2_Controller|DataByte [3]))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [1]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [0]),
	.datac(\kbd|kbd|PS2_Controller|DataByte [7]),
	.datad(\kbd|kbd|PS2_Controller|DataByte [3]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector12~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector12~3 .lut_mask = 16'h1228;
defparam \kbd|kbd|Keyboard_Mapper|Selector12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N20
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector12~4 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector12~4_combout  = (\kbd|kbd|Keyboard_Mapper|Selector12~2_combout  & (((!\kbd|kbd|PS2_Controller|DataByte [2] & !\kbd|kbd|Keyboard_Mapper|Selector12~3_combout )) # (!\kbd|kbd|PS2_Controller|DataByte [4]))) # 
// (!\kbd|kbd|Keyboard_Mapper|Selector12~2_combout  & (\kbd|kbd|PS2_Controller|DataByte [4] & (\kbd|kbd|PS2_Controller|DataByte [2] & \kbd|kbd|Keyboard_Mapper|Selector12~3_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector12~2_combout ),
	.datab(\kbd|kbd|PS2_Controller|DataByte [4]),
	.datac(\kbd|kbd|PS2_Controller|DataByte [2]),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector12~3_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector12~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector12~4 .lut_mask = 16'h622A;
defparam \kbd|kbd|Keyboard_Mapper|Selector12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N14
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector12~5 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector12~5_combout  = (\kbd|kbd|PS2_Controller|DataByte [5] & (((!\kbd|kbd|PS2_Controller|DataByte [4] & !\kbd|kbd|Keyboard_Mapper|Mux3~0_combout )) # (!\kbd|kbd|Keyboard_Mapper|Selector12~4_combout )))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [5]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|Mux3~0_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector12~4_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector12~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector12~5 .lut_mask = 16'h02AA;
defparam \kbd|kbd|Keyboard_Mapper|Selector12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N26
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Equal1~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Equal1~1_combout  = (!\kbd|kbd|PS2_Controller|DataByte [3] & (\kbd|kbd|Keyboard_Mapper|Equal1~0_combout  & (\kbd|kbd|Keyboard_Mapper|Selector13~0_combout  & !\kbd|kbd|PS2_Controller|DataByte [1])))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datab(\kbd|kbd|Keyboard_Mapper|Equal1~0_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector13~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|DataByte [1]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Equal1~1 .lut_mask = 16'h0040;
defparam \kbd|kbd|Keyboard_Mapper|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N26
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector15~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector15~1_combout  = (!\kbd|kbd|Keyboard_Mapper|State.Start~q  & (\kbd|kbd|PS2_Controller|DataReady~q  & \kbd|kbd|Keyboard_Mapper|Equal1~1_combout ))

	.dataa(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Equal1~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector15~1 .lut_mask = 16'h5000;
defparam \kbd|kbd|Keyboard_Mapper|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector13~6 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector13~6_combout  = (\kbd|kbd|PS2_Controller|DataReady~q  & (!\kbd|kbd|Keyboard_Mapper|State.Start~q  & (!\kbd|kbd|PS2_Controller|DataByte [1] & !\kbd|kbd|PS2_Controller|DataByte [3])))

	.dataa(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datac(\kbd|kbd|PS2_Controller|DataByte [1]),
	.datad(\kbd|kbd|PS2_Controller|DataByte [3]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector13~6 .lut_mask = 16'h0002;
defparam \kbd|kbd|Keyboard_Mapper|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N12
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector13~7 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector13~7_combout  = (\kbd|kbd|Keyboard_Mapper|Selector13~6_combout  & (\kbd|kbd|PS2_Controller|DataByte [6] & (\kbd|kbd|Keyboard_Mapper|Selector13~0_combout  & !\kbd|kbd|PS2_Controller|DataByte [4])))

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector13~6_combout ),
	.datab(\kbd|kbd|PS2_Controller|DataByte [6]),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector13~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|DataByte [4]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector13~7 .lut_mask = 16'h0080;
defparam \kbd|kbd|Keyboard_Mapper|Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N13
dffeas \kbd|kbd|Keyboard_Mapper|State.Extended (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector13~7_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|Keyboard_Mapper|Selector13~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|State.Extended~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|State.Extended .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|State.Extended .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N8
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector14~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector14~0_combout  = (\kbd|kbd|PS2_Controller|DataReady~q  & (\kbd|kbd|Keyboard_Mapper|State.Extended~q  & ((\kbd|kbd|Keyboard_Mapper|Equal1~1_combout )))) # (!\kbd|kbd|PS2_Controller|DataReady~q  & 
// (((\kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|State.Extended~q ),
	.datab(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Equal1~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector14~0 .lut_mask = 16'hB830;
defparam \kbd|kbd|Keyboard_Mapper|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N9
dffeas \kbd|kbd|Keyboard_Mapper|State.ExtendedBreak (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|State.ExtendedBreak .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|State.ExtendedBreak .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N30
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|ScanCode[4]~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|ScanCode[4]~0_combout  = ((!\kbd|kbd|Keyboard_Mapper|State.Break~q  & !\kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q )) # (!\kbd|kbd|PS2_Controller|DataReady~q )

	.dataa(\kbd|kbd|Keyboard_Mapper|State.Break~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q ),
	.datac(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~0 .lut_mask = 16'h1F1F;
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N24
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|State.CheckAck~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|State.CheckAck~0_combout  = (\kbd|kbd|PS2_Controller|DataReady~q  & ((\kbd|kbd|Keyboard_Mapper|Selector13~1_combout  & ((\kbd|kbd|Keyboard_Mapper|State.CheckAck~q ))) # (!\kbd|kbd|Keyboard_Mapper|Selector13~1_combout  & 
// (\kbd|kbd|Keyboard_Mapper|State.LEDs~q )))) # (!\kbd|kbd|PS2_Controller|DataReady~q  & (((\kbd|kbd|Keyboard_Mapper|State.CheckAck~q ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|State.LEDs~q ),
	.datab(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|State.CheckAck~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector13~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|State.CheckAck~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|State.CheckAck~0 .lut_mask = 16'hF0B8;
defparam \kbd|kbd|Keyboard_Mapper|State.CheckAck~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N25
dffeas \kbd|kbd|Keyboard_Mapper|State.CheckAck (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|State.CheckAck~0_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|State.CheckAck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|State.CheckAck .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|State.CheckAck .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N6
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector13~3 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector13~3_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode[4]~0_combout  & (((!\kbd|kbd|Keyboard_Mapper|State.LEDs~q  & !\kbd|kbd|Keyboard_Mapper|State.CheckAck~q )) # (!\kbd|kbd|Keyboard_Mapper|Selector11~0_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector11~0_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|State.LEDs~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~0_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|State.CheckAck~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector13~3 .lut_mask = 16'h5070;
defparam \kbd|kbd|Keyboard_Mapper|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N8
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector13~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector13~2_combout  = ((!\kbd|kbd|Keyboard_Mapper|State.ResetAck~q  & (!\kbd|kbd|Keyboard_Mapper|State.Extended~q  & !\kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q ))) # (!\kbd|kbd|PS2_Controller|DataReady~q )

	.dataa(\kbd|kbd|Keyboard_Mapper|State.ResetAck~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|State.Extended~q ),
	.datac(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector13~2 .lut_mask = 16'h0F1F;
defparam \kbd|kbd|Keyboard_Mapper|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N18
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector13~4 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector13~4_combout  = (\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q  & (((\kbd|kbd|PS2_Controller|PS2Busy~q )))) # (!\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q  & (\kbd|kbd|Keyboard_Mapper|Selector13~3_combout  & 
// (\kbd|kbd|Keyboard_Mapper|Selector13~2_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector13~3_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector13~2_combout ),
	.datad(\kbd|kbd|PS2_Controller|PS2Busy~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector13~4 .lut_mask = 16'hEC20;
defparam \kbd|kbd|Keyboard_Mapper|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N6
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector13~5 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector13~5_combout  = (\kbd|kbd|Keyboard_Mapper|State.Start~q  & (((!\kbd|kbd|Keyboard_Mapper|Selector13~4_combout )))) # (!\kbd|kbd|Keyboard_Mapper|State.Start~q  & (\kbd|kbd|PS2_Controller|DataReady~q  & 
// ((\kbd|kbd|Keyboard_Mapper|Selector13~1_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datab(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector13~4_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector13~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector13~5 .lut_mask = 16'h4E0A;
defparam \kbd|kbd|Keyboard_Mapper|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N27
dffeas \kbd|kbd|Keyboard_Mapper|State.Break (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector15~1_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|Keyboard_Mapper|Selector13~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|State.Break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|State.Break .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|State.Break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N16
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector20~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector20~2_combout  = (!\kbd|kbd|Keyboard_Mapper|State.Break~q  & !\kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q )

	.dataa(\kbd|kbd|Keyboard_Mapper|State.Break~q ),
	.datab(gnd),
	.datac(\kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector20~2 .lut_mask = 16'h0505;
defparam \kbd|kbd|Keyboard_Mapper|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N28
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector12~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector12~0_combout  = (\kbd|kbd|PS2_Controller|DataReady~q  & (((!\kbd|kbd|Keyboard_Mapper|Equal0~0_combout  & \kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q )) # (!\kbd|kbd|Keyboard_Mapper|Selector20~2_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector20~2_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|Equal0~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector12~0 .lut_mask = 16'h7050;
defparam \kbd|kbd|Keyboard_Mapper|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N22
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|ScanCode[4]~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|ScanCode[4]~1_combout  = ((\kbd|kbd|Keyboard_Mapper|Equal1~1_combout ) # (!\kbd|kbd|PS2_Controller|DataReady~q )) # (!\kbd|kbd|Keyboard_Mapper|State.Extended~q )

	.dataa(\kbd|kbd|Keyboard_Mapper|State.Extended~q ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Equal1~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~1 .lut_mask = 16'hFF5F;
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N28
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector12~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector12~1_combout  = (\kbd|kbd|Keyboard_Mapper|Selector12~0_combout ) # (((\kbd|kbd|Keyboard_Mapper|Selector11~0_combout  & \kbd|kbd|Keyboard_Mapper|State.CheckAck~q )) # (!\kbd|kbd|Keyboard_Mapper|ScanCode[4]~1_combout ))

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector11~0_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector12~0_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~1_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|State.CheckAck~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector12~1 .lut_mask = 16'hEFCF;
defparam \kbd|kbd|Keyboard_Mapper|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N22
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector12~7 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector12~7_combout  = (!\kbd|kbd|Keyboard_Mapper|Selector12~1_combout  & ((\kbd|kbd|Keyboard_Mapper|State.Start~q ) # ((!\kbd|kbd|Keyboard_Mapper|Selector12~6_combout  & !\kbd|kbd|Keyboard_Mapper|Selector12~5_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector12~6_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector12~5_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector12~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector12~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector12~7 .lut_mask = 16'h00F1;
defparam \kbd|kbd|Keyboard_Mapper|Selector12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N23
dffeas \kbd|kbd|Keyboard_Mapper|State.Start (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector12~7_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|State.Start .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|State.Start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N6
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector4~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector4~0_combout  = (!\kbd|kbd|Keyboard_Mapper|State.LEDs~q  & \kbd|kbd|Keyboard_Mapper|State.Start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|Keyboard_Mapper|State.LEDs~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector4~0 .lut_mask = 16'h0F00;
defparam \kbd|kbd|Keyboard_Mapper|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N7
dffeas \kbd|kbd|Keyboard_Mapper|Command[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|Keyboard_Mapper|Command[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|Command [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Command[4] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|Command[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N20
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[4]~4 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[4]~4_combout  = (\kbd|kbd|PS2_Controller|State.Idle~q  & ((\kbd|kbd|Keyboard_Mapper|Command [4]))) # (!\kbd|kbd|PS2_Controller|State.Idle~q  & (\kbd|kbd|PS2_Controller|DebounceData|Output~q ))

	.dataa(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Command [4]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[4]~4 .lut_mask = 16'hFA50;
defparam \kbd|kbd|PS2_Controller|Byte[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N0
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector20~3 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector20~3_combout  = (\kbd|kbd|PS2_Controller|BitsRead [2] & (!\kbd|kbd|PS2_Controller|BitsRead [1] & (\kbd|kbd|PS2_Controller|BitsRead [0] & \kbd|kbd|PS2_Controller|Selector20~2_combout )))

	.dataa(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.datad(\kbd|kbd|PS2_Controller|Selector20~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector20~3 .lut_mask = 16'h2000;
defparam \kbd|kbd|PS2_Controller|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N2
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[4]~5 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[4]~5_combout  = (\kbd|kbd|PS2_Controller|Selector19~0_combout  & (!\kbd|kbd|PS2_Controller|Byte[4]~4_combout )) # (!\kbd|kbd|PS2_Controller|Selector19~0_combout  & ((\kbd|kbd|PS2_Controller|Selector20~3_combout  & 
// (!\kbd|kbd|PS2_Controller|Byte[4]~4_combout )) # (!\kbd|kbd|PS2_Controller|Selector20~3_combout  & ((\kbd|kbd|PS2_Controller|Byte [4])))))

	.dataa(\kbd|kbd|PS2_Controller|Selector19~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|Byte[4]~4_combout ),
	.datac(\kbd|kbd|PS2_Controller|Byte [4]),
	.datad(\kbd|kbd|PS2_Controller|Selector20~3_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[4]~5 .lut_mask = 16'h3372;
defparam \kbd|kbd|PS2_Controller|Byte[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N3
dffeas \kbd|kbd|PS2_Controller|Byte[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Byte[4]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|Byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[4] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|Byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N4
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Mux0~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Mux0~0_combout  = (\kbd|kbd|PS2_Controller|BitsSent [0] & (((\kbd|kbd|PS2_Controller|Byte [4]) # (\kbd|kbd|PS2_Controller|BitsSent [1])))) # (!\kbd|kbd|PS2_Controller|BitsSent [0] & (\kbd|kbd|PS2_Controller|Byte [7] & 
// ((!\kbd|kbd|PS2_Controller|BitsSent [1]))))

	.dataa(\kbd|kbd|PS2_Controller|Byte [7]),
	.datab(\kbd|kbd|PS2_Controller|Byte [4]),
	.datac(\kbd|kbd|PS2_Controller|BitsSent [0]),
	.datad(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Mux0~0 .lut_mask = 16'hF0CA;
defparam \kbd|kbd|PS2_Controller|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N18
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Mux0~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Mux0~1_combout  = (\kbd|kbd|PS2_Controller|BitsSent [1] & ((\kbd|kbd|PS2_Controller|Mux0~0_combout  & ((!\kbd|kbd|PS2_Controller|Byte [6]))) # (!\kbd|kbd|PS2_Controller|Mux0~0_combout  & (!\kbd|kbd|PS2_Controller|Byte [5])))) # 
// (!\kbd|kbd|PS2_Controller|BitsSent [1] & (((!\kbd|kbd|PS2_Controller|Mux0~0_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|Byte [5]),
	.datab(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.datac(\kbd|kbd|PS2_Controller|Mux0~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|Byte [6]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Mux0~1 .lut_mask = 16'h07C7;
defparam \kbd|kbd|PS2_Controller|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N0
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector43~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector43~0_combout  = (\kbd|kbd|PS2_Controller|State.SendData~q  & (\kbd|kbd|PS2_Controller|BitsSent [2] $ (((\kbd|kbd|PS2_Controller|BitsSent [0] & \kbd|kbd|PS2_Controller|BitsSent [1])))))

	.dataa(\kbd|kbd|PS2_Controller|BitsSent [0]),
	.datab(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsSent [2]),
	.datad(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector43~0 .lut_mask = 16'h7800;
defparam \kbd|kbd|PS2_Controller|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N1
dffeas \kbd|kbd|PS2_Controller|BitsSent[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|BitsSent[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|BitsSent [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsSent[2] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|BitsSent[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N22
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Add3~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Add3~0_combout  = \kbd|kbd|PS2_Controller|BitsSent [2] $ (((\kbd|kbd|PS2_Controller|BitsSent [0]) # (\kbd|kbd|PS2_Controller|BitsSent [1])))

	.dataa(\kbd|kbd|PS2_Controller|BitsSent [0]),
	.datab(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|BitsSent [2]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Add3~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Add3~0 .lut_mask = 16'h11EE;
defparam \kbd|kbd|PS2_Controller|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N28
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Mux0~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Mux0~2_combout  = (\kbd|kbd|PS2_Controller|BitsSent [0] & ((\kbd|kbd|PS2_Controller|Byte [0]) # ((\kbd|kbd|PS2_Controller|BitsSent [1])))) # (!\kbd|kbd|PS2_Controller|BitsSent [0] & (((!\kbd|kbd|PS2_Controller|BitsSent [1] & 
// \kbd|kbd|PS2_Controller|Byte [3]))))

	.dataa(\kbd|kbd|PS2_Controller|BitsSent [0]),
	.datab(\kbd|kbd|PS2_Controller|Byte [0]),
	.datac(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.datad(\kbd|kbd|PS2_Controller|Byte [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Mux0~2 .lut_mask = 16'hADA8;
defparam \kbd|kbd|PS2_Controller|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y13_N26
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Mux0~3 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Mux0~3_combout  = (\kbd|kbd|PS2_Controller|BitsSent [1] & ((\kbd|kbd|PS2_Controller|Mux0~2_combout  & ((!\kbd|kbd|PS2_Controller|Byte [2]))) # (!\kbd|kbd|PS2_Controller|Mux0~2_combout  & (!\kbd|kbd|PS2_Controller|Byte [1])))) # 
// (!\kbd|kbd|PS2_Controller|BitsSent [1] & (((!\kbd|kbd|PS2_Controller|Mux0~2_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|Byte [1]),
	.datab(\kbd|kbd|PS2_Controller|Byte [2]),
	.datac(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.datad(\kbd|kbd|PS2_Controller|Mux0~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Mux0~3 .lut_mask = 16'h305F;
defparam \kbd|kbd|PS2_Controller|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N28
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector0~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector0~1_combout  = (\kbd|kbd|PS2_Controller|Add3~0_combout  & ((!\kbd|kbd|PS2_Controller|Mux0~3_combout ))) # (!\kbd|kbd|PS2_Controller|Add3~0_combout  & (!\kbd|kbd|PS2_Controller|Mux0~1_combout ))

	.dataa(\kbd|kbd|PS2_Controller|Mux0~1_combout ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|Add3~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|Mux0~3_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector0~1 .lut_mask = 16'h05F5;
defparam \kbd|kbd|PS2_Controller|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N10
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Add4~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Add4~0_combout  = \kbd|kbd|PS2_Controller|BitsSent [3] $ (((\kbd|kbd|PS2_Controller|BitsSent [0] & (\kbd|kbd|PS2_Controller|BitsSent [1] & \kbd|kbd|PS2_Controller|BitsSent [2]))))

	.dataa(\kbd|kbd|PS2_Controller|BitsSent [0]),
	.datab(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsSent [3]),
	.datad(\kbd|kbd|PS2_Controller|BitsSent [2]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Add4~0 .lut_mask = 16'h78F0;
defparam \kbd|kbd|PS2_Controller|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N26
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector42~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector42~0_combout  = (\kbd|kbd|PS2_Controller|State.SendData~q  & \kbd|kbd|PS2_Controller|Add4~0_combout )

	.dataa(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|Add4~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector42~0 .lut_mask = 16'hAA00;
defparam \kbd|kbd|PS2_Controller|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y7_N27
dffeas \kbd|kbd|PS2_Controller|BitsSent[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|BitsSent[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|BitsSent [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|BitsSent[3] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|BitsSent[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N20
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|process_0~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|process_0~1_combout  = \kbd|kbd|PS2_Controller|BitsSent [3] $ (((\kbd|kbd|PS2_Controller|BitsSent [0]) # ((\kbd|kbd|PS2_Controller|BitsSent [1]) # (\kbd|kbd|PS2_Controller|BitsSent [2]))))

	.dataa(\kbd|kbd|PS2_Controller|BitsSent [0]),
	.datab(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsSent [3]),
	.datad(\kbd|kbd|PS2_Controller|BitsSent [2]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|process_0~1 .lut_mask = 16'h0F1E;
defparam \kbd|kbd|PS2_Controller|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N12
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|CountOnes~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|CountOnes~1_combout  = \kbd|kbd|PS2_Controller|CountOnes~q  $ (((\kbd|kbd|PS2_Controller|process_0~0_combout  & (!\kbd|kbd|PS2_Controller|Selector0~1_combout  & \kbd|kbd|PS2_Controller|process_0~1_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|CountOnes~q ),
	.datab(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|Selector0~1_combout ),
	.datad(\kbd|kbd|PS2_Controller|process_0~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|CountOnes~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|CountOnes~1 .lut_mask = 16'hA6AA;
defparam \kbd|kbd|PS2_Controller|CountOnes~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y11_N30
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|process_0~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|process_0~2_combout  = \kbd|kbd|PS2_Controller|BitsRead [3] $ (((\kbd|kbd|PS2_Controller|BitsRead [2]) # ((\kbd|kbd|PS2_Controller|BitsRead [1]) # (\kbd|kbd|PS2_Controller|BitsRead [0]))))

	.dataa(\kbd|kbd|PS2_Controller|BitsRead [2]),
	.datab(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [0]),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|process_0~2 .lut_mask = 16'h01FE;
defparam \kbd|kbd|PS2_Controller|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N6
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|CountOnes~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|CountOnes~0_combout  = (!\kbd|kbd|PS2_Controller|PS2ClockPrevious~q  & (\kbd|kbd|PS2_Controller|DebounceData|Output~q  & !\kbd|kbd|PS2_Controller|DebounceClock|Output~q ))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|PS2ClockPrevious~q ),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|PS2_Controller|DebounceClock|Output~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|CountOnes~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|CountOnes~0 .lut_mask = 16'h0030;
defparam \kbd|kbd|PS2_Controller|CountOnes~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N14
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector8~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector8~1_combout  = (\kbd|kbd|PS2_Controller|State.ReceiveData~q  & (\kbd|kbd|PS2_Controller|CountOnes~q  $ (((\kbd|kbd|PS2_Controller|process_0~2_combout  & \kbd|kbd|PS2_Controller|CountOnes~0_combout )))))

	.dataa(\kbd|kbd|PS2_Controller|CountOnes~q ),
	.datab(\kbd|kbd|PS2_Controller|process_0~2_combout ),
	.datac(\kbd|kbd|PS2_Controller|CountOnes~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector8~1 .lut_mask = 16'h6A00;
defparam \kbd|kbd|PS2_Controller|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N28
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector8~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector8~0_combout  = (\kbd|kbd|PS2_Controller|CountOnes~q  & (!\kbd|kbd|PS2_Controller|State.Idle~q  & (!\kbd|kbd|PS2_Controller|State.SendData~q  & !\kbd|kbd|PS2_Controller|State.ReceiveData~q )))

	.dataa(\kbd|kbd|PS2_Controller|CountOnes~q ),
	.datab(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datac(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.datad(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector8~0 .lut_mask = 16'h0002;
defparam \kbd|kbd|PS2_Controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N10
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector8~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector8~2_combout  = (\kbd|kbd|PS2_Controller|Selector8~1_combout ) # ((\kbd|kbd|PS2_Controller|Selector8~0_combout ) # ((\kbd|kbd|PS2_Controller|CountOnes~1_combout  & \kbd|kbd|PS2_Controller|State.SendData~q )))

	.dataa(\kbd|kbd|PS2_Controller|CountOnes~1_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector8~1_combout ),
	.datac(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector8~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector8~2 .lut_mask = 16'hFFEC;
defparam \kbd|kbd|PS2_Controller|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y6_N11
dffeas \kbd|kbd|PS2_Controller|CountOnes (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector8~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|CountOnes~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|CountOnes .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|CountOnes .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N10
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector7~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector7~1_combout  = (\kbd|kbd|PS2_Controller|PS2Error~1_combout  & (\kbd|kbd|PS2_Controller|State.ReceiveData~q  & (\kbd|kbd|PS2_Controller|CountOnes~q  $ (!\kbd|kbd|PS2_Controller|DebounceData|Output~q ))))

	.dataa(\kbd|kbd|PS2_Controller|CountOnes~q ),
	.datab(\kbd|kbd|PS2_Controller|PS2Error~1_combout ),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector7~1 .lut_mask = 16'h8400;
defparam \kbd|kbd|PS2_Controller|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N4
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector7~3 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector7~3_combout  = (\kbd|kbd|PS2_Controller|Selector7~0_combout ) # ((\kbd|kbd|PS2_Controller|Selector7~1_combout ) # ((\kbd|kbd|PS2_Controller|Selector7~2_combout  & \kbd|kbd|PS2_Controller|PS2Error~q )))

	.dataa(\kbd|kbd|PS2_Controller|Selector7~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector7~2_combout ),
	.datac(\kbd|kbd|PS2_Controller|PS2Error~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector7~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector7~3 .lut_mask = 16'hFFEA;
defparam \kbd|kbd|PS2_Controller|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y11_N5
dffeas \kbd|kbd|PS2_Controller|PS2Error (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector7~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|PS2Error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|PS2Error .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|PS2Error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N22
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DataByte[7]~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DataByte[7]~0_combout  = (\kbd|kbd|PS2_Controller|DReady~1_combout  & (!\kbd|kbd|PS2_Controller|PS2Error~q  & \kbd|kbd|PS2_Controller|State.ReceiveData~q ))

	.dataa(\kbd|kbd|PS2_Controller|DReady~1_combout ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|PS2Error~q ),
	.datad(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DataByte[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[7]~0 .lut_mask = 16'h0A00;
defparam \kbd|kbd|PS2_Controller|DataByte[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y13_N1
dffeas \kbd|kbd|PS2_Controller|DataByte[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DataByte[3]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DataByte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DataByte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[3] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DataByte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N30
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector16~4 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector16~4_combout  = (\kbd|kbd|Keyboard_Mapper|Selector16~3_combout  & ((\kbd|kbd|PS2_Controller|DataByte [5] & ((\kbd|kbd|Keyboard_Mapper|Selector16~2_combout ))) # (!\kbd|kbd|PS2_Controller|DataByte [5] & 
// (\kbd|kbd|PS2_Controller|DataByte [3]))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector16~3_combout ),
	.datac(\kbd|kbd|PS2_Controller|DataByte [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector16~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector16~4 .lut_mask = 16'hC808;
defparam \kbd|kbd|Keyboard_Mapper|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y14_N31
dffeas \kbd|kbd|Keyboard_Mapper|State.LEDs (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector16~4_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|Keyboard_Mapper|Selector13~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|State.LEDs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|State.LEDs .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|State.LEDs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N18
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Command[3]~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Command[3]~2_combout  = !\kbd|kbd|Keyboard_Mapper|State.LEDs~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|Keyboard_Mapper|State.LEDs~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Command[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Command[3]~2 .lut_mask = 16'h0F0F;
defparam \kbd|kbd|Keyboard_Mapper|Command[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N19
dffeas \kbd|kbd|Keyboard_Mapper|Command[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Command[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|Keyboard_Mapper|Command[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|Command [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Command[3] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|Command[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N8
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte~0_combout  = (\kbd|kbd|PS2_Controller|State.Idle~q  & ((\kbd|kbd|Keyboard_Mapper|Command [3]))) # (!\kbd|kbd|PS2_Controller|State.Idle~q  & (\kbd|kbd|PS2_Controller|DebounceData|Output~q ))

	.dataa(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Command [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte~0 .lut_mask = 16'hFA50;
defparam \kbd|kbd|PS2_Controller|Byte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N28
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[6]~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[6]~1_combout  = (\kbd|kbd|PS2_Controller|Selector19~0_combout  & (((!\kbd|kbd|PS2_Controller|Byte~0_combout )))) # (!\kbd|kbd|PS2_Controller|Selector19~0_combout  & ((\kbd|kbd|PS2_Controller|Selector18~0_combout  & 
// ((!\kbd|kbd|PS2_Controller|Byte~0_combout ))) # (!\kbd|kbd|PS2_Controller|Selector18~0_combout  & (\kbd|kbd|PS2_Controller|Byte [6]))))

	.dataa(\kbd|kbd|PS2_Controller|Selector19~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector18~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|Byte [6]),
	.datad(\kbd|kbd|PS2_Controller|Byte~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[6]~1 .lut_mask = 16'h10FE;
defparam \kbd|kbd|PS2_Controller|Byte[6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N29
dffeas \kbd|kbd|PS2_Controller|Byte[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Byte[6]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|Byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[6] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|Byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N10
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DataByte[6]~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DataByte[6]~2_combout  = !\kbd|kbd|PS2_Controller|Byte [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|Byte [6]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DataByte[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[6]~2 .lut_mask = 16'h00FF;
defparam \kbd|kbd|PS2_Controller|DataByte[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N11
dffeas \kbd|kbd|PS2_Controller|DataByte[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DataByte[6]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DataByte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DataByte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[6] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DataByte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N24
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Equal1~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Equal1~0_combout  = (\kbd|kbd|PS2_Controller|DataByte [6] & \kbd|kbd|PS2_Controller|DataByte [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DataByte [6]),
	.datad(\kbd|kbd|PS2_Controller|DataByte [4]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Equal1~0 .lut_mask = 16'hF000;
defparam \kbd|kbd|Keyboard_Mapper|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N4
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector0~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector0~2_combout  = (\kbd|kbd|PS2_Controller|DataByte [7] & ((\kbd|kbd|Keyboard_Mapper|State.LEDs~q ) # ((\kbd|kbd|PS2_Controller|DataByte [2] & \kbd|kbd|Keyboard_Mapper|State.CheckAck~q )))) # 
// (!\kbd|kbd|PS2_Controller|DataByte [7] & (\kbd|kbd|PS2_Controller|DataByte [2]))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [2]),
	.datab(\kbd|kbd|Keyboard_Mapper|State.LEDs~q ),
	.datac(\kbd|kbd|PS2_Controller|DataByte [7]),
	.datad(\kbd|kbd|Keyboard_Mapper|State.CheckAck~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector0~2 .lut_mask = 16'hEACA;
defparam \kbd|kbd|Keyboard_Mapper|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N2
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector0~3 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector0~3_combout  = (\kbd|kbd|PS2_Controller|DataByte [5] & ((\kbd|kbd|Keyboard_Mapper|Selector0~2_combout ) # (!\kbd|kbd|PS2_Controller|DataByte [1]))) # (!\kbd|kbd|PS2_Controller|DataByte [5] & 
// (\kbd|kbd|Keyboard_Mapper|Selector0~2_combout  & !\kbd|kbd|PS2_Controller|DataByte [1]))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [5]),
	.datab(gnd),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector0~2_combout ),
	.datad(\kbd|kbd|PS2_Controller|DataByte [1]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector0~3 .lut_mask = 16'hA0FA;
defparam \kbd|kbd|Keyboard_Mapper|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector0~4 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector0~4_combout  = (\kbd|kbd|PS2_Controller|DataByte [3] & ((\kbd|kbd|PS2_Controller|DataByte [7] & (\kbd|kbd|PS2_Controller|DataByte [1])) # (!\kbd|kbd|PS2_Controller|DataByte [7] & ((!\kbd|kbd|Keyboard_Mapper|State.Start~q 
// )))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datad(\kbd|kbd|PS2_Controller|DataByte [7]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector0~4 .lut_mask = 16'h880A;
defparam \kbd|kbd|Keyboard_Mapper|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector0~5 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector0~5_combout  = (\kbd|kbd|PS2_Controller|DataByte [1] & ((\kbd|kbd|PS2_Controller|DataByte [7] & (\kbd|kbd|PS2_Controller|DataByte [3])) # (!\kbd|kbd|PS2_Controller|DataByte [7] & ((!\kbd|kbd|Keyboard_Mapper|State.Start~q 
// )))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datad(\kbd|kbd|PS2_Controller|DataByte [7]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector0~5 .lut_mask = 16'h880C;
defparam \kbd|kbd|Keyboard_Mapper|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector0~6 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector0~6_combout  = (\kbd|kbd|PS2_Controller|DataByte [0] & (\kbd|kbd|Keyboard_Mapper|Selector0~3_combout  & (!\kbd|kbd|Keyboard_Mapper|Selector0~4_combout  & \kbd|kbd|Keyboard_Mapper|Selector0~5_combout ))) # 
// (!\kbd|kbd|PS2_Controller|DataByte [0] & (\kbd|kbd|Keyboard_Mapper|Selector0~4_combout  & (\kbd|kbd|Keyboard_Mapper|Selector0~3_combout  $ (!\kbd|kbd|Keyboard_Mapper|Selector0~5_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector0~3_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector0~4_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector0~5_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector0~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector0~6 .lut_mask = 16'h4810;
defparam \kbd|kbd|Keyboard_Mapper|Selector0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N22
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector18~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector18~2_combout  = (\kbd|kbd|Keyboard_Mapper|Selector20~2_combout  & (!\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q  & (!\kbd|kbd|Keyboard_Mapper|State.Extended~q  & !\kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q )))

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector20~2_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|State.ResetKbd~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|State.Extended~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|State.WaitForBAT~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector18~2 .lut_mask = 16'h0002;
defparam \kbd|kbd|Keyboard_Mapper|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N20
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector0~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector0~1_combout  = (\kbd|kbd|Keyboard_Mapper|Selector0~0_combout ) # ((\kbd|kbd|Keyboard_Mapper|Send~q  & ((!\kbd|kbd|Keyboard_Mapper|State.Start~q ) # (!\kbd|kbd|Keyboard_Mapper|Selector18~2_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|Selector18~2_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector0~0_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|Send~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector0~1 .lut_mask = 16'hF7F0;
defparam \kbd|kbd|Keyboard_Mapper|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N26
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector0~7 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector0~7_combout  = (\kbd|kbd|Keyboard_Mapper|Selector0~1_combout ) # ((\kbd|kbd|Keyboard_Mapper|Equal1~0_combout  & (\kbd|kbd|PS2_Controller|DataReady~q  & \kbd|kbd|Keyboard_Mapper|Selector0~6_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|Equal1~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector0~6_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector0~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector0~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector0~7 .lut_mask = 16'hFF80;
defparam \kbd|kbd|Keyboard_Mapper|Selector0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N27
dffeas \kbd|kbd|Keyboard_Mapper|Send (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector0~7_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|Send~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Send .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|Send .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N26
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[5]~22 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[5]~22_combout  = (\kbd|kbd|PS2_Controller|State.Idle~q  & ((!\kbd|kbd|Keyboard_Mapper|Send~q ) # (!\kbd|kbd|PS2_Controller|DebounceData|Output~q )))

	.dataa(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Send~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[5]~22 .lut_mask = 16'h0AAA;
defparam \kbd|kbd|PS2_Controller|TimeCounter[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N8
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[5]~23 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout  = (!\kbd|kbd|PS2_Controller|TimeCounter[5]~22_combout  & ((\kbd|kbd|PS2_Controller|State.RequestToSend~q ) # ((\kbd|kbd|PS2_Controller|State.Idle~q ) # 
// (!\kbd|kbd|PS2_Controller|State.InhibitComunication~q ))))

	.dataa(\kbd|kbd|PS2_Controller|TimeCounter[5]~22_combout ),
	.datab(\kbd|kbd|PS2_Controller|State.RequestToSend~q ),
	.datac(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datad(\kbd|kbd|PS2_Controller|State.InhibitComunication~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[5]~23 .lut_mask = 16'h5455;
defparam \kbd|kbd|PS2_Controller|TimeCounter[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N21
dffeas \kbd|kbd|PS2_Controller|TimeCounter[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[7]~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[7] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N22
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[8]~32 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[8]~32_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [8] & (\kbd|kbd|PS2_Controller|TimeCounter[7]~31  $ (GND))) # (!\kbd|kbd|PS2_Controller|TimeCounter [8] & (!\kbd|kbd|PS2_Controller|TimeCounter[7]~31  & VCC))
// \kbd|kbd|PS2_Controller|TimeCounter[8]~33  = CARRY((\kbd|kbd|PS2_Controller|TimeCounter [8] & !\kbd|kbd|PS2_Controller|TimeCounter[7]~31 ))

	.dataa(\kbd|kbd|PS2_Controller|TimeCounter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[7]~31 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[8]~32_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[8]~33 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[8]~32 .lut_mask = 16'hA50A;
defparam \kbd|kbd|PS2_Controller|TimeCounter[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N23
dffeas \kbd|kbd|PS2_Controller|TimeCounter[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[8]~32_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[8] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N24
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[9]~34 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[9]~34_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [9] & (!\kbd|kbd|PS2_Controller|TimeCounter[8]~33 )) # (!\kbd|kbd|PS2_Controller|TimeCounter [9] & ((\kbd|kbd|PS2_Controller|TimeCounter[8]~33 ) # (GND)))
// \kbd|kbd|PS2_Controller|TimeCounter[9]~35  = CARRY((!\kbd|kbd|PS2_Controller|TimeCounter[8]~33 ) # (!\kbd|kbd|PS2_Controller|TimeCounter [9]))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|TimeCounter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[8]~33 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[9]~34_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[9]~35 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[9]~34 .lut_mask = 16'h3C3F;
defparam \kbd|kbd|PS2_Controller|TimeCounter[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N25
dffeas \kbd|kbd|PS2_Controller|TimeCounter[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[9]~34_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[9] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N2
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Equal2~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Equal2~1_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [8] & (\kbd|kbd|PS2_Controller|TimeCounter [9] & (!\kbd|kbd|PS2_Controller|TimeCounter [4] & \kbd|kbd|PS2_Controller|TimeCounter [7])))

	.dataa(\kbd|kbd|PS2_Controller|TimeCounter [8]),
	.datab(\kbd|kbd|PS2_Controller|TimeCounter [9]),
	.datac(\kbd|kbd|PS2_Controller|TimeCounter [4]),
	.datad(\kbd|kbd|PS2_Controller|TimeCounter [7]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Equal2~1 .lut_mask = 16'h0800;
defparam \kbd|kbd|PS2_Controller|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N26
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[10]~36 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[10]~36_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [10] & (\kbd|kbd|PS2_Controller|TimeCounter[9]~35  $ (GND))) # (!\kbd|kbd|PS2_Controller|TimeCounter [10] & (!\kbd|kbd|PS2_Controller|TimeCounter[9]~35  & VCC))
// \kbd|kbd|PS2_Controller|TimeCounter[10]~37  = CARRY((\kbd|kbd|PS2_Controller|TimeCounter [10] & !\kbd|kbd|PS2_Controller|TimeCounter[9]~35 ))

	.dataa(\kbd|kbd|PS2_Controller|TimeCounter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[9]~35 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[10]~36_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[10]~37 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[10]~36 .lut_mask = 16'hA50A;
defparam \kbd|kbd|PS2_Controller|TimeCounter[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N27
dffeas \kbd|kbd|PS2_Controller|TimeCounter[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[10]~36_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[10] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N28
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[11]~38 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[11]~38_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [11] & (!\kbd|kbd|PS2_Controller|TimeCounter[10]~37 )) # (!\kbd|kbd|PS2_Controller|TimeCounter [11] & ((\kbd|kbd|PS2_Controller|TimeCounter[10]~37 ) # (GND)))
// \kbd|kbd|PS2_Controller|TimeCounter[11]~39  = CARRY((!\kbd|kbd|PS2_Controller|TimeCounter[10]~37 ) # (!\kbd|kbd|PS2_Controller|TimeCounter [11]))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|TimeCounter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[10]~37 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[11]~38_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[11]~39 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[11]~38 .lut_mask = 16'h3C3F;
defparam \kbd|kbd|PS2_Controller|TimeCounter[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N29
dffeas \kbd|kbd|PS2_Controller|TimeCounter[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[11]~38_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[11] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N0
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Equal2~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Equal2~0_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [3] & (!\kbd|kbd|PS2_Controller|TimeCounter [2] & (!\kbd|kbd|PS2_Controller|TimeCounter [1] & !\kbd|kbd|PS2_Controller|TimeCounter [0])))

	.dataa(\kbd|kbd|PS2_Controller|TimeCounter [3]),
	.datab(\kbd|kbd|PS2_Controller|TimeCounter [2]),
	.datac(\kbd|kbd|PS2_Controller|TimeCounter [1]),
	.datad(\kbd|kbd|PS2_Controller|TimeCounter [0]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Equal2~0 .lut_mask = 16'h0002;
defparam \kbd|kbd|PS2_Controller|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N4
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Equal2~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Equal2~2_combout  = (\kbd|kbd|PS2_Controller|Equal2~1_combout  & (!\kbd|kbd|PS2_Controller|TimeCounter [11] & (!\kbd|kbd|PS2_Controller|TimeCounter [10] & \kbd|kbd|PS2_Controller|Equal2~0_combout )))

	.dataa(\kbd|kbd|PS2_Controller|Equal2~1_combout ),
	.datab(\kbd|kbd|PS2_Controller|TimeCounter [11]),
	.datac(\kbd|kbd|PS2_Controller|TimeCounter [10]),
	.datad(\kbd|kbd|PS2_Controller|Equal2~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Equal2~2 .lut_mask = 16'h0200;
defparam \kbd|kbd|PS2_Controller|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N30
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[12]~40 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[12]~40_combout  = \kbd|kbd|PS2_Controller|TimeCounter[11]~39  $ (!\kbd|kbd|PS2_Controller|TimeCounter [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|TimeCounter [12]),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[11]~39 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[12]~40_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[12]~40 .lut_mask = 16'hF00F;
defparam \kbd|kbd|PS2_Controller|TimeCounter[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N31
dffeas \kbd|kbd|PS2_Controller|TimeCounter[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[12]~40_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[12] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N2
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Equal2~3 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Equal2~3_combout  = (!\kbd|kbd|PS2_Controller|TimeCounter [6] & (\kbd|kbd|PS2_Controller|Equal2~2_combout  & (!\kbd|kbd|PS2_Controller|TimeCounter [5] & \kbd|kbd|PS2_Controller|TimeCounter [12])))

	.dataa(\kbd|kbd|PS2_Controller|TimeCounter [6]),
	.datab(\kbd|kbd|PS2_Controller|Equal2~2_combout ),
	.datac(\kbd|kbd|PS2_Controller|TimeCounter [5]),
	.datad(\kbd|kbd|PS2_Controller|TimeCounter [12]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Equal2~3 .lut_mask = 16'h0400;
defparam \kbd|kbd|PS2_Controller|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N2
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector16~5 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector16~5_combout  = (!\kbd|kbd|PS2_Controller|State.InhibitComunication~q  & \kbd|kbd|PS2_Controller|Equal2~3_combout )

	.dataa(\kbd|kbd|PS2_Controller|State.InhibitComunication~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|Equal2~3_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector16~5 .lut_mask = 16'h5500;
defparam \kbd|kbd|PS2_Controller|Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N30
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector13~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector13~0_combout  = (!\kbd|kbd|PS2_Controller|Selector12~0_combout  & ((\kbd|kbd|PS2_Controller|Selector16~5_combout ) # ((!\kbd|kbd|PS2_Controller|Selector16~8_combout  & \kbd|kbd|PS2_Controller|State.RequestToSend~q ))))

	.dataa(\kbd|kbd|PS2_Controller|Selector12~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector16~8_combout ),
	.datac(\kbd|kbd|PS2_Controller|State.RequestToSend~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector16~5_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector13~0 .lut_mask = 16'h5510;
defparam \kbd|kbd|PS2_Controller|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N31
dffeas \kbd|kbd|PS2_Controller|State.RequestToSend (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|State.RequestToSend~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|State.RequestToSend .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|State.RequestToSend .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N0
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[5]~21 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout  = (\kbd|kbd|PS2_Controller|Selector16~3_combout ) # ((\kbd|kbd|PS2_Controller|State.Idle~q ) # ((!\kbd|kbd|PS2_Controller|State.RequestToSend~q  & \kbd|kbd|PS2_Controller|Equal2~3_combout )))

	.dataa(\kbd|kbd|PS2_Controller|Selector16~3_combout ),
	.datab(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datac(\kbd|kbd|PS2_Controller|State.RequestToSend~q ),
	.datad(\kbd|kbd|PS2_Controller|Equal2~3_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[5]~21 .lut_mask = 16'hEFEE;
defparam \kbd|kbd|PS2_Controller|TimeCounter[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y7_N7
dffeas \kbd|kbd|PS2_Controller|TimeCounter[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[0]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[0] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N8
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[1]~15 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[1]~15_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [1] & (!\kbd|kbd|PS2_Controller|TimeCounter[0]~14 )) # (!\kbd|kbd|PS2_Controller|TimeCounter [1] & ((\kbd|kbd|PS2_Controller|TimeCounter[0]~14 ) # (GND)))
// \kbd|kbd|PS2_Controller|TimeCounter[1]~16  = CARRY((!\kbd|kbd|PS2_Controller|TimeCounter[0]~14 ) # (!\kbd|kbd|PS2_Controller|TimeCounter [1]))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|TimeCounter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[0]~14 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[1]~15_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[1]~16 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[1]~15 .lut_mask = 16'h3C3F;
defparam \kbd|kbd|PS2_Controller|TimeCounter[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N9
dffeas \kbd|kbd|PS2_Controller|TimeCounter[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[1]~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[1] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N10
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[2]~17 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[2]~17_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [2] & (\kbd|kbd|PS2_Controller|TimeCounter[1]~16  $ (GND))) # (!\kbd|kbd|PS2_Controller|TimeCounter [2] & (!\kbd|kbd|PS2_Controller|TimeCounter[1]~16  & VCC))
// \kbd|kbd|PS2_Controller|TimeCounter[2]~18  = CARRY((\kbd|kbd|PS2_Controller|TimeCounter [2] & !\kbd|kbd|PS2_Controller|TimeCounter[1]~16 ))

	.dataa(\kbd|kbd|PS2_Controller|TimeCounter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[1]~16 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[2]~17_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[2]~18 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[2]~17 .lut_mask = 16'hA50A;
defparam \kbd|kbd|PS2_Controller|TimeCounter[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N11
dffeas \kbd|kbd|PS2_Controller|TimeCounter[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[2]~17_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[2] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N12
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[3]~19 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[3]~19_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [3] & (!\kbd|kbd|PS2_Controller|TimeCounter[2]~18 )) # (!\kbd|kbd|PS2_Controller|TimeCounter [3] & ((\kbd|kbd|PS2_Controller|TimeCounter[2]~18 ) # (GND)))
// \kbd|kbd|PS2_Controller|TimeCounter[3]~20  = CARRY((!\kbd|kbd|PS2_Controller|TimeCounter[2]~18 ) # (!\kbd|kbd|PS2_Controller|TimeCounter [3]))

	.dataa(\kbd|kbd|PS2_Controller|TimeCounter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[2]~18 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[3]~19_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[3]~20 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[3]~19 .lut_mask = 16'h5A5F;
defparam \kbd|kbd|PS2_Controller|TimeCounter[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N13
dffeas \kbd|kbd|PS2_Controller|TimeCounter[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[3]~19_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[3] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N14
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[4]~24 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[4]~24_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [4] & (\kbd|kbd|PS2_Controller|TimeCounter[3]~20  $ (GND))) # (!\kbd|kbd|PS2_Controller|TimeCounter [4] & (!\kbd|kbd|PS2_Controller|TimeCounter[3]~20  & VCC))
// \kbd|kbd|PS2_Controller|TimeCounter[4]~25  = CARRY((\kbd|kbd|PS2_Controller|TimeCounter [4] & !\kbd|kbd|PS2_Controller|TimeCounter[3]~20 ))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|TimeCounter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[3]~20 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[4]~24_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[4]~25 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[4]~24 .lut_mask = 16'hC30C;
defparam \kbd|kbd|PS2_Controller|TimeCounter[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N15
dffeas \kbd|kbd|PS2_Controller|TimeCounter[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[4]~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[4] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y7_N16
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|TimeCounter[5]~26 (
// Equation(s):
// \kbd|kbd|PS2_Controller|TimeCounter[5]~26_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [5] & (!\kbd|kbd|PS2_Controller|TimeCounter[4]~25 )) # (!\kbd|kbd|PS2_Controller|TimeCounter [5] & ((\kbd|kbd|PS2_Controller|TimeCounter[4]~25 ) # (GND)))
// \kbd|kbd|PS2_Controller|TimeCounter[5]~27  = CARRY((!\kbd|kbd|PS2_Controller|TimeCounter[4]~25 ) # (!\kbd|kbd|PS2_Controller|TimeCounter [5]))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|TimeCounter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\kbd|kbd|PS2_Controller|TimeCounter[4]~25 ),
	.combout(\kbd|kbd|PS2_Controller|TimeCounter[5]~26_combout ),
	.cout(\kbd|kbd|PS2_Controller|TimeCounter[5]~27 ));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[5]~26 .lut_mask = 16'h3C3F;
defparam \kbd|kbd|PS2_Controller|TimeCounter[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y7_N17
dffeas \kbd|kbd|PS2_Controller|TimeCounter[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[5]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[5] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N19
dffeas \kbd|kbd|PS2_Controller|TimeCounter[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|TimeCounter[6]~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\kbd|kbd|PS2_Controller|TimeCounter[5]~21_combout ),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|TimeCounter[5]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|TimeCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|TimeCounter[6] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|TimeCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N22
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector16~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector16~2_combout  = (\kbd|kbd|PS2_Controller|TimeCounter [6] & (\kbd|kbd|PS2_Controller|TimeCounter [5] & (\kbd|kbd|PS2_Controller|State.RequestToSend~q  & !\kbd|kbd|PS2_Controller|TimeCounter [12])))

	.dataa(\kbd|kbd|PS2_Controller|TimeCounter [6]),
	.datab(\kbd|kbd|PS2_Controller|TimeCounter [5]),
	.datac(\kbd|kbd|PS2_Controller|State.RequestToSend~q ),
	.datad(\kbd|kbd|PS2_Controller|TimeCounter [12]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector16~2 .lut_mask = 16'h0080;
defparam \kbd|kbd|PS2_Controller|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N16
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector16~3 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector16~3_combout  = (\kbd|kbd|PS2_Controller|Selector16~2_combout  & \kbd|kbd|PS2_Controller|Equal2~2_combout )

	.dataa(\kbd|kbd|PS2_Controller|Selector16~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|Equal2~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector16~3 .lut_mask = 16'hAA00;
defparam \kbd|kbd|PS2_Controller|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N14
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector14~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector14~0_combout  = (!\kbd|kbd|PS2_Controller|Selector12~0_combout  & ((\kbd|kbd|PS2_Controller|Selector16~3_combout ) # ((!\kbd|kbd|PS2_Controller|Selector16~8_combout  & \kbd|kbd|PS2_Controller|State.SendData~q ))))

	.dataa(\kbd|kbd|PS2_Controller|Selector12~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector16~8_combout ),
	.datac(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector16~3_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector14~0 .lut_mask = 16'h5510;
defparam \kbd|kbd|PS2_Controller|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N15
dffeas \kbd|kbd|PS2_Controller|State.SendData (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|State.SendData .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|State.SendData .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N24
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Equal5~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Equal5~0_combout  = (!\kbd|kbd|PS2_Controller|BitsSent [0] & (\kbd|kbd|PS2_Controller|BitsSent [1] & (\kbd|kbd|PS2_Controller|BitsSent [3] & !\kbd|kbd|PS2_Controller|BitsSent [2])))

	.dataa(\kbd|kbd|PS2_Controller|BitsSent [0]),
	.datab(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsSent [3]),
	.datad(\kbd|kbd|PS2_Controller|BitsSent [2]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Equal5~0 .lut_mask = 16'h0040;
defparam \kbd|kbd|PS2_Controller|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N16
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector16~10 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector16~10_combout  = (\kbd|kbd|PS2_Controller|State.SendData~q  & (\kbd|kbd|PS2_Controller|Equal5~0_combout  & (!\kbd|kbd|PS2_Controller|PS2ClockPrevious~q  & !\kbd|kbd|PS2_Controller|DebounceClock|Output~q )))

	.dataa(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.datab(\kbd|kbd|PS2_Controller|Equal5~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|PS2ClockPrevious~q ),
	.datad(\kbd|kbd|PS2_Controller|DebounceClock|Output~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector16~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector16~10 .lut_mask = 16'h0008;
defparam \kbd|kbd|PS2_Controller|Selector16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N22
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector16~7 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector16~7_combout  = (!\kbd|kbd|PS2_Controller|Selector16~10_combout  & (!\kbd|kbd|PS2_Controller|Selector16~3_combout  & (!\kbd|kbd|PS2_Controller|State.Idle~q  & !\kbd|kbd|PS2_Controller|Selector16~5_combout )))

	.dataa(\kbd|kbd|PS2_Controller|Selector16~10_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector16~3_combout ),
	.datac(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector16~5_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector16~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector16~7 .lut_mask = 16'h0001;
defparam \kbd|kbd|PS2_Controller|Selector16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N10
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector16~9 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector16~9_combout  = (\kbd|kbd|PS2_Controller|Selector16~7_combout  & (!\kbd|kbd|PS2_Controller|Selector12~0_combout  & ((\kbd|kbd|PS2_Controller|Selector16~6_combout ) # (\kbd|kbd|PS2_Controller|State.WaitRiseClock~q ))))

	.dataa(\kbd|kbd|PS2_Controller|Selector16~7_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector16~6_combout ),
	.datac(\kbd|kbd|PS2_Controller|State.WaitRiseClock~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector12~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector16~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector16~9 .lut_mask = 16'h00A8;
defparam \kbd|kbd|PS2_Controller|Selector16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N11
dffeas \kbd|kbd|PS2_Controller|State.WaitRiseClock (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector16~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|State.WaitRiseClock~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|State.WaitRiseClock .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|State.WaitRiseClock .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y6_N14
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector12~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector12~0_combout  = (\kbd|kbd|PS2_Controller|PS2ClockPrevious~q  & (\kbd|kbd|PS2_Controller|State.WaitRiseClock~q  & \kbd|kbd|PS2_Controller|DebounceClock|Output~q ))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|PS2ClockPrevious~q ),
	.datac(\kbd|kbd|PS2_Controller|State.WaitRiseClock~q ),
	.datad(\kbd|kbd|PS2_Controller|DebounceClock|Output~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector12~0 .lut_mask = 16'hC000;
defparam \kbd|kbd|PS2_Controller|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N12
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector10~3 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector10~3_combout  = (\kbd|kbd|PS2_Controller|Selector12~0_combout ) # ((\kbd|kbd|PS2_Controller|DebounceData|Output~q  & (\kbd|kbd|PS2_Controller|State.Idle~q  & !\kbd|kbd|Keyboard_Mapper|Send~q )))

	.dataa(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datab(\kbd|kbd|PS2_Controller|Selector12~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Send~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector10~3 .lut_mask = 16'hCCEC;
defparam \kbd|kbd|PS2_Controller|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y13_N13
dffeas \kbd|kbd|PS2_Controller|State.Idle (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector10~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|State.Idle .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|State.Idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y13_N4
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector19~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector19~0_combout  = (\kbd|kbd|PS2_Controller|State.Idle~q  & (\kbd|kbd|PS2_Controller|DebounceData|Output~q  & \kbd|kbd|Keyboard_Mapper|Send~q ))

	.dataa(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DebounceData|Output~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Send~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector19~0 .lut_mask = 16'hA000;
defparam \kbd|kbd|PS2_Controller|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N12
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector17~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector17~0_combout  = (\kbd|kbd|PS2_Controller|State.ReceiveData~q  & (!\kbd|kbd|PS2_Controller|BitsRead [1] & !\kbd|kbd|PS2_Controller|State.Idle~q ))

	.dataa(\kbd|kbd|PS2_Controller|State.ReceiveData~q ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|BitsRead [1]),
	.datad(\kbd|kbd|PS2_Controller|State.Idle~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector17~0 .lut_mask = 16'h000A;
defparam \kbd|kbd|PS2_Controller|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y11_N2
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector17~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector17~1_combout  = (\kbd|kbd|PS2_Controller|Selector17~0_combout  & (\kbd|kbd|PS2_Controller|Selector23~2_combout  & (\kbd|kbd|PS2_Controller|process_0~0_combout  & \kbd|kbd|PS2_Controller|BitsRead [3])))

	.dataa(\kbd|kbd|PS2_Controller|Selector17~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector23~2_combout ),
	.datac(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|BitsRead [3]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector17~1 .lut_mask = 16'h8000;
defparam \kbd|kbd|PS2_Controller|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N12
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Byte[7]~3 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Byte[7]~3_combout  = (\kbd|kbd|PS2_Controller|Selector19~0_combout  & (((!\kbd|kbd|PS2_Controller|Byte~0_combout )))) # (!\kbd|kbd|PS2_Controller|Selector19~0_combout  & ((\kbd|kbd|PS2_Controller|Selector17~1_combout  & 
// ((!\kbd|kbd|PS2_Controller|Byte~0_combout ))) # (!\kbd|kbd|PS2_Controller|Selector17~1_combout  & (\kbd|kbd|PS2_Controller|Byte [7]))))

	.dataa(\kbd|kbd|PS2_Controller|Selector19~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector17~1_combout ),
	.datac(\kbd|kbd|PS2_Controller|Byte [7]),
	.datad(\kbd|kbd|PS2_Controller|Byte~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Byte[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[7]~3 .lut_mask = 16'h10FE;
defparam \kbd|kbd|PS2_Controller|Byte[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N13
dffeas \kbd|kbd|PS2_Controller|Byte[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Byte[7]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|Byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Byte[7] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|Byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y12_N24
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|DataByte[7]~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|DataByte[7]~1_combout  = !\kbd|kbd|PS2_Controller|Byte [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|PS2_Controller|Byte [7]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|DataByte[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[7]~1 .lut_mask = 16'h00FF;
defparam \kbd|kbd|PS2_Controller|DataByte[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y12_N25
dffeas \kbd|kbd|PS2_Controller|DataByte[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|DataByte[7]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\kbd|kbd|PS2_Controller|DataByte[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|DataByte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|DataByte[7] .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|DataByte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N20
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector15~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector15~0_combout  = (\kbd|kbd|PS2_Controller|DataReady~q  & !\kbd|kbd|Keyboard_Mapper|State.Start~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector15~0 .lut_mask = 16'h00F0;
defparam \kbd|kbd|Keyboard_Mapper|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N18
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|ScanCode[4]~3 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|ScanCode[4]~3_combout  = (!\kbd|kbd|PS2_Controller|DataByte [2] & (\kbd|kbd|Keyboard_Mapper|ScanCode[4]~2_combout  & (\kbd|kbd|PS2_Controller|DataByte [4] $ (!\kbd|kbd|PS2_Controller|DataByte [6]))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [4]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [6]),
	.datac(\kbd|kbd|PS2_Controller|DataByte [2]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~3 .lut_mask = 16'h0900;
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Equal1~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Equal1~2_combout  = (\kbd|kbd|PS2_Controller|DataByte [5] & (\kbd|kbd|PS2_Controller|DataByte [7] & !\kbd|kbd|PS2_Controller|DataByte [0]))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|DataByte [5]),
	.datac(\kbd|kbd|PS2_Controller|DataByte [7]),
	.datad(\kbd|kbd|PS2_Controller|DataByte [0]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Equal1~2 .lut_mask = 16'h00C0;
defparam \kbd|kbd|Keyboard_Mapper|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N0
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|ScanCode[4]~4 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|ScanCode[4]~4_combout  = (\kbd|kbd|PS2_Controller|DataByte [6] & ((\kbd|kbd|PS2_Controller|DataByte [3] & (\kbd|kbd|PS2_Controller|DataByte [2] & \kbd|kbd|PS2_Controller|DataByte [4])) # (!\kbd|kbd|PS2_Controller|DataByte [3] & 
// (!\kbd|kbd|PS2_Controller|DataByte [2]))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [6]),
	.datac(\kbd|kbd|PS2_Controller|DataByte [2]),
	.datad(\kbd|kbd|PS2_Controller|DataByte [4]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~4 .lut_mask = 16'h8404;
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N6
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|ScanCode[4]~5 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|ScanCode[4]~5_combout  = (\kbd|kbd|Keyboard_Mapper|Equal1~2_combout  & ((\kbd|kbd|Keyboard_Mapper|ScanCode[4]~3_combout ) # ((!\kbd|kbd|PS2_Controller|DataByte [1] & \kbd|kbd|Keyboard_Mapper|ScanCode[4]~4_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~3_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|Equal1~2_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~4_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~5 .lut_mask = 16'hD0C0;
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N14
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|ScanCode[4]~6 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|ScanCode[4]~6_combout  = (((\kbd|kbd|Keyboard_Mapper|Selector15~0_combout  & !\kbd|kbd|Keyboard_Mapper|ScanCode[4]~5_combout )) # (!\kbd|kbd|Keyboard_Mapper|ScanCode[4]~1_combout )) # 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode[4]~0_combout )

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~0_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector15~0_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~1_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~5_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~6 .lut_mask = 16'h5FDF;
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N23
dffeas \kbd|kbd|Keyboard_Mapper|ScanCode[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kbd|kbd|PS2_Controller|DataByte [7]),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|ScanCode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[7] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y16_N15
dffeas \kbd|kbd|Keyboard_Mapper|ScanCode[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kbd|kbd|PS2_Controller|DataByte [0]),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[0] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N20
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector27~0 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector27~0_combout  = ((\kbd|kbd|PS2_Controller|DataByte [6] $ (\kbd|kbd|PS2_Controller|DataByte [4])) # (!\kbd|kbd|Keyboard_Mapper|Selector13~0_combout )) # (!\kbd|kbd|PS2_Controller|DataByte [3])

	.dataa(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [6]),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector13~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|DataByte [4]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector27~0 .lut_mask = 16'h7FDF;
defparam \kbd|kbd|Keyboard_Mapper|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector27~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector27~1_combout  = (\kbd|kbd|Keyboard_Mapper|Equal1~2_combout  & ((\kbd|kbd|Keyboard_Mapper|ScanCode[4]~4_combout ) # ((\kbd|kbd|Keyboard_Mapper|Selector27~0_combout  & \kbd|kbd|PS2_Controller|DataByte [1])))) # 
// (!\kbd|kbd|Keyboard_Mapper|Equal1~2_combout  & (\kbd|kbd|Keyboard_Mapper|Selector27~0_combout  & (\kbd|kbd|PS2_Controller|DataByte [1])))

	.dataa(\kbd|kbd|Keyboard_Mapper|Equal1~2_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector27~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|DataByte [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~4_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector27~1 .lut_mask = 16'hEAC0;
defparam \kbd|kbd|Keyboard_Mapper|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y15_N7
dffeas \kbd|kbd|Keyboard_Mapper|ScanCode[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector27~1_combout ),
	.asdata(\kbd|kbd|PS2_Controller|DataByte [1]),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.ena(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[1] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y16_N1
dffeas \kbd|kbd|Keyboard_Mapper|ScanCode[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kbd|kbd|PS2_Controller|DataByte [2]),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[2] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N12
cycloneive_lcell_comb \kbd|WideOr7~0 (
// Equation(s):
// \kbd|WideOr7~0_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & \kbd|kbd|Keyboard_Mapper|ScanCode [2])

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~0 .lut_mask = 16'hAA00;
defparam \kbd|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y16_N11
dffeas \kbd|kbd|Keyboard_Mapper|ScanCode[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kbd|kbd|PS2_Controller|DataByte [5]),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[5] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y16_N31
dffeas \kbd|kbd|Keyboard_Mapper|ScanCode[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kbd|kbd|PS2_Controller|DataByte [4]),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y16_N29
dffeas \kbd|kbd|Keyboard_Mapper|ScanCode[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kbd|kbd|PS2_Controller|DataByte [3]),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[3] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N14
cycloneive_lcell_comb \kbd|WideOr15~0 (
// Equation(s):
// \kbd|WideOr15~0_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (\kbd|kbd|Keyboard_Mapper|ScanCode [4] $ (((\kbd|kbd|Keyboard_Mapper|ScanCode [0] & !\kbd|kbd|Keyboard_Mapper|ScanCode [3]))))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & !\kbd|kbd|Keyboard_Mapper|ScanCode [3])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.cin(gnd),
	.combout(\kbd|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr15~0 .lut_mask = 16'hC068;
defparam \kbd|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N26
cycloneive_lcell_comb \kbd|WideOr15~1 (
// Equation(s):
// \kbd|WideOr15~1_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1]) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((!\kbd|kbd|Keyboard_Mapper|ScanCode [3]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.cin(gnd),
	.combout(\kbd|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr15~1 .lut_mask = 16'hCEEE;
defparam \kbd|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N22
cycloneive_lcell_comb \kbd|WideOr15~2 (
// Equation(s):
// \kbd|WideOr15~2_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [5] & ((!\kbd|WideOr15~1_combout ))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (!\kbd|WideOr15~0_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datab(\kbd|WideOr15~0_combout ),
	.datac(\kbd|WideOr15~1_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr15~2 .lut_mask = 16'h001B;
defparam \kbd|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N11
dffeas \kbd|kbd|Keyboard_Mapper|ScanCode[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\kbd|kbd|PS2_Controller|DataByte [6]),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\kbd|kbd|Keyboard_Mapper|ScanCode[4]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[6] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N10
cycloneive_lcell_comb \kbd|WideOr15~3 (
// Equation(s):
// \kbd|WideOr15~3_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((\kbd|WideOr15~2_combout ) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [0] & \kbd|WideOr7~0_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|WideOr7~0_combout ),
	.datac(\kbd|WideOr15~2_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr15~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr15~3 .lut_mask = 16'h00F8;
defparam \kbd|WideOr15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N6
cycloneive_lcell_comb \kbd|WideOr15~8 (
// Equation(s):
// \kbd|WideOr15~8_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [2]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [1]) # (\kbd|kbd|Keyboard_Mapper|ScanCode [2]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr15~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr15~8 .lut_mask = 16'h2706;
defparam \kbd|WideOr15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N2
cycloneive_lcell_comb \kbd|WideOr15~4 (
// Equation(s):
// \kbd|WideOr15~4_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & !\kbd|kbd|Keyboard_Mapper|ScanCode [2]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (\kbd|kbd|Keyboard_Mapper|ScanCode [1] $ (\kbd|kbd|Keyboard_Mapper|ScanCode [3]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr15~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr15~4 .lut_mask = 16'h1480;
defparam \kbd|WideOr15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N0
cycloneive_lcell_comb \kbd|WideOr15~5 (
// Equation(s):
// \kbd|WideOr15~5_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [3]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & 
// ((\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (\kbd|kbd|Keyboard_Mapper|ScanCode [0])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [2])))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr15~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr15~5 .lut_mask = 16'h45E2;
defparam \kbd|WideOr15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N18
cycloneive_lcell_comb \kbd|WideOr15~6 (
// Equation(s):
// \kbd|WideOr15~6_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & \kbd|kbd|Keyboard_Mapper|ScanCode [2])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & 
// !\kbd|kbd|Keyboard_Mapper|ScanCode [2]))

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr15~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr15~6 .lut_mask = 16'hC003;
defparam \kbd|WideOr15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N8
cycloneive_lcell_comb \kbd|WideOr15~7 (
// Equation(s):
// \kbd|WideOr15~7_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [5])) # (!\kbd|WideOr15~5_combout ))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (((!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & \kbd|WideOr15~6_combout 
// ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datab(\kbd|WideOr15~5_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|WideOr15~6_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr15~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr15~7 .lut_mask = 16'hA7A2;
defparam \kbd|WideOr15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N4
cycloneive_lcell_comb \kbd|WideOr15~9 (
// Equation(s):
// \kbd|WideOr15~9_combout  = (\kbd|WideOr15~7_combout  & (((!\kbd|kbd|Keyboard_Mapper|ScanCode [5])) # (!\kbd|WideOr15~8_combout ))) # (!\kbd|WideOr15~7_combout  & (((!\kbd|WideOr15~4_combout  & \kbd|kbd|Keyboard_Mapper|ScanCode [5]))))

	.dataa(\kbd|WideOr15~8_combout ),
	.datab(\kbd|WideOr15~4_combout ),
	.datac(\kbd|WideOr15~7_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|WideOr15~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr15~9 .lut_mask = 16'h53F0;
defparam \kbd|WideOr15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N16
cycloneive_lcell_comb \kbd|WideOr15~10 (
// Equation(s):
// \kbd|WideOr15~10_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [7]) # ((\kbd|WideOr15~3_combout ) # ((\kbd|WideOr15~9_combout  & \kbd|kbd|Keyboard_Mapper|ScanCode [6])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [7]),
	.datab(\kbd|WideOr15~3_combout ),
	.datac(\kbd|WideOr15~9_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr15~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr15~10 .lut_mask = 16'hFEEE;
defparam \kbd|WideOr15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N22
cycloneive_lcell_comb \kbd|Decoder2~0 (
// Equation(s):
// \kbd|Decoder2~0_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [7] & !\kbd|kbd|Keyboard_Mapper|ScanCode [3])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [7]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.cin(gnd),
	.combout(\kbd|Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder2~0 .lut_mask = 16'h0001;
defparam \kbd|Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N30
cycloneive_lcell_comb \kbd|Decoder2~1 (
// Equation(s):
// \kbd|Decoder2~1_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (\kbd|Decoder2~0_combout  & \kbd|WideOr7~0_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|Decoder2~0_combout ),
	.datad(\kbd|WideOr7~0_combout ),
	.cin(gnd),
	.combout(\kbd|Decoder2~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder2~1 .lut_mask = 16'h2000;
defparam \kbd|Decoder2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
cycloneive_lcell_comb \kbd|kres (
// Equation(s):
// \kbd|kres~combout  = (\kbd|WideOr15~10_combout  & ((\kbd|Decoder2~1_combout ))) # (!\kbd|WideOr15~10_combout  & (\kbd|kres~combout ))

	.dataa(gnd),
	.datab(\kbd|kres~combout ),
	.datac(\kbd|WideOr15~10_combout ),
	.datad(\kbd|Decoder2~1_combout ),
	.cin(gnd),
	.combout(\kbd|kres~combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kres .lut_mask = 16'hFC0C;
defparam \kbd|kres .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N20
cycloneive_lcell_comb \reset_cnt[0]~3 (
// Equation(s):
// \reset_cnt[0]~3_combout  = (!reset_cnt[0] & ((\kbd|kres~combout ) # (!\always0~0_combout )))

	.dataa(gnd),
	.datab(\always0~0_combout ),
	.datac(reset_cnt[0]),
	.datad(\kbd|kres~combout ),
	.cin(gnd),
	.combout(\reset_cnt[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[0]~3 .lut_mask = 16'h0F03;
defparam \reset_cnt[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N21
dffeas \reset_cnt[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\reset_cnt[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[0] .is_wysiwyg = "true";
defparam \reset_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N4
cycloneive_lcell_comb \reset_cnt[1]~0 (
// Equation(s):
// \reset_cnt[1]~0_combout  = reset_cnt[1] $ (reset_cnt[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(reset_cnt[1]),
	.datad(reset_cnt[0]),
	.cin(gnd),
	.combout(\reset_cnt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[1]~0 .lut_mask = 16'h0FF0;
defparam \reset_cnt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N5
dffeas \reset_cnt[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\reset_cnt[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[1] .is_wysiwyg = "true";
defparam \reset_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N10
cycloneive_lcell_comb \reset_cnt[2]~1 (
// Equation(s):
// \reset_cnt[2]~1_combout  = reset_cnt[2] $ (((reset_cnt[1] & reset_cnt[0])))

	.dataa(gnd),
	.datab(reset_cnt[1]),
	.datac(reset_cnt[2]),
	.datad(reset_cnt[0]),
	.cin(gnd),
	.combout(\reset_cnt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[2]~1 .lut_mask = 16'h3CF0;
defparam \reset_cnt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N11
dffeas \reset_cnt[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\reset_cnt[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[2] .is_wysiwyg = "true";
defparam \reset_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N28
cycloneive_lcell_comb \reset_cnt[3]~2 (
// Equation(s):
// \reset_cnt[3]~2_combout  = reset_cnt[3] $ (((reset_cnt[2] & (reset_cnt[0] & reset_cnt[1]))))

	.dataa(reset_cnt[2]),
	.datab(reset_cnt[0]),
	.datac(reset_cnt[3]),
	.datad(reset_cnt[1]),
	.cin(gnd),
	.combout(\reset_cnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reset_cnt[3]~2 .lut_mask = 16'h78F0;
defparam \reset_cnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y15_N29
dffeas \reset_cnt[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\reset_cnt[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reset_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reset_cnt[3] .is_wysiwyg = "true";
defparam \reset_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y15_N18
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (reset_cnt[2] & (reset_cnt[1] & (!reset_cnt[0] & reset_cnt[3])))

	.dataa(reset_cnt[2]),
	.datab(reset_cnt[1]),
	.datac(reset_cnt[0]),
	.datad(reset_cnt[3]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h0800;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N8
cycloneive_lcell_comb \always0~1 (
// Equation(s):
// \always0~1_combout  = (\always0~0_combout  & !\kbd|kres~combout )

	.dataa(gnd),
	.datab(\always0~0_combout ),
	.datac(gnd),
	.datad(\kbd|kres~combout ),
	.cin(gnd),
	.combout(\always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \always0~1 .lut_mask = 16'h00CC;
defparam \always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y16_N9
dffeas reset_n(
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\always0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reset_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam reset_n.is_wysiwyg = "true";
defparam reset_n.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N16
cycloneive_lcell_comb \startup~0 (
// Equation(s):
// \startup~0_combout  = ((\startup~q  & !\CPU|addr [15])) # (!\reset_n~q )

	.dataa(gnd),
	.datab(\reset_n~q ),
	.datac(\startup~q ),
	.datad(\CPU|addr [15]),
	.cin(gnd),
	.combout(\startup~0_combout ),
	.cout());
// synopsys translate_off
defparam \startup~0 .lut_mask = 16'h33F3;
defparam \startup~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N17
dffeas startup(
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\startup~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\startup~q ),
	.prn(vcc));
// synopsys translate_off
defparam startup.is_wysiwyg = "true";
defparam startup.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\CPU|addr [15] & (\CPU|addr [13] & (\CPU|addr [14]))) # (!\CPU|addr [15] & (((\startup~q ))))

	.dataa(\CPU|addr [15]),
	.datab(\CPU|addr [13]),
	.datac(\CPU|addr [14]),
	.datad(\startup~q ),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'hD580;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cycloneive_lcell_comb \CPU|Add8~0 (
// Equation(s):
// \CPU|Add8~0_combout  = \CPU|addr [0] $ (VCC)
// \CPU|Add8~1  = CARRY(\CPU|addr [0])

	.dataa(\CPU|addr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add8~0_combout ),
	.cout(\CPU|Add8~1 ));
// synopsys translate_off
defparam \CPU|Add8~0 .lut_mask = 16'h55AA;
defparam \CPU|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N2
cycloneive_lcell_comb \CPU|Add8~2 (
// Equation(s):
// \CPU|Add8~2_combout  = (\CPU|addr [1] & (!\CPU|Add8~1 )) # (!\CPU|addr [1] & ((\CPU|Add8~1 ) # (GND)))
// \CPU|Add8~3  = CARRY((!\CPU|Add8~1 ) # (!\CPU|addr [1]))

	.dataa(gnd),
	.datab(\CPU|addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~1 ),
	.combout(\CPU|Add8~2_combout ),
	.cout(\CPU|Add8~3 ));
// synopsys translate_off
defparam \CPU|Add8~2 .lut_mask = 16'h3C3F;
defparam \CPU|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N18
cycloneive_lcell_comb \CPU|PC[0]~0 (
// Equation(s):
// \CPU|PC[0]~0_combout  = (!\CPU|addr[5]~16_combout  & (\CPU|M17~2_combout  & \CPU|state.001~q ))

	.dataa(\CPU|addr[5]~16_combout ),
	.datab(gnd),
	.datac(\CPU|M17~2_combout ),
	.datad(\CPU|state.001~q ),
	.cin(gnd),
	.combout(\CPU|PC[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|PC[0]~0 .lut_mask = 16'h5000;
defparam \CPU|PC[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N3
dffeas \CPU|PC[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[1] .is_wysiwyg = "true";
defparam \CPU|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N12
cycloneive_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\CPU|addr [15] & (\CPU|addr [14])) # (!\CPU|addr [15] & ((\startup~q )))

	.dataa(gnd),
	.datab(\CPU|addr [15]),
	.datac(\CPU|addr [14]),
	.datad(\startup~q ),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hF3C0;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \CPU|odata~53 (
// Equation(s):
// \CPU|odata~53_combout  = (\CPU|state.000~q  & (\CPU|odata [7] & \CPU|M6~q ))

	.dataa(\CPU|state.000~q ),
	.datab(\CPU|odata [7]),
	.datac(\CPU|M6~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|odata~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~53 .lut_mask = 16'h8080;
defparam \CPU|odata~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N14
cycloneive_lcell_comb \CPU|jmp~0 (
// Equation(s):
// \CPU|jmp~0_combout  = (\CPU|state.010~q  & (\cpu_ce2~q  & ((\CPU|M1~q ) # (!\CPU|halt~q ))))

	.dataa(\CPU|state.010~q ),
	.datab(\CPU|halt~q ),
	.datac(\CPU|M1~q ),
	.datad(\cpu_ce2~q ),
	.cin(gnd),
	.combout(\CPU|jmp~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|jmp~0 .lut_mask = 16'hA200;
defparam \CPU|jmp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N20
cycloneive_lcell_comb \CPU|always3~5 (
// Equation(s):
// \CPU|always3~5_combout  = (\CPU|M1~q ) # (!\CPU|M1n~combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|M1~q ),
	.datad(\CPU|M1n~combout ),
	.cin(gnd),
	.combout(\CPU|always3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|always3~5 .lut_mask = 16'hF0FF;
defparam \CPU|always3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N2
cycloneive_lcell_comb \CPU|addr[13]~10 (
// Equation(s):
// \CPU|addr[13]~10_combout  = (!\CPU|M6~q  & !\CPU|M7~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|M6~q ),
	.datad(\CPU|M7~q ),
	.cin(gnd),
	.combout(\CPU|addr[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[13]~10 .lut_mask = 16'h000F;
defparam \CPU|addr[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cycloneive_lcell_comb \CPU|M1n~0 (
// Equation(s):
// \CPU|M1n~0_combout  = (\CPU|odata~14_combout  & (\CPU|always3~2_combout  & (\CPU|addr[13]~10_combout  & !\CPU|M5~q )))

	.dataa(\CPU|odata~14_combout ),
	.datab(\CPU|always3~2_combout ),
	.datac(\CPU|addr[13]~10_combout ),
	.datad(\CPU|M5~q ),
	.cin(gnd),
	.combout(\CPU|M1n~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M1n~0 .lut_mask = 16'h0080;
defparam \CPU|M1n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cycloneive_lcell_comb \CPU|M10~0 (
// Equation(s):
// \CPU|M10~0_combout  = (\CPU|jmp~0_combout  & ((\CPU|always3~5_combout ) # ((!\CPU|always3~1_combout  & \CPU|M1n~0_combout ))))

	.dataa(\CPU|always3~1_combout ),
	.datab(\CPU|jmp~0_combout ),
	.datac(\CPU|always3~5_combout ),
	.datad(\CPU|M1n~0_combout ),
	.cin(gnd),
	.combout(\CPU|M10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M10~0 .lut_mask = 16'hC4C0;
defparam \CPU|M10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N28
cycloneive_lcell_comb \CPU|M10~1 (
// Equation(s):
// \CPU|M10~1_combout  = (\CPU|M10~q  & (((!\CPU|Z[7]~1_combout  & \CPU|always3~5_combout )) # (!\CPU|M10~0_combout )))

	.dataa(\CPU|M10~0_combout ),
	.datab(\CPU|Z[7]~1_combout ),
	.datac(\CPU|M10~q ),
	.datad(\CPU|always3~5_combout ),
	.cin(gnd),
	.combout(\CPU|M10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M10~1 .lut_mask = 16'h7050;
defparam \CPU|M10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_lcell_comb \CPU|Selector89~0 (
// Equation(s):
// \CPU|Selector89~0_combout  = (\CPU|odata~18_combout  & ((\CPU|odata [6]) # ((\CPU|state.001~q  & \CPU|Z1[6]~2_combout )))) # (!\CPU|odata~18_combout  & (((\CPU|state.001~q  & \CPU|Z1[6]~2_combout ))))

	.dataa(\CPU|odata~18_combout ),
	.datab(\CPU|odata [6]),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|Z1[6]~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector89~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector89~0 .lut_mask = 16'hF888;
defparam \CPU|Selector89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneive_lcell_comb \CPU|Equal5~0 (
// Equation(s):
// \CPU|Equal5~0_combout  = (!\CPU|Z[0]~0_combout  & (\Mux6~4_combout  & \Mux5~7_combout ))

	.dataa(gnd),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\Mux6~4_combout ),
	.datad(\Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal5~0 .lut_mask = 16'h3000;
defparam \CPU|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N0
cycloneive_lcell_comb \CPU|Decoder2~7 (
// Equation(s):
// \CPU|Decoder2~7_combout  = (!\CPU|Z[7]~1_combout  & !\Mux1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|Decoder2~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder2~7 .lut_mask = 16'h000F;
defparam \CPU|Decoder2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N14
cycloneive_lcell_comb \CPU|Decoder2~9 (
// Equation(s):
// \CPU|Decoder2~9_combout  = (\CPU|Z[0]~0_combout  & (\Mux5~7_combout  & \Mux6~4_combout ))

	.dataa(gnd),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\Mux5~7_combout ),
	.datad(\Mux6~4_combout ),
	.cin(gnd),
	.combout(\CPU|Decoder2~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder2~9 .lut_mask = 16'hC000;
defparam \CPU|Decoder2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N8
cycloneive_lcell_comb \CPU|Decoder2~11 (
// Equation(s):
// \CPU|Decoder2~11_combout  = (\CPU|Decoder2~7_combout  & (\CPU|Decoder2~9_combout  & (\CPU|Decoder2~8_combout  & !\Mux4~3_combout )))

	.dataa(\CPU|Decoder2~7_combout ),
	.datab(\CPU|Decoder2~9_combout ),
	.datac(\CPU|Decoder2~8_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Decoder2~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder2~11 .lut_mask = 16'h0080;
defparam \CPU|Decoder2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N22
cycloneive_lcell_comb \CPU|WideOr13~0 (
// Equation(s):
// \CPU|WideOr13~0_combout  = (\CPU|Decoder2~11_combout ) # ((\CPU|Z[7]~1_combout  & ((\CPU|Equal5~0_combout ) # (!\Mux1~3_combout ))))

	.dataa(\CPU|Equal5~0_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\CPU|Decoder2~11_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr13~0 .lut_mask = 16'hFFB0;
defparam \CPU|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N23
dffeas \CPU|save_alu (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|WideOr13~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|jmp~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|save_alu~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|save_alu .is_wysiwyg = "true";
defparam \CPU|save_alu .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N0
cycloneive_lcell_comb \CPU|WideOr28~1 (
// Equation(s):
// \CPU|WideOr28~1_combout  = (!\CPU|Z[0]~0_combout  & (\Mux6~4_combout  & ((\Mux2~3_combout ) # (\Mux3~15_combout ))))

	.dataa(\Mux2~3_combout ),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\Mux6~4_combout ),
	.datad(\Mux3~15_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr28~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr28~1 .lut_mask = 16'h3020;
defparam \CPU|WideOr28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N10
cycloneive_lcell_comb \CPU|WideOr28~0 (
// Equation(s):
// \CPU|WideOr28~0_combout  = (!\Mux5~7_combout  & (!\Mux1~3_combout  & (!\CPU|Z[7]~1_combout  & \Mux4~3_combout )))

	.dataa(\Mux5~7_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr28~0 .lut_mask = 16'h0100;
defparam \CPU|WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N16
cycloneive_lcell_comb \CPU|WideOr28~2 (
// Equation(s):
// \CPU|WideOr28~2_combout  = (\CPU|WideOr28~1_combout  & \CPU|WideOr28~0_combout )

	.dataa(gnd),
	.datab(\CPU|WideOr28~1_combout ),
	.datac(\CPU|WideOr28~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|WideOr28~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr28~2 .lut_mask = 16'hC0C0;
defparam \CPU|WideOr28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N17
dffeas \CPU|save_a (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|WideOr28~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|jmp~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|save_a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|save_a .is_wysiwyg = "true";
defparam \CPU|save_a .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \CPU|A[2]~16 (
// Equation(s):
// \CPU|A[2]~16_combout  = (\CPU|always3~5_combout  & ((\CPU|save_alu~q ) # ((\CPU|save_a~q ) # (\CPU|state.010~q ))))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|save_alu~q ),
	.datac(\CPU|save_a~q ),
	.datad(\CPU|state.010~q ),
	.cin(gnd),
	.combout(\CPU|A[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A[2]~16 .lut_mask = 16'hAAA8;
defparam \CPU|A[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N16
cycloneive_lcell_comb \CPU|A[2]~15 (
// Equation(s):
// \CPU|A[2]~15_combout  = (\CPU|state.010~q ) # ((\CPU|save_alu~q ) # ((\CPU|M1n~combout  & !\CPU|M1~q )))

	.dataa(\CPU|state.010~q ),
	.datab(\CPU|M1n~combout ),
	.datac(\CPU|M1~q ),
	.datad(\CPU|save_alu~q ),
	.cin(gnd),
	.combout(\CPU|A[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A[2]~15 .lut_mask = 16'hFFAE;
defparam \CPU|A[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N8
cycloneive_lcell_comb \CPU|A~17 (
// Equation(s):
// \CPU|A~17_combout  = (\CPU|A[2]~16_combout  & ((\CPU|A[2]~15_combout ) # ((\CPU|Z1[6]~2_combout )))) # (!\CPU|A[2]~16_combout  & (!\CPU|A[2]~15_combout  & (\CPU|H[6]~7_combout )))

	.dataa(\CPU|A[2]~16_combout ),
	.datab(\CPU|A[2]~15_combout ),
	.datac(\CPU|H[6]~7_combout ),
	.datad(\CPU|Z1[6]~2_combout ),
	.cin(gnd),
	.combout(\CPU|A~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~17 .lut_mask = 16'hBA98;
defparam \CPU|A~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y13_N16
cycloneive_lcell_comb \CPU|IR[3]~feeder (
// Equation(s):
// \CPU|IR[3]~feeder_combout  = \Mux4~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|IR[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|IR[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N2
cycloneive_lcell_comb \CPU|T5~0 (
// Equation(s):
// \CPU|T5~0_combout  = (\CPU|state~15_combout  & (\reset_n~q  & \CPU|state.010~q ))

	.dataa(\CPU|state~15_combout ),
	.datab(\reset_n~q ),
	.datac(gnd),
	.datad(\CPU|state.010~q ),
	.cin(gnd),
	.combout(\CPU|T5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|T5~0 .lut_mask = 16'h8800;
defparam \CPU|T5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y13_N17
dffeas \CPU|IR[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|IR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[3] .is_wysiwyg = "true";
defparam \CPU|IR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N28
cycloneive_lcell_comb \CPU|IR~0 (
// Equation(s):
// \CPU|IR~0_combout  = (!\CPU|Decoder2~11_combout  & !\Mux2~3_combout )

	.dataa(gnd),
	.datab(\CPU|Decoder2~11_combout ),
	.datac(\Mux2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR~0 .lut_mask = 16'h0303;
defparam \CPU|IR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N29
dffeas \CPU|IR[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|IR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[5] .is_wysiwyg = "true";
defparam \CPU|IR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N22
cycloneive_lcell_comb \CPU|Mux2~0 (
// Equation(s):
// \CPU|Mux2~0_combout  = (\CPU|IR [3]) # (!\CPU|IR [5])

	.dataa(\CPU|IR [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux2~0 .lut_mask = 16'hAAFF;
defparam \CPU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N11
dffeas \CPU|IR[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Mux3~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[4] .is_wysiwyg = "true";
defparam \CPU|IR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N0
cycloneive_lcell_comb \CPU|Decoder1~0 (
// Equation(s):
// \CPU|Decoder1~0_combout  = (!\CPU|IR [4] & \CPU|IR [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder1~0 .lut_mask = 16'h0F00;
defparam \CPU|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N14
cycloneive_lcell_comb \CPU|IR[0]~feeder (
// Equation(s):
// \CPU|IR[0]~feeder_combout  = \CPU|Z[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|IR[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|IR[0]~feeder .lut_mask = 16'hF0F0;
defparam \CPU|IR[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N15
dffeas \CPU|IR[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|IR[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[0] .is_wysiwyg = "true";
defparam \CPU|IR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \CPU|always3~9 (
// Equation(s):
// \CPU|always3~9_combout  = (\CPU|incdec~q  & ((\CPU|IR [3]))) # (!\CPU|incdec~q  & (\CPU|IR [0]))

	.dataa(gnd),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|incdec~q ),
	.cin(gnd),
	.combout(\CPU|always3~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|always3~9 .lut_mask = 16'hF0CC;
defparam \CPU|always3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N5
dffeas \CPU|state.011 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|state.010~q ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.011 .is_wysiwyg = "true";
defparam \CPU|state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N30
cycloneive_lcell_comb \CPU|WideOr16~5 (
// Equation(s):
// \CPU|WideOr16~5_combout  = (\CPU|Z[0]~0_combout  & (!\Mux5~7_combout  & (\CPU|Z[7]~1_combout  $ (!\Mux1~3_combout ))))

	.dataa(\CPU|Z[0]~0_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr16~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr16~5 .lut_mask = 16'h2002;
defparam \CPU|WideOr16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cycloneive_lcell_comb \CPU|WideOr16~0 (
// Equation(s):
// \CPU|WideOr16~0_combout  = (\CPU|Z[0]~0_combout  & !\Mux4~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr16~0 .lut_mask = 16'h00F0;
defparam \CPU|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \CPU|Selector4~2 (
// Equation(s):
// \CPU|Selector4~2_combout  = (\CPU|Z[7]~1_combout  & \Mux1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~2 .lut_mask = 16'hF000;
defparam \CPU|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \CPU|WideOr16~2 (
// Equation(s):
// \CPU|WideOr16~2_combout  = (!\Mux6~4_combout  & (\Mux5~7_combout  & (\CPU|WideOr16~0_combout  & \CPU|Selector4~2_combout )))

	.dataa(\Mux6~4_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|WideOr16~0_combout ),
	.datad(\CPU|Selector4~2_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr16~2 .lut_mask = 16'h4000;
defparam \CPU|WideOr16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cycloneive_lcell_comb \CPU|Selector13~0 (
// Equation(s):
// \CPU|Selector13~0_combout  = (\Mux6~4_combout  & !\Mux5~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux6~4_combout ),
	.datad(\Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector13~0 .lut_mask = 16'h00F0;
defparam \CPU|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cycloneive_lcell_comb \CPU|WideOr16~1 (
// Equation(s):
// \CPU|WideOr16~1_combout  = (\CPU|Decoder2~7_combout  & (\Mux2~3_combout  & (!\CPU|Z[0]~0_combout  & \CPU|Selector13~0_combout )))

	.dataa(\CPU|Decoder2~7_combout ),
	.datab(\Mux2~3_combout ),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(\CPU|Selector13~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr16~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr16~1 .lut_mask = 16'h0800;
defparam \CPU|WideOr16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneive_lcell_comb \CPU|WideOr16~3 (
// Equation(s):
// \CPU|WideOr16~3_combout  = (\Mux4~3_combout  & (!\Mux2~3_combout  & ((!\Mux6~4_combout ) # (!\Mux3~15_combout ))))

	.dataa(\Mux3~15_combout ),
	.datab(\Mux6~4_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr16~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr16~3 .lut_mask = 16'h0070;
defparam \CPU|WideOr16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N28
cycloneive_lcell_comb \CPU|WideOr16~4 (
// Equation(s):
// \CPU|WideOr16~4_combout  = (\CPU|Z[7]~1_combout  & (((\CPU|WideOr16~3_combout )))) # (!\CPU|Z[7]~1_combout  & ((\Mux6~4_combout ) # ((\Mux4~3_combout ))))

	.dataa(\Mux6~4_combout ),
	.datab(\CPU|WideOr16~3_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\CPU|Z[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr16~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr16~4 .lut_mask = 16'hCCFA;
defparam \CPU|WideOr16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cycloneive_lcell_comb \CPU|WideOr16~6 (
// Equation(s):
// \CPU|WideOr16~6_combout  = (\CPU|WideOr16~2_combout ) # ((\CPU|WideOr16~1_combout ) # ((\CPU|WideOr16~5_combout  & \CPU|WideOr16~4_combout )))

	.dataa(\CPU|WideOr16~5_combout ),
	.datab(\CPU|WideOr16~2_combout ),
	.datac(\CPU|WideOr16~1_combout ),
	.datad(\CPU|WideOr16~4_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr16~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr16~6 .lut_mask = 16'hFEFC;
defparam \CPU|WideOr16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \CPU|read_rp (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|WideOr16~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|read_rp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|read_rp .is_wysiwyg = "true";
defparam \CPU|read_rp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \CPU|Z[7]~8 (
// Equation(s):
// \CPU|Z[7]~8_combout  = (!\CPU|IR [5] & (\CPU|read_rp~q  & !\CPU|IR [4]))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|read_rp~q ),
	.datac(\CPU|IR [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Z[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~8 .lut_mask = 16'h0404;
defparam \CPU|Z[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N23
dffeas \CPU|IR[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Mux5~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[2] .is_wysiwyg = "true";
defparam \CPU|IR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \CPU|always3~8 (
// Equation(s):
// \CPU|always3~8_combout  = (\CPU|incdec~q  & (\CPU|IR [5])) # (!\CPU|incdec~q  & ((\CPU|IR [2])))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|IR [2]),
	.cin(gnd),
	.combout(\CPU|always3~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|always3~8 .lut_mask = 16'hF3C0;
defparam \CPU|always3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N5
dffeas \CPU|IR[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\Mux6~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[1] .is_wysiwyg = "true";
defparam \CPU|IR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N22
cycloneive_lcell_comb \CPU|always3~7 (
// Equation(s):
// \CPU|always3~7_combout  = (\CPU|incdec~q  & ((\CPU|IR [4]))) # (!\CPU|incdec~q  & (\CPU|IR [1]))

	.dataa(\CPU|IR [1]),
	.datab(gnd),
	.datac(\CPU|incdec~q ),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|always3~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|always3~7 .lut_mask = 16'hFA0A;
defparam \CPU|always3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \CPU|Z[7]~9 (
// Equation(s):
// \CPU|Z[7]~9_combout  = (!\CPU|read_rp~q  & ((\CPU|incdec~q  & ((\CPU|IR [3]))) # (!\CPU|incdec~q  & (\CPU|IR [0]))))

	.dataa(\CPU|read_rp~q ),
	.datab(\CPU|IR [0]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|incdec~q ),
	.cin(gnd),
	.combout(\CPU|Z[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~9 .lut_mask = 16'h5044;
defparam \CPU|Z[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \CPU|Z[7]~10 (
// Equation(s):
// \CPU|Z[7]~10_combout  = (\CPU|Z[7]~8_combout ) # ((!\CPU|always3~8_combout  & (!\CPU|always3~7_combout  & \CPU|Z[7]~9_combout )))

	.dataa(\CPU|Z[7]~8_combout ),
	.datab(\CPU|always3~8_combout ),
	.datac(\CPU|always3~7_combout ),
	.datad(\CPU|Z[7]~9_combout ),
	.cin(gnd),
	.combout(\CPU|Z[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~10 .lut_mask = 16'hABAA;
defparam \CPU|Z[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \CPU|Z[5]~39 (
// Equation(s):
// \CPU|Z[5]~39_combout  = (\CPU|M1~q  & (((\CPU|Z[7]~10_combout )) # (!\CPU|state.011~q ))) # (!\CPU|M1~q  & (!\CPU|M1n~combout  & ((\CPU|Z[7]~10_combout ) # (!\CPU|state.011~q ))))

	.dataa(\CPU|M1~q ),
	.datab(\CPU|state.011~q ),
	.datac(\CPU|Z[7]~10_combout ),
	.datad(\CPU|M1n~combout ),
	.cin(gnd),
	.combout(\CPU|Z[5]~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[5]~39 .lut_mask = 16'hA2F3;
defparam \CPU|Z[5]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cycloneive_lcell_comb \CPU|Z[0]~feeder (
// Equation(s):
// \CPU|Z[0]~feeder_combout  = \CPU|Z[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Z[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Z[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU|Z[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_lcell_comb \CPU|Add3~0 (
// Equation(s):
// \CPU|Add3~0_combout  = \CPU|Z [0] $ (VCC)
// \CPU|Add3~1  = CARRY(\CPU|Z [0])

	.dataa(gnd),
	.datab(\CPU|Z [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add3~0_combout ),
	.cout(\CPU|Add3~1 ));
// synopsys translate_off
defparam \CPU|Add3~0 .lut_mask = 16'h33CC;
defparam \CPU|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \CPU|Add4~0 (
// Equation(s):
// \CPU|Add4~0_combout  = \CPU|Z [0] $ (VCC)
// \CPU|Add4~1  = CARRY(\CPU|Z [0])

	.dataa(\CPU|Z [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add4~0_combout ),
	.cout(\CPU|Add4~1 ));
// synopsys translate_off
defparam \CPU|Add4~0 .lut_mask = 16'h55AA;
defparam \CPU|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N26
cycloneive_lcell_comb \CPU|L~10 (
// Equation(s):
// \CPU|L~10_combout  = (\CPU|save_r~q  & (\CPU|Add3~0_combout )) # (!\CPU|save_r~q  & ((\CPU|Add4~0_combout )))

	.dataa(\CPU|Add3~0_combout ),
	.datab(\CPU|save_r~q ),
	.datac(\CPU|Add4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|L~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L~10 .lut_mask = 16'hB8B8;
defparam \CPU|L~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_lcell_comb \CPU|L[0]~0 (
// Equation(s):
// \CPU|L[0]~0_combout  = (\CPU|incdec~q  & (\CPU|L~10_combout )) # (!\CPU|incdec~q  & ((\CPU|Z [0])))

	.dataa(\CPU|L~10_combout ),
	.datab(\CPU|Z [0]),
	.datac(\CPU|incdec~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|L[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[0]~0 .lut_mask = 16'hACAC;
defparam \CPU|L[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N30
cycloneive_lcell_comb \CPU|WideOr17~4 (
// Equation(s):
// \CPU|WideOr17~4_combout  = (\Mux2~3_combout  & ((\Mux6~4_combout ))) # (!\Mux2~3_combout  & (\Mux3~15_combout ))

	.dataa(\Mux2~3_combout ),
	.datab(\Mux3~15_combout ),
	.datac(gnd),
	.datad(\Mux6~4_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr17~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr17~4 .lut_mask = 16'hEE44;
defparam \CPU|WideOr17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N24
cycloneive_lcell_comb \CPU|WideOr17~3 (
// Equation(s):
// \CPU|WideOr17~3_combout  = (\Mux5~7_combout  & ((!\Mux1~3_combout ))) # (!\Mux5~7_combout  & (\CPU|Z[7]~1_combout ))

	.dataa(\Mux5~7_combout ),
	.datab(gnd),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr17~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr17~3 .lut_mask = 16'h50FA;
defparam \CPU|WideOr17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N12
cycloneive_lcell_comb \CPU|WideOr17~5 (
// Equation(s):
// \CPU|WideOr17~5_combout  = (\CPU|Z[0]~0_combout  & ((\Mux1~3_combout  & ((\CPU|WideOr17~4_combout ) # (!\CPU|WideOr17~3_combout ))) # (!\Mux1~3_combout  & ((\CPU|WideOr17~3_combout )))))

	.dataa(\Mux1~3_combout ),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\CPU|WideOr17~4_combout ),
	.datad(\CPU|WideOr17~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr17~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr17~5 .lut_mask = 16'hC488;
defparam \CPU|WideOr17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N26
cycloneive_lcell_comb \CPU|WideOr17~7 (
// Equation(s):
// \CPU|WideOr17~7_combout  = (!\Mux5~7_combout  & (\CPU|Z[0]~0_combout  & (\Mux1~3_combout  $ (!\CPU|Z[7]~1_combout ))))

	.dataa(\Mux1~3_combout ),
	.datab(\CPU|Z[7]~1_combout ),
	.datac(\Mux5~7_combout ),
	.datad(\CPU|Z[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr17~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr17~7 .lut_mask = 16'h0900;
defparam \CPU|WideOr17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N6
cycloneive_lcell_comb \CPU|WideOr17~2 (
// Equation(s):
// \CPU|WideOr17~2_combout  = (\Mux6~4_combout  & ((\CPU|Z[0]~0_combout ) # ((\CPU|Decoder2~8_combout  & \CPU|WideOr28~0_combout ))))

	.dataa(\CPU|Decoder2~8_combout ),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\CPU|WideOr28~0_combout ),
	.datad(\Mux6~4_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr17~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr17~2 .lut_mask = 16'hEC00;
defparam \CPU|WideOr17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N18
cycloneive_lcell_comb \CPU|WideOr17~6 (
// Equation(s):
// \CPU|WideOr17~6_combout  = (\CPU|WideOr17~2_combout  & (!\CPU|WideOr17~5_combout )) # (!\CPU|WideOr17~2_combout  & (\CPU|WideOr17~7_combout  & ((\CPU|WideOr17~5_combout ) # (!\Mux4~3_combout ))))

	.dataa(\CPU|WideOr17~5_combout ),
	.datab(\Mux4~3_combout ),
	.datac(\CPU|WideOr17~7_combout ),
	.datad(\CPU|WideOr17~2_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr17~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr17~6 .lut_mask = 16'h55B0;
defparam \CPU|WideOr17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N19
dffeas \CPU|save_rp (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|WideOr17~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|jmp~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|save_rp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|save_rp .is_wysiwyg = "true";
defparam \CPU|save_rp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \CPU|Z[7]~85 (
// Equation(s):
// \CPU|Z[7]~85_combout  = (!\CPU|IR [5] & !\CPU|IR [4])

	.dataa(\CPU|IR [5]),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Z[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~85 .lut_mask = 16'h0505;
defparam \CPU|Z[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \CPU|B[7]~8 (
// Equation(s):
// \CPU|B[7]~8_combout  = (!\CPU|save_a~q  & (!\CPU|state.000~q  & !\CPU|save_alu~q ))

	.dataa(gnd),
	.datab(\CPU|save_a~q ),
	.datac(\CPU|state.000~q ),
	.datad(\CPU|save_alu~q ),
	.cin(gnd),
	.combout(\CPU|B[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|B[7]~8 .lut_mask = 16'h0003;
defparam \CPU|B[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_lcell_comb \CPU|B[0]~9 (
// Equation(s):
// \CPU|B[0]~9_combout  = (\CPU|Z[7]~85_combout  & (\CPU|state~15_combout  & (\reset_n~q  & \CPU|B[7]~8_combout )))

	.dataa(\CPU|Z[7]~85_combout ),
	.datab(\CPU|state~15_combout ),
	.datac(\reset_n~q ),
	.datad(\CPU|B[7]~8_combout ),
	.cin(gnd),
	.combout(\CPU|B[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|B[0]~9 .lut_mask = 16'h8000;
defparam \CPU|B[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_lcell_comb \CPU|C[0]~2 (
// Equation(s):
// \CPU|C[0]~2_combout  = (\CPU|B[0]~9_combout  & ((\CPU|save_r~q  & ((\CPU|IR [3]))) # (!\CPU|save_r~q  & (\CPU|save_rp~q ))))

	.dataa(\CPU|save_rp~q ),
	.datab(\CPU|save_r~q ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|B[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU|C[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|C[0]~2 .lut_mask = 16'hE200;
defparam \CPU|C[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N1
dffeas \CPU|C[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|L[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|C[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|C [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|C[0] .is_wysiwyg = "true";
defparam \CPU|C[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_lcell_comb \CPU|L[0]~feeder (
// Equation(s):
// \CPU|L[0]~feeder_combout  = \CPU|L[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|L[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|L[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[0]~feeder .lut_mask = 16'hFF00;
defparam \CPU|L[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N16
cycloneive_lcell_comb \CPU|Add9~0 (
// Equation(s):
// \CPU|Add9~0_combout  = (\CPU|Z [0] & (\CPU|L [0] $ (VCC))) # (!\CPU|Z [0] & (\CPU|L [0] & VCC))
// \CPU|Add9~1  = CARRY((\CPU|Z [0] & \CPU|L [0]))

	.dataa(\CPU|Z [0]),
	.datab(\CPU|L [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|Add9~0_combout ),
	.cout(\CPU|Add9~1 ));
// synopsys translate_off
defparam \CPU|Add9~0 .lut_mask = 16'h6688;
defparam \CPU|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N30
cycloneive_lcell_comb \CPU|M16~3 (
// Equation(s):
// \CPU|M16~3_combout  = (!\Mux6~4_combout  & ((\CPU|M1~q ) # (!\CPU|M1n~combout )))

	.dataa(\CPU|M1~q ),
	.datab(\CPU|M1n~combout ),
	.datac(\Mux6~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|M16~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M16~3 .lut_mask = 16'h0B0B;
defparam \CPU|M16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N28
cycloneive_lcell_comb \CPU|M16~4 (
// Equation(s):
// \CPU|M16~4_combout  = (\CPU|state.010~q  & (\CPU|Z[0]~0_combout  & (\CPU|M16~3_combout  & \CPU|WideOr28~0_combout )))

	.dataa(\CPU|state.010~q ),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\CPU|M16~3_combout ),
	.datad(\CPU|WideOr28~0_combout ),
	.cin(gnd),
	.combout(\CPU|M16~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M16~4 .lut_mask = 16'h8000;
defparam \CPU|M16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N10
cycloneive_lcell_comb \CPU|M17~3 (
// Equation(s):
// \CPU|M17~3_combout  = (\CPU|M17~2_combout  & ((\CPU|FC~5_combout ) # (\CPU|M16~4_combout )))

	.dataa(\CPU|FC~5_combout ),
	.datab(\CPU|M17~2_combout ),
	.datac(gnd),
	.datad(\CPU|M16~4_combout ),
	.cin(gnd),
	.combout(\CPU|M17~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M17~3 .lut_mask = 16'hCC88;
defparam \CPU|M17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N28
cycloneive_lcell_comb \CPU|M17~4 (
// Equation(s):
// \CPU|M17~4_combout  = (\CPU|M17~3_combout  & (((\CPU|M1~q )) # (!\CPU|M1n~combout ))) # (!\CPU|M17~3_combout  & (((\CPU|M17~q ))))

	.dataa(\CPU|M1n~combout ),
	.datab(\CPU|M1~q ),
	.datac(\CPU|M17~q ),
	.datad(\CPU|M17~3_combout ),
	.cin(gnd),
	.combout(\CPU|M17~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M17~4 .lut_mask = 16'hDDF0;
defparam \CPU|M17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N29
dffeas \CPU|M17 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M17~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M17 .is_wysiwyg = "true";
defparam \CPU|M17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N20
cycloneive_lcell_comb \CPU|M16~2 (
// Equation(s):
// \CPU|M16~2_combout  = (!\CPU|always3~5_combout  & (\CPU|M1n~0_combout  & (\CPU|always3~1_combout  & \CPU|state.010~q )))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|M1n~0_combout ),
	.datac(\CPU|always3~1_combout ),
	.datad(\CPU|state.010~q ),
	.cin(gnd),
	.combout(\CPU|M16~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M16~2 .lut_mask = 16'h4000;
defparam \CPU|M16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N4
cycloneive_lcell_comb \CPU|M12~4 (
// Equation(s):
// \CPU|M12~4_combout  = (\cpu_ce2~q  & (\CPU|M16~2_combout  & ((\CPU|M1~q ) # (!\CPU|halt~q ))))

	.dataa(\cpu_ce2~q ),
	.datab(\CPU|halt~q ),
	.datac(\CPU|M1~q ),
	.datad(\CPU|M16~2_combout ),
	.cin(gnd),
	.combout(\CPU|M12~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M12~4 .lut_mask = 16'hA200;
defparam \CPU|M12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N28
cycloneive_lcell_comb \CPU|M12~2 (
// Equation(s):
// \CPU|M12~2_combout  = (!\CPU|Z[0]~0_combout  & (\CPU|Decoder2~7_combout  & (\CPU|jmp~1_combout  & \CPU|Selector13~0_combout )))

	.dataa(\CPU|Z[0]~0_combout ),
	.datab(\CPU|Decoder2~7_combout ),
	.datac(\CPU|jmp~1_combout ),
	.datad(\CPU|Selector13~0_combout ),
	.cin(gnd),
	.combout(\CPU|M12~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M12~2 .lut_mask = 16'h4000;
defparam \CPU|M12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N16
cycloneive_lcell_comb \CPU|M12~3 (
// Equation(s):
// \CPU|M12~3_combout  = (\CPU|M12~4_combout  & (\CPU|M12~2_combout  & ((\Mux4~3_combout )))) # (!\CPU|M12~4_combout  & ((\CPU|M12~q ) # ((\CPU|M12~2_combout  & \Mux4~3_combout ))))

	.dataa(\CPU|M12~4_combout ),
	.datab(\CPU|M12~2_combout ),
	.datac(\CPU|M12~q ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|M12~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M12~3 .lut_mask = 16'hDC50;
defparam \CPU|M12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N17
dffeas \CPU|M12 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M12~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M12 .is_wysiwyg = "true";
defparam \CPU|M12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N18
cycloneive_lcell_comb \CPU|M13~0 (
// Equation(s):
// \CPU|M13~0_combout  = (\CPU|M13~q  & ((\CPU|M12~q ) # ((!\CPU|M16~2_combout ) # (!\CPU|M17~2_combout ))))

	.dataa(\CPU|M12~q ),
	.datab(\CPU|M17~2_combout ),
	.datac(\CPU|M13~q ),
	.datad(\CPU|M16~2_combout ),
	.cin(gnd),
	.combout(\CPU|M13~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M13~0 .lut_mask = 16'hB0F0;
defparam \CPU|M13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N2
cycloneive_lcell_comb \CPU|M13~1 (
// Equation(s):
// \CPU|M13~1_combout  = (\CPU|M13~0_combout ) # ((\CPU|Decoder2~8_combout  & (\Mux4~3_combout  & \CPU|M12~2_combout )))

	.dataa(\CPU|Decoder2~8_combout ),
	.datab(\Mux4~3_combout ),
	.datac(\CPU|M13~0_combout ),
	.datad(\CPU|M12~2_combout ),
	.cin(gnd),
	.combout(\CPU|M13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M13~1 .lut_mask = 16'hF8F0;
defparam \CPU|M13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N3
dffeas \CPU|M13 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M13~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M13 .is_wysiwyg = "true";
defparam \CPU|M13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N0
cycloneive_lcell_comb \CPU|always3~0 (
// Equation(s):
// \CPU|always3~0_combout  = (\CPU|M13~q ) # (\CPU|M12~q )

	.dataa(gnd),
	.datab(\CPU|M13~q ),
	.datac(gnd),
	.datad(\CPU|M12~q ),
	.cin(gnd),
	.combout(\CPU|always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|always3~0 .lut_mask = 16'hFFCC;
defparam \CPU|always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N22
cycloneive_lcell_comb \CPU|M16~5 (
// Equation(s):
// \CPU|M16~5_combout  = (\CPU|always3~3_combout  & (!\CPU|always3~0_combout  & ((\CPU|M17~q ) # (\CPU|M16~q ))))

	.dataa(\CPU|always3~3_combout ),
	.datab(\CPU|M17~q ),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|M16~q ),
	.cin(gnd),
	.combout(\CPU|M16~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M16~5 .lut_mask = 16'h0A08;
defparam \CPU|M16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N16
cycloneive_lcell_comb \CPU|M16~6 (
// Equation(s):
// \CPU|M16~6_combout  = (\CPU|M17~2_combout  & ((\CPU|M16~4_combout ) # ((\CPU|M16~2_combout  & \CPU|M16~5_combout ))))

	.dataa(\CPU|M17~2_combout ),
	.datab(\CPU|M16~2_combout ),
	.datac(\CPU|M16~5_combout ),
	.datad(\CPU|M16~4_combout ),
	.cin(gnd),
	.combout(\CPU|M16~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M16~6 .lut_mask = 16'hAA80;
defparam \CPU|M16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N2
cycloneive_lcell_comb \CPU|M16~7 (
// Equation(s):
// \CPU|M16~7_combout  = (\CPU|M16~6_combout  & (((\CPU|M1~q )) # (!\CPU|M1n~combout ))) # (!\CPU|M16~6_combout  & (((\CPU|M16~q ))))

	.dataa(\CPU|M1n~combout ),
	.datab(\CPU|M1~q ),
	.datac(\CPU|M16~q ),
	.datad(\CPU|M16~6_combout ),
	.cin(gnd),
	.combout(\CPU|M16~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M16~7 .lut_mask = 16'hDDF0;
defparam \CPU|M16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y10_N3
dffeas \CPU|M16 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M16~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M16 .is_wysiwyg = "true";
defparam \CPU|M16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N30
cycloneive_lcell_comb \CPU|FC~3 (
// Equation(s):
// \CPU|FC~3_combout  = (\CPU|always3~3_combout  & (\CPU|M17~q  & (!\CPU|always3~0_combout  & !\CPU|M16~q )))

	.dataa(\CPU|always3~3_combout ),
	.datab(\CPU|M17~q ),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|M16~q ),
	.cin(gnd),
	.combout(\CPU|FC~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FC~3 .lut_mask = 16'h0008;
defparam \CPU|FC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N24
cycloneive_lcell_comb \CPU|FC~4 (
// Equation(s):
// \CPU|FC~4_combout  = (\CPU|FC~3_combout  & (\CPU|M1n~0_combout  & (\CPU|always3~1_combout  & \CPU|state.010~q )))

	.dataa(\CPU|FC~3_combout ),
	.datab(\CPU|M1n~0_combout ),
	.datac(\CPU|always3~1_combout ),
	.datad(\CPU|state.010~q ),
	.cin(gnd),
	.combout(\CPU|FC~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FC~4 .lut_mask = 16'h8000;
defparam \CPU|FC~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N6
cycloneive_lcell_comb \CPU|FC~5 (
// Equation(s):
// \CPU|FC~5_combout  = (!\CPU|M1~q  & (\CPU|M1n~combout  & \CPU|FC~4_combout ))

	.dataa(gnd),
	.datab(\CPU|M1~q ),
	.datac(\CPU|M1n~combout ),
	.datad(\CPU|FC~4_combout ),
	.cin(gnd),
	.combout(\CPU|FC~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FC~5 .lut_mask = 16'h3000;
defparam \CPU|FC~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N0
cycloneive_lcell_comb \CPU|H[7]~19 (
// Equation(s):
// \CPU|H[7]~19_combout  = (\CPU|B[7]~8_combout  & ((\CPU|M1~q ) # (!\CPU|M1n~combout )))

	.dataa(\CPU|M1n~combout ),
	.datab(gnd),
	.datac(\CPU|M1~q ),
	.datad(\CPU|B[7]~8_combout ),
	.cin(gnd),
	.combout(\CPU|H[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[7]~19 .lut_mask = 16'hF500;
defparam \CPU|H[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \CPU|L[0]~19 (
// Equation(s):
// \CPU|L[0]~19_combout  = (\CPU|Decoder1~0_combout  & ((\CPU|save_r~q  & (\CPU|IR [3])) # (!\CPU|save_r~q  & ((\CPU|save_rp~q )))))

	.dataa(\CPU|Decoder1~0_combout ),
	.datab(\CPU|IR [3]),
	.datac(\CPU|save_rp~q ),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|L[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[0]~19 .lut_mask = 16'h88A0;
defparam \CPU|L[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N4
cycloneive_lcell_comb \CPU|W[7]~0 (
// Equation(s):
// \CPU|W[7]~0_combout  = (\reset_n~q  & (\cpu_ce2~q  & ((\CPU|M1~q ) # (!\CPU|halt~q ))))

	.dataa(\CPU|halt~q ),
	.datab(\reset_n~q ),
	.datac(\CPU|M1~q ),
	.datad(\cpu_ce2~q ),
	.cin(gnd),
	.combout(\CPU|W[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W[7]~0 .lut_mask = 16'hC400;
defparam \CPU|W[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N24
cycloneive_lcell_comb \CPU|L[0]~11 (
// Equation(s):
// \CPU|L[0]~11_combout  = (\CPU|W[7]~0_combout  & ((\CPU|FC~5_combout ) # ((\CPU|H[7]~19_combout  & \CPU|L[0]~19_combout ))))

	.dataa(\CPU|FC~5_combout ),
	.datab(\CPU|H[7]~19_combout ),
	.datac(\CPU|L[0]~19_combout ),
	.datad(\CPU|W[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|L[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[0]~11 .lut_mask = 16'hEA00;
defparam \CPU|L[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N1
dffeas \CPU|L[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|L[0]~feeder_combout ),
	.asdata(\CPU|Add9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|L[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|L [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|L[0] .is_wysiwyg = "true";
defparam \CPU|L[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cycloneive_lcell_comb \CPU|Selector47~0 (
// Equation(s):
// \CPU|Selector47~0_combout  = (\CPU|state.011~q  & (\CPU|L [0])) # (!\CPU|state.011~q  & ((\CPU|L[0]~0_combout )))

	.dataa(\CPU|L [0]),
	.datab(\CPU|L[0]~0_combout ),
	.datac(\CPU|state.011~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector47~0 .lut_mask = 16'hACAC;
defparam \CPU|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_lcell_comb \CPU|E~0 (
// Equation(s):
// \CPU|E~0_combout  = (\CPU|save_rp~q  & !\CPU|save_r~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|save_rp~q ),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|E~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|E~0 .lut_mask = 16'h00F0;
defparam \CPU|E~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N26
cycloneive_lcell_comb \CPU|E[0]~2 (
// Equation(s):
// \CPU|E[0]~2_combout  = (\CPU|IR [4] & (!\CPU|IR [5] & (\CPU|IR [3] & \CPU|save_r~q )))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [3]),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|E[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|E[0]~2 .lut_mask = 16'h2000;
defparam \CPU|E[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_lcell_comb \CPU|W[6]~43 (
// Equation(s):
// \CPU|W[6]~43_combout  = (\CPU|IR [4] & !\CPU|IR [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|W[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W[6]~43 .lut_mask = 16'h00F0;
defparam \CPU|W[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N30
cycloneive_lcell_comb \CPU|E[0]~3 (
// Equation(s):
// \CPU|E[0]~3_combout  = (\CPU|B[7]~8_combout  & ((\CPU|E[0]~2_combout ) # ((\CPU|E~0_combout  & \CPU|W[6]~43_combout ))))

	.dataa(\CPU|E~0_combout ),
	.datab(\CPU|B[7]~8_combout ),
	.datac(\CPU|E[0]~2_combout ),
	.datad(\CPU|W[6]~43_combout ),
	.cin(gnd),
	.combout(\CPU|E[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|E[0]~3 .lut_mask = 16'hC8C0;
defparam \CPU|E[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cycloneive_lcell_comb \CPU|Decoder2~5 (
// Equation(s):
// \CPU|Decoder2~5_combout  = (\Mux1~3_combout  & (\CPU|Z[0]~0_combout  & (\Mux6~4_combout  & \CPU|Z[7]~1_combout )))

	.dataa(\Mux1~3_combout ),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\Mux6~4_combout ),
	.datad(\CPU|Z[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU|Decoder2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder2~5 .lut_mask = 16'h8000;
defparam \CPU|Decoder2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N0
cycloneive_lcell_comb \CPU|Decoder2~14 (
// Equation(s):
// \CPU|Decoder2~14_combout  = (\CPU|Decoder2~8_combout  & (!\Mux5~7_combout  & (\CPU|Decoder2~5_combout  & \Mux4~3_combout )))

	.dataa(\CPU|Decoder2~8_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|Decoder2~5_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Decoder2~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder2~14 .lut_mask = 16'h2000;
defparam \CPU|Decoder2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N1
dffeas \CPU|xchg (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Decoder2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xchg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xchg .is_wysiwyg = "true";
defparam \CPU|xchg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \CPU|E[0]~1 (
// Equation(s):
// \CPU|E[0]~1_combout  = (\CPU|xchg~q  & (\CPU|read_rp~q  & \CPU|state.011~q ))

	.dataa(\CPU|xchg~q ),
	.datab(\CPU|read_rp~q ),
	.datac(gnd),
	.datad(\CPU|state.011~q ),
	.cin(gnd),
	.combout(\CPU|E[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|E[0]~1 .lut_mask = 16'h8800;
defparam \CPU|E[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N20
cycloneive_lcell_comb \CPU|E[0]~4 (
// Equation(s):
// \CPU|E[0]~4_combout  = (\CPU|state~15_combout  & (\reset_n~q  & ((\CPU|E[0]~3_combout ) # (\CPU|E[0]~1_combout ))))

	.dataa(\CPU|E[0]~3_combout ),
	.datab(\CPU|state~15_combout ),
	.datac(\reset_n~q ),
	.datad(\CPU|E[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|E[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|E[0]~4 .lut_mask = 16'hC080;
defparam \CPU|E[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N15
dffeas \CPU|E[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|E[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|E [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|E[0] .is_wysiwyg = "true";
defparam \CPU|E[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \CPU|Z[7]~12 (
// Equation(s):
// \CPU|Z[7]~12_combout  = (\CPU|read_rp~q  & (((\CPU|xchg~q  & !\CPU|IR [4])) # (!\CPU|IR [5])))

	.dataa(\CPU|xchg~q ),
	.datab(\CPU|read_rp~q ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|Z[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~12 .lut_mask = 16'h08CC;
defparam \CPU|Z[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \CPU|Z[7]~13 (
// Equation(s):
// \CPU|Z[7]~13_combout  = (\CPU|Z[7]~12_combout ) # ((!\CPU|always3~8_combout  & (\CPU|always3~7_combout  & \CPU|Z[7]~9_combout )))

	.dataa(\CPU|Z[7]~12_combout ),
	.datab(\CPU|always3~8_combout ),
	.datac(\CPU|always3~7_combout ),
	.datad(\CPU|Z[7]~9_combout ),
	.cin(gnd),
	.combout(\CPU|Z[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~13 .lut_mask = 16'hBAAA;
defparam \CPU|Z[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \CPU|Z[7]~14 (
// Equation(s):
// \CPU|Z[7]~14_combout  = (\CPU|state.011~q  & ((\CPU|Z[7]~10_combout ) # (\CPU|Z[7]~13_combout )))

	.dataa(gnd),
	.datab(\CPU|Z[7]~10_combout ),
	.datac(\CPU|Z[7]~13_combout ),
	.datad(\CPU|state.011~q ),
	.cin(gnd),
	.combout(\CPU|Z[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~14 .lut_mask = 16'hFC00;
defparam \CPU|Z[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N30
cycloneive_lcell_comb \CPU|Selector31~5 (
// Equation(s):
// \CPU|Selector31~5_combout  = (\CPU|FC~q  & \CPU|state.000~q )

	.dataa(gnd),
	.datab(\CPU|FC~q ),
	.datac(\CPU|state.000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector31~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~5 .lut_mask = 16'hC0C0;
defparam \CPU|Selector31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N30
cycloneive_lcell_comb \CPU|Selector84~2 (
// Equation(s):
// \CPU|Selector84~2_combout  = (\CPU|state.010~q  & (\Mux5~7_combout  & (\CPU|Z[0]~0_combout  & \Mux6~4_combout )))

	.dataa(\CPU|state.010~q ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(\Mux6~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector84~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector84~2 .lut_mask = 16'h8000;
defparam \CPU|Selector84~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cycloneive_lcell_comb \CPU|Decoder2~6 (
// Equation(s):
// \CPU|Decoder2~6_combout  = (!\Mux5~7_combout  & \Mux4~3_combout )

	.dataa(gnd),
	.datab(\Mux5~7_combout ),
	.datac(gnd),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Decoder2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder2~6 .lut_mask = 16'h3300;
defparam \CPU|Decoder2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cycloneive_lcell_comb \CPU|Decoder2~12 (
// Equation(s):
// \CPU|Decoder2~12_combout  = (\CPU|Z[0]~0_combout  & (\CPU|Decoder2~6_combout  & (!\Mux6~4_combout  & \CPU|Selector4~2_combout )))

	.dataa(\CPU|Z[0]~0_combout ),
	.datab(\CPU|Decoder2~6_combout ),
	.datac(\Mux6~4_combout ),
	.datad(\CPU|Selector4~2_combout ),
	.cin(gnd),
	.combout(\CPU|Decoder2~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder2~12 .lut_mask = 16'h0800;
defparam \CPU|Decoder2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \CPU|Decoder2~13 (
// Equation(s):
// \CPU|Decoder2~13_combout  = (!\Mux2~3_combout  & (\CPU|Decoder2~12_combout  & \Mux3~15_combout ))

	.dataa(gnd),
	.datab(\Mux2~3_combout ),
	.datac(\CPU|Decoder2~12_combout ),
	.datad(\Mux3~15_combout ),
	.cin(gnd),
	.combout(\CPU|Decoder2~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder2~13 .lut_mask = 16'h3000;
defparam \CPU|Decoder2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \CPU|sphl (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Decoder2~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|sphl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|sphl .is_wysiwyg = "true";
defparam \CPU|sphl .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \CPU|Z[7]~17 (
// Equation(s):
// \CPU|Z[7]~17_combout  = (\CPU|IR [4] & !\CPU|sphl~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(\CPU|sphl~q ),
	.cin(gnd),
	.combout(\CPU|Z[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~17 .lut_mask = 16'h00F0;
defparam \CPU|Z[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N27
dffeas \CPU|IR[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Z[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|IR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|IR[7] .is_wysiwyg = "true";
defparam \CPU|IR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \CPU|A~4 (
// Equation(s):
// \CPU|A~4_combout  = (\CPU|IR [5] & (\CPU|E~0_combout  & (\CPU|Z[7]~17_combout  & \CPU|IR [7])))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|E~0_combout ),
	.datac(\CPU|Z[7]~17_combout ),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|A~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~4 .lut_mask = 16'h8000;
defparam \CPU|A~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_lcell_comb \CPU|WZ1[0]~1 (
// Equation(s):
// \CPU|WZ1[0]~1_combout  = (\CPU|incdec~q  & (\CPU|Add4~0_combout )) # (!\CPU|incdec~q  & ((\CPU|Z [0])))

	.dataa(\CPU|Add4~0_combout ),
	.datab(\CPU|Z [0]),
	.datac(\CPU|incdec~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|WZ1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[0]~1 .lut_mask = 16'hACAC;
defparam \CPU|WZ1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N14
cycloneive_lcell_comb \CPU|Selector31~3 (
// Equation(s):
// \CPU|Selector31~3_combout  = (\CPU|save_a~q  & (\CPU|FC~q )) # (!\CPU|save_a~q  & ((\CPU|A~4_combout  & ((\CPU|WZ1[0]~1_combout ))) # (!\CPU|A~4_combout  & (\CPU|FC~q ))))

	.dataa(\CPU|save_a~q ),
	.datab(\CPU|FC~q ),
	.datac(\CPU|A~4_combout ),
	.datad(\CPU|WZ1[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~3 .lut_mask = 16'hDC8C;
defparam \CPU|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N2
cycloneive_lcell_comb \CPU|daa~feeder (
// Equation(s):
// \CPU|daa~feeder_combout  = \CPU|Decoder2~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Decoder2~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|daa~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|daa~feeder .lut_mask = 16'hF0F0;
defparam \CPU|daa~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N3
dffeas \CPU|daa (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|daa~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|daa~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|daa .is_wysiwyg = "true";
defparam \CPU|daa .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cycloneive_lcell_comb \CPU|Z[7]~feeder (
// Equation(s):
// \CPU|Z[7]~feeder_combout  = \CPU|Z[7]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Z[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU|Z[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|Z[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \CPU|Z[7]~15 (
// Equation(s):
// \CPU|Z[7]~15_combout  = (\CPU|read_rp~q  & (\CPU|IR [4] & !\CPU|sphl~q ))

	.dataa(gnd),
	.datab(\CPU|read_rp~q ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|sphl~q ),
	.cin(gnd),
	.combout(\CPU|Z[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~15 .lut_mask = 16'h00C0;
defparam \CPU|Z[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cycloneive_lcell_comb \CPU|M8~7 (
// Equation(s):
// \CPU|M8~7_combout  = (\Mux6~4_combout ) # ((\CPU|Z[0]~0_combout  & !\Mux2~3_combout ))

	.dataa(\Mux6~4_combout ),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\Mux2~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|M8~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M8~7 .lut_mask = 16'hAEAE;
defparam \CPU|M8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cycloneive_lcell_comb \CPU|Selector13~5 (
// Equation(s):
// \CPU|Selector13~5_combout  = (!\Mux6~4_combout  & (\CPU|Z[7]~1_combout  & (!\Mux5~7_combout  & \Mux1~3_combout )))

	.dataa(\Mux6~4_combout ),
	.datab(\CPU|Z[7]~1_combout ),
	.datac(\Mux5~7_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector13~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector13~5 .lut_mask = 16'h0400;
defparam \CPU|Selector13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cycloneive_lcell_comb \CPU|Selector13~7 (
// Equation(s):
// \CPU|Selector13~7_combout  = (\CPU|Selector13~5_combout ) # ((\CPU|Decoder2~8_combout  & (\CPU|Z[7]~1_combout  & \CPU|Selector13~0_combout )))

	.dataa(\CPU|Decoder2~8_combout ),
	.datab(\CPU|Z[7]~1_combout ),
	.datac(\CPU|Selector13~5_combout ),
	.datad(\CPU|Selector13~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector13~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector13~7 .lut_mask = 16'hF8F0;
defparam \CPU|Selector13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cycloneive_lcell_comb \CPU|M8~8 (
// Equation(s):
// \CPU|M8~8_combout  = (\CPU|jmp~0_combout  & (((!\CPU|M8~7_combout  & \CPU|Selector13~7_combout )) # (!\CPU|always3~5_combout )))

	.dataa(\CPU|jmp~0_combout ),
	.datab(\CPU|M8~7_combout ),
	.datac(\CPU|Selector13~7_combout ),
	.datad(\CPU|always3~5_combout ),
	.cin(gnd),
	.combout(\CPU|M8~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M8~8 .lut_mask = 16'h20AA;
defparam \CPU|M8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cycloneive_lcell_comb \CPU|M9~0 (
// Equation(s):
// \CPU|M9~0_combout  = ((!\CPU|always3~5_combout  & ((\CPU|M8~q ) # (!\CPU|FC~9_combout )))) # (!\CPU|M8~8_combout )

	.dataa(\CPU|M8~q ),
	.datab(\CPU|always3~5_combout ),
	.datac(\CPU|M8~8_combout ),
	.datad(\CPU|FC~9_combout ),
	.cin(gnd),
	.combout(\CPU|M9~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M9~0 .lut_mask = 16'h2F3F;
defparam \CPU|M9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cycloneive_lcell_comb \CPU|M8~10 (
// Equation(s):
// \CPU|M8~10_combout  = (\CPU|Z[0]~0_combout  & (\Mux4~3_combout  & (\Mux2~3_combout ))) # (!\CPU|Z[0]~0_combout  & (((\CPU|Mux10~2_combout ))))

	.dataa(\Mux4~3_combout ),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\Mux2~3_combout ),
	.datad(\CPU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\CPU|M8~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M8~10 .lut_mask = 16'hB380;
defparam \CPU|M8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cycloneive_lcell_comb \CPU|Selector13~6 (
// Equation(s):
// \CPU|Selector13~6_combout  = (\CPU|Decoder2~8_combout  & (\CPU|Z[7]~1_combout  & (!\Mux5~7_combout  & \Mux6~4_combout )))

	.dataa(\CPU|Decoder2~8_combout ),
	.datab(\CPU|Z[7]~1_combout ),
	.datac(\Mux5~7_combout ),
	.datad(\Mux6~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector13~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector13~6 .lut_mask = 16'h0800;
defparam \CPU|Selector13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cycloneive_lcell_comb \CPU|M8~4 (
// Equation(s):
// \CPU|M8~4_combout  = (\CPU|always3~5_combout  & (\CPU|jmp~0_combout  & ((\CPU|Selector13~6_combout ) # (\CPU|Selector13~5_combout ))))

	.dataa(\CPU|Selector13~6_combout ),
	.datab(\CPU|always3~5_combout ),
	.datac(\CPU|Selector13~5_combout ),
	.datad(\CPU|jmp~0_combout ),
	.cin(gnd),
	.combout(\CPU|M8~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M8~4 .lut_mask = 16'hC800;
defparam \CPU|M8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cycloneive_lcell_comb \CPU|M8~11 (
// Equation(s):
// \CPU|M8~11_combout  = (\CPU|Z[0]~0_combout  & (!\Mux4~3_combout  & ((\Mux1~3_combout ) # (!\Mux6~4_combout ))))

	.dataa(\Mux6~4_combout ),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|M8~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M8~11 .lut_mask = 16'h0C04;
defparam \CPU|M8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cycloneive_lcell_comb \CPU|M8~5 (
// Equation(s):
// \CPU|M8~5_combout  = (\CPU|M8~4_combout  & (\CPU|M8~11_combout  $ (((!\Mux6~4_combout  & \CPU|M8~10_combout )))))

	.dataa(\Mux6~4_combout ),
	.datab(\CPU|M8~10_combout ),
	.datac(\CPU|M8~4_combout ),
	.datad(\CPU|M8~11_combout ),
	.cin(gnd),
	.combout(\CPU|M8~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M8~5 .lut_mask = 16'hB040;
defparam \CPU|M8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cycloneive_lcell_comb \CPU|M9~1 (
// Equation(s):
// \CPU|M9~1_combout  = (\CPU|M8~5_combout ) # ((\CPU|M9~0_combout  & \CPU|M9~q ))

	.dataa(gnd),
	.datab(\CPU|M9~0_combout ),
	.datac(\CPU|M9~q ),
	.datad(\CPU|M8~5_combout ),
	.cin(gnd),
	.combout(\CPU|M9~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M9~1 .lut_mask = 16'hFFC0;
defparam \CPU|M9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \CPU|M9 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M9~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M9 .is_wysiwyg = "true";
defparam \CPU|M9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N22
cycloneive_lcell_comb \CPU|Add6~2 (
// Equation(s):
// \CPU|Add6~2_combout  = ((\CPU|M1~q ) # ((!\CPU|M8~q  & !\CPU|M9~q ))) # (!\CPU|M1n~combout )

	.dataa(\CPU|M1n~combout ),
	.datab(\CPU|M1~q ),
	.datac(\CPU|M8~q ),
	.datad(\CPU|M9~q ),
	.cin(gnd),
	.combout(\CPU|Add6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add6~2 .lut_mask = 16'hDDDF;
defparam \CPU|Add6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N0
cycloneive_lcell_comb \CPU|SP[0]~16 (
// Equation(s):
// \CPU|SP[0]~16_combout  = \CPU|SP [0] $ (VCC)
// \CPU|SP[0]~17  = CARRY(\CPU|SP [0])

	.dataa(gnd),
	.datab(\CPU|SP [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\CPU|SP[0]~16_combout ),
	.cout(\CPU|SP[0]~17 ));
// synopsys translate_off
defparam \CPU|SP[0]~16 .lut_mask = 16'h33CC;
defparam \CPU|SP[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N10
cycloneive_lcell_comb \CPU|Selector1~2 (
// Equation(s):
// \CPU|Selector1~2_combout  = (\CPU|Z[0]~0_combout  & \Mux5~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(\Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~2 .lut_mask = 16'hF000;
defparam \CPU|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \CPU|Selector1~5 (
// Equation(s):
// \CPU|Selector1~5_combout  = (\Mux5~7_combout ) # ((!\Mux2~3_combout  & (\CPU|Z[0]~0_combout  & \Mux4~3_combout )))

	.dataa(\Mux2~3_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~5 .lut_mask = 16'hDCCC;
defparam \CPU|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cycloneive_lcell_comb \CPU|Selector1~7 (
// Equation(s):
// \CPU|Selector1~7_combout  = (\Mux2~3_combout ) # ((\Mux4~3_combout ) # ((!\Mux3~15_combout  & !\CPU|Equal5~0_combout )))

	.dataa(\Mux3~15_combout ),
	.datab(\Mux2~3_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\CPU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~7 .lut_mask = 16'hFCFD;
defparam \CPU|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N16
cycloneive_lcell_comb \CPU|Selector1~6 (
// Equation(s):
// \CPU|Selector1~6_combout  = (\Mux5~7_combout  & !\CPU|Z[0]~0_combout )

	.dataa(\Mux5~7_combout ),
	.datab(gnd),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~6 .lut_mask = 16'h0A0A;
defparam \CPU|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N22
cycloneive_lcell_comb \CPU|Selector1~8 (
// Equation(s):
// \CPU|Selector1~8_combout  = (\CPU|Z[7]~1_combout  & (\Mux6~4_combout )) # (!\CPU|Z[7]~1_combout  & (\CPU|Selector1~7_combout  & ((!\CPU|Selector1~6_combout ) # (!\Mux6~4_combout ))))

	.dataa(\Mux6~4_combout ),
	.datab(\CPU|Z[7]~1_combout ),
	.datac(\CPU|Selector1~7_combout ),
	.datad(\CPU|Selector1~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~8 .lut_mask = 16'h98B8;
defparam \CPU|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \CPU|Selector1~9 (
// Equation(s):
// \CPU|Selector1~9_combout  = (\CPU|Z[7]~1_combout  & ((\CPU|Selector1~8_combout  & (\CPU|Selector1~2_combout )) # (!\CPU|Selector1~8_combout  & ((\CPU|Selector1~5_combout ))))) # (!\CPU|Z[7]~1_combout  & (((\CPU|Selector1~8_combout ))))

	.dataa(\CPU|Selector1~2_combout ),
	.datab(\CPU|Selector1~5_combout ),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\CPU|Selector1~8_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~9 .lut_mask = 16'hAFC0;
defparam \CPU|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneive_lcell_comb \CPU|Selector1~4 (
// Equation(s):
// \CPU|Selector1~4_combout  = (\Mux6~4_combout  & (\CPU|Z[0]~0_combout  & ((!\Mux5~7_combout )))) # (!\Mux6~4_combout  & (((!\CPU|Equal3~4_combout  & \Mux5~7_combout ))))

	.dataa(\Mux6~4_combout ),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\CPU|Equal3~4_combout ),
	.datad(\Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~4 .lut_mask = 16'h0588;
defparam \CPU|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \CPU|Selector1~10 (
// Equation(s):
// \CPU|Selector1~10_combout  = (\Mux1~3_combout  & (\CPU|Selector1~9_combout )) # (!\Mux1~3_combout  & (((!\CPU|Z[7]~1_combout  & \CPU|Selector1~4_combout ))))

	.dataa(\CPU|Selector1~9_combout ),
	.datab(\CPU|Z[7]~1_combout ),
	.datac(\CPU|Selector1~4_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~10 .lut_mask = 16'hAA30;
defparam \CPU|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \CPU|T5 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|T5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|T5 .is_wysiwyg = "true";
defparam \CPU|T5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N2
cycloneive_lcell_comb \CPU|Selector29~0 (
// Equation(s):
// \CPU|Selector29~0_combout  = (\CPU|state.011~q  & \CPU|T5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|state.011~q ),
	.datad(\CPU|T5~q ),
	.cin(gnd),
	.combout(\CPU|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector29~0 .lut_mask = 16'hF000;
defparam \CPU|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N3
dffeas \CPU|state.100 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|state~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.100 .is_wysiwyg = "true";
defparam \CPU|state.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N22
cycloneive_lcell_comb \CPU|SP[8]~48 (
// Equation(s):
// \CPU|SP[8]~48_combout  = (!\CPU|state.100~q  & ((\CPU|M1~q ) # (!\CPU|M1n~combout )))

	.dataa(\CPU|M1n~combout ),
	.datab(\CPU|M1~q ),
	.datac(gnd),
	.datad(\CPU|state.100~q ),
	.cin(gnd),
	.combout(\CPU|SP[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SP[8]~48 .lut_mask = 16'h00DD;
defparam \CPU|SP[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N2
cycloneive_lcell_comb \CPU|Decoder2~10 (
// Equation(s):
// \CPU|Decoder2~10_combout  = (\CPU|Decoder2~8_combout  & (!\Mux5~7_combout  & (\CPU|Decoder2~5_combout  & !\Mux4~3_combout )))

	.dataa(\CPU|Decoder2~8_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|Decoder2~5_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Decoder2~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder2~10 .lut_mask = 16'h0020;
defparam \CPU|Decoder2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N3
dffeas \CPU|xthl (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Decoder2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|xthl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|xthl .is_wysiwyg = "true";
defparam \CPU|xthl .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N14
cycloneive_lcell_comb \CPU|SP[0]~49 (
// Equation(s):
// \CPU|SP[0]~49_combout  = (\CPU|M9~q  & ((!\CPU|xthl~q ))) # (!\CPU|M9~q  & (\CPU|M10~q ))

	.dataa(\CPU|M10~q ),
	.datab(gnd),
	.datac(\CPU|xthl~q ),
	.datad(\CPU|M9~q ),
	.cin(gnd),
	.combout(\CPU|SP[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SP[0]~49 .lut_mask = 16'h0FAA;
defparam \CPU|SP[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N8
cycloneive_lcell_comb \CPU|SP[0]~50 (
// Equation(s):
// \CPU|SP[0]~50_combout  = (\CPU|FC~9_combout  & (\CPU|state.001~q  & ((\CPU|SP[0]~49_combout ) # (\CPU|M8~q ))))

	.dataa(\CPU|FC~9_combout ),
	.datab(\CPU|SP[0]~49_combout ),
	.datac(\CPU|M8~q ),
	.datad(\CPU|state.001~q ),
	.cin(gnd),
	.combout(\CPU|SP[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SP[0]~50 .lut_mask = 16'hA800;
defparam \CPU|SP[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \CPU|SP[8]~52 (
// Equation(s):
// \CPU|SP[8]~52_combout  = (((!\CPU|sphl~q  & \CPU|IR [7])) # (!\CPU|IR [4])) # (!\CPU|IR [5])

	.dataa(\CPU|IR [5]),
	.datab(\CPU|sphl~q ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|SP[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SP[8]~52 .lut_mask = 16'h7F5F;
defparam \CPU|SP[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N18
cycloneive_lcell_comb \CPU|SP[8]~51 (
// Equation(s):
// \CPU|SP[8]~51_combout  = (!\CPU|state.100~q ) # (!\CPU|M10~q )

	.dataa(gnd),
	.datab(\CPU|M10~q ),
	.datac(gnd),
	.datad(\CPU|state.100~q ),
	.cin(gnd),
	.combout(\CPU|SP[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SP[8]~51 .lut_mask = 16'h33FF;
defparam \CPU|SP[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \CPU|SP[8]~53 (
// Equation(s):
// \CPU|SP[8]~53_combout  = (\CPU|SP[8]~51_combout  & (((\CPU|SP[8]~52_combout ) # (!\CPU|E~0_combout )) # (!\CPU|B[7]~8_combout )))

	.dataa(\CPU|B[7]~8_combout ),
	.datab(\CPU|E~0_combout ),
	.datac(\CPU|SP[8]~52_combout ),
	.datad(\CPU|SP[8]~51_combout ),
	.cin(gnd),
	.combout(\CPU|SP[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SP[8]~53 .lut_mask = 16'hF700;
defparam \CPU|SP[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N6
cycloneive_lcell_comb \CPU|SP[0]~54 (
// Equation(s):
// \CPU|SP[0]~54_combout  = (\CPU|W[7]~0_combout  & ((\CPU|always3~5_combout  & ((!\CPU|SP[8]~53_combout ))) # (!\CPU|always3~5_combout  & (\CPU|SP[0]~50_combout ))))

	.dataa(\CPU|SP[0]~50_combout ),
	.datab(\CPU|always3~5_combout ),
	.datac(\CPU|SP[8]~53_combout ),
	.datad(\CPU|W[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|SP[0]~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SP[0]~54 .lut_mask = 16'h2E00;
defparam \CPU|SP[0]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N1
dffeas \CPU|SP[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[0]~16_combout ),
	.asdata(\CPU|WZ1[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[0] .is_wysiwyg = "true";
defparam \CPU|SP[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N2
cycloneive_lcell_comb \CPU|SP[1]~18 (
// Equation(s):
// \CPU|SP[1]~18_combout  = (\CPU|SP [1] & ((\CPU|Add6~2_combout  & (\CPU|SP[0]~17  & VCC)) # (!\CPU|Add6~2_combout  & (!\CPU|SP[0]~17 )))) # (!\CPU|SP [1] & ((\CPU|Add6~2_combout  & (!\CPU|SP[0]~17 )) # (!\CPU|Add6~2_combout  & ((\CPU|SP[0]~17 ) # (GND)))))
// \CPU|SP[1]~19  = CARRY((\CPU|SP [1] & (!\CPU|Add6~2_combout  & !\CPU|SP[0]~17 )) # (!\CPU|SP [1] & ((!\CPU|SP[0]~17 ) # (!\CPU|Add6~2_combout ))))

	.dataa(\CPU|SP [1]),
	.datab(\CPU|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[0]~17 ),
	.combout(\CPU|SP[1]~18_combout ),
	.cout(\CPU|SP[1]~19 ));
// synopsys translate_off
defparam \CPU|SP[1]~18 .lut_mask = 16'h9617;
defparam \CPU|SP[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \CPU|Add4~2 (
// Equation(s):
// \CPU|Add4~2_combout  = (\CPU|IR [3] & ((\CPU|Z [1] & (\CPU|Add4~1  & VCC)) # (!\CPU|Z [1] & (!\CPU|Add4~1 )))) # (!\CPU|IR [3] & ((\CPU|Z [1] & (!\CPU|Add4~1 )) # (!\CPU|Z [1] & ((\CPU|Add4~1 ) # (GND)))))
// \CPU|Add4~3  = CARRY((\CPU|IR [3] & (!\CPU|Z [1] & !\CPU|Add4~1 )) # (!\CPU|IR [3] & ((!\CPU|Add4~1 ) # (!\CPU|Z [1]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|Z [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~1 ),
	.combout(\CPU|Add4~2_combout ),
	.cout(\CPU|Add4~3 ));
// synopsys translate_off
defparam \CPU|Add4~2 .lut_mask = 16'h9617;
defparam \CPU|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \CPU|WZ1[1]~3 (
// Equation(s):
// \CPU|WZ1[1]~3_combout  = (\CPU|incdec~q  & ((\CPU|Add4~2_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [1]))

	.dataa(\CPU|Z [1]),
	.datab(\CPU|incdec~q ),
	.datac(gnd),
	.datad(\CPU|Add4~2_combout ),
	.cin(gnd),
	.combout(\CPU|WZ1[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[1]~3 .lut_mask = 16'hEE22;
defparam \CPU|WZ1[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N3
dffeas \CPU|SP[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[1]~18_combout ),
	.asdata(\CPU|WZ1[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[1] .is_wysiwyg = "true";
defparam \CPU|SP[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N4
cycloneive_lcell_comb \CPU|SP[2]~20 (
// Equation(s):
// \CPU|SP[2]~20_combout  = ((\CPU|SP [2] $ (\CPU|Add6~2_combout  $ (!\CPU|SP[1]~19 )))) # (GND)
// \CPU|SP[2]~21  = CARRY((\CPU|SP [2] & ((\CPU|Add6~2_combout ) # (!\CPU|SP[1]~19 ))) # (!\CPU|SP [2] & (\CPU|Add6~2_combout  & !\CPU|SP[1]~19 )))

	.dataa(\CPU|SP [2]),
	.datab(\CPU|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[1]~19 ),
	.combout(\CPU|SP[2]~20_combout ),
	.cout(\CPU|SP[2]~21 ));
// synopsys translate_off
defparam \CPU|SP[2]~20 .lut_mask = 16'h698E;
defparam \CPU|SP[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \CPU|Add4~4 (
// Equation(s):
// \CPU|Add4~4_combout  = ((\CPU|Z [2] $ (\CPU|IR [3] $ (!\CPU|Add4~3 )))) # (GND)
// \CPU|Add4~5  = CARRY((\CPU|Z [2] & ((\CPU|IR [3]) # (!\CPU|Add4~3 ))) # (!\CPU|Z [2] & (\CPU|IR [3] & !\CPU|Add4~3 )))

	.dataa(\CPU|Z [2]),
	.datab(\CPU|IR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~3 ),
	.combout(\CPU|Add4~4_combout ),
	.cout(\CPU|Add4~5 ));
// synopsys translate_off
defparam \CPU|Add4~4 .lut_mask = 16'h698E;
defparam \CPU|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N26
cycloneive_lcell_comb \CPU|WZ1[2]~5 (
// Equation(s):
// \CPU|WZ1[2]~5_combout  = (\CPU|incdec~q  & (\CPU|Add4~4_combout )) # (!\CPU|incdec~q  & ((\CPU|Z [2])))

	.dataa(\CPU|incdec~q ),
	.datab(\CPU|Add4~4_combout ),
	.datac(\CPU|Z [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|WZ1[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[2]~5 .lut_mask = 16'hD8D8;
defparam \CPU|WZ1[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N5
dffeas \CPU|SP[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[2]~20_combout ),
	.asdata(\CPU|WZ1[2]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[2] .is_wysiwyg = "true";
defparam \CPU|SP[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N6
cycloneive_lcell_comb \CPU|SP[3]~22 (
// Equation(s):
// \CPU|SP[3]~22_combout  = (\CPU|SP [3] & ((\CPU|Add6~2_combout  & (\CPU|SP[2]~21  & VCC)) # (!\CPU|Add6~2_combout  & (!\CPU|SP[2]~21 )))) # (!\CPU|SP [3] & ((\CPU|Add6~2_combout  & (!\CPU|SP[2]~21 )) # (!\CPU|Add6~2_combout  & ((\CPU|SP[2]~21 ) # (GND)))))
// \CPU|SP[3]~23  = CARRY((\CPU|SP [3] & (!\CPU|Add6~2_combout  & !\CPU|SP[2]~21 )) # (!\CPU|SP [3] & ((!\CPU|SP[2]~21 ) # (!\CPU|Add6~2_combout ))))

	.dataa(\CPU|SP [3]),
	.datab(\CPU|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[2]~21 ),
	.combout(\CPU|SP[3]~22_combout ),
	.cout(\CPU|SP[3]~23 ));
// synopsys translate_off
defparam \CPU|SP[3]~22 .lut_mask = 16'h9617;
defparam \CPU|SP[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N28
cycloneive_lcell_comb \CPU|WZ1[3]~7 (
// Equation(s):
// \CPU|WZ1[3]~7_combout  = (\CPU|incdec~q  & ((\CPU|Add4~6_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [3]))

	.dataa(\CPU|Z [3]),
	.datab(gnd),
	.datac(\CPU|Add4~6_combout ),
	.datad(\CPU|incdec~q ),
	.cin(gnd),
	.combout(\CPU|WZ1[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[3]~7 .lut_mask = 16'hF0AA;
defparam \CPU|WZ1[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N7
dffeas \CPU|SP[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[3]~22_combout ),
	.asdata(\CPU|WZ1[3]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[3] .is_wysiwyg = "true";
defparam \CPU|SP[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N8
cycloneive_lcell_comb \CPU|SP[4]~24 (
// Equation(s):
// \CPU|SP[4]~24_combout  = ((\CPU|SP [4] $ (\CPU|Add6~2_combout  $ (!\CPU|SP[3]~23 )))) # (GND)
// \CPU|SP[4]~25  = CARRY((\CPU|SP [4] & ((\CPU|Add6~2_combout ) # (!\CPU|SP[3]~23 ))) # (!\CPU|SP [4] & (\CPU|Add6~2_combout  & !\CPU|SP[3]~23 )))

	.dataa(\CPU|SP [4]),
	.datab(\CPU|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[3]~23 ),
	.combout(\CPU|SP[4]~24_combout ),
	.cout(\CPU|SP[4]~25 ));
// synopsys translate_off
defparam \CPU|SP[4]~24 .lut_mask = 16'h698E;
defparam \CPU|SP[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \CPU|Add4~8 (
// Equation(s):
// \CPU|Add4~8_combout  = ((\CPU|IR [3] $ (\CPU|Z [4] $ (!\CPU|Add4~7 )))) # (GND)
// \CPU|Add4~9  = CARRY((\CPU|IR [3] & ((\CPU|Z [4]) # (!\CPU|Add4~7 ))) # (!\CPU|IR [3] & (\CPU|Z [4] & !\CPU|Add4~7 )))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|Z [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~7 ),
	.combout(\CPU|Add4~8_combout ),
	.cout(\CPU|Add4~9 ));
// synopsys translate_off
defparam \CPU|Add4~8 .lut_mask = 16'h698E;
defparam \CPU|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \CPU|WZ1[4]~9 (
// Equation(s):
// \CPU|WZ1[4]~9_combout  = (\CPU|incdec~q  & ((\CPU|Add4~8_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [4]))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|Z [4]),
	.datad(\CPU|Add4~8_combout ),
	.cin(gnd),
	.combout(\CPU|WZ1[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[4]~9 .lut_mask = 16'hFC30;
defparam \CPU|WZ1[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N9
dffeas \CPU|SP[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[4]~24_combout ),
	.asdata(\CPU|WZ1[4]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[4] .is_wysiwyg = "true";
defparam \CPU|SP[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N10
cycloneive_lcell_comb \CPU|SP[5]~26 (
// Equation(s):
// \CPU|SP[5]~26_combout  = (\CPU|SP [5] & ((\CPU|Add6~2_combout  & (\CPU|SP[4]~25  & VCC)) # (!\CPU|Add6~2_combout  & (!\CPU|SP[4]~25 )))) # (!\CPU|SP [5] & ((\CPU|Add6~2_combout  & (!\CPU|SP[4]~25 )) # (!\CPU|Add6~2_combout  & ((\CPU|SP[4]~25 ) # (GND)))))
// \CPU|SP[5]~27  = CARRY((\CPU|SP [5] & (!\CPU|Add6~2_combout  & !\CPU|SP[4]~25 )) # (!\CPU|SP [5] & ((!\CPU|SP[4]~25 ) # (!\CPU|Add6~2_combout ))))

	.dataa(\CPU|SP [5]),
	.datab(\CPU|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[4]~25 ),
	.combout(\CPU|SP[5]~26_combout ),
	.cout(\CPU|SP[5]~27 ));
// synopsys translate_off
defparam \CPU|SP[5]~26 .lut_mask = 16'h9617;
defparam \CPU|SP[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \CPU|Add4~10 (
// Equation(s):
// \CPU|Add4~10_combout  = (\CPU|Z [5] & ((\CPU|IR [3] & (\CPU|Add4~9  & VCC)) # (!\CPU|IR [3] & (!\CPU|Add4~9 )))) # (!\CPU|Z [5] & ((\CPU|IR [3] & (!\CPU|Add4~9 )) # (!\CPU|IR [3] & ((\CPU|Add4~9 ) # (GND)))))
// \CPU|Add4~11  = CARRY((\CPU|Z [5] & (!\CPU|IR [3] & !\CPU|Add4~9 )) # (!\CPU|Z [5] & ((!\CPU|Add4~9 ) # (!\CPU|IR [3]))))

	.dataa(\CPU|Z [5]),
	.datab(\CPU|IR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~9 ),
	.combout(\CPU|Add4~10_combout ),
	.cout(\CPU|Add4~11 ));
// synopsys translate_off
defparam \CPU|Add4~10 .lut_mask = 16'h9617;
defparam \CPU|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \CPU|WZ1[5]~11 (
// Equation(s):
// \CPU|WZ1[5]~11_combout  = (\CPU|incdec~q  & ((\CPU|Add4~10_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [5]))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|Z [5]),
	.datad(\CPU|Add4~10_combout ),
	.cin(gnd),
	.combout(\CPU|WZ1[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[5]~11 .lut_mask = 16'hFC30;
defparam \CPU|WZ1[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N11
dffeas \CPU|SP[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[5]~26_combout ),
	.asdata(\CPU|WZ1[5]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[5] .is_wysiwyg = "true";
defparam \CPU|SP[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N12
cycloneive_lcell_comb \CPU|SP[6]~28 (
// Equation(s):
// \CPU|SP[6]~28_combout  = ((\CPU|SP [6] $ (\CPU|Add6~2_combout  $ (!\CPU|SP[5]~27 )))) # (GND)
// \CPU|SP[6]~29  = CARRY((\CPU|SP [6] & ((\CPU|Add6~2_combout ) # (!\CPU|SP[5]~27 ))) # (!\CPU|SP [6] & (\CPU|Add6~2_combout  & !\CPU|SP[5]~27 )))

	.dataa(\CPU|SP [6]),
	.datab(\CPU|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[5]~27 ),
	.combout(\CPU|SP[6]~28_combout ),
	.cout(\CPU|SP[6]~29 ));
// synopsys translate_off
defparam \CPU|SP[6]~28 .lut_mask = 16'h698E;
defparam \CPU|SP[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N13
dffeas \CPU|SP[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[6]~28_combout ),
	.asdata(\CPU|WZ1[6]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[6] .is_wysiwyg = "true";
defparam \CPU|SP[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N14
cycloneive_lcell_comb \CPU|SP[7]~30 (
// Equation(s):
// \CPU|SP[7]~30_combout  = (\CPU|Add6~2_combout  & ((\CPU|SP [7] & (\CPU|SP[6]~29  & VCC)) # (!\CPU|SP [7] & (!\CPU|SP[6]~29 )))) # (!\CPU|Add6~2_combout  & ((\CPU|SP [7] & (!\CPU|SP[6]~29 )) # (!\CPU|SP [7] & ((\CPU|SP[6]~29 ) # (GND)))))
// \CPU|SP[7]~31  = CARRY((\CPU|Add6~2_combout  & (!\CPU|SP [7] & !\CPU|SP[6]~29 )) # (!\CPU|Add6~2_combout  & ((!\CPU|SP[6]~29 ) # (!\CPU|SP [7]))))

	.dataa(\CPU|Add6~2_combout ),
	.datab(\CPU|SP [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[6]~29 ),
	.combout(\CPU|SP[7]~30_combout ),
	.cout(\CPU|SP[7]~31 ));
// synopsys translate_off
defparam \CPU|SP[7]~30 .lut_mask = 16'h9617;
defparam \CPU|SP[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \CPU|Add4~12 (
// Equation(s):
// \CPU|Add4~12_combout  = ((\CPU|IR [3] $ (\CPU|Z [6] $ (!\CPU|Add4~11 )))) # (GND)
// \CPU|Add4~13  = CARRY((\CPU|IR [3] & ((\CPU|Z [6]) # (!\CPU|Add4~11 ))) # (!\CPU|IR [3] & (\CPU|Z [6] & !\CPU|Add4~11 )))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|Z [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~11 ),
	.combout(\CPU|Add4~12_combout ),
	.cout(\CPU|Add4~13 ));
// synopsys translate_off
defparam \CPU|Add4~12 .lut_mask = 16'h698E;
defparam \CPU|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \CPU|Add4~14 (
// Equation(s):
// \CPU|Add4~14_combout  = (\CPU|IR [3] & ((\CPU|Z [7] & (\CPU|Add4~13  & VCC)) # (!\CPU|Z [7] & (!\CPU|Add4~13 )))) # (!\CPU|IR [3] & ((\CPU|Z [7] & (!\CPU|Add4~13 )) # (!\CPU|Z [7] & ((\CPU|Add4~13 ) # (GND)))))
// \CPU|Add4~15  = CARRY((\CPU|IR [3] & (!\CPU|Z [7] & !\CPU|Add4~13 )) # (!\CPU|IR [3] & ((!\CPU|Add4~13 ) # (!\CPU|Z [7]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|Z [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~13 ),
	.combout(\CPU|Add4~14_combout ),
	.cout(\CPU|Add4~15 ));
// synopsys translate_off
defparam \CPU|Add4~14 .lut_mask = 16'h9617;
defparam \CPU|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \CPU|WZ1[7]~15 (
// Equation(s):
// \CPU|WZ1[7]~15_combout  = (\CPU|incdec~q  & ((\CPU|Add4~14_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [7]))

	.dataa(\CPU|Z [7]),
	.datab(gnd),
	.datac(\CPU|incdec~q ),
	.datad(\CPU|Add4~14_combout ),
	.cin(gnd),
	.combout(\CPU|WZ1[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[7]~15 .lut_mask = 16'hFA0A;
defparam \CPU|WZ1[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N15
dffeas \CPU|SP[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[7]~30_combout ),
	.asdata(\CPU|WZ1[7]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[7] .is_wysiwyg = "true";
defparam \CPU|SP[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \CPU|FS~0 (
// Equation(s):
// \CPU|FS~0_combout  = (\CPU|save_r~q  & ((\CPU|Add3~14_combout ))) # (!\CPU|save_r~q  & (\CPU|WZ1[7]~15_combout ))

	.dataa(\CPU|save_r~q ),
	.datab(\CPU|WZ1[7]~15_combout ),
	.datac(gnd),
	.datad(\CPU|Add3~14_combout ),
	.cin(gnd),
	.combout(\CPU|FS~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FS~0 .lut_mask = 16'hEE44;
defparam \CPU|FS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N28
cycloneive_lcell_comb \CPU|Add0~6 (
// Equation(s):
// \CPU|Add0~6_combout  = \CPU|Z [7] $ (\CPU|IR [4])

	.dataa(\CPU|Z [7]),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~6 .lut_mask = 16'h5A5A;
defparam \CPU|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N30
cycloneive_lcell_comb \CPU|Add0~8 (
// Equation(s):
// \CPU|Add0~8_combout  = \CPU|IR [4] $ (\CPU|Z [5])

	.dataa(\CPU|IR [4]),
	.datab(gnd),
	.datac(\CPU|Z [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~8 .lut_mask = 16'h5A5A;
defparam \CPU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_lcell_comb \CPU|Z1[5]~7 (
// Equation(s):
// \CPU|Z1[5]~7_combout  = (\CPU|incdec~q  & ((\CPU|Add3~10_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [5]))

	.dataa(\CPU|incdec~q ),
	.datab(gnd),
	.datac(\CPU|Z [5]),
	.datad(\CPU|Add3~10_combout ),
	.cin(gnd),
	.combout(\CPU|Z1[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z1[5]~7 .lut_mask = 16'hFA50;
defparam \CPU|Z1[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N30
cycloneive_lcell_comb \CPU|A[2]~19 (
// Equation(s):
// \CPU|A[2]~19_combout  = (\CPU|state.010~q  & ((\Mux4~3_combout ) # (!\Mux2~3_combout )))

	.dataa(\CPU|state.010~q ),
	.datab(gnd),
	.datac(\Mux2~3_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|A[2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A[2]~19 .lut_mask = 16'hAA0A;
defparam \CPU|A[2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N30
cycloneive_lcell_comb \CPU|Add0~9 (
// Equation(s):
// \CPU|Add0~9_combout  = \CPU|Z [4] $ (\CPU|IR [4])

	.dataa(\CPU|Z [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR [4]),
	.cin(gnd),
	.combout(\CPU|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~9 .lut_mask = 16'h55AA;
defparam \CPU|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N20
cycloneive_lcell_comb \CPU|ALU~0 (
// Equation(s):
// \CPU|ALU~0_combout  = \CPU|A [4] $ (\CPU|Z [4])

	.dataa(gnd),
	.datab(\CPU|A [4]),
	.datac(\CPU|Z [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|ALU~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|ALU~0 .lut_mask = 16'h3C3C;
defparam \CPU|ALU~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_lcell_comb \CPU|Add0~10 (
// Equation(s):
// \CPU|Add0~10_combout  = \CPU|IR [4] $ (\CPU|Z [3])

	.dataa(\CPU|IR [4]),
	.datab(gnd),
	.datac(\CPU|Z [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~10 .lut_mask = 16'h5A5A;
defparam \CPU|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \CPU|Add0~11 (
// Equation(s):
// \CPU|Add0~11_combout  = \CPU|IR [4] $ (\CPU|Z [2])

	.dataa(\CPU|IR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Z [2]),
	.cin(gnd),
	.combout(\CPU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~11 .lut_mask = 16'h55AA;
defparam \CPU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_lcell_comb \CPU|Add3~2 (
// Equation(s):
// \CPU|Add3~2_combout  = (\CPU|IR [0] & ((\CPU|Z [1] & (\CPU|Add3~1  & VCC)) # (!\CPU|Z [1] & (!\CPU|Add3~1 )))) # (!\CPU|IR [0] & ((\CPU|Z [1] & (!\CPU|Add3~1 )) # (!\CPU|Z [1] & ((\CPU|Add3~1 ) # (GND)))))
// \CPU|Add3~3  = CARRY((\CPU|IR [0] & (!\CPU|Z [1] & !\CPU|Add3~1 )) # (!\CPU|IR [0] & ((!\CPU|Add3~1 ) # (!\CPU|Z [1]))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|Z [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~1 ),
	.combout(\CPU|Add3~2_combout ),
	.cout(\CPU|Add3~3 ));
// synopsys translate_off
defparam \CPU|Add3~2 .lut_mask = 16'h9617;
defparam \CPU|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \CPU|Z1[1]~3 (
// Equation(s):
// \CPU|Z1[1]~3_combout  = (\CPU|incdec~q  & ((\CPU|Add3~2_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [1]))

	.dataa(\CPU|Z [1]),
	.datab(\CPU|incdec~q ),
	.datac(gnd),
	.datad(\CPU|Add3~2_combout ),
	.cin(gnd),
	.combout(\CPU|Z1[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z1[1]~3 .lut_mask = 16'hEE22;
defparam \CPU|Z1[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N30
cycloneive_lcell_comb \CPU|H[1]~feeder (
// Equation(s):
// \CPU|H[1]~feeder_combout  = \CPU|H[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|H[1]~2_combout ),
	.cin(gnd),
	.combout(\CPU|H[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|H[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \CPU|W~1 (
// Equation(s):
// \CPU|W~1_combout  = (\CPU|state.011~q  & ((\CPU|M1~q ) # (!\CPU|M1n~combout )))

	.dataa(\CPU|M1~q ),
	.datab(\CPU|state.011~q ),
	.datac(gnd),
	.datad(\CPU|M1n~combout ),
	.cin(gnd),
	.combout(\CPU|W~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~1 .lut_mask = 16'h88CC;
defparam \CPU|W~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \CPU|W[6]~6 (
// Equation(s):
// \CPU|W[6]~6_combout  = (\CPU|IR [5] & (!\CPU|IR [4] & \CPU|xchg~q )) # (!\CPU|IR [5] & (\CPU|IR [4]))

	.dataa(\CPU|IR [5]),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(\CPU|xchg~q ),
	.cin(gnd),
	.combout(\CPU|W[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W[6]~6 .lut_mask = 16'h5A50;
defparam \CPU|W[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N24
cycloneive_lcell_comb \CPU|Z1[0]~0 (
// Equation(s):
// \CPU|Z1[0]~0_combout  = (\CPU|incdec~q  & ((\CPU|Add3~0_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [0]))

	.dataa(gnd),
	.datab(\CPU|Z [0]),
	.datac(\CPU|incdec~q ),
	.datad(\CPU|Add3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Z1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z1[0]~0 .lut_mask = 16'hFC0C;
defparam \CPU|Z1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \CPU|Add4~16 (
// Equation(s):
// \CPU|Add4~16_combout  = ((\CPU|W [0] $ (\CPU|IR [3] $ (!\CPU|Add4~15 )))) # (GND)
// \CPU|Add4~17  = CARRY((\CPU|W [0] & ((\CPU|IR [3]) # (!\CPU|Add4~15 ))) # (!\CPU|W [0] & (\CPU|IR [3] & !\CPU|Add4~15 )))

	.dataa(\CPU|W [0]),
	.datab(\CPU|IR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~15 ),
	.combout(\CPU|Add4~16_combout ),
	.cout(\CPU|Add4~17 ));
// synopsys translate_off
defparam \CPU|Add4~16 .lut_mask = 16'h698E;
defparam \CPU|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N10
cycloneive_lcell_comb \CPU|WZ1[8]~2 (
// Equation(s):
// \CPU|WZ1[8]~2_combout  = (\CPU|incdec~q  & ((\CPU|Add4~16_combout ))) # (!\CPU|incdec~q  & (\CPU|W [0]))

	.dataa(gnd),
	.datab(\CPU|W [0]),
	.datac(\CPU|Add4~16_combout ),
	.datad(\CPU|incdec~q ),
	.cin(gnd),
	.combout(\CPU|WZ1[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[8]~2 .lut_mask = 16'hF0CC;
defparam \CPU|WZ1[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N18
cycloneive_lcell_comb \CPU|H[0]~1 (
// Equation(s):
// \CPU|H[0]~1_combout  = (\CPU|save_r~q  & (\CPU|Z1[0]~0_combout )) # (!\CPU|save_r~q  & ((\CPU|WZ1[8]~2_combout )))

	.dataa(\CPU|Z1[0]~0_combout ),
	.datab(\CPU|save_r~q ),
	.datac(gnd),
	.datad(\CPU|WZ1[8]~2_combout ),
	.cin(gnd),
	.combout(\CPU|H[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[0]~1 .lut_mask = 16'hBB88;
defparam \CPU|H[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N28
cycloneive_lcell_comb \CPU|H[0]~feeder (
// Equation(s):
// \CPU|H[0]~feeder_combout  = \CPU|H[0]~1_combout 

	.dataa(\CPU|H[0]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|H[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[0]~feeder .lut_mask = 16'hAAAA;
defparam \CPU|H[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N30
cycloneive_lcell_comb \CPU|L~18 (
// Equation(s):
// \CPU|L~18_combout  = (\CPU|save_r~q  & ((\CPU|Add3~14_combout ))) # (!\CPU|save_r~q  & (\CPU|Add4~14_combout ))

	.dataa(\CPU|Add4~14_combout ),
	.datab(\CPU|Add3~14_combout ),
	.datac(gnd),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|L~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L~18 .lut_mask = 16'hCCAA;
defparam \CPU|L~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N22
cycloneive_lcell_comb \CPU|L[7]~7 (
// Equation(s):
// \CPU|L[7]~7_combout  = (\CPU|incdec~q  & ((\CPU|L~18_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [7]))

	.dataa(\CPU|incdec~q ),
	.datab(gnd),
	.datac(\CPU|Z [7]),
	.datad(\CPU|L~18_combout ),
	.cin(gnd),
	.combout(\CPU|L[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[7]~7 .lut_mask = 16'hFA50;
defparam \CPU|L[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N2
cycloneive_lcell_comb \CPU|L[7]~feeder (
// Equation(s):
// \CPU|L[7]~feeder_combout  = \CPU|L[7]~7_combout 

	.dataa(gnd),
	.datab(\CPU|L[7]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|L[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[7]~feeder .lut_mask = 16'hCCCC;
defparam \CPU|L[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N10
cycloneive_lcell_comb \CPU|L[5]~feeder (
// Equation(s):
// \CPU|L[5]~feeder_combout  = \CPU|L[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|L[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|L[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[5]~feeder .lut_mask = 16'hFF00;
defparam \CPU|L[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_lcell_comb \CPU|Add3~6 (
// Equation(s):
// \CPU|Add3~6_combout  = (\CPU|IR [0] & ((\CPU|Z [3] & (\CPU|Add3~5  & VCC)) # (!\CPU|Z [3] & (!\CPU|Add3~5 )))) # (!\CPU|IR [0] & ((\CPU|Z [3] & (!\CPU|Add3~5 )) # (!\CPU|Z [3] & ((\CPU|Add3~5 ) # (GND)))))
// \CPU|Add3~7  = CARRY((\CPU|IR [0] & (!\CPU|Z [3] & !\CPU|Add3~5 )) # (!\CPU|IR [0] & ((!\CPU|Add3~5 ) # (!\CPU|Z [3]))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|Z [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~5 ),
	.combout(\CPU|Add3~6_combout ),
	.cout(\CPU|Add3~7 ));
// synopsys translate_off
defparam \CPU|Add3~6 .lut_mask = 16'h9617;
defparam \CPU|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_lcell_comb \CPU|Add3~8 (
// Equation(s):
// \CPU|Add3~8_combout  = ((\CPU|IR [0] $ (\CPU|Z [4] $ (!\CPU|Add3~7 )))) # (GND)
// \CPU|Add3~9  = CARRY((\CPU|IR [0] & ((\CPU|Z [4]) # (!\CPU|Add3~7 ))) # (!\CPU|IR [0] & (\CPU|Z [4] & !\CPU|Add3~7 )))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|Z [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~7 ),
	.combout(\CPU|Add3~8_combout ),
	.cout(\CPU|Add3~9 ));
// synopsys translate_off
defparam \CPU|Add3~8 .lut_mask = 16'h698E;
defparam \CPU|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \CPU|L~15 (
// Equation(s):
// \CPU|L~15_combout  = (\CPU|save_r~q  & (\CPU|Add3~8_combout )) # (!\CPU|save_r~q  & ((\CPU|Add4~8_combout )))

	.dataa(\CPU|Add3~8_combout ),
	.datab(\CPU|save_r~q ),
	.datac(gnd),
	.datad(\CPU|Add4~8_combout ),
	.cin(gnd),
	.combout(\CPU|L~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L~15 .lut_mask = 16'hBB88;
defparam \CPU|L~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \CPU|L[4]~4 (
// Equation(s):
// \CPU|L[4]~4_combout  = (\CPU|incdec~q  & ((\CPU|L~15_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [4]))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|Z [4]),
	.datad(\CPU|L~15_combout ),
	.cin(gnd),
	.combout(\CPU|L[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[4]~4 .lut_mask = 16'hFC30;
defparam \CPU|L[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N4
cycloneive_lcell_comb \CPU|L[4]~feeder (
// Equation(s):
// \CPU|L[4]~feeder_combout  = \CPU|L[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|L[4]~4_combout ),
	.cin(gnd),
	.combout(\CPU|L[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|L[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N6
cycloneive_lcell_comb \CPU|L[3]~feeder (
// Equation(s):
// \CPU|L[3]~feeder_combout  = \CPU|L[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|L[3]~3_combout ),
	.cin(gnd),
	.combout(\CPU|L[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[3]~feeder .lut_mask = 16'hFF00;
defparam \CPU|L[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_lcell_comb \CPU|Add3~4 (
// Equation(s):
// \CPU|Add3~4_combout  = ((\CPU|IR [0] $ (\CPU|Z [2] $ (!\CPU|Add3~3 )))) # (GND)
// \CPU|Add3~5  = CARRY((\CPU|IR [0] & ((\CPU|Z [2]) # (!\CPU|Add3~3 ))) # (!\CPU|IR [0] & (\CPU|Z [2] & !\CPU|Add3~3 )))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|Z [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~3 ),
	.combout(\CPU|Add3~4_combout ),
	.cout(\CPU|Add3~5 ));
// synopsys translate_off
defparam \CPU|Add3~4 .lut_mask = 16'h698E;
defparam \CPU|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N20
cycloneive_lcell_comb \CPU|L~13 (
// Equation(s):
// \CPU|L~13_combout  = (\CPU|save_r~q  & (\CPU|Add3~4_combout )) # (!\CPU|save_r~q  & ((\CPU|Add4~4_combout )))

	.dataa(\CPU|Add3~4_combout ),
	.datab(\CPU|Add4~4_combout ),
	.datac(gnd),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|L~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L~13 .lut_mask = 16'hAACC;
defparam \CPU|L~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N24
cycloneive_lcell_comb \CPU|L[2]~2 (
// Equation(s):
// \CPU|L[2]~2_combout  = (\CPU|incdec~q  & ((\CPU|L~13_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [2]))

	.dataa(\CPU|incdec~q ),
	.datab(gnd),
	.datac(\CPU|Z [2]),
	.datad(\CPU|L~13_combout ),
	.cin(gnd),
	.combout(\CPU|L[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[2]~2 .lut_mask = 16'hFA50;
defparam \CPU|L[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N8
cycloneive_lcell_comb \CPU|L[2]~feeder (
// Equation(s):
// \CPU|L[2]~feeder_combout  = \CPU|L[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|L[2]~2_combout ),
	.cin(gnd),
	.combout(\CPU|L[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|L[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \CPU|L~12 (
// Equation(s):
// \CPU|L~12_combout  = (\CPU|save_r~q  & (\CPU|Add3~2_combout )) # (!\CPU|save_r~q  & ((\CPU|Add4~2_combout )))

	.dataa(\CPU|Add3~2_combout ),
	.datab(gnd),
	.datac(\CPU|save_r~q ),
	.datad(\CPU|Add4~2_combout ),
	.cin(gnd),
	.combout(\CPU|L~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L~12 .lut_mask = 16'hAFA0;
defparam \CPU|L~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \CPU|L[1]~1 (
// Equation(s):
// \CPU|L[1]~1_combout  = (\CPU|incdec~q  & ((\CPU|L~12_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [1]))

	.dataa(\CPU|Z [1]),
	.datab(\CPU|incdec~q ),
	.datac(gnd),
	.datad(\CPU|L~12_combout ),
	.cin(gnd),
	.combout(\CPU|L[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[1]~1 .lut_mask = 16'hEE22;
defparam \CPU|L[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N14
cycloneive_lcell_comb \CPU|L[1]~feeder (
// Equation(s):
// \CPU|L[1]~feeder_combout  = \CPU|L[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|L[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|L[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[1]~feeder .lut_mask = 16'hFF00;
defparam \CPU|L[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N18
cycloneive_lcell_comb \CPU|Add9~2 (
// Equation(s):
// \CPU|Add9~2_combout  = (\CPU|Z [1] & ((\CPU|L [1] & (\CPU|Add9~1  & VCC)) # (!\CPU|L [1] & (!\CPU|Add9~1 )))) # (!\CPU|Z [1] & ((\CPU|L [1] & (!\CPU|Add9~1 )) # (!\CPU|L [1] & ((\CPU|Add9~1 ) # (GND)))))
// \CPU|Add9~3  = CARRY((\CPU|Z [1] & (!\CPU|L [1] & !\CPU|Add9~1 )) # (!\CPU|Z [1] & ((!\CPU|Add9~1 ) # (!\CPU|L [1]))))

	.dataa(\CPU|Z [1]),
	.datab(\CPU|L [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~1 ),
	.combout(\CPU|Add9~2_combout ),
	.cout(\CPU|Add9~3 ));
// synopsys translate_off
defparam \CPU|Add9~2 .lut_mask = 16'h9617;
defparam \CPU|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N15
dffeas \CPU|L[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|L[1]~feeder_combout ),
	.asdata(\CPU|Add9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|L[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|L [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|L[1] .is_wysiwyg = "true";
defparam \CPU|L[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N20
cycloneive_lcell_comb \CPU|Add9~4 (
// Equation(s):
// \CPU|Add9~4_combout  = ((\CPU|L [2] $ (\CPU|Z [2] $ (!\CPU|Add9~3 )))) # (GND)
// \CPU|Add9~5  = CARRY((\CPU|L [2] & ((\CPU|Z [2]) # (!\CPU|Add9~3 ))) # (!\CPU|L [2] & (\CPU|Z [2] & !\CPU|Add9~3 )))

	.dataa(\CPU|L [2]),
	.datab(\CPU|Z [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~3 ),
	.combout(\CPU|Add9~4_combout ),
	.cout(\CPU|Add9~5 ));
// synopsys translate_off
defparam \CPU|Add9~4 .lut_mask = 16'h698E;
defparam \CPU|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N9
dffeas \CPU|L[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|L[2]~feeder_combout ),
	.asdata(\CPU|Add9~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|L[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|L [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|L[2] .is_wysiwyg = "true";
defparam \CPU|L[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N22
cycloneive_lcell_comb \CPU|Add9~6 (
// Equation(s):
// \CPU|Add9~6_combout  = (\CPU|L [3] & ((\CPU|Z [3] & (\CPU|Add9~5  & VCC)) # (!\CPU|Z [3] & (!\CPU|Add9~5 )))) # (!\CPU|L [3] & ((\CPU|Z [3] & (!\CPU|Add9~5 )) # (!\CPU|Z [3] & ((\CPU|Add9~5 ) # (GND)))))
// \CPU|Add9~7  = CARRY((\CPU|L [3] & (!\CPU|Z [3] & !\CPU|Add9~5 )) # (!\CPU|L [3] & ((!\CPU|Add9~5 ) # (!\CPU|Z [3]))))

	.dataa(\CPU|L [3]),
	.datab(\CPU|Z [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~5 ),
	.combout(\CPU|Add9~6_combout ),
	.cout(\CPU|Add9~7 ));
// synopsys translate_off
defparam \CPU|Add9~6 .lut_mask = 16'h9617;
defparam \CPU|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N7
dffeas \CPU|L[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|L[3]~feeder_combout ),
	.asdata(\CPU|Add9~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|L[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|L [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|L[3] .is_wysiwyg = "true";
defparam \CPU|L[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N24
cycloneive_lcell_comb \CPU|Add9~8 (
// Equation(s):
// \CPU|Add9~8_combout  = ((\CPU|Z [4] $ (\CPU|L [4] $ (!\CPU|Add9~7 )))) # (GND)
// \CPU|Add9~9  = CARRY((\CPU|Z [4] & ((\CPU|L [4]) # (!\CPU|Add9~7 ))) # (!\CPU|Z [4] & (\CPU|L [4] & !\CPU|Add9~7 )))

	.dataa(\CPU|Z [4]),
	.datab(\CPU|L [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~7 ),
	.combout(\CPU|Add9~8_combout ),
	.cout(\CPU|Add9~9 ));
// synopsys translate_off
defparam \CPU|Add9~8 .lut_mask = 16'h698E;
defparam \CPU|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N5
dffeas \CPU|L[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|L[4]~feeder_combout ),
	.asdata(\CPU|Add9~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|L[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|L [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|L[4] .is_wysiwyg = "true";
defparam \CPU|L[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N26
cycloneive_lcell_comb \CPU|Add9~10 (
// Equation(s):
// \CPU|Add9~10_combout  = (\CPU|L [5] & ((\CPU|Z [5] & (\CPU|Add9~9  & VCC)) # (!\CPU|Z [5] & (!\CPU|Add9~9 )))) # (!\CPU|L [5] & ((\CPU|Z [5] & (!\CPU|Add9~9 )) # (!\CPU|Z [5] & ((\CPU|Add9~9 ) # (GND)))))
// \CPU|Add9~11  = CARRY((\CPU|L [5] & (!\CPU|Z [5] & !\CPU|Add9~9 )) # (!\CPU|L [5] & ((!\CPU|Add9~9 ) # (!\CPU|Z [5]))))

	.dataa(\CPU|L [5]),
	.datab(\CPU|Z [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~9 ),
	.combout(\CPU|Add9~10_combout ),
	.cout(\CPU|Add9~11 ));
// synopsys translate_off
defparam \CPU|Add9~10 .lut_mask = 16'h9617;
defparam \CPU|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N11
dffeas \CPU|L[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|L[5]~feeder_combout ),
	.asdata(\CPU|Add9~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|L[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|L [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|L[5] .is_wysiwyg = "true";
defparam \CPU|L[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N28
cycloneive_lcell_comb \CPU|Add9~12 (
// Equation(s):
// \CPU|Add9~12_combout  = ((\CPU|L [6] $ (\CPU|Z [6] $ (!\CPU|Add9~11 )))) # (GND)
// \CPU|Add9~13  = CARRY((\CPU|L [6] & ((\CPU|Z [6]) # (!\CPU|Add9~11 ))) # (!\CPU|L [6] & (\CPU|Z [6] & !\CPU|Add9~11 )))

	.dataa(\CPU|L [6]),
	.datab(\CPU|Z [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~11 ),
	.combout(\CPU|Add9~12_combout ),
	.cout(\CPU|Add9~13 ));
// synopsys translate_off
defparam \CPU|Add9~12 .lut_mask = 16'h698E;
defparam \CPU|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N30
cycloneive_lcell_comb \CPU|Add9~14 (
// Equation(s):
// \CPU|Add9~14_combout  = (\CPU|Z [7] & ((\CPU|L [7] & (\CPU|Add9~13  & VCC)) # (!\CPU|L [7] & (!\CPU|Add9~13 )))) # (!\CPU|Z [7] & ((\CPU|L [7] & (!\CPU|Add9~13 )) # (!\CPU|L [7] & ((\CPU|Add9~13 ) # (GND)))))
// \CPU|Add9~15  = CARRY((\CPU|Z [7] & (!\CPU|L [7] & !\CPU|Add9~13 )) # (!\CPU|Z [7] & ((!\CPU|Add9~13 ) # (!\CPU|L [7]))))

	.dataa(\CPU|Z [7]),
	.datab(\CPU|L [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~13 ),
	.combout(\CPU|Add9~14_combout ),
	.cout(\CPU|Add9~15 ));
// synopsys translate_off
defparam \CPU|Add9~14 .lut_mask = 16'h9617;
defparam \CPU|Add9~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y8_N3
dffeas \CPU|L[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|L[7]~feeder_combout ),
	.asdata(\CPU|Add9~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|L[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|L [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|L[7] .is_wysiwyg = "true";
defparam \CPU|L[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N0
cycloneive_lcell_comb \CPU|Add9~16 (
// Equation(s):
// \CPU|Add9~16_combout  = ((\CPU|W [0] $ (\CPU|H [0] $ (!\CPU|Add9~15 )))) # (GND)
// \CPU|Add9~17  = CARRY((\CPU|W [0] & ((\CPU|H [0]) # (!\CPU|Add9~15 ))) # (!\CPU|W [0] & (\CPU|H [0] & !\CPU|Add9~15 )))

	.dataa(\CPU|W [0]),
	.datab(\CPU|H [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~15 ),
	.combout(\CPU|Add9~16_combout ),
	.cout(\CPU|Add9~17 ));
// synopsys translate_off
defparam \CPU|Add9~16 .lut_mask = 16'h698E;
defparam \CPU|Add9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N22
cycloneive_lcell_comb \CPU|M5~0 (
// Equation(s):
// \CPU|M5~0_combout  = (!\CPU|IR [3] & \CPU|save_r~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [3]),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|M5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M5~0 .lut_mask = 16'h0F00;
defparam \CPU|M5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N8
cycloneive_lcell_comb \CPU|H[7]~21 (
// Equation(s):
// \CPU|H[7]~21_combout  = (!\CPU|IR [4] & (\CPU|IR [5] & ((\CPU|E~0_combout ) # (\CPU|M5~0_combout ))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|E~0_combout ),
	.datac(\CPU|M5~0_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|H[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[7]~21 .lut_mask = 16'h5400;
defparam \CPU|H[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \CPU|H[7]~20 (
// Equation(s):
// \CPU|H[7]~20_combout  = (\CPU|W[7]~0_combout  & ((\CPU|FC~5_combout ) # ((\CPU|H[7]~19_combout  & \CPU|H[7]~21_combout ))))

	.dataa(\CPU|FC~5_combout ),
	.datab(\CPU|H[7]~19_combout ),
	.datac(\CPU|H[7]~21_combout ),
	.datad(\CPU|W[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|H[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[7]~20 .lut_mask = 16'hEA00;
defparam \CPU|H[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y7_N29
dffeas \CPU|H[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|H[0]~feeder_combout ),
	.asdata(\CPU|Add9~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|H[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|H [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|H[0] .is_wysiwyg = "true";
defparam \CPU|H[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N12
cycloneive_lcell_comb \CPU|Selector55~0 (
// Equation(s):
// \CPU|Selector55~0_combout  = (\CPU|state.011~q  & (\CPU|H [0])) # (!\CPU|state.011~q  & ((\CPU|H[0]~1_combout )))

	.dataa(\CPU|H [0]),
	.datab(\CPU|state.011~q ),
	.datac(\CPU|H[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector55~0 .lut_mask = 16'hB8B8;
defparam \CPU|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_lcell_comb \CPU|D[0]~0 (
// Equation(s):
// \CPU|D[0]~0_combout  = (\CPU|B[7]~8_combout  & (\CPU|W[6]~43_combout  & ((\CPU|E~0_combout ) # (\CPU|M5~0_combout ))))

	.dataa(\CPU|E~0_combout ),
	.datab(\CPU|B[7]~8_combout ),
	.datac(\CPU|M5~0_combout ),
	.datad(\CPU|W[6]~43_combout ),
	.cin(gnd),
	.combout(\CPU|D[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|D[0]~0 .lut_mask = 16'hC800;
defparam \CPU|D[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N24
cycloneive_lcell_comb \CPU|D[0]~1 (
// Equation(s):
// \CPU|D[0]~1_combout  = (\CPU|state~15_combout  & (\reset_n~q  & ((\CPU|D[0]~0_combout ) # (\CPU|E[0]~1_combout ))))

	.dataa(\CPU|D[0]~0_combout ),
	.datab(\CPU|state~15_combout ),
	.datac(\reset_n~q ),
	.datad(\CPU|E[0]~1_combout ),
	.cin(gnd),
	.combout(\CPU|D[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|D[0]~1 .lut_mask = 16'hC080;
defparam \CPU|D[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N13
dffeas \CPU|D[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|D[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|D [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|D[0] .is_wysiwyg = "true";
defparam \CPU|D[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \CPU|W[6]~2 (
// Equation(s):
// \CPU|W[6]~2_combout  = (\CPU|IR [5] & ((\CPU|IR [4] & (!\CPU|sphl~q )) # (!\CPU|IR [4] & ((\CPU|xchg~q )))))

	.dataa(\CPU|sphl~q ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|xchg~q ),
	.cin(gnd),
	.combout(\CPU|W[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W[6]~2 .lut_mask = 16'h4C40;
defparam \CPU|W[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N16
cycloneive_lcell_comb \CPU|SP[8]~32 (
// Equation(s):
// \CPU|SP[8]~32_combout  = ((\CPU|SP [8] $ (\CPU|Add6~2_combout  $ (!\CPU|SP[7]~31 )))) # (GND)
// \CPU|SP[8]~33  = CARRY((\CPU|SP [8] & ((\CPU|Add6~2_combout ) # (!\CPU|SP[7]~31 ))) # (!\CPU|SP [8] & (\CPU|Add6~2_combout  & !\CPU|SP[7]~31 )))

	.dataa(\CPU|SP [8]),
	.datab(\CPU|Add6~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[7]~31 ),
	.combout(\CPU|SP[8]~32_combout ),
	.cout(\CPU|SP[8]~33 ));
// synopsys translate_off
defparam \CPU|SP[8]~32 .lut_mask = 16'h698E;
defparam \CPU|SP[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N17
dffeas \CPU|SP[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[8]~32_combout ),
	.asdata(\CPU|WZ1[8]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[8] .is_wysiwyg = "true";
defparam \CPU|SP[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \CPU|A~3 (
// Equation(s):
// \CPU|A~3_combout  = (\CPU|save_a~q  & ((\CPU|incdec~q  & ((\CPU|Add3~0_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [0]))))

	.dataa(\CPU|incdec~q ),
	.datab(\CPU|save_a~q ),
	.datac(\CPU|Z [0]),
	.datad(\CPU|Add3~0_combout ),
	.cin(gnd),
	.combout(\CPU|A~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~3 .lut_mask = 16'hC840;
defparam \CPU|A~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N12
cycloneive_lcell_comb \CPU|Decoder0~0 (
// Equation(s):
// \CPU|Decoder0~0_combout  = (\CPU|IR [4] & \CPU|IR [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder0~0 .lut_mask = 16'hF000;
defparam \CPU|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \CPU|A~5 (
// Equation(s):
// \CPU|A~5_combout  = (\CPU|A~4_combout ) # ((\CPU|IR [5] & (\CPU|Decoder0~0_combout  & \CPU|save_r~q )))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|Decoder0~0_combout ),
	.datac(\CPU|A~4_combout ),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|A~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~5 .lut_mask = 16'hF8F0;
defparam \CPU|A~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \CPU|A~6 (
// Equation(s):
// \CPU|A~6_combout  = (!\CPU|save_a~q  & ((\CPU|A~5_combout  & (\CPU|H[0]~1_combout )) # (!\CPU|A~5_combout  & ((\CPU|A [0])))))

	.dataa(\CPU|H[0]~1_combout ),
	.datab(\CPU|save_a~q ),
	.datac(\CPU|A [0]),
	.datad(\CPU|A~5_combout ),
	.cin(gnd),
	.combout(\CPU|A~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~6 .lut_mask = 16'h2230;
defparam \CPU|A~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \CPU|Add0~0 (
// Equation(s):
// \CPU|Add0~0_combout  = \CPU|Z [0] $ (\CPU|IR [4])

	.dataa(\CPU|Z [0]),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~0 .lut_mask = 16'h5A5A;
defparam \CPU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
cycloneive_lcell_comb \CPU|Add0~1 (
// Equation(s):
// \CPU|Add0~1_combout  = \CPU|IR [4] $ (((\CPU|FC~q  & \CPU|IR [3])))

	.dataa(gnd),
	.datab(\CPU|FC~q ),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~1 .lut_mask = 16'h3CF0;
defparam \CPU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
cycloneive_lcell_comb \CPU|Add0~3 (
// Equation(s):
// \CPU|Add0~3_cout  = CARRY((\CPU|IR [5]) # (\CPU|Add0~1_combout ))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\CPU|Add0~3_cout ));
// synopsys translate_off
defparam \CPU|Add0~3 .lut_mask = 16'h00EE;
defparam \CPU|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
cycloneive_lcell_comb \CPU|Add0~4 (
// Equation(s):
// \CPU|Add0~4_combout  = (\CPU|A [0] & ((\CPU|Add0~0_combout  & (\CPU|Add0~3_cout  & VCC)) # (!\CPU|Add0~0_combout  & (!\CPU|Add0~3_cout )))) # (!\CPU|A [0] & ((\CPU|Add0~0_combout  & (!\CPU|Add0~3_cout )) # (!\CPU|Add0~0_combout  & ((\CPU|Add0~3_cout ) # 
// (GND)))))
// \CPU|Add0~5  = CARRY((\CPU|A [0] & (!\CPU|Add0~0_combout  & !\CPU|Add0~3_cout )) # (!\CPU|A [0] & ((!\CPU|Add0~3_cout ) # (!\CPU|Add0~0_combout ))))

	.dataa(\CPU|A [0]),
	.datab(\CPU|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~3_cout ),
	.combout(\CPU|Add0~4_combout ),
	.cout(\CPU|Add0~5 ));
// synopsys translate_off
defparam \CPU|Add0~4 .lut_mask = 16'h9617;
defparam \CPU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \CPU|Mux8~0 (
// Equation(s):
// \CPU|Mux8~0_combout  = (\CPU|Mux2~0_combout  & ((\CPU|Decoder1~0_combout  & ((\CPU|A [0]))) # (!\CPU|Decoder1~0_combout  & (\CPU|Add0~4_combout )))) # (!\CPU|Mux2~0_combout  & (((\CPU|A [0]))))

	.dataa(\CPU|Add0~4_combout ),
	.datab(\CPU|Mux2~0_combout ),
	.datac(\CPU|Decoder1~0_combout ),
	.datad(\CPU|A [0]),
	.cin(gnd),
	.combout(\CPU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux8~0 .lut_mask = 16'hFB08;
defparam \CPU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \CPU|Mux8~1 (
// Equation(s):
// \CPU|Mux8~1_combout  = (\CPU|Mux8~0_combout  & ((\CPU|Mux2~0_combout  $ (\CPU|Z [0])) # (!\CPU|Decoder1~0_combout ))) # (!\CPU|Mux8~0_combout  & (\CPU|Z [0] & (\CPU|Mux2~0_combout  $ (!\CPU|Decoder1~0_combout ))))

	.dataa(\CPU|Mux2~0_combout ),
	.datab(\CPU|Z [0]),
	.datac(\CPU|Decoder1~0_combout ),
	.datad(\CPU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux8~1 .lut_mask = 16'h6F84;
defparam \CPU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \CPU|A~2 (
// Equation(s):
// \CPU|A~2_combout  = (\CPU|IR [5] & ((\CPU|Decoder0~0_combout  & (\CPU|A [0])) # (!\CPU|Decoder0~0_combout  & ((\CPU|Mux8~1_combout ))))) # (!\CPU|IR [5] & (((\CPU|Mux8~1_combout ))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|Decoder0~0_combout ),
	.datac(\CPU|A [0]),
	.datad(\CPU|Mux8~1_combout ),
	.cin(gnd),
	.combout(\CPU|A~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~2 .lut_mask = 16'hF780;
defparam \CPU|A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \CPU|A~7 (
// Equation(s):
// \CPU|A~7_combout  = (\CPU|save_alu~q  & (((\CPU|A~2_combout )))) # (!\CPU|save_alu~q  & ((\CPU|A~3_combout ) # ((\CPU|A~6_combout ))))

	.dataa(\CPU|A~3_combout ),
	.datab(\CPU|A~6_combout ),
	.datac(\CPU|A~2_combout ),
	.datad(\CPU|save_alu~q ),
	.cin(gnd),
	.combout(\CPU|A~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~7 .lut_mask = 16'hF0EE;
defparam \CPU|A~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N6
cycloneive_lcell_comb \CPU|Selector39~0 (
// Equation(s):
// \CPU|Selector39~0_combout  = (\CPU|state.010~q  & (\Mux6~4_combout  & (\CPU|Decoder2~7_combout  & \CPU|Selector1~2_combout )))

	.dataa(\CPU|state.010~q ),
	.datab(\Mux6~4_combout ),
	.datac(\CPU|Decoder2~7_combout ),
	.datad(\CPU|Selector1~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~0 .lut_mask = 16'h8000;
defparam \CPU|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \CPU|Selector39~1 (
// Equation(s):
// \CPU|Selector39~1_combout  = (\Mux2~3_combout  & ((\Mux3~15_combout  & (\CPU|FC~q )) # (!\Mux3~15_combout  & ((\CPU|A [7]))))) # (!\Mux2~3_combout  & (((\Mux3~15_combout ))))

	.dataa(\CPU|FC~q ),
	.datab(\Mux2~3_combout ),
	.datac(\Mux3~15_combout ),
	.datad(\CPU|A [7]),
	.cin(gnd),
	.combout(\CPU|Selector39~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~1 .lut_mask = 16'hBCB0;
defparam \CPU|Selector39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \CPU|Selector39~2 (
// Equation(s):
// \CPU|Selector39~2_combout  = (\Mux2~3_combout  & ((\Mux4~3_combout  & (\CPU|A [1])) # (!\Mux4~3_combout  & ((\CPU|Selector39~1_combout ))))) # (!\Mux2~3_combout  & (((!\CPU|Selector39~1_combout  & \Mux4~3_combout ))))

	.dataa(\CPU|A [1]),
	.datab(\Mux2~3_combout ),
	.datac(\CPU|Selector39~1_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector39~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~2 .lut_mask = 16'h8BC0;
defparam \CPU|Selector39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \CPU|Selector39~3 (
// Equation(s):
// \CPU|Selector39~3_combout  = (\CPU|Selector39~0_combout  & (\CPU|Selector39~2_combout  $ (((!\Mux2~3_combout  & \CPU|A [0]))))) # (!\CPU|Selector39~0_combout  & (((\CPU|A [0]))))

	.dataa(\CPU|Selector39~0_combout ),
	.datab(\Mux2~3_combout ),
	.datac(\CPU|A [0]),
	.datad(\CPU|Selector39~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector39~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector39~3 .lut_mask = 16'hDA70;
defparam \CPU|Selector39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cycloneive_lcell_comb \CPU|A[0]~0 (
// Equation(s):
// \CPU|A[0]~0_combout  = (\CPU|state.000~q  & ((\CPU|Selector39~3_combout ))) # (!\CPU|state.000~q  & (\CPU|A~7_combout ))

	.dataa(\CPU|A~7_combout ),
	.datab(\CPU|state.000~q ),
	.datac(gnd),
	.datad(\CPU|Selector39~3_combout ),
	.cin(gnd),
	.combout(\CPU|A[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A[0]~0 .lut_mask = 16'hEE22;
defparam \CPU|A[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N26
cycloneive_lcell_comb \CPU|A~8 (
// Equation(s):
// \CPU|A~8_combout  = (((\CPU|M5~q ) # (!\CPU|odata~14_combout )) # (!\CPU|M6~q )) # (!\CPU|state.010~q )

	.dataa(\CPU|state.010~q ),
	.datab(\CPU|M6~q ),
	.datac(\CPU|M5~q ),
	.datad(\CPU|odata~14_combout ),
	.cin(gnd),
	.combout(\CPU|A~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~8 .lut_mask = 16'hF7FF;
defparam \CPU|A~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \CPU|A~9 (
// Equation(s):
// \CPU|A~9_combout  = (\CPU|A~8_combout  & ((\CPU|A [0]))) # (!\CPU|A~8_combout  & (\CPU|Z[0]~0_combout ))

	.dataa(\CPU|Z[0]~0_combout ),
	.datab(\CPU|A [0]),
	.datac(gnd),
	.datad(\CPU|A~8_combout ),
	.cin(gnd),
	.combout(\CPU|A~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~9 .lut_mask = 16'hCCAA;
defparam \CPU|A~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \CPU|A[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|A[0]~0_combout ),
	.asdata(\CPU|A~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|W[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|A[0] .is_wysiwyg = "true";
defparam \CPU|A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \CPU|W[6]~3 (
// Equation(s):
// \CPU|W[6]~3_combout  = (\CPU|W[6]~2_combout  & (\CPU|IR [7])) # (!\CPU|W[6]~2_combout  & ((\CPU|IR [5])))

	.dataa(gnd),
	.datab(\CPU|IR [7]),
	.datac(\CPU|W[6]~2_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|W[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W[6]~3 .lut_mask = 16'hCFC0;
defparam \CPU|W[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_lcell_comb \CPU|B[0]~10 (
// Equation(s):
// \CPU|B[0]~10_combout  = (\CPU|B[0]~9_combout  & ((\CPU|save_r~q  & ((!\CPU|IR [3]))) # (!\CPU|save_r~q  & (\CPU|save_rp~q ))))

	.dataa(\CPU|save_rp~q ),
	.datab(\CPU|save_r~q ),
	.datac(\CPU|IR [3]),
	.datad(\CPU|B[0]~9_combout ),
	.cin(gnd),
	.combout(\CPU|B[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|B[0]~10 .lut_mask = 16'h2E00;
defparam \CPU|B[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N27
dffeas \CPU|B[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|H[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|B[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|B[0] .is_wysiwyg = "true";
defparam \CPU|B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N26
cycloneive_lcell_comb \CPU|W~15 (
// Equation(s):
// \CPU|W~15_combout  = (\CPU|W[6]~3_combout  & ((\CPU|H [0]) # ((\CPU|W[6]~2_combout )))) # (!\CPU|W[6]~3_combout  & (((\CPU|B [0] & !\CPU|W[6]~2_combout ))))

	.dataa(\CPU|H [0]),
	.datab(\CPU|W[6]~3_combout ),
	.datac(\CPU|B [0]),
	.datad(\CPU|W[6]~2_combout ),
	.cin(gnd),
	.combout(\CPU|W~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~15 .lut_mask = 16'hCCB8;
defparam \CPU|W~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N20
cycloneive_lcell_comb \CPU|W~16 (
// Equation(s):
// \CPU|W~16_combout  = (\CPU|W[6]~2_combout  & ((\CPU|W~15_combout  & ((\CPU|A [0]))) # (!\CPU|W~15_combout  & (\CPU|SP [8])))) # (!\CPU|W[6]~2_combout  & (((\CPU|W~15_combout ))))

	.dataa(\CPU|W[6]~2_combout ),
	.datab(\CPU|SP [8]),
	.datac(\CPU|A [0]),
	.datad(\CPU|W~15_combout ),
	.cin(gnd),
	.combout(\CPU|W~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~16 .lut_mask = 16'hF588;
defparam \CPU|W~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N28
cycloneive_lcell_comb \CPU|W~17 (
// Equation(s):
// \CPU|W~17_combout  = (\CPU|W[6]~6_combout  & (\CPU|D [0])) # (!\CPU|W[6]~6_combout  & ((\CPU|W~16_combout )))

	.dataa(gnd),
	.datab(\CPU|W[6]~6_combout ),
	.datac(\CPU|D [0]),
	.datad(\CPU|W~16_combout ),
	.cin(gnd),
	.combout(\CPU|W~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~17 .lut_mask = 16'hF3C0;
defparam \CPU|W~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \CPU|W~18 (
// Equation(s):
// \CPU|W~18_combout  = (\CPU|W~1_combout  & ((\CPU|W~17_combout ) # ((!\CPU|always3~5_combout  & \CPU|Z[0]~0_combout )))) # (!\CPU|W~1_combout  & (!\CPU|always3~5_combout  & ((\CPU|Z[0]~0_combout ))))

	.dataa(\CPU|W~1_combout ),
	.datab(\CPU|always3~5_combout ),
	.datac(\CPU|W~17_combout ),
	.datad(\CPU|Z[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|W~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~18 .lut_mask = 16'hB3A0;
defparam \CPU|W~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N10
cycloneive_lcell_comb \CPU|W[7]~9 (
// Equation(s):
// \CPU|W[7]~9_combout  = (\CPU|M9~q ) # ((\CPU|always3~1_combout  & (\CPU|M13~q  & !\CPU|M12~q )))

	.dataa(\CPU|always3~1_combout ),
	.datab(\CPU|M13~q ),
	.datac(\CPU|M12~q ),
	.datad(\CPU|M9~q ),
	.cin(gnd),
	.combout(\CPU|W[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W[7]~9 .lut_mask = 16'hFF08;
defparam \CPU|W[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N24
cycloneive_lcell_comb \CPU|W[7]~10 (
// Equation(s):
// \CPU|W[7]~10_combout  = (!\CPU|M5~q  & (!\CPU|M8~q  & (!\CPU|M6~q  & !\CPU|M7~q )))

	.dataa(\CPU|M5~q ),
	.datab(\CPU|M8~q ),
	.datac(\CPU|M6~q ),
	.datad(\CPU|M7~q ),
	.cin(gnd),
	.combout(\CPU|W[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W[7]~10 .lut_mask = 16'h0001;
defparam \CPU|W[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N26
cycloneive_lcell_comb \CPU|W[7]~11 (
// Equation(s):
// \CPU|W[7]~11_combout  = (\CPU|M3~q ) # ((\CPU|W[7]~9_combout  & (!\CPU|M4~q  & \CPU|W[7]~10_combout )))

	.dataa(\CPU|W[7]~9_combout ),
	.datab(\CPU|M3~q ),
	.datac(\CPU|M4~q ),
	.datad(\CPU|W[7]~10_combout ),
	.cin(gnd),
	.combout(\CPU|W[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W[7]~11 .lut_mask = 16'hCECC;
defparam \CPU|W[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N12
cycloneive_lcell_comb \CPU|W[7]~12 (
// Equation(s):
// \CPU|W[7]~12_combout  = (!\CPU|M2~q  & (\CPU|state.010~q  & (\CPU|W[7]~11_combout  & !\CPU|M1~q )))

	.dataa(\CPU|M2~q ),
	.datab(\CPU|state.010~q ),
	.datac(\CPU|W[7]~11_combout ),
	.datad(\CPU|M1~q ),
	.cin(gnd),
	.combout(\CPU|W[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W[7]~12 .lut_mask = 16'h0040;
defparam \CPU|W[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \CPU|WideOr12~2 (
// Equation(s):
// \CPU|WideOr12~2_combout  = (\Mux6~4_combout  & (\Mux5~7_combout  & (\CPU|Z[0]~0_combout  & \CPU|Selector4~2_combout )))

	.dataa(\Mux6~4_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(\CPU|Selector4~2_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr12~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr12~2 .lut_mask = 16'h8000;
defparam \CPU|WideOr12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \CPU|W[7]~13 (
// Equation(s):
// \CPU|W[7]~13_combout  = (\CPU|state.010~q  & ((\CPU|WideOr12~2_combout ) # ((\CPU|read_rp~q  & \CPU|state.011~q )))) # (!\CPU|state.010~q  & (\CPU|read_rp~q  & (\CPU|state.011~q )))

	.dataa(\CPU|state.010~q ),
	.datab(\CPU|read_rp~q ),
	.datac(\CPU|state.011~q ),
	.datad(\CPU|WideOr12~2_combout ),
	.cin(gnd),
	.combout(\CPU|W[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W[7]~13 .lut_mask = 16'hEAC0;
defparam \CPU|W[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \CPU|W[7]~14 (
// Equation(s):
// \CPU|W[7]~14_combout  = (\CPU|W[7]~0_combout  & ((\CPU|W[7]~12_combout ) # ((\CPU|always3~5_combout  & \CPU|W[7]~13_combout ))))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|W[7]~12_combout ),
	.datac(\CPU|W[7]~0_combout ),
	.datad(\CPU|W[7]~13_combout ),
	.cin(gnd),
	.combout(\CPU|W[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W[7]~14 .lut_mask = 16'hE0C0;
defparam \CPU|W[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N21
dffeas \CPU|W[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|W~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|W[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|W [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|W[0] .is_wysiwyg = "true";
defparam \CPU|W[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N2
cycloneive_lcell_comb \CPU|Add9~18 (
// Equation(s):
// \CPU|Add9~18_combout  = (\CPU|H [1] & ((\CPU|W [1] & (\CPU|Add9~17  & VCC)) # (!\CPU|W [1] & (!\CPU|Add9~17 )))) # (!\CPU|H [1] & ((\CPU|W [1] & (!\CPU|Add9~17 )) # (!\CPU|W [1] & ((\CPU|Add9~17 ) # (GND)))))
// \CPU|Add9~19  = CARRY((\CPU|H [1] & (!\CPU|W [1] & !\CPU|Add9~17 )) # (!\CPU|H [1] & ((!\CPU|Add9~17 ) # (!\CPU|W [1]))))

	.dataa(\CPU|H [1]),
	.datab(\CPU|W [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~17 ),
	.combout(\CPU|Add9~18_combout ),
	.cout(\CPU|Add9~19 ));
// synopsys translate_off
defparam \CPU|Add9~18 .lut_mask = 16'h9617;
defparam \CPU|Add9~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \CPU|H[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|H[1]~feeder_combout ),
	.asdata(\CPU|Add9~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|H[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|H [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|H[1] .is_wysiwyg = "true";
defparam \CPU|H[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N18
cycloneive_lcell_comb \CPU|SP[9]~34 (
// Equation(s):
// \CPU|SP[9]~34_combout  = (\CPU|Add6~2_combout  & ((\CPU|SP [9] & (\CPU|SP[8]~33  & VCC)) # (!\CPU|SP [9] & (!\CPU|SP[8]~33 )))) # (!\CPU|Add6~2_combout  & ((\CPU|SP [9] & (!\CPU|SP[8]~33 )) # (!\CPU|SP [9] & ((\CPU|SP[8]~33 ) # (GND)))))
// \CPU|SP[9]~35  = CARRY((\CPU|Add6~2_combout  & (!\CPU|SP [9] & !\CPU|SP[8]~33 )) # (!\CPU|Add6~2_combout  & ((!\CPU|SP[8]~33 ) # (!\CPU|SP [9]))))

	.dataa(\CPU|Add6~2_combout ),
	.datab(\CPU|SP [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[8]~33 ),
	.combout(\CPU|SP[9]~34_combout ),
	.cout(\CPU|SP[9]~35 ));
// synopsys translate_off
defparam \CPU|SP[9]~34 .lut_mask = 16'h9617;
defparam \CPU|SP[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N19
dffeas \CPU|SP[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[9]~34_combout ),
	.asdata(\CPU|WZ1[9]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[9] .is_wysiwyg = "true";
defparam \CPU|SP[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \CPU|B[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|H[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|B[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|B[1] .is_wysiwyg = "true";
defparam \CPU|B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N0
cycloneive_lcell_comb \CPU|W~19 (
// Equation(s):
// \CPU|W~19_combout  = (\CPU|W[6]~2_combout  & ((\CPU|W[6]~3_combout ) # ((\CPU|SP [9])))) # (!\CPU|W[6]~2_combout  & (!\CPU|W[6]~3_combout  & ((\CPU|B [1]))))

	.dataa(\CPU|W[6]~2_combout ),
	.datab(\CPU|W[6]~3_combout ),
	.datac(\CPU|SP [9]),
	.datad(\CPU|B [1]),
	.cin(gnd),
	.combout(\CPU|W~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~19 .lut_mask = 16'hB9A8;
defparam \CPU|W~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N18
cycloneive_lcell_comb \CPU|W~20 (
// Equation(s):
// \CPU|W~20_combout  = (\CPU|W[6]~3_combout  & ((\CPU|W~19_combout  & ((\CPU|A [1]))) # (!\CPU|W~19_combout  & (\CPU|H [1])))) # (!\CPU|W[6]~3_combout  & (((\CPU|W~19_combout ))))

	.dataa(\CPU|H [1]),
	.datab(\CPU|W[6]~3_combout ),
	.datac(\CPU|A [1]),
	.datad(\CPU|W~19_combout ),
	.cin(gnd),
	.combout(\CPU|W~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~20 .lut_mask = 16'hF388;
defparam \CPU|W~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N26
cycloneive_lcell_comb \CPU|Selector54~0 (
// Equation(s):
// \CPU|Selector54~0_combout  = (\CPU|state.011~q  & (\CPU|H [1])) # (!\CPU|state.011~q  & ((\CPU|H[1]~2_combout )))

	.dataa(\CPU|H [1]),
	.datab(\CPU|state.011~q ),
	.datac(\CPU|H[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector54~0 .lut_mask = 16'hB8B8;
defparam \CPU|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N27
dffeas \CPU|D[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|D[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|D [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|D[1] .is_wysiwyg = "true";
defparam \CPU|D[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N8
cycloneive_lcell_comb \CPU|W~21 (
// Equation(s):
// \CPU|W~21_combout  = (\CPU|W[6]~6_combout  & ((\CPU|D [1]))) # (!\CPU|W[6]~6_combout  & (\CPU|W~20_combout ))

	.dataa(gnd),
	.datab(\CPU|W~20_combout ),
	.datac(\CPU|D [1]),
	.datad(\CPU|W[6]~6_combout ),
	.cin(gnd),
	.combout(\CPU|W~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~21 .lut_mask = 16'hF0CC;
defparam \CPU|W~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \CPU|W~22 (
// Equation(s):
// \CPU|W~22_combout  = (\CPU|always3~5_combout  & (\CPU|W~21_combout  & ((\CPU|W~1_combout )))) # (!\CPU|always3~5_combout  & ((\Mux6~4_combout ) # ((\CPU|W~21_combout  & \CPU|W~1_combout ))))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|W~21_combout ),
	.datac(\Mux6~4_combout ),
	.datad(\CPU|W~1_combout ),
	.cin(gnd),
	.combout(\CPU|W~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~22 .lut_mask = 16'hDC50;
defparam \CPU|W~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \CPU|W[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|W~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|W[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|W [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|W[1] .is_wysiwyg = "true";
defparam \CPU|W[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \CPU|Add4~18 (
// Equation(s):
// \CPU|Add4~18_combout  = (\CPU|W [1] & ((\CPU|IR [3] & (\CPU|Add4~17  & VCC)) # (!\CPU|IR [3] & (!\CPU|Add4~17 )))) # (!\CPU|W [1] & ((\CPU|IR [3] & (!\CPU|Add4~17 )) # (!\CPU|IR [3] & ((\CPU|Add4~17 ) # (GND)))))
// \CPU|Add4~19  = CARRY((\CPU|W [1] & (!\CPU|IR [3] & !\CPU|Add4~17 )) # (!\CPU|W [1] & ((!\CPU|Add4~17 ) # (!\CPU|IR [3]))))

	.dataa(\CPU|W [1]),
	.datab(\CPU|IR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~17 ),
	.combout(\CPU|Add4~18_combout ),
	.cout(\CPU|Add4~19 ));
// synopsys translate_off
defparam \CPU|Add4~18 .lut_mask = 16'h9617;
defparam \CPU|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \CPU|WZ1[9]~4 (
// Equation(s):
// \CPU|WZ1[9]~4_combout  = (\CPU|incdec~q  & ((\CPU|Add4~18_combout ))) # (!\CPU|incdec~q  & (\CPU|W [1]))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|W [1]),
	.datad(\CPU|Add4~18_combout ),
	.cin(gnd),
	.combout(\CPU|WZ1[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[9]~4 .lut_mask = 16'hFC30;
defparam \CPU|WZ1[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \CPU|H[1]~2 (
// Equation(s):
// \CPU|H[1]~2_combout  = (\CPU|save_r~q  & (\CPU|Z1[1]~3_combout )) # (!\CPU|save_r~q  & ((\CPU|WZ1[9]~4_combout )))

	.dataa(\CPU|Z1[1]~3_combout ),
	.datab(\CPU|WZ1[9]~4_combout ),
	.datac(gnd),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|H[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[1]~2 .lut_mask = 16'hAACC;
defparam \CPU|H[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \CPU|A~28 (
// Equation(s):
// \CPU|A~28_combout  = (\CPU|A[2]~16_combout  & (((\CPU|A[2]~15_combout )))) # (!\CPU|A[2]~16_combout  & ((\CPU|A[2]~15_combout  & ((\Mux6~4_combout ))) # (!\CPU|A[2]~15_combout  & (\CPU|H[1]~2_combout ))))

	.dataa(\CPU|H[1]~2_combout ),
	.datab(\CPU|A[2]~16_combout ),
	.datac(\Mux6~4_combout ),
	.datad(\CPU|A[2]~15_combout ),
	.cin(gnd),
	.combout(\CPU|A~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~28 .lut_mask = 16'hFC22;
defparam \CPU|A~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N30
cycloneive_lcell_comb \CPU|Add0~12 (
// Equation(s):
// \CPU|Add0~12_combout  = \CPU|Z [1] $ (\CPU|IR [4])

	.dataa(\CPU|Z [1]),
	.datab(gnd),
	.datac(\CPU|IR [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~12 .lut_mask = 16'h5A5A;
defparam \CPU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
cycloneive_lcell_comb \CPU|Add0~13 (
// Equation(s):
// \CPU|Add0~13_combout  = ((\CPU|A [1] $ (\CPU|Add0~12_combout  $ (!\CPU|Add0~5 )))) # (GND)
// \CPU|Add0~14  = CARRY((\CPU|A [1] & ((\CPU|Add0~12_combout ) # (!\CPU|Add0~5 ))) # (!\CPU|A [1] & (\CPU|Add0~12_combout  & !\CPU|Add0~5 )))

	.dataa(\CPU|A [1]),
	.datab(\CPU|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~5 ),
	.combout(\CPU|Add0~13_combout ),
	.cout(\CPU|Add0~14 ));
// synopsys translate_off
defparam \CPU|Add0~13 .lut_mask = 16'h698E;
defparam \CPU|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \CPU|Mux7~0 (
// Equation(s):
// \CPU|Mux7~0_combout  = (\CPU|Decoder1~0_combout  & (((\CPU|Z [1])))) # (!\CPU|Decoder1~0_combout  & ((\CPU|Mux2~0_combout  & (\CPU|Add0~13_combout )) # (!\CPU|Mux2~0_combout  & ((\CPU|Z [1])))))

	.dataa(\CPU|Add0~13_combout ),
	.datab(\CPU|Z [1]),
	.datac(\CPU|Decoder1~0_combout ),
	.datad(\CPU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux7~0 .lut_mask = 16'hCACC;
defparam \CPU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \CPU|Mux7~1 (
// Equation(s):
// \CPU|Mux7~1_combout  = (\CPU|Mux7~0_combout  & ((\CPU|Mux2~0_combout  $ (\CPU|A [1])) # (!\CPU|Decoder1~0_combout ))) # (!\CPU|Mux7~0_combout  & (\CPU|A [1] & (\CPU|Mux2~0_combout  $ (!\CPU|Decoder1~0_combout ))))

	.dataa(\CPU|Mux2~0_combout ),
	.datab(\CPU|A [1]),
	.datac(\CPU|Decoder1~0_combout ),
	.datad(\CPU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux7~1 .lut_mask = 16'h6F84;
defparam \CPU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \CPU|A[2]~18 (
// Equation(s):
// \CPU|A[2]~18_combout  = (\Mux2~3_combout  & \CPU|state.010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux2~3_combout ),
	.datad(\CPU|state.010~q ),
	.cin(gnd),
	.combout(\CPU|A[2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A[2]~18 .lut_mask = 16'hF000;
defparam \CPU|A[2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \CPU|A~29 (
// Equation(s):
// \CPU|A~29_combout  = (\CPU|A[2]~19_combout  & (((\CPU|A[2]~18_combout )))) # (!\CPU|A[2]~19_combout  & ((\CPU|A[2]~18_combout  & ((\CPU|A [0]))) # (!\CPU|A[2]~18_combout  & (\CPU|Mux7~1_combout ))))

	.dataa(\CPU|A[2]~19_combout ),
	.datab(\CPU|Mux7~1_combout ),
	.datac(\CPU|A[2]~18_combout ),
	.datad(\CPU|A [0]),
	.cin(gnd),
	.combout(\CPU|A~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~29 .lut_mask = 16'hF4A4;
defparam \CPU|A~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \CPU|A~30 (
// Equation(s):
// \CPU|A~30_combout  = (\CPU|A[2]~19_combout  & ((\CPU|A~29_combout  & ((\CPU|A [2]))) # (!\CPU|A~29_combout  & (!\CPU|A [1])))) # (!\CPU|A[2]~19_combout  & (((\CPU|A~29_combout ))))

	.dataa(\CPU|A[2]~19_combout ),
	.datab(\CPU|A [1]),
	.datac(\CPU|A [2]),
	.datad(\CPU|A~29_combout ),
	.cin(gnd),
	.combout(\CPU|A~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~30 .lut_mask = 16'hF522;
defparam \CPU|A~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \CPU|A~31 (
// Equation(s):
// \CPU|A~31_combout  = (\CPU|A~28_combout  & (((\CPU|A~30_combout )) # (!\CPU|A[2]~16_combout ))) # (!\CPU|A~28_combout  & (\CPU|A[2]~16_combout  & (\CPU|Z1[1]~3_combout )))

	.dataa(\CPU|A~28_combout ),
	.datab(\CPU|A[2]~16_combout ),
	.datac(\CPU|Z1[1]~3_combout ),
	.datad(\CPU|A~30_combout ),
	.cin(gnd),
	.combout(\CPU|A~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~31 .lut_mask = 16'hEA62;
defparam \CPU|A~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N2
cycloneive_lcell_comb \CPU|A[2]~23 (
// Equation(s):
// \CPU|A[2]~23_combout  = (\reset_n~q  & (\CPU|M17~2_combout  & ((\CPU|always3~5_combout ) # (!\CPU|A~8_combout ))))

	.dataa(\reset_n~q ),
	.datab(\CPU|A~8_combout ),
	.datac(\CPU|M17~2_combout ),
	.datad(\CPU|always3~5_combout ),
	.cin(gnd),
	.combout(\CPU|A[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A[2]~23 .lut_mask = 16'hA020;
defparam \CPU|A[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \CPU|A[2]~25 (
// Equation(s):
// \CPU|A[2]~25_combout  = (\CPU|state.000~q ) # ((\CPU|IR [5] & (\CPU|Decoder0~0_combout  & \CPU|save_alu~q )))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|state.000~q ),
	.datac(\CPU|Decoder0~0_combout ),
	.datad(\CPU|save_alu~q ),
	.cin(gnd),
	.combout(\CPU|A[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A[2]~25 .lut_mask = 16'hECCC;
defparam \CPU|A[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \CPU|A[2]~26 (
// Equation(s):
// \CPU|A[2]~26_combout  = (\CPU|A[2]~25_combout ) # ((!\CPU|save_alu~q  & (!\CPU|save_a~q  & !\CPU|A~5_combout )))

	.dataa(\CPU|A[2]~25_combout ),
	.datab(\CPU|save_alu~q ),
	.datac(\CPU|save_a~q ),
	.datad(\CPU|A~5_combout ),
	.cin(gnd),
	.combout(\CPU|A[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A[2]~26 .lut_mask = 16'hAAAB;
defparam \CPU|A[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \CPU|A[2]~24 (
// Equation(s):
// \CPU|A[2]~24_combout  = ((!\Mux2~3_combout  & ((\Mux3~15_combout ) # (!\Mux4~3_combout )))) # (!\CPU|Selector39~0_combout )

	.dataa(\CPU|Selector39~0_combout ),
	.datab(\Mux2~3_combout ),
	.datac(\Mux3~15_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|A[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A[2]~24 .lut_mask = 16'h7577;
defparam \CPU|A[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \CPU|A[2]~27 (
// Equation(s):
// \CPU|A[2]~27_combout  = (\CPU|A[2]~23_combout  & (((!\CPU|A[2]~24_combout ) # (!\CPU|always3~5_combout )) # (!\CPU|A[2]~26_combout )))

	.dataa(\CPU|A[2]~23_combout ),
	.datab(\CPU|A[2]~26_combout ),
	.datac(\CPU|always3~5_combout ),
	.datad(\CPU|A[2]~24_combout ),
	.cin(gnd),
	.combout(\CPU|A[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A[2]~27 .lut_mask = 16'h2AAA;
defparam \CPU|A[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N15
dffeas \CPU|A[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|A~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|A[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|A[1] .is_wysiwyg = "true";
defparam \CPU|A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
cycloneive_lcell_comb \CPU|Add0~15 (
// Equation(s):
// \CPU|Add0~15_combout  = (\CPU|A [2] & ((\CPU|Add0~11_combout  & (\CPU|Add0~14  & VCC)) # (!\CPU|Add0~11_combout  & (!\CPU|Add0~14 )))) # (!\CPU|A [2] & ((\CPU|Add0~11_combout  & (!\CPU|Add0~14 )) # (!\CPU|Add0~11_combout  & ((\CPU|Add0~14 ) # (GND)))))
// \CPU|Add0~16  = CARRY((\CPU|A [2] & (!\CPU|Add0~11_combout  & !\CPU|Add0~14 )) # (!\CPU|A [2] & ((!\CPU|Add0~14 ) # (!\CPU|Add0~11_combout ))))

	.dataa(\CPU|A [2]),
	.datab(\CPU|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~14 ),
	.combout(\CPU|Add0~15_combout ),
	.cout(\CPU|Add0~16 ));
// synopsys translate_off
defparam \CPU|Add0~15 .lut_mask = 16'h9617;
defparam \CPU|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
cycloneive_lcell_comb \CPU|Add0~17 (
// Equation(s):
// \CPU|Add0~17_combout  = ((\CPU|Add0~10_combout  $ (\CPU|A [3] $ (!\CPU|Add0~16 )))) # (GND)
// \CPU|Add0~18  = CARRY((\CPU|Add0~10_combout  & ((\CPU|A [3]) # (!\CPU|Add0~16 ))) # (!\CPU|Add0~10_combout  & (\CPU|A [3] & !\CPU|Add0~16 )))

	.dataa(\CPU|Add0~10_combout ),
	.datab(\CPU|A [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~16 ),
	.combout(\CPU|Add0~17_combout ),
	.cout(\CPU|Add0~18 ));
// synopsys translate_off
defparam \CPU|Add0~17 .lut_mask = 16'h698E;
defparam \CPU|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
cycloneive_lcell_comb \CPU|Add0~19 (
// Equation(s):
// \CPU|Add0~19_combout  = (\CPU|Add0~9_combout  & ((\CPU|A [4] & (\CPU|Add0~18  & VCC)) # (!\CPU|A [4] & (!\CPU|Add0~18 )))) # (!\CPU|Add0~9_combout  & ((\CPU|A [4] & (!\CPU|Add0~18 )) # (!\CPU|A [4] & ((\CPU|Add0~18 ) # (GND)))))
// \CPU|Add0~20  = CARRY((\CPU|Add0~9_combout  & (!\CPU|A [4] & !\CPU|Add0~18 )) # (!\CPU|Add0~9_combout  & ((!\CPU|Add0~18 ) # (!\CPU|A [4]))))

	.dataa(\CPU|Add0~9_combout ),
	.datab(\CPU|A [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~18 ),
	.combout(\CPU|Add0~19_combout ),
	.cout(\CPU|Add0~20 ));
// synopsys translate_off
defparam \CPU|Add0~19 .lut_mask = 16'h9617;
defparam \CPU|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N2
cycloneive_lcell_comb \CPU|Mux4~0 (
// Equation(s):
// \CPU|Mux4~0_combout  = (\CPU|Mux2~0_combout  & (((\CPU|Decoder1~0_combout )))) # (!\CPU|Mux2~0_combout  & ((\CPU|A [4] & ((\CPU|Z [4]) # (!\CPU|Decoder1~0_combout ))) # (!\CPU|A [4] & (\CPU|Z [4] & !\CPU|Decoder1~0_combout ))))

	.dataa(\CPU|Mux2~0_combout ),
	.datab(\CPU|A [4]),
	.datac(\CPU|Z [4]),
	.datad(\CPU|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux4~0 .lut_mask = 16'hEA54;
defparam \CPU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N10
cycloneive_lcell_comb \CPU|Mux4~1 (
// Equation(s):
// \CPU|Mux4~1_combout  = (\CPU|Mux2~0_combout  & ((\CPU|Mux4~0_combout  & (\CPU|ALU~0_combout )) # (!\CPU|Mux4~0_combout  & ((\CPU|Add0~19_combout ))))) # (!\CPU|Mux2~0_combout  & (((\CPU|Mux4~0_combout ))))

	.dataa(\CPU|Mux2~0_combout ),
	.datab(\CPU|ALU~0_combout ),
	.datac(\CPU|Add0~19_combout ),
	.datad(\CPU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux4~1 .lut_mask = 16'hDDA0;
defparam \CPU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N30
cycloneive_lcell_comb \CPU|A~41 (
// Equation(s):
// \CPU|A~41_combout  = (\CPU|A[2]~19_combout  & (((\CPU|A[2]~18_combout ) # (!\CPU|A [4])))) # (!\CPU|A[2]~19_combout  & (\CPU|Mux4~1_combout  & ((!\CPU|A[2]~18_combout ))))

	.dataa(\CPU|Mux4~1_combout ),
	.datab(\CPU|A [4]),
	.datac(\CPU|A[2]~19_combout ),
	.datad(\CPU|A[2]~18_combout ),
	.cin(gnd),
	.combout(\CPU|A~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~41 .lut_mask = 16'hF03A;
defparam \CPU|A~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \CPU|A~42 (
// Equation(s):
// \CPU|A~42_combout  = (\CPU|A~41_combout  & (((\CPU|A [5]) # (!\CPU|A[2]~18_combout )))) # (!\CPU|A~41_combout  & (\CPU|A [3] & ((\CPU|A[2]~18_combout ))))

	.dataa(\CPU|A~41_combout ),
	.datab(\CPU|A [3]),
	.datac(\CPU|A [5]),
	.datad(\CPU|A[2]~18_combout ),
	.cin(gnd),
	.combout(\CPU|A~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~42 .lut_mask = 16'hE4AA;
defparam \CPU|A~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \CPU|Z1[4]~6 (
// Equation(s):
// \CPU|Z1[4]~6_combout  = (\CPU|incdec~q  & ((\CPU|Add3~8_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [4]))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|Z [4]),
	.datad(\CPU|Add3~8_combout ),
	.cin(gnd),
	.combout(\CPU|Z1[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z1[4]~6 .lut_mask = 16'hFC30;
defparam \CPU|Z1[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N24
cycloneive_lcell_comb \CPU|H[4]~feeder (
// Equation(s):
// \CPU|H[4]~feeder_combout  = \CPU|H[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|H[4]~5_combout ),
	.cin(gnd),
	.combout(\CPU|H[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[4]~feeder .lut_mask = 16'hFF00;
defparam \CPU|H[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \CPU|Add4~20 (
// Equation(s):
// \CPU|Add4~20_combout  = ((\CPU|W [2] $ (\CPU|IR [3] $ (!\CPU|Add4~19 )))) # (GND)
// \CPU|Add4~21  = CARRY((\CPU|W [2] & ((\CPU|IR [3]) # (!\CPU|Add4~19 ))) # (!\CPU|W [2] & (\CPU|IR [3] & !\CPU|Add4~19 )))

	.dataa(\CPU|W [2]),
	.datab(\CPU|IR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~19 ),
	.combout(\CPU|Add4~20_combout ),
	.cout(\CPU|Add4~21 ));
// synopsys translate_off
defparam \CPU|Add4~20 .lut_mask = 16'h698E;
defparam \CPU|Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N30
cycloneive_lcell_comb \CPU|WZ1[10]~6 (
// Equation(s):
// \CPU|WZ1[10]~6_combout  = (\CPU|incdec~q  & (\CPU|Add4~20_combout )) # (!\CPU|incdec~q  & ((\CPU|W [2])))

	.dataa(gnd),
	.datab(\CPU|Add4~20_combout ),
	.datac(\CPU|W [2]),
	.datad(\CPU|incdec~q ),
	.cin(gnd),
	.combout(\CPU|WZ1[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[10]~6 .lut_mask = 16'hCCF0;
defparam \CPU|WZ1[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N22
cycloneive_lcell_comb \CPU|H[2]~3 (
// Equation(s):
// \CPU|H[2]~3_combout  = (\CPU|save_r~q  & (\CPU|Z1[2]~4_combout )) # (!\CPU|save_r~q  & ((\CPU|WZ1[10]~6_combout )))

	.dataa(\CPU|Z1[2]~4_combout ),
	.datab(\CPU|save_r~q ),
	.datac(gnd),
	.datad(\CPU|WZ1[10]~6_combout ),
	.cin(gnd),
	.combout(\CPU|H[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[2]~3 .lut_mask = 16'hBB88;
defparam \CPU|H[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N20
cycloneive_lcell_comb \CPU|H[2]~feeder (
// Equation(s):
// \CPU|H[2]~feeder_combout  = \CPU|H[2]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|H[2]~3_combout ),
	.cin(gnd),
	.combout(\CPU|H[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[2]~feeder .lut_mask = 16'hFF00;
defparam \CPU|H[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N4
cycloneive_lcell_comb \CPU|Add9~20 (
// Equation(s):
// \CPU|Add9~20_combout  = ((\CPU|W [2] $ (\CPU|H [2] $ (!\CPU|Add9~19 )))) # (GND)
// \CPU|Add9~21  = CARRY((\CPU|W [2] & ((\CPU|H [2]) # (!\CPU|Add9~19 ))) # (!\CPU|W [2] & (\CPU|H [2] & !\CPU|Add9~19 )))

	.dataa(\CPU|W [2]),
	.datab(\CPU|H [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~19 ),
	.combout(\CPU|Add9~20_combout ),
	.cout(\CPU|Add9~21 ));
// synopsys translate_off
defparam \CPU|Add9~20 .lut_mask = 16'h698E;
defparam \CPU|Add9~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N21
dffeas \CPU|H[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|H[2]~feeder_combout ),
	.asdata(\CPU|Add9~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|H[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|H [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|H[2] .is_wysiwyg = "true";
defparam \CPU|H[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
cycloneive_lcell_comb \CPU|Selector53~0 (
// Equation(s):
// \CPU|Selector53~0_combout  = (\CPU|state.011~q  & ((\CPU|H [2]))) # (!\CPU|state.011~q  & (\CPU|H[2]~3_combout ))

	.dataa(\CPU|H[2]~3_combout ),
	.datab(gnd),
	.datac(\CPU|state.011~q ),
	.datad(\CPU|H [2]),
	.cin(gnd),
	.combout(\CPU|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector53~0 .lut_mask = 16'hFA0A;
defparam \CPU|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y5_N19
dffeas \CPU|D[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|D[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|D [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|D[2] .is_wysiwyg = "true";
defparam \CPU|D[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N9
dffeas \CPU|B[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|H[2]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|B[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|B[2] .is_wysiwyg = "true";
defparam \CPU|B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N0
cycloneive_lcell_comb \CPU|W~23 (
// Equation(s):
// \CPU|W~23_combout  = (\CPU|W[6]~2_combout  & (((\CPU|W[6]~3_combout )))) # (!\CPU|W[6]~2_combout  & ((\CPU|W[6]~3_combout  & ((\CPU|H [2]))) # (!\CPU|W[6]~3_combout  & (\CPU|B [2]))))

	.dataa(\CPU|W[6]~2_combout ),
	.datab(\CPU|B [2]),
	.datac(\CPU|W[6]~3_combout ),
	.datad(\CPU|H [2]),
	.cin(gnd),
	.combout(\CPU|W~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~23 .lut_mask = 16'hF4A4;
defparam \CPU|W~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N20
cycloneive_lcell_comb \CPU|SP[10]~36 (
// Equation(s):
// \CPU|SP[10]~36_combout  = ((\CPU|Add6~2_combout  $ (\CPU|SP [10] $ (!\CPU|SP[9]~35 )))) # (GND)
// \CPU|SP[10]~37  = CARRY((\CPU|Add6~2_combout  & ((\CPU|SP [10]) # (!\CPU|SP[9]~35 ))) # (!\CPU|Add6~2_combout  & (\CPU|SP [10] & !\CPU|SP[9]~35 )))

	.dataa(\CPU|Add6~2_combout ),
	.datab(\CPU|SP [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[9]~35 ),
	.combout(\CPU|SP[10]~36_combout ),
	.cout(\CPU|SP[10]~37 ));
// synopsys translate_off
defparam \CPU|SP[10]~36 .lut_mask = 16'h698E;
defparam \CPU|SP[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N21
dffeas \CPU|SP[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[10]~36_combout ),
	.asdata(\CPU|WZ1[10]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[10] .is_wysiwyg = "true";
defparam \CPU|SP[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
cycloneive_lcell_comb \CPU|W~24 (
// Equation(s):
// \CPU|W~24_combout  = (\CPU|W[6]~2_combout  & ((\CPU|W~23_combout  & (\CPU|A [2])) # (!\CPU|W~23_combout  & ((\CPU|SP [10]))))) # (!\CPU|W[6]~2_combout  & (\CPU|W~23_combout ))

	.dataa(\CPU|W[6]~2_combout ),
	.datab(\CPU|W~23_combout ),
	.datac(\CPU|A [2]),
	.datad(\CPU|SP [10]),
	.cin(gnd),
	.combout(\CPU|W~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~24 .lut_mask = 16'hE6C4;
defparam \CPU|W~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y5_N8
cycloneive_lcell_comb \CPU|W~25 (
// Equation(s):
// \CPU|W~25_combout  = (\CPU|W[6]~6_combout  & (\CPU|D [2])) # (!\CPU|W[6]~6_combout  & ((\CPU|W~24_combout )))

	.dataa(gnd),
	.datab(\CPU|D [2]),
	.datac(\CPU|W~24_combout ),
	.datad(\CPU|W[6]~6_combout ),
	.cin(gnd),
	.combout(\CPU|W~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~25 .lut_mask = 16'hCCF0;
defparam \CPU|W~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \CPU|W~26 (
// Equation(s):
// \CPU|W~26_combout  = (\CPU|always3~5_combout  & (\CPU|W~25_combout  & ((\CPU|state.011~q )))) # (!\CPU|always3~5_combout  & (((\Mux5~7_combout ))))

	.dataa(\CPU|W~25_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|state.011~q ),
	.datad(\CPU|always3~5_combout ),
	.cin(gnd),
	.combout(\CPU|W~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~26 .lut_mask = 16'hA0CC;
defparam \CPU|W~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \CPU|W[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|W~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|W[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|W [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|W[2] .is_wysiwyg = "true";
defparam \CPU|W[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \CPU|Add4~22 (
// Equation(s):
// \CPU|Add4~22_combout  = (\CPU|W [3] & ((\CPU|IR [3] & (\CPU|Add4~21  & VCC)) # (!\CPU|IR [3] & (!\CPU|Add4~21 )))) # (!\CPU|W [3] & ((\CPU|IR [3] & (!\CPU|Add4~21 )) # (!\CPU|IR [3] & ((\CPU|Add4~21 ) # (GND)))))
// \CPU|Add4~23  = CARRY((\CPU|W [3] & (!\CPU|IR [3] & !\CPU|Add4~21 )) # (!\CPU|W [3] & ((!\CPU|Add4~21 ) # (!\CPU|IR [3]))))

	.dataa(\CPU|W [3]),
	.datab(\CPU|IR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~21 ),
	.combout(\CPU|Add4~22_combout ),
	.cout(\CPU|Add4~23 ));
// synopsys translate_off
defparam \CPU|Add4~22 .lut_mask = 16'h9617;
defparam \CPU|Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N10
cycloneive_lcell_comb \CPU|WZ1[11]~8 (
// Equation(s):
// \CPU|WZ1[11]~8_combout  = (\CPU|incdec~q  & ((\CPU|Add4~22_combout ))) # (!\CPU|incdec~q  & (\CPU|W [3]))

	.dataa(gnd),
	.datab(\CPU|W [3]),
	.datac(\CPU|Add4~22_combout ),
	.datad(\CPU|incdec~q ),
	.cin(gnd),
	.combout(\CPU|WZ1[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[11]~8 .lut_mask = 16'hF0CC;
defparam \CPU|WZ1[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N8
cycloneive_lcell_comb \CPU|H[3]~4 (
// Equation(s):
// \CPU|H[3]~4_combout  = (\CPU|save_r~q  & ((\CPU|Z1[3]~5_combout ))) # (!\CPU|save_r~q  & (\CPU|WZ1[11]~8_combout ))

	.dataa(\CPU|WZ1[11]~8_combout ),
	.datab(\CPU|Z1[3]~5_combout ),
	.datac(gnd),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|H[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[3]~4 .lut_mask = 16'hCCAA;
defparam \CPU|H[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N22
cycloneive_lcell_comb \CPU|H[3]~feeder (
// Equation(s):
// \CPU|H[3]~feeder_combout  = \CPU|H[3]~4_combout 

	.dataa(\CPU|H[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|H[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[3]~feeder .lut_mask = 16'hAAAA;
defparam \CPU|H[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N6
cycloneive_lcell_comb \CPU|Add9~22 (
// Equation(s):
// \CPU|Add9~22_combout  = (\CPU|W [3] & ((\CPU|H [3] & (\CPU|Add9~21  & VCC)) # (!\CPU|H [3] & (!\CPU|Add9~21 )))) # (!\CPU|W [3] & ((\CPU|H [3] & (!\CPU|Add9~21 )) # (!\CPU|H [3] & ((\CPU|Add9~21 ) # (GND)))))
// \CPU|Add9~23  = CARRY((\CPU|W [3] & (!\CPU|H [3] & !\CPU|Add9~21 )) # (!\CPU|W [3] & ((!\CPU|Add9~21 ) # (!\CPU|H [3]))))

	.dataa(\CPU|W [3]),
	.datab(\CPU|H [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~21 ),
	.combout(\CPU|Add9~22_combout ),
	.cout(\CPU|Add9~23 ));
// synopsys translate_off
defparam \CPU|Add9~22 .lut_mask = 16'h9617;
defparam \CPU|Add9~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N23
dffeas \CPU|H[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|H[3]~feeder_combout ),
	.asdata(\CPU|Add9~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|H[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|H [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|H[3] .is_wysiwyg = "true";
defparam \CPU|H[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N22
cycloneive_lcell_comb \CPU|SP[11]~38 (
// Equation(s):
// \CPU|SP[11]~38_combout  = (\CPU|Add6~2_combout  & ((\CPU|SP [11] & (\CPU|SP[10]~37  & VCC)) # (!\CPU|SP [11] & (!\CPU|SP[10]~37 )))) # (!\CPU|Add6~2_combout  & ((\CPU|SP [11] & (!\CPU|SP[10]~37 )) # (!\CPU|SP [11] & ((\CPU|SP[10]~37 ) # (GND)))))
// \CPU|SP[11]~39  = CARRY((\CPU|Add6~2_combout  & (!\CPU|SP [11] & !\CPU|SP[10]~37 )) # (!\CPU|Add6~2_combout  & ((!\CPU|SP[10]~37 ) # (!\CPU|SP [11]))))

	.dataa(\CPU|Add6~2_combout ),
	.datab(\CPU|SP [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[10]~37 ),
	.combout(\CPU|SP[11]~38_combout ),
	.cout(\CPU|SP[11]~39 ));
// synopsys translate_off
defparam \CPU|SP[11]~38 .lut_mask = 16'h9617;
defparam \CPU|SP[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N23
dffeas \CPU|SP[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[11]~38_combout ),
	.asdata(\CPU|WZ1[11]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[11] .is_wysiwyg = "true";
defparam \CPU|SP[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N9
dffeas \CPU|B[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|H[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|B[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|B[3] .is_wysiwyg = "true";
defparam \CPU|B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N16
cycloneive_lcell_comb \CPU|W~27 (
// Equation(s):
// \CPU|W~27_combout  = (\CPU|W[6]~2_combout  & ((\CPU|W[6]~3_combout ) # ((\CPU|SP [11])))) # (!\CPU|W[6]~2_combout  & (!\CPU|W[6]~3_combout  & ((\CPU|B [3]))))

	.dataa(\CPU|W[6]~2_combout ),
	.datab(\CPU|W[6]~3_combout ),
	.datac(\CPU|SP [11]),
	.datad(\CPU|B [3]),
	.cin(gnd),
	.combout(\CPU|W~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~27 .lut_mask = 16'hB9A8;
defparam \CPU|W~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N28
cycloneive_lcell_comb \CPU|W~28 (
// Equation(s):
// \CPU|W~28_combout  = (\CPU|W[6]~3_combout  & ((\CPU|W~27_combout  & ((\CPU|A [3]))) # (!\CPU|W~27_combout  & (\CPU|H [3])))) # (!\CPU|W[6]~3_combout  & (((\CPU|W~27_combout ))))

	.dataa(\CPU|W[6]~3_combout ),
	.datab(\CPU|H [3]),
	.datac(\CPU|W~27_combout ),
	.datad(\CPU|A [3]),
	.cin(gnd),
	.combout(\CPU|W~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~28 .lut_mask = 16'hF858;
defparam \CPU|W~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N6
cycloneive_lcell_comb \CPU|Selector52~0 (
// Equation(s):
// \CPU|Selector52~0_combout  = (\CPU|state.011~q  & ((\CPU|H [3]))) # (!\CPU|state.011~q  & (\CPU|H[3]~4_combout ))

	.dataa(\CPU|H[3]~4_combout ),
	.datab(gnd),
	.datac(\CPU|state.011~q ),
	.datad(\CPU|H [3]),
	.cin(gnd),
	.combout(\CPU|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector52~0 .lut_mask = 16'hFA0A;
defparam \CPU|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N7
dffeas \CPU|D[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|D[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|D [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|D[3] .is_wysiwyg = "true";
defparam \CPU|D[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N26
cycloneive_lcell_comb \CPU|W~29 (
// Equation(s):
// \CPU|W~29_combout  = (\CPU|W[6]~6_combout  & ((\CPU|D [3]))) # (!\CPU|W[6]~6_combout  & (\CPU|W~28_combout ))

	.dataa(\CPU|W[6]~6_combout ),
	.datab(\CPU|W~28_combout ),
	.datac(gnd),
	.datad(\CPU|D [3]),
	.cin(gnd),
	.combout(\CPU|W~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~29 .lut_mask = 16'hEE44;
defparam \CPU|W~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \CPU|W~30 (
// Equation(s):
// \CPU|W~30_combout  = (\CPU|W~1_combout  & ((\CPU|W~29_combout ) # ((\Mux4~3_combout  & !\CPU|always3~5_combout )))) # (!\CPU|W~1_combout  & (\Mux4~3_combout  & ((!\CPU|always3~5_combout ))))

	.dataa(\CPU|W~1_combout ),
	.datab(\Mux4~3_combout ),
	.datac(\CPU|W~29_combout ),
	.datad(\CPU|always3~5_combout ),
	.cin(gnd),
	.combout(\CPU|W~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~30 .lut_mask = 16'hA0EC;
defparam \CPU|W~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N27
dffeas \CPU|W[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|W~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|W[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|W [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|W[3] .is_wysiwyg = "true";
defparam \CPU|W[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N8
cycloneive_lcell_comb \CPU|Add9~24 (
// Equation(s):
// \CPU|Add9~24_combout  = ((\CPU|W [4] $ (\CPU|H [4] $ (!\CPU|Add9~23 )))) # (GND)
// \CPU|Add9~25  = CARRY((\CPU|W [4] & ((\CPU|H [4]) # (!\CPU|Add9~23 ))) # (!\CPU|W [4] & (\CPU|H [4] & !\CPU|Add9~23 )))

	.dataa(\CPU|W [4]),
	.datab(\CPU|H [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~23 ),
	.combout(\CPU|Add9~24_combout ),
	.cout(\CPU|Add9~25 ));
// synopsys translate_off
defparam \CPU|Add9~24 .lut_mask = 16'h698E;
defparam \CPU|Add9~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N25
dffeas \CPU|H[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|H[4]~feeder_combout ),
	.asdata(\CPU|Add9~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|H[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|H [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|H[4] .is_wysiwyg = "true";
defparam \CPU|H[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N0
cycloneive_lcell_comb \CPU|Selector51~0 (
// Equation(s):
// \CPU|Selector51~0_combout  = (\CPU|state.011~q  & (\CPU|H [4])) # (!\CPU|state.011~q  & ((\CPU|H[4]~5_combout )))

	.dataa(gnd),
	.datab(\CPU|state.011~q ),
	.datac(\CPU|H [4]),
	.datad(\CPU|H[4]~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector51~0 .lut_mask = 16'hF3C0;
defparam \CPU|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y6_N1
dffeas \CPU|D[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|D[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|D [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|D[4] .is_wysiwyg = "true";
defparam \CPU|D[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N15
dffeas \CPU|B[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|H[4]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|B[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|B[4] .is_wysiwyg = "true";
defparam \CPU|B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N12
cycloneive_lcell_comb \CPU|W~31 (
// Equation(s):
// \CPU|W~31_combout  = (\CPU|W[6]~2_combout  & (((\CPU|W[6]~3_combout )))) # (!\CPU|W[6]~2_combout  & ((\CPU|W[6]~3_combout  & ((\CPU|H [4]))) # (!\CPU|W[6]~3_combout  & (\CPU|B [4]))))

	.dataa(\CPU|B [4]),
	.datab(\CPU|W[6]~2_combout ),
	.datac(\CPU|W[6]~3_combout ),
	.datad(\CPU|H [4]),
	.cin(gnd),
	.combout(\CPU|W~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~31 .lut_mask = 16'hF2C2;
defparam \CPU|W~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N24
cycloneive_lcell_comb \CPU|SP[12]~40 (
// Equation(s):
// \CPU|SP[12]~40_combout  = ((\CPU|Add6~2_combout  $ (\CPU|SP [12] $ (!\CPU|SP[11]~39 )))) # (GND)
// \CPU|SP[12]~41  = CARRY((\CPU|Add6~2_combout  & ((\CPU|SP [12]) # (!\CPU|SP[11]~39 ))) # (!\CPU|Add6~2_combout  & (\CPU|SP [12] & !\CPU|SP[11]~39 )))

	.dataa(\CPU|Add6~2_combout ),
	.datab(\CPU|SP [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[11]~39 ),
	.combout(\CPU|SP[12]~40_combout ),
	.cout(\CPU|SP[12]~41 ));
// synopsys translate_off
defparam \CPU|SP[12]~40 .lut_mask = 16'h698E;
defparam \CPU|SP[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N25
dffeas \CPU|SP[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[12]~40_combout ),
	.asdata(\CPU|WZ1[12]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[12] .is_wysiwyg = "true";
defparam \CPU|SP[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N2
cycloneive_lcell_comb \CPU|W~32 (
// Equation(s):
// \CPU|W~32_combout  = (\CPU|W~31_combout  & (((\CPU|A [4])) # (!\CPU|W[6]~2_combout ))) # (!\CPU|W~31_combout  & (\CPU|W[6]~2_combout  & (\CPU|SP [12])))

	.dataa(\CPU|W~31_combout ),
	.datab(\CPU|W[6]~2_combout ),
	.datac(\CPU|SP [12]),
	.datad(\CPU|A [4]),
	.cin(gnd),
	.combout(\CPU|W~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~32 .lut_mask = 16'hEA62;
defparam \CPU|W~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N16
cycloneive_lcell_comb \CPU|W~33 (
// Equation(s):
// \CPU|W~33_combout  = (\CPU|W[6]~6_combout  & (\CPU|D [4])) # (!\CPU|W[6]~6_combout  & ((\CPU|W~32_combout )))

	.dataa(\CPU|D [4]),
	.datab(gnd),
	.datac(\CPU|W[6]~6_combout ),
	.datad(\CPU|W~32_combout ),
	.cin(gnd),
	.combout(\CPU|W~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~33 .lut_mask = 16'hAFA0;
defparam \CPU|W~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \CPU|W~34 (
// Equation(s):
// \CPU|W~34_combout  = (\CPU|always3~5_combout  & (\CPU|state.011~q  & (\CPU|W~33_combout ))) # (!\CPU|always3~5_combout  & (((\Mux3~15_combout ))))

	.dataa(\CPU|state.011~q ),
	.datab(\CPU|W~33_combout ),
	.datac(\Mux3~15_combout ),
	.datad(\CPU|always3~5_combout ),
	.cin(gnd),
	.combout(\CPU|W~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~34 .lut_mask = 16'h88F0;
defparam \CPU|W~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \CPU|W[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|W~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|W[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|W [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|W[4] .is_wysiwyg = "true";
defparam \CPU|W[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \CPU|Add4~24 (
// Equation(s):
// \CPU|Add4~24_combout  = ((\CPU|IR [3] $ (\CPU|W [4] $ (!\CPU|Add4~23 )))) # (GND)
// \CPU|Add4~25  = CARRY((\CPU|IR [3] & ((\CPU|W [4]) # (!\CPU|Add4~23 ))) # (!\CPU|IR [3] & (\CPU|W [4] & !\CPU|Add4~23 )))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|W [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~23 ),
	.combout(\CPU|Add4~24_combout ),
	.cout(\CPU|Add4~25 ));
// synopsys translate_off
defparam \CPU|Add4~24 .lut_mask = 16'h698E;
defparam \CPU|Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N22
cycloneive_lcell_comb \CPU|WZ1[12]~10 (
// Equation(s):
// \CPU|WZ1[12]~10_combout  = (\CPU|incdec~q  & ((\CPU|Add4~24_combout ))) # (!\CPU|incdec~q  & (\CPU|W [4]))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|W [4]),
	.datad(\CPU|Add4~24_combout ),
	.cin(gnd),
	.combout(\CPU|WZ1[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[12]~10 .lut_mask = 16'hFC30;
defparam \CPU|WZ1[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N14
cycloneive_lcell_comb \CPU|H[4]~5 (
// Equation(s):
// \CPU|H[4]~5_combout  = (\CPU|save_r~q  & ((\CPU|Z1[4]~6_combout ))) # (!\CPU|save_r~q  & (\CPU|WZ1[12]~10_combout ))

	.dataa(gnd),
	.datab(\CPU|WZ1[12]~10_combout ),
	.datac(\CPU|Z1[4]~6_combout ),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|H[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[4]~5 .lut_mask = 16'hF0CC;
defparam \CPU|H[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \CPU|A~40 (
// Equation(s):
// \CPU|A~40_combout  = (\CPU|A[2]~15_combout  & (((\CPU|A[2]~16_combout )))) # (!\CPU|A[2]~15_combout  & ((\CPU|A[2]~16_combout  & (\CPU|Z1[4]~6_combout )) # (!\CPU|A[2]~16_combout  & ((\CPU|H[4]~5_combout )))))

	.dataa(\CPU|Z1[4]~6_combout ),
	.datab(\CPU|A[2]~15_combout ),
	.datac(\CPU|H[4]~5_combout ),
	.datad(\CPU|A[2]~16_combout ),
	.cin(gnd),
	.combout(\CPU|A~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~40 .lut_mask = 16'hEE30;
defparam \CPU|A~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \CPU|A~43 (
// Equation(s):
// \CPU|A~43_combout  = (\CPU|A[2]~15_combout  & ((\CPU|A~40_combout  & (\CPU|A~42_combout )) # (!\CPU|A~40_combout  & ((\Mux3~15_combout ))))) # (!\CPU|A[2]~15_combout  & (((\CPU|A~40_combout ))))

	.dataa(\CPU|A~42_combout ),
	.datab(\Mux3~15_combout ),
	.datac(\CPU|A[2]~15_combout ),
	.datad(\CPU|A~40_combout ),
	.cin(gnd),
	.combout(\CPU|A~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~43 .lut_mask = 16'hAFC0;
defparam \CPU|A~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N17
dffeas \CPU|A[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|A~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|A[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|A[4] .is_wysiwyg = "true";
defparam \CPU|A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
cycloneive_lcell_comb \CPU|Add0~21 (
// Equation(s):
// \CPU|Add0~21_combout  = ((\CPU|Add0~8_combout  $ (\CPU|A [5] $ (!\CPU|Add0~20 )))) # (GND)
// \CPU|Add0~22  = CARRY((\CPU|Add0~8_combout  & ((\CPU|A [5]) # (!\CPU|Add0~20 ))) # (!\CPU|Add0~8_combout  & (\CPU|A [5] & !\CPU|Add0~20 )))

	.dataa(\CPU|Add0~8_combout ),
	.datab(\CPU|A [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~20 ),
	.combout(\CPU|Add0~21_combout ),
	.cout(\CPU|Add0~22 ));
// synopsys translate_off
defparam \CPU|Add0~21 .lut_mask = 16'h698E;
defparam \CPU|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \CPU|Mux3~0 (
// Equation(s):
// \CPU|Mux3~0_combout  = (\CPU|Mux2~0_combout  & ((\CPU|A [5] $ (\CPU|Z [5])) # (!\CPU|Decoder1~0_combout ))) # (!\CPU|Mux2~0_combout  & ((\CPU|Decoder1~0_combout  & (\CPU|A [5] & \CPU|Z [5])) # (!\CPU|Decoder1~0_combout  & ((\CPU|A [5]) # (\CPU|Z [5])))))

	.dataa(\CPU|Mux2~0_combout ),
	.datab(\CPU|Decoder1~0_combout ),
	.datac(\CPU|A [5]),
	.datad(\CPU|Z [5]),
	.cin(gnd),
	.combout(\CPU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux3~0 .lut_mask = 16'h7BB2;
defparam \CPU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \CPU|Mux3~1 (
// Equation(s):
// \CPU|Mux3~1_combout  = (\CPU|Mux3~0_combout  & (((\CPU|Decoder1~0_combout ) # (\CPU|Add0~21_combout )) # (!\CPU|Mux2~0_combout )))

	.dataa(\CPU|Mux2~0_combout ),
	.datab(\CPU|Decoder1~0_combout ),
	.datac(\CPU|Add0~21_combout ),
	.datad(\CPU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux3~1 .lut_mask = 16'hFD00;
defparam \CPU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \CPU|A~45 (
// Equation(s):
// \CPU|A~45_combout  = (\CPU|A[2]~19_combout  & (((\CPU|A[2]~18_combout )))) # (!\CPU|A[2]~19_combout  & ((\CPU|A[2]~18_combout  & ((\CPU|A [4]))) # (!\CPU|A[2]~18_combout  & (\CPU|Mux3~1_combout ))))

	.dataa(\CPU|Mux3~1_combout ),
	.datab(\CPU|A [4]),
	.datac(\CPU|A[2]~19_combout ),
	.datad(\CPU|A[2]~18_combout ),
	.cin(gnd),
	.combout(\CPU|A~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~45 .lut_mask = 16'hFC0A;
defparam \CPU|A~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \CPU|A~46 (
// Equation(s):
// \CPU|A~46_combout  = (\CPU|A[2]~19_combout  & ((\CPU|A~45_combout  & (\CPU|A [6])) # (!\CPU|A~45_combout  & ((!\CPU|A [5]))))) # (!\CPU|A[2]~19_combout  & (((\CPU|A~45_combout ))))

	.dataa(\CPU|A[2]~19_combout ),
	.datab(\CPU|A [6]),
	.datac(\CPU|A [5]),
	.datad(\CPU|A~45_combout ),
	.cin(gnd),
	.combout(\CPU|A~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~46 .lut_mask = 16'hDD0A;
defparam \CPU|A~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N18
cycloneive_lcell_comb \CPU|H[5]~feeder (
// Equation(s):
// \CPU|H[5]~feeder_combout  = \CPU|H[5]~6_combout 

	.dataa(\CPU|H[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|H[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[5]~feeder .lut_mask = 16'hAAAA;
defparam \CPU|H[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N10
cycloneive_lcell_comb \CPU|Add9~26 (
// Equation(s):
// \CPU|Add9~26_combout  = (\CPU|W [5] & ((\CPU|H [5] & (\CPU|Add9~25  & VCC)) # (!\CPU|H [5] & (!\CPU|Add9~25 )))) # (!\CPU|W [5] & ((\CPU|H [5] & (!\CPU|Add9~25 )) # (!\CPU|H [5] & ((\CPU|Add9~25 ) # (GND)))))
// \CPU|Add9~27  = CARRY((\CPU|W [5] & (!\CPU|H [5] & !\CPU|Add9~25 )) # (!\CPU|W [5] & ((!\CPU|Add9~25 ) # (!\CPU|H [5]))))

	.dataa(\CPU|W [5]),
	.datab(\CPU|H [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~25 ),
	.combout(\CPU|Add9~26_combout ),
	.cout(\CPU|Add9~27 ));
// synopsys translate_off
defparam \CPU|Add9~26 .lut_mask = 16'h9617;
defparam \CPU|Add9~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N19
dffeas \CPU|H[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|H[5]~feeder_combout ),
	.asdata(\CPU|Add9~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|H[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|H [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|H[5] .is_wysiwyg = "true";
defparam \CPU|H[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N18
cycloneive_lcell_comb \CPU|Selector50~0 (
// Equation(s):
// \CPU|Selector50~0_combout  = (\CPU|state.011~q  & (\CPU|H [5])) # (!\CPU|state.011~q  & ((\CPU|H[5]~6_combout )))

	.dataa(\CPU|H [5]),
	.datab(\CPU|state.011~q ),
	.datac(\CPU|H[5]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector50~0 .lut_mask = 16'hB8B8;
defparam \CPU|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N19
dffeas \CPU|D[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|D[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|D [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|D[5] .is_wysiwyg = "true";
defparam \CPU|D[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N21
dffeas \CPU|B[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|H[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|B[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|B[5] .is_wysiwyg = "true";
defparam \CPU|B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N26
cycloneive_lcell_comb \CPU|SP[13]~42 (
// Equation(s):
// \CPU|SP[13]~42_combout  = (\CPU|Add6~2_combout  & ((\CPU|SP [13] & (\CPU|SP[12]~41  & VCC)) # (!\CPU|SP [13] & (!\CPU|SP[12]~41 )))) # (!\CPU|Add6~2_combout  & ((\CPU|SP [13] & (!\CPU|SP[12]~41 )) # (!\CPU|SP [13] & ((\CPU|SP[12]~41 ) # (GND)))))
// \CPU|SP[13]~43  = CARRY((\CPU|Add6~2_combout  & (!\CPU|SP [13] & !\CPU|SP[12]~41 )) # (!\CPU|Add6~2_combout  & ((!\CPU|SP[12]~41 ) # (!\CPU|SP [13]))))

	.dataa(\CPU|Add6~2_combout ),
	.datab(\CPU|SP [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[12]~41 ),
	.combout(\CPU|SP[13]~42_combout ),
	.cout(\CPU|SP[13]~43 ));
// synopsys translate_off
defparam \CPU|SP[13]~42 .lut_mask = 16'h9617;
defparam \CPU|SP[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y6_N27
dffeas \CPU|SP[13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[13]~42_combout ),
	.asdata(\CPU|WZ1[13]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[13] .is_wysiwyg = "true";
defparam \CPU|SP[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N24
cycloneive_lcell_comb \CPU|W~35 (
// Equation(s):
// \CPU|W~35_combout  = (\CPU|W[6]~3_combout  & (((\CPU|W[6]~2_combout )))) # (!\CPU|W[6]~3_combout  & ((\CPU|W[6]~2_combout  & ((\CPU|SP [13]))) # (!\CPU|W[6]~2_combout  & (\CPU|B [5]))))

	.dataa(\CPU|W[6]~3_combout ),
	.datab(\CPU|B [5]),
	.datac(\CPU|SP [13]),
	.datad(\CPU|W[6]~2_combout ),
	.cin(gnd),
	.combout(\CPU|W~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~35 .lut_mask = 16'hFA44;
defparam \CPU|W~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N22
cycloneive_lcell_comb \CPU|W~36 (
// Equation(s):
// \CPU|W~36_combout  = (\CPU|W[6]~3_combout  & ((\CPU|W~35_combout  & (\CPU|A [5])) # (!\CPU|W~35_combout  & ((\CPU|H [5]))))) # (!\CPU|W[6]~3_combout  & (((\CPU|W~35_combout ))))

	.dataa(\CPU|A [5]),
	.datab(\CPU|W[6]~3_combout ),
	.datac(\CPU|H [5]),
	.datad(\CPU|W~35_combout ),
	.cin(gnd),
	.combout(\CPU|W~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~36 .lut_mask = 16'hBBC0;
defparam \CPU|W~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N0
cycloneive_lcell_comb \CPU|W~37 (
// Equation(s):
// \CPU|W~37_combout  = (\CPU|W[6]~6_combout  & (\CPU|D [5])) # (!\CPU|W[6]~6_combout  & ((\CPU|W~36_combout )))

	.dataa(\CPU|W[6]~6_combout ),
	.datab(\CPU|D [5]),
	.datac(\CPU|W~36_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|W~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~37 .lut_mask = 16'hD8D8;
defparam \CPU|W~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \CPU|W~38 (
// Equation(s):
// \CPU|W~38_combout  = (\CPU|always3~5_combout  & (((\CPU|W~37_combout  & \CPU|state.011~q )))) # (!\CPU|always3~5_combout  & (!\Mux2~3_combout ))

	.dataa(\Mux2~3_combout ),
	.datab(\CPU|W~37_combout ),
	.datac(\CPU|state.011~q ),
	.datad(\CPU|always3~5_combout ),
	.cin(gnd),
	.combout(\CPU|W~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~38 .lut_mask = 16'hC055;
defparam \CPU|W~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \CPU|W[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|W~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|W[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|W [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|W[5] .is_wysiwyg = "true";
defparam \CPU|W[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \CPU|Add4~26 (
// Equation(s):
// \CPU|Add4~26_combout  = (\CPU|IR [3] & ((\CPU|W [5] & (\CPU|Add4~25  & VCC)) # (!\CPU|W [5] & (!\CPU|Add4~25 )))) # (!\CPU|IR [3] & ((\CPU|W [5] & (!\CPU|Add4~25 )) # (!\CPU|W [5] & ((\CPU|Add4~25 ) # (GND)))))
// \CPU|Add4~27  = CARRY((\CPU|IR [3] & (!\CPU|W [5] & !\CPU|Add4~25 )) # (!\CPU|IR [3] & ((!\CPU|Add4~25 ) # (!\CPU|W [5]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|W [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~25 ),
	.combout(\CPU|Add4~26_combout ),
	.cout(\CPU|Add4~27 ));
// synopsys translate_off
defparam \CPU|Add4~26 .lut_mask = 16'h9617;
defparam \CPU|Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N6
cycloneive_lcell_comb \CPU|WZ1[13]~12 (
// Equation(s):
// \CPU|WZ1[13]~12_combout  = (\CPU|incdec~q  & ((\CPU|Add4~26_combout ))) # (!\CPU|incdec~q  & (\CPU|W [5]))

	.dataa(gnd),
	.datab(\CPU|W [5]),
	.datac(\CPU|Add4~26_combout ),
	.datad(\CPU|incdec~q ),
	.cin(gnd),
	.combout(\CPU|WZ1[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[13]~12 .lut_mask = 16'hF0CC;
defparam \CPU|WZ1[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N20
cycloneive_lcell_comb \CPU|H[5]~6 (
// Equation(s):
// \CPU|H[5]~6_combout  = (\CPU|save_r~q  & ((\CPU|Z1[5]~7_combout ))) # (!\CPU|save_r~q  & (\CPU|WZ1[13]~12_combout ))

	.dataa(\CPU|WZ1[13]~12_combout ),
	.datab(gnd),
	.datac(\CPU|Z1[5]~7_combout ),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|H[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[5]~6 .lut_mask = 16'hF0AA;
defparam \CPU|H[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \CPU|A~44 (
// Equation(s):
// \CPU|A~44_combout  = (\CPU|A[2]~16_combout  & (\CPU|A[2]~15_combout )) # (!\CPU|A[2]~16_combout  & ((\CPU|A[2]~15_combout  & (!\Mux2~3_combout )) # (!\CPU|A[2]~15_combout  & ((\CPU|H[5]~6_combout )))))

	.dataa(\CPU|A[2]~16_combout ),
	.datab(\CPU|A[2]~15_combout ),
	.datac(\Mux2~3_combout ),
	.datad(\CPU|H[5]~6_combout ),
	.cin(gnd),
	.combout(\CPU|A~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~44 .lut_mask = 16'h9D8C;
defparam \CPU|A~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \CPU|A~47 (
// Equation(s):
// \CPU|A~47_combout  = (\CPU|A[2]~16_combout  & ((\CPU|A~44_combout  & ((\CPU|A~46_combout ))) # (!\CPU|A~44_combout  & (\CPU|Z1[5]~7_combout )))) # (!\CPU|A[2]~16_combout  & (((\CPU|A~44_combout ))))

	.dataa(\CPU|A[2]~16_combout ),
	.datab(\CPU|Z1[5]~7_combout ),
	.datac(\CPU|A~46_combout ),
	.datad(\CPU|A~44_combout ),
	.cin(gnd),
	.combout(\CPU|A~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~47 .lut_mask = 16'hF588;
defparam \CPU|A~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N15
dffeas \CPU|A[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|A~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|A[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|A[5] .is_wysiwyg = "true";
defparam \CPU|A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
cycloneive_lcell_comb \CPU|Add0~23 (
// Equation(s):
// \CPU|Add0~23_combout  = (\CPU|Add0~7_combout  & ((\CPU|A [6] & (\CPU|Add0~22  & VCC)) # (!\CPU|A [6] & (!\CPU|Add0~22 )))) # (!\CPU|Add0~7_combout  & ((\CPU|A [6] & (!\CPU|Add0~22 )) # (!\CPU|A [6] & ((\CPU|Add0~22 ) # (GND)))))
// \CPU|Add0~24  = CARRY((\CPU|Add0~7_combout  & (!\CPU|A [6] & !\CPU|Add0~22 )) # (!\CPU|Add0~7_combout  & ((!\CPU|Add0~22 ) # (!\CPU|A [6]))))

	.dataa(\CPU|Add0~7_combout ),
	.datab(\CPU|A [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~22 ),
	.combout(\CPU|Add0~23_combout ),
	.cout(\CPU|Add0~24 ));
// synopsys translate_off
defparam \CPU|Add0~23 .lut_mask = 16'h9617;
defparam \CPU|Add0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N24
cycloneive_lcell_comb \CPU|Add0~25 (
// Equation(s):
// \CPU|Add0~25_combout  = ((\CPU|A [7] $ (\CPU|Add0~6_combout  $ (!\CPU|Add0~24 )))) # (GND)
// \CPU|Add0~26  = CARRY((\CPU|A [7] & ((\CPU|Add0~6_combout ) # (!\CPU|Add0~24 ))) # (!\CPU|A [7] & (\CPU|Add0~6_combout  & !\CPU|Add0~24 )))

	.dataa(\CPU|A [7]),
	.datab(\CPU|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add0~24 ),
	.combout(\CPU|Add0~25_combout ),
	.cout(\CPU|Add0~26 ));
// synopsys translate_off
defparam \CPU|Add0~25 .lut_mask = 16'h698E;
defparam \CPU|Add0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \CPU|Mux1~0 (
// Equation(s):
// \CPU|Mux1~0_combout  = (\CPU|Decoder1~0_combout  & ((\CPU|Mux2~0_combout  & (\CPU|A [7] $ (\CPU|Z [7]))) # (!\CPU|Mux2~0_combout  & (\CPU|A [7] & \CPU|Z [7])))) # (!\CPU|Decoder1~0_combout  & ((\CPU|Mux2~0_combout ) # ((\CPU|A [7]) # (\CPU|Z [7]))))

	.dataa(\CPU|Decoder1~0_combout ),
	.datab(\CPU|Mux2~0_combout ),
	.datac(\CPU|A [7]),
	.datad(\CPU|Z [7]),
	.cin(gnd),
	.combout(\CPU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux1~0 .lut_mask = 16'h7DD4;
defparam \CPU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \CPU|Mux1~1 (
// Equation(s):
// \CPU|Mux1~1_combout  = (\CPU|Mux1~0_combout  & ((\CPU|Add0~25_combout ) # ((\CPU|Decoder1~0_combout ) # (!\CPU|Mux2~0_combout ))))

	.dataa(\CPU|Add0~25_combout ),
	.datab(\CPU|Mux2~0_combout ),
	.datac(\CPU|Decoder1~0_combout ),
	.datad(\CPU|Mux1~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux1~1 .lut_mask = 16'hFB00;
defparam \CPU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \CPU|FA~0 (
// Equation(s):
// \CPU|FA~0_combout  = (\CPU|save_a~q ) # ((!\CPU|A~4_combout  & ((!\CPU|save_r~q ) # (!\CPU|incdec~q ))))

	.dataa(\CPU|incdec~q ),
	.datab(\CPU|save_a~q ),
	.datac(\CPU|A~4_combout ),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|FA~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FA~0 .lut_mask = 16'hCDCF;
defparam \CPU|FA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \CPU|FZ~1 (
// Equation(s):
// \CPU|FZ~1_combout  = (!\CPU|state.000~q  & (\CPU|state~15_combout  & ((\CPU|save_alu~q ) # (!\CPU|FA~0_combout ))))

	.dataa(\CPU|state.000~q ),
	.datab(\CPU|save_alu~q ),
	.datac(\CPU|FA~0_combout ),
	.datad(\CPU|state~15_combout ),
	.cin(gnd),
	.combout(\CPU|FZ~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FZ~1 .lut_mask = 16'h4500;
defparam \CPU|FZ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N15
dffeas \CPU|FS (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|FS~0_combout ),
	.asdata(\CPU|Mux1~1_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|save_alu~q ),
	.ena(\CPU|FZ~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FS .is_wysiwyg = "true";
defparam \CPU|FS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N28
cycloneive_lcell_comb \CPU|SP[14]~44 (
// Equation(s):
// \CPU|SP[14]~44_combout  = ((\CPU|Add6~2_combout  $ (\CPU|SP [14] $ (!\CPU|SP[13]~43 )))) # (GND)
// \CPU|SP[14]~45  = CARRY((\CPU|Add6~2_combout  & ((\CPU|SP [14]) # (!\CPU|SP[13]~43 ))) # (!\CPU|Add6~2_combout  & (\CPU|SP [14] & !\CPU|SP[13]~43 )))

	.dataa(\CPU|Add6~2_combout ),
	.datab(\CPU|SP [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|SP[13]~43 ),
	.combout(\CPU|SP[14]~44_combout ),
	.cout(\CPU|SP[14]~45 ));
// synopsys translate_off
defparam \CPU|SP[14]~44 .lut_mask = 16'h698E;
defparam \CPU|SP[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y6_N3
dffeas \CPU|B[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|H[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|B[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|B[6] .is_wysiwyg = "true";
defparam \CPU|B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N20
cycloneive_lcell_comb \CPU|W~39 (
// Equation(s):
// \CPU|W~39_combout  = (\CPU|W[6]~3_combout  & ((\CPU|W[6]~2_combout ) # ((\CPU|H [6])))) # (!\CPU|W[6]~3_combout  & (!\CPU|W[6]~2_combout  & ((\CPU|B [6]))))

	.dataa(\CPU|W[6]~3_combout ),
	.datab(\CPU|W[6]~2_combout ),
	.datac(\CPU|H [6]),
	.datad(\CPU|B [6]),
	.cin(gnd),
	.combout(\CPU|W~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~39 .lut_mask = 16'hB9A8;
defparam \CPU|W~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N30
cycloneive_lcell_comb \CPU|W~40 (
// Equation(s):
// \CPU|W~40_combout  = (\CPU|W[6]~2_combout  & ((\CPU|W~39_combout  & ((\CPU|A [6]))) # (!\CPU|W~39_combout  & (\CPU|SP [14])))) # (!\CPU|W[6]~2_combout  & (((\CPU|W~39_combout ))))

	.dataa(\CPU|SP [14]),
	.datab(\CPU|W[6]~2_combout ),
	.datac(\CPU|A [6]),
	.datad(\CPU|W~39_combout ),
	.cin(gnd),
	.combout(\CPU|W~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~40 .lut_mask = 16'hF388;
defparam \CPU|W~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N14
cycloneive_lcell_comb \CPU|Selector49~0 (
// Equation(s):
// \CPU|Selector49~0_combout  = (\CPU|state.011~q  & (\CPU|H [6])) # (!\CPU|state.011~q  & ((\CPU|H[6]~7_combout )))

	.dataa(gnd),
	.datab(\CPU|state.011~q ),
	.datac(\CPU|H [6]),
	.datad(\CPU|H[6]~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector49~0 .lut_mask = 16'hF3C0;
defparam \CPU|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N15
dffeas \CPU|D[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|D[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|D [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|D[6] .is_wysiwyg = "true";
defparam \CPU|D[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_lcell_comb \CPU|W~41 (
// Equation(s):
// \CPU|W~41_combout  = (\CPU|W[6]~6_combout  & ((\CPU|D [6]))) # (!\CPU|W[6]~6_combout  & (\CPU|W~40_combout ))

	.dataa(\CPU|W~40_combout ),
	.datab(\CPU|D [6]),
	.datac(\CPU|W[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|W~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~41 .lut_mask = 16'hCACA;
defparam \CPU|W~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \CPU|W~42 (
// Equation(s):
// \CPU|W~42_combout  = (\CPU|W~1_combout  & ((\CPU|W~41_combout ) # ((\Mux1~3_combout  & !\CPU|always3~5_combout )))) # (!\CPU|W~1_combout  & (\Mux1~3_combout  & ((!\CPU|always3~5_combout ))))

	.dataa(\CPU|W~1_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\CPU|W~41_combout ),
	.datad(\CPU|always3~5_combout ),
	.cin(gnd),
	.combout(\CPU|W~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~42 .lut_mask = 16'hA0EC;
defparam \CPU|W~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N1
dffeas \CPU|W[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|W~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|W[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|W [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|W[6] .is_wysiwyg = "true";
defparam \CPU|W[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \CPU|Add4~28 (
// Equation(s):
// \CPU|Add4~28_combout  = ((\CPU|IR [3] $ (\CPU|W [6] $ (!\CPU|Add4~27 )))) # (GND)
// \CPU|Add4~29  = CARRY((\CPU|IR [3] & ((\CPU|W [6]) # (!\CPU|Add4~27 ))) # (!\CPU|IR [3] & (\CPU|W [6] & !\CPU|Add4~27 )))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|W [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~27 ),
	.combout(\CPU|Add4~28_combout ),
	.cout(\CPU|Add4~29 ));
// synopsys translate_off
defparam \CPU|Add4~28 .lut_mask = 16'h698E;
defparam \CPU|Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N24
cycloneive_lcell_comb \CPU|WZ1[14]~14 (
// Equation(s):
// \CPU|WZ1[14]~14_combout  = (\CPU|incdec~q  & (\CPU|Add4~28_combout )) # (!\CPU|incdec~q  & ((\CPU|W [6])))

	.dataa(\CPU|Add4~28_combout ),
	.datab(gnd),
	.datac(\CPU|W [6]),
	.datad(\CPU|incdec~q ),
	.cin(gnd),
	.combout(\CPU|WZ1[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[14]~14 .lut_mask = 16'hAAF0;
defparam \CPU|WZ1[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N29
dffeas \CPU|SP[14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[14]~44_combout ),
	.asdata(\CPU|WZ1[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[14] .is_wysiwyg = "true";
defparam \CPU|SP[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y6_N30
cycloneive_lcell_comb \CPU|SP[15]~46 (
// Equation(s):
// \CPU|SP[15]~46_combout  = \CPU|SP [15] $ (\CPU|SP[14]~45  $ (\CPU|Add6~2_combout ))

	.dataa(\CPU|SP [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Add6~2_combout ),
	.cin(\CPU|SP[14]~45 ),
	.combout(\CPU|SP[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|SP[15]~46 .lut_mask = 16'hA55A;
defparam \CPU|SP[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \CPU|Add4~30 (
// Equation(s):
// \CPU|Add4~30_combout  = \CPU|W [7] $ (\CPU|Add4~29  $ (\CPU|IR [3]))

	.dataa(gnd),
	.datab(\CPU|W [7]),
	.datac(gnd),
	.datad(\CPU|IR [3]),
	.cin(\CPU|Add4~29 ),
	.combout(\CPU|Add4~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add4~30 .lut_mask = 16'hC33C;
defparam \CPU|Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N4
cycloneive_lcell_comb \CPU|WZ1[15]~0 (
// Equation(s):
// \CPU|WZ1[15]~0_combout  = (\CPU|incdec~q  & ((\CPU|Add4~30_combout ))) # (!\CPU|incdec~q  & (\CPU|W [7]))

	.dataa(gnd),
	.datab(\CPU|W [7]),
	.datac(\CPU|Add4~30_combout ),
	.datad(\CPU|incdec~q ),
	.cin(gnd),
	.combout(\CPU|WZ1[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[15]~0 .lut_mask = 16'hF0CC;
defparam \CPU|WZ1[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y6_N31
dffeas \CPU|SP[15] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|SP[15]~46_combout ),
	.asdata(\CPU|WZ1[15]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|SP[8]~48_combout ),
	.ena(\CPU|SP[0]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|SP [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|SP[15] .is_wysiwyg = "true";
defparam \CPU|SP[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \CPU|B[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|H[7]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|B[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|B[7] .is_wysiwyg = "true";
defparam \CPU|B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N14
cycloneive_lcell_comb \CPU|W~4 (
// Equation(s):
// \CPU|W~4_combout  = (\CPU|W[6]~3_combout  & (((\CPU|W[6]~2_combout )))) # (!\CPU|W[6]~3_combout  & ((\CPU|W[6]~2_combout  & (\CPU|SP [15])) # (!\CPU|W[6]~2_combout  & ((\CPU|B [7])))))

	.dataa(\CPU|SP [15]),
	.datab(\CPU|W[6]~3_combout ),
	.datac(\CPU|W[6]~2_combout ),
	.datad(\CPU|B [7]),
	.cin(gnd),
	.combout(\CPU|W~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~4 .lut_mask = 16'hE3E0;
defparam \CPU|W~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N12
cycloneive_lcell_comb \CPU|W~5 (
// Equation(s):
// \CPU|W~5_combout  = (\CPU|W~4_combout  & ((\CPU|A [7]) # ((!\CPU|W[6]~3_combout )))) # (!\CPU|W~4_combout  & (((\CPU|H [7] & \CPU|W[6]~3_combout ))))

	.dataa(\CPU|A [7]),
	.datab(\CPU|W~4_combout ),
	.datac(\CPU|H [7]),
	.datad(\CPU|W[6]~3_combout ),
	.cin(gnd),
	.combout(\CPU|W~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~5 .lut_mask = 16'hB8CC;
defparam \CPU|W~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N4
cycloneive_lcell_comb \CPU|Selector48~0 (
// Equation(s):
// \CPU|Selector48~0_combout  = (\CPU|state.011~q  & ((\CPU|H [7]))) # (!\CPU|state.011~q  & (\CPU|H[7]~0_combout ))

	.dataa(\CPU|H[7]~0_combout ),
	.datab(\CPU|state.011~q ),
	.datac(\CPU|H [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector48~0 .lut_mask = 16'hE2E2;
defparam \CPU|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y6_N5
dffeas \CPU|D[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|D[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|D [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|D[7] .is_wysiwyg = "true";
defparam \CPU|D[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N6
cycloneive_lcell_comb \CPU|W~7 (
// Equation(s):
// \CPU|W~7_combout  = (\CPU|W[6]~6_combout  & ((\CPU|D [7]))) # (!\CPU|W[6]~6_combout  & (\CPU|W~5_combout ))

	.dataa(\CPU|W~5_combout ),
	.datab(\CPU|D [7]),
	.datac(gnd),
	.datad(\CPU|W[6]~6_combout ),
	.cin(gnd),
	.combout(\CPU|W~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~7 .lut_mask = 16'hCCAA;
defparam \CPU|W~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \CPU|W~8 (
// Equation(s):
// \CPU|W~8_combout  = (\CPU|always3~5_combout  & (\CPU|W~7_combout  & ((\CPU|W~1_combout )))) # (!\CPU|always3~5_combout  & ((\CPU|Z[7]~1_combout ) # ((\CPU|W~7_combout  & \CPU|W~1_combout ))))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|W~7_combout ),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\CPU|W~1_combout ),
	.cin(gnd),
	.combout(\CPU|W~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|W~8 .lut_mask = 16'hDC50;
defparam \CPU|W~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \CPU|W[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|W~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|W[7]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|W [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|W[7] .is_wysiwyg = "true";
defparam \CPU|W[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N28
cycloneive_lcell_comb \CPU|Z1[7]~1 (
// Equation(s):
// \CPU|Z1[7]~1_combout  = (\CPU|incdec~q  & ((\CPU|Add3~14_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [7]))

	.dataa(\CPU|Z [7]),
	.datab(gnd),
	.datac(\CPU|incdec~q ),
	.datad(\CPU|Add3~14_combout ),
	.cin(gnd),
	.combout(\CPU|Z1[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z1[7]~1 .lut_mask = 16'hFA0A;
defparam \CPU|Z1[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N22
cycloneive_lcell_comb \CPU|H[7]~18 (
// Equation(s):
// \CPU|H[7]~18_combout  = (\CPU|save_r~q  & ((\CPU|Z1[7]~1_combout ))) # (!\CPU|save_r~q  & (\CPU|W [7]))

	.dataa(gnd),
	.datab(\CPU|W [7]),
	.datac(\CPU|Z1[7]~1_combout ),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|H[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[7]~18 .lut_mask = 16'hF0CC;
defparam \CPU|H[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N16
cycloneive_lcell_comb \CPU|H[7]~0 (
// Equation(s):
// \CPU|H[7]~0_combout  = (\CPU|incdec~q  & ((\CPU|save_r~q  & (\CPU|H[7]~18_combout )) # (!\CPU|save_r~q  & ((\CPU|Add4~30_combout ))))) # (!\CPU|incdec~q  & (\CPU|H[7]~18_combout ))

	.dataa(\CPU|H[7]~18_combout ),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|Add4~30_combout ),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|H[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[7]~0 .lut_mask = 16'hAAE2;
defparam \CPU|H[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N26
cycloneive_lcell_comb \CPU|H[7]~feeder (
// Equation(s):
// \CPU|H[7]~feeder_combout  = \CPU|H[7]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|H[7]~0_combout ),
	.cin(gnd),
	.combout(\CPU|H[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[7]~feeder .lut_mask = 16'hFF00;
defparam \CPU|H[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N12
cycloneive_lcell_comb \CPU|Add9~28 (
// Equation(s):
// \CPU|Add9~28_combout  = ((\CPU|W [6] $ (\CPU|H [6] $ (!\CPU|Add9~27 )))) # (GND)
// \CPU|Add9~29  = CARRY((\CPU|W [6] & ((\CPU|H [6]) # (!\CPU|Add9~27 ))) # (!\CPU|W [6] & (\CPU|H [6] & !\CPU|Add9~27 )))

	.dataa(\CPU|W [6]),
	.datab(\CPU|H [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~27 ),
	.combout(\CPU|Add9~28_combout ),
	.cout(\CPU|Add9~29 ));
// synopsys translate_off
defparam \CPU|Add9~28 .lut_mask = 16'h698E;
defparam \CPU|Add9~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N14
cycloneive_lcell_comb \CPU|Add9~30 (
// Equation(s):
// \CPU|Add9~30_combout  = (\CPU|W [7] & ((\CPU|H [7] & (\CPU|Add9~29  & VCC)) # (!\CPU|H [7] & (!\CPU|Add9~29 )))) # (!\CPU|W [7] & ((\CPU|H [7] & (!\CPU|Add9~29 )) # (!\CPU|H [7] & ((\CPU|Add9~29 ) # (GND)))))
// \CPU|Add9~31  = CARRY((\CPU|W [7] & (!\CPU|H [7] & !\CPU|Add9~29 )) # (!\CPU|W [7] & ((!\CPU|Add9~29 ) # (!\CPU|H [7]))))

	.dataa(\CPU|W [7]),
	.datab(\CPU|H [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add9~29 ),
	.combout(\CPU|Add9~30_combout ),
	.cout(\CPU|Add9~31 ));
// synopsys translate_off
defparam \CPU|Add9~30 .lut_mask = 16'h9617;
defparam \CPU|Add9~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y7_N27
dffeas \CPU|H[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|H[7]~feeder_combout ),
	.asdata(\CPU|Add9~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|H[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|H [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|H[7] .is_wysiwyg = "true";
defparam \CPU|H[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N24
cycloneive_lcell_comb \CPU|Z~19 (
// Equation(s):
// \CPU|Z~19_combout  = (\CPU|always3~7_combout  & ((\CPU|always3~8_combout ) # ((\CPU|D [7])))) # (!\CPU|always3~7_combout  & (!\CPU|always3~8_combout  & ((\CPU|B [7]))))

	.dataa(\CPU|always3~7_combout ),
	.datab(\CPU|always3~8_combout ),
	.datac(\CPU|D [7]),
	.datad(\CPU|B [7]),
	.cin(gnd),
	.combout(\CPU|Z~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~19 .lut_mask = 16'hB9A8;
defparam \CPU|Z~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N14
cycloneive_lcell_comb \CPU|Z~20 (
// Equation(s):
// \CPU|Z~20_combout  = (\CPU|always3~8_combout  & ((\CPU|Z~19_combout  & ((\CPU|A [7]))) # (!\CPU|Z~19_combout  & (\CPU|H [7])))) # (!\CPU|always3~8_combout  & (((\CPU|Z~19_combout ))))

	.dataa(\CPU|always3~8_combout ),
	.datab(\CPU|H [7]),
	.datac(\CPU|A [7]),
	.datad(\CPU|Z~19_combout ),
	.cin(gnd),
	.combout(\CPU|Z~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~20 .lut_mask = 16'hF588;
defparam \CPU|Z~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \CPU|Z[7]~16 (
// Equation(s):
// \CPU|Z[7]~16_combout  = (\CPU|always3~9_combout  & (!\CPU|read_rp~q  & (!\CPU|always3~7_combout  & \CPU|always3~8_combout )))

	.dataa(\CPU|always3~9_combout ),
	.datab(\CPU|read_rp~q ),
	.datac(\CPU|always3~7_combout ),
	.datad(\CPU|always3~8_combout ),
	.cin(gnd),
	.combout(\CPU|Z[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~16 .lut_mask = 16'h0200;
defparam \CPU|Z[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \CPU|Z[7]~18 (
// Equation(s):
// \CPU|Z[7]~18_combout  = (\CPU|read_rp~q  & (((\CPU|IR [7])) # (!\CPU|Z[7]~17_combout ))) # (!\CPU|read_rp~q  & (((\CPU|Z[7]~16_combout ))))

	.dataa(\CPU|Z[7]~17_combout ),
	.datab(\CPU|Z[7]~16_combout ),
	.datac(\CPU|read_rp~q ),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|Z[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~18 .lut_mask = 16'hFC5C;
defparam \CPU|Z[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cycloneive_lcell_comb \CPU|Z~21 (
// Equation(s):
// \CPU|Z~21_combout  = (\CPU|Z[7]~18_combout  & (((\CPU|L [7]) # (\CPU|Z[7]~15_combout )))) # (!\CPU|Z[7]~18_combout  & (\CPU|Z~20_combout  & ((!\CPU|Z[7]~15_combout ))))

	.dataa(\CPU|Z~20_combout ),
	.datab(\CPU|L [7]),
	.datac(\CPU|Z[7]~18_combout ),
	.datad(\CPU|Z[7]~15_combout ),
	.cin(gnd),
	.combout(\CPU|Z~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~21 .lut_mask = 16'hF0CA;
defparam \CPU|Z~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cycloneive_lcell_comb \CPU|Z~22 (
// Equation(s):
// \CPU|Z~22_combout  = (\CPU|Z[7]~15_combout  & ((\CPU|Z~21_combout  & ((\CPU|FS~q ))) # (!\CPU|Z~21_combout  & (\CPU|SP [7])))) # (!\CPU|Z[7]~15_combout  & (((\CPU|Z~21_combout ))))

	.dataa(\CPU|Z[7]~15_combout ),
	.datab(\CPU|SP [7]),
	.datac(\CPU|FS~q ),
	.datad(\CPU|Z~21_combout ),
	.cin(gnd),
	.combout(\CPU|Z~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~22 .lut_mask = 16'hF588;
defparam \CPU|Z~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \CPU|Z[7]~11 (
// Equation(s):
// \CPU|Z[7]~11_combout  = (\CPU|Z[7]~10_combout ) # (!\CPU|state.011~q )

	.dataa(gnd),
	.datab(\CPU|state.011~q ),
	.datac(gnd),
	.datad(\CPU|Z[7]~10_combout ),
	.cin(gnd),
	.combout(\CPU|Z[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~11 .lut_mask = 16'hFF33;
defparam \CPU|Z[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cycloneive_lcell_comb \CPU|Selector40~0 (
// Equation(s):
// \CPU|Selector40~0_combout  = (\CPU|state.011~q  & ((\CPU|L [7]))) # (!\CPU|state.011~q  & (\CPU|L[7]~7_combout ))

	.dataa(\CPU|L[7]~7_combout ),
	.datab(gnd),
	.datac(\CPU|state.011~q ),
	.datad(\CPU|L [7]),
	.cin(gnd),
	.combout(\CPU|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector40~0 .lut_mask = 16'hFA0A;
defparam \CPU|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \CPU|E[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|E[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|E [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|E[7] .is_wysiwyg = "true";
defparam \CPU|E[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cycloneive_lcell_comb \CPU|Z~23 (
// Equation(s):
// \CPU|Z~23_combout  = (\CPU|Z[7]~14_combout  & (((\CPU|Z[7]~11_combout ) # (\CPU|E [7])))) # (!\CPU|Z[7]~14_combout  & (\CPU|Z~22_combout  & (!\CPU|Z[7]~11_combout )))

	.dataa(\CPU|Z[7]~14_combout ),
	.datab(\CPU|Z~22_combout ),
	.datac(\CPU|Z[7]~11_combout ),
	.datad(\CPU|E [7]),
	.cin(gnd),
	.combout(\CPU|Z~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~23 .lut_mask = 16'hAEA4;
defparam \CPU|Z~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y7_N23
dffeas \CPU|C[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|L[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|C[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|C [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|C[7] .is_wysiwyg = "true";
defparam \CPU|C[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N14
cycloneive_lcell_comb \CPU|WideOr12~1 (
// Equation(s):
// \CPU|WideOr12~1_combout  = (\CPU|Z[0]~0_combout  & (!\CPU|Z[7]~1_combout  & (\Mux6~4_combout  & \Mux5~7_combout )))

	.dataa(\CPU|Z[0]~0_combout ),
	.datab(\CPU|Z[7]~1_combout ),
	.datac(\Mux6~4_combout ),
	.datad(\Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr12~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr12~1 .lut_mask = 16'h2000;
defparam \CPU|WideOr12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \CPU|WideOr12~0 (
// Equation(s):
// \CPU|WideOr12~0_combout  = (!\Mux1~3_combout  & (!\Mux4~3_combout  & (!\Mux2~3_combout  & !\Mux3~15_combout )))

	.dataa(\Mux1~3_combout ),
	.datab(\Mux4~3_combout ),
	.datac(\Mux2~3_combout ),
	.datad(\Mux3~15_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr12~0 .lut_mask = 16'h0001;
defparam \CPU|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N2
cycloneive_lcell_comb \CPU|Selector5~0 (
// Equation(s):
// \CPU|Selector5~0_combout  = (\CPU|Z [7] & (!\CPU|WideOr12~2_combout  & ((!\CPU|WideOr12~0_combout ) # (!\CPU|WideOr12~1_combout ))))

	.dataa(\CPU|WideOr12~1_combout ),
	.datab(\CPU|Z [7]),
	.datac(\CPU|WideOr12~0_combout ),
	.datad(\CPU|WideOr12~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector5~0 .lut_mask = 16'h004C;
defparam \CPU|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cycloneive_lcell_comb \CPU|Z~24 (
// Equation(s):
// \CPU|Z~24_combout  = (\CPU|Z~23_combout  & ((\CPU|C [7]) # ((!\CPU|Z[7]~11_combout )))) # (!\CPU|Z~23_combout  & (((\CPU|Z[7]~11_combout  & \CPU|Selector5~0_combout ))))

	.dataa(\CPU|Z~23_combout ),
	.datab(\CPU|C [7]),
	.datac(\CPU|Z[7]~11_combout ),
	.datad(\CPU|Selector5~0_combout ),
	.cin(gnd),
	.combout(\CPU|Z~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~24 .lut_mask = 16'hDA8A;
defparam \CPU|Z~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N28
cycloneive_lcell_comb \CPU|Z~25 (
// Equation(s):
// \CPU|Z~25_combout  = (\CPU|M8~q ) # ((\CPU|always3~1_combout  & (\CPU|M12~q  & !\CPU|M9~q )))

	.dataa(\CPU|always3~1_combout ),
	.datab(\CPU|M12~q ),
	.datac(\CPU|M8~q ),
	.datad(\CPU|M9~q ),
	.cin(gnd),
	.combout(\CPU|Z~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~25 .lut_mask = 16'hF0F8;
defparam \CPU|Z~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N30
cycloneive_lcell_comb \CPU|Z~26 (
// Equation(s):
// \CPU|Z~26_combout  = (\CPU|M4~q ) # ((!\CPU|M5~q  & (\CPU|addr[13]~10_combout  & \CPU|Z~25_combout )))

	.dataa(\CPU|M5~q ),
	.datab(\CPU|addr[13]~10_combout ),
	.datac(\CPU|M4~q ),
	.datad(\CPU|Z~25_combout ),
	.cin(gnd),
	.combout(\CPU|Z~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~26 .lut_mask = 16'hF4F0;
defparam \CPU|Z~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N20
cycloneive_lcell_comb \CPU|Z~27 (
// Equation(s):
// \CPU|Z~27_combout  = ((!\CPU|M2~q  & ((\CPU|M3~q ) # (!\CPU|Z~26_combout )))) # (!\CPU|state.010~q )

	.dataa(\CPU|M2~q ),
	.datab(\CPU|M3~q ),
	.datac(\CPU|Z~26_combout ),
	.datad(\CPU|state.010~q ),
	.cin(gnd),
	.combout(\CPU|Z~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~27 .lut_mask = 16'h45FF;
defparam \CPU|Z~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N20
cycloneive_lcell_comb \CPU|Z[0]~28 (
// Equation(s):
// \CPU|Z[0]~28_combout  = (\CPU|M17~2_combout  & (\reset_n~q  & ((\CPU|always3~5_combout ) # (!\CPU|Z~27_combout ))))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|M17~2_combout ),
	.datac(\CPU|Z~27_combout ),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\CPU|Z[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[0]~28 .lut_mask = 16'h8C00;
defparam \CPU|Z[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N0
cycloneive_lcell_comb \CPU|always3~6 (
// Equation(s):
// \CPU|always3~6_combout  = (\CPU|jmp~q ) # (\CPU|daa~q )

	.dataa(gnd),
	.datab(\CPU|jmp~q ),
	.datac(gnd),
	.datad(\CPU|daa~q ),
	.cin(gnd),
	.combout(\CPU|always3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|always3~6 .lut_mask = 16'hFFCC;
defparam \CPU|always3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \CPU|Z[7]~29 (
// Equation(s):
// \CPU|Z[7]~29_combout  = (\CPU|always3~6_combout ) # ((!\CPU|always3~9_combout  & (\CPU|always3~8_combout  & \CPU|always3~7_combout )))

	.dataa(\CPU|always3~6_combout ),
	.datab(\CPU|always3~9_combout ),
	.datac(\CPU|always3~8_combout ),
	.datad(\CPU|always3~7_combout ),
	.cin(gnd),
	.combout(\CPU|Z[7]~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~29 .lut_mask = 16'hBAAA;
defparam \CPU|Z[7]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \CPU|Z[0]~30 (
// Equation(s):
// \CPU|Z[0]~30_combout  = (\CPU|always3~5_combout  & (((!\CPU|read_rp~q  & \CPU|Z[7]~29_combout )) # (!\CPU|state.011~q )))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|read_rp~q ),
	.datac(\CPU|Z[7]~29_combout ),
	.datad(\CPU|state.011~q ),
	.cin(gnd),
	.combout(\CPU|Z[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[0]~30 .lut_mask = 16'h20AA;
defparam \CPU|Z[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \CPU|Z[0]~31 (
// Equation(s):
// \CPU|Z[0]~31_combout  = (\CPU|Z[0]~28_combout  & (((!\CPU|state.011~q  & \CPU|state.010~q )) # (!\CPU|Z[0]~30_combout )))

	.dataa(\CPU|Z[0]~28_combout ),
	.datab(\CPU|Z[0]~30_combout ),
	.datac(\CPU|state.011~q ),
	.datad(\CPU|state.010~q ),
	.cin(gnd),
	.combout(\CPU|Z[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[0]~31 .lut_mask = 16'h2A22;
defparam \CPU|Z[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N17
dffeas \CPU|Z[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Z[7]~feeder_combout ),
	.asdata(\CPU|Z~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|always3~5_combout ),
	.ena(\CPU|Z[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Z [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Z[7] .is_wysiwyg = "true";
defparam \CPU|Z[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_lcell_comb \CPU|Add3~12 (
// Equation(s):
// \CPU|Add3~12_combout  = ((\CPU|Z [6] $ (\CPU|IR [0] $ (!\CPU|Add3~11 )))) # (GND)
// \CPU|Add3~13  = CARRY((\CPU|Z [6] & ((\CPU|IR [0]) # (!\CPU|Add3~11 ))) # (!\CPU|Z [6] & (\CPU|IR [0] & !\CPU|Add3~11 )))

	.dataa(\CPU|Z [6]),
	.datab(\CPU|IR [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~11 ),
	.combout(\CPU|Add3~12_combout ),
	.cout(\CPU|Add3~13 ));
// synopsys translate_off
defparam \CPU|Add3~12 .lut_mask = 16'h698E;
defparam \CPU|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N20
cycloneive_lcell_comb \CPU|Add3~14 (
// Equation(s):
// \CPU|Add3~14_combout  = \CPU|Z [7] $ (\CPU|Add3~13  $ (\CPU|IR [0]))

	.dataa(\CPU|Z [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|IR [0]),
	.cin(\CPU|Add3~13 ),
	.combout(\CPU|Add3~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add3~14 .lut_mask = 16'hA55A;
defparam \CPU|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \CPU|A~11 (
// Equation(s):
// \CPU|A~11_combout  = (\CPU|save_a~q  & ((\CPU|incdec~q  & (\CPU|Add3~14_combout )) # (!\CPU|incdec~q  & ((\CPU|Z [7])))))

	.dataa(\CPU|incdec~q ),
	.datab(\CPU|Add3~14_combout ),
	.datac(\CPU|save_a~q ),
	.datad(\CPU|Z [7]),
	.cin(gnd),
	.combout(\CPU|A~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~11 .lut_mask = 16'hD080;
defparam \CPU|A~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \CPU|A~12 (
// Equation(s):
// \CPU|A~12_combout  = (!\CPU|save_a~q  & ((\CPU|A~5_combout  & ((\CPU|H[7]~0_combout ))) # (!\CPU|A~5_combout  & (\CPU|A [7]))))

	.dataa(\CPU|A [7]),
	.datab(\CPU|save_a~q ),
	.datac(\CPU|H[7]~0_combout ),
	.datad(\CPU|A~5_combout ),
	.cin(gnd),
	.combout(\CPU|A~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~12 .lut_mask = 16'h3022;
defparam \CPU|A~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \CPU|A~10 (
// Equation(s):
// \CPU|A~10_combout  = (\CPU|IR [5] & ((\CPU|Decoder0~0_combout  & ((\CPU|A [7]))) # (!\CPU|Decoder0~0_combout  & (\CPU|Mux1~1_combout )))) # (!\CPU|IR [5] & (\CPU|Mux1~1_combout ))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|Mux1~1_combout ),
	.datac(\CPU|Decoder0~0_combout ),
	.datad(\CPU|A [7]),
	.cin(gnd),
	.combout(\CPU|A~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~10 .lut_mask = 16'hEC4C;
defparam \CPU|A~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \CPU|A~13 (
// Equation(s):
// \CPU|A~13_combout  = (\CPU|save_alu~q  & (((\CPU|A~10_combout )))) # (!\CPU|save_alu~q  & ((\CPU|A~11_combout ) # ((\CPU|A~12_combout ))))

	.dataa(\CPU|A~11_combout ),
	.datab(\CPU|save_alu~q ),
	.datac(\CPU|A~12_combout ),
	.datad(\CPU|A~10_combout ),
	.cin(gnd),
	.combout(\CPU|A~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~13 .lut_mask = 16'hFE32;
defparam \CPU|A~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \CPU|Selector32~0 (
// Equation(s):
// \CPU|Selector32~0_combout  = (\Mux3~15_combout  & ((\CPU|FC~q ) # ((!\Mux2~3_combout )))) # (!\Mux3~15_combout  & (((\CPU|A [0] & \Mux2~3_combout ))))

	.dataa(\CPU|FC~q ),
	.datab(\CPU|A [0]),
	.datac(\Mux3~15_combout ),
	.datad(\Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~0 .lut_mask = 16'hACF0;
defparam \CPU|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \CPU|Selector32~1 (
// Equation(s):
// \CPU|Selector32~1_combout  = (\Mux4~3_combout  & ((\Mux2~3_combout  $ (!\CPU|Selector32~0_combout )))) # (!\Mux4~3_combout  & (\CPU|A [6] & (\Mux2~3_combout )))

	.dataa(\CPU|A [6]),
	.datab(\Mux2~3_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\CPU|Selector32~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~1 .lut_mask = 16'hC838;
defparam \CPU|Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \CPU|Selector32~2 (
// Equation(s):
// \CPU|Selector32~2_combout  = (\CPU|Selector39~0_combout  & (\CPU|Selector32~1_combout  $ (((\CPU|A [7] & !\Mux2~3_combout ))))) # (!\CPU|Selector39~0_combout  & (\CPU|A [7]))

	.dataa(\CPU|A [7]),
	.datab(\Mux2~3_combout ),
	.datac(\CPU|Selector32~1_combout ),
	.datad(\CPU|Selector39~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector32~2 .lut_mask = 16'hD2AA;
defparam \CPU|Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N10
cycloneive_lcell_comb \CPU|A[7]~1 (
// Equation(s):
// \CPU|A[7]~1_combout  = (\CPU|state.000~q  & ((\CPU|Selector32~2_combout ))) # (!\CPU|state.000~q  & (\CPU|A~13_combout ))

	.dataa(\CPU|A~13_combout ),
	.datab(\CPU|state.000~q ),
	.datac(gnd),
	.datad(\CPU|Selector32~2_combout ),
	.cin(gnd),
	.combout(\CPU|A[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A[7]~1 .lut_mask = 16'hEE22;
defparam \CPU|A[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N28
cycloneive_lcell_comb \CPU|A~14 (
// Equation(s):
// \CPU|A~14_combout  = (\CPU|A~8_combout  & (\CPU|A [7])) # (!\CPU|A~8_combout  & ((\CPU|Z[7]~1_combout )))

	.dataa(\CPU|A [7]),
	.datab(\CPU|A~8_combout ),
	.datac(gnd),
	.datad(\CPU|Z[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU|A~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~14 .lut_mask = 16'hBB88;
defparam \CPU|A~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N11
dffeas \CPU|A[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|A[7]~1_combout ),
	.asdata(\CPU|A~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|W[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|A[7] .is_wysiwyg = "true";
defparam \CPU|A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
cycloneive_lcell_comb \CPU|Add0~27 (
// Equation(s):
// \CPU|Add0~27_combout  = \CPU|IR [4] $ (\CPU|Add0~26 )

	.dataa(\CPU|IR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|Add0~26 ),
	.combout(\CPU|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~27 .lut_mask = 16'h5A5A;
defparam \CPU|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \CPU|Selector31~1 (
// Equation(s):
// \CPU|Selector31~1_combout  = (\CPU|Add0~27_combout  & (((\CPU|IR [4] & \CPU|IR [3])) # (!\CPU|IR [5])))

	.dataa(\CPU|Add0~27_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~1 .lut_mask = 16'hA222;
defparam \CPU|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N16
cycloneive_lcell_comb \CPU|Selector31~2 (
// Equation(s):
// \CPU|Selector31~2_combout  = (\CPU|save_alu~q  & ((\CPU|Selector31~1_combout ) # ((\CPU|daa~q  & \CPU|FC~q ))))

	.dataa(\CPU|daa~q ),
	.datab(\CPU|FC~q ),
	.datac(\CPU|save_alu~q ),
	.datad(\CPU|Selector31~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~2 .lut_mask = 16'hF080;
defparam \CPU|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N24
cycloneive_lcell_comb \CPU|Selector31~4 (
// Equation(s):
// \CPU|Selector31~4_combout  = (!\CPU|state.000~q  & ((\CPU|Selector31~2_combout ) # ((\CPU|Selector31~3_combout  & !\CPU|save_alu~q ))))

	.dataa(\CPU|state.000~q ),
	.datab(\CPU|Selector31~3_combout ),
	.datac(\CPU|save_alu~q ),
	.datad(\CPU|Selector31~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~4 .lut_mask = 16'h5504;
defparam \CPU|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N12
cycloneive_lcell_comb \CPU|Selector31~6 (
// Equation(s):
// \CPU|Selector31~6_combout  = (\CPU|Selector31~4_combout ) # ((\CPU|Selector31~5_combout  & ((!\CPU|Selector84~2_combout ) # (!\CPU|Decoder2~7_combout ))))

	.dataa(\CPU|Selector31~5_combout ),
	.datab(\CPU|Decoder2~7_combout ),
	.datac(\CPU|Selector84~2_combout ),
	.datad(\CPU|Selector31~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~6 .lut_mask = 16'hFF2A;
defparam \CPU|Selector31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y7_N16
cycloneive_lcell_comb \CPU|Add9~32 (
// Equation(s):
// \CPU|Add9~32_combout  = !\CPU|Add9~31 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\CPU|Add9~31 ),
	.combout(\CPU|Add9~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add9~32 .lut_mask = 16'h0F0F;
defparam \CPU|Add9~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N8
cycloneive_lcell_comb \CPU|FC~6 (
// Equation(s):
// \CPU|FC~6_combout  = (\CPU|FC~q  & (((!\CPU|always3~5_combout  & !\CPU|FC~4_combout )) # (!\CPU|M17~2_combout )))

	.dataa(\CPU|M17~2_combout ),
	.datab(\CPU|FC~q ),
	.datac(\CPU|always3~5_combout ),
	.datad(\CPU|FC~4_combout ),
	.cin(gnd),
	.combout(\CPU|FC~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FC~6 .lut_mask = 16'h444C;
defparam \CPU|FC~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N18
cycloneive_lcell_comb \CPU|FC~7 (
// Equation(s):
// \CPU|FC~7_combout  = (\CPU|FC~6_combout ) # ((\CPU|M17~2_combout  & (\CPU|Add9~32_combout  & \CPU|FC~5_combout )))

	.dataa(\CPU|M17~2_combout ),
	.datab(\CPU|Add9~32_combout ),
	.datac(\CPU|FC~6_combout ),
	.datad(\CPU|FC~5_combout ),
	.cin(gnd),
	.combout(\CPU|FC~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FC~7 .lut_mask = 16'hF8F0;
defparam \CPU|FC~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \CPU|Selector31~7 (
// Equation(s):
// \CPU|Selector31~7_combout  = (\Mux2~3_combout  & ((\Mux4~3_combout  & ((\CPU|A [0]))) # (!\Mux4~3_combout  & (\CPU|A [7])))) # (!\Mux2~3_combout  & (((\Mux4~3_combout ))))

	.dataa(\CPU|A [7]),
	.datab(\CPU|A [0]),
	.datac(\Mux2~3_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~7 .lut_mask = 16'hCFA0;
defparam \CPU|Selector31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N22
cycloneive_lcell_comb \CPU|Selector31~8 (
// Equation(s):
// \CPU|Selector31~8_combout  = (\CPU|FC~q  & (!\Mux2~3_combout  & ((!\Mux3~15_combout ) # (!\CPU|Selector31~7_combout ))))

	.dataa(\CPU|Selector31~7_combout ),
	.datab(\CPU|FC~q ),
	.datac(\Mux3~15_combout ),
	.datad(\Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~8 .lut_mask = 16'h004C;
defparam \CPU|Selector31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N4
cycloneive_lcell_comb \CPU|Selector31~9 (
// Equation(s):
// \CPU|Selector31~9_combout  = (\Mux2~3_combout  & (\CPU|Selector31~7_combout )) # (!\Mux2~3_combout  & (((!\CPU|FC~q  & \Mux3~15_combout ))))

	.dataa(\CPU|Selector31~7_combout ),
	.datab(\CPU|FC~q ),
	.datac(\Mux3~15_combout ),
	.datad(\Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~9 .lut_mask = 16'hAA30;
defparam \CPU|Selector31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N10
cycloneive_lcell_comb \CPU|Selector31~10 (
// Equation(s):
// \CPU|Selector31~10_combout  = (\CPU|state.000~q  & ((\CPU|Selector31~8_combout  & (!\CPU|Selector31~9_combout )) # (!\CPU|Selector31~8_combout  & (\CPU|Selector31~9_combout  & \CPU|Selector39~0_combout ))))

	.dataa(\CPU|Selector31~8_combout ),
	.datab(\CPU|state.000~q ),
	.datac(\CPU|Selector31~9_combout ),
	.datad(\CPU|Selector39~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~10 .lut_mask = 16'h4808;
defparam \CPU|Selector31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N20
cycloneive_lcell_comb \CPU|FC~8 (
// Equation(s):
// \CPU|FC~8_combout  = (\CPU|FC~7_combout ) # ((\CPU|state~15_combout  & ((\CPU|Selector31~6_combout ) # (\CPU|Selector31~10_combout ))))

	.dataa(\CPU|Selector31~6_combout ),
	.datab(\CPU|FC~7_combout ),
	.datac(\CPU|state~15_combout ),
	.datad(\CPU|Selector31~10_combout ),
	.cin(gnd),
	.combout(\CPU|FC~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FC~8 .lut_mask = 16'hFCEC;
defparam \CPU|FC~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y10_N21
dffeas \CPU|FC (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|FC~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FC .is_wysiwyg = "true";
defparam \CPU|FC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N28
cycloneive_lcell_comb \CPU|Z~32 (
// Equation(s):
// \CPU|Z~32_combout  = (\CPU|always3~8_combout  & (((\CPU|always3~7_combout )))) # (!\CPU|always3~8_combout  & ((\CPU|always3~7_combout  & ((\CPU|D [0]))) # (!\CPU|always3~7_combout  & (\CPU|B [0]))))

	.dataa(\CPU|always3~8_combout ),
	.datab(\CPU|B [0]),
	.datac(\CPU|always3~7_combout ),
	.datad(\CPU|D [0]),
	.cin(gnd),
	.combout(\CPU|Z~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~32 .lut_mask = 16'hF4A4;
defparam \CPU|Z~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N6
cycloneive_lcell_comb \CPU|Z~33 (
// Equation(s):
// \CPU|Z~33_combout  = (\CPU|always3~8_combout  & ((\CPU|Z~32_combout  & (\CPU|A [0])) # (!\CPU|Z~32_combout  & ((\CPU|H [0]))))) # (!\CPU|always3~8_combout  & (((\CPU|Z~32_combout ))))

	.dataa(\CPU|always3~8_combout ),
	.datab(\CPU|A [0]),
	.datac(\CPU|H [0]),
	.datad(\CPU|Z~32_combout ),
	.cin(gnd),
	.combout(\CPU|Z~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~33 .lut_mask = 16'hDDA0;
defparam \CPU|Z~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cycloneive_lcell_comb \CPU|Z~34 (
// Equation(s):
// \CPU|Z~34_combout  = (\CPU|Z[7]~15_combout  & ((\CPU|Z[7]~18_combout ) # ((\CPU|SP [0])))) # (!\CPU|Z[7]~15_combout  & (!\CPU|Z[7]~18_combout  & ((\CPU|Z~33_combout ))))

	.dataa(\CPU|Z[7]~15_combout ),
	.datab(\CPU|Z[7]~18_combout ),
	.datac(\CPU|SP [0]),
	.datad(\CPU|Z~33_combout ),
	.cin(gnd),
	.combout(\CPU|Z~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~34 .lut_mask = 16'hB9A8;
defparam \CPU|Z~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cycloneive_lcell_comb \CPU|Z~35 (
// Equation(s):
// \CPU|Z~35_combout  = (\CPU|Z[7]~18_combout  & ((\CPU|Z~34_combout  & (\CPU|FC~q )) # (!\CPU|Z~34_combout  & ((\CPU|L [0]))))) # (!\CPU|Z[7]~18_combout  & (((\CPU|Z~34_combout ))))

	.dataa(\CPU|FC~q ),
	.datab(\CPU|Z[7]~18_combout ),
	.datac(\CPU|L [0]),
	.datad(\CPU|Z~34_combout ),
	.cin(gnd),
	.combout(\CPU|Z~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~35 .lut_mask = 16'hBBC0;
defparam \CPU|Z~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cycloneive_lcell_comb \CPU|Selector12~0 (
// Equation(s):
// \CPU|Selector12~0_combout  = (\CPU|Z [0] & (!\CPU|WideOr12~2_combout  & ((!\CPU|WideOr12~1_combout ) # (!\CPU|WideOr12~0_combout ))))

	.dataa(\CPU|WideOr12~0_combout ),
	.datab(\CPU|Z [0]),
	.datac(\CPU|WideOr12~1_combout ),
	.datad(\CPU|WideOr12~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector12~0 .lut_mask = 16'h004C;
defparam \CPU|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cycloneive_lcell_comb \CPU|Z~36 (
// Equation(s):
// \CPU|Z~36_combout  = (\CPU|Z[7]~14_combout  & (((\CPU|Z[7]~11_combout )))) # (!\CPU|Z[7]~14_combout  & ((\CPU|Z[7]~11_combout  & ((\CPU|Selector12~0_combout ))) # (!\CPU|Z[7]~11_combout  & (\CPU|Z~35_combout ))))

	.dataa(\CPU|Z[7]~14_combout ),
	.datab(\CPU|Z~35_combout ),
	.datac(\CPU|Z[7]~11_combout ),
	.datad(\CPU|Selector12~0_combout ),
	.cin(gnd),
	.combout(\CPU|Z~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~36 .lut_mask = 16'hF4A4;
defparam \CPU|Z~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cycloneive_lcell_comb \CPU|Z~37 (
// Equation(s):
// \CPU|Z~37_combout  = (\CPU|Z[7]~14_combout  & ((\CPU|Z~36_combout  & (\CPU|C [0])) # (!\CPU|Z~36_combout  & ((\CPU|E [0]))))) # (!\CPU|Z[7]~14_combout  & (((\CPU|Z~36_combout ))))

	.dataa(\CPU|C [0]),
	.datab(\CPU|E [0]),
	.datac(\CPU|Z[7]~14_combout ),
	.datad(\CPU|Z~36_combout ),
	.cin(gnd),
	.combout(\CPU|Z~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~37 .lut_mask = 16'hAFC0;
defparam \CPU|Z~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \CPU|Z[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Z[0]~feeder_combout ),
	.asdata(\CPU|Z~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|always3~5_combout ),
	.ena(\CPU|Z[0]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Z [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Z[0] .is_wysiwyg = "true";
defparam \CPU|Z[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_lcell_comb \CPU|Z1[3]~5 (
// Equation(s):
// \CPU|Z1[3]~5_combout  = (\CPU|incdec~q  & ((\CPU|Add3~6_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [3]))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|Z [3]),
	.datad(\CPU|Add3~6_combout ),
	.cin(gnd),
	.combout(\CPU|Z1[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z1[3]~5 .lut_mask = 16'hFC30;
defparam \CPU|Z1[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N16
cycloneive_lcell_comb \CPU|Mux5~1 (
// Equation(s):
// \CPU|Mux5~1_combout  = (\CPU|IR [4] & ((\CPU|IR [3] & (\CPU|Add0~17_combout )) # (!\CPU|IR [3] & ((\CPU|Z [3]))))) # (!\CPU|IR [4] & (((\CPU|Z [3]))))

	.dataa(\CPU|Add0~17_combout ),
	.datab(\CPU|Z [3]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux5~1 .lut_mask = 16'hACCC;
defparam \CPU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N18
cycloneive_lcell_comb \CPU|Mux5~2 (
// Equation(s):
// \CPU|Mux5~2_combout  = (\CPU|Mux5~1_combout  & ((\CPU|IR [4]) # (\CPU|IR [3] $ (\CPU|A [3])))) # (!\CPU|Mux5~1_combout  & (\CPU|A [3] & (\CPU|IR [3] $ (\CPU|IR [4]))))

	.dataa(\CPU|IR [3]),
	.datab(\CPU|A [3]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|Mux5~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux5~2 .lut_mask = 16'hF648;
defparam \CPU|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N14
cycloneive_lcell_comb \CPU|Mux5~0 (
// Equation(s):
// \CPU|Mux5~0_combout  = (\CPU|IR [5] & ((\CPU|Mux5~2_combout ))) # (!\CPU|IR [5] & (\CPU|Add0~17_combout ))

	.dataa(\CPU|Add0~17_combout ),
	.datab(\CPU|IR [5]),
	.datac(gnd),
	.datad(\CPU|Mux5~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux5~0 .lut_mask = 16'hEE22;
defparam \CPU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \CPU|A~33 (
// Equation(s):
// \CPU|A~33_combout  = (\CPU|A[2]~19_combout  & (((\CPU|A[2]~18_combout )))) # (!\CPU|A[2]~19_combout  & ((\CPU|A[2]~18_combout  & ((\CPU|A [2]))) # (!\CPU|A[2]~18_combout  & (\CPU|Mux5~0_combout ))))

	.dataa(\CPU|Mux5~0_combout ),
	.datab(\CPU|A [2]),
	.datac(\CPU|A[2]~19_combout ),
	.datad(\CPU|A[2]~18_combout ),
	.cin(gnd),
	.combout(\CPU|A~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~33 .lut_mask = 16'hFC0A;
defparam \CPU|A~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \CPU|A~34 (
// Equation(s):
// \CPU|A~34_combout  = (\CPU|A[2]~19_combout  & ((\CPU|A~33_combout  & ((\CPU|A [4]))) # (!\CPU|A~33_combout  & (!\CPU|A [3])))) # (!\CPU|A[2]~19_combout  & (((\CPU|A~33_combout ))))

	.dataa(\CPU|A [3]),
	.datab(\CPU|A [4]),
	.datac(\CPU|A[2]~19_combout ),
	.datad(\CPU|A~33_combout ),
	.cin(gnd),
	.combout(\CPU|A~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~34 .lut_mask = 16'hCF50;
defparam \CPU|A~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N4
cycloneive_lcell_comb \CPU|A~32 (
// Equation(s):
// \CPU|A~32_combout  = (\CPU|A[2]~16_combout  & (\CPU|A[2]~15_combout )) # (!\CPU|A[2]~16_combout  & ((\CPU|A[2]~15_combout  & (\Mux4~3_combout )) # (!\CPU|A[2]~15_combout  & ((\CPU|H[3]~4_combout )))))

	.dataa(\CPU|A[2]~16_combout ),
	.datab(\CPU|A[2]~15_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\CPU|H[3]~4_combout ),
	.cin(gnd),
	.combout(\CPU|A~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~32 .lut_mask = 16'hD9C8;
defparam \CPU|A~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \CPU|A~35 (
// Equation(s):
// \CPU|A~35_combout  = (\CPU|A~32_combout  & (((\CPU|A~34_combout ) # (!\CPU|A[2]~16_combout )))) # (!\CPU|A~32_combout  & (\CPU|Z1[3]~5_combout  & ((\CPU|A[2]~16_combout ))))

	.dataa(\CPU|Z1[3]~5_combout ),
	.datab(\CPU|A~34_combout ),
	.datac(\CPU|A~32_combout ),
	.datad(\CPU|A[2]~16_combout ),
	.cin(gnd),
	.combout(\CPU|A~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~35 .lut_mask = 16'hCAF0;
defparam \CPU|A~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas \CPU|A[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|A~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|A[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|A[3] .is_wysiwyg = "true";
defparam \CPU|A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \CPU|Mux6~0 (
// Equation(s):
// \CPU|Mux6~0_combout  = (\CPU|Decoder1~0_combout  & ((\CPU|A [2] & (\CPU|Z [2] $ (\CPU|Mux2~0_combout ))) # (!\CPU|A [2] & (\CPU|Z [2] & \CPU|Mux2~0_combout )))) # (!\CPU|Decoder1~0_combout  & ((\CPU|A [2]) # ((\CPU|Z [2]) # (\CPU|Mux2~0_combout ))))

	.dataa(\CPU|Decoder1~0_combout ),
	.datab(\CPU|A [2]),
	.datac(\CPU|Z [2]),
	.datad(\CPU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux6~0 .lut_mask = 16'h7DD4;
defparam \CPU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \CPU|Mux6~1 (
// Equation(s):
// \CPU|Mux6~1_combout  = (\CPU|Mux6~0_combout  & ((\CPU|Decoder1~0_combout ) # ((\CPU|Add0~15_combout ) # (!\CPU|Mux2~0_combout ))))

	.dataa(\CPU|Decoder1~0_combout ),
	.datab(\CPU|Mux6~0_combout ),
	.datac(\CPU|Add0~15_combout ),
	.datad(\CPU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux6~1 .lut_mask = 16'hC8CC;
defparam \CPU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \CPU|A~37 (
// Equation(s):
// \CPU|A~37_combout  = (\CPU|A[2]~19_combout  & (((\CPU|A[2]~18_combout )) # (!\CPU|A [2]))) # (!\CPU|A[2]~19_combout  & (((!\CPU|A[2]~18_combout  & \CPU|Mux6~1_combout ))))

	.dataa(\CPU|A[2]~19_combout ),
	.datab(\CPU|A [2]),
	.datac(\CPU|A[2]~18_combout ),
	.datad(\CPU|Mux6~1_combout ),
	.cin(gnd),
	.combout(\CPU|A~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~37 .lut_mask = 16'hA7A2;
defparam \CPU|A~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \CPU|A~38 (
// Equation(s):
// \CPU|A~38_combout  = (\CPU|A[2]~18_combout  & ((\CPU|A~37_combout  & (\CPU|A [3])) # (!\CPU|A~37_combout  & ((\CPU|A [1]))))) # (!\CPU|A[2]~18_combout  & (((\CPU|A~37_combout ))))

	.dataa(\CPU|A [3]),
	.datab(\CPU|A[2]~18_combout ),
	.datac(\CPU|A [1]),
	.datad(\CPU|A~37_combout ),
	.cin(gnd),
	.combout(\CPU|A~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~38 .lut_mask = 16'hBBC0;
defparam \CPU|A~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \CPU|A~36 (
// Equation(s):
// \CPU|A~36_combout  = (\CPU|A[2]~15_combout  & (((\CPU|A[2]~16_combout )))) # (!\CPU|A[2]~15_combout  & ((\CPU|A[2]~16_combout  & ((\CPU|Z1[2]~4_combout ))) # (!\CPU|A[2]~16_combout  & (\CPU|H[2]~3_combout ))))

	.dataa(\CPU|A[2]~15_combout ),
	.datab(\CPU|H[2]~3_combout ),
	.datac(\CPU|Z1[2]~4_combout ),
	.datad(\CPU|A[2]~16_combout ),
	.cin(gnd),
	.combout(\CPU|A~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~36 .lut_mask = 16'hFA44;
defparam \CPU|A~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \CPU|A~39 (
// Equation(s):
// \CPU|A~39_combout  = (\CPU|A[2]~15_combout  & ((\CPU|A~36_combout  & (\CPU|A~38_combout )) # (!\CPU|A~36_combout  & ((\Mux5~7_combout ))))) # (!\CPU|A[2]~15_combout  & (((\CPU|A~36_combout ))))

	.dataa(\CPU|A[2]~15_combout ),
	.datab(\CPU|A~38_combout ),
	.datac(\Mux5~7_combout ),
	.datad(\CPU|A~36_combout ),
	.cin(gnd),
	.combout(\CPU|A~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~39 .lut_mask = 16'hDDA0;
defparam \CPU|A~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \CPU|A[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|A~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|A[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|A[2] .is_wysiwyg = "true";
defparam \CPU|A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N30
cycloneive_lcell_comb \CPU|FZ~2 (
// Equation(s):
// \CPU|FZ~2_combout  = (\CPU|incdec~q  & \CPU|save_r~q )

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(gnd),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|FZ~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FZ~2 .lut_mask = 16'hCC00;
defparam \CPU|FZ~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \CPU|FA~5 (
// Equation(s):
// \CPU|FA~5_combout  = (!\CPU|save_a~q  & (!\CPU|save_alu~q  & ((\CPU|FZ~2_combout ) # (\CPU|A~4_combout ))))

	.dataa(\CPU|FZ~2_combout ),
	.datab(\CPU|A~4_combout ),
	.datac(\CPU|save_a~q ),
	.datad(\CPU|save_alu~q ),
	.cin(gnd),
	.combout(\CPU|FA~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FA~5 .lut_mask = 16'h000E;
defparam \CPU|FA~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \CPU|FA~6 (
// Equation(s):
// \CPU|FA~6_combout  = (((!\CPU|Z1[2]~4_combout ) # (!\CPU|Z1[0]~0_combout )) # (!\CPU|Z1[3]~5_combout )) # (!\CPU|Z1[1]~3_combout )

	.dataa(\CPU|Z1[1]~3_combout ),
	.datab(\CPU|Z1[3]~5_combout ),
	.datac(\CPU|Z1[0]~0_combout ),
	.datad(\CPU|Z1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|FA~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FA~6 .lut_mask = 16'h7FFF;
defparam \CPU|FA~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \CPU|WideNor1~0 (
// Equation(s):
// \CPU|WideNor1~0_combout  = (!\CPU|Z1[1]~3_combout  & (!\CPU|Z1[3]~5_combout  & (!\CPU|Z1[0]~0_combout  & !\CPU|Z1[2]~4_combout )))

	.dataa(\CPU|Z1[1]~3_combout ),
	.datab(\CPU|Z1[3]~5_combout ),
	.datac(\CPU|Z1[0]~0_combout ),
	.datad(\CPU|Z1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor1~0 .lut_mask = 16'h0001;
defparam \CPU|WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \CPU|FA~7 (
// Equation(s):
// \CPU|FA~7_combout  = (\CPU|save_r~q  & ((\CPU|WideNor1~0_combout ) # ((\CPU|IR [0] & \CPU|FA~6_combout ))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|save_r~q ),
	.datac(\CPU|FA~6_combout ),
	.datad(\CPU|WideNor1~0_combout ),
	.cin(gnd),
	.combout(\CPU|FA~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FA~7 .lut_mask = 16'hCC80;
defparam \CPU|FA~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \CPU|FA~8 (
// Equation(s):
// \CPU|FA~8_combout  = (\CPU|FA~5_combout  & ((\CPU|FA~7_combout ) # ((!\CPU|save_r~q  & \CPU|WZ1[4]~9_combout ))))

	.dataa(\CPU|FA~5_combout ),
	.datab(\CPU|save_r~q ),
	.datac(\CPU|WZ1[4]~9_combout ),
	.datad(\CPU|FA~7_combout ),
	.cin(gnd),
	.combout(\CPU|FA~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FA~8 .lut_mask = 16'hAA20;
defparam \CPU|FA~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N8
cycloneive_lcell_comb \CPU|FA~2 (
// Equation(s):
// \CPU|FA~2_combout  = (!\CPU|IR [4] & (!\CPU|IR [3] & ((\CPU|Z [3]) # (\CPU|A [3]))))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|Z [3]),
	.datac(\CPU|A [3]),
	.datad(\CPU|IR [3]),
	.cin(gnd),
	.combout(\CPU|FA~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FA~2 .lut_mask = 16'h0054;
defparam \CPU|FA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N6
cycloneive_lcell_comb \CPU|FA~3 (
// Equation(s):
// \CPU|FA~3_combout  = (\CPU|FA~2_combout ) # ((\CPU|Decoder0~0_combout  & (\CPU|Mux4~1_combout  $ (!\CPU|ALU~0_combout ))))

	.dataa(\CPU|Mux4~1_combout ),
	.datab(\CPU|ALU~0_combout ),
	.datac(\CPU|FA~2_combout ),
	.datad(\CPU|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\CPU|FA~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FA~3 .lut_mask = 16'hF9F0;
defparam \CPU|FA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N26
cycloneive_lcell_comb \CPU|FA~1 (
// Equation(s):
// \CPU|FA~1_combout  = (!\CPU|IR [5] & (\CPU|Mux4~1_combout  $ (\CPU|IR [4] $ (\CPU|ALU~0_combout ))))

	.dataa(\CPU|Mux4~1_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|ALU~0_combout ),
	.cin(gnd),
	.combout(\CPU|FA~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FA~1 .lut_mask = 16'h2112;
defparam \CPU|FA~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N28
cycloneive_lcell_comb \CPU|FA~4 (
// Equation(s):
// \CPU|FA~4_combout  = (\CPU|save_alu~q  & ((\CPU|FA~1_combout ) # ((\CPU|FA~3_combout  & \CPU|IR [5]))))

	.dataa(\CPU|FA~3_combout ),
	.datab(\CPU|save_alu~q ),
	.datac(\CPU|FA~1_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|FA~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FA~4 .lut_mask = 16'hC8C0;
defparam \CPU|FA~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \CPU|FA~9 (
// Equation(s):
// \CPU|FA~9_combout  = (!\CPU|state.000~q  & (\CPU|state~15_combout  & ((\CPU|FA~8_combout ) # (\CPU|FA~4_combout ))))

	.dataa(\CPU|state.000~q ),
	.datab(\CPU|state~15_combout ),
	.datac(\CPU|FA~8_combout ),
	.datad(\CPU|FA~4_combout ),
	.cin(gnd),
	.combout(\CPU|FA~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FA~9 .lut_mask = 16'h4440;
defparam \CPU|FA~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \CPU|FA~10 (
// Equation(s):
// \CPU|FA~10_combout  = (\CPU|FA~9_combout ) # ((!\CPU|FZ~1_combout  & \CPU|FA~q ))

	.dataa(gnd),
	.datab(\CPU|FZ~1_combout ),
	.datac(\CPU|FA~q ),
	.datad(\CPU|FA~9_combout ),
	.cin(gnd),
	.combout(\CPU|FA~10_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FA~10 .lut_mask = 16'hFF30;
defparam \CPU|FA~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \CPU|FA (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|FA~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FA .is_wysiwyg = "true";
defparam \CPU|FA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
cycloneive_lcell_comb \CPU|comb~0 (
// Equation(s):
// \CPU|comb~0_combout  = (\CPU|FA~q ) # ((\CPU|A [3] & ((\CPU|A [2]) # (\CPU|A [1]))))

	.dataa(\CPU|A [2]),
	.datab(\CPU|A [1]),
	.datac(\CPU|FA~q ),
	.datad(\CPU|A [3]),
	.cin(gnd),
	.combout(\CPU|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|comb~0 .lut_mask = 16'hFEF0;
defparam \CPU|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \CPU|Z~38 (
// Equation(s):
// \CPU|Z~38_combout  = (!\Mux2~3_combout  & (\CPU|comb~0_combout  & !\CPU|Z[7]~1_combout ))

	.dataa(\Mux2~3_combout ),
	.datab(\CPU|comb~0_combout ),
	.datac(gnd),
	.datad(\CPU|Z[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU|Z~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~38 .lut_mask = 16'h0044;
defparam \CPU|Z~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \CPU|C[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|L[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|C[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|C [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|C[1] .is_wysiwyg = "true";
defparam \CPU|C[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N28
cycloneive_lcell_comb \CPU|Z~40 (
// Equation(s):
// \CPU|Z~40_combout  = (\CPU|always3~8_combout  & ((\CPU|H [1]) # ((\CPU|always3~7_combout )))) # (!\CPU|always3~8_combout  & (((\CPU|B [1] & !\CPU|always3~7_combout ))))

	.dataa(\CPU|H [1]),
	.datab(\CPU|always3~8_combout ),
	.datac(\CPU|B [1]),
	.datad(\CPU|always3~7_combout ),
	.cin(gnd),
	.combout(\CPU|Z~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~40 .lut_mask = 16'hCCB8;
defparam \CPU|Z~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y6_N2
cycloneive_lcell_comb \CPU|Z~41 (
// Equation(s):
// \CPU|Z~41_combout  = (\CPU|Z~40_combout  & (((\CPU|A [1]) # (!\CPU|always3~7_combout )))) # (!\CPU|Z~40_combout  & (\CPU|D [1] & ((\CPU|always3~7_combout ))))

	.dataa(\CPU|D [1]),
	.datab(\CPU|Z~40_combout ),
	.datac(\CPU|A [1]),
	.datad(\CPU|always3~7_combout ),
	.cin(gnd),
	.combout(\CPU|Z~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~41 .lut_mask = 16'hE2CC;
defparam \CPU|Z~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \CPU|Z[5]~42 (
// Equation(s):
// \CPU|Z[5]~42_combout  = (!\CPU|read_rp~q  & ((\CPU|always3~7_combout  $ (!\CPU|always3~8_combout )) # (!\CPU|always3~9_combout )))

	.dataa(\CPU|always3~9_combout ),
	.datab(\CPU|read_rp~q ),
	.datac(\CPU|always3~7_combout ),
	.datad(\CPU|always3~8_combout ),
	.cin(gnd),
	.combout(\CPU|Z[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[5]~42 .lut_mask = 16'h3113;
defparam \CPU|Z[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \CPU|Z[5]~43 (
// Equation(s):
// \CPU|Z[5]~43_combout  = (\CPU|Z[5]~42_combout ) # ((\CPU|Z[7]~17_combout  & (\CPU|read_rp~q  & \CPU|IR [5])))

	.dataa(\CPU|Z[7]~17_combout ),
	.datab(\CPU|read_rp~q ),
	.datac(\CPU|IR [5]),
	.datad(\CPU|Z[5]~42_combout ),
	.cin(gnd),
	.combout(\CPU|Z[5]~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[5]~43 .lut_mask = 16'hFF80;
defparam \CPU|Z[5]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \CPU|Selector46~0 (
// Equation(s):
// \CPU|Selector46~0_combout  = (\CPU|state.011~q  & ((\CPU|L [1]))) # (!\CPU|state.011~q  & (\CPU|L[1]~1_combout ))

	.dataa(\CPU|L[1]~1_combout ),
	.datab(\CPU|L [1]),
	.datac(gnd),
	.datad(\CPU|state.011~q ),
	.cin(gnd),
	.combout(\CPU|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector46~0 .lut_mask = 16'hCCAA;
defparam \CPU|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \CPU|E[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|E[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|E [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|E[1] .is_wysiwyg = "true";
defparam \CPU|E[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \CPU|Z[5]~45 (
// Equation(s):
// \CPU|Z[5]~45_combout  = (\CPU|Z[5]~43_combout  & (\CPU|read_rp~q )) # (!\CPU|Z[5]~43_combout  & ((\CPU|Z[7]~13_combout )))

	.dataa(gnd),
	.datab(\CPU|read_rp~q ),
	.datac(\CPU|Z[5]~43_combout ),
	.datad(\CPU|Z[7]~13_combout ),
	.cin(gnd),
	.combout(\CPU|Z[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[5]~45 .lut_mask = 16'hCFC0;
defparam \CPU|Z[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \CPU|Z~46 (
// Equation(s):
// \CPU|Z~46_combout  = (\CPU|Z[5]~43_combout  & (((\CPU|Z[5]~45_combout )))) # (!\CPU|Z[5]~43_combout  & ((\CPU|Z[5]~45_combout  & (\CPU|E [1])) # (!\CPU|Z[5]~45_combout  & ((\CPU|L [1])))))

	.dataa(\CPU|Z[5]~43_combout ),
	.datab(\CPU|E [1]),
	.datac(\CPU|L [1]),
	.datad(\CPU|Z[5]~45_combout ),
	.cin(gnd),
	.combout(\CPU|Z~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~46 .lut_mask = 16'hEE50;
defparam \CPU|Z~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \CPU|Z[5]~44 (
// Equation(s):
// \CPU|Z[5]~44_combout  = (\CPU|Z[5]~43_combout  & ((!\CPU|IR [7]) # (!\CPU|read_rp~q )))

	.dataa(\CPU|Z[5]~43_combout ),
	.datab(\CPU|read_rp~q ),
	.datac(gnd),
	.datad(\CPU|IR [7]),
	.cin(gnd),
	.combout(\CPU|Z[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[5]~44 .lut_mask = 16'h22AA;
defparam \CPU|Z[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \CPU|Z~47 (
// Equation(s):
// \CPU|Z~47_combout  = (\CPU|Z~46_combout  & (((\CPU|SP [1]) # (!\CPU|Z[5]~44_combout )))) # (!\CPU|Z~46_combout  & (\CPU|Z~41_combout  & (\CPU|Z[5]~44_combout )))

	.dataa(\CPU|Z~41_combout ),
	.datab(\CPU|Z~46_combout ),
	.datac(\CPU|Z[5]~44_combout ),
	.datad(\CPU|SP [1]),
	.cin(gnd),
	.combout(\CPU|Z~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~47 .lut_mask = 16'hEC2C;
defparam \CPU|Z~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \CPU|Z~48 (
// Equation(s):
// \CPU|Z~48_combout  = (\CPU|Z[5]~39_combout  & (\CPU|W~1_combout )) # (!\CPU|Z[5]~39_combout  & ((\CPU|W~1_combout  & (\CPU|Z~47_combout )) # (!\CPU|W~1_combout  & ((\Mux6~4_combout )))))

	.dataa(\CPU|Z[5]~39_combout ),
	.datab(\CPU|W~1_combout ),
	.datac(\CPU|Z~47_combout ),
	.datad(\Mux6~4_combout ),
	.cin(gnd),
	.combout(\CPU|Z~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~48 .lut_mask = 16'hD9C8;
defparam \CPU|Z~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \CPU|Z~49 (
// Equation(s):
// \CPU|Z~49_combout  = (\CPU|Z[5]~39_combout  & ((\CPU|Z~48_combout  & ((\CPU|C [1]))) # (!\CPU|Z~48_combout  & (\CPU|Z~38_combout )))) # (!\CPU|Z[5]~39_combout  & (((\CPU|Z~48_combout ))))

	.dataa(\CPU|Z[5]~39_combout ),
	.datab(\CPU|Z~38_combout ),
	.datac(\CPU|C [1]),
	.datad(\CPU|Z~48_combout ),
	.cin(gnd),
	.combout(\CPU|Z~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~49 .lut_mask = 16'hF588;
defparam \CPU|Z~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N8
cycloneive_lcell_comb \CPU|Z[1]~53 (
// Equation(s):
// \CPU|Z[1]~53_combout  = (\CPU|state.010~q  & (\Mux5~7_combout  & (\CPU|Decoder2~5_combout  & \Mux2~3_combout )))

	.dataa(\CPU|state.010~q ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|Decoder2~5_combout ),
	.datad(\Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU|Z[1]~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[1]~53 .lut_mask = 16'h8000;
defparam \CPU|Z[1]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N20
cycloneive_lcell_comb \CPU|Z[1]~50 (
// Equation(s):
// \CPU|Z[1]~50_combout  = (\CPU|state.010~q  & ((\CPU|Z[7]~1_combout  & (\CPU|Decoder2~9_combout  & \Mux1~3_combout )) # (!\CPU|Z[7]~1_combout  & ((!\Mux1~3_combout )))))

	.dataa(\CPU|state.010~q ),
	.datab(\CPU|Z[7]~1_combout ),
	.datac(\CPU|Decoder2~9_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|Z[1]~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[1]~50 .lut_mask = 16'h8022;
defparam \CPU|Z[1]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N0
cycloneive_lcell_comb \CPU|Z[1]~51 (
// Equation(s):
// \CPU|Z[1]~51_combout  = (\CPU|Selector1~2_combout  & (!\Mux3~15_combout  & (\Mux6~4_combout  & !\Mux4~3_combout )))

	.dataa(\CPU|Selector1~2_combout ),
	.datab(\Mux3~15_combout ),
	.datac(\Mux6~4_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Z[1]~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[1]~51 .lut_mask = 16'h0020;
defparam \CPU|Z[1]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \CPU|Z[1]~52 (
// Equation(s):
// \CPU|Z[1]~52_combout  = (!\Mux2~3_combout  & (\CPU|Z[1]~50_combout  & ((\CPU|Z[7]~1_combout ) # (\CPU|Z[1]~51_combout ))))

	.dataa(\Mux2~3_combout ),
	.datab(\CPU|Z[1]~50_combout ),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\CPU|Z[1]~51_combout ),
	.cin(gnd),
	.combout(\CPU|Z[1]~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[1]~52 .lut_mask = 16'h4440;
defparam \CPU|Z[1]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \CPU|Z[1]~54 (
// Equation(s):
// \CPU|Z[1]~54_combout  = (\CPU|Z[0]~28_combout  & (((\CPU|Z[1]~53_combout ) # (\CPU|Z[1]~52_combout )) # (!\CPU|Z[0]~30_combout )))

	.dataa(\CPU|Z[0]~28_combout ),
	.datab(\CPU|Z[0]~30_combout ),
	.datac(\CPU|Z[1]~53_combout ),
	.datad(\CPU|Z[1]~52_combout ),
	.cin(gnd),
	.combout(\CPU|Z[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[1]~54 .lut_mask = 16'hAAA2;
defparam \CPU|Z[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \CPU|Z[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Z~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Z[1]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Z [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Z[1] .is_wysiwyg = "true";
defparam \CPU|Z[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \CPU|Add4~6 (
// Equation(s):
// \CPU|Add4~6_combout  = (\CPU|Z [3] & ((\CPU|IR [3] & (\CPU|Add4~5  & VCC)) # (!\CPU|IR [3] & (!\CPU|Add4~5 )))) # (!\CPU|Z [3] & ((\CPU|IR [3] & (!\CPU|Add4~5 )) # (!\CPU|IR [3] & ((\CPU|Add4~5 ) # (GND)))))
// \CPU|Add4~7  = CARRY((\CPU|Z [3] & (!\CPU|IR [3] & !\CPU|Add4~5 )) # (!\CPU|Z [3] & ((!\CPU|Add4~5 ) # (!\CPU|IR [3]))))

	.dataa(\CPU|Z [3]),
	.datab(\CPU|IR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add4~5 ),
	.combout(\CPU|Add4~6_combout ),
	.cout(\CPU|Add4~7 ));
// synopsys translate_off
defparam \CPU|Add4~6 .lut_mask = 16'h9617;
defparam \CPU|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N18
cycloneive_lcell_comb \CPU|L~14 (
// Equation(s):
// \CPU|L~14_combout  = (\CPU|save_r~q  & ((\CPU|Add3~6_combout ))) # (!\CPU|save_r~q  & (\CPU|Add4~6_combout ))

	.dataa(gnd),
	.datab(\CPU|save_r~q ),
	.datac(\CPU|Add4~6_combout ),
	.datad(\CPU|Add3~6_combout ),
	.cin(gnd),
	.combout(\CPU|L~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L~14 .lut_mask = 16'hFC30;
defparam \CPU|L~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_lcell_comb \CPU|L[3]~3 (
// Equation(s):
// \CPU|L[3]~3_combout  = (\CPU|incdec~q  & ((\CPU|L~14_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [3]))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|Z [3]),
	.datad(\CPU|L~14_combout ),
	.cin(gnd),
	.combout(\CPU|L[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[3]~3 .lut_mask = 16'hFC30;
defparam \CPU|L[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \CPU|Selector44~0 (
// Equation(s):
// \CPU|Selector44~0_combout  = (\CPU|state.011~q  & ((\CPU|L [3]))) # (!\CPU|state.011~q  & (\CPU|L[3]~3_combout ))

	.dataa(\CPU|state.011~q ),
	.datab(gnd),
	.datac(\CPU|L[3]~3_combout ),
	.datad(\CPU|L [3]),
	.cin(gnd),
	.combout(\CPU|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector44~0 .lut_mask = 16'hFA50;
defparam \CPU|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \CPU|E[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|E[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|E [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|E[3] .is_wysiwyg = "true";
defparam \CPU|E[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \CPU|C[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|L[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|C[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|C [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|C[3] .is_wysiwyg = "true";
defparam \CPU|C[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N16
cycloneive_lcell_comb \CPU|Mux31~2 (
// Equation(s):
// \CPU|Mux31~2_combout  = (\CPU|always3~7_combout  & ((\CPU|D [3]) # ((\CPU|always3~9_combout )))) # (!\CPU|always3~7_combout  & (((\CPU|B [3] & !\CPU|always3~9_combout ))))

	.dataa(\CPU|D [3]),
	.datab(\CPU|B [3]),
	.datac(\CPU|always3~7_combout ),
	.datad(\CPU|always3~9_combout ),
	.cin(gnd),
	.combout(\CPU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux31~2 .lut_mask = 16'hF0AC;
defparam \CPU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \CPU|Mux31~3 (
// Equation(s):
// \CPU|Mux31~3_combout  = (\CPU|always3~9_combout  & ((\CPU|Mux31~2_combout  & (\CPU|E [3])) # (!\CPU|Mux31~2_combout  & ((\CPU|C [3]))))) # (!\CPU|always3~9_combout  & (((\CPU|Mux31~2_combout ))))

	.dataa(\CPU|always3~9_combout ),
	.datab(\CPU|E [3]),
	.datac(\CPU|C [3]),
	.datad(\CPU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux31~3 .lut_mask = 16'hDDA0;
defparam \CPU|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N20
cycloneive_lcell_comb \CPU|Mux31~0 (
// Equation(s):
// \CPU|Mux31~0_combout  = (\CPU|always3~7_combout  & ((\CPU|always3~9_combout ) # ((\CPU|Z [3])))) # (!\CPU|always3~7_combout  & (!\CPU|always3~9_combout  & (\CPU|H [3])))

	.dataa(\CPU|always3~7_combout ),
	.datab(\CPU|always3~9_combout ),
	.datac(\CPU|H [3]),
	.datad(\CPU|Z [3]),
	.cin(gnd),
	.combout(\CPU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux31~0 .lut_mask = 16'hBA98;
defparam \CPU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N26
cycloneive_lcell_comb \CPU|Mux31~1 (
// Equation(s):
// \CPU|Mux31~1_combout  = (\CPU|Mux31~0_combout  & ((\CPU|A [3]) # ((!\CPU|always3~9_combout )))) # (!\CPU|Mux31~0_combout  & (((\CPU|L [3] & \CPU|always3~9_combout ))))

	.dataa(\CPU|A [3]),
	.datab(\CPU|Mux31~0_combout ),
	.datac(\CPU|L [3]),
	.datad(\CPU|always3~9_combout ),
	.cin(gnd),
	.combout(\CPU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux31~1 .lut_mask = 16'hB8CC;
defparam \CPU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N10
cycloneive_lcell_comb \CPU|Z~65 (
// Equation(s):
// \CPU|Z~65_combout  = (!\CPU|always3~6_combout  & ((\CPU|always3~8_combout  & ((\CPU|Mux31~1_combout ))) # (!\CPU|always3~8_combout  & (\CPU|Mux31~3_combout ))))

	.dataa(\CPU|Mux31~3_combout ),
	.datab(\CPU|always3~8_combout ),
	.datac(\CPU|Mux31~1_combout ),
	.datad(\CPU|always3~6_combout ),
	.cin(gnd),
	.combout(\CPU|Z~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~65 .lut_mask = 16'h00E2;
defparam \CPU|Z~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \CPU|concat~0 (
// Equation(s):
// \CPU|concat~0_combout  = (\CPU|xchg~q  & (\CPU|E [3])) # (!\CPU|xchg~q  & ((\CPU|L [3])))

	.dataa(\CPU|xchg~q ),
	.datab(\CPU|E [3]),
	.datac(gnd),
	.datad(\CPU|L [3]),
	.cin(gnd),
	.combout(\CPU|concat~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|concat~0 .lut_mask = 16'hDD88;
defparam \CPU|concat~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \CPU|Mux23~0 (
// Equation(s):
// \CPU|Mux23~0_combout  = (\CPU|IR [5] & (((\CPU|IR [4])))) # (!\CPU|IR [5] & ((\CPU|IR [4] & ((\CPU|E [3]))) # (!\CPU|IR [4] & (\CPU|C [3]))))

	.dataa(\CPU|C [3]),
	.datab(\CPU|IR [5]),
	.datac(\CPU|IR [4]),
	.datad(\CPU|E [3]),
	.cin(gnd),
	.combout(\CPU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux23~0 .lut_mask = 16'hF2C2;
defparam \CPU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \CPU|concat~1 (
// Equation(s):
// \CPU|concat~1_combout  = (\CPU|sphl~q  & (((\CPU|L [3])))) # (!\CPU|sphl~q  & (\CPU|SP [3] & (!\CPU|IR [7])))

	.dataa(\CPU|SP [3]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|sphl~q ),
	.datad(\CPU|L [3]),
	.cin(gnd),
	.combout(\CPU|concat~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|concat~1 .lut_mask = 16'hF202;
defparam \CPU|concat~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \CPU|Mux23~1 (
// Equation(s):
// \CPU|Mux23~1_combout  = (\CPU|IR [5] & ((\CPU|Mux23~0_combout  & ((\CPU|concat~1_combout ))) # (!\CPU|Mux23~0_combout  & (\CPU|concat~0_combout )))) # (!\CPU|IR [5] & (((\CPU|Mux23~0_combout ))))

	.dataa(\CPU|concat~0_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|Mux23~0_combout ),
	.datad(\CPU|concat~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux23~1 .lut_mask = 16'hF838;
defparam \CPU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N28
cycloneive_lcell_comb \CPU|Z~64 (
// Equation(s):
// \CPU|Z~64_combout  = (\CPU|Z [3] & ((\CPU|jmp~q ) # (\CPU|daa~q )))

	.dataa(gnd),
	.datab(\CPU|Z [3]),
	.datac(\CPU|jmp~q ),
	.datad(\CPU|daa~q ),
	.cin(gnd),
	.combout(\CPU|Z~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~64 .lut_mask = 16'hCCC0;
defparam \CPU|Z~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N4
cycloneive_lcell_comb \CPU|Z~66 (
// Equation(s):
// \CPU|Z~66_combout  = (\CPU|read_rp~q  & (((\CPU|Mux23~1_combout )))) # (!\CPU|read_rp~q  & ((\CPU|Z~65_combout ) # ((\CPU|Z~64_combout ))))

	.dataa(\CPU|Z~65_combout ),
	.datab(\CPU|read_rp~q ),
	.datac(\CPU|Mux23~1_combout ),
	.datad(\CPU|Z~64_combout ),
	.cin(gnd),
	.combout(\CPU|Z~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~66 .lut_mask = 16'hF3E2;
defparam \CPU|Z~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N12
cycloneive_lcell_comb \CPU|Selector84~3 (
// Equation(s):
// \CPU|Selector84~3_combout  = (\CPU|Z [3] & (((\CPU|Z[7]~1_combout  & !\Mux1~3_combout )) # (!\CPU|Selector84~2_combout )))

	.dataa(\CPU|Selector84~2_combout ),
	.datab(\CPU|Z[7]~1_combout ),
	.datac(\CPU|Z [3]),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector84~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector84~3 .lut_mask = 16'h50D0;
defparam \CPU|Selector84~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cycloneive_lcell_comb \CPU|Selector84~4 (
// Equation(s):
// \CPU|Selector84~4_combout  = (!\CPU|Z[7]~1_combout  & (((\Mux4~3_combout ) # (\Mux1~3_combout )) # (!\CPU|Decoder2~8_combout )))

	.dataa(\CPU|Decoder2~8_combout ),
	.datab(\CPU|Z[7]~1_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector84~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector84~4 .lut_mask = 16'h3331;
defparam \CPU|Selector84~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N26
cycloneive_lcell_comb \CPU|Selector84~7 (
// Equation(s):
// \CPU|Selector84~7_combout  = (\CPU|Selector84~2_combout  & (\Mux1~3_combout  & (\CPU|Z[7]~1_combout  & \Mux4~3_combout )))

	.dataa(\CPU|Selector84~2_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector84~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector84~7 .lut_mask = 16'h8000;
defparam \CPU|Selector84~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N18
cycloneive_lcell_comb \CPU|Selector84~5 (
// Equation(s):
// \CPU|Selector84~5_combout  = (\CPU|Selector84~3_combout ) # ((\CPU|Selector84~7_combout ) # ((\CPU|Z [3] & \CPU|Selector84~4_combout )))

	.dataa(\CPU|Selector84~3_combout ),
	.datab(\CPU|Z [3]),
	.datac(\CPU|Selector84~4_combout ),
	.datad(\CPU|Selector84~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector84~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector84~5 .lut_mask = 16'hFFEA;
defparam \CPU|Selector84~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N24
cycloneive_lcell_comb \CPU|Z[3]~2 (
// Equation(s):
// \CPU|Z[3]~2_combout  = (\CPU|state.011~q  & (\CPU|Z~66_combout )) # (!\CPU|state.011~q  & ((\CPU|Selector84~5_combout )))

	.dataa(\CPU|Z~66_combout ),
	.datab(\CPU|state.011~q ),
	.datac(gnd),
	.datad(\CPU|Selector84~5_combout ),
	.cin(gnd),
	.combout(\CPU|Z[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[3]~2 .lut_mask = 16'hBB88;
defparam \CPU|Z[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N22
cycloneive_lcell_comb \CPU|Z~67 (
// Equation(s):
// \CPU|Z~67_combout  = (\CPU|Z~27_combout  & (\CPU|Z [3])) # (!\CPU|Z~27_combout  & ((\Mux4~3_combout )))

	.dataa(gnd),
	.datab(\CPU|Z [3]),
	.datac(\CPU|Z~27_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Z~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~67 .lut_mask = 16'hCFC0;
defparam \CPU|Z~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N25
dffeas \CPU|Z[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Z[3]~2_combout ),
	.asdata(\CPU|Z~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|W[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Z [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Z[3] .is_wysiwyg = "true";
defparam \CPU|Z[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \CPU|WZ1[6]~13 (
// Equation(s):
// \CPU|WZ1[6]~13_combout  = (\CPU|incdec~q  & ((\CPU|Add4~12_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [6]))

	.dataa(\CPU|incdec~q ),
	.datab(gnd),
	.datac(\CPU|Z [6]),
	.datad(\CPU|Add4~12_combout ),
	.cin(gnd),
	.combout(\CPU|WZ1[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WZ1[6]~13 .lut_mask = 16'hFA50;
defparam \CPU|WZ1[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N24
cycloneive_lcell_comb \CPU|WideNor1~1 (
// Equation(s):
// \CPU|WideNor1~1_combout  = (!\CPU|Z1[4]~6_combout  & (!\CPU|Z1[5]~7_combout  & (!\CPU|Z1[6]~2_combout  & !\CPU|Z1[7]~1_combout )))

	.dataa(\CPU|Z1[4]~6_combout ),
	.datab(\CPU|Z1[5]~7_combout ),
	.datac(\CPU|Z1[6]~2_combout ),
	.datad(\CPU|Z1[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor1~1 .lut_mask = 16'h0001;
defparam \CPU|WideNor1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \CPU|WideNor1 (
// Equation(s):
// \CPU|WideNor1~combout  = (\CPU|WideNor1~0_combout  & \CPU|WideNor1~1_combout )

	.dataa(\CPU|WideNor1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|WideNor1~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor1~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor1 .lut_mask = 16'hAA00;
defparam \CPU|WideNor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \CPU|FZ~0 (
// Equation(s):
// \CPU|FZ~0_combout  = (\CPU|save_r~q  & ((\CPU|WideNor1~combout ))) # (!\CPU|save_r~q  & (\CPU|WZ1[6]~13_combout ))

	.dataa(\CPU|save_r~q ),
	.datab(\CPU|WZ1[6]~13_combout ),
	.datac(gnd),
	.datad(\CPU|WideNor1~combout ),
	.cin(gnd),
	.combout(\CPU|FZ~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FZ~0 .lut_mask = 16'hEE44;
defparam \CPU|FZ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N24
cycloneive_lcell_comb \CPU|WideNor0~0 (
// Equation(s):
// \CPU|WideNor0~0_combout  = (!\CPU|Mux8~1_combout  & ((\CPU|IR [5] & ((!\CPU|Mux5~2_combout ))) # (!\CPU|IR [5] & (!\CPU|Add0~17_combout ))))

	.dataa(\CPU|Add0~17_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|Mux8~1_combout ),
	.datad(\CPU|Mux5~2_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor0~0 .lut_mask = 16'h010D;
defparam \CPU|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \CPU|WideNor0~1 (
// Equation(s):
// \CPU|WideNor0~1_combout  = (!\CPU|Mux4~1_combout  & (!\CPU|Mux6~1_combout  & (!\CPU|Mux1~1_combout  & !\CPU|Mux7~1_combout )))

	.dataa(\CPU|Mux4~1_combout ),
	.datab(\CPU|Mux6~1_combout ),
	.datac(\CPU|Mux1~1_combout ),
	.datad(\CPU|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor0~1 .lut_mask = 16'h0001;
defparam \CPU|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \CPU|WideNor0~2 (
// Equation(s):
// \CPU|WideNor0~2_combout  = (!\CPU|Mux2~2_combout  & (\CPU|WideNor0~0_combout  & (!\CPU|Mux3~1_combout  & \CPU|WideNor0~1_combout )))

	.dataa(\CPU|Mux2~2_combout ),
	.datab(\CPU|WideNor0~0_combout ),
	.datac(\CPU|Mux3~1_combout ),
	.datad(\CPU|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideNor0~2 .lut_mask = 16'h0400;
defparam \CPU|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N1
dffeas \CPU|FZ (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|FZ~0_combout ),
	.asdata(\CPU|WideNor0~2_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|save_alu~q ),
	.ena(\CPU|FZ~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FZ .is_wysiwyg = "true";
defparam \CPU|FZ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \CPU|Mux10~0 (
// Equation(s):
// \CPU|Mux10~0_combout  = (\Mux3~15_combout  & ((\CPU|FC~q ))) # (!\Mux3~15_combout  & (\CPU|FZ~q ))

	.dataa(gnd),
	.datab(\CPU|FZ~q ),
	.datac(\Mux3~15_combout ),
	.datad(\CPU|FC~q ),
	.cin(gnd),
	.combout(\CPU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux10~0 .lut_mask = 16'hFC0C;
defparam \CPU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \CPU|Mux10~1 (
// Equation(s):
// \CPU|Mux10~1_combout  = (\Mux3~15_combout  & (\CPU|FS~q )) # (!\Mux3~15_combout  & ((\CPU|FP~q )))

	.dataa(gnd),
	.datab(\CPU|FS~q ),
	.datac(\Mux3~15_combout ),
	.datad(\CPU|FP~q ),
	.cin(gnd),
	.combout(\CPU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux10~1 .lut_mask = 16'hCFC0;
defparam \CPU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \CPU|Mux10~2 (
// Equation(s):
// \CPU|Mux10~2_combout  = \Mux4~3_combout  $ (((\Mux2~3_combout  & (!\CPU|Mux10~0_combout )) # (!\Mux2~3_combout  & ((!\CPU|Mux10~1_combout )))))

	.dataa(\CPU|Mux10~0_combout ),
	.datab(\Mux4~3_combout ),
	.datac(\CPU|Mux10~1_combout ),
	.datad(\Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux10~2 .lut_mask = 16'h99C3;
defparam \CPU|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N4
cycloneive_lcell_comb \CPU|Selector0~2 (
// Equation(s):
// \CPU|Selector0~2_combout  = (\Mux6~4_combout  & (((\CPU|Z[0]~0_combout )))) # (!\Mux6~4_combout  & ((\CPU|Z[0]~0_combout  & (\Mux4~3_combout )) # (!\CPU|Z[0]~0_combout  & ((\CPU|Mux10~2_combout )))))

	.dataa(\Mux6~4_combout ),
	.datab(\Mux4~3_combout ),
	.datac(\CPU|Mux10~2_combout ),
	.datad(\CPU|Z[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~2 .lut_mask = 16'hEE50;
defparam \CPU|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneive_lcell_comb \CPU|Selector0~0 (
// Equation(s):
// \CPU|Selector0~0_combout  = (\Mux6~4_combout  & (!\Mux3~15_combout  & ((\Mux2~3_combout )))) # (!\Mux6~4_combout  & (\Mux4~3_combout  & ((\Mux2~3_combout ) # (!\Mux3~15_combout ))))

	.dataa(\Mux3~15_combout ),
	.datab(\Mux6~4_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~0 .lut_mask = 16'h7410;
defparam \CPU|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N20
cycloneive_lcell_comb \CPU|Selector0~1 (
// Equation(s):
// \CPU|Selector0~1_combout  = (!\Mux5~7_combout  & ((\CPU|Z[0]~0_combout  & (\CPU|Selector0~0_combout )) # (!\CPU|Z[0]~0_combout  & ((\CPU|Mux10~2_combout )))))

	.dataa(\CPU|Selector0~0_combout ),
	.datab(\CPU|Mux10~2_combout ),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(\Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~1 .lut_mask = 16'h00AC;
defparam \CPU|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cycloneive_lcell_comb \CPU|Selector0~3 (
// Equation(s):
// \CPU|Selector0~3_combout  = (\Mux1~3_combout  & ((\CPU|Selector0~1_combout ) # ((\Mux5~7_combout  & \CPU|Selector0~2_combout ))))

	.dataa(\Mux1~3_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|Selector0~2_combout ),
	.datad(\CPU|Selector0~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector0~3 .lut_mask = 16'hAA80;
defparam \CPU|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \CPU|jmp (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\CPU|Z[7]~1_combout ),
	.sload(gnd),
	.ena(\CPU|jmp~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|jmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|jmp .is_wysiwyg = "true";
defparam \CPU|jmp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N26
cycloneive_lcell_comb \CPU|Z~68 (
// Equation(s):
// \CPU|Z~68_combout  = (\CPU|Z [4] & ((\CPU|jmp~q ) # (\CPU|daa~q )))

	.dataa(gnd),
	.datab(\CPU|jmp~q ),
	.datac(\CPU|Z [4]),
	.datad(\CPU|daa~q ),
	.cin(gnd),
	.combout(\CPU|Z~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~68 .lut_mask = 16'hF0C0;
defparam \CPU|Z~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \CPU|Selector43~0 (
// Equation(s):
// \CPU|Selector43~0_combout  = (\CPU|state.011~q  & ((\CPU|L [4]))) # (!\CPU|state.011~q  & (\CPU|L[4]~4_combout ))

	.dataa(\CPU|L[4]~4_combout ),
	.datab(gnd),
	.datac(\CPU|L [4]),
	.datad(\CPU|state.011~q ),
	.cin(gnd),
	.combout(\CPU|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector43~0 .lut_mask = 16'hF0AA;
defparam \CPU|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \CPU|E[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|E[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|E [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|E[4] .is_wysiwyg = "true";
defparam \CPU|E[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \CPU|concat~2 (
// Equation(s):
// \CPU|concat~2_combout  = (\CPU|xchg~q  & ((\CPU|E [4]))) # (!\CPU|xchg~q  & (\CPU|L [4]))

	.dataa(\CPU|xchg~q ),
	.datab(gnd),
	.datac(\CPU|L [4]),
	.datad(\CPU|E [4]),
	.cin(gnd),
	.combout(\CPU|concat~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|concat~2 .lut_mask = 16'hFA50;
defparam \CPU|concat~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \CPU|C[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|L[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|C[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|C [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|C[4] .is_wysiwyg = "true";
defparam \CPU|C[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \CPU|Mux22~0 (
// Equation(s):
// \CPU|Mux22~0_combout  = (\CPU|IR [5] & (\CPU|IR [4])) # (!\CPU|IR [5] & ((\CPU|IR [4] & ((\CPU|E [4]))) # (!\CPU|IR [4] & (\CPU|C [4]))))

	.dataa(\CPU|IR [5]),
	.datab(\CPU|IR [4]),
	.datac(\CPU|C [4]),
	.datad(\CPU|E [4]),
	.cin(gnd),
	.combout(\CPU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux22~0 .lut_mask = 16'hDC98;
defparam \CPU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \CPU|concat~3 (
// Equation(s):
// \CPU|concat~3_combout  = (!\CPU|sphl~q  & ((\CPU|IR [7] & ((\CPU|FA~q ))) # (!\CPU|IR [7] & (\CPU|SP [4]))))

	.dataa(\CPU|SP [4]),
	.datab(\CPU|IR [7]),
	.datac(\CPU|sphl~q ),
	.datad(\CPU|FA~q ),
	.cin(gnd),
	.combout(\CPU|concat~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|concat~3 .lut_mask = 16'h0E02;
defparam \CPU|concat~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \CPU|concat~4 (
// Equation(s):
// \CPU|concat~4_combout  = (\CPU|concat~3_combout ) # ((\CPU|sphl~q  & \CPU|L [4]))

	.dataa(\CPU|sphl~q ),
	.datab(gnd),
	.datac(\CPU|L [4]),
	.datad(\CPU|concat~3_combout ),
	.cin(gnd),
	.combout(\CPU|concat~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|concat~4 .lut_mask = 16'hFFA0;
defparam \CPU|concat~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \CPU|Mux22~1 (
// Equation(s):
// \CPU|Mux22~1_combout  = (\CPU|IR [5] & ((\CPU|Mux22~0_combout  & ((\CPU|concat~4_combout ))) # (!\CPU|Mux22~0_combout  & (\CPU|concat~2_combout )))) # (!\CPU|IR [5] & (((\CPU|Mux22~0_combout ))))

	.dataa(\CPU|concat~2_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|Mux22~0_combout ),
	.datad(\CPU|concat~4_combout ),
	.cin(gnd),
	.combout(\CPU|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux22~1 .lut_mask = 16'hF838;
defparam \CPU|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N14
cycloneive_lcell_comb \CPU|Mux30~2 (
// Equation(s):
// \CPU|Mux30~2_combout  = (\CPU|always3~7_combout  & ((\CPU|always3~9_combout ) # ((\CPU|D [4])))) # (!\CPU|always3~7_combout  & (!\CPU|always3~9_combout  & (\CPU|B [4])))

	.dataa(\CPU|always3~7_combout ),
	.datab(\CPU|always3~9_combout ),
	.datac(\CPU|B [4]),
	.datad(\CPU|D [4]),
	.cin(gnd),
	.combout(\CPU|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux30~2 .lut_mask = 16'hBA98;
defparam \CPU|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \CPU|Mux30~3 (
// Equation(s):
// \CPU|Mux30~3_combout  = (\CPU|always3~9_combout  & ((\CPU|Mux30~2_combout  & (\CPU|E [4])) # (!\CPU|Mux30~2_combout  & ((\CPU|C [4]))))) # (!\CPU|always3~9_combout  & (((\CPU|Mux30~2_combout ))))

	.dataa(\CPU|always3~9_combout ),
	.datab(\CPU|E [4]),
	.datac(\CPU|C [4]),
	.datad(\CPU|Mux30~2_combout ),
	.cin(gnd),
	.combout(\CPU|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux30~3 .lut_mask = 16'hDDA0;
defparam \CPU|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N12
cycloneive_lcell_comb \CPU|Mux30~0 (
// Equation(s):
// \CPU|Mux30~0_combout  = (\CPU|always3~7_combout  & ((\CPU|Z [4]) # ((\CPU|always3~9_combout )))) # (!\CPU|always3~7_combout  & (((!\CPU|always3~9_combout  & \CPU|H [4]))))

	.dataa(\CPU|always3~7_combout ),
	.datab(\CPU|Z [4]),
	.datac(\CPU|always3~9_combout ),
	.datad(\CPU|H [4]),
	.cin(gnd),
	.combout(\CPU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux30~0 .lut_mask = 16'hADA8;
defparam \CPU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N18
cycloneive_lcell_comb \CPU|Mux30~1 (
// Equation(s):
// \CPU|Mux30~1_combout  = (\CPU|always3~9_combout  & ((\CPU|Mux30~0_combout  & (\CPU|A [4])) # (!\CPU|Mux30~0_combout  & ((\CPU|L [4]))))) # (!\CPU|always3~9_combout  & (((\CPU|Mux30~0_combout ))))

	.dataa(\CPU|always3~9_combout ),
	.datab(\CPU|A [4]),
	.datac(\CPU|L [4]),
	.datad(\CPU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux30~1 .lut_mask = 16'hDDA0;
defparam \CPU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N12
cycloneive_lcell_comb \CPU|Z~69 (
// Equation(s):
// \CPU|Z~69_combout  = (!\CPU|always3~6_combout  & ((\CPU|always3~8_combout  & ((\CPU|Mux30~1_combout ))) # (!\CPU|always3~8_combout  & (\CPU|Mux30~3_combout ))))

	.dataa(\CPU|Mux30~3_combout ),
	.datab(\CPU|always3~8_combout ),
	.datac(\CPU|Mux30~1_combout ),
	.datad(\CPU|always3~6_combout ),
	.cin(gnd),
	.combout(\CPU|Z~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~69 .lut_mask = 16'h00E2;
defparam \CPU|Z~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N6
cycloneive_lcell_comb \CPU|Z~70 (
// Equation(s):
// \CPU|Z~70_combout  = (\CPU|read_rp~q  & (((\CPU|Mux22~1_combout )))) # (!\CPU|read_rp~q  & ((\CPU|Z~68_combout ) # ((\CPU|Z~69_combout ))))

	.dataa(\CPU|Z~68_combout ),
	.datab(\CPU|read_rp~q ),
	.datac(\CPU|Mux22~1_combout ),
	.datad(\CPU|Z~69_combout ),
	.cin(gnd),
	.combout(\CPU|Z~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~70 .lut_mask = 16'hF3E2;
defparam \CPU|Z~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N28
cycloneive_lcell_comb \CPU|Selector83~0 (
// Equation(s):
// \CPU|Selector83~0_combout  = (\CPU|Selector84~2_combout  & (((\Mux3~15_combout  & \CPU|Selector4~2_combout )))) # (!\CPU|Selector84~2_combout  & (\CPU|Z [4]))

	.dataa(\CPU|Z [4]),
	.datab(\Mux3~15_combout ),
	.datac(\CPU|Selector84~2_combout ),
	.datad(\CPU|Selector4~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector83~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector83~0 .lut_mask = 16'hCA0A;
defparam \CPU|Selector83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cycloneive_lcell_comb \CPU|Selector84~6 (
// Equation(s):
// \CPU|Selector84~6_combout  = (\CPU|Z[7]~1_combout  & !\Mux1~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector84~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector84~6 .lut_mask = 16'h00F0;
defparam \CPU|Selector84~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N16
cycloneive_lcell_comb \CPU|Selector83~1 (
// Equation(s):
// \CPU|Selector83~1_combout  = (\CPU|Selector83~0_combout ) # ((\CPU|Z [4] & ((\CPU|Selector84~4_combout ) # (\CPU|Selector84~6_combout ))))

	.dataa(\CPU|Selector83~0_combout ),
	.datab(\CPU|Selector84~4_combout ),
	.datac(\CPU|Z [4]),
	.datad(\CPU|Selector84~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector83~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector83~1 .lut_mask = 16'hFAEA;
defparam \CPU|Selector83~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N30
cycloneive_lcell_comb \CPU|Z[4]~3 (
// Equation(s):
// \CPU|Z[4]~3_combout  = (\CPU|state.011~q  & (\CPU|Z~70_combout )) # (!\CPU|state.011~q  & ((\CPU|Selector83~1_combout )))

	.dataa(\CPU|Z~70_combout ),
	.datab(\CPU|state.011~q ),
	.datac(gnd),
	.datad(\CPU|Selector83~1_combout ),
	.cin(gnd),
	.combout(\CPU|Z[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[4]~3 .lut_mask = 16'hBB88;
defparam \CPU|Z[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N8
cycloneive_lcell_comb \CPU|Z~71 (
// Equation(s):
// \CPU|Z~71_combout  = (\CPU|Z~27_combout  & ((\CPU|Z [4]))) # (!\CPU|Z~27_combout  & (\Mux3~15_combout ))

	.dataa(\Mux3~15_combout ),
	.datab(\CPU|Z~27_combout ),
	.datac(\CPU|Z [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Z~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~71 .lut_mask = 16'hE2E2;
defparam \CPU|Z~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y8_N31
dffeas \CPU|Z[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Z[4]~3_combout ),
	.asdata(\CPU|Z~71_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|W[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Z [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Z[4] .is_wysiwyg = "true";
defparam \CPU|Z[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_lcell_comb \CPU|Add3~10 (
// Equation(s):
// \CPU|Add3~10_combout  = (\CPU|IR [0] & ((\CPU|Z [5] & (\CPU|Add3~9  & VCC)) # (!\CPU|Z [5] & (!\CPU|Add3~9 )))) # (!\CPU|IR [0] & ((\CPU|Z [5] & (!\CPU|Add3~9 )) # (!\CPU|Z [5] & ((\CPU|Add3~9 ) # (GND)))))
// \CPU|Add3~11  = CARRY((\CPU|IR [0] & (!\CPU|Z [5] & !\CPU|Add3~9 )) # (!\CPU|IR [0] & ((!\CPU|Add3~9 ) # (!\CPU|Z [5]))))

	.dataa(\CPU|IR [0]),
	.datab(\CPU|Z [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add3~9 ),
	.combout(\CPU|Add3~10_combout ),
	.cout(\CPU|Add3~11 ));
// synopsys translate_off
defparam \CPU|Add3~10 .lut_mask = 16'h9617;
defparam \CPU|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \CPU|L~16 (
// Equation(s):
// \CPU|L~16_combout  = (\CPU|save_r~q  & (\CPU|Add3~10_combout )) # (!\CPU|save_r~q  & ((\CPU|Add4~10_combout )))

	.dataa(gnd),
	.datab(\CPU|Add3~10_combout ),
	.datac(\CPU|save_r~q ),
	.datad(\CPU|Add4~10_combout ),
	.cin(gnd),
	.combout(\CPU|L~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L~16 .lut_mask = 16'hCFC0;
defparam \CPU|L~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \CPU|L[5]~5 (
// Equation(s):
// \CPU|L[5]~5_combout  = (\CPU|incdec~q  & ((\CPU|L~16_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [5]))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|Z [5]),
	.datad(\CPU|L~16_combout ),
	.cin(gnd),
	.combout(\CPU|L[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[5]~5 .lut_mask = 16'hFC30;
defparam \CPU|L[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \CPU|C[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|L[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|C[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|C [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|C[5] .is_wysiwyg = "true";
defparam \CPU|C[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N4
cycloneive_lcell_comb \CPU|comb~2 (
// Equation(s):
// \CPU|comb~2_combout  = (\CPU|A [5]) # (\CPU|A [6])

	.dataa(gnd),
	.datab(\CPU|A [5]),
	.datac(gnd),
	.datad(\CPU|A [6]),
	.cin(gnd),
	.combout(\CPU|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|comb~2 .lut_mask = 16'hFFCC;
defparam \CPU|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
cycloneive_lcell_comb \CPU|comb~1 (
// Equation(s):
// \CPU|comb~1_combout  = (\CPU|A [3] & (\CPU|A [4] & ((\CPU|A [2]) # (\CPU|A [1]))))

	.dataa(\CPU|A [2]),
	.datab(\CPU|A [3]),
	.datac(\CPU|A [1]),
	.datad(\CPU|A [4]),
	.cin(gnd),
	.combout(\CPU|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|comb~1 .lut_mask = 16'hC800;
defparam \CPU|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
cycloneive_lcell_comb \CPU|comb~3 (
// Equation(s):
// \CPU|comb~3_combout  = (\CPU|FC~q ) # ((\CPU|A [7] & ((\CPU|comb~2_combout ) # (\CPU|comb~1_combout ))))

	.dataa(\CPU|A [7]),
	.datab(\CPU|FC~q ),
	.datac(\CPU|comb~2_combout ),
	.datad(\CPU|comb~1_combout ),
	.cin(gnd),
	.combout(\CPU|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|comb~3 .lut_mask = 16'hEEEC;
defparam \CPU|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \CPU|Z~76 (
// Equation(s):
// \CPU|Z~76_combout  = (\CPU|comb~3_combout ) # (\CPU|Z[7]~1_combout )

	.dataa(gnd),
	.datab(\CPU|comb~3_combout ),
	.datac(gnd),
	.datad(\CPU|Z[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU|Z~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~76 .lut_mask = 16'hFFCC;
defparam \CPU|Z~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \CPU|Z~77 (
// Equation(s):
// \CPU|Z~77_combout  = (\CPU|W~1_combout  & (\CPU|Z[5]~39_combout )) # (!\CPU|W~1_combout  & (!\Mux2~3_combout  & ((\CPU|Z~76_combout ) # (!\CPU|Z[5]~39_combout ))))

	.dataa(\CPU|Z[5]~39_combout ),
	.datab(\CPU|Z~76_combout ),
	.datac(\Mux2~3_combout ),
	.datad(\CPU|W~1_combout ),
	.cin(gnd),
	.combout(\CPU|Z~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~77 .lut_mask = 16'hAA0D;
defparam \CPU|Z~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \CPU|Z~72 (
// Equation(s):
// \CPU|Z~72_combout  = (\CPU|always3~8_combout  & ((\CPU|H [5]) # ((\CPU|always3~7_combout )))) # (!\CPU|always3~8_combout  & (((\CPU|B [5] & !\CPU|always3~7_combout ))))

	.dataa(\CPU|always3~8_combout ),
	.datab(\CPU|H [5]),
	.datac(\CPU|B [5]),
	.datad(\CPU|always3~7_combout ),
	.cin(gnd),
	.combout(\CPU|Z~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~72 .lut_mask = 16'hAAD8;
defparam \CPU|Z~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \CPU|Z~73 (
// Equation(s):
// \CPU|Z~73_combout  = (\CPU|always3~7_combout  & ((\CPU|Z~72_combout  & (\CPU|A [5])) # (!\CPU|Z~72_combout  & ((\CPU|D [5]))))) # (!\CPU|always3~7_combout  & (((\CPU|Z~72_combout ))))

	.dataa(\CPU|A [5]),
	.datab(\CPU|always3~7_combout ),
	.datac(\CPU|Z~72_combout ),
	.datad(\CPU|D [5]),
	.cin(gnd),
	.combout(\CPU|Z~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~73 .lut_mask = 16'hBCB0;
defparam \CPU|Z~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \CPU|Selector42~0 (
// Equation(s):
// \CPU|Selector42~0_combout  = (\CPU|state.011~q  & (\CPU|L [5])) # (!\CPU|state.011~q  & ((\CPU|L[5]~5_combout )))

	.dataa(gnd),
	.datab(\CPU|state.011~q ),
	.datac(\CPU|L [5]),
	.datad(\CPU|L[5]~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector42~0 .lut_mask = 16'hF3C0;
defparam \CPU|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \CPU|E[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|E[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|E [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|E[5] .is_wysiwyg = "true";
defparam \CPU|E[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \CPU|Z~74 (
// Equation(s):
// \CPU|Z~74_combout  = (\CPU|Z[5]~43_combout  & (((!\CPU|Z[5]~45_combout )))) # (!\CPU|Z[5]~43_combout  & ((\CPU|Z[5]~45_combout  & ((\CPU|E [5]))) # (!\CPU|Z[5]~45_combout  & (\CPU|L [5]))))

	.dataa(\CPU|Z[5]~43_combout ),
	.datab(\CPU|L [5]),
	.datac(\CPU|E [5]),
	.datad(\CPU|Z[5]~45_combout ),
	.cin(gnd),
	.combout(\CPU|Z~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~74 .lut_mask = 16'h50EE;
defparam \CPU|Z~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \CPU|Z~75 (
// Equation(s):
// \CPU|Z~75_combout  = (\CPU|Z[5]~44_combout  & ((\CPU|Z~74_combout  & ((\CPU|Z~73_combout ))) # (!\CPU|Z~74_combout  & (\CPU|SP [5])))) # (!\CPU|Z[5]~44_combout  & (((\CPU|Z~74_combout ))))

	.dataa(\CPU|SP [5]),
	.datab(\CPU|Z~73_combout ),
	.datac(\CPU|Z[5]~44_combout ),
	.datad(\CPU|Z~74_combout ),
	.cin(gnd),
	.combout(\CPU|Z~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~75 .lut_mask = 16'hCFA0;
defparam \CPU|Z~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \CPU|Z~78 (
// Equation(s):
// \CPU|Z~78_combout  = (\CPU|W~1_combout  & ((\CPU|Z~77_combout  & (\CPU|C [5])) # (!\CPU|Z~77_combout  & ((\CPU|Z~75_combout ))))) # (!\CPU|W~1_combout  & (((\CPU|Z~77_combout ))))

	.dataa(\CPU|C [5]),
	.datab(\CPU|W~1_combout ),
	.datac(\CPU|Z~77_combout ),
	.datad(\CPU|Z~75_combout ),
	.cin(gnd),
	.combout(\CPU|Z~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~78 .lut_mask = 16'hBCB0;
defparam \CPU|Z~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \CPU|Z[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Z~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Z[1]~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Z [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Z[5] .is_wysiwyg = "true";
defparam \CPU|Z[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \CPU|L~17 (
// Equation(s):
// \CPU|L~17_combout  = (\CPU|save_r~q  & (\CPU|Add3~12_combout )) # (!\CPU|save_r~q  & ((\CPU|Add4~12_combout )))

	.dataa(\CPU|Add3~12_combout ),
	.datab(\CPU|save_r~q ),
	.datac(gnd),
	.datad(\CPU|Add4~12_combout ),
	.cin(gnd),
	.combout(\CPU|L~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L~17 .lut_mask = 16'hBB88;
defparam \CPU|L~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \CPU|L[6]~6 (
// Equation(s):
// \CPU|L[6]~6_combout  = (\CPU|incdec~q  & ((\CPU|L~17_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [6]))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|Z [6]),
	.datad(\CPU|L~17_combout ),
	.cin(gnd),
	.combout(\CPU|L[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[6]~6 .lut_mask = 16'hFC30;
defparam \CPU|L[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N12
cycloneive_lcell_comb \CPU|L[6]~feeder (
// Equation(s):
// \CPU|L[6]~feeder_combout  = \CPU|L[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|L[6]~6_combout ),
	.cin(gnd),
	.combout(\CPU|L[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|L[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|L[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y8_N13
dffeas \CPU|L[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|L[6]~feeder_combout ),
	.asdata(\CPU|Add9~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|L[0]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|L [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|L[6] .is_wysiwyg = "true";
defparam \CPU|L[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \CPU|Selector41~0 (
// Equation(s):
// \CPU|Selector41~0_combout  = (\CPU|state.011~q  & (\CPU|L [6])) # (!\CPU|state.011~q  & ((\CPU|L[6]~6_combout )))

	.dataa(gnd),
	.datab(\CPU|L [6]),
	.datac(\CPU|L[6]~6_combout ),
	.datad(\CPU|state.011~q ),
	.cin(gnd),
	.combout(\CPU|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector41~0 .lut_mask = 16'hCCF0;
defparam \CPU|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \CPU|E[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|E[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|E [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|E[6] .is_wysiwyg = "true";
defparam \CPU|E[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \CPU|C[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|L[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|C[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|C [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|C[6] .is_wysiwyg = "true";
defparam \CPU|C[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \CPU|Z[2]~59 (
// Equation(s):
// \CPU|Z[2]~59_combout  = (\CPU|state.011~q  & (\CPU|Z[7]~10_combout )) # (!\CPU|state.011~q  & ((!\CPU|Z[7]~1_combout )))

	.dataa(\CPU|state.011~q ),
	.datab(\CPU|Z[7]~10_combout ),
	.datac(gnd),
	.datad(\CPU|Z[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU|Z[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[2]~59 .lut_mask = 16'h88DD;
defparam \CPU|Z[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \CPU|Z~83 (
// Equation(s):
// \CPU|Z~83_combout  = (\CPU|Z[7]~14_combout  & (((\CPU|C [6]) # (!\CPU|Z[2]~59_combout )))) # (!\CPU|Z[7]~14_combout  & (\CPU|comb~3_combout  & ((\CPU|Z[2]~59_combout ))))

	.dataa(\CPU|Z[7]~14_combout ),
	.datab(\CPU|comb~3_combout ),
	.datac(\CPU|C [6]),
	.datad(\CPU|Z[2]~59_combout ),
	.cin(gnd),
	.combout(\CPU|Z~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~83 .lut_mask = 16'hE4AA;
defparam \CPU|Z~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
cycloneive_lcell_comb \CPU|Z~79 (
// Equation(s):
// \CPU|Z~79_combout  = (\CPU|always3~7_combout  & (((\CPU|D [6]) # (\CPU|always3~8_combout )))) # (!\CPU|always3~7_combout  & (\CPU|B [6] & ((!\CPU|always3~8_combout ))))

	.dataa(\CPU|always3~7_combout ),
	.datab(\CPU|B [6]),
	.datac(\CPU|D [6]),
	.datad(\CPU|always3~8_combout ),
	.cin(gnd),
	.combout(\CPU|Z~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~79 .lut_mask = 16'hAAE4;
defparam \CPU|Z~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N10
cycloneive_lcell_comb \CPU|Z~80 (
// Equation(s):
// \CPU|Z~80_combout  = (\CPU|always3~8_combout  & ((\CPU|Z~79_combout  & ((\CPU|A [6]))) # (!\CPU|Z~79_combout  & (\CPU|H [6])))) # (!\CPU|always3~8_combout  & (((\CPU|Z~79_combout ))))

	.dataa(\CPU|always3~8_combout ),
	.datab(\CPU|H [6]),
	.datac(\CPU|A [6]),
	.datad(\CPU|Z~79_combout ),
	.cin(gnd),
	.combout(\CPU|Z~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~80 .lut_mask = 16'hF588;
defparam \CPU|Z~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \CPU|Z~81 (
// Equation(s):
// \CPU|Z~81_combout  = (\CPU|Z[7]~15_combout  & (((\CPU|Z[7]~18_combout )))) # (!\CPU|Z[7]~15_combout  & ((\CPU|Z[7]~18_combout  & (\CPU|L [6])) # (!\CPU|Z[7]~18_combout  & ((\CPU|Z~80_combout )))))

	.dataa(\CPU|Z[7]~15_combout ),
	.datab(\CPU|L [6]),
	.datac(\CPU|Z[7]~18_combout ),
	.datad(\CPU|Z~80_combout ),
	.cin(gnd),
	.combout(\CPU|Z~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~81 .lut_mask = 16'hE5E0;
defparam \CPU|Z~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \CPU|Z~82 (
// Equation(s):
// \CPU|Z~82_combout  = (\CPU|Z[7]~15_combout  & ((\CPU|Z~81_combout  & ((\CPU|FZ~q ))) # (!\CPU|Z~81_combout  & (\CPU|SP [6])))) # (!\CPU|Z[7]~15_combout  & (((\CPU|Z~81_combout ))))

	.dataa(\CPU|SP [6]),
	.datab(\CPU|Z[7]~15_combout ),
	.datac(\CPU|FZ~q ),
	.datad(\CPU|Z~81_combout ),
	.cin(gnd),
	.combout(\CPU|Z~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~82 .lut_mask = 16'hF388;
defparam \CPU|Z~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \CPU|Z~84 (
// Equation(s):
// \CPU|Z~84_combout  = (\CPU|Z~83_combout  & ((\CPU|E [6]) # ((\CPU|Z[7]~11_combout )))) # (!\CPU|Z~83_combout  & (((\CPU|Z~82_combout  & !\CPU|Z[7]~11_combout ))))

	.dataa(\CPU|E [6]),
	.datab(\CPU|Z~83_combout ),
	.datac(\CPU|Z~82_combout ),
	.datad(\CPU|Z[7]~11_combout ),
	.cin(gnd),
	.combout(\CPU|Z~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~84 .lut_mask = 16'hCCB8;
defparam \CPU|Z~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N12
cycloneive_lcell_comb \CPU|Z~87 (
// Equation(s):
// \CPU|Z~87_combout  = (\CPU|M1n~combout  & ((\CPU|M1~q  & ((\CPU|Z~84_combout ))) # (!\CPU|M1~q  & (\Mux1~3_combout )))) # (!\CPU|M1n~combout  & (((\CPU|Z~84_combout ))))

	.dataa(\CPU|M1n~combout ),
	.datab(\CPU|M1~q ),
	.datac(\Mux1~3_combout ),
	.datad(\CPU|Z~84_combout ),
	.cin(gnd),
	.combout(\CPU|Z~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~87 .lut_mask = 16'hFD20;
defparam \CPU|Z~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \CPU|Z[2]~62 (
// Equation(s):
// \CPU|Z[2]~62_combout  = (\CPU|Z[7]~1_combout ) # ((!\Mux2~3_combout  & \CPU|Z[1]~51_combout ))

	.dataa(\Mux2~3_combout ),
	.datab(gnd),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\CPU|Z[1]~51_combout ),
	.cin(gnd),
	.combout(\CPU|Z[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[2]~62 .lut_mask = 16'hF5F0;
defparam \CPU|Z[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N28
cycloneive_lcell_comb \CPU|Z[2]~63 (
// Equation(s):
// \CPU|Z[2]~63_combout  = (\CPU|Z[0]~28_combout  & (((\CPU|Z[2]~62_combout  & \CPU|Z[1]~50_combout )) # (!\CPU|Z[0]~30_combout )))

	.dataa(\CPU|Z[2]~62_combout ),
	.datab(\CPU|Z[0]~30_combout ),
	.datac(\CPU|Z[0]~28_combout ),
	.datad(\CPU|Z[1]~50_combout ),
	.cin(gnd),
	.combout(\CPU|Z[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[2]~63 .lut_mask = 16'hB030;
defparam \CPU|Z[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N13
dffeas \CPU|Z[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Z~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Z[2]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Z [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Z[6] .is_wysiwyg = "true";
defparam \CPU|Z[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_lcell_comb \CPU|Add0~7 (
// Equation(s):
// \CPU|Add0~7_combout  = \CPU|IR [4] $ (\CPU|Z [6])

	.dataa(gnd),
	.datab(\CPU|IR [4]),
	.datac(\CPU|Z [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add0~7 .lut_mask = 16'h3C3C;
defparam \CPU|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \CPU|Mux2~1 (
// Equation(s):
// \CPU|Mux2~1_combout  = (\CPU|Decoder1~0_combout  & (((\CPU|Z [6])))) # (!\CPU|Decoder1~0_combout  & ((\CPU|Mux2~0_combout  & (\CPU|Add0~23_combout )) # (!\CPU|Mux2~0_combout  & ((\CPU|Z [6])))))

	.dataa(\CPU|Decoder1~0_combout ),
	.datab(\CPU|Add0~23_combout ),
	.datac(\CPU|Z [6]),
	.datad(\CPU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\CPU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux2~1 .lut_mask = 16'hE4F0;
defparam \CPU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \CPU|Mux2~2 (
// Equation(s):
// \CPU|Mux2~2_combout  = (\CPU|Mux2~1_combout  & ((\CPU|A [6] $ (\CPU|Mux2~0_combout )) # (!\CPU|Decoder1~0_combout ))) # (!\CPU|Mux2~1_combout  & (\CPU|A [6] & (\CPU|Mux2~0_combout  $ (!\CPU|Decoder1~0_combout ))))

	.dataa(\CPU|A [6]),
	.datab(\CPU|Mux2~0_combout ),
	.datac(\CPU|Decoder1~0_combout ),
	.datad(\CPU|Mux2~1_combout ),
	.cin(gnd),
	.combout(\CPU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Mux2~2 .lut_mask = 16'h6F82;
defparam \CPU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \CPU|A~20 (
// Equation(s):
// \CPU|A~20_combout  = (\CPU|A[2]~19_combout  & (((\CPU|A[2]~18_combout ) # (!\CPU|A [6])))) # (!\CPU|A[2]~19_combout  & (\CPU|Mux2~2_combout  & ((!\CPU|A[2]~18_combout ))))

	.dataa(\CPU|Mux2~2_combout ),
	.datab(\CPU|A [6]),
	.datac(\CPU|A[2]~19_combout ),
	.datad(\CPU|A[2]~18_combout ),
	.cin(gnd),
	.combout(\CPU|A~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~20 .lut_mask = 16'hF03A;
defparam \CPU|A~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N20
cycloneive_lcell_comb \CPU|A~21 (
// Equation(s):
// \CPU|A~21_combout  = (\CPU|A~20_combout  & (((\CPU|A [7]) # (!\CPU|A[2]~18_combout )))) # (!\CPU|A~20_combout  & (\CPU|A [5] & ((\CPU|A[2]~18_combout ))))

	.dataa(\CPU|A~20_combout ),
	.datab(\CPU|A [5]),
	.datac(\CPU|A [7]),
	.datad(\CPU|A[2]~18_combout ),
	.cin(gnd),
	.combout(\CPU|A~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~21 .lut_mask = 16'hE4AA;
defparam \CPU|A~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N24
cycloneive_lcell_comb \CPU|A~22 (
// Equation(s):
// \CPU|A~22_combout  = (\CPU|A~17_combout  & (((\CPU|A~21_combout ) # (!\CPU|A[2]~15_combout )))) # (!\CPU|A~17_combout  & (\Mux1~3_combout  & (\CPU|A[2]~15_combout )))

	.dataa(\Mux1~3_combout ),
	.datab(\CPU|A~17_combout ),
	.datac(\CPU|A[2]~15_combout ),
	.datad(\CPU|A~21_combout ),
	.cin(gnd),
	.combout(\CPU|A~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|A~22 .lut_mask = 16'hEC2C;
defparam \CPU|A~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N25
dffeas \CPU|A[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|A~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|A[2]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|A[6] .is_wysiwyg = "true";
defparam \CPU|A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N0
cycloneive_lcell_comb \CPU|M14~0 (
// Equation(s):
// \CPU|M14~0_combout  = (\CPU|M14~q  & (((\CPU|always3~0_combout ) # (!\CPU|M16~2_combout )) # (!\CPU|M17~2_combout )))

	.dataa(\CPU|M17~2_combout ),
	.datab(\CPU|M14~q ),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|M16~2_combout ),
	.cin(gnd),
	.combout(\CPU|M14~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M14~0 .lut_mask = 16'hC4CC;
defparam \CPU|M14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N20
cycloneive_lcell_comb \CPU|M14~1 (
// Equation(s):
// \CPU|M14~1_combout  = (\CPU|M14~0_combout ) # ((!\Mux4~3_combout  & \CPU|M12~2_combout ))

	.dataa(gnd),
	.datab(\Mux4~3_combout ),
	.datac(\CPU|M14~0_combout ),
	.datad(\CPU|M12~2_combout ),
	.cin(gnd),
	.combout(\CPU|M14~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M14~1 .lut_mask = 16'hF3F0;
defparam \CPU|M14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N21
dffeas \CPU|M14 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M14~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M14 .is_wysiwyg = "true";
defparam \CPU|M14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N28
cycloneive_lcell_comb \CPU|odata~20 (
// Equation(s):
// \CPU|odata~20_combout  = (\CPU|state.001~q  & ((\CPU|M15~q ) # (\CPU|M14~q )))

	.dataa(gnd),
	.datab(\CPU|state.001~q ),
	.datac(\CPU|M15~q ),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|odata~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~20 .lut_mask = 16'hCCC0;
defparam \CPU|odata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N4
cycloneive_lcell_comb \CPU|odata~56 (
// Equation(s):
// \CPU|odata~56_combout  = (\CPU|M14~q  & ((\CPU|M15~q  & (\CPU|L [6])) # (!\CPU|M15~q  & ((\CPU|A [6])))))

	.dataa(\CPU|L [6]),
	.datab(\CPU|A [6]),
	.datac(\CPU|M15~q ),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|odata~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~56 .lut_mask = 16'hAC00;
defparam \CPU|odata~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N6
cycloneive_lcell_comb \CPU|odata~57 (
// Equation(s):
// \CPU|odata~57_combout  = (\CPU|odata~20_combout  & ((\CPU|odata~56_combout ) # ((\CPU|H [6] & !\CPU|M14~q ))))

	.dataa(\CPU|H [6]),
	.datab(\CPU|odata~20_combout ),
	.datac(\CPU|odata~56_combout ),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|odata~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~57 .lut_mask = 16'hC0C8;
defparam \CPU|odata~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N14
cycloneive_lcell_comb \CPU|odata~23 (
// Equation(s):
// \CPU|odata~23_combout  = (\CPU|always3~3_combout  & ((\CPU|state.000~q ) # ((!\CPU|M17~q  & !\CPU|M16~q ))))

	.dataa(\CPU|always3~3_combout ),
	.datab(\CPU|M17~q ),
	.datac(\CPU|state.000~q ),
	.datad(\CPU|M16~q ),
	.cin(gnd),
	.combout(\CPU|odata~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~23 .lut_mask = 16'hA0A2;
defparam \CPU|odata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N6
cycloneive_lcell_comb \CPU|odata~58 (
// Equation(s):
// \CPU|odata~58_combout  = (!\CPU|always3~0_combout  & ((\CPU|odata~57_combout ) # ((\CPU|odata [6] & \CPU|odata~23_combout ))))

	.dataa(\CPU|odata~57_combout ),
	.datab(\CPU|odata [6]),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|odata~23_combout ),
	.cin(gnd),
	.combout(\CPU|odata~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~58 .lut_mask = 16'h0E0A;
defparam \CPU|odata~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N4
cycloneive_lcell_comb \CPU|odata~59 (
// Equation(s):
// \CPU|odata~59_combout  = (\CPU|odata [6] & \CPU|state.000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|odata [6]),
	.datad(\CPU|state.000~q ),
	.cin(gnd),
	.combout(\CPU|odata~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~59 .lut_mask = 16'hF000;
defparam \CPU|odata~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N30
cycloneive_lcell_comb \CPU|odata~60 (
// Equation(s):
// \CPU|odata~60_combout  = (\CPU|always3~1_combout  & ((\CPU|odata~58_combout ) # ((\CPU|odata~59_combout  & \CPU|always3~0_combout ))))

	.dataa(\CPU|odata~58_combout ),
	.datab(\CPU|odata~59_combout ),
	.datac(\CPU|always3~1_combout ),
	.datad(\CPU|always3~0_combout ),
	.cin(gnd),
	.combout(\CPU|odata~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~60 .lut_mask = 16'hE0A0;
defparam \CPU|odata~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cycloneive_lcell_comb \CPU|odata~34 (
// Equation(s):
// \CPU|odata~34_combout  = (\CPU|odata~18_combout  & (((!\CPU|always3~0_combout  & !\CPU|always3~3_combout )) # (!\CPU|always3~1_combout )))

	.dataa(\CPU|odata~18_combout ),
	.datab(\CPU|always3~1_combout ),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|always3~3_combout ),
	.cin(gnd),
	.combout(\CPU|odata~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~34 .lut_mask = 16'h222A;
defparam \CPU|odata~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cycloneive_lcell_comb \CPU|addr~54 (
// Equation(s):
// \CPU|addr~54_combout  = (\CPU|addr[5]~62_combout  & ((\CPU|addr[5]~21_combout  & (\CPU|SP [6])) # (!\CPU|addr[5]~21_combout  & ((\CPU|Add8~12_combout ))))) # (!\CPU|addr[5]~62_combout  & (((\CPU|addr[5]~21_combout ))))

	.dataa(\CPU|SP [6]),
	.datab(\CPU|Add8~12_combout ),
	.datac(\CPU|addr[5]~62_combout ),
	.datad(\CPU|addr[5]~21_combout ),
	.cin(gnd),
	.combout(\CPU|addr~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~54 .lut_mask = 16'hAFC0;
defparam \CPU|addr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cycloneive_lcell_comb \CPU|addr~55 (
// Equation(s):
// \CPU|addr~55_combout  = (\CPU|addr[5]~62_combout  & (((\CPU|addr~54_combout )))) # (!\CPU|addr[5]~62_combout  & ((\CPU|addr~54_combout  & ((\CPU|PC [6]))) # (!\CPU|addr~54_combout  & (\CPU|L [6]))))

	.dataa(\CPU|L [6]),
	.datab(\CPU|PC [6]),
	.datac(\CPU|addr[5]~62_combout ),
	.datad(\CPU|addr~54_combout ),
	.cin(gnd),
	.combout(\CPU|addr~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~55 .lut_mask = 16'hFC0A;
defparam \CPU|addr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cycloneive_lcell_comb \CPU|addr~56 (
// Equation(s):
// \CPU|addr~56_combout  = (\CPU|addr[5]~25_combout  & (\CPU|Z [6])) # (!\CPU|addr[5]~25_combout  & ((\CPU|addr~55_combout )))

	.dataa(\CPU|Z [6]),
	.datab(gnd),
	.datac(\CPU|addr~55_combout ),
	.datad(\CPU|addr[5]~25_combout ),
	.cin(gnd),
	.combout(\CPU|addr~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~56 .lut_mask = 16'hAAF0;
defparam \CPU|addr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cycloneive_lcell_comb \CPU|addr[13]~18 (
// Equation(s):
// \CPU|addr[13]~18_combout  = (\CPU|always3~1_combout  & (\CPU|addr[13]~10_combout  & (\CPU|always3~2_combout  & \CPU|addr[5]~62_combout )))

	.dataa(\CPU|always3~1_combout ),
	.datab(\CPU|addr[13]~10_combout ),
	.datac(\CPU|always3~2_combout ),
	.datad(\CPU|addr[5]~62_combout ),
	.cin(gnd),
	.combout(\CPU|addr[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[13]~18 .lut_mask = 16'h8000;
defparam \CPU|addr[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N28
cycloneive_lcell_comb \CPU|FC~2 (
// Equation(s):
// \CPU|FC~2_combout  = (!\CPU|M12~q  & (!\CPU|M13~q  & (!\CPU|M14~q  & !\CPU|M15~q )))

	.dataa(\CPU|M12~q ),
	.datab(\CPU|M13~q ),
	.datac(\CPU|M14~q ),
	.datad(\CPU|M15~q ),
	.cin(gnd),
	.combout(\CPU|FC~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FC~2 .lut_mask = 16'h0001;
defparam \CPU|FC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N26
cycloneive_lcell_comb \CPU|addr[0]~20 (
// Equation(s):
// \CPU|addr[0]~20_combout  = (!\CPU|state.000~q  & (\CPU|M17~2_combout  & ((!\CPU|FC~2_combout ) # (!\CPU|addr[13]~18_combout ))))

	.dataa(\CPU|addr[13]~18_combout ),
	.datab(\CPU|state.000~q ),
	.datac(\CPU|M17~2_combout ),
	.datad(\CPU|FC~2_combout ),
	.cin(gnd),
	.combout(\CPU|addr[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[0]~20 .lut_mask = 16'h1030;
defparam \CPU|addr[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N11
dffeas \CPU|addr[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr~56_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[6] .is_wysiwyg = "true";
defparam \CPU|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cycloneive_lcell_comb \CPU|Add8~4 (
// Equation(s):
// \CPU|Add8~4_combout  = (\CPU|addr [2] & (\CPU|Add8~3  $ (GND))) # (!\CPU|addr [2] & (!\CPU|Add8~3  & VCC))
// \CPU|Add8~5  = CARRY((\CPU|addr [2] & !\CPU|Add8~3 ))

	.dataa(\CPU|addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~3 ),
	.combout(\CPU|Add8~4_combout ),
	.cout(\CPU|Add8~5 ));
// synopsys translate_off
defparam \CPU|Add8~4 .lut_mask = 16'hA50A;
defparam \CPU|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cycloneive_lcell_comb \CPU|addr~34 (
// Equation(s):
// \CPU|addr~34_combout  = (\CPU|addr[5]~62_combout  & ((\CPU|addr[5]~21_combout  & (\CPU|SP [2])) # (!\CPU|addr[5]~21_combout  & ((\CPU|Add8~4_combout ))))) # (!\CPU|addr[5]~62_combout  & (((\CPU|addr[5]~21_combout ))))

	.dataa(\CPU|addr[5]~62_combout ),
	.datab(\CPU|SP [2]),
	.datac(\CPU|addr[5]~21_combout ),
	.datad(\CPU|Add8~4_combout ),
	.cin(gnd),
	.combout(\CPU|addr~34_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~34 .lut_mask = 16'hDAD0;
defparam \CPU|addr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N5
dffeas \CPU|PC[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[2] .is_wysiwyg = "true";
defparam \CPU|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N0
cycloneive_lcell_comb \CPU|addr~35 (
// Equation(s):
// \CPU|addr~35_combout  = (\CPU|addr[5]~62_combout  & (((\CPU|addr~34_combout )))) # (!\CPU|addr[5]~62_combout  & ((\CPU|addr~34_combout  & ((\CPU|PC [2]))) # (!\CPU|addr~34_combout  & (\CPU|L [2]))))

	.dataa(\CPU|L [2]),
	.datab(\CPU|addr[5]~62_combout ),
	.datac(\CPU|addr~34_combout ),
	.datad(\CPU|PC [2]),
	.cin(gnd),
	.combout(\CPU|addr~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~35 .lut_mask = 16'hF2C2;
defparam \CPU|addr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N2
cycloneive_lcell_comb \CPU|addr~36 (
// Equation(s):
// \CPU|addr~36_combout  = (\CPU|addr[5]~25_combout  & (\CPU|Z [2])) # (!\CPU|addr[5]~25_combout  & ((\CPU|addr~35_combout )))

	.dataa(gnd),
	.datab(\CPU|Z [2]),
	.datac(\CPU|addr[5]~25_combout ),
	.datad(\CPU|addr~35_combout ),
	.cin(gnd),
	.combout(\CPU|addr~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~36 .lut_mask = 16'hCFC0;
defparam \CPU|addr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N3
dffeas \CPU|addr[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr~36_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[2] .is_wysiwyg = "true";
defparam \CPU|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cycloneive_lcell_comb \CPU|Add8~6 (
// Equation(s):
// \CPU|Add8~6_combout  = (\CPU|addr [3] & (!\CPU|Add8~5 )) # (!\CPU|addr [3] & ((\CPU|Add8~5 ) # (GND)))
// \CPU|Add8~7  = CARRY((!\CPU|Add8~5 ) # (!\CPU|addr [3]))

	.dataa(gnd),
	.datab(\CPU|addr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~5 ),
	.combout(\CPU|Add8~6_combout ),
	.cout(\CPU|Add8~7 ));
// synopsys translate_off
defparam \CPU|Add8~6 .lut_mask = 16'h3C3F;
defparam \CPU|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N7
dffeas \CPU|PC[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[3] .is_wysiwyg = "true";
defparam \CPU|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N6
cycloneive_lcell_comb \CPU|addr~39 (
// Equation(s):
// \CPU|addr~39_combout  = (\CPU|addr[5]~21_combout  & (((!\CPU|addr[5]~62_combout )))) # (!\CPU|addr[5]~21_combout  & ((\CPU|addr[5]~62_combout  & ((\CPU|Add8~6_combout ))) # (!\CPU|addr[5]~62_combout  & (\CPU|L [3]))))

	.dataa(\CPU|L [3]),
	.datab(\CPU|addr[5]~21_combout ),
	.datac(\CPU|Add8~6_combout ),
	.datad(\CPU|addr[5]~62_combout ),
	.cin(gnd),
	.combout(\CPU|addr~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~39 .lut_mask = 16'h30EE;
defparam \CPU|addr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N28
cycloneive_lcell_comb \CPU|addr~40 (
// Equation(s):
// \CPU|addr~40_combout  = (\CPU|addr[5]~21_combout  & ((\CPU|addr~39_combout  & ((\CPU|PC [3]))) # (!\CPU|addr~39_combout  & (\CPU|SP [3])))) # (!\CPU|addr[5]~21_combout  & (((\CPU|addr~39_combout ))))

	.dataa(\CPU|SP [3]),
	.datab(\CPU|addr[5]~21_combout ),
	.datac(\CPU|PC [3]),
	.datad(\CPU|addr~39_combout ),
	.cin(gnd),
	.combout(\CPU|addr~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~40 .lut_mask = 16'hF388;
defparam \CPU|addr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N4
cycloneive_lcell_comb \CPU|addr~41 (
// Equation(s):
// \CPU|addr~41_combout  = (\CPU|addr[5]~25_combout  & (\CPU|Z [3])) # (!\CPU|addr[5]~25_combout  & ((\CPU|addr~40_combout )))

	.dataa(gnd),
	.datab(\CPU|addr[5]~25_combout ),
	.datac(\CPU|Z [3]),
	.datad(\CPU|addr~40_combout ),
	.cin(gnd),
	.combout(\CPU|addr~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~41 .lut_mask = 16'hF3C0;
defparam \CPU|addr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N5
dffeas \CPU|addr[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr~41_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[3] .is_wysiwyg = "true";
defparam \CPU|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N8
cycloneive_lcell_comb \CPU|Add8~8 (
// Equation(s):
// \CPU|Add8~8_combout  = (\CPU|addr [4] & (\CPU|Add8~7  $ (GND))) # (!\CPU|addr [4] & (!\CPU|Add8~7  & VCC))
// \CPU|Add8~9  = CARRY((\CPU|addr [4] & !\CPU|Add8~7 ))

	.dataa(gnd),
	.datab(\CPU|addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~7 ),
	.combout(\CPU|Add8~8_combout ),
	.cout(\CPU|Add8~9 ));
// synopsys translate_off
defparam \CPU|Add8~8 .lut_mask = 16'hC30C;
defparam \CPU|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N9
dffeas \CPU|PC[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[4] .is_wysiwyg = "true";
defparam \CPU|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N10
cycloneive_lcell_comb \CPU|addr~44 (
// Equation(s):
// \CPU|addr~44_combout  = (\CPU|addr[5]~21_combout  & (((\CPU|SP [4]) # (!\CPU|addr[5]~62_combout )))) # (!\CPU|addr[5]~21_combout  & (\CPU|Add8~8_combout  & ((\CPU|addr[5]~62_combout ))))

	.dataa(\CPU|Add8~8_combout ),
	.datab(\CPU|addr[5]~21_combout ),
	.datac(\CPU|SP [4]),
	.datad(\CPU|addr[5]~62_combout ),
	.cin(gnd),
	.combout(\CPU|addr~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~44 .lut_mask = 16'hE2CC;
defparam \CPU|addr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N16
cycloneive_lcell_comb \CPU|addr~45 (
// Equation(s):
// \CPU|addr~45_combout  = (\CPU|addr[5]~62_combout  & (((\CPU|addr~44_combout )))) # (!\CPU|addr[5]~62_combout  & ((\CPU|addr~44_combout  & (\CPU|PC [4])) # (!\CPU|addr~44_combout  & ((\CPU|L [4])))))

	.dataa(\CPU|PC [4]),
	.datab(\CPU|addr[5]~62_combout ),
	.datac(\CPU|L [4]),
	.datad(\CPU|addr~44_combout ),
	.cin(gnd),
	.combout(\CPU|addr~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~45 .lut_mask = 16'hEE30;
defparam \CPU|addr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N26
cycloneive_lcell_comb \CPU|addr~46 (
// Equation(s):
// \CPU|addr~46_combout  = (\CPU|addr[5]~25_combout  & (\CPU|Z [4])) # (!\CPU|addr[5]~25_combout  & ((\CPU|addr~45_combout )))

	.dataa(gnd),
	.datab(\CPU|addr[5]~25_combout ),
	.datac(\CPU|Z [4]),
	.datad(\CPU|addr~45_combout ),
	.cin(gnd),
	.combout(\CPU|addr~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~46 .lut_mask = 16'hF3C0;
defparam \CPU|addr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N27
dffeas \CPU|addr[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr~46_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[4] .is_wysiwyg = "true";
defparam \CPU|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cycloneive_lcell_comb \CPU|Add8~10 (
// Equation(s):
// \CPU|Add8~10_combout  = (\CPU|addr [5] & (!\CPU|Add8~9 )) # (!\CPU|addr [5] & ((\CPU|Add8~9 ) # (GND)))
// \CPU|Add8~11  = CARRY((!\CPU|Add8~9 ) # (!\CPU|addr [5]))

	.dataa(\CPU|addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~9 ),
	.combout(\CPU|Add8~10_combout ),
	.cout(\CPU|Add8~11 ));
// synopsys translate_off
defparam \CPU|Add8~10 .lut_mask = 16'h5A5F;
defparam \CPU|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N30
cycloneive_lcell_comb \CPU|addr~49 (
// Equation(s):
// \CPU|addr~49_combout  = (\CPU|addr[5]~21_combout  & (((!\CPU|addr[5]~62_combout )))) # (!\CPU|addr[5]~21_combout  & ((\CPU|addr[5]~62_combout  & (\CPU|Add8~10_combout )) # (!\CPU|addr[5]~62_combout  & ((\CPU|L [5])))))

	.dataa(\CPU|Add8~10_combout ),
	.datab(\CPU|addr[5]~21_combout ),
	.datac(\CPU|L [5]),
	.datad(\CPU|addr[5]~62_combout ),
	.cin(gnd),
	.combout(\CPU|addr~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~49 .lut_mask = 16'h22FC;
defparam \CPU|addr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N11
dffeas \CPU|PC[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~10_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[5] .is_wysiwyg = "true";
defparam \CPU|PC[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N20
cycloneive_lcell_comb \CPU|addr~50 (
// Equation(s):
// \CPU|addr~50_combout  = (\CPU|addr~49_combout  & (((\CPU|PC [5])) # (!\CPU|addr[5]~21_combout ))) # (!\CPU|addr~49_combout  & (\CPU|addr[5]~21_combout  & ((\CPU|SP [5]))))

	.dataa(\CPU|addr~49_combout ),
	.datab(\CPU|addr[5]~21_combout ),
	.datac(\CPU|PC [5]),
	.datad(\CPU|SP [5]),
	.cin(gnd),
	.combout(\CPU|addr~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~50 .lut_mask = 16'hE6A2;
defparam \CPU|addr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cycloneive_lcell_comb \CPU|addr~51 (
// Equation(s):
// \CPU|addr~51_combout  = (\CPU|addr[5]~25_combout  & (\CPU|Z [5])) # (!\CPU|addr[5]~25_combout  & ((\CPU|addr~50_combout )))

	.dataa(\CPU|addr[5]~25_combout ),
	.datab(gnd),
	.datac(\CPU|Z [5]),
	.datad(\CPU|addr~50_combout ),
	.cin(gnd),
	.combout(\CPU|addr~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~51 .lut_mask = 16'hF5A0;
defparam \CPU|addr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N9
dffeas \CPU|addr[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr~51_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[5] .is_wysiwyg = "true";
defparam \CPU|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cycloneive_lcell_comb \CPU|Add8~12 (
// Equation(s):
// \CPU|Add8~12_combout  = (\CPU|addr [6] & (\CPU|Add8~11  $ (GND))) # (!\CPU|addr [6] & (!\CPU|Add8~11  & VCC))
// \CPU|Add8~13  = CARRY((\CPU|addr [6] & !\CPU|Add8~11 ))

	.dataa(\CPU|addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~11 ),
	.combout(\CPU|Add8~12_combout ),
	.cout(\CPU|Add8~13 ));
// synopsys translate_off
defparam \CPU|Add8~12 .lut_mask = 16'hA50A;
defparam \CPU|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \CPU|PC[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~12_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[6] .is_wysiwyg = "true";
defparam \CPU|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N10
cycloneive_lcell_comb \CPU|Selector4~3 (
// Equation(s):
// \CPU|Selector4~3_combout  = (\Mux5~7_combout  & (\CPU|Selector0~2_combout  & (\CPU|Z[7]~1_combout  & \Mux1~3_combout )))

	.dataa(\Mux5~7_combout ),
	.datab(\CPU|Selector0~2_combout ),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector4~3 .lut_mask = 16'h8000;
defparam \CPU|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N11
dffeas \CPU|call (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|call~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|call .is_wysiwyg = "true";
defparam \CPU|call .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N12
cycloneive_lcell_comb \CPU|odata~63 (
// Equation(s):
// \CPU|odata~63_combout  = (\CPU|call~q  & ((\CPU|PC [6]))) # (!\CPU|call~q  & (\CPU|Z [6]))

	.dataa(\CPU|Z [6]),
	.datab(\CPU|PC [6]),
	.datac(gnd),
	.datad(\CPU|call~q ),
	.cin(gnd),
	.combout(\CPU|odata~63_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~63 .lut_mask = 16'hCCAA;
defparam \CPU|odata~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N18
cycloneive_lcell_comb \CPU|odata~32 (
// Equation(s):
// \CPU|odata~32_combout  = (\CPU|xthl~q ) # (\CPU|M10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|xthl~q ),
	.datad(\CPU|M10~q ),
	.cin(gnd),
	.combout(\CPU|odata~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~32 .lut_mask = 16'hFFF0;
defparam \CPU|odata~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N10
cycloneive_lcell_comb \CPU|odata~27 (
// Equation(s):
// \CPU|odata~27_combout  = (\CPU|M10~q  & ((\CPU|call~q ) # (\CPU|xthl~q )))

	.dataa(\CPU|call~q ),
	.datab(gnd),
	.datac(\CPU|xthl~q ),
	.datad(\CPU|M10~q ),
	.cin(gnd),
	.combout(\CPU|odata~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~27 .lut_mask = 16'hFA00;
defparam \CPU|odata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N4
cycloneive_lcell_comb \CPU|odata~28 (
// Equation(s):
// \CPU|odata~28_combout  = (\CPU|xthl~q ) # (!\CPU|M10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|xthl~q ),
	.datad(\CPU|M10~q ),
	.cin(gnd),
	.combout(\CPU|odata~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~28 .lut_mask = 16'hF0FF;
defparam \CPU|odata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N0
cycloneive_lcell_comb \CPU|odata~61 (
// Equation(s):
// \CPU|odata~61_combout  = (\CPU|odata~27_combout  & (((\CPU|odata~28_combout )))) # (!\CPU|odata~27_combout  & ((\CPU|odata~28_combout  & (\CPU|L [6])) # (!\CPU|odata~28_combout  & ((\CPU|W [6])))))

	.dataa(\CPU|odata~27_combout ),
	.datab(\CPU|L [6]),
	.datac(\CPU|odata~28_combout ),
	.datad(\CPU|W [6]),
	.cin(gnd),
	.combout(\CPU|odata~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~61 .lut_mask = 16'hE5E0;
defparam \CPU|odata~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cycloneive_lcell_comb \CPU|addr~12 (
// Equation(s):
// \CPU|addr~12_combout  = (\CPU|M5~q ) # (\CPU|M4~q )

	.dataa(\CPU|M5~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|M4~q ),
	.cin(gnd),
	.combout(\CPU|addr~12_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~12 .lut_mask = 16'hFFAA;
defparam \CPU|addr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cycloneive_lcell_comb \CPU|addr[13]~13 (
// Equation(s):
// \CPU|addr[13]~13_combout  = (\CPU|addr~12_combout ) # ((\CPU|addr[13]~10_combout  & ((!\CPU|always3~1_combout ) # (!\CPU|always3~2_combout ))))

	.dataa(\CPU|addr[13]~10_combout ),
	.datab(\CPU|always3~2_combout ),
	.datac(\CPU|addr~12_combout ),
	.datad(\CPU|always3~1_combout ),
	.cin(gnd),
	.combout(\CPU|addr[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[13]~13 .lut_mask = 16'hF2FA;
defparam \CPU|addr[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N14
cycloneive_lcell_comb \CPU|Add8~14 (
// Equation(s):
// \CPU|Add8~14_combout  = (\CPU|addr [7] & (!\CPU|Add8~13 )) # (!\CPU|addr [7] & ((\CPU|Add8~13 ) # (GND)))
// \CPU|Add8~15  = CARRY((!\CPU|Add8~13 ) # (!\CPU|addr [7]))

	.dataa(\CPU|addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~13 ),
	.combout(\CPU|Add8~14_combout ),
	.cout(\CPU|Add8~15 ));
// synopsys translate_off
defparam \CPU|Add8~14 .lut_mask = 16'h5A5F;
defparam \CPU|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N15
dffeas \CPU|PC[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[7] .is_wysiwyg = "true";
defparam \CPU|PC[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N6
cycloneive_lcell_comb \CPU|addr~59 (
// Equation(s):
// \CPU|addr~59_combout  = (\CPU|addr[5]~62_combout  & (((!\CPU|addr[5]~21_combout  & \CPU|Add8~14_combout )))) # (!\CPU|addr[5]~62_combout  & ((\CPU|L [7]) # ((\CPU|addr[5]~21_combout ))))

	.dataa(\CPU|addr[5]~62_combout ),
	.datab(\CPU|L [7]),
	.datac(\CPU|addr[5]~21_combout ),
	.datad(\CPU|Add8~14_combout ),
	.cin(gnd),
	.combout(\CPU|addr~59_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~59 .lut_mask = 16'h5E54;
defparam \CPU|addr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cycloneive_lcell_comb \CPU|addr~60 (
// Equation(s):
// \CPU|addr~60_combout  = (\CPU|addr[5]~21_combout  & ((\CPU|addr~59_combout  & (\CPU|PC [7])) # (!\CPU|addr~59_combout  & ((\CPU|SP [7]))))) # (!\CPU|addr[5]~21_combout  & (((\CPU|addr~59_combout ))))

	.dataa(\CPU|PC [7]),
	.datab(\CPU|SP [7]),
	.datac(\CPU|addr[5]~21_combout ),
	.datad(\CPU|addr~59_combout ),
	.cin(gnd),
	.combout(\CPU|addr~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~60 .lut_mask = 16'hAFC0;
defparam \CPU|addr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cycloneive_lcell_comb \CPU|addr~61 (
// Equation(s):
// \CPU|addr~61_combout  = (\CPU|addr[5]~25_combout  & (\CPU|Z [7])) # (!\CPU|addr[5]~25_combout  & ((\CPU|addr~60_combout )))

	.dataa(\CPU|addr[5]~25_combout ),
	.datab(\CPU|Z [7]),
	.datac(\CPU|addr~60_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|addr~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~61 .lut_mask = 16'hD8D8;
defparam \CPU|addr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N13
dffeas \CPU|addr[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr~61_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[7] .is_wysiwyg = "true";
defparam \CPU|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
cycloneive_lcell_comb \CPU|Add8~16 (
// Equation(s):
// \CPU|Add8~16_combout  = (\CPU|addr [8] & (\CPU|Add8~15  $ (GND))) # (!\CPU|addr [8] & (!\CPU|Add8~15  & VCC))
// \CPU|Add8~17  = CARRY((\CPU|addr [8] & !\CPU|Add8~15 ))

	.dataa(\CPU|addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~15 ),
	.combout(\CPU|Add8~16_combout ),
	.cout(\CPU|Add8~17 ));
// synopsys translate_off
defparam \CPU|Add8~16 .lut_mask = 16'hA50A;
defparam \CPU|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N4
cycloneive_lcell_comb \CPU|addr~27 (
// Equation(s):
// \CPU|addr~27_combout  = (\CPU|addr[13]~13_combout  & (((\CPU|addr[13]~11_combout )))) # (!\CPU|addr[13]~13_combout  & ((\CPU|addr[13]~11_combout  & (\CPU|Z [0])) # (!\CPU|addr[13]~11_combout  & ((\CPU|Add8~16_combout )))))

	.dataa(\CPU|Z [0]),
	.datab(\CPU|Add8~16_combout ),
	.datac(\CPU|addr[13]~13_combout ),
	.datad(\CPU|addr[13]~11_combout ),
	.cin(gnd),
	.combout(\CPU|addr~27_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~27 .lut_mask = 16'hFA0C;
defparam \CPU|addr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N2
cycloneive_lcell_comb \CPU|addr~28 (
// Equation(s):
// \CPU|addr~28_combout  = (\CPU|addr~27_combout  & ((\CPU|H [0]) # ((!\CPU|addr[13]~13_combout )))) # (!\CPU|addr~27_combout  & (((\CPU|addr[13]~13_combout  & \CPU|SP [8]))))

	.dataa(\CPU|H [0]),
	.datab(\CPU|addr~27_combout ),
	.datac(\CPU|addr[13]~13_combout ),
	.datad(\CPU|SP [8]),
	.cin(gnd),
	.combout(\CPU|addr~28_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~28 .lut_mask = 16'hBC8C;
defparam \CPU|addr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N17
dffeas \CPU|PC[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[8] .is_wysiwyg = "true";
defparam \CPU|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cycloneive_lcell_comb \CPU|addr[8]~1 (
// Equation(s):
// \CPU|addr[8]~1_combout  = (\CPU|addr[5]~16_combout  & (\CPU|addr~28_combout )) # (!\CPU|addr[5]~16_combout  & ((\CPU|PC [8])))

	.dataa(\CPU|addr~28_combout ),
	.datab(\CPU|PC [8]),
	.datac(gnd),
	.datad(\CPU|addr[5]~16_combout ),
	.cin(gnd),
	.combout(\CPU|addr[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[8]~1 .lut_mask = 16'hAACC;
defparam \CPU|addr[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N18
cycloneive_lcell_comb \CPU|addr[5]~17 (
// Equation(s):
// \CPU|addr[5]~17_combout  = (\CPU|M12~q ) # ((!\CPU|M13~q  & \CPU|M14~q ))

	.dataa(gnd),
	.datab(\CPU|M13~q ),
	.datac(\CPU|M12~q ),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|addr[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[5]~17 .lut_mask = 16'hF3F0;
defparam \CPU|addr[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cycloneive_lcell_comb \CPU|addr[13]~19 (
// Equation(s):
// \CPU|addr[13]~19_combout  = (\CPU|always3~5_combout  & ((\CPU|jmp~q ) # ((\CPU|addr[5]~17_combout  & \CPU|addr[13]~18_combout )))) # (!\CPU|always3~5_combout  & (\CPU|addr[5]~17_combout  & (\CPU|addr[13]~18_combout )))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|addr[5]~17_combout ),
	.datac(\CPU|addr[13]~18_combout ),
	.datad(\CPU|jmp~q ),
	.cin(gnd),
	.combout(\CPU|addr[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[13]~19 .lut_mask = 16'hEAC0;
defparam \CPU|addr[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N1
dffeas \CPU|addr[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr[8]~1_combout ),
	.asdata(\CPU|W [0]),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|addr[13]~19_combout ),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[8] .is_wysiwyg = "true";
defparam \CPU|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cycloneive_lcell_comb \CPU|Add8~18 (
// Equation(s):
// \CPU|Add8~18_combout  = (\CPU|addr [9] & (!\CPU|Add8~17 )) # (!\CPU|addr [9] & ((\CPU|Add8~17 ) # (GND)))
// \CPU|Add8~19  = CARRY((!\CPU|Add8~17 ) # (!\CPU|addr [9]))

	.dataa(\CPU|addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~17 ),
	.combout(\CPU|Add8~18_combout ),
	.cout(\CPU|Add8~19 ));
// synopsys translate_off
defparam \CPU|Add8~18 .lut_mask = 16'h5A5F;
defparam \CPU|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N20
cycloneive_lcell_comb \CPU|addr~32 (
// Equation(s):
// \CPU|addr~32_combout  = (\CPU|addr[13]~13_combout  & ((\CPU|SP [9]) # ((\CPU|addr[13]~11_combout )))) # (!\CPU|addr[13]~13_combout  & (((\CPU|Add8~18_combout  & !\CPU|addr[13]~11_combout ))))

	.dataa(\CPU|SP [9]),
	.datab(\CPU|addr[13]~13_combout ),
	.datac(\CPU|Add8~18_combout ),
	.datad(\CPU|addr[13]~11_combout ),
	.cin(gnd),
	.combout(\CPU|addr~32_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~32 .lut_mask = 16'hCCB8;
defparam \CPU|addr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N6
cycloneive_lcell_comb \CPU|addr~33 (
// Equation(s):
// \CPU|addr~33_combout  = (\CPU|addr[13]~11_combout  & ((\CPU|addr~32_combout  & (\CPU|H [1])) # (!\CPU|addr~32_combout  & ((\CPU|Z [1]))))) # (!\CPU|addr[13]~11_combout  & (((\CPU|addr~32_combout ))))

	.dataa(\CPU|addr[13]~11_combout ),
	.datab(\CPU|H [1]),
	.datac(\CPU|Z [1]),
	.datad(\CPU|addr~32_combout ),
	.cin(gnd),
	.combout(\CPU|addr~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~33 .lut_mask = 16'hDDA0;
defparam \CPU|addr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \CPU|PC[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~18_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[9] .is_wysiwyg = "true";
defparam \CPU|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cycloneive_lcell_comb \CPU|addr[9]~2 (
// Equation(s):
// \CPU|addr[9]~2_combout  = (\CPU|addr[5]~16_combout  & (\CPU|addr~33_combout )) # (!\CPU|addr[5]~16_combout  & ((\CPU|PC [9])))

	.dataa(\CPU|addr[5]~16_combout ),
	.datab(\CPU|addr~33_combout ),
	.datac(gnd),
	.datad(\CPU|PC [9]),
	.cin(gnd),
	.combout(\CPU|addr[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[9]~2 .lut_mask = 16'hDD88;
defparam \CPU|addr[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N7
dffeas \CPU|addr[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr[9]~2_combout ),
	.asdata(\CPU|W [1]),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|addr[13]~19_combout ),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[9] .is_wysiwyg = "true";
defparam \CPU|addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N20
cycloneive_lcell_comb \CPU|Add8~20 (
// Equation(s):
// \CPU|Add8~20_combout  = (\CPU|addr [10] & (\CPU|Add8~19  $ (GND))) # (!\CPU|addr [10] & (!\CPU|Add8~19  & VCC))
// \CPU|Add8~21  = CARRY((\CPU|addr [10] & !\CPU|Add8~19 ))

	.dataa(gnd),
	.datab(\CPU|addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~19 ),
	.combout(\CPU|Add8~20_combout ),
	.cout(\CPU|Add8~21 ));
// synopsys translate_off
defparam \CPU|Add8~20 .lut_mask = 16'hC30C;
defparam \CPU|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N21
dffeas \CPU|PC[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~20_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[10] .is_wysiwyg = "true";
defparam \CPU|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N12
cycloneive_lcell_comb \CPU|addr~37 (
// Equation(s):
// \CPU|addr~37_combout  = (\CPU|addr[13]~13_combout  & (((\CPU|addr[13]~11_combout )))) # (!\CPU|addr[13]~13_combout  & ((\CPU|addr[13]~11_combout  & (\CPU|Z [2])) # (!\CPU|addr[13]~11_combout  & ((\CPU|Add8~20_combout )))))

	.dataa(\CPU|Z [2]),
	.datab(\CPU|Add8~20_combout ),
	.datac(\CPU|addr[13]~13_combout ),
	.datad(\CPU|addr[13]~11_combout ),
	.cin(gnd),
	.combout(\CPU|addr~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~37 .lut_mask = 16'hFA0C;
defparam \CPU|addr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N30
cycloneive_lcell_comb \CPU|addr~38 (
// Equation(s):
// \CPU|addr~38_combout  = (\CPU|addr~37_combout  & ((\CPU|H [2]) # ((!\CPU|addr[13]~13_combout )))) # (!\CPU|addr~37_combout  & (((\CPU|addr[13]~13_combout  & \CPU|SP [10]))))

	.dataa(\CPU|addr~37_combout ),
	.datab(\CPU|H [2]),
	.datac(\CPU|addr[13]~13_combout ),
	.datad(\CPU|SP [10]),
	.cin(gnd),
	.combout(\CPU|addr~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~38 .lut_mask = 16'hDA8A;
defparam \CPU|addr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N6
cycloneive_lcell_comb \CPU|addr[10]~3 (
// Equation(s):
// \CPU|addr[10]~3_combout  = (\CPU|addr[5]~16_combout  & ((\CPU|addr~38_combout ))) # (!\CPU|addr[5]~16_combout  & (\CPU|PC [10]))

	.dataa(\CPU|PC [10]),
	.datab(\CPU|addr~38_combout ),
	.datac(gnd),
	.datad(\CPU|addr[5]~16_combout ),
	.cin(gnd),
	.combout(\CPU|addr[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[10]~3 .lut_mask = 16'hCCAA;
defparam \CPU|addr[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N7
dffeas \CPU|addr[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr[10]~3_combout ),
	.asdata(\CPU|W [2]),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|addr[13]~19_combout ),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[10] .is_wysiwyg = "true";
defparam \CPU|addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N22
cycloneive_lcell_comb \CPU|Add8~22 (
// Equation(s):
// \CPU|Add8~22_combout  = (\CPU|addr [11] & (!\CPU|Add8~21 )) # (!\CPU|addr [11] & ((\CPU|Add8~21 ) # (GND)))
// \CPU|Add8~23  = CARRY((!\CPU|Add8~21 ) # (!\CPU|addr [11]))

	.dataa(\CPU|addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~21 ),
	.combout(\CPU|Add8~22_combout ),
	.cout(\CPU|Add8~23 ));
// synopsys translate_off
defparam \CPU|Add8~22 .lut_mask = 16'h5A5F;
defparam \CPU|Add8~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N24
cycloneive_lcell_comb \CPU|addr~42 (
// Equation(s):
// \CPU|addr~42_combout  = (\CPU|addr[13]~13_combout  & (((\CPU|SP [11]) # (\CPU|addr[13]~11_combout )))) # (!\CPU|addr[13]~13_combout  & (\CPU|Add8~22_combout  & ((!\CPU|addr[13]~11_combout ))))

	.dataa(\CPU|Add8~22_combout ),
	.datab(\CPU|SP [11]),
	.datac(\CPU|addr[13]~13_combout ),
	.datad(\CPU|addr[13]~11_combout ),
	.cin(gnd),
	.combout(\CPU|addr~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~42 .lut_mask = 16'hF0CA;
defparam \CPU|addr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N18
cycloneive_lcell_comb \CPU|addr~43 (
// Equation(s):
// \CPU|addr~43_combout  = (\CPU|addr[13]~11_combout  & ((\CPU|addr~42_combout  & (\CPU|H [3])) # (!\CPU|addr~42_combout  & ((\CPU|Z [3]))))) # (!\CPU|addr[13]~11_combout  & (((\CPU|addr~42_combout ))))

	.dataa(\CPU|addr[13]~11_combout ),
	.datab(\CPU|H [3]),
	.datac(\CPU|Z [3]),
	.datad(\CPU|addr~42_combout ),
	.cin(gnd),
	.combout(\CPU|addr~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~43 .lut_mask = 16'hDDA0;
defparam \CPU|addr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N23
dffeas \CPU|PC[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[11] .is_wysiwyg = "true";
defparam \CPU|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cycloneive_lcell_comb \CPU|addr[11]~4 (
// Equation(s):
// \CPU|addr[11]~4_combout  = (\CPU|addr[5]~16_combout  & (\CPU|addr~43_combout )) # (!\CPU|addr[5]~16_combout  & ((\CPU|PC [11])))

	.dataa(\CPU|addr~43_combout ),
	.datab(\CPU|PC [11]),
	.datac(gnd),
	.datad(\CPU|addr[5]~16_combout ),
	.cin(gnd),
	.combout(\CPU|addr[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[11]~4 .lut_mask = 16'hAACC;
defparam \CPU|addr[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \CPU|addr[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr[11]~4_combout ),
	.asdata(\CPU|W [3]),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|addr[13]~19_combout ),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[11] .is_wysiwyg = "true";
defparam \CPU|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cycloneive_lcell_comb \CPU|Add8~24 (
// Equation(s):
// \CPU|Add8~24_combout  = (\CPU|addr [12] & (\CPU|Add8~23  $ (GND))) # (!\CPU|addr [12] & (!\CPU|Add8~23  & VCC))
// \CPU|Add8~25  = CARRY((\CPU|addr [12] & !\CPU|Add8~23 ))

	.dataa(\CPU|addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~23 ),
	.combout(\CPU|Add8~24_combout ),
	.cout(\CPU|Add8~25 ));
// synopsys translate_off
defparam \CPU|Add8~24 .lut_mask = 16'hA50A;
defparam \CPU|Add8~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N16
cycloneive_lcell_comb \CPU|addr~47 (
// Equation(s):
// \CPU|addr~47_combout  = (\CPU|addr[13]~13_combout  & (((\CPU|addr[13]~11_combout )))) # (!\CPU|addr[13]~13_combout  & ((\CPU|addr[13]~11_combout  & ((\CPU|Z [4]))) # (!\CPU|addr[13]~11_combout  & (\CPU|Add8~24_combout ))))

	.dataa(\CPU|Add8~24_combout ),
	.datab(\CPU|Z [4]),
	.datac(\CPU|addr[13]~13_combout ),
	.datad(\CPU|addr[13]~11_combout ),
	.cin(gnd),
	.combout(\CPU|addr~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~47 .lut_mask = 16'hFC0A;
defparam \CPU|addr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N14
cycloneive_lcell_comb \CPU|addr~48 (
// Equation(s):
// \CPU|addr~48_combout  = (\CPU|addr~47_combout  & ((\CPU|H [4]) # ((!\CPU|addr[13]~13_combout )))) # (!\CPU|addr~47_combout  & (((\CPU|addr[13]~13_combout  & \CPU|SP [12]))))

	.dataa(\CPU|H [4]),
	.datab(\CPU|addr~47_combout ),
	.datac(\CPU|addr[13]~13_combout ),
	.datad(\CPU|SP [12]),
	.cin(gnd),
	.combout(\CPU|addr~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~48 .lut_mask = 16'hBC8C;
defparam \CPU|addr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N25
dffeas \CPU|PC[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[12] .is_wysiwyg = "true";
defparam \CPU|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cycloneive_lcell_comb \CPU|addr[12]~5 (
// Equation(s):
// \CPU|addr[12]~5_combout  = (\CPU|addr[5]~16_combout  & (\CPU|addr~48_combout )) # (!\CPU|addr[5]~16_combout  & ((\CPU|PC [12])))

	.dataa(\CPU|addr~48_combout ),
	.datab(\CPU|PC [12]),
	.datac(gnd),
	.datad(\CPU|addr[5]~16_combout ),
	.cin(gnd),
	.combout(\CPU|addr[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[12]~5 .lut_mask = 16'hAACC;
defparam \CPU|addr[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \CPU|addr[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr[12]~5_combout ),
	.asdata(\CPU|W [4]),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|addr[13]~19_combout ),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[12] .is_wysiwyg = "true";
defparam \CPU|addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N26
cycloneive_lcell_comb \CPU|Add8~26 (
// Equation(s):
// \CPU|Add8~26_combout  = (\CPU|addr [13] & (!\CPU|Add8~25 )) # (!\CPU|addr [13] & ((\CPU|Add8~25 ) # (GND)))
// \CPU|Add8~27  = CARRY((!\CPU|Add8~25 ) # (!\CPU|addr [13]))

	.dataa(gnd),
	.datab(\CPU|addr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~25 ),
	.combout(\CPU|Add8~26_combout ),
	.cout(\CPU|Add8~27 ));
// synopsys translate_off
defparam \CPU|Add8~26 .lut_mask = 16'h3C3F;
defparam \CPU|Add8~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N28
cycloneive_lcell_comb \CPU|Add8~28 (
// Equation(s):
// \CPU|Add8~28_combout  = (\CPU|addr [14] & (\CPU|Add8~27  $ (GND))) # (!\CPU|addr [14] & (!\CPU|Add8~27  & VCC))
// \CPU|Add8~29  = CARRY((\CPU|addr [14] & !\CPU|Add8~27 ))

	.dataa(gnd),
	.datab(\CPU|addr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\CPU|Add8~27 ),
	.combout(\CPU|Add8~28_combout ),
	.cout(\CPU|Add8~29 ));
// synopsys translate_off
defparam \CPU|Add8~28 .lut_mask = 16'hC30C;
defparam \CPU|Add8~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \CPU|PC[14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~28_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[14] .is_wysiwyg = "true";
defparam \CPU|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N14
cycloneive_lcell_comb \CPU|odata~62 (
// Equation(s):
// \CPU|odata~62_combout  = (\CPU|odata~27_combout  & ((\CPU|odata~61_combout  & ((\CPU|H [6]))) # (!\CPU|odata~61_combout  & (\CPU|PC [14])))) # (!\CPU|odata~27_combout  & (\CPU|odata~61_combout ))

	.dataa(\CPU|odata~27_combout ),
	.datab(\CPU|odata~61_combout ),
	.datac(\CPU|PC [14]),
	.datad(\CPU|H [6]),
	.cin(gnd),
	.combout(\CPU|odata~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~62 .lut_mask = 16'hEC64;
defparam \CPU|odata~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N12
cycloneive_lcell_comb \CPU|Selector13~4 (
// Equation(s):
// \CPU|Selector13~4_combout  = (\CPU|M11~q ) # ((\CPU|Z[0]~0_combout  & \Mux1~3_combout ))

	.dataa(\CPU|Z[0]~0_combout ),
	.datab(gnd),
	.datac(\Mux1~3_combout ),
	.datad(\CPU|M11~q ),
	.cin(gnd),
	.combout(\CPU|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector13~4 .lut_mask = 16'hFFA0;
defparam \CPU|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N16
cycloneive_lcell_comb \CPU|Selector13~3 (
// Equation(s):
// \CPU|Selector13~3_combout  = (\Mux1~3_combout  & ((\CPU|Z[0]~0_combout ) # ((\CPU|Mux10~2_combout )))) # (!\Mux1~3_combout  & (((\CPU|M11~q ))))

	.dataa(\CPU|Z[0]~0_combout ),
	.datab(\CPU|Mux10~2_combout ),
	.datac(\Mux1~3_combout ),
	.datad(\CPU|M11~q ),
	.cin(gnd),
	.combout(\CPU|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector13~3 .lut_mask = 16'hEFE0;
defparam \CPU|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N20
cycloneive_lcell_comb \CPU|Selector2~0 (
// Equation(s):
// \CPU|Selector2~0_combout  = (((\Mux4~3_combout ) # (!\CPU|Z[0]~0_combout )) # (!\CPU|Decoder2~8_combout )) # (!\Mux1~3_combout )

	.dataa(\Mux1~3_combout ),
	.datab(\CPU|Decoder2~8_combout ),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~0 .lut_mask = 16'hFF7F;
defparam \CPU|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N10
cycloneive_lcell_comb \CPU|Selector3~0 (
// Equation(s):
// \CPU|Selector3~0_combout  = (\Mux5~7_combout  & (((\Mux6~4_combout )))) # (!\Mux5~7_combout  & ((\CPU|M11~q ) # ((!\CPU|Selector2~0_combout  & \Mux6~4_combout ))))

	.dataa(\CPU|M11~q ),
	.datab(\CPU|Selector2~0_combout ),
	.datac(\Mux5~7_combout ),
	.datad(\Mux6~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~0 .lut_mask = 16'hFB0A;
defparam \CPU|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N22
cycloneive_lcell_comb \CPU|Selector3~1 (
// Equation(s):
// \CPU|Selector3~1_combout  = (\Mux5~7_combout  & ((\CPU|Selector3~0_combout  & (\CPU|Selector13~4_combout )) # (!\CPU|Selector3~0_combout  & ((\CPU|Selector13~3_combout ))))) # (!\Mux5~7_combout  & (((\CPU|Selector3~0_combout ))))

	.dataa(\CPU|Selector13~4_combout ),
	.datab(\CPU|Selector13~3_combout ),
	.datac(\Mux5~7_combout ),
	.datad(\CPU|Selector3~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector3~1 .lut_mask = 16'hAFC0;
defparam \CPU|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N0
cycloneive_lcell_comb \CPU|M11~0 (
// Equation(s):
// \CPU|M11~0_combout  = (\CPU|always3~5_combout  & (((\CPU|Z[7]~1_combout )))) # (!\CPU|always3~5_combout  & (\CPU|M1n~0_combout  & (!\CPU|M10~q )))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|M1n~0_combout ),
	.datac(\CPU|M10~q ),
	.datad(\CPU|Z[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU|M11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M11~0 .lut_mask = 16'hAE04;
defparam \CPU|M11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N18
cycloneive_lcell_comb \CPU|M11~1 (
// Equation(s):
// \CPU|M11~1_combout  = (\CPU|M11~q  & ((!\CPU|M11~0_combout ) # (!\CPU|jmp~0_combout )))

	.dataa(\CPU|M11~q ),
	.datab(gnd),
	.datac(\CPU|jmp~0_combout ),
	.datad(\CPU|M11~0_combout ),
	.cin(gnd),
	.combout(\CPU|M11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M11~1 .lut_mask = 16'h0AAA;
defparam \CPU|M11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N4
cycloneive_lcell_comb \CPU|M11~2 (
// Equation(s):
// \CPU|M11~2_combout  = (!\CPU|M10~q  & \CPU|M11~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|M10~q ),
	.datad(\CPU|M11~q ),
	.cin(gnd),
	.combout(\CPU|M11~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M11~2 .lut_mask = 16'h0F00;
defparam \CPU|M11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N30
cycloneive_lcell_comb \CPU|M11~3 (
// Equation(s):
// \CPU|M11~3_combout  = (\CPU|jmp~0_combout  & ((\CPU|always3~5_combout ) # ((\CPU|M11~2_combout  & \CPU|M1n~0_combout ))))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|jmp~0_combout ),
	.datac(\CPU|M11~2_combout ),
	.datad(\CPU|M1n~0_combout ),
	.cin(gnd),
	.combout(\CPU|M11~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M11~3 .lut_mask = 16'hC888;
defparam \CPU|M11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N10
cycloneive_lcell_comb \CPU|M10~2 (
// Equation(s):
// \CPU|M10~2_combout  = (\CPU|Z[7]~1_combout  & ((\CPU|M1~q ) # (!\CPU|M1n~combout )))

	.dataa(gnd),
	.datab(\CPU|M1n~combout ),
	.datac(\CPU|M1~q ),
	.datad(\CPU|Z[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU|M10~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M10~2 .lut_mask = 16'hF300;
defparam \CPU|M10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N6
cycloneive_lcell_comb \CPU|M11~4 (
// Equation(s):
// \CPU|M11~4_combout  = (\CPU|M11~1_combout ) # ((\CPU|Selector3~1_combout  & (\CPU|M11~3_combout  & \CPU|M10~2_combout )))

	.dataa(\CPU|Selector3~1_combout ),
	.datab(\CPU|M11~1_combout ),
	.datac(\CPU|M11~3_combout ),
	.datad(\CPU|M10~2_combout ),
	.cin(gnd),
	.combout(\CPU|M11~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M11~4 .lut_mask = 16'hECCC;
defparam \CPU|M11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N7
dffeas \CPU|M11 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M11~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M11 .is_wysiwyg = "true";
defparam \CPU|M11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N24
cycloneive_lcell_comb \CPU|odata~26 (
// Equation(s):
// \CPU|odata~26_combout  = (\CPU|state.001~q  & ((\CPU|M11~q ) # (\CPU|M10~q )))

	.dataa(\CPU|M11~q ),
	.datab(\CPU|M10~q ),
	.datac(\CPU|state.001~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|odata~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~26 .lut_mask = 16'hE0E0;
defparam \CPU|odata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N6
cycloneive_lcell_comb \CPU|odata~64 (
// Equation(s):
// \CPU|odata~64_combout  = (\CPU|odata~26_combout  & ((\CPU|odata~32_combout  & ((\CPU|odata~62_combout ))) # (!\CPU|odata~32_combout  & (\CPU|odata~63_combout ))))

	.dataa(\CPU|odata~63_combout ),
	.datab(\CPU|odata~32_combout ),
	.datac(\CPU|odata~62_combout ),
	.datad(\CPU|odata~26_combout ),
	.cin(gnd),
	.combout(\CPU|odata~64_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~64 .lut_mask = 16'hE200;
defparam \CPU|odata~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N24
cycloneive_lcell_comb \CPU|odata~65 (
// Equation(s):
// \CPU|odata~65_combout  = (\CPU|odata~60_combout ) # ((\CPU|odata~64_combout ) # ((\CPU|odata~34_combout  & \CPU|odata [6])))

	.dataa(\CPU|odata~60_combout ),
	.datab(\CPU|odata~34_combout ),
	.datac(\CPU|odata [6]),
	.datad(\CPU|odata~64_combout ),
	.cin(gnd),
	.combout(\CPU|odata~65_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~65 .lut_mask = 16'hFFEA;
defparam \CPU|odata~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N2
cycloneive_lcell_comb \CPU|odata~66 (
// Equation(s):
// \CPU|odata~66_combout  = (!\CPU|M7~q  & ((\CPU|always3~2_combout  & (\CPU|odata~65_combout )) # (!\CPU|always3~2_combout  & ((\CPU|odata~59_combout )))))

	.dataa(\CPU|M7~q ),
	.datab(\CPU|odata~65_combout ),
	.datac(\CPU|odata~59_combout ),
	.datad(\CPU|always3~2_combout ),
	.cin(gnd),
	.combout(\CPU|odata~66_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~66 .lut_mask = 16'h4450;
defparam \CPU|odata~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N12
cycloneive_lcell_comb \CPU|odata~67 (
// Equation(s):
// \CPU|odata~67_combout  = (\CPU|odata~66_combout ) # ((\CPU|M7~q  & (\CPU|A [6] & \CPU|state.001~q )))

	.dataa(\CPU|M7~q ),
	.datab(\CPU|A [6]),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|odata~66_combout ),
	.cin(gnd),
	.combout(\CPU|odata~67_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~67 .lut_mask = 16'hFF80;
defparam \CPU|odata~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N24
cycloneive_lcell_comb \CPU|odata~139 (
// Equation(s):
// \CPU|odata~139_combout  = (\CPU|odata~67_combout ) # ((\CPU|odata~18_combout  & (\CPU|odata [6] & \CPU|M7~q )))

	.dataa(\CPU|odata~18_combout ),
	.datab(\CPU|odata [6]),
	.datac(\CPU|M7~q ),
	.datad(\CPU|odata~67_combout ),
	.cin(gnd),
	.combout(\CPU|odata~139_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~139 .lut_mask = 16'hFF80;
defparam \CPU|odata~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N2
cycloneive_lcell_comb \CPU|odata~140 (
// Equation(s):
// \CPU|odata~140_combout  = (\CPU|M6~q  & ((\CPU|odata [6]) # ((!\CPU|state.000~q )))) # (!\CPU|M6~q  & (((\CPU|odata~139_combout ))))

	.dataa(\CPU|M6~q ),
	.datab(\CPU|odata [6]),
	.datac(\CPU|state.000~q ),
	.datad(\CPU|odata~139_combout ),
	.cin(gnd),
	.combout(\CPU|odata~140_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~140 .lut_mask = 16'hDF8A;
defparam \CPU|odata~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N20
cycloneive_lcell_comb \CPU|odata[6]~3 (
// Equation(s):
// \CPU|odata[6]~3_combout  = (\CPU|M5~q  & (\CPU|Selector89~0_combout )) # (!\CPU|M5~q  & ((\CPU|odata~140_combout )))

	.dataa(\CPU|M5~q ),
	.datab(\CPU|Selector89~0_combout ),
	.datac(gnd),
	.datad(\CPU|odata~140_combout ),
	.cin(gnd),
	.combout(\CPU|odata[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata[6]~3 .lut_mask = 16'hDD88;
defparam \CPU|odata[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N21
dffeas \CPU|odata[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|odata[6]~3_combout ),
	.asdata(\CPU|odata~59_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU|always3~4_combout ),
	.sload(\CPU|odata~15_combout ),
	.ena(\cpu_ce2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|odata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|odata[6] .is_wysiwyg = "true";
defparam \CPU|odata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N14
cycloneive_lcell_comb \CPU|odata~122 (
// Equation(s):
// \CPU|odata~122_combout  = (\CPU|M7~q  & (\CPU|state.001~q  & \CPU|A [5]))

	.dataa(\CPU|M7~q ),
	.datab(gnd),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|A [5]),
	.cin(gnd),
	.combout(\CPU|odata~122_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~122 .lut_mask = 16'hA000;
defparam \CPU|odata~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N14
cycloneive_lcell_comb \CPU|odata~123 (
// Equation(s):
// \CPU|odata~123_combout  = (\CPU|always3~1_combout  & ((\CPU|always3~0_combout  & ((\CPU|state.000~q ))) # (!\CPU|always3~0_combout  & (\CPU|odata~23_combout ))))

	.dataa(\CPU|odata~23_combout ),
	.datab(\CPU|always3~0_combout ),
	.datac(\CPU|always3~1_combout ),
	.datad(\CPU|state.000~q ),
	.cin(gnd),
	.combout(\CPU|odata~123_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~123 .lut_mask = 16'hE020;
defparam \CPU|odata~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N22
cycloneive_lcell_comb \CPU|odata~124 (
// Equation(s):
// \CPU|odata~124_combout  = (\CPU|odata [5] & ((\CPU|odata~123_combout ) # (\CPU|odata~34_combout )))

	.dataa(\CPU|odata~123_combout ),
	.datab(\CPU|odata~34_combout ),
	.datac(gnd),
	.datad(\CPU|odata [5]),
	.cin(gnd),
	.combout(\CPU|odata~124_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~124 .lut_mask = 16'hEE00;
defparam \CPU|odata~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N22
cycloneive_lcell_comb \CPU|odata~125 (
// Equation(s):
// \CPU|odata~125_combout  = (\CPU|M14~q  & ((\CPU|M15~q  & ((\CPU|L [5]))) # (!\CPU|M15~q  & (\CPU|A [5]))))

	.dataa(\CPU|A [5]),
	.datab(\CPU|M14~q ),
	.datac(\CPU|L [5]),
	.datad(\CPU|M15~q ),
	.cin(gnd),
	.combout(\CPU|odata~125_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~125 .lut_mask = 16'hC088;
defparam \CPU|odata~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N26
cycloneive_lcell_comb \CPU|odata~42 (
// Equation(s):
// \CPU|odata~42_combout  = (!\CPU|M10~q  & (!\CPU|always3~3_combout  & (!\CPU|M11~q  & !\CPU|always3~0_combout )))

	.dataa(\CPU|M10~q ),
	.datab(\CPU|always3~3_combout ),
	.datac(\CPU|M11~q ),
	.datad(\CPU|always3~0_combout ),
	.cin(gnd),
	.combout(\CPU|odata~42_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~42 .lut_mask = 16'h0001;
defparam \CPU|odata~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N4
cycloneive_lcell_comb \CPU|odata~126 (
// Equation(s):
// \CPU|odata~126_combout  = (\CPU|odata~42_combout  & ((\CPU|odata~125_combout ) # ((!\CPU|M14~q  & \CPU|H [5]))))

	.dataa(\CPU|odata~125_combout ),
	.datab(\CPU|M14~q ),
	.datac(\CPU|odata~42_combout ),
	.datad(\CPU|H [5]),
	.cin(gnd),
	.combout(\CPU|odata~126_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~126 .lut_mask = 16'hB0A0;
defparam \CPU|odata~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N27
dffeas \CPU|PC[13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[13] .is_wysiwyg = "true";
defparam \CPU|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N20
cycloneive_lcell_comb \CPU|odata~127 (
// Equation(s):
// \CPU|odata~127_combout  = (\CPU|odata~28_combout  & (((\CPU|odata~27_combout )))) # (!\CPU|odata~28_combout  & ((\CPU|odata~27_combout  & (\CPU|PC [13])) # (!\CPU|odata~27_combout  & ((\CPU|W [5])))))

	.dataa(\CPU|odata~28_combout ),
	.datab(\CPU|PC [13]),
	.datac(\CPU|odata~27_combout ),
	.datad(\CPU|W [5]),
	.cin(gnd),
	.combout(\CPU|odata~127_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~127 .lut_mask = 16'hE5E0;
defparam \CPU|odata~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N30
cycloneive_lcell_comb \CPU|odata~128 (
// Equation(s):
// \CPU|odata~128_combout  = (\CPU|odata~127_combout  & (((\CPU|H [5]) # (!\CPU|odata~28_combout )))) # (!\CPU|odata~127_combout  & (\CPU|L [5] & (\CPU|odata~28_combout )))

	.dataa(\CPU|odata~127_combout ),
	.datab(\CPU|L [5]),
	.datac(\CPU|odata~28_combout ),
	.datad(\CPU|H [5]),
	.cin(gnd),
	.combout(\CPU|odata~128_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~128 .lut_mask = 16'hEA4A;
defparam \CPU|odata~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N28
cycloneive_lcell_comb \CPU|odata~129 (
// Equation(s):
// \CPU|odata~129_combout  = (\CPU|call~q  & (\CPU|PC [5])) # (!\CPU|call~q  & ((\CPU|Z [5])))

	.dataa(\CPU|PC [5]),
	.datab(\CPU|call~q ),
	.datac(gnd),
	.datad(\CPU|Z [5]),
	.cin(gnd),
	.combout(\CPU|odata~129_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~129 .lut_mask = 16'hBB88;
defparam \CPU|odata~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N14
cycloneive_lcell_comb \CPU|odata~130 (
// Equation(s):
// \CPU|odata~130_combout  = (!\CPU|always3~1_combout  & ((\CPU|odata~32_combout  & (\CPU|odata~128_combout )) # (!\CPU|odata~32_combout  & ((\CPU|odata~129_combout )))))

	.dataa(\CPU|always3~1_combout ),
	.datab(\CPU|odata~32_combout ),
	.datac(\CPU|odata~128_combout ),
	.datad(\CPU|odata~129_combout ),
	.cin(gnd),
	.combout(\CPU|odata~130_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~130 .lut_mask = 16'h5140;
defparam \CPU|odata~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N26
cycloneive_lcell_comb \CPU|odata~131 (
// Equation(s):
// \CPU|odata~131_combout  = (\CPU|odata~124_combout ) # ((\CPU|state.001~q  & ((\CPU|odata~126_combout ) # (\CPU|odata~130_combout ))))

	.dataa(\CPU|odata~124_combout ),
	.datab(\CPU|odata~126_combout ),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|odata~130_combout ),
	.cin(gnd),
	.combout(\CPU|odata~131_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~131 .lut_mask = 16'hFAEA;
defparam \CPU|odata~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N20
cycloneive_lcell_comb \CPU|odata~132 (
// Equation(s):
// \CPU|odata~132_combout  = (\CPU|odata~122_combout ) # ((!\CPU|M7~q  & (\CPU|odata~131_combout  & \CPU|always3~2_combout )))

	.dataa(\CPU|M7~q ),
	.datab(\CPU|odata~122_combout ),
	.datac(\CPU|odata~131_combout ),
	.datad(\CPU|always3~2_combout ),
	.cin(gnd),
	.combout(\CPU|odata~132_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~132 .lut_mask = 16'hDCCC;
defparam \CPU|odata~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N12
cycloneive_lcell_comb \CPU|odata~119 (
// Equation(s):
// \CPU|odata~119_combout  = (!\CPU|M5~q  & \CPU|state.000~q )

	.dataa(gnd),
	.datab(\CPU|M5~q ),
	.datac(\CPU|state.000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|odata~119_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~119 .lut_mask = 16'h3030;
defparam \CPU|odata~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N2
cycloneive_lcell_comb \CPU|odata~118 (
// Equation(s):
// \CPU|odata~118_combout  = (\CPU|odata~18_combout  & ((\CPU|M5~q ) # ((!\CPU|M6~q  & \CPU|M7~q ))))

	.dataa(\CPU|M6~q ),
	.datab(\CPU|M7~q ),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|M5~q ),
	.cin(gnd),
	.combout(\CPU|odata~118_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~118 .lut_mask = 16'hF040;
defparam \CPU|odata~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N16
cycloneive_lcell_comb \CPU|odata~17 (
// Equation(s):
// \CPU|odata~17_combout  = (\CPU|M6~q ) # ((!\CPU|M7~q  & ((\CPU|M8~q ) # (\CPU|M9~q ))))

	.dataa(\CPU|M6~q ),
	.datab(\CPU|M7~q ),
	.datac(\CPU|M8~q ),
	.datad(\CPU|M9~q ),
	.cin(gnd),
	.combout(\CPU|odata~17_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~17 .lut_mask = 16'hBBBA;
defparam \CPU|odata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N18
cycloneive_lcell_comb \CPU|odata~120 (
// Equation(s):
// \CPU|odata~120_combout  = (\CPU|odata [5] & ((\CPU|odata~118_combout ) # ((\CPU|odata~119_combout  & \CPU|odata~17_combout ))))

	.dataa(\CPU|odata~119_combout ),
	.datab(\CPU|odata~118_combout ),
	.datac(\CPU|odata [5]),
	.datad(\CPU|odata~17_combout ),
	.cin(gnd),
	.combout(\CPU|odata~120_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~120 .lut_mask = 16'hE0C0;
defparam \CPU|odata~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N28
cycloneive_lcell_comb \CPU|odata~121 (
// Equation(s):
// \CPU|odata~121_combout  = (\CPU|odata~120_combout ) # ((\CPU|Z1[5]~7_combout  & (\CPU|M5~q  & \CPU|state.001~q )))

	.dataa(\CPU|Z1[5]~7_combout ),
	.datab(\CPU|M5~q ),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|odata~120_combout ),
	.cin(gnd),
	.combout(\CPU|odata~121_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~121 .lut_mask = 16'hFF80;
defparam \CPU|odata~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N22
cycloneive_lcell_comb \CPU|odata~133 (
// Equation(s):
// \CPU|odata~133_combout  = (\CPU|odata~121_combout ) # ((!\CPU|M6~q  & (\CPU|odata~132_combout  & !\CPU|M5~q )))

	.dataa(\CPU|M6~q ),
	.datab(\CPU|odata~132_combout ),
	.datac(\CPU|M5~q ),
	.datad(\CPU|odata~121_combout ),
	.cin(gnd),
	.combout(\CPU|odata~133_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~133 .lut_mask = 16'hFF04;
defparam \CPU|odata~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N4
cycloneive_lcell_comb \CPU|odata~117 (
// Equation(s):
// \CPU|odata~117_combout  = (\CPU|state.000~q  & (\CPU|odata [5] & ((\CPU|always3~5_combout ) # (!\CPU|odata~14_combout )))) # (!\CPU|state.000~q  & (((\CPU|always3~5_combout ))))

	.dataa(\CPU|odata [5]),
	.datab(\CPU|always3~5_combout ),
	.datac(\CPU|state.000~q ),
	.datad(\CPU|odata~14_combout ),
	.cin(gnd),
	.combout(\CPU|odata~117_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~117 .lut_mask = 16'h8CAC;
defparam \CPU|odata~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N14
cycloneive_lcell_comb \CPU|odata~134 (
// Equation(s):
// \CPU|odata~134_combout  = (!\CPU|always3~4_combout  & ((\CPU|odata~117_combout ) # ((\CPU|odata~133_combout  & !\CPU|odata~15_combout ))))

	.dataa(\CPU|odata~133_combout ),
	.datab(\CPU|odata~15_combout ),
	.datac(\CPU|odata~117_combout ),
	.datad(\CPU|always3~4_combout ),
	.cin(gnd),
	.combout(\CPU|odata~134_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~134 .lut_mask = 16'h00F2;
defparam \CPU|odata~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N15
dffeas \CPU|odata[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|odata~134_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_ce2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|odata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|odata[5] .is_wysiwyg = "true";
defparam \CPU|odata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N10
cycloneive_lcell_comb \crt|Mux1~0 (
// Equation(s):
// \crt|Mux1~0_combout  = \CPU|odata [6] $ (((\CPU|odata [7] & !\CPU|odata [5])))

	.dataa(\CPU|odata [7]),
	.datab(\CPU|odata [6]),
	.datac(gnd),
	.datad(\CPU|odata [5]),
	.cin(gnd),
	.combout(\crt|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Mux1~0 .lut_mask = 16'hCC66;
defparam \crt|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N26
cycloneive_lcell_comb \CPU|wr_n~0 (
// Equation(s):
// \CPU|wr_n~0_combout  = (\CPU|always3~2_combout  & (((!\CPU|always3~0_combout  & !\CPU|always3~3_combout )) # (!\CPU|always3~1_combout )))

	.dataa(\CPU|always3~2_combout ),
	.datab(\CPU|always3~1_combout ),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|always3~3_combout ),
	.cin(gnd),
	.combout(\CPU|wr_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wr_n~0 .lut_mask = 16'h222A;
defparam \CPU|wr_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N16
cycloneive_lcell_comb \CPU|wr_n~1 (
// Equation(s):
// \CPU|wr_n~1_combout  = (\CPU|M5~q ) # ((!\CPU|M6~q  & ((\CPU|M7~q ) # (\CPU|wr_n~0_combout ))))

	.dataa(\CPU|M7~q ),
	.datab(\CPU|wr_n~0_combout ),
	.datac(\CPU|M5~q ),
	.datad(\CPU|M6~q ),
	.cin(gnd),
	.combout(\CPU|wr_n~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wr_n~1 .lut_mask = 16'hF0FE;
defparam \CPU|wr_n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N10
cycloneive_lcell_comb \CPU|wr_n~2 (
// Equation(s):
// \CPU|wr_n~2_combout  = (!\CPU|always3~4_combout  & (!\CPU|odata~15_combout  & (\CPU|state.001~q  & \CPU|wr_n~1_combout )))

	.dataa(\CPU|always3~4_combout ),
	.datab(\CPU|odata~15_combout ),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|wr_n~1_combout ),
	.cin(gnd),
	.combout(\CPU|wr_n~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|wr_n~2 .lut_mask = 16'h1000;
defparam \CPU|wr_n~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N11
dffeas \CPU|wr_n (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|wr_n~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_ce2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|wr_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|wr_n .is_wysiwyg = "true";
defparam \CPU|wr_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N28
cycloneive_lcell_comb crt_we_n(
// Equation(s):
// \crt_we_n~combout  = (((\CPU|addr [13]) # (!\CPU|addr [14])) # (!\CPU|wr_n~q )) # (!\CPU|addr [15])

	.dataa(\CPU|addr [15]),
	.datab(\CPU|wr_n~q ),
	.datac(\CPU|addr [13]),
	.datad(\CPU|addr [14]),
	.cin(gnd),
	.combout(\crt_we_n~combout ),
	.cout());
// synopsys translate_off
defparam crt_we_n.lut_mask = 16'hF7FF;
defparam crt_we_n.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N18
cycloneive_lcell_comb \crt|exwe_n~feeder (
// Equation(s):
// \crt|exwe_n~feeder_combout  = \crt_we_n~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt_we_n~combout ),
	.cin(gnd),
	.combout(\crt|exwe_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|exwe_n~feeder .lut_mask = 16'hFF00;
defparam \crt|exwe_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N19
dffeas \crt|exwe_n (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|exwe_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|exwe_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|exwe_n .is_wysiwyg = "true";
defparam \crt|exwe_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N2
cycloneive_lcell_comb \crt|enable~1 (
// Equation(s):
// \crt|enable~1_combout  = (!\crt|exwe_n~q  & (\CPU|addr [0] & \crt_we_n~combout ))

	.dataa(gnd),
	.datab(\crt|exwe_n~q ),
	.datac(\CPU|addr [0]),
	.datad(\crt_we_n~combout ),
	.cin(gnd),
	.combout(\crt|enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|enable~1 .lut_mask = 16'h3000;
defparam \crt|enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N12
cycloneive_lcell_comb \crt|always0~0 (
// Equation(s):
// \crt|always0~0_combout  = (!\crt|exwe_n~q  & \crt_we_n~combout )

	.dataa(gnd),
	.datab(\crt|exwe_n~q ),
	.datac(gnd),
	.datad(\crt_we_n~combout ),
	.cin(gnd),
	.combout(\crt|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|always0~0 .lut_mask = 16'h3300;
defparam \crt|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N16
cycloneive_lcell_comb \crt|enable~0 (
// Equation(s):
// \crt|enable~0_combout  = (\crt|always0~0_combout  & (!\CPU|odata [6] & (\CPU|addr [0] & \CPU|odata [5])))

	.dataa(\crt|always0~0_combout ),
	.datab(\CPU|odata [6]),
	.datac(\CPU|addr [0]),
	.datad(\CPU|odata [5]),
	.cin(gnd),
	.combout(\crt|enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|enable~0 .lut_mask = 16'h2000;
defparam \crt|enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N8
cycloneive_lcell_comb \crt|inte~0 (
// Equation(s):
// \crt|inte~0_combout  = (\crt|Mux1~0_combout  & (((\crt|inte~q )))) # (!\crt|Mux1~0_combout  & ((\crt|enable~0_combout ) # ((!\crt|enable~1_combout  & \crt|inte~q ))))

	.dataa(\crt|Mux1~0_combout ),
	.datab(\crt|enable~1_combout ),
	.datac(\crt|inte~q ),
	.datad(\crt|enable~0_combout ),
	.cin(gnd),
	.combout(\crt|inte~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|inte~0 .lut_mask = 16'hF5B0;
defparam \crt|inte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N9
dffeas \crt|inte (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|inte~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|inte~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|inte .is_wysiwyg = "true";
defparam \crt|inte .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N22
cycloneive_lcell_comb \comb~2 (
// Equation(s):
// \comb~2_combout  = (\CPU|addr [11]) # (\startup~q )

	.dataa(gnd),
	.datab(\CPU|addr [11]),
	.datac(gnd),
	.datad(\startup~q ),
	.cin(gnd),
	.combout(\comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb~2 .lut_mask = 16'hFFCC;
defparam \comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cycloneive_ram_block \rom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\comb~2_combout ,\CPU|addr [10],\CPU|addr [9],\CPU|addr [8],\CPU|addr [7],\CPU|addr [6],\CPU|addr [5],\CPU|addr [4],\CPU|addr [3],\CPU|addr [2],\CPU|addr [1],\CPU|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./biossd.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "biossd:rom|altsyncram:altsyncram_component|altsyncram_8581:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFA5FDBFEFAAFBFE60873F6BE4AB393EED83F85060783E0001555B05B05E05E05A05E04001051381FB9E4E4F2EB26FBAF6FCBDABD8ACB2AF260F6DABCAB03EEADA6AE99111404D1F0CB8256EA9BEB9426665103F226651007744F6604109A000078B880E491B99E38182E2023C8AA4624F797B88899E4E452448B6B939922203410DF9F5643AC5A49C897D210F8969E42E1FE51D8D755E6B4FFE0A0E408383FFFEA072EB0CEEEFFE8D5C461E7FE6BB8B9ADFF6727B2799C9B26F8BA6D8BA2F8BE6C8B66FBE06FF7EE72FEFAA608383D67FFC9A626E355FFF0092244C46221EA4B9F2AA04042A7E0014DF0050600FFCF389ABE49D839002489131188876520CD9;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hA781FAB99B65500F9F2EA477659540E2437BF6550024050600FFAFAECF7AEFCF9ECFAF3EB8CC1CFCFCEB8FBDAC1FEFBFBFBF3E0D9F7DF2F6CFD81CF7F30FCC3CC3C0310880086E2A451131097EFCCFDEFDEFCAE74EFB3FBECFFBFB8E4E664FA0F82FDD0010408E0FFE113103324A4EACE37FEF9BAFDFB9E26F39C26299BBFF74BBCFA3FF7FFCDCCDFBE83BF9BCF7EFE709FBF3E78EB9ABDD72CF3DE2DFD8957689A26C8A22F8A2C99018E93BA4EE4CA493B87F0965CD9E6C256BD898CA8B26E6ABAA2BC25BDF3C7B948EAA8AB6E8BA6E8BBEAEBBEAFBBEAE4E4B933E2EFAA97A6B01033E6D8324464F6BCF982DFC2D86BB440EFBAF3FE3BEFAF39E78EB8F3BE3;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3DFF4D235BDFF4078BF7D21D01EE2BF7F4F7FB4FBB799B4E6F06767D7BB7D01E24FB62AAAF82AA09B886E22A6DA1E767C7BFB5579178BDFFD19A999391922A39916641FEFFFFEEA5FE510EFFFD1C1CF5C7FC33D71DF664F615574722036DE1C9D2BEF599B5C1C37BF5C32727276D41CF5C77DB7D7A70FD34F7D3D81B99850D36FE3C63C7D3625576B95555BBF83FEF8F1EE26614B6BFE3C60D9BF7D96F4D809C21BAD282ED5A4D330923C71C3955570923C61996083823C61826FBFF8F8A3;
defparam \rom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hBFC199EB8767C667E27E6C74E95807A4FFE23725D8D90CBC8827F7F7F41DB62E9BFE563E6D8BA2D9FD3EBAE3B59CCD966F26560F676570D9C1F2DF111B05816DD5572223186AFEBE3EADAEFAFDB7DB7F2767276F2767276E666D421278DEAB9AA687A97FDFF0AB9F5FBBC0ED7FBE737FD89BBCABBC9BB8DE2730CF6899B4FF841CD33F3B3F3B3F3041FBFFFF05FF777777717C01092ECB8782BE2E3B8EEFB8E11CEE38031077726C9B36709C270C8BCE7DE60F8BAEE8A7C63F72D999B58F1176AB18F1062D6BC7BC6ECC318FD8F1BFE3863F6E6229D63F7BBF8FDBD270BC222E45E6DFF6A6A29C63F7B99DBE6675A96B8AE49D6A089B1A9B5E5DE708E18F9B7F;
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cycloneive_io_ibuf \SDRAM_DQ[6]~input (
	.i(SDRAM_DQ[6]),
	.ibar(gnd),
	.o(\SDRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[6]~input .bus_hold = "false";
defparam \SDRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N0
cycloneive_lcell_comb \ramd|odata[6]~feeder (
// Equation(s):
// \ramd|odata[6]~feeder_combout  = \SDRAM_DQ[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[6]~input_o ),
	.cin(gnd),
	.combout(\ramd|odata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|odata[6]~feeder .lut_mask = 16'hFF00;
defparam \ramd|odata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N28
cycloneive_lcell_comb \dma|Equal7~0 (
// Equation(s):
// \dma|Equal7~0_combout  = (\CPU|addr [2] & (\CPU|addr [0] & (!\CPU|addr [3] & !\CPU|addr [1])))

	.dataa(\CPU|addr [2]),
	.datab(\CPU|addr [0]),
	.datac(\CPU|addr [3]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\dma|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Equal7~0 .lut_mask = 16'h0008;
defparam \dma|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N24
cycloneive_lcell_comb dma_we_n(
// Equation(s):
// \dma_we_n~combout  = (\CPU|addr [15] & (\CPU|wr_n~q  & (\CPU|addr [13] & \CPU|addr [14])))

	.dataa(\CPU|addr [15]),
	.datab(\CPU|wr_n~q ),
	.datac(\CPU|addr [13]),
	.datad(\CPU|addr [14]),
	.cin(gnd),
	.combout(\dma_we_n~combout ),
	.cout());
// synopsys translate_off
defparam dma_we_n.lut_mask = 16'h8000;
defparam dma_we_n.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N14
cycloneive_lcell_comb \dma|exiwe_n~feeder (
// Equation(s):
// \dma|exiwe_n~feeder_combout  = \dma_we_n~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dma_we_n~combout ),
	.cin(gnd),
	.combout(\dma|exiwe_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|exiwe_n~feeder .lut_mask = 16'hFF00;
defparam \dma|exiwe_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N15
dffeas \dma|exiwe_n (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|exiwe_n~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|exiwe_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|exiwe_n .is_wysiwyg = "true";
defparam \dma|exiwe_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N16
cycloneive_lcell_comb \dma|ff~1 (
// Equation(s):
// \dma|ff~1_combout  = (\dma|exiwe_n~q  & ((\dma|ff~q  & ((\dma_we_n~combout ))) # (!\dma|ff~q  & (!\CPU|addr [3] & !\dma_we_n~combout )))) # (!\dma|exiwe_n~q  & (((\dma|ff~q ))))

	.dataa(\CPU|addr [3]),
	.datab(\dma|exiwe_n~q ),
	.datac(\dma|ff~q ),
	.datad(\dma_we_n~combout ),
	.cin(gnd),
	.combout(\dma|ff~1_combout ),
	.cout());
// synopsys translate_off
defparam \dma|ff~1 .lut_mask = 16'hF034;
defparam \dma|ff~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N17
dffeas \dma|ff (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|ff~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|ff .is_wysiwyg = "true";
defparam \dma|ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N0
cycloneive_lcell_comb \dma|chtcnt[0][14]~14 (
// Equation(s):
// \dma|chtcnt[0][14]~14_combout  = (\reset_n~q  & (!\dma_we_n~combout  & (\dma|ff~q  & \dma|exiwe_n~q )))

	.dataa(\reset_n~q ),
	.datab(\dma_we_n~combout ),
	.datac(\dma|ff~q ),
	.datad(\dma|exiwe_n~q ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][14]~14 .lut_mask = 16'h2000;
defparam \dma|chtcnt[0][14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N12
cycloneive_lcell_comb \dma|chtcnt[2][14]~16 (
// Equation(s):
// \dma|chtcnt[2][14]~16_combout  = (\dma|Equal7~0_combout  & ((\dma|chtcnt[0][14]~14_combout  & (\CPU|odata [6])) # (!\dma|chtcnt[0][14]~14_combout  & ((\dma|chtcnt[2][14]~q ))))) # (!\dma|Equal7~0_combout  & (((\dma|chtcnt[2][14]~q ))))

	.dataa(\dma|Equal7~0_combout ),
	.datab(\CPU|odata [6]),
	.datac(\dma|chtcnt[2][14]~q ),
	.datad(\dma|chtcnt[0][14]~14_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[2][14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[2][14]~16 .lut_mask = 16'hD8F0;
defparam \dma|chtcnt[2][14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N13
dffeas \dma|chtcnt[2][14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[2][14]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][14] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N10
cycloneive_lcell_comb \dma|Equal1~0 (
// Equation(s):
// \dma|Equal1~0_combout  = (!\CPU|addr [2] & (\CPU|addr [0] & (!\CPU|addr [3] & !\CPU|addr [1])))

	.dataa(\CPU|addr [2]),
	.datab(\CPU|addr [0]),
	.datac(\CPU|addr [3]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\dma|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Equal1~0 .lut_mask = 16'h0004;
defparam \dma|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N4
cycloneive_lcell_comb \dma|chtcnt[0][14]~15 (
// Equation(s):
// \dma|chtcnt[0][14]~15_combout  = (\dma|Equal1~0_combout  & ((\dma|chtcnt[0][14]~14_combout  & (\CPU|odata [6])) # (!\dma|chtcnt[0][14]~14_combout  & ((\dma|chtcnt[0][14]~q ))))) # (!\dma|Equal1~0_combout  & (((\dma|chtcnt[0][14]~q ))))

	.dataa(\dma|Equal1~0_combout ),
	.datab(\CPU|odata [6]),
	.datac(\dma|chtcnt[0][14]~q ),
	.datad(\dma|chtcnt[0][14]~14_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][14]~15 .lut_mask = 16'hD8F0;
defparam \dma|chtcnt[0][14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N5
dffeas \dma|chtcnt[0][14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][14]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][14] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N31
dffeas \vid|state[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|cce~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|state[1] .is_wysiwyg = "true";
defparam \vid|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneive_lcell_comb \vid|Equal2~0 (
// Equation(s):
// \vid|Equal2~0_combout  = (!\vid|state [0] & !\vid|state [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid|state [0]),
	.datad(\vid|state [1]),
	.cin(gnd),
	.combout(\vid|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal2~0 .lut_mask = 16'h000F;
defparam \vid|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N13
dffeas \vid|state[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Equal2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|state[0] .is_wysiwyg = "true";
defparam \vid|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneive_lcell_comb \vid|cce~0 (
// Equation(s):
// \vid|cce~0_combout  = (!\vid|state [1] & \vid|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid|state [1]),
	.datad(\vid|state [0]),
	.cin(gnd),
	.combout(\vid|cce~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|cce~0 .lut_mask = 16'h0F00;
defparam \vid|cce~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \vid|h_cnt[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add2~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|h_cnt[10] .is_wysiwyg = "true";
defparam \vid|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \vid|Add2~0 (
// Equation(s):
// \vid|Add2~0_combout  = \vid|h_cnt [0] $ (VCC)
// \vid|Add2~1  = CARRY(\vid|h_cnt [0])

	.dataa(gnd),
	.datab(\vid|h_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|Add2~0_combout ),
	.cout(\vid|Add2~1 ));
// synopsys translate_off
defparam \vid|Add2~0 .lut_mask = 16'h33CC;
defparam \vid|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N5
dffeas \vid|h_cnt[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|h_cnt[0] .is_wysiwyg = "true";
defparam \vid|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \vid|Add2~2 (
// Equation(s):
// \vid|Add2~2_combout  = (\vid|h_cnt [1] & (!\vid|Add2~1 )) # (!\vid|h_cnt [1] & ((\vid|Add2~1 ) # (GND)))
// \vid|Add2~3  = CARRY((!\vid|Add2~1 ) # (!\vid|h_cnt [1]))

	.dataa(gnd),
	.datab(\vid|h_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add2~1 ),
	.combout(\vid|Add2~2_combout ),
	.cout(\vid|Add2~3 ));
// synopsys translate_off
defparam \vid|Add2~2 .lut_mask = 16'h3C3F;
defparam \vid|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N7
dffeas \vid|h_cnt[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|h_cnt[1] .is_wysiwyg = "true";
defparam \vid|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \vid|Add2~4 (
// Equation(s):
// \vid|Add2~4_combout  = (\vid|h_cnt [2] & (\vid|Add2~3  $ (GND))) # (!\vid|h_cnt [2] & (!\vid|Add2~3  & VCC))
// \vid|Add2~5  = CARRY((\vid|h_cnt [2] & !\vid|Add2~3 ))

	.dataa(\vid|h_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add2~3 ),
	.combout(\vid|Add2~4_combout ),
	.cout(\vid|Add2~5 ));
// synopsys translate_off
defparam \vid|Add2~4 .lut_mask = 16'hA50A;
defparam \vid|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cycloneive_lcell_comb \vid|Equal4~1 (
// Equation(s):
// \vid|Equal4~1_combout  = (!\vid|Add2~8_combout  & (!\vid|Add2~10_combout  & (!\vid|Add2~14_combout  & !\vid|Add2~12_combout )))

	.dataa(\vid|Add2~8_combout ),
	.datab(\vid|Add2~10_combout ),
	.datac(\vid|Add2~14_combout ),
	.datad(\vid|Add2~12_combout ),
	.cin(gnd),
	.combout(\vid|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal4~1 .lut_mask = 16'h0001;
defparam \vid|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \vid|Equal4~0 (
// Equation(s):
// \vid|Equal4~0_combout  = (!\vid|Add2~6_combout  & (!\vid|Add2~0_combout  & (\vid|Add2~4_combout  & !\vid|Add2~2_combout )))

	.dataa(\vid|Add2~6_combout ),
	.datab(\vid|Add2~0_combout ),
	.datac(\vid|Add2~4_combout ),
	.datad(\vid|Add2~2_combout ),
	.cin(gnd),
	.combout(\vid|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal4~0 .lut_mask = 16'h0010;
defparam \vid|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \vid|h_cnt~0 (
// Equation(s):
// \vid|h_cnt~0_combout  = (\vid|Add2~4_combout  & (((!\vid|Equal4~0_combout ) # (!\vid|Equal4~2_combout )) # (!\vid|Equal4~1_combout )))

	.dataa(\vid|Add2~4_combout ),
	.datab(\vid|Equal4~1_combout ),
	.datac(\vid|Equal4~2_combout ),
	.datad(\vid|Equal4~0_combout ),
	.cin(gnd),
	.combout(\vid|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|h_cnt~0 .lut_mask = 16'h2AAA;
defparam \vid|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \vid|h_cnt[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|h_cnt[2] .is_wysiwyg = "true";
defparam \vid|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N10
cycloneive_lcell_comb \vid|Add2~6 (
// Equation(s):
// \vid|Add2~6_combout  = (\vid|h_cnt [3] & (!\vid|Add2~5 )) # (!\vid|h_cnt [3] & ((\vid|Add2~5 ) # (GND)))
// \vid|Add2~7  = CARRY((!\vid|Add2~5 ) # (!\vid|h_cnt [3]))

	.dataa(gnd),
	.datab(\vid|h_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add2~5 ),
	.combout(\vid|Add2~6_combout ),
	.cout(\vid|Add2~7 ));
// synopsys translate_off
defparam \vid|Add2~6 .lut_mask = 16'h3C3F;
defparam \vid|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N11
dffeas \vid|h_cnt[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|h_cnt[3] .is_wysiwyg = "true";
defparam \vid|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \vid|Add2~8 (
// Equation(s):
// \vid|Add2~8_combout  = (\vid|h_cnt [4] & (\vid|Add2~7  $ (GND))) # (!\vid|h_cnt [4] & (!\vid|Add2~7  & VCC))
// \vid|Add2~9  = CARRY((\vid|h_cnt [4] & !\vid|Add2~7 ))

	.dataa(gnd),
	.datab(\vid|h_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add2~7 ),
	.combout(\vid|Add2~8_combout ),
	.cout(\vid|Add2~9 ));
// synopsys translate_off
defparam \vid|Add2~8 .lut_mask = 16'hC30C;
defparam \vid|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N13
dffeas \vid|h_cnt[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|h_cnt[4] .is_wysiwyg = "true";
defparam \vid|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \vid|Add2~10 (
// Equation(s):
// \vid|Add2~10_combout  = (\vid|h_cnt [5] & (!\vid|Add2~9 )) # (!\vid|h_cnt [5] & ((\vid|Add2~9 ) # (GND)))
// \vid|Add2~11  = CARRY((!\vid|Add2~9 ) # (!\vid|h_cnt [5]))

	.dataa(\vid|h_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add2~9 ),
	.combout(\vid|Add2~10_combout ),
	.cout(\vid|Add2~11 ));
// synopsys translate_off
defparam \vid|Add2~10 .lut_mask = 16'h5A5F;
defparam \vid|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N15
dffeas \vid|h_cnt[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|h_cnt[5] .is_wysiwyg = "true";
defparam \vid|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \vid|Add2~12 (
// Equation(s):
// \vid|Add2~12_combout  = (\vid|h_cnt [6] & (\vid|Add2~11  $ (GND))) # (!\vid|h_cnt [6] & (!\vid|Add2~11  & VCC))
// \vid|Add2~13  = CARRY((\vid|h_cnt [6] & !\vid|Add2~11 ))

	.dataa(\vid|h_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add2~11 ),
	.combout(\vid|Add2~12_combout ),
	.cout(\vid|Add2~13 ));
// synopsys translate_off
defparam \vid|Add2~12 .lut_mask = 16'hA50A;
defparam \vid|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \vid|h_cnt[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|h_cnt[6] .is_wysiwyg = "true";
defparam \vid|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cycloneive_lcell_comb \vid|Add2~14 (
// Equation(s):
// \vid|Add2~14_combout  = (\vid|h_cnt [7] & (!\vid|Add2~13 )) # (!\vid|h_cnt [7] & ((\vid|Add2~13 ) # (GND)))
// \vid|Add2~15  = CARRY((!\vid|Add2~13 ) # (!\vid|h_cnt [7]))

	.dataa(gnd),
	.datab(\vid|h_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add2~13 ),
	.combout(\vid|Add2~14_combout ),
	.cout(\vid|Add2~15 ));
// synopsys translate_off
defparam \vid|Add2~14 .lut_mask = 16'h3C3F;
defparam \vid|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N19
dffeas \vid|h_cnt[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|h_cnt[7] .is_wysiwyg = "true";
defparam \vid|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \vid|Add2~16 (
// Equation(s):
// \vid|Add2~16_combout  = (\vid|h_cnt [8] & (\vid|Add2~15  $ (GND))) # (!\vid|h_cnt [8] & (!\vid|Add2~15  & VCC))
// \vid|Add2~17  = CARRY((\vid|h_cnt [8] & !\vid|Add2~15 ))

	.dataa(gnd),
	.datab(\vid|h_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add2~15 ),
	.combout(\vid|Add2~16_combout ),
	.cout(\vid|Add2~17 ));
// synopsys translate_off
defparam \vid|Add2~16 .lut_mask = 16'hC30C;
defparam \vid|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \vid|h_cnt[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|h_cnt[8] .is_wysiwyg = "true";
defparam \vid|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \vid|Add2~18 (
// Equation(s):
// \vid|Add2~18_combout  = (\vid|h_cnt [9] & (!\vid|Add2~17 )) # (!\vid|h_cnt [9] & ((\vid|Add2~17 ) # (GND)))
// \vid|Add2~19  = CARRY((!\vid|Add2~17 ) # (!\vid|h_cnt [9]))

	.dataa(\vid|h_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add2~17 ),
	.combout(\vid|Add2~18_combout ),
	.cout(\vid|Add2~19 ));
// synopsys translate_off
defparam \vid|Add2~18 .lut_mask = 16'h5A5F;
defparam \vid|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneive_lcell_comb \vid|h_cnt~1 (
// Equation(s):
// \vid|h_cnt~1_combout  = (\vid|Add2~18_combout  & (((!\vid|Equal4~0_combout ) # (!\vid|Equal4~1_combout )) # (!\vid|Equal4~2_combout )))

	.dataa(\vid|Equal4~2_combout ),
	.datab(\vid|Add2~18_combout ),
	.datac(\vid|Equal4~1_combout ),
	.datad(\vid|Equal4~0_combout ),
	.cin(gnd),
	.combout(\vid|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|h_cnt~1 .lut_mask = 16'h4CCC;
defparam \vid|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N27
dffeas \vid|h_cnt[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|h_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|h_cnt[9] .is_wysiwyg = "true";
defparam \vid|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \vid|Add2~20 (
// Equation(s):
// \vid|Add2~20_combout  = \vid|h_cnt [10] $ (!\vid|Add2~19 )

	.dataa(gnd),
	.datab(\vid|h_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vid|Add2~19 ),
	.combout(\vid|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Add2~20 .lut_mask = 16'hC3C3;
defparam \vid|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N4
cycloneive_lcell_comb \vid|Equal4~2 (
// Equation(s):
// \vid|Equal4~2_combout  = (!\vid|Add2~20_combout  & (!\vid|Add2~16_combout  & \vid|Add2~18_combout ))

	.dataa(gnd),
	.datab(\vid|Add2~20_combout ),
	.datac(\vid|Add2~16_combout ),
	.datad(\vid|Add2~18_combout ),
	.cin(gnd),
	.combout(\vid|Equal4~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal4~2 .lut_mask = 16'h0300;
defparam \vid|Equal4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N10
cycloneive_lcell_comb \vid|d_cnt~3 (
// Equation(s):
// \vid|d_cnt~3_combout  = (!\vid|d_cnt [0] & (((!\vid|Equal4~0_combout ) # (!\vid|Equal4~1_combout )) # (!\vid|Equal4~2_combout )))

	.dataa(\vid|Equal4~2_combout ),
	.datab(\vid|Equal4~1_combout ),
	.datac(\vid|d_cnt [0]),
	.datad(\vid|Equal4~0_combout ),
	.cin(gnd),
	.combout(\vid|d_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|d_cnt~3 .lut_mask = 16'h070F;
defparam \vid|d_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N11
dffeas \vid|d_cnt[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|d_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|d_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|d_cnt[0] .is_wysiwyg = "true";
defparam \vid|d_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N18
cycloneive_lcell_comb \vid|Equal4~3 (
// Equation(s):
// \vid|Equal4~3_combout  = (\vid|Equal4~1_combout  & (\vid|Equal4~2_combout  & \vid|Equal4~0_combout ))

	.dataa(gnd),
	.datab(\vid|Equal4~1_combout ),
	.datac(\vid|Equal4~2_combout ),
	.datad(\vid|Equal4~0_combout ),
	.cin(gnd),
	.combout(\vid|Equal4~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal4~3 .lut_mask = 16'hC000;
defparam \vid|Equal4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \vid|d_cnt~2 (
// Equation(s):
// \vid|d_cnt~2_combout  = (!\vid|Equal4~3_combout  & ((\vid|d_cnt [0] & (!\vid|d_cnt [2] & \vid|d_cnt [1])) # (!\vid|d_cnt [0] & (\vid|d_cnt [2]))))

	.dataa(\vid|d_cnt [0]),
	.datab(\vid|Equal4~3_combout ),
	.datac(\vid|d_cnt [2]),
	.datad(\vid|d_cnt [1]),
	.cin(gnd),
	.combout(\vid|d_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|d_cnt~2 .lut_mask = 16'h1210;
defparam \vid|d_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \vid|d_cnt[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|d_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|d_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|d_cnt[2] .is_wysiwyg = "true";
defparam \vid|d_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneive_lcell_comb \vid|d_cnt~5 (
// Equation(s):
// \vid|d_cnt~5_combout  = (!\vid|Equal4~3_combout  & ((\vid|d_cnt [0] & (!\vid|d_cnt [1] & !\vid|d_cnt [2])) # (!\vid|d_cnt [0] & (\vid|d_cnt [1]))))

	.dataa(\vid|d_cnt [0]),
	.datab(\vid|Equal4~3_combout ),
	.datac(\vid|d_cnt [1]),
	.datad(\vid|d_cnt [2]),
	.cin(gnd),
	.combout(\vid|d_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \vid|d_cnt~5 .lut_mask = 16'h1012;
defparam \vid|d_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N25
dffeas \vid|d_cnt[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|d_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|d_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|d_cnt[1] .is_wysiwyg = "true";
defparam \vid|d_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \vid|cce (
// Equation(s):
// \vid|cce~combout  = (\vid|cce~0_combout  & (!\vid|d_cnt [1] & (!\vid|d_cnt [0] & !\vid|d_cnt [2])))

	.dataa(\vid|cce~0_combout ),
	.datab(\vid|d_cnt [1]),
	.datac(\vid|d_cnt [0]),
	.datad(\vid|d_cnt [2]),
	.cin(gnd),
	.combout(\vid|cce~combout ),
	.cout());
// synopsys translate_off
defparam \vid|cce .lut_mask = 16'h0002;
defparam \vid|cce .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N2
cycloneive_lcell_comb \dma|channel[1]~0 (
// Equation(s):
// \dma|channel[1]~0_combout  = (\dma|state.ST_WAIT~q  & \reset_n~q )

	.dataa(\dma|state.ST_WAIT~q ),
	.datab(gnd),
	.datac(\reset_n~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|channel[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|channel[1]~0 .lut_mask = 16'hA0A0;
defparam \dma|channel[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N16
cycloneive_lcell_comb \dma|channel[1]~1 (
// Equation(s):
// \dma|channel[1]~1_combout  = (\vid|cce~combout  & ((\dma|channel[1]~0_combout  & (\dma|mdrq [2])) # (!\dma|channel[1]~0_combout  & ((\dma|channel [1]))))) # (!\vid|cce~combout  & (((\dma|channel [1]))))

	.dataa(\dma|mdrq [2]),
	.datab(\vid|cce~combout ),
	.datac(\dma|channel [1]),
	.datad(\dma|channel[1]~0_combout ),
	.cin(gnd),
	.combout(\dma|channel[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dma|channel[1]~1 .lut_mask = 16'hB8F0;
defparam \dma|channel[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N17
dffeas \dma|channel[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|channel[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|channel [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dma|channel[1] .is_wysiwyg = "true";
defparam \dma|channel[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N14
cycloneive_lcell_comb \dma|oiord_n~0 (
// Equation(s):
// \dma|oiord_n~0_combout  = (\dma|state.ST_T2~q  & (((!\dma|chtcnt[0][14]~q  & !\dma|channel [1])))) # (!\dma|state.ST_T2~q  & (((!\dma|chtcnt[0][14]~q  & !\dma|channel [1])) # (!\dma|state.ST_T1~q )))

	.dataa(\dma|state.ST_T2~q ),
	.datab(\dma|state.ST_T1~q ),
	.datac(\dma|chtcnt[0][14]~q ),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\dma|oiord_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|oiord_n~0 .lut_mask = 16'h111F;
defparam \dma|oiord_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N18
cycloneive_lcell_comb \dma|oiord_n (
// Equation(s):
// \dma|oiord_n~combout  = (\dma|oiord_n~0_combout ) # ((!\dma|chtcnt[2][14]~q  & \dma|channel [1]))

	.dataa(\dma|chtcnt[2][14]~q ),
	.datab(gnd),
	.datac(\dma|oiord_n~0_combout ),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\dma|oiord_n~combout ),
	.cout());
// synopsys translate_off
defparam \dma|oiord_n .lut_mask = 16'hF5F0;
defparam \dma|oiord_n .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N16
cycloneive_lcell_comb \ramd|exwen~0 (
// Equation(s):
// \ramd|exwen~0_combout  = (((\CPU|addr [15]) # (!\dma|oiord_n~combout )) # (!\reset_n~q )) # (!\CPU|wr_n~q )

	.dataa(\CPU|wr_n~q ),
	.datab(\reset_n~q ),
	.datac(\dma|oiord_n~combout ),
	.datad(\CPU|addr [15]),
	.cin(gnd),
	.combout(\ramd|exwen~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|exwen~0 .lut_mask = 16'hFF7F;
defparam \ramd|exwen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N24
cycloneive_lcell_comb \CPU|rd_~0 (
// Equation(s):
// \CPU|rd_~0_combout  = (!\CPU|M7~q  & (((\CPU|always3~1_combout  & \CPU|always3~0_combout )) # (!\CPU|always3~2_combout )))

	.dataa(\CPU|always3~2_combout ),
	.datab(\CPU|always3~1_combout ),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|M7~q ),
	.cin(gnd),
	.combout(\CPU|rd_~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|rd_~0 .lut_mask = 16'h00D5;
defparam \CPU|rd_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N30
cycloneive_lcell_comb \CPU|rd_~1 (
// Equation(s):
// \CPU|rd_~1_combout  = (!\CPU|M5~q  & ((\CPU|M6~q ) # (\CPU|rd_~0_combout )))

	.dataa(\CPU|M5~q ),
	.datab(gnd),
	.datac(\CPU|M6~q ),
	.datad(\CPU|rd_~0_combout ),
	.cin(gnd),
	.combout(\CPU|rd_~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|rd_~1 .lut_mask = 16'h5550;
defparam \CPU|rd_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N6
cycloneive_lcell_comb \CPU|rd_~2 (
// Equation(s):
// \CPU|rd_~2_combout  = (!\CPU|always3~4_combout  & (\CPU|state.001~q  & ((\CPU|odata~15_combout ) # (\CPU|rd_~1_combout ))))

	.dataa(\CPU|odata~15_combout ),
	.datab(\CPU|always3~4_combout ),
	.datac(\CPU|rd_~1_combout ),
	.datad(\CPU|state.001~q ),
	.cin(gnd),
	.combout(\CPU|rd_~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|rd_~2 .lut_mask = 16'h3200;
defparam \CPU|rd_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N7
dffeas \CPU|rd_ (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|rd_~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_ce2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|rd_~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|rd_ .is_wysiwyg = "true";
defparam \CPU|rd_ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N4
cycloneive_lcell_comb \comb~1 (
// Equation(s):
// \comb~1_combout  = ((!\CPU|addr [15] & \CPU|rd_~q )) # (!\dma|oiord_n~combout )

	.dataa(\CPU|addr [15]),
	.datab(gnd),
	.datac(\CPU|rd_~q ),
	.datad(\dma|oiord_n~combout ),
	.cin(gnd),
	.combout(\comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb~1 .lut_mask = 16'h50FF;
defparam \comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N5
dffeas \ramd|exrd (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\comb~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(\ramd|exwen~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|exrd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|exrd .is_wysiwyg = "true";
defparam \ramd|exrd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N30
cycloneive_lcell_comb \ramd|Mux1~0 (
// Equation(s):
// \ramd|Mux1~0_combout  = (\ramd|state [2] & ((\ramd|state [1]) # ((\ramd|exwen~q  & \ramd|exrd~q ))))

	.dataa(\ramd|exwen~q ),
	.datab(\ramd|exrd~q ),
	.datac(\ramd|state [1]),
	.datad(\ramd|state [2]),
	.cin(gnd),
	.combout(\ramd|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux1~0 .lut_mask = 16'hF800;
defparam \ramd|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N20
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout  = !\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 .lut_mask = 16'h0F0F;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y24_N21
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N8
cycloneive_lcell_comb \ramd|refreshcnt[1]~9 (
// Equation(s):
// \ramd|refreshcnt[1]~9_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & (\ramd|refreshcnt [1] $ (VCC))) # (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & (\ramd|refreshcnt [1] & VCC))
// \ramd|refreshcnt[1]~10  = CARRY((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & \ramd|refreshcnt [1]))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datab(\ramd|refreshcnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ramd|refreshcnt[1]~9_combout ),
	.cout(\ramd|refreshcnt[1]~10 ));
// synopsys translate_off
defparam \ramd|refreshcnt[1]~9 .lut_mask = 16'h6688;
defparam \ramd|refreshcnt[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y14_N9
dffeas \ramd|refreshcnt[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|refreshcnt[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|refreshcnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|refreshcnt[1] .is_wysiwyg = "true";
defparam \ramd|refreshcnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N10
cycloneive_lcell_comb \ramd|refreshcnt[2]~11 (
// Equation(s):
// \ramd|refreshcnt[2]~11_combout  = (\ramd|refreshcnt [2] & (!\ramd|refreshcnt[1]~10 )) # (!\ramd|refreshcnt [2] & ((\ramd|refreshcnt[1]~10 ) # (GND)))
// \ramd|refreshcnt[2]~12  = CARRY((!\ramd|refreshcnt[1]~10 ) # (!\ramd|refreshcnt [2]))

	.dataa(\ramd|refreshcnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ramd|refreshcnt[1]~10 ),
	.combout(\ramd|refreshcnt[2]~11_combout ),
	.cout(\ramd|refreshcnt[2]~12 ));
// synopsys translate_off
defparam \ramd|refreshcnt[2]~11 .lut_mask = 16'h5A5F;
defparam \ramd|refreshcnt[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N11
dffeas \ramd|refreshcnt[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|refreshcnt[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|refreshcnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|refreshcnt[2] .is_wysiwyg = "true";
defparam \ramd|refreshcnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N12
cycloneive_lcell_comb \ramd|refreshcnt[3]~13 (
// Equation(s):
// \ramd|refreshcnt[3]~13_combout  = (\ramd|refreshcnt [3] & (\ramd|refreshcnt[2]~12  $ (GND))) # (!\ramd|refreshcnt [3] & (!\ramd|refreshcnt[2]~12  & VCC))
// \ramd|refreshcnt[3]~14  = CARRY((\ramd|refreshcnt [3] & !\ramd|refreshcnt[2]~12 ))

	.dataa(\ramd|refreshcnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ramd|refreshcnt[2]~12 ),
	.combout(\ramd|refreshcnt[3]~13_combout ),
	.cout(\ramd|refreshcnt[3]~14 ));
// synopsys translate_off
defparam \ramd|refreshcnt[3]~13 .lut_mask = 16'hA50A;
defparam \ramd|refreshcnt[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N13
dffeas \ramd|refreshcnt[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|refreshcnt[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|refreshcnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|refreshcnt[3] .is_wysiwyg = "true";
defparam \ramd|refreshcnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N14
cycloneive_lcell_comb \ramd|refreshcnt[4]~15 (
// Equation(s):
// \ramd|refreshcnt[4]~15_combout  = (\ramd|refreshcnt [4] & (!\ramd|refreshcnt[3]~14 )) # (!\ramd|refreshcnt [4] & ((\ramd|refreshcnt[3]~14 ) # (GND)))
// \ramd|refreshcnt[4]~16  = CARRY((!\ramd|refreshcnt[3]~14 ) # (!\ramd|refreshcnt [4]))

	.dataa(gnd),
	.datab(\ramd|refreshcnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ramd|refreshcnt[3]~14 ),
	.combout(\ramd|refreshcnt[4]~15_combout ),
	.cout(\ramd|refreshcnt[4]~16 ));
// synopsys translate_off
defparam \ramd|refreshcnt[4]~15 .lut_mask = 16'h3C3F;
defparam \ramd|refreshcnt[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N15
dffeas \ramd|refreshcnt[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|refreshcnt[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|refreshcnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|refreshcnt[4] .is_wysiwyg = "true";
defparam \ramd|refreshcnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N16
cycloneive_lcell_comb \ramd|refreshcnt[5]~17 (
// Equation(s):
// \ramd|refreshcnt[5]~17_combout  = (\ramd|refreshcnt [5] & (\ramd|refreshcnt[4]~16  $ (GND))) # (!\ramd|refreshcnt [5] & (!\ramd|refreshcnt[4]~16  & VCC))
// \ramd|refreshcnt[5]~18  = CARRY((\ramd|refreshcnt [5] & !\ramd|refreshcnt[4]~16 ))

	.dataa(gnd),
	.datab(\ramd|refreshcnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ramd|refreshcnt[4]~16 ),
	.combout(\ramd|refreshcnt[5]~17_combout ),
	.cout(\ramd|refreshcnt[5]~18 ));
// synopsys translate_off
defparam \ramd|refreshcnt[5]~17 .lut_mask = 16'hC30C;
defparam \ramd|refreshcnt[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N17
dffeas \ramd|refreshcnt[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|refreshcnt[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|refreshcnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|refreshcnt[5] .is_wysiwyg = "true";
defparam \ramd|refreshcnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N18
cycloneive_lcell_comb \ramd|refreshcnt[6]~19 (
// Equation(s):
// \ramd|refreshcnt[6]~19_combout  = (\ramd|refreshcnt [6] & (!\ramd|refreshcnt[5]~18 )) # (!\ramd|refreshcnt [6] & ((\ramd|refreshcnt[5]~18 ) # (GND)))
// \ramd|refreshcnt[6]~20  = CARRY((!\ramd|refreshcnt[5]~18 ) # (!\ramd|refreshcnt [6]))

	.dataa(gnd),
	.datab(\ramd|refreshcnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ramd|refreshcnt[5]~18 ),
	.combout(\ramd|refreshcnt[6]~19_combout ),
	.cout(\ramd|refreshcnt[6]~20 ));
// synopsys translate_off
defparam \ramd|refreshcnt[6]~19 .lut_mask = 16'h3C3F;
defparam \ramd|refreshcnt[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N19
dffeas \ramd|refreshcnt[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|refreshcnt[6]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|refreshcnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|refreshcnt[6] .is_wysiwyg = "true";
defparam \ramd|refreshcnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N20
cycloneive_lcell_comb \ramd|refreshcnt[7]~21 (
// Equation(s):
// \ramd|refreshcnt[7]~21_combout  = (\ramd|refreshcnt [7] & (\ramd|refreshcnt[6]~20  $ (GND))) # (!\ramd|refreshcnt [7] & (!\ramd|refreshcnt[6]~20  & VCC))
// \ramd|refreshcnt[7]~22  = CARRY((\ramd|refreshcnt [7] & !\ramd|refreshcnt[6]~20 ))

	.dataa(gnd),
	.datab(\ramd|refreshcnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\ramd|refreshcnt[6]~20 ),
	.combout(\ramd|refreshcnt[7]~21_combout ),
	.cout(\ramd|refreshcnt[7]~22 ));
// synopsys translate_off
defparam \ramd|refreshcnt[7]~21 .lut_mask = 16'hC30C;
defparam \ramd|refreshcnt[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N21
dffeas \ramd|refreshcnt[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|refreshcnt[7]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|refreshcnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|refreshcnt[7] .is_wysiwyg = "true";
defparam \ramd|refreshcnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N22
cycloneive_lcell_comb \ramd|refreshcnt[8]~23 (
// Equation(s):
// \ramd|refreshcnt[8]~23_combout  = (\ramd|refreshcnt [8] & (!\ramd|refreshcnt[7]~22 )) # (!\ramd|refreshcnt [8] & ((\ramd|refreshcnt[7]~22 ) # (GND)))
// \ramd|refreshcnt[8]~24  = CARRY((!\ramd|refreshcnt[7]~22 ) # (!\ramd|refreshcnt [8]))

	.dataa(\ramd|refreshcnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\ramd|refreshcnt[7]~22 ),
	.combout(\ramd|refreshcnt[8]~23_combout ),
	.cout(\ramd|refreshcnt[8]~24 ));
// synopsys translate_off
defparam \ramd|refreshcnt[8]~23 .lut_mask = 16'h5A5F;
defparam \ramd|refreshcnt[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N23
dffeas \ramd|refreshcnt[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|refreshcnt[8]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|refreshcnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|refreshcnt[8] .is_wysiwyg = "true";
defparam \ramd|refreshcnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y14_N24
cycloneive_lcell_comb \ramd|refreshcnt[9]~25 (
// Equation(s):
// \ramd|refreshcnt[9]~25_combout  = \ramd|refreshcnt [9] $ (!\ramd|refreshcnt[8]~24 )

	.dataa(gnd),
	.datab(\ramd|refreshcnt [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\ramd|refreshcnt[8]~24 ),
	.combout(\ramd|refreshcnt[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|refreshcnt[9]~25 .lut_mask = 16'hC3C3;
defparam \ramd|refreshcnt[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y14_N25
dffeas \ramd|refreshcnt[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|refreshcnt[9]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|refreshcnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|refreshcnt[9] .is_wysiwyg = "true";
defparam \ramd|refreshcnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N14
cycloneive_lcell_comb \ramd|refreshflg~0 (
// Equation(s):
// \ramd|refreshflg~0_combout  = (!\ramd|state [2] & (\reset_n~q  & (\ramd|state [1] & \ramd|state [0])))

	.dataa(\ramd|state [2]),
	.datab(\reset_n~q ),
	.datac(\ramd|state [1]),
	.datad(\ramd|state [0]),
	.cin(gnd),
	.combout(\ramd|refreshflg~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|refreshflg~0 .lut_mask = 16'h4000;
defparam \ramd|refreshflg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N0
cycloneive_lcell_comb \ramd|refreshflg~1 (
// Equation(s):
// \ramd|refreshflg~1_combout  = (\ramd|state [3] & ((\ramd|refreshflg~0_combout  & (\ramd|refreshcnt [9])) # (!\ramd|refreshflg~0_combout  & ((\ramd|refreshflg~q ))))) # (!\ramd|state [3] & (((\ramd|refreshflg~q ))))

	.dataa(\ramd|refreshcnt [9]),
	.datab(\ramd|state [3]),
	.datac(\ramd|refreshflg~q ),
	.datad(\ramd|refreshflg~0_combout ),
	.cin(gnd),
	.combout(\ramd|refreshflg~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|refreshflg~1 .lut_mask = 16'hB8F0;
defparam \ramd|refreshflg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N1
dffeas \ramd|refreshflg (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|refreshflg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|refreshflg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|refreshflg .is_wysiwyg = "true";
defparam \ramd|refreshflg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N30
cycloneive_lcell_comb \ramd|always1~0 (
// Equation(s):
// \ramd|always1~0_combout  = \ramd|refreshcnt [9] $ (\ramd|refreshflg~q )

	.dataa(gnd),
	.datab(\ramd|refreshcnt [9]),
	.datac(gnd),
	.datad(\ramd|refreshflg~q ),
	.cin(gnd),
	.combout(\ramd|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|always1~0 .lut_mask = 16'h33CC;
defparam \ramd|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N2
cycloneive_lcell_comb \ramd|Mux3~0 (
// Equation(s):
// \ramd|Mux3~0_combout  = ((!\CPU|addr [15] & (\CPU|wr_n~q  $ (\CPU|rd_~q )))) # (!\dma|oiord_n~combout )

	.dataa(\CPU|wr_n~q ),
	.datab(\dma|oiord_n~combout ),
	.datac(\CPU|rd_~q ),
	.datad(\CPU|addr [15]),
	.cin(gnd),
	.combout(\ramd|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux3~0 .lut_mask = 16'h337B;
defparam \ramd|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N8
cycloneive_lcell_comb \ramd|Mux3~1 (
// Equation(s):
// \ramd|Mux3~1_combout  = (\ramd|always1~0_combout ) # ((!\ramd|exrd~q  & (\ramd|exwen~q  & \ramd|Mux3~0_combout )))

	.dataa(\ramd|exrd~q ),
	.datab(\ramd|exwen~q ),
	.datac(\ramd|always1~0_combout ),
	.datad(\ramd|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ramd|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux3~1 .lut_mask = 16'hF4F0;
defparam \ramd|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N28
cycloneive_lcell_comb \ramd|Mux3~2 (
// Equation(s):
// \ramd|Mux3~2_combout  = (!\ramd|state [2] & (((!\ramd|state [3] & \ramd|Mux3~1_combout )) # (!\ramd|state [1])))

	.dataa(\ramd|state [3]),
	.datab(\ramd|state [1]),
	.datac(\ramd|Mux3~1_combout ),
	.datad(\ramd|state [2]),
	.cin(gnd),
	.combout(\ramd|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux3~2 .lut_mask = 16'h0073;
defparam \ramd|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N16
cycloneive_lcell_comb \ramd|Mux3~3 (
// Equation(s):
// \ramd|Mux3~3_combout  = (!\ramd|state [0] & ((\ramd|Mux3~2_combout ) # ((\ramd|Mux1~0_combout  & !\ramd|state [3]))))

	.dataa(\ramd|Mux1~0_combout ),
	.datab(\ramd|Mux3~2_combout ),
	.datac(\ramd|state [0]),
	.datad(\ramd|state [3]),
	.cin(gnd),
	.combout(\ramd|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux3~3 .lut_mask = 16'h0C0E;
defparam \ramd|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N17
dffeas \ramd|state[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|state[0] .is_wysiwyg = "true";
defparam \ramd|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N18
cycloneive_lcell_comb \ramd|Mux2~0 (
// Equation(s):
// \ramd|Mux2~0_combout  = (\ramd|state [3]) # ((\ramd|state [0]) # (\ramd|exwen~q  $ (\ramd|exrd~q )))

	.dataa(\ramd|exwen~q ),
	.datab(\ramd|state [3]),
	.datac(\ramd|exrd~q ),
	.datad(\ramd|state [0]),
	.cin(gnd),
	.combout(\ramd|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux2~0 .lut_mask = 16'hFFDE;
defparam \ramd|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N16
cycloneive_lcell_comb \ramd|Mux2~1 (
// Equation(s):
// \ramd|Mux2~1_combout  = (\ramd|state [2] & (((\ramd|state [1]) # (\ramd|Mux2~0_combout )))) # (!\ramd|state [2] & (\ramd|state [0] $ ((\ramd|state [1]))))

	.dataa(\ramd|state [0]),
	.datab(\ramd|state [2]),
	.datac(\ramd|state [1]),
	.datad(\ramd|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ramd|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux2~1 .lut_mask = 16'hDED2;
defparam \ramd|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N17
dffeas \ramd|state[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|Mux2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|state[1] .is_wysiwyg = "true";
defparam \ramd|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N12
cycloneive_lcell_comb \ramd|Equal2~1 (
// Equation(s):
// \ramd|Equal2~1_combout  = (\ramd|state [1] & !\ramd|state [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ramd|state [1]),
	.datad(\ramd|state [2]),
	.cin(gnd),
	.combout(\ramd|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Equal2~1 .lut_mask = 16'h00F0;
defparam \ramd|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N28
cycloneive_lcell_comb \ramd|Mux0~1 (
// Equation(s):
// \ramd|Mux0~1_combout  = (!\ramd|state [3] & !\ramd|state [0])

	.dataa(gnd),
	.datab(\ramd|state [3]),
	.datac(gnd),
	.datad(\ramd|state [0]),
	.cin(gnd),
	.combout(\ramd|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux0~1 .lut_mask = 16'h0033;
defparam \ramd|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N0
cycloneive_lcell_comb \ramd|exwen~1 (
// Equation(s):
// \ramd|exwen~1_combout  = ((\ramd|Equal2~1_combout  & (\ramd|Mux0~1_combout  & !\ramd|always1~0_combout ))) # (!\reset_n~q )

	.dataa(\ramd|Equal2~1_combout ),
	.datab(\ramd|Mux0~1_combout ),
	.datac(\ramd|always1~0_combout ),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\ramd|exwen~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|exwen~1 .lut_mask = 16'h08FF;
defparam \ramd|exwen~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N17
dffeas \ramd|exwen (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|exwen~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ramd|exwen~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|exwen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|exwen .is_wysiwyg = "true";
defparam \ramd|exwen .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N12
cycloneive_lcell_comb \ramd|Mux0~3 (
// Equation(s):
// \ramd|Mux0~3_combout  = (!\ramd|exwen~q  & (!\ramd|exrd~q  & (\ramd|state [2] & !\ramd|state [1])))

	.dataa(\ramd|exwen~q ),
	.datab(\ramd|exrd~q ),
	.datac(\ramd|state [2]),
	.datad(\ramd|state [1]),
	.cin(gnd),
	.combout(\ramd|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux0~3 .lut_mask = 16'h0010;
defparam \ramd|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N22
cycloneive_lcell_comb \ramd|Mux0~2 (
// Equation(s):
// \ramd|Mux0~2_combout  = (!\ramd|state [2] & (\ramd|state [1] & (\ramd|refreshcnt [9] $ (\ramd|refreshflg~q ))))

	.dataa(\ramd|refreshcnt [9]),
	.datab(\ramd|refreshflg~q ),
	.datac(\ramd|state [2]),
	.datad(\ramd|state [1]),
	.cin(gnd),
	.combout(\ramd|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux0~2 .lut_mask = 16'h0600;
defparam \ramd|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N10
cycloneive_lcell_comb \ramd|Mux0~0 (
// Equation(s):
// \ramd|Mux0~0_combout  = (\ramd|state [3] & (!\ramd|state [2] & ((\ramd|state [0]) # (!\ramd|state [1]))))

	.dataa(\ramd|state [3]),
	.datab(\ramd|state [0]),
	.datac(\ramd|state [1]),
	.datad(\ramd|state [2]),
	.cin(gnd),
	.combout(\ramd|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux0~0 .lut_mask = 16'h008A;
defparam \ramd|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N2
cycloneive_lcell_comb \ramd|Mux0~4 (
// Equation(s):
// \ramd|Mux0~4_combout  = (\ramd|Mux0~0_combout ) # ((\ramd|Mux0~1_combout  & ((\ramd|Mux0~3_combout ) # (\ramd|Mux0~2_combout ))))

	.dataa(\ramd|Mux0~3_combout ),
	.datab(\ramd|Mux0~1_combout ),
	.datac(\ramd|Mux0~2_combout ),
	.datad(\ramd|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ramd|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux0~4 .lut_mask = 16'hFFC8;
defparam \ramd|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y14_N3
dffeas \ramd|state[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|Mux0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|state[3] .is_wysiwyg = "true";
defparam \ramd|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N20
cycloneive_lcell_comb \ramd|Mux1~1 (
// Equation(s):
// \ramd|Mux1~1_combout  = (\ramd|state [0] & ((\ramd|state [1] & ((!\ramd|state [2]))) # (!\ramd|state [1] & (!\ramd|state [3] & \ramd|state [2]))))

	.dataa(\ramd|state [3]),
	.datab(\ramd|state [0]),
	.datac(\ramd|state [1]),
	.datad(\ramd|state [2]),
	.cin(gnd),
	.combout(\ramd|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux1~1 .lut_mask = 16'h04C0;
defparam \ramd|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N6
cycloneive_lcell_comb \ramd|Mux1~2 (
// Equation(s):
// \ramd|Mux1~2_combout  = (\ramd|Mux1~1_combout ) # ((!\ramd|state [3] & (!\ramd|state [0] & \ramd|Mux1~0_combout )))

	.dataa(\ramd|state [3]),
	.datab(\ramd|state [0]),
	.datac(\ramd|Mux1~0_combout ),
	.datad(\ramd|Mux1~1_combout ),
	.cin(gnd),
	.combout(\ramd|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Mux1~2 .lut_mask = 16'hFF10;
defparam \ramd|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y16_N7
dffeas \ramd|state[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|Mux1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|state[2] .is_wysiwyg = "true";
defparam \ramd|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N26
cycloneive_lcell_comb \ramd|odata[0]~0 (
// Equation(s):
// \ramd|odata[0]~0_combout  = (!\ramd|state [3] & (\reset_n~q  & (\ramd|state [1] & \ramd|state [0])))

	.dataa(\ramd|state [3]),
	.datab(\reset_n~q ),
	.datac(\ramd|state [1]),
	.datad(\ramd|state [0]),
	.cin(gnd),
	.combout(\ramd|odata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|odata[0]~0 .lut_mask = 16'h4000;
defparam \ramd|odata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N8
cycloneive_lcell_comb \ramd|odata[0]~1 (
// Equation(s):
// \ramd|odata[0]~1_combout  = (\ramd|state [2] & \ramd|odata[0]~0_combout )

	.dataa(\ramd|state [2]),
	.datab(gnd),
	.datac(\ramd|odata[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ramd|odata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|odata[0]~1 .lut_mask = 16'hA0A0;
defparam \ramd|odata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N1
dffeas \ramd|odata[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|odata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ramd|odata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|odata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|odata[6] .is_wysiwyg = "true";
defparam \ramd|odata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N18
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\CPU|addr [13]) # ((!\CPU|addr [0] & \CPU|addr [1]))

	.dataa(\CPU|addr [0]),
	.datab(gnd),
	.datac(\CPU|addr [13]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hF5F0;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N20
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\CPU|addr [13]) # ((\CPU|addr [0] & !\CPU|addr [1]))

	.dataa(\CPU|addr [0]),
	.datab(gnd),
	.datac(\CPU|addr [13]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hF0FA;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X25_Y34_N1
cycloneive_io_ibuf \SD_SO~input (
	.i(SD_SO),
	.ibar(gnd),
	.o(\SD_SO~input_o ));
// synopsys translate_off
defparam \SD_SO~input .bus_hold = "false";
defparam \SD_SO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N28
cycloneive_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = (\CPU|addr [15] & (\CPU|wr_n~q  & (!\CPU|addr [14] & \CPU|addr [13])))

	.dataa(\CPU|addr [15]),
	.datab(\CPU|wr_n~q ),
	.datac(\CPU|addr [14]),
	.datad(\CPU|addr [13]),
	.cin(gnd),
	.combout(\always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \always4~0 .lut_mask = 16'h0800;
defparam \always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N6
cycloneive_lcell_comb \sdclk~0 (
// Equation(s):
// \sdclk~0_combout  = (\CPU|rd_~q ) # ((\sdclk~q  & ((!\always4~0_combout ) # (!\CPU|addr [0]))))

	.dataa(\CPU|addr [0]),
	.datab(\CPU|rd_~q ),
	.datac(\sdclk~q ),
	.datad(\always4~0_combout ),
	.cin(gnd),
	.combout(\sdclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdclk~0 .lut_mask = 16'hDCFC;
defparam \sdclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N7
dffeas sdclk(
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdclk~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam sdclk.is_wysiwyg = "true";
defparam sdclk.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N30
cycloneive_lcell_comb \sddata[4]~0 (
// Equation(s):
// \sddata[4]~0_combout  = (\sdclk~q  & (\reset_n~q  & (\CPU|addr [0] & \always4~0_combout )))

	.dataa(\sdclk~q ),
	.datab(\reset_n~q ),
	.datac(\CPU|addr [0]),
	.datad(\always4~0_combout ),
	.cin(gnd),
	.combout(\sddata[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sddata[4]~0 .lut_mask = 16'h8000;
defparam \sddata[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y15_N23
dffeas \sddata[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SD_SO~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sddata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sddata[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sddata[0] .is_wysiwyg = "true";
defparam \sddata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N31
dffeas \sddata[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sddata[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sddata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sddata[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sddata[1] .is_wysiwyg = "true";
defparam \sddata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N9
dffeas \sddata[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sddata[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sddata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sddata[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sddata[2] .is_wysiwyg = "true";
defparam \sddata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N15
dffeas \sddata[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sddata[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sddata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sddata[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sddata[3] .is_wysiwyg = "true";
defparam \sddata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N5
dffeas \sddata[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sddata[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sddata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sddata[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sddata[4] .is_wysiwyg = "true";
defparam \sddata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N27
dffeas \sddata[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sddata[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sddata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sddata[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sddata[5] .is_wysiwyg = "true";
defparam \sddata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N4
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector20~3 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector20~3_combout  = ((\kbd|kbd|Keyboard_Mapper|State.Extended~q  & ((\kbd|kbd|Keyboard_Mapper|Equal1~1_combout ))) # (!\kbd|kbd|Keyboard_Mapper|State.Extended~q  & (\kbd|kbd|Keyboard_Mapper|State.Start~q ))) # 
// (!\kbd|kbd|PS2_Controller|DataReady~q )

	.dataa(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|Equal1~1_combout ),
	.datac(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|State.Extended~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector20~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector20~3 .lut_mask = 16'hCFAF;
defparam \kbd|kbd|Keyboard_Mapper|Selector20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N12
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Mux20~1 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Mux20~1_combout  = (\kbd|kbd|PS2_Controller|DataByte [3] & (\kbd|kbd|PS2_Controller|DataByte [1] & (\kbd|kbd|PS2_Controller|DataByte [4] $ (!\kbd|kbd|PS2_Controller|DataByte [6])))) # (!\kbd|kbd|PS2_Controller|DataByte [3] & 
// (((\kbd|kbd|PS2_Controller|DataByte [6] & !\kbd|kbd|PS2_Controller|DataByte [1]))))

	.dataa(\kbd|kbd|PS2_Controller|DataByte [3]),
	.datab(\kbd|kbd|PS2_Controller|DataByte [4]),
	.datac(\kbd|kbd|PS2_Controller|DataByte [6]),
	.datad(\kbd|kbd|PS2_Controller|DataByte [1]),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Mux20~1 .lut_mask = 16'h8250;
defparam \kbd|kbd|Keyboard_Mapper|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N22
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Mux20~2 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Mux20~2_combout  = (\kbd|kbd|Keyboard_Mapper|Mux20~0_combout ) # ((\kbd|kbd|Keyboard_Mapper|Mux20~1_combout  & !\kbd|kbd|PS2_Controller|DataByte [2]))

	.dataa(\kbd|kbd|Keyboard_Mapper|Mux20~1_combout ),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|DataByte [2]),
	.datad(\kbd|kbd|Keyboard_Mapper|Mux20~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Mux20~2 .lut_mask = 16'hFF0A;
defparam \kbd|kbd|Keyboard_Mapper|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N10
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector20~5 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector20~5_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [8] & ((\kbd|kbd|Keyboard_Mapper|Selector20~3_combout ) # ((\kbd|kbd|Keyboard_Mapper|Selector20~4_combout  & \kbd|kbd|Keyboard_Mapper|Mux20~2_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector20~4_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector20~3_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|Mux20~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector20~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector20~5 .lut_mask = 16'hA8A0;
defparam \kbd|kbd|Keyboard_Mapper|Selector20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N24
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector20~6 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector20~6_combout  = (\kbd|kbd|Keyboard_Mapper|Selector20~5_combout ) # ((\kbd|kbd|PS2_Controller|DataReady~q  & ((\kbd|kbd|Keyboard_Mapper|State.Break~q ) # (\kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|State.Break~q ),
	.datab(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector20~5_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector20~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector20~6 .lut_mask = 16'hFFC8;
defparam \kbd|kbd|Keyboard_Mapper|Selector20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y14_N25
dffeas \kbd|kbd|Keyboard_Mapper|ScanCode[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector20~6_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[8] .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|ScanCode[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N0
cycloneive_lcell_comb \kbd|shifts[1]~1 (
// Equation(s):
// \kbd|shifts[1]~1_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & \kbd|kbd|Keyboard_Mapper|ScanCode [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|shifts[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|shifts[1]~1 .lut_mask = 16'h0F00;
defparam \kbd|shifts[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N16
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector18~3 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector18~3_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & ((\kbd|kbd|Keyboard_Mapper|State.ResetAck~q ) # ((\kbd|kbd|Keyboard_Mapper|State.CheckAck~q ) # (!\kbd|kbd|Keyboard_Mapper|Selector18~2_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|State.ResetAck~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|State.CheckAck~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|Selector18~2_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector18~3 .lut_mask = 16'hEF00;
defparam \kbd|kbd|Keyboard_Mapper|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N2
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector18~6 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector18~6_combout  = (\kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q ) # ((\kbd|kbd|Keyboard_Mapper|State.Break~q ) # ((\kbd|kbd|Keyboard_Mapper|State.Extended~q  & !\kbd|kbd|Keyboard_Mapper|Equal1~1_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|State.Extended~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|State.ExtendedBreak~q ),
	.datac(\kbd|kbd|Keyboard_Mapper|State.Break~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Equal1~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector18~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector18~6 .lut_mask = 16'hFCFE;
defparam \kbd|kbd|Keyboard_Mapper|Selector18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N18
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector18~4 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector18~4_combout  = (\kbd|kbd|Keyboard_Mapper|Selector18~6_combout ) # ((!\kbd|kbd|Keyboard_Mapper|State.Start~q  & ((!\kbd|kbd|Keyboard_Mapper|Mux20~2_combout ) # (!\kbd|kbd|Keyboard_Mapper|Equal1~2_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|State.Start~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector18~6_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|Equal1~2_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|Mux20~2_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector18~4 .lut_mask = 16'hCDDD;
defparam \kbd|kbd|Keyboard_Mapper|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y13_N12
cycloneive_lcell_comb \kbd|kbd|Keyboard_Mapper|Selector18~5 (
// Equation(s):
// \kbd|kbd|Keyboard_Mapper|Selector18~5_combout  = (\kbd|kbd|Keyboard_Mapper|Selector18~3_combout ) # ((\kbd|kbd|PS2_Controller|DataReady~q  & \kbd|kbd|Keyboard_Mapper|Selector18~4_combout ))

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|Selector18~3_combout ),
	.datac(\kbd|kbd|PS2_Controller|DataReady~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|Selector18~4_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|Keyboard_Mapper|Selector18~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|Selector18~5 .lut_mask = 16'hFCCC;
defparam \kbd|kbd|Keyboard_Mapper|Selector18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y13_N13
dffeas \kbd|kbd|Keyboard_Mapper|CodeReady (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|Keyboard_Mapper|Selector18~5_combout ),
	.asdata(vcc),
	.clrn(!\kbd|kbd|Keyboard_Mapper|process_0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|Keyboard_Mapper|CodeReady .is_wysiwyg = "true";
defparam \kbd|kbd|Keyboard_Mapper|CodeReady .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N28
cycloneive_lcell_comb \kbd|shifts[2]~0 (
// Equation(s):
// \kbd|shifts[2]~0_combout  = (\kbd|Decoder2~0_combout  & (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & !\kbd|kbd|Keyboard_Mapper|ScanCode [1])))

	.dataa(\kbd|Decoder2~0_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.cin(gnd),
	.combout(\kbd|shifts[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|shifts[2]~0 .lut_mask = 16'h0080;
defparam \kbd|shifts[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N16
cycloneive_lcell_comb \kbd|shifts[1]~2 (
// Equation(s):
// \kbd|shifts[1]~2_combout  = (\kbd|shifts[1]~1_combout  & ((\kbd|shifts[2]~0_combout  & (!\kbd|kbd|Keyboard_Mapper|ScanCode [8])) # (!\kbd|shifts[2]~0_combout  & ((\kbd|shifts [1]))))) # (!\kbd|shifts[1]~1_combout  & (((\kbd|shifts [1]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datab(\kbd|shifts[1]~1_combout ),
	.datac(\kbd|shifts [1]),
	.datad(\kbd|shifts[2]~0_combout ),
	.cin(gnd),
	.combout(\kbd|shifts[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|shifts[1]~2 .lut_mask = 16'h74F0;
defparam \kbd|shifts[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N17
dffeas \kbd|shifts[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|shifts[1]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|shifts [1]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|shifts[1] .is_wysiwyg = "true";
defparam \kbd|shifts[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N26
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\Mux5~0_combout  & ((\Mux5~1_combout  & (sddata[5])) # (!\Mux5~1_combout  & ((!\kbd|shifts [1]))))) # (!\Mux5~0_combout  & (\Mux5~1_combout ))

	.dataa(\Mux5~0_combout ),
	.datab(\Mux5~1_combout ),
	.datac(sddata[5]),
	.datad(\kbd|shifts [1]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hC4E6;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneive_lcell_comb \ppa1|opa[6]~7 (
// Equation(s):
// \ppa1|opa[6]~7_combout  = !\CPU|odata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [6]),
	.cin(gnd),
	.combout(\ppa1|opa[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opa[6]~7 .lut_mask = 16'h00FF;
defparam \ppa1|opa[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb ppa1_we_n(
// Equation(s):
// \ppa1_we_n~combout  = (\CPU|addr [15] & (\CPU|wr_n~q  & (!\CPU|addr [14] & !\CPU|addr [13])))

	.dataa(\CPU|addr [15]),
	.datab(\CPU|wr_n~q ),
	.datac(\CPU|addr [14]),
	.datad(\CPU|addr [13]),
	.cin(gnd),
	.combout(\ppa1_we_n~combout ),
	.cout());
// synopsys translate_off
defparam ppa1_we_n.lut_mask = 16'h0008;
defparam ppa1_we_n.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N22
cycloneive_lcell_comb \ppa1|opa[5]~0 (
// Equation(s):
// \ppa1|opa[5]~0_combout  = (\ppa1_we_n~combout  & (!\CPU|addr [0] & !\CPU|addr [1]))

	.dataa(gnd),
	.datab(\ppa1_we_n~combout ),
	.datac(\CPU|addr [0]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\ppa1|opa[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opa[5]~0 .lut_mask = 16'h000C;
defparam \ppa1|opa[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N29
dffeas \ppa1|opa[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opa[6]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ppa1|opa[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opa [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opa[6] .is_wysiwyg = "true";
defparam \ppa1|opa[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N22
cycloneive_lcell_comb \ppa1|opa[7]~8 (
// Equation(s):
// \ppa1|opa[7]~8_combout  = !\CPU|odata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|odata [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ppa1|opa[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opa[7]~8 .lut_mask = 16'h0F0F;
defparam \ppa1|opa[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N23
dffeas \ppa1|opa[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opa[7]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ppa1|opa[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opa [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opa[7] .is_wysiwyg = "true";
defparam \ppa1|opa[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N24
cycloneive_lcell_comb \kbd|WideOr1~8 (
// Equation(s):
// \kbd|WideOr1~8_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & \kbd|kbd|Keyboard_Mapper|ScanCode [6]))

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr1~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~8 .lut_mask = 16'h0C00;
defparam \kbd|WideOr1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N30
cycloneive_lcell_comb \kbd|WideOr1~7 (
// Equation(s):
// \kbd|WideOr1~7_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (\kbd|kbd|Keyboard_Mapper|ScanCode [1] $ (\kbd|kbd|Keyboard_Mapper|ScanCode [0])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [1] $ (((!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & \kbd|kbd|Keyboard_Mapper|ScanCode [0])))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.cin(gnd),
	.combout(\kbd|WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~7 .lut_mask = 16'h61A2;
defparam \kbd|WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
cycloneive_lcell_comb \kbd|WideOr1~9 (
// Equation(s):
// \kbd|WideOr1~9_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [2]) # (!\kbd|WideOr1~7_combout )))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (!\kbd|WideOr1~8_combout  & (!\kbd|kbd|Keyboard_Mapper|ScanCode [2])))

	.dataa(\kbd|WideOr1~8_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datad(\kbd|WideOr1~7_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr1~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~9 .lut_mask = 16'hC1CD;
defparam \kbd|WideOr1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N28
cycloneive_lcell_comb \kbd|WideOr1~6 (
// Equation(s):
// \kbd|WideOr1~6_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (((!\kbd|kbd|Keyboard_Mapper|ScanCode [1])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] $ 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [1]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & \kbd|kbd|Keyboard_Mapper|ScanCode [1]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.cin(gnd),
	.combout(\kbd|WideOr1~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~6 .lut_mask = 16'h14EA;
defparam \kbd|WideOr1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N14
cycloneive_lcell_comb \kbd|WideOr1~10 (
// Equation(s):
// \kbd|WideOr1~10_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [0]) # (\kbd|kbd|Keyboard_Mapper|ScanCode [6])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & 
// ((\kbd|kbd|Keyboard_Mapper|ScanCode [0]) # (\kbd|kbd|Keyboard_Mapper|ScanCode [6]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr1~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~10 .lut_mask = 16'hEEE0;
defparam \kbd|WideOr1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N18
cycloneive_lcell_comb \kbd|WideOr1~11 (
// Equation(s):
// \kbd|WideOr1~11_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & ((\kbd|WideOr1~9_combout  & ((\kbd|WideOr1~10_combout ))) # (!\kbd|WideOr1~9_combout  & (!\kbd|WideOr1~6_combout )))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (\kbd|WideOr1~9_combout 
// ))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datab(\kbd|WideOr1~9_combout ),
	.datac(\kbd|WideOr1~6_combout ),
	.datad(\kbd|WideOr1~10_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr1~11_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~11 .lut_mask = 16'hCE46;
defparam \kbd|WideOr1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
cycloneive_lcell_comb \kbd|WideOr1~0 (
// Equation(s):
// \kbd|WideOr1~0_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [0]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & \kbd|kbd|Keyboard_Mapper|ScanCode [4])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~0 .lut_mask = 16'h1808;
defparam \kbd|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
cycloneive_lcell_comb \kbd|WideOr1~4 (
// Equation(s):
// \kbd|WideOr1~4_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (\kbd|kbd|Keyboard_Mapper|ScanCode [4] $ (!\kbd|kbd|Keyboard_Mapper|ScanCode [0]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.cin(gnd),
	.combout(\kbd|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~4 .lut_mask = 16'h0082;
defparam \kbd|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
cycloneive_lcell_comb \kbd|WideOr1~1 (
// Equation(s):
// \kbd|WideOr1~1_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (\kbd|kbd|Keyboard_Mapper|ScanCode [2] $ (\kbd|kbd|Keyboard_Mapper|ScanCode [0])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & !\kbd|kbd|Keyboard_Mapper|ScanCode [4])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~1 .lut_mask = 16'h6008;
defparam \kbd|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
cycloneive_lcell_comb \kbd|WideOr1~2 (
// Equation(s):
// \kbd|WideOr1~2_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [2])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & ((!\kbd|kbd|Keyboard_Mapper|ScanCode [0]))))) # 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|kbd|Keyboard_Mapper|ScanCode [2] $ (!\kbd|kbd|Keyboard_Mapper|ScanCode [4]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.cin(gnd),
	.combout(\kbd|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~2 .lut_mask = 16'h4970;
defparam \kbd|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
cycloneive_lcell_comb \kbd|WideOr1~3 (
// Equation(s):
// \kbd|WideOr1~3_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [6])) # (!\kbd|WideOr1~1_combout ))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (((!\kbd|WideOr1~2_combout  & !\kbd|kbd|Keyboard_Mapper|ScanCode 
// [6]))))

	.dataa(\kbd|WideOr1~1_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|WideOr1~2_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~3 .lut_mask = 16'hCC47;
defparam \kbd|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
cycloneive_lcell_comb \kbd|WideOr1~5 (
// Equation(s):
// \kbd|WideOr1~5_combout  = (\kbd|WideOr1~3_combout  & (((!\kbd|kbd|Keyboard_Mapper|ScanCode [6]) # (!\kbd|WideOr1~4_combout )))) # (!\kbd|WideOr1~3_combout  & (!\kbd|WideOr1~0_combout  & ((\kbd|kbd|Keyboard_Mapper|ScanCode [6]))))

	.dataa(\kbd|WideOr1~0_combout ),
	.datab(\kbd|WideOr1~4_combout ),
	.datac(\kbd|WideOr1~3_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~5 .lut_mask = 16'h35F0;
defparam \kbd|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N20
cycloneive_lcell_comb \kbd|WideOr1~12 (
// Equation(s):
// \kbd|WideOr1~12_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [7]) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [5] & ((\kbd|WideOr1~5_combout ))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (\kbd|WideOr1~11_combout )))

	.dataa(\kbd|WideOr1~11_combout ),
	.datab(\kbd|WideOr1~5_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [7]),
	.cin(gnd),
	.combout(\kbd|WideOr1~12_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr1~12 .lut_mask = 16'hFFCA;
defparam \kbd|WideOr1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \kbd|Decoder2~1clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\kbd|Decoder2~1_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\kbd|Decoder2~1clkctrl_outclk ));
// synopsys translate_off
defparam \kbd|Decoder2~1clkctrl .clock_type = "global clock";
defparam \kbd|Decoder2~1clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
cycloneive_lcell_comb \kbd|c[2] (
// Equation(s):
// \kbd|c [2] = (GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & ((\kbd|c [2]))) # (!GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & (\kbd|WideOr1~12_combout ))

	.dataa(\kbd|WideOr1~12_combout ),
	.datab(gnd),
	.datac(\kbd|c [2]),
	.datad(\kbd|Decoder2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\kbd|c [2]),
	.cout());
// synopsys translate_off
defparam \kbd|c[2] .lut_mask = 16'hF0AA;
defparam \kbd|c[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N16
cycloneive_lcell_comb \kbd|WideOr5~2 (
// Equation(s):
// \kbd|WideOr5~2_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [0]) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [2] & !\kbd|kbd|Keyboard_Mapper|ScanCode [4])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [2]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.cin(gnd),
	.combout(\kbd|WideOr5~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~2 .lut_mask = 16'hEF08;
defparam \kbd|WideOr5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N22
cycloneive_lcell_comb \kbd|WideOr5~1 (
// Equation(s):
// \kbd|WideOr5~1_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & !\kbd|kbd|Keyboard_Mapper|ScanCode [4])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & 
// ((\kbd|kbd|Keyboard_Mapper|ScanCode [4])))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr5~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~1 .lut_mask = 16'h0058;
defparam \kbd|WideOr5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N18
cycloneive_lcell_comb \kbd|WideOr5~3 (
// Equation(s):
// \kbd|WideOr5~3_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [1])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [1] & ((!\kbd|WideOr5~1_combout ))) # 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|WideOr5~2_combout ))))

	.dataa(\kbd|WideOr5~2_combout ),
	.datab(\kbd|WideOr5~1_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.cin(gnd),
	.combout(\kbd|WideOr5~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~3 .lut_mask = 16'hF305;
defparam \kbd|WideOr5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N30
cycloneive_lcell_comb \kbd|WideOr5~4 (
// Equation(s):
// \kbd|WideOr5~4_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & !\kbd|kbd|Keyboard_Mapper|ScanCode [0]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & \kbd|kbd|Keyboard_Mapper|ScanCode [0])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.cin(gnd),
	.combout(\kbd|WideOr5~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~4 .lut_mask = 16'h0420;
defparam \kbd|WideOr5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N24
cycloneive_lcell_comb \kbd|WideOr5~0 (
// Equation(s):
// \kbd|WideOr5~0_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] $ (\kbd|kbd|Keyboard_Mapper|ScanCode [4]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~0 .lut_mask = 16'h0440;
defparam \kbd|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N6
cycloneive_lcell_comb \kbd|WideOr5~5 (
// Equation(s):
// \kbd|WideOr5~5_combout  = (\kbd|WideOr5~3_combout  & (((!\kbd|kbd|Keyboard_Mapper|ScanCode [5])) # (!\kbd|WideOr5~4_combout ))) # (!\kbd|WideOr5~3_combout  & (((\kbd|kbd|Keyboard_Mapper|ScanCode [5] & !\kbd|WideOr5~0_combout ))))

	.dataa(\kbd|WideOr5~3_combout ),
	.datab(\kbd|WideOr5~4_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|WideOr5~0_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr5~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~5 .lut_mask = 16'h2A7A;
defparam \kbd|WideOr5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N18
cycloneive_lcell_comb \kbd|WideOr5~8 (
// Equation(s):
// \kbd|WideOr5~8_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & !\kbd|kbd|Keyboard_Mapper|ScanCode [2])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & \kbd|kbd|Keyboard_Mapper|ScanCode [2])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (\kbd|kbd|Keyboard_Mapper|ScanCode [5] $ (((!\kbd|kbd|Keyboard_Mapper|ScanCode [2])))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr5~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~8 .lut_mask = 16'h18A5;
defparam \kbd|WideOr5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N24
cycloneive_lcell_comb \kbd|WideOr5~9 (
// Equation(s):
// \kbd|WideOr5~9_combout  = ((!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & \kbd|WideOr5~8_combout )) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1])

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|WideOr5~8_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr5~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~9 .lut_mask = 16'h3F0F;
defparam \kbd|WideOr5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N28
cycloneive_lcell_comb \kbd|WideOr5~6 (
// Equation(s):
// \kbd|WideOr5~6_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [4])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [2]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [2] $ 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [4])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr5~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~6 .lut_mask = 16'hFB57;
defparam \kbd|WideOr5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
cycloneive_lcell_comb \kbd|WideOr5~7 (
// Equation(s):
// \kbd|WideOr5~7_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [1] & \kbd|kbd|Keyboard_Mapper|ScanCode [2])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [1]) # 
// ((!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & \kbd|kbd|Keyboard_Mapper|ScanCode [2]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr5~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~7 .lut_mask = 16'hF150;
defparam \kbd|WideOr5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
cycloneive_lcell_comb \kbd|WideOr5~10 (
// Equation(s):
// \kbd|WideOr5~10_combout  = (\kbd|WideOr5~6_combout  & ((\kbd|WideOr5~9_combout ) # ((\kbd|WideOr5~7_combout  & \kbd|kbd|Keyboard_Mapper|ScanCode [0])))) # (!\kbd|WideOr5~6_combout  & (((\kbd|WideOr5~7_combout ))))

	.dataa(\kbd|WideOr5~9_combout ),
	.datab(\kbd|WideOr5~6_combout ),
	.datac(\kbd|WideOr5~7_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.cin(gnd),
	.combout(\kbd|WideOr5~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~10 .lut_mask = 16'hF8B8;
defparam \kbd|WideOr5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N12
cycloneive_lcell_comb \kbd|WideOr5~11 (
// Equation(s):
// \kbd|WideOr5~11_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [7]) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (\kbd|WideOr5~5_combout )) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((\kbd|WideOr5~10_combout ))))

	.dataa(\kbd|WideOr5~5_combout ),
	.datab(\kbd|WideOr5~10_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [7]),
	.cin(gnd),
	.combout(\kbd|WideOr5~11_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr5~11 .lut_mask = 16'hFFAC;
defparam \kbd|WideOr5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N8
cycloneive_lcell_comb \kbd|c[0] (
// Equation(s):
// \kbd|c [0] = (GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & ((\kbd|c [0]))) # (!GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & (\kbd|WideOr5~11_combout ))

	.dataa(gnd),
	.datab(\kbd|WideOr5~11_combout ),
	.datac(\kbd|c [0]),
	.datad(\kbd|Decoder2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\kbd|c [0]),
	.cout());
// synopsys translate_off
defparam \kbd|c[0] .lut_mask = 16'hF0CC;
defparam \kbd|c[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneive_lcell_comb \kbd|WideOr3~7 (
// Equation(s):
// \kbd|WideOr3~7_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] $ (!\kbd|kbd|Keyboard_Mapper|ScanCode [4])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & 
// (((!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & \kbd|kbd|Keyboard_Mapper|ScanCode [4]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr3~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~7 .lut_mask = 16'h4310;
defparam \kbd|WideOr3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
cycloneive_lcell_comb \kbd|WideOr3~6 (
// Equation(s):
// \kbd|WideOr3~6_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & \kbd|kbd|Keyboard_Mapper|ScanCode [4])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [5] $ (!\kbd|kbd|Keyboard_Mapper|ScanCode [4])))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr3~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~6 .lut_mask = 16'h2802;
defparam \kbd|WideOr3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneive_lcell_comb \kbd|WideOr3~8 (
// Equation(s):
// \kbd|WideOr3~8_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & ((!\kbd|WideOr3~6_combout )))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (((!\kbd|WideOr3~7_combout )) # (!\kbd|kbd|Keyboard_Mapper|ScanCode 
// [1])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|WideOr3~7_combout ),
	.datad(\kbd|WideOr3~6_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr3~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~8 .lut_mask = 16'h1537;
defparam \kbd|WideOr3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
cycloneive_lcell_comb \kbd|WideOr3~9 (
// Equation(s):
// \kbd|WideOr3~9_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & !\kbd|kbd|Keyboard_Mapper|ScanCode [4])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & 
// ((\kbd|kbd|Keyboard_Mapper|ScanCode [3]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4]))))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [3])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr3~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~9 .lut_mask = 16'h24A6;
defparam \kbd|WideOr3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
cycloneive_lcell_comb \kbd|WideOr3~10 (
// Equation(s):
// \kbd|WideOr3~10_combout  = (\kbd|WideOr3~8_combout ) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & !\kbd|WideOr3~9_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|WideOr3~8_combout ),
	.datad(\kbd|WideOr3~9_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr3~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~10 .lut_mask = 16'hF0F8;
defparam \kbd|WideOr3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
cycloneive_lcell_comb \kbd|WideOr3~4 (
// Equation(s):
// \kbd|WideOr3~4_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & !\kbd|kbd|Keyboard_Mapper|ScanCode [4]))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datac(gnd),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr3~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~4 .lut_mask = 16'h0011;
defparam \kbd|WideOr3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
cycloneive_lcell_comb \kbd|WideOr3~0 (
// Equation(s):
// \kbd|WideOr3~0_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|kbd|Keyboard_Mapper|ScanCode [5] $ (((!\kbd|kbd|Keyboard_Mapper|ScanCode [4]))))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [3] & 
// !\kbd|kbd|Keyboard_Mapper|ScanCode [4]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~0 .lut_mask = 16'h8872;
defparam \kbd|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
cycloneive_lcell_comb \kbd|WideOr3~1 (
// Equation(s):
// \kbd|WideOr3~1_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0]) # (\kbd|kbd|Keyboard_Mapper|ScanCode [3] $ (\kbd|kbd|Keyboard_Mapper|ScanCode [5]))

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.cin(gnd),
	.combout(\kbd|WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~1 .lut_mask = 16'hFF3C;
defparam \kbd|WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
cycloneive_lcell_comb \kbd|WideOr3~2 (
// Equation(s):
// \kbd|WideOr3~2_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] $ (((!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & !\kbd|kbd|Keyboard_Mapper|ScanCode [4]))))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & 
// ((\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & !\kbd|kbd|Keyboard_Mapper|ScanCode [4])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (\kbd|kbd|Keyboard_Mapper|ScanCode [5] & \kbd|kbd|Keyboard_Mapper|ScanCode [4]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~2 .lut_mask = 16'h9886;
defparam \kbd|WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
cycloneive_lcell_comb \kbd|WideOr3~3 (
// Equation(s):
// \kbd|WideOr3~3_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & ((\kbd|WideOr3~1_combout ) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [6])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (((\kbd|WideOr3~2_combout  & !\kbd|kbd|Keyboard_Mapper|ScanCode [6]))))

	.dataa(\kbd|WideOr3~1_combout ),
	.datab(\kbd|WideOr3~2_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr3~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~3 .lut_mask = 16'hF0AC;
defparam \kbd|WideOr3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
cycloneive_lcell_comb \kbd|WideOr3~5 (
// Equation(s):
// \kbd|WideOr3~5_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((\kbd|WideOr3~3_combout  & (!\kbd|WideOr3~4_combout )) # (!\kbd|WideOr3~3_combout  & ((!\kbd|WideOr3~0_combout ))))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (((\kbd|WideOr3~3_combout 
// ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|WideOr3~4_combout ),
	.datac(\kbd|WideOr3~0_combout ),
	.datad(\kbd|WideOr3~3_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr3~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~5 .lut_mask = 16'h770A;
defparam \kbd|WideOr3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneive_lcell_comb \kbd|WideOr3~11 (
// Equation(s):
// \kbd|WideOr3~11_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [7]) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [2] & ((\kbd|WideOr3~5_combout ))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (\kbd|WideOr3~10_combout )))

	.dataa(\kbd|WideOr3~10_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datac(\kbd|WideOr3~5_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [7]),
	.cin(gnd),
	.combout(\kbd|WideOr3~11_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr3~11 .lut_mask = 16'hFFE2;
defparam \kbd|WideOr3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
cycloneive_lcell_comb \kbd|c[1] (
// Equation(s):
// \kbd|c [1] = (GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & (\kbd|c [1])) # (!GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & ((\kbd|WideOr3~11_combout )))

	.dataa(\kbd|c [1]),
	.datab(gnd),
	.datac(\kbd|WideOr3~11_combout ),
	.datad(\kbd|Decoder2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\kbd|c [1]),
	.cout());
// synopsys translate_off
defparam \kbd|c[1] .lut_mask = 16'hAAF0;
defparam \kbd|c[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N14
cycloneive_lcell_comb \kbd|Decoder1~3 (
// Equation(s):
// \kbd|Decoder1~3_combout  = (\kbd|c [2] & (!\kbd|c [0] & \kbd|c [1]))

	.dataa(\kbd|c [2]),
	.datab(gnd),
	.datac(\kbd|c [0]),
	.datad(\kbd|c [1]),
	.cin(gnd),
	.combout(\kbd|Decoder1~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder1~3 .lut_mask = 16'h0A00;
defparam \kbd|Decoder1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N14
cycloneive_lcell_comb \kbd|WideOr13~5 (
// Equation(s):
// \kbd|WideOr13~5_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [1]) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [4] & \kbd|kbd|Keyboard_Mapper|ScanCode [5]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.cin(gnd),
	.combout(\kbd|WideOr13~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~5 .lut_mask = 16'hEA00;
defparam \kbd|WideOr13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N10
cycloneive_lcell_comb \kbd|WideOr13~7 (
// Equation(s):
// \kbd|WideOr13~7_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|kbd|Keyboard_Mapper|ScanCode [4] $ (((\kbd|kbd|Keyboard_Mapper|ScanCode [5]) # (\kbd|kbd|Keyboard_Mapper|ScanCode [1]))))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [1]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.cin(gnd),
	.combout(\kbd|WideOr13~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~7 .lut_mask = 16'h6628;
defparam \kbd|WideOr13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N8
cycloneive_lcell_comb \kbd|WideOr13~6 (
// Equation(s):
// \kbd|WideOr13~6_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & !\kbd|kbd|Keyboard_Mapper|ScanCode [5])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & 
// ((\kbd|kbd|Keyboard_Mapper|ScanCode [5])))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|WideOr13~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~6 .lut_mask = 16'h2280;
defparam \kbd|WideOr13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N2
cycloneive_lcell_comb \kbd|WideOr13~8 (
// Equation(s):
// \kbd|WideOr13~8_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [3])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [3] & ((!\kbd|WideOr13~6_combout ))) # 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (!\kbd|WideOr13~7_combout ))))

	.dataa(\kbd|WideOr13~7_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|WideOr13~6_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr13~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~8 .lut_mask = 16'hC1F1;
defparam \kbd|WideOr13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N12
cycloneive_lcell_comb \kbd|WideOr13~9 (
// Equation(s):
// \kbd|WideOr13~9_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [0]) # (\kbd|kbd|Keyboard_Mapper|ScanCode [4] $ (!\kbd|kbd|Keyboard_Mapper|ScanCode [5])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & \kbd|kbd|Keyboard_Mapper|ScanCode [0])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.cin(gnd),
	.combout(\kbd|WideOr13~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~9 .lut_mask = 16'hAB82;
defparam \kbd|WideOr13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N2
cycloneive_lcell_comb \kbd|WideOr13~10 (
// Equation(s):
// \kbd|WideOr13~10_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & ((\kbd|WideOr13~8_combout  & ((\kbd|WideOr13~9_combout ))) # (!\kbd|WideOr13~8_combout  & (\kbd|WideOr13~5_combout )))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & 
// (((\kbd|WideOr13~8_combout ))))

	.dataa(\kbd|WideOr13~5_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datac(\kbd|WideOr13~8_combout ),
	.datad(\kbd|WideOr13~9_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr13~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~10 .lut_mask = 16'hF838;
defparam \kbd|WideOr13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N18
cycloneive_lcell_comb \kbd|WideOr13~3 (
// Equation(s):
// \kbd|WideOr13~3_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0]) # (((\kbd|kbd|Keyboard_Mapper|ScanCode [3]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5]))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~3 .lut_mask = 16'hFBFF;
defparam \kbd|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N28
cycloneive_lcell_comb \kbd|WideOr13~0 (
// Equation(s):
// \kbd|WideOr13~0_combout  = ((\kbd|kbd|Keyboard_Mapper|ScanCode [5]) # ((!\kbd|kbd|Keyboard_Mapper|ScanCode [4]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0])

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~0 .lut_mask = 16'hDFFF;
defparam \kbd|WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N26
cycloneive_lcell_comb \kbd|WideOr13~1 (
// Equation(s):
// \kbd|WideOr13~1_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & \kbd|kbd|Keyboard_Mapper|ScanCode [5])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & 
// ((!\kbd|kbd|Keyboard_Mapper|ScanCode [5]))))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|WideOr13~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~1 .lut_mask = 16'h9032;
defparam \kbd|WideOr13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
cycloneive_lcell_comb \kbd|WideOr13~2 (
// Equation(s):
// \kbd|WideOr13~2_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (((!\kbd|kbd|Keyboard_Mapper|ScanCode [2])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [2] & ((!\kbd|WideOr13~1_combout ))) # 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (\kbd|WideOr13~0_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|WideOr13~0_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datad(\kbd|WideOr13~1_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~2 .lut_mask = 16'h0E5E;
defparam \kbd|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
cycloneive_lcell_comb \kbd|WideOr13~4 (
// Equation(s):
// \kbd|WideOr13~4_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((\kbd|WideOr13~2_combout ) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [1] & \kbd|WideOr13~3_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|WideOr13~3_combout ),
	.datac(\kbd|WideOr13~2_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr13~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~4 .lut_mask = 16'hF800;
defparam \kbd|WideOr13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N2
cycloneive_lcell_comb \kbd|WideOr13~11 (
// Equation(s):
// \kbd|WideOr13~11_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [7]) # ((\kbd|WideOr13~4_combout ) # ((\kbd|WideOr13~10_combout  & !\kbd|kbd|Keyboard_Mapper|ScanCode [6])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [7]),
	.datab(\kbd|WideOr13~10_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datad(\kbd|WideOr13~4_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr13~11_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr13~11 .lut_mask = 16'hFFAE;
defparam \kbd|WideOr13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N12
cycloneive_lcell_comb \kbd|r[0] (
// Equation(s):
// \kbd|r [0] = (GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & (\kbd|r [0])) # (!GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & ((\kbd|WideOr13~11_combout )))

	.dataa(\kbd|r [0]),
	.datab(gnd),
	.datac(\kbd|WideOr13~11_combout ),
	.datad(\kbd|Decoder2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\kbd|r [0]),
	.cout());
// synopsys translate_off
defparam \kbd|r[0] .lut_mask = 16'hAAF0;
defparam \kbd|r[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N16
cycloneive_lcell_comb \kbd|WideOr7~2 (
// Equation(s):
// \kbd|WideOr7~2_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [4]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & 
// ((\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & !\kbd|kbd|Keyboard_Mapper|ScanCode [4])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [4])))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr7~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~2 .lut_mask = 16'hA324;
defparam \kbd|WideOr7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N6
cycloneive_lcell_comb \kbd|WideOr7~1 (
// Equation(s):
// \kbd|WideOr7~1_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & !\kbd|kbd|Keyboard_Mapper|ScanCode [4])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr7~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~1 .lut_mask = 16'h0080;
defparam \kbd|WideOr7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N2
cycloneive_lcell_comb \kbd|WideOr7~3 (
// Equation(s):
// \kbd|WideOr7~3_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((\kbd|WideOr7~1_combout ) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [1] & \kbd|WideOr7~2_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|WideOr7~2_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datad(\kbd|WideOr7~1_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr7~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~3 .lut_mask = 16'hF080;
defparam \kbd|WideOr7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
cycloneive_lcell_comb \kbd|WideOr7~4 (
// Equation(s):
// \kbd|WideOr7~4_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [4])))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr7~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~4 .lut_mask = 16'hD080;
defparam \kbd|WideOr7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N4
cycloneive_lcell_comb \kbd|WideOr7~5 (
// Equation(s):
// \kbd|WideOr7~5_combout  = (\kbd|WideOr7~3_combout ) # ((\kbd|WideOr7~0_combout  & ((\kbd|kbd|Keyboard_Mapper|ScanCode [0]) # (\kbd|WideOr7~4_combout ))))

	.dataa(\kbd|WideOr7~0_combout ),
	.datab(\kbd|WideOr7~3_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datad(\kbd|WideOr7~4_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr7~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~5 .lut_mask = 16'hEEEC;
defparam \kbd|WideOr7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N12
cycloneive_lcell_comb \kbd|WideOr7~6 (
// Equation(s):
// \kbd|WideOr7~6_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] $ (!\kbd|kbd|Keyboard_Mapper|ScanCode [4])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] $ (!\kbd|kbd|Keyboard_Mapper|ScanCode [6]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|WideOr7~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~6 .lut_mask = 16'h8490;
defparam \kbd|WideOr7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N20
cycloneive_lcell_comb \kbd|WideOr7~7 (
// Equation(s):
// \kbd|WideOr7~7_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [7]) # ((!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & \kbd|WideOr7~6_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [7]),
	.datad(\kbd|WideOr7~6_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr7~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~7 .lut_mask = 16'hF1F0;
defparam \kbd|WideOr7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
cycloneive_lcell_comb \kbd|WideOr7~8 (
// Equation(s):
// \kbd|WideOr7~8_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [5] & !\kbd|kbd|Keyboard_Mapper|ScanCode [3])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (\kbd|kbd|Keyboard_Mapper|ScanCode [6] $ 
// ((\kbd|kbd|Keyboard_Mapper|ScanCode [5]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr7~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~8 .lut_mask = 16'h0C66;
defparam \kbd|WideOr7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
cycloneive_lcell_comb \kbd|WideOr7~9 (
// Equation(s):
// \kbd|WideOr7~9_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [4] & !\kbd|kbd|Keyboard_Mapper|ScanCode [3])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & 
// ((\kbd|kbd|Keyboard_Mapper|ScanCode [5]) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [4] & \kbd|kbd|Keyboard_Mapper|ScanCode [3]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|WideOr7~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~9 .lut_mask = 16'h5DEA;
defparam \kbd|WideOr7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
cycloneive_lcell_comb \kbd|WideOr7~10 (
// Equation(s):
// \kbd|WideOr7~10_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((!\kbd|WideOr7~9_combout )))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (((!\kbd|WideOr7~8_combout )) # (!\kbd|kbd|Keyboard_Mapper|ScanCode 
// [0])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|WideOr7~8_combout ),
	.datad(\kbd|WideOr7~9_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr7~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~10 .lut_mask = 16'h1537;
defparam \kbd|WideOr7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N6
cycloneive_lcell_comb \kbd|WideOr7~11 (
// Equation(s):
// \kbd|WideOr7~11_combout  = (\kbd|WideOr7~5_combout ) # ((\kbd|WideOr7~7_combout ) # ((\kbd|WideOr7~10_combout  & !\kbd|kbd|Keyboard_Mapper|ScanCode [2])))

	.dataa(\kbd|WideOr7~5_combout ),
	.datab(\kbd|WideOr7~7_combout ),
	.datac(\kbd|WideOr7~10_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr7~11_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr7~11 .lut_mask = 16'hEEFE;
defparam \kbd|WideOr7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N18
cycloneive_lcell_comb \kbd|r[3] (
// Equation(s):
// \kbd|r [3] = (GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & (\kbd|r [3])) # (!GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & ((\kbd|WideOr7~11_combout )))

	.dataa(gnd),
	.datab(\kbd|r [3]),
	.datac(\kbd|WideOr7~11_combout ),
	.datad(\kbd|Decoder2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\kbd|r [3]),
	.cout());
// synopsys translate_off
defparam \kbd|r[3] .lut_mask = 16'hCCF0;
defparam \kbd|r[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N4
cycloneive_lcell_comb \kbd|WideOr11~4 (
// Equation(s):
// \kbd|WideOr11~4_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & \kbd|kbd|Keyboard_Mapper|ScanCode [6]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & 
// (((\kbd|kbd|Keyboard_Mapper|ScanCode [1] & !\kbd|kbd|Keyboard_Mapper|ScanCode [6]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr11~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~4 .lut_mask = 16'h0830;
defparam \kbd|WideOr11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N16
cycloneive_lcell_comb \kbd|WideOr11~0 (
// Equation(s):
// \kbd|WideOr11~0_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [2]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & \kbd|kbd|Keyboard_Mapper|ScanCode [6])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~0 .lut_mask = 16'h1808;
defparam \kbd|WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
cycloneive_lcell_comb \kbd|WideOr11~2 (
// Equation(s):
// \kbd|WideOr11~2_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & \kbd|kbd|Keyboard_Mapper|ScanCode [6]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & ((!\kbd|kbd|Keyboard_Mapper|ScanCode [6]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr11~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~2 .lut_mask = 16'h1850;
defparam \kbd|WideOr11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
cycloneive_lcell_comb \kbd|WideOr11~1 (
// Equation(s):
// \kbd|WideOr11~1_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & !\kbd|kbd|Keyboard_Mapper|ScanCode [6]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (\kbd|kbd|Keyboard_Mapper|ScanCode [1] $ (\kbd|kbd|Keyboard_Mapper|ScanCode [0]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr11~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~1 .lut_mask = 16'h0610;
defparam \kbd|WideOr11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
cycloneive_lcell_comb \kbd|WideOr11~3 (
// Equation(s):
// \kbd|WideOr11~3_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [5]) # (!\kbd|WideOr11~1_combout )))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (!\kbd|WideOr11~2_combout  & ((!\kbd|kbd|Keyboard_Mapper|ScanCode 
// [5]))))

	.dataa(\kbd|WideOr11~2_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|WideOr11~1_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|WideOr11~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~3 .lut_mask = 16'hCC1D;
defparam \kbd|WideOr11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N30
cycloneive_lcell_comb \kbd|WideOr11~5 (
// Equation(s):
// \kbd|WideOr11~5_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [5] & ((\kbd|WideOr11~3_combout  & (!\kbd|WideOr11~4_combout )) # (!\kbd|WideOr11~3_combout  & ((!\kbd|WideOr11~0_combout ))))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & 
// (((\kbd|WideOr11~3_combout ))))

	.dataa(\kbd|WideOr11~4_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datac(\kbd|WideOr11~0_combout ),
	.datad(\kbd|WideOr11~3_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr11~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~5 .lut_mask = 16'h770C;
defparam \kbd|WideOr11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N4
cycloneive_lcell_comb \kbd|WideOr11~6 (
// Equation(s):
// \kbd|WideOr11~6_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [1] & ((!\kbd|kbd|Keyboard_Mapper|ScanCode [2]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & 
// \kbd|kbd|Keyboard_Mapper|ScanCode [2]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr11~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~6 .lut_mask = 16'h0150;
defparam \kbd|WideOr11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N24
cycloneive_lcell_comb \kbd|WideOr11~8 (
// Equation(s):
// \kbd|WideOr11~8_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & !\kbd|kbd|Keyboard_Mapper|ScanCode [2])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [4] $ (\kbd|kbd|Keyboard_Mapper|ScanCode [2]))))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|kbd|Keyboard_Mapper|ScanCode [2] $ (((\kbd|kbd|Keyboard_Mapper|ScanCode [1] & \kbd|kbd|Keyboard_Mapper|ScanCode [4])))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr11~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~8 .lut_mask = 16'h1768;
defparam \kbd|WideOr11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N20
cycloneive_lcell_comb \kbd|WideOr11~7 (
// Equation(s):
// \kbd|WideOr11~7_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (((!\kbd|kbd|Keyboard_Mapper|ScanCode [2])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & 
// !\kbd|kbd|Keyboard_Mapper|ScanCode [2])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [2])))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|WideOr11~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~7 .lut_mask = 16'h11EA;
defparam \kbd|WideOr11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N28
cycloneive_lcell_comb \kbd|WideOr11~9 (
// Equation(s):
// \kbd|WideOr11~9_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (((\kbd|kbd|Keyboard_Mapper|ScanCode [6]) # (!\kbd|WideOr11~7_combout )))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [5] & (!\kbd|WideOr11~8_combout  & ((!\kbd|kbd|Keyboard_Mapper|ScanCode 
// [6]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datab(\kbd|WideOr11~8_combout ),
	.datac(\kbd|WideOr11~7_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.cin(gnd),
	.combout(\kbd|WideOr11~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~9 .lut_mask = 16'hAA1B;
defparam \kbd|WideOr11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N0
cycloneive_lcell_comb \kbd|WideOr11~10 (
// Equation(s):
// \kbd|WideOr11~10_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [2]) # (\kbd|kbd|Keyboard_Mapper|ScanCode [4])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [0]) # (\kbd|kbd|Keyboard_Mapper|ScanCode [2]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.cin(gnd),
	.combout(\kbd|WideOr11~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~10 .lut_mask = 16'h7620;
defparam \kbd|WideOr11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N26
cycloneive_lcell_comb \kbd|WideOr11~11 (
// Equation(s):
// \kbd|WideOr11~11_combout  = (\kbd|WideOr11~9_combout  & (((!\kbd|WideOr11~10_combout ) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [6])))) # (!\kbd|WideOr11~9_combout  & (!\kbd|WideOr11~6_combout  & (\kbd|kbd|Keyboard_Mapper|ScanCode [6])))

	.dataa(\kbd|WideOr11~6_combout ),
	.datab(\kbd|WideOr11~9_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datad(\kbd|WideOr11~10_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr11~11_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~11 .lut_mask = 16'h1CDC;
defparam \kbd|WideOr11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N4
cycloneive_lcell_comb \kbd|WideOr11~12 (
// Equation(s):
// \kbd|WideOr11~12_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [7]) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (\kbd|WideOr11~5_combout )) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & ((\kbd|WideOr11~11_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [7]),
	.datab(\kbd|WideOr11~5_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|WideOr11~11_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr11~12_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr11~12 .lut_mask = 16'hEFEA;
defparam \kbd|WideOr11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N22
cycloneive_lcell_comb \kbd|r[1] (
// Equation(s):
// \kbd|r [1] = (GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & (\kbd|r [1])) # (!GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & ((\kbd|WideOr11~12_combout )))

	.dataa(\kbd|r [1]),
	.datab(gnd),
	.datac(\kbd|WideOr11~12_combout ),
	.datad(\kbd|Decoder2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\kbd|r [1]),
	.cout());
// synopsys translate_off
defparam \kbd|r[1] .lut_mask = 16'hAAF0;
defparam \kbd|r[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
cycloneive_lcell_comb \kbd|WideOr9~6 (
// Equation(s):
// \kbd|WideOr9~6_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [4]) # ((!\kbd|kbd|Keyboard_Mapper|ScanCode [0]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [1])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & 
// ((\kbd|kbd|Keyboard_Mapper|ScanCode [1] $ (!\kbd|kbd|Keyboard_Mapper|ScanCode [0])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.cin(gnd),
	.combout(\kbd|WideOr9~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr9~6 .lut_mask = 16'hDBBF;
defparam \kbd|WideOr9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
cycloneive_lcell_comb \kbd|WideOr9~7 (
// Equation(s):
// \kbd|WideOr9~7_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [1] $ (!\kbd|kbd|Keyboard_Mapper|ScanCode [6])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (((!\kbd|kbd|Keyboard_Mapper|ScanCode [6]) # 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [1])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.cin(gnd),
	.combout(\kbd|WideOr9~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr9~7 .lut_mask = 16'hC37F;
defparam \kbd|WideOr9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
cycloneive_lcell_comb \kbd|WideOr9~8 (
// Equation(s):
// \kbd|WideOr9~8_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((!\kbd|kbd|Keyboard_Mapper|ScanCode [5]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [5]) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(gnd),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|WideOr9~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr9~8 .lut_mask = 16'h55BB;
defparam \kbd|WideOr9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
cycloneive_lcell_comb \kbd|WideOr9~9 (
// Equation(s):
// \kbd|WideOr9~9_combout  = (\kbd|WideOr9~6_combout  & ((\kbd|kbd|Keyboard_Mapper|ScanCode [5]) # ((\kbd|WideOr9~7_combout ) # (!\kbd|WideOr9~8_combout )))) # (!\kbd|WideOr9~6_combout  & (((\kbd|WideOr9~8_combout ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.datab(\kbd|WideOr9~6_combout ),
	.datac(\kbd|WideOr9~7_combout ),
	.datad(\kbd|WideOr9~8_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr9~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr9~9 .lut_mask = 16'hFBCC;
defparam \kbd|WideOr9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
cycloneive_lcell_comb \kbd|WideOr9~4 (
// Equation(s):
// \kbd|WideOr9~4_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1]) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [4] & ((!\kbd|kbd|Keyboard_Mapper|ScanCode [5]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [6]) # 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [5]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|WideOr9~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr9~4 .lut_mask = 16'hF3FE;
defparam \kbd|WideOr9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
cycloneive_lcell_comb \kbd|WideOr9~0 (
// Equation(s):
// \kbd|WideOr9~0_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [4]) # (\kbd|kbd|Keyboard_Mapper|ScanCode [1] $ (!\kbd|kbd|Keyboard_Mapper|ScanCode [5])))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [4]) # (\kbd|kbd|Keyboard_Mapper|ScanCode [5]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr9~0 .lut_mask = 16'hAD8E;
defparam \kbd|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
cycloneive_lcell_comb \kbd|WideOr9~1 (
// Equation(s):
// \kbd|WideOr9~1_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [1]) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & \kbd|kbd|Keyboard_Mapper|ScanCode [5])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [4])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|WideOr9~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr9~1 .lut_mask = 16'hF6F4;
defparam \kbd|WideOr9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
cycloneive_lcell_comb \kbd|WideOr9~2 (
// Equation(s):
// \kbd|WideOr9~2_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [4] & ((!\kbd|kbd|Keyboard_Mapper|ScanCode [5]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [1])))) # 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (((!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & \kbd|kbd|Keyboard_Mapper|ScanCode [5]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|WideOr9~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr9~2 .lut_mask = 16'h078A;
defparam \kbd|WideOr9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
cycloneive_lcell_comb \kbd|WideOr9~3 (
// Equation(s):
// \kbd|WideOr9~3_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (\kbd|kbd|Keyboard_Mapper|ScanCode [0])) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & ((\kbd|kbd|Keyboard_Mapper|ScanCode [0] & (\kbd|WideOr9~1_combout )) # 
// (!\kbd|kbd|Keyboard_Mapper|ScanCode [0] & ((\kbd|WideOr9~2_combout )))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datac(\kbd|WideOr9~1_combout ),
	.datad(\kbd|WideOr9~2_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr9~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr9~3 .lut_mask = 16'hD9C8;
defparam \kbd|WideOr9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
cycloneive_lcell_comb \kbd|WideOr9~5 (
// Equation(s):
// \kbd|WideOr9~5_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & ((\kbd|WideOr9~3_combout  & (\kbd|WideOr9~4_combout )) # (!\kbd|WideOr9~3_combout  & ((\kbd|WideOr9~0_combout ))))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & (((\kbd|WideOr9~3_combout 
// ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datab(\kbd|WideOr9~4_combout ),
	.datac(\kbd|WideOr9~0_combout ),
	.datad(\kbd|WideOr9~3_combout ),
	.cin(gnd),
	.combout(\kbd|WideOr9~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr9~5 .lut_mask = 16'hDDA0;
defparam \kbd|WideOr9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
cycloneive_lcell_comb \kbd|WideOr9~10 (
// Equation(s):
// \kbd|WideOr9~10_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [7]) # ((\kbd|kbd|Keyboard_Mapper|ScanCode [2] & ((\kbd|WideOr9~5_combout ))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & (\kbd|WideOr9~9_combout )))

	.dataa(\kbd|WideOr9~9_combout ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datac(\kbd|WideOr9~5_combout ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [7]),
	.cin(gnd),
	.combout(\kbd|WideOr9~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr9~10 .lut_mask = 16'hFFE2;
defparam \kbd|WideOr9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N20
cycloneive_lcell_comb \kbd|r[2] (
// Equation(s):
// \kbd|r [2] = (GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & ((\kbd|r [2]))) # (!GLOBAL(\kbd|Decoder2~1clkctrl_outclk ) & (\kbd|WideOr9~10_combout ))

	.dataa(gnd),
	.datab(\kbd|WideOr9~10_combout ),
	.datac(\kbd|r [2]),
	.datad(\kbd|Decoder2~1clkctrl_outclk ),
	.cin(gnd),
	.combout(\kbd|r [2]),
	.cout());
// synopsys translate_off
defparam \kbd|r[2] .lut_mask = 16'hF0CC;
defparam \kbd|r[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N16
cycloneive_lcell_comb \kbd|always2~0 (
// Equation(s):
// \kbd|always2~0_combout  = (((!\kbd|r [2]) # (!\kbd|r [1])) # (!\kbd|r [3])) # (!\kbd|r [0])

	.dataa(\kbd|r [0]),
	.datab(\kbd|r [3]),
	.datac(\kbd|r [1]),
	.datad(\kbd|r [2]),
	.cin(gnd),
	.combout(\kbd|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|always2~0 .lut_mask = 16'h7FFF;
defparam \kbd|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N2
cycloneive_lcell_comb \kbd|Decoder0~6 (
// Equation(s):
// \kbd|Decoder0~6_combout  = (\kbd|r [1] & (!\kbd|r [0] & (!\kbd|r [3] & \kbd|r [2])))

	.dataa(\kbd|r [1]),
	.datab(\kbd|r [0]),
	.datac(\kbd|r [3]),
	.datad(\kbd|r [2]),
	.cin(gnd),
	.combout(\kbd|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder0~6 .lut_mask = 16'h0200;
defparam \kbd|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N24
cycloneive_lcell_comb \kbd|keymatrix[6][1]~17 (
// Equation(s):
// \kbd|keymatrix[6][1]~17_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [8] & (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|always2~0_combout  & \kbd|Decoder0~6_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datab(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datac(\kbd|always2~0_combout ),
	.datad(\kbd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[6][1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[6][1]~17 .lut_mask = 16'h4000;
defparam \kbd|keymatrix[6][1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N6
cycloneive_lcell_comb \kbd|keymatrix[6][2]~18 (
// Equation(s):
// \kbd|keymatrix[6][2]~18_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|always2~0_combout  & \kbd|Decoder0~6_combout ))

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datac(\kbd|always2~0_combout ),
	.datad(\kbd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[6][2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[6][2]~18 .lut_mask = 16'hC000;
defparam \kbd|keymatrix[6][2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N10
cycloneive_lcell_comb \kbd|keymatrix[6][6]~48 (
// Equation(s):
// \kbd|keymatrix[6][6]~48_combout  = (\kbd|Decoder1~3_combout  & ((\kbd|keymatrix[6][1]~17_combout ) # ((\kbd|keymatrix[6][6]~q  & !\kbd|keymatrix[6][2]~18_combout )))) # (!\kbd|Decoder1~3_combout  & (((\kbd|keymatrix[6][6]~q ))))

	.dataa(\kbd|Decoder1~3_combout ),
	.datab(\kbd|keymatrix[6][1]~17_combout ),
	.datac(\kbd|keymatrix[6][6]~q ),
	.datad(\kbd|keymatrix[6][2]~18_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[6][6]~48_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[6][6]~48 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[6][6]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N11
dffeas \kbd|keymatrix[6][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[6][6]~48_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[6][6] .is_wysiwyg = "true";
defparam \kbd|keymatrix[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N8
cycloneive_lcell_comb \kbd|Decoder0~7 (
// Equation(s):
// \kbd|Decoder0~7_combout  = (\kbd|r [0] & (!\kbd|r [3] & (\kbd|r [1] & \kbd|r [2])))

	.dataa(\kbd|r [0]),
	.datab(\kbd|r [3]),
	.datac(\kbd|r [1]),
	.datad(\kbd|r [2]),
	.cin(gnd),
	.combout(\kbd|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder0~7 .lut_mask = 16'h2000;
defparam \kbd|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N18
cycloneive_lcell_comb \kbd|keymatrix[7][2]~21 (
// Equation(s):
// \kbd|keymatrix[7][2]~21_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|Decoder0~7_combout  & \kbd|always2~0_combout ))

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datac(\kbd|Decoder0~7_combout ),
	.datad(\kbd|always2~0_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[7][2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[7][2]~21 .lut_mask = 16'hC000;
defparam \kbd|keymatrix[7][2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N4
cycloneive_lcell_comb \kbd|keymatrix[7][1]~20 (
// Equation(s):
// \kbd|keymatrix[7][1]~20_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [8] & (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|Decoder0~7_combout  & \kbd|always2~0_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datab(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datac(\kbd|Decoder0~7_combout ),
	.datad(\kbd|always2~0_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[7][1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[7][1]~20 .lut_mask = 16'h4000;
defparam \kbd|keymatrix[7][1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N6
cycloneive_lcell_comb \kbd|keymatrix[7][6]~47 (
// Equation(s):
// \kbd|keymatrix[7][6]~47_combout  = (\kbd|Decoder1~3_combout  & ((\kbd|keymatrix[7][1]~20_combout ) # ((!\kbd|keymatrix[7][2]~21_combout  & \kbd|keymatrix[7][6]~q )))) # (!\kbd|Decoder1~3_combout  & (((\kbd|keymatrix[7][6]~q ))))

	.dataa(\kbd|Decoder1~3_combout ),
	.datab(\kbd|keymatrix[7][2]~21_combout ),
	.datac(\kbd|keymatrix[7][6]~q ),
	.datad(\kbd|keymatrix[7][1]~20_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[7][6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[7][6]~47 .lut_mask = 16'hFA70;
defparam \kbd|keymatrix[7][6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N7
dffeas \kbd|keymatrix[7][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[7][6]~47_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[7][6] .is_wysiwyg = "true";
defparam \kbd|keymatrix[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneive_lcell_comb \kbd|odata[6]~13 (
// Equation(s):
// \kbd|odata[6]~13_combout  = (\ppa1|opa [7] & ((\kbd|keymatrix[7][6]~q ) # ((\ppa1|opa [6] & \kbd|keymatrix[6][6]~q )))) # (!\ppa1|opa [7] & (\ppa1|opa [6] & (\kbd|keymatrix[6][6]~q )))

	.dataa(\ppa1|opa [7]),
	.datab(\ppa1|opa [6]),
	.datac(\kbd|keymatrix[6][6]~q ),
	.datad(\kbd|keymatrix[7][6]~q ),
	.cin(gnd),
	.combout(\kbd|odata[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[6]~13 .lut_mask = 16'hEAC0;
defparam \kbd|odata[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N28
cycloneive_lcell_comb \CPU|odata~96 (
// Equation(s):
// \CPU|odata~96_combout  = (\CPU|odata~27_combout  & ((\CPU|PC [11]) # ((\CPU|odata~28_combout )))) # (!\CPU|odata~27_combout  & (((!\CPU|odata~28_combout  & \CPU|W [3]))))

	.dataa(\CPU|odata~27_combout ),
	.datab(\CPU|PC [11]),
	.datac(\CPU|odata~28_combout ),
	.datad(\CPU|W [3]),
	.cin(gnd),
	.combout(\CPU|odata~96_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~96 .lut_mask = 16'hADA8;
defparam \CPU|odata~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N30
cycloneive_lcell_comb \CPU|odata~97 (
// Equation(s):
// \CPU|odata~97_combout  = (\CPU|odata~96_combout  & (((\CPU|H [3]) # (!\CPU|odata~28_combout )))) # (!\CPU|odata~96_combout  & (\CPU|L [3] & (\CPU|odata~28_combout )))

	.dataa(\CPU|L [3]),
	.datab(\CPU|odata~96_combout ),
	.datac(\CPU|odata~28_combout ),
	.datad(\CPU|H [3]),
	.cin(gnd),
	.combout(\CPU|odata~97_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~97 .lut_mask = 16'hEC2C;
defparam \CPU|odata~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N16
cycloneive_lcell_comb \CPU|Selector108~0 (
// Equation(s):
// \CPU|Selector108~0_combout  = (\CPU|call~q  & ((\CPU|PC [3]))) # (!\CPU|call~q  & (\CPU|Z [3]))

	.dataa(\CPU|call~q ),
	.datab(\CPU|Z [3]),
	.datac(\CPU|PC [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector108~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector108~0 .lut_mask = 16'hE4E4;
defparam \CPU|Selector108~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N26
cycloneive_lcell_comb \CPU|Selector108~1 (
// Equation(s):
// \CPU|Selector108~1_combout  = (\CPU|state.001~q  & ((\CPU|odata~32_combout  & (\CPU|odata~97_combout )) # (!\CPU|odata~32_combout  & ((\CPU|Selector108~0_combout )))))

	.dataa(\CPU|odata~97_combout ),
	.datab(\CPU|Selector108~0_combout ),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|odata~32_combout ),
	.cin(gnd),
	.combout(\CPU|Selector108~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector108~1 .lut_mask = 16'hA0C0;
defparam \CPU|Selector108~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N30
cycloneive_lcell_comb \CPU|Selector108~2 (
// Equation(s):
// \CPU|Selector108~2_combout  = (\CPU|Selector108~1_combout ) # ((\CPU|odata [3] & \CPU|odata~18_combout ))

	.dataa(gnd),
	.datab(\CPU|odata [3]),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|Selector108~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector108~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector108~2 .lut_mask = 16'hFFC0;
defparam \CPU|Selector108~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N0
cycloneive_lcell_comb \CPU|odata[1]~71 (
// Equation(s):
// \CPU|odata[1]~71_combout  = (\CPU|M5~q ) # ((!\CPU|M7~q  & ((\CPU|M11~q ) # (\CPU|M10~q ))))

	.dataa(\CPU|M11~q ),
	.datab(\CPU|M5~q ),
	.datac(\CPU|M10~q ),
	.datad(\CPU|M7~q ),
	.cin(gnd),
	.combout(\CPU|odata[1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata[1]~71 .lut_mask = 16'hCCFE;
defparam \CPU|odata[1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N22
cycloneive_lcell_comb \CPU|Selector92~0 (
// Equation(s):
// \CPU|Selector92~0_combout  = (\CPU|state.001~q  & ((\CPU|Z1[3]~5_combout ) # ((\CPU|odata [3] & \CPU|odata~18_combout )))) # (!\CPU|state.001~q  & (\CPU|odata [3] & (\CPU|odata~18_combout )))

	.dataa(\CPU|state.001~q ),
	.datab(\CPU|odata [3]),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|Z1[3]~5_combout ),
	.cin(gnd),
	.combout(\CPU|Selector92~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector92~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N18
cycloneive_lcell_comb \CPU|odata[1]~68 (
// Equation(s):
// \CPU|odata[1]~68_combout  = (\CPU|M5~q ) # (\CPU|M7~q )

	.dataa(gnd),
	.datab(\CPU|M5~q ),
	.datac(gnd),
	.datad(\CPU|M7~q ),
	.cin(gnd),
	.combout(\CPU|odata[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata[1]~68 .lut_mask = 16'hFFCC;
defparam \CPU|odata[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N12
cycloneive_lcell_comb \CPU|odata~98 (
// Equation(s):
// \CPU|odata~98_combout  = (\CPU|odata[1]~68_combout  & (\CPU|A [3])) # (!\CPU|odata[1]~68_combout  & ((\CPU|M15~q  & ((\CPU|L [3]))) # (!\CPU|M15~q  & (\CPU|A [3]))))

	.dataa(\CPU|A [3]),
	.datab(\CPU|odata[1]~68_combout ),
	.datac(\CPU|L [3]),
	.datad(\CPU|M15~q ),
	.cin(gnd),
	.combout(\CPU|odata~98_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~98 .lut_mask = 16'hB8AA;
defparam \CPU|odata~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N10
cycloneive_lcell_comb \CPU|odata~99 (
// Equation(s):
// \CPU|odata~99_combout  = (\CPU|odata[1]~68_combout  & (\CPU|odata~98_combout )) # (!\CPU|odata[1]~68_combout  & ((\CPU|M14~q  & (\CPU|odata~98_combout )) # (!\CPU|M14~q  & ((\CPU|H [3])))))

	.dataa(\CPU|odata~98_combout ),
	.datab(\CPU|odata[1]~68_combout ),
	.datac(\CPU|H [3]),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|odata~99_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~99 .lut_mask = 16'hAAB8;
defparam \CPU|odata~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N24
cycloneive_lcell_comb \CPU|odata~100 (
// Equation(s):
// \CPU|odata~100_combout  = (\CPU|state.001~q  & ((\CPU|odata~99_combout ) # ((\CPU|odata [3] & \CPU|odata~18_combout )))) # (!\CPU|state.001~q  & (\CPU|odata [3] & (\CPU|odata~18_combout )))

	.dataa(\CPU|state.001~q ),
	.datab(\CPU|odata [3]),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|odata~99_combout ),
	.cin(gnd),
	.combout(\CPU|odata~100_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~100 .lut_mask = 16'hEAC0;
defparam \CPU|odata~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N2
cycloneive_lcell_comb \CPU|odata~137 (
// Equation(s):
// \CPU|odata~137_combout  = (\CPU|odata[1]~71_combout  & ((\CPU|M7~q ) # ((\CPU|M5~q )))) # (!\CPU|odata[1]~71_combout  & (((\CPU|odata~100_combout ))))

	.dataa(\CPU|M7~q ),
	.datab(\CPU|M5~q ),
	.datac(\CPU|odata~100_combout ),
	.datad(\CPU|odata[1]~71_combout ),
	.cin(gnd),
	.combout(\CPU|odata~137_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~137 .lut_mask = 16'hEEF0;
defparam \CPU|odata~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N16
cycloneive_lcell_comb \CPU|odata~101 (
// Equation(s):
// \CPU|odata~101_combout  = (\CPU|odata[1]~71_combout  & ((\CPU|odata~137_combout  & ((\CPU|Selector92~0_combout ))) # (!\CPU|odata~137_combout  & (\CPU|Selector108~2_combout )))) # (!\CPU|odata[1]~71_combout  & (((\CPU|odata~137_combout ))))

	.dataa(\CPU|Selector108~2_combout ),
	.datab(\CPU|odata[1]~71_combout ),
	.datac(\CPU|Selector92~0_combout ),
	.datad(\CPU|odata~137_combout ),
	.cin(gnd),
	.combout(\CPU|odata~101_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~101 .lut_mask = 16'hF388;
defparam \CPU|odata~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N30
cycloneive_lcell_comb \CPU|odata~102 (
// Equation(s):
// \CPU|odata~102_combout  = (\CPU|M1n~combout  & (\CPU|wr_n~1_combout  & (\CPU|odata~101_combout  & \CPU|odata~14_combout )))

	.dataa(\CPU|M1n~combout ),
	.datab(\CPU|wr_n~1_combout ),
	.datac(\CPU|odata~101_combout ),
	.datad(\CPU|odata~14_combout ),
	.cin(gnd),
	.combout(\CPU|odata~102_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~102 .lut_mask = 16'h8000;
defparam \CPU|odata~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N8
cycloneive_lcell_comb \CPU|odata~103 (
// Equation(s):
// \CPU|odata~103_combout  = (!\CPU|M1~q  & ((\CPU|odata~102_combout ) # (\CPU|halt~q )))

	.dataa(gnd),
	.datab(\CPU|M1~q ),
	.datac(\CPU|odata~102_combout ),
	.datad(\CPU|halt~q ),
	.cin(gnd),
	.combout(\CPU|odata~103_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~103 .lut_mask = 16'h3330;
defparam \CPU|odata~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N26
cycloneive_lcell_comb \CPU|odata[1]~135 (
// Equation(s):
// \CPU|odata[1]~135_combout  = (\CPU|M6~q ) # ((\CPU|M13~q ) # ((\CPU|M12~q ) # (!\CPU|always3~2_combout )))

	.dataa(\CPU|M6~q ),
	.datab(\CPU|M13~q ),
	.datac(\CPU|always3~2_combout ),
	.datad(\CPU|M12~q ),
	.cin(gnd),
	.combout(\CPU|odata[1]~135_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata[1]~135 .lut_mask = 16'hFFEF;
defparam \CPU|odata[1]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N6
cycloneive_lcell_comb \CPU|odata[1]~76 (
// Equation(s):
// \CPU|odata[1]~76_combout  = (\CPU|always3~4_combout ) # ((!\CPU|state.000~q  & ((\CPU|odata[1]~135_combout ) # (\CPU|odata~15_combout ))))

	.dataa(\CPU|odata[1]~135_combout ),
	.datab(\CPU|odata~15_combout ),
	.datac(\CPU|state.000~q ),
	.datad(\CPU|always3~4_combout ),
	.cin(gnd),
	.combout(\CPU|odata[1]~76_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata[1]~76 .lut_mask = 16'hFF0E;
defparam \CPU|odata[1]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N2
cycloneive_lcell_comb \CPU|odata[1]~77 (
// Equation(s):
// \CPU|odata[1]~77_combout  = (\CPU|always3~2_combout  & (((!\CPU|always3~0_combout  & !\CPU|odata~23_combout )) # (!\CPU|always3~1_combout )))

	.dataa(\CPU|always3~2_combout ),
	.datab(\CPU|always3~1_combout ),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|odata~23_combout ),
	.cin(gnd),
	.combout(\CPU|odata[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata[1]~77 .lut_mask = 16'h222A;
defparam \CPU|odata[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N4
cycloneive_lcell_comb \CPU|odata[1]~78 (
// Equation(s):
// \CPU|odata[1]~78_combout  = (\CPU|M5~q ) # ((!\CPU|M6~q  & ((\CPU|odata[1]~77_combout ) # (\CPU|M7~q ))))

	.dataa(\CPU|M6~q ),
	.datab(\CPU|odata[1]~77_combout ),
	.datac(\CPU|M5~q ),
	.datad(\CPU|M7~q ),
	.cin(gnd),
	.combout(\CPU|odata[1]~78_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata[1]~78 .lut_mask = 16'hF5F4;
defparam \CPU|odata[1]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N12
cycloneive_lcell_comb \CPU|odata[1]~79 (
// Equation(s):
// \CPU|odata[1]~79_combout  = (\cpu_ce2~q  & ((\CPU|odata[1]~76_combout ) # ((\CPU|odata[1]~78_combout  & !\CPU|odata~15_combout ))))

	.dataa(\CPU|odata[1]~76_combout ),
	.datab(\CPU|odata[1]~78_combout ),
	.datac(\cpu_ce2~q ),
	.datad(\CPU|odata~15_combout ),
	.cin(gnd),
	.combout(\CPU|odata[1]~79_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata[1]~79 .lut_mask = 16'hA0E0;
defparam \CPU|odata[1]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N9
dffeas \CPU|odata[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|odata~103_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|odata[1]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|odata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|odata[3] .is_wysiwyg = "true";
defparam \CPU|odata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \ppa1|opa[3]~4 (
// Equation(s):
// \ppa1|opa[3]~4_combout  = !\CPU|odata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|odata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ppa1|opa[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opa[3]~4 .lut_mask = 16'h0F0F;
defparam \ppa1|opa[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N25
dffeas \ppa1|opa[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opa[3]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ppa1|opa[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opa [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opa[3] .is_wysiwyg = "true";
defparam \ppa1|opa[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneive_lcell_comb \ppa1|opa[2]~3 (
// Equation(s):
// \ppa1|opa[2]~3_combout  = !\CPU|odata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|odata [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ppa1|opa[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opa[2]~3 .lut_mask = 16'h0F0F;
defparam \ppa1|opa[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N25
dffeas \ppa1|opa[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opa[2]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ppa1|opa[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opa [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opa[2] .is_wysiwyg = "true";
defparam \ppa1|opa[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneive_lcell_comb \kbd|Decoder0~3 (
// Equation(s):
// \kbd|Decoder0~3_combout  = (!\kbd|r [2] & (\kbd|r [1] & (\kbd|r [0] & !\kbd|r [3])))

	.dataa(\kbd|r [2]),
	.datab(\kbd|r [1]),
	.datac(\kbd|r [0]),
	.datad(\kbd|r [3]),
	.cin(gnd),
	.combout(\kbd|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder0~3 .lut_mask = 16'h0040;
defparam \kbd|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneive_lcell_comb \kbd|keymatrix[3][1]~9 (
// Equation(s):
// \kbd|keymatrix[3][1]~9_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (!\kbd|kbd|Keyboard_Mapper|ScanCode [8] & (\kbd|always2~0_combout  & \kbd|Decoder0~3_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datac(\kbd|always2~0_combout ),
	.datad(\kbd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[3][1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[3][1]~9 .lut_mask = 16'h2000;
defparam \kbd|keymatrix[3][1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
cycloneive_lcell_comb \kbd|keymatrix[3][2]~10 (
// Equation(s):
// \kbd|keymatrix[3][2]~10_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|always2~0_combout  & \kbd|Decoder0~3_combout ))

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datac(\kbd|always2~0_combout ),
	.datad(\kbd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[3][2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[3][2]~10 .lut_mask = 16'hC000;
defparam \kbd|keymatrix[3][2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneive_lcell_comb \kbd|keymatrix[3][6]~43 (
// Equation(s):
// \kbd|keymatrix[3][6]~43_combout  = (\kbd|Decoder1~3_combout  & ((\kbd|keymatrix[3][1]~9_combout ) # ((\kbd|keymatrix[3][6]~q  & !\kbd|keymatrix[3][2]~10_combout )))) # (!\kbd|Decoder1~3_combout  & (((\kbd|keymatrix[3][6]~q ))))

	.dataa(\kbd|Decoder1~3_combout ),
	.datab(\kbd|keymatrix[3][1]~9_combout ),
	.datac(\kbd|keymatrix[3][6]~q ),
	.datad(\kbd|keymatrix[3][2]~10_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[3][6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[3][6]~43 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[3][6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N21
dffeas \kbd|keymatrix[3][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[3][6]~43_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[3][6] .is_wysiwyg = "true";
defparam \kbd|keymatrix[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N30
cycloneive_lcell_comb \kbd|Decoder0~2 (
// Equation(s):
// \kbd|Decoder0~2_combout  = (!\kbd|r [0] & (!\kbd|r [2] & (\kbd|r [1] & !\kbd|r [3])))

	.dataa(\kbd|r [0]),
	.datab(\kbd|r [2]),
	.datac(\kbd|r [1]),
	.datad(\kbd|r [3]),
	.cin(gnd),
	.combout(\kbd|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder0~2 .lut_mask = 16'h0010;
defparam \kbd|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N10
cycloneive_lcell_comb \kbd|keymatrix[2][2]~7 (
// Equation(s):
// \kbd|keymatrix[2][2]~7_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|Decoder0~2_combout  & \kbd|always2~0_combout ))

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datac(\kbd|Decoder0~2_combout ),
	.datad(\kbd|always2~0_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[2][2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[2][2]~7 .lut_mask = 16'hC000;
defparam \kbd|keymatrix[2][2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N0
cycloneive_lcell_comb \kbd|keymatrix[2][1]~6 (
// Equation(s):
// \kbd|keymatrix[2][1]~6_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [8] & (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|Decoder0~2_combout  & \kbd|always2~0_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datab(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datac(\kbd|Decoder0~2_combout ),
	.datad(\kbd|always2~0_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[2][1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[2][1]~6 .lut_mask = 16'h4000;
defparam \kbd|keymatrix[2][1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N8
cycloneive_lcell_comb \kbd|keymatrix[2][6]~44 (
// Equation(s):
// \kbd|keymatrix[2][6]~44_combout  = (\kbd|Decoder1~3_combout  & ((\kbd|keymatrix[2][1]~6_combout ) # ((!\kbd|keymatrix[2][2]~7_combout  & \kbd|keymatrix[2][6]~q )))) # (!\kbd|Decoder1~3_combout  & (((\kbd|keymatrix[2][6]~q ))))

	.dataa(\kbd|keymatrix[2][2]~7_combout ),
	.datab(\kbd|Decoder1~3_combout ),
	.datac(\kbd|keymatrix[2][6]~q ),
	.datad(\kbd|keymatrix[2][1]~6_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[2][6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[2][6]~44 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[2][6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N9
dffeas \kbd|keymatrix[2][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[2][6]~44_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[2][6] .is_wysiwyg = "true";
defparam \kbd|keymatrix[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N16
cycloneive_lcell_comb \kbd|odata[6]~11 (
// Equation(s):
// \kbd|odata[6]~11_combout  = (\ppa1|opa [3] & ((\kbd|keymatrix[3][6]~q ) # ((\ppa1|opa [2] & \kbd|keymatrix[2][6]~q )))) # (!\ppa1|opa [3] & (\ppa1|opa [2] & ((\kbd|keymatrix[2][6]~q ))))

	.dataa(\ppa1|opa [3]),
	.datab(\ppa1|opa [2]),
	.datac(\kbd|keymatrix[3][6]~q ),
	.datad(\kbd|keymatrix[2][6]~q ),
	.cin(gnd),
	.combout(\kbd|odata[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[6]~11 .lut_mask = 16'hECA0;
defparam \kbd|odata[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N30
cycloneive_lcell_comb \CPU|odata~114 (
// Equation(s):
// \CPU|odata~114_combout  = (\CPU|M7~q  & ((\CPU|A [4]) # (!\CPU|state.001~q )))

	.dataa(gnd),
	.datab(\CPU|state.001~q ),
	.datac(\CPU|M7~q ),
	.datad(\CPU|A [4]),
	.cin(gnd),
	.combout(\CPU|odata~114_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~114 .lut_mask = 16'hF030;
defparam \CPU|odata~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N8
cycloneive_lcell_comb \CPU|odata~104 (
// Equation(s):
// \CPU|odata~104_combout  = (\CPU|state.000~q  & \CPU|odata [4])

	.dataa(\CPU|state.000~q ),
	.datab(gnd),
	.datac(\CPU|odata [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|odata~104_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~104 .lut_mask = 16'hA0A0;
defparam \CPU|odata~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N8
cycloneive_lcell_comb \CPU|odata~105 (
// Equation(s):
// \CPU|odata~105_combout  = (\CPU|M14~q  & ((\CPU|M15~q  & (\CPU|L [4])) # (!\CPU|M15~q  & ((\CPU|A [4])))))

	.dataa(\CPU|L [4]),
	.datab(\CPU|A [4]),
	.datac(\CPU|M15~q ),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|odata~105_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~105 .lut_mask = 16'hAC00;
defparam \CPU|odata~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N30
cycloneive_lcell_comb \CPU|odata~106 (
// Equation(s):
// \CPU|odata~106_combout  = (\CPU|odata~20_combout  & ((\CPU|odata~105_combout ) # ((!\CPU|M14~q  & \CPU|H [4]))))

	.dataa(\CPU|M14~q ),
	.datab(\CPU|odata~20_combout ),
	.datac(\CPU|odata~105_combout ),
	.datad(\CPU|H [4]),
	.cin(gnd),
	.combout(\CPU|odata~106_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~106 .lut_mask = 16'hC4C0;
defparam \CPU|odata~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N8
cycloneive_lcell_comb \CPU|odata~107 (
// Equation(s):
// \CPU|odata~107_combout  = (!\CPU|always3~0_combout  & ((\CPU|odata~106_combout ) # ((\CPU|odata [4] & \CPU|odata~23_combout ))))

	.dataa(\CPU|odata [4]),
	.datab(\CPU|odata~106_combout ),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|odata~23_combout ),
	.cin(gnd),
	.combout(\CPU|odata~107_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~107 .lut_mask = 16'h0E0C;
defparam \CPU|odata~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N18
cycloneive_lcell_comb \CPU|odata~108 (
// Equation(s):
// \CPU|odata~108_combout  = (\CPU|always3~1_combout  & ((\CPU|odata~107_combout ) # ((\CPU|odata~104_combout  & \CPU|always3~0_combout ))))

	.dataa(\CPU|odata~104_combout ),
	.datab(\CPU|always3~0_combout ),
	.datac(\CPU|odata~107_combout ),
	.datad(\CPU|always3~1_combout ),
	.cin(gnd),
	.combout(\CPU|odata~108_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~108 .lut_mask = 16'hF800;
defparam \CPU|odata~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N14
cycloneive_lcell_comb \CPU|odata~111 (
// Equation(s):
// \CPU|odata~111_combout  = (\CPU|call~q  & (\CPU|PC [4])) # (!\CPU|call~q  & ((\CPU|Z [4])))

	.dataa(\CPU|PC [4]),
	.datab(gnd),
	.datac(\CPU|Z [4]),
	.datad(\CPU|call~q ),
	.cin(gnd),
	.combout(\CPU|odata~111_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~111 .lut_mask = 16'hAAF0;
defparam \CPU|odata~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N8
cycloneive_lcell_comb \CPU|odata~109 (
// Equation(s):
// \CPU|odata~109_combout  = (\CPU|odata~28_combout  & ((\CPU|L [4]) # ((\CPU|odata~27_combout )))) # (!\CPU|odata~28_combout  & (((\CPU|W [4] & !\CPU|odata~27_combout ))))

	.dataa(\CPU|L [4]),
	.datab(\CPU|odata~28_combout ),
	.datac(\CPU|W [4]),
	.datad(\CPU|odata~27_combout ),
	.cin(gnd),
	.combout(\CPU|odata~109_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~109 .lut_mask = 16'hCCB8;
defparam \CPU|odata~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N2
cycloneive_lcell_comb \CPU|odata~110 (
// Equation(s):
// \CPU|odata~110_combout  = (\CPU|odata~27_combout  & ((\CPU|odata~109_combout  & (\CPU|H [4])) # (!\CPU|odata~109_combout  & ((\CPU|PC [12]))))) # (!\CPU|odata~27_combout  & (((\CPU|odata~109_combout ))))

	.dataa(\CPU|odata~27_combout ),
	.datab(\CPU|H [4]),
	.datac(\CPU|odata~109_combout ),
	.datad(\CPU|PC [12]),
	.cin(gnd),
	.combout(\CPU|odata~110_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~110 .lut_mask = 16'hDAD0;
defparam \CPU|odata~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N20
cycloneive_lcell_comb \CPU|odata~112 (
// Equation(s):
// \CPU|odata~112_combout  = (\CPU|odata~26_combout  & ((\CPU|odata~32_combout  & ((\CPU|odata~110_combout ))) # (!\CPU|odata~32_combout  & (\CPU|odata~111_combout ))))

	.dataa(\CPU|odata~26_combout ),
	.datab(\CPU|odata~32_combout ),
	.datac(\CPU|odata~111_combout ),
	.datad(\CPU|odata~110_combout ),
	.cin(gnd),
	.combout(\CPU|odata~112_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~112 .lut_mask = 16'hA820;
defparam \CPU|odata~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cycloneive_lcell_comb \CPU|odata~113 (
// Equation(s):
// \CPU|odata~113_combout  = (\CPU|odata~108_combout ) # ((\CPU|odata~112_combout ) # ((\CPU|odata~34_combout  & \CPU|odata [4])))

	.dataa(\CPU|odata~34_combout ),
	.datab(\CPU|odata~108_combout ),
	.datac(\CPU|odata [4]),
	.datad(\CPU|odata~112_combout ),
	.cin(gnd),
	.combout(\CPU|odata~113_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~113 .lut_mask = 16'hFFEC;
defparam \CPU|odata~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N10
cycloneive_lcell_comb \CPU|odata~138 (
// Equation(s):
// \CPU|odata~138_combout  = (!\CPU|M9~q  & (!\CPU|M8~q  & (!\CPU|M7~q  & \CPU|odata~113_combout )))

	.dataa(\CPU|M9~q ),
	.datab(\CPU|M8~q ),
	.datac(\CPU|M7~q ),
	.datad(\CPU|odata~113_combout ),
	.cin(gnd),
	.combout(\CPU|odata~138_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~138 .lut_mask = 16'h0100;
defparam \CPU|odata~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N0
cycloneive_lcell_comb \CPU|odata~115 (
// Equation(s):
// \CPU|odata~115_combout  = (\CPU|odata~138_combout ) # ((\CPU|odata~114_combout  & ((\CPU|odata [4]) # (!\CPU|odata~18_combout ))))

	.dataa(\CPU|odata~18_combout ),
	.datab(\CPU|odata~114_combout ),
	.datac(\CPU|odata [4]),
	.datad(\CPU|odata~138_combout ),
	.cin(gnd),
	.combout(\CPU|odata~115_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~115 .lut_mask = 16'hFFC4;
defparam \CPU|odata~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N6
cycloneive_lcell_comb \CPU|odata~116 (
// Equation(s):
// \CPU|odata~116_combout  = (\CPU|M6~q  & (((\CPU|odata~104_combout  & \CPU|odata~17_combout )))) # (!\CPU|M6~q  & ((\CPU|odata~115_combout ) # ((\CPU|odata~104_combout  & \CPU|odata~17_combout ))))

	.dataa(\CPU|M6~q ),
	.datab(\CPU|odata~115_combout ),
	.datac(\CPU|odata~104_combout ),
	.datad(\CPU|odata~17_combout ),
	.cin(gnd),
	.combout(\CPU|odata~116_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~116 .lut_mask = 16'hF444;
defparam \CPU|odata~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N24
cycloneive_lcell_comb \CPU|Selector91~0 (
// Equation(s):
// \CPU|Selector91~0_combout  = (\CPU|odata~18_combout  & ((\CPU|odata [4]) # ((\CPU|state.001~q  & \CPU|Z1[4]~6_combout )))) # (!\CPU|odata~18_combout  & (\CPU|state.001~q  & ((\CPU|Z1[4]~6_combout ))))

	.dataa(\CPU|odata~18_combout ),
	.datab(\CPU|state.001~q ),
	.datac(\CPU|odata [4]),
	.datad(\CPU|Z1[4]~6_combout ),
	.cin(gnd),
	.combout(\CPU|Selector91~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector91~0 .lut_mask = 16'hECA0;
defparam \CPU|Selector91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N26
cycloneive_lcell_comb \CPU|odata[4]~2 (
// Equation(s):
// \CPU|odata[4]~2_combout  = (\CPU|M5~q  & ((\CPU|Selector91~0_combout ))) # (!\CPU|M5~q  & (\CPU|odata~116_combout ))

	.dataa(\CPU|odata~116_combout ),
	.datab(\CPU|M5~q ),
	.datac(gnd),
	.datad(\CPU|Selector91~0_combout ),
	.cin(gnd),
	.combout(\CPU|odata[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata[4]~2 .lut_mask = 16'hEE22;
defparam \CPU|odata[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N27
dffeas \CPU|odata[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|odata[4]~2_combout ),
	.asdata(\CPU|odata~104_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU|always3~4_combout ),
	.sload(\CPU|odata~15_combout ),
	.ena(\cpu_ce2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|odata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|odata[4] .is_wysiwyg = "true";
defparam \CPU|odata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N26
cycloneive_lcell_comb \ppa1|opa[4]~6 (
// Equation(s):
// \ppa1|opa[4]~6_combout  = !\CPU|odata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [4]),
	.cin(gnd),
	.combout(\ppa1|opa[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opa[4]~6 .lut_mask = 16'h00FF;
defparam \ppa1|opa[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N27
dffeas \ppa1|opa[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opa[4]~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ppa1|opa[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opa [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opa[4] .is_wysiwyg = "true";
defparam \ppa1|opa[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N24
cycloneive_lcell_comb \kbd|Decoder0~4 (
// Equation(s):
// \kbd|Decoder0~4_combout  = (!\kbd|r [1] & (!\kbd|r [3] & (\kbd|r [0] & \kbd|r [2])))

	.dataa(\kbd|r [1]),
	.datab(\kbd|r [3]),
	.datac(\kbd|r [0]),
	.datad(\kbd|r [2]),
	.cin(gnd),
	.combout(\kbd|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder0~4 .lut_mask = 16'h1000;
defparam \kbd|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneive_lcell_comb \kbd|keymatrix[5][1]~28 (
// Equation(s):
// \kbd|keymatrix[5][1]~28_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (!\kbd|kbd|Keyboard_Mapper|ScanCode [8] & (\kbd|always2~0_combout  & \kbd|Decoder0~4_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datac(\kbd|always2~0_combout ),
	.datad(\kbd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][1]~28 .lut_mask = 16'h2000;
defparam \kbd|keymatrix[5][1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneive_lcell_comb \kbd|keymatrix[5][2]~29 (
// Equation(s):
// \kbd|keymatrix[5][2]~29_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|always2~0_combout  & \kbd|Decoder0~4_combout ))

	.dataa(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datab(gnd),
	.datac(\kbd|always2~0_combout ),
	.datad(\kbd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][2]~29 .lut_mask = 16'hA000;
defparam \kbd|keymatrix[5][2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N10
cycloneive_lcell_comb \kbd|keymatrix[5][6]~46 (
// Equation(s):
// \kbd|keymatrix[5][6]~46_combout  = (\kbd|Decoder1~3_combout  & ((\kbd|keymatrix[5][1]~28_combout ) # ((\kbd|keymatrix[5][6]~q  & !\kbd|keymatrix[5][2]~29_combout )))) # (!\kbd|Decoder1~3_combout  & (((\kbd|keymatrix[5][6]~q ))))

	.dataa(\kbd|keymatrix[5][1]~28_combout ),
	.datab(\kbd|Decoder1~3_combout ),
	.datac(\kbd|keymatrix[5][6]~q ),
	.datad(\kbd|keymatrix[5][2]~29_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][6]~46 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[5][6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N11
dffeas \kbd|keymatrix[5][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[5][6]~46_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[5][6] .is_wysiwyg = "true";
defparam \kbd|keymatrix[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \ppa1|opa[5]~5 (
// Equation(s):
// \ppa1|opa[5]~5_combout  = !\CPU|odata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [5]),
	.cin(gnd),
	.combout(\ppa1|opa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opa[5]~5 .lut_mask = 16'h00FF;
defparam \ppa1|opa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N3
dffeas \ppa1|opa[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opa[5]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ppa1|opa[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opa [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opa[5] .is_wysiwyg = "true";
defparam \ppa1|opa[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N24
cycloneive_lcell_comb \kbd|Decoder0~5 (
// Equation(s):
// \kbd|Decoder0~5_combout  = (!\kbd|r [0] & (\kbd|r [2] & (!\kbd|r [1] & !\kbd|r [3])))

	.dataa(\kbd|r [0]),
	.datab(\kbd|r [2]),
	.datac(\kbd|r [1]),
	.datad(\kbd|r [3]),
	.cin(gnd),
	.combout(\kbd|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder0~5 .lut_mask = 16'h0004;
defparam \kbd|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N14
cycloneive_lcell_comb \kbd|keymatrix[4][1]~14 (
// Equation(s):
// \kbd|keymatrix[4][1]~14_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|Decoder0~5_combout  & (!\kbd|kbd|Keyboard_Mapper|ScanCode [8] & \kbd|always2~0_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datab(\kbd|Decoder0~5_combout ),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datad(\kbd|always2~0_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[4][1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[4][1]~14 .lut_mask = 16'h0800;
defparam \kbd|keymatrix[4][1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N6
cycloneive_lcell_comb \kbd|keymatrix[4][2]~15 (
// Equation(s):
// \kbd|keymatrix[4][2]~15_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|always2~0_combout  & \kbd|Decoder0~5_combout ))

	.dataa(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datab(gnd),
	.datac(\kbd|always2~0_combout ),
	.datad(\kbd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[4][2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[4][2]~15 .lut_mask = 16'hA000;
defparam \kbd|keymatrix[4][2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N20
cycloneive_lcell_comb \kbd|keymatrix[4][6]~45 (
// Equation(s):
// \kbd|keymatrix[4][6]~45_combout  = (\kbd|Decoder1~3_combout  & ((\kbd|keymatrix[4][1]~14_combout ) # ((\kbd|keymatrix[4][6]~q  & !\kbd|keymatrix[4][2]~15_combout )))) # (!\kbd|Decoder1~3_combout  & (((\kbd|keymatrix[4][6]~q ))))

	.dataa(\kbd|Decoder1~3_combout ),
	.datab(\kbd|keymatrix[4][1]~14_combout ),
	.datac(\kbd|keymatrix[4][6]~q ),
	.datad(\kbd|keymatrix[4][2]~15_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[4][6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[4][6]~45 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[4][6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N21
dffeas \kbd|keymatrix[4][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[4][6]~45_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[4][6] .is_wysiwyg = "true";
defparam \kbd|keymatrix[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N26
cycloneive_lcell_comb \kbd|odata[6]~12 (
// Equation(s):
// \kbd|odata[6]~12_combout  = (\ppa1|opa [4] & ((\kbd|keymatrix[4][6]~q ) # ((\kbd|keymatrix[5][6]~q  & \ppa1|opa [5])))) # (!\ppa1|opa [4] & (\kbd|keymatrix[5][6]~q  & (\ppa1|opa [5])))

	.dataa(\ppa1|opa [4]),
	.datab(\kbd|keymatrix[5][6]~q ),
	.datac(\ppa1|opa [5]),
	.datad(\kbd|keymatrix[4][6]~q ),
	.cin(gnd),
	.combout(\kbd|odata[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[6]~12 .lut_mask = 16'hEAC0;
defparam \kbd|odata[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \ppa1|opa[1]~2 (
// Equation(s):
// \ppa1|opa[1]~2_combout  = !\CPU|odata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [1]),
	.cin(gnd),
	.combout(\ppa1|opa[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opa[1]~2 .lut_mask = 16'h00FF;
defparam \ppa1|opa[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N7
dffeas \ppa1|opa[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opa[1]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ppa1|opa[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opa [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opa[1] .is_wysiwyg = "true";
defparam \ppa1|opa[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N26
cycloneive_lcell_comb \kbd|Decoder0~1 (
// Equation(s):
// \kbd|Decoder0~1_combout  = (\kbd|r [0] & (!\kbd|r [2] & (!\kbd|r [1] & !\kbd|r [3])))

	.dataa(\kbd|r [0]),
	.datab(\kbd|r [2]),
	.datac(\kbd|r [1]),
	.datad(\kbd|r [3]),
	.cin(gnd),
	.combout(\kbd|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder0~1 .lut_mask = 16'h0002;
defparam \kbd|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N28
cycloneive_lcell_comb \kbd|keymatrix[1][2]~4 (
// Equation(s):
// \kbd|keymatrix[1][2]~4_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|Decoder0~1_combout  & \kbd|always2~0_combout ))

	.dataa(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datab(gnd),
	.datac(\kbd|Decoder0~1_combout ),
	.datad(\kbd|always2~0_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[1][2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[1][2]~4 .lut_mask = 16'hA000;
defparam \kbd|keymatrix[1][2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N18
cycloneive_lcell_comb \kbd|keymatrix[1][1]~3 (
// Equation(s):
// \kbd|keymatrix[1][1]~3_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [8] & (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|always2~0_combout  & \kbd|Decoder0~1_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datab(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datac(\kbd|always2~0_combout ),
	.datad(\kbd|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[1][1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[1][1]~3 .lut_mask = 16'h4000;
defparam \kbd|keymatrix[1][1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N4
cycloneive_lcell_comb \kbd|keymatrix[1][6]~41 (
// Equation(s):
// \kbd|keymatrix[1][6]~41_combout  = (\kbd|Decoder1~3_combout  & ((\kbd|keymatrix[1][1]~3_combout ) # ((!\kbd|keymatrix[1][2]~4_combout  & \kbd|keymatrix[1][6]~q )))) # (!\kbd|Decoder1~3_combout  & (((\kbd|keymatrix[1][6]~q ))))

	.dataa(\kbd|keymatrix[1][2]~4_combout ),
	.datab(\kbd|Decoder1~3_combout ),
	.datac(\kbd|keymatrix[1][6]~q ),
	.datad(\kbd|keymatrix[1][1]~3_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[1][6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[1][6]~41 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[1][6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N5
dffeas \kbd|keymatrix[1][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[1][6]~41_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[1][6] .is_wysiwyg = "true";
defparam \kbd|keymatrix[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \ppa1|opa[0]~1 (
// Equation(s):
// \ppa1|opa[0]~1_combout  = !\CPU|odata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [0]),
	.cin(gnd),
	.combout(\ppa1|opa[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opa[0]~1 .lut_mask = 16'h00FF;
defparam \ppa1|opa[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N13
dffeas \ppa1|opa[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opa[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ppa1|opa[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opa [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opa[0] .is_wysiwyg = "true";
defparam \ppa1|opa[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N14
cycloneive_lcell_comb \kbd|Decoder0~0 (
// Equation(s):
// \kbd|Decoder0~0_combout  = (!\kbd|r [2] & (!\kbd|r [3] & (!\kbd|r [0] & !\kbd|r [1])))

	.dataa(\kbd|r [2]),
	.datab(\kbd|r [3]),
	.datac(\kbd|r [0]),
	.datad(\kbd|r [1]),
	.cin(gnd),
	.combout(\kbd|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder0~0 .lut_mask = 16'h0001;
defparam \kbd|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N12
cycloneive_lcell_comb \kbd|keymatrix[0][1]~0 (
// Equation(s):
// \kbd|keymatrix[0][1]~0_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [8] & (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|Decoder0~0_combout  & \kbd|always2~0_combout )))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datab(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datac(\kbd|Decoder0~0_combout ),
	.datad(\kbd|always2~0_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[0][1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[0][1]~0 .lut_mask = 16'h4000;
defparam \kbd|keymatrix[0][1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N2
cycloneive_lcell_comb \kbd|keymatrix[0][2]~1 (
// Equation(s):
// \kbd|keymatrix[0][2]~1_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & (\kbd|Decoder0~0_combout  & \kbd|always2~0_combout ))

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datac(\kbd|Decoder0~0_combout ),
	.datad(\kbd|always2~0_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[0][2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[0][2]~1 .lut_mask = 16'hC000;
defparam \kbd|keymatrix[0][2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
cycloneive_lcell_comb \kbd|keymatrix[0][6]~42 (
// Equation(s):
// \kbd|keymatrix[0][6]~42_combout  = (\kbd|Decoder1~3_combout  & ((\kbd|keymatrix[0][1]~0_combout ) # ((\kbd|keymatrix[0][6]~q  & !\kbd|keymatrix[0][2]~1_combout )))) # (!\kbd|Decoder1~3_combout  & (((\kbd|keymatrix[0][6]~q ))))

	.dataa(\kbd|keymatrix[0][1]~0_combout ),
	.datab(\kbd|Decoder1~3_combout ),
	.datac(\kbd|keymatrix[0][6]~q ),
	.datad(\kbd|keymatrix[0][2]~1_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[0][6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[0][6]~42 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[0][6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N29
dffeas \kbd|keymatrix[0][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[0][6]~42_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[0][6] .is_wysiwyg = "true";
defparam \kbd|keymatrix[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N2
cycloneive_lcell_comb \kbd|odata[6]~10 (
// Equation(s):
// \kbd|odata[6]~10_combout  = (\ppa1|opa [1] & ((\kbd|keymatrix[1][6]~q ) # ((\ppa1|opa [0] & \kbd|keymatrix[0][6]~q )))) # (!\ppa1|opa [1] & (((\ppa1|opa [0] & \kbd|keymatrix[0][6]~q ))))

	.dataa(\ppa1|opa [1]),
	.datab(\kbd|keymatrix[1][6]~q ),
	.datac(\ppa1|opa [0]),
	.datad(\kbd|keymatrix[0][6]~q ),
	.cin(gnd),
	.combout(\kbd|odata[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[6]~10 .lut_mask = 16'hF888;
defparam \kbd|odata[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N2
cycloneive_lcell_comb \kbd|odata[6]~14 (
// Equation(s):
// \kbd|odata[6]~14_combout  = (\kbd|odata[6]~13_combout ) # ((\kbd|odata[6]~11_combout ) # ((\kbd|odata[6]~12_combout ) # (\kbd|odata[6]~10_combout )))

	.dataa(\kbd|odata[6]~13_combout ),
	.datab(\kbd|odata[6]~11_combout ),
	.datac(\kbd|odata[6]~12_combout ),
	.datad(\kbd|odata[6]~10_combout ),
	.cin(gnd),
	.combout(\kbd|odata[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[6]~14 .lut_mask = 16'hFFFE;
defparam \kbd|odata[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N14
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\Mux1~0_combout  & (((!\Mux3~7_combout ) # (!\kbd|odata[6]~14_combout )))) # (!\Mux1~0_combout  & (!\ppa1|opa [6] & ((\Mux3~7_combout ))))

	.dataa(\Mux1~0_combout ),
	.datab(\ppa1|opa [6]),
	.datac(\kbd|odata[6]~14_combout ),
	.datad(\Mux3~7_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'h1BAA;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N18
cycloneive_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\Mux5~3_combout  & (((\Mux1~1_combout ) # (\Mux5~2_combout )))) # (!\Mux5~3_combout  & (\ramd|odata [6] & ((!\Mux5~2_combout ))))

	.dataa(\Mux5~3_combout ),
	.datab(\ramd|odata [6]),
	.datac(\Mux1~1_combout ),
	.datad(\Mux5~2_combout ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hAAE4;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N8
cycloneive_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\Mux5~2_combout  & ((\Mux1~2_combout  & (\crt|inte~q )) # (!\Mux1~2_combout  & ((\rom|altsyncram_component|auto_generated|q_a [6]))))) # (!\Mux5~2_combout  & (((\Mux1~2_combout ))))

	.dataa(\Mux5~2_combout ),
	.datab(\crt|inte~q ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [6]),
	.datad(\Mux1~2_combout ),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hDDA0;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N24
cycloneive_lcell_comb \CPU|Selector13~2 (
// Equation(s):
// \CPU|Selector13~2_combout  = (\CPU|M10~q ) # ((\Mux1~3_combout  & \CPU|Z[0]~0_combout ))

	.dataa(\Mux1~3_combout ),
	.datab(\CPU|M10~q ),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector13~2 .lut_mask = 16'hECEC;
defparam \CPU|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N26
cycloneive_lcell_comb \CPU|Selector13~1 (
// Equation(s):
// \CPU|Selector13~1_combout  = (\Mux1~3_combout  & (((\CPU|Z[0]~0_combout ) # (\CPU|Mux10~2_combout )))) # (!\Mux1~3_combout  & (\CPU|M10~q ))

	.dataa(\Mux1~3_combout ),
	.datab(\CPU|M10~q ),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(\CPU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\CPU|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector13~1 .lut_mask = 16'hEEE4;
defparam \CPU|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N2
cycloneive_lcell_comb \CPU|Selector2~1 (
// Equation(s):
// \CPU|Selector2~1_combout  = (\Mux5~7_combout  & (((\Mux6~4_combout )))) # (!\Mux5~7_combout  & ((\CPU|M10~q ) # ((!\CPU|Selector2~0_combout  & \Mux6~4_combout ))))

	.dataa(\Mux5~7_combout ),
	.datab(\CPU|Selector2~0_combout ),
	.datac(\CPU|M10~q ),
	.datad(\Mux6~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~1 .lut_mask = 16'hFB50;
defparam \CPU|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N14
cycloneive_lcell_comb \CPU|Selector2~2 (
// Equation(s):
// \CPU|Selector2~2_combout  = (\Mux5~7_combout  & ((\CPU|Selector2~1_combout  & (\CPU|Selector13~2_combout )) # (!\CPU|Selector2~1_combout  & ((\CPU|Selector13~1_combout ))))) # (!\Mux5~7_combout  & (((\CPU|Selector2~1_combout ))))

	.dataa(\Mux5~7_combout ),
	.datab(\CPU|Selector13~2_combout ),
	.datac(\CPU|Selector13~1_combout ),
	.datad(\CPU|Selector2~1_combout ),
	.cin(gnd),
	.combout(\CPU|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector2~2 .lut_mask = 16'hDDA0;
defparam \CPU|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y11_N8
cycloneive_lcell_comb \CPU|M10~3 (
// Equation(s):
// \CPU|M10~3_combout  = (\CPU|M10~1_combout ) # ((\CPU|M10~0_combout  & (\CPU|Selector2~2_combout  & \CPU|M10~2_combout )))

	.dataa(\CPU|M10~0_combout ),
	.datab(\CPU|M10~1_combout ),
	.datac(\CPU|Selector2~2_combout ),
	.datad(\CPU|M10~2_combout ),
	.cin(gnd),
	.combout(\CPU|M10~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M10~3 .lut_mask = 16'hECCC;
defparam \CPU|M10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y11_N9
dffeas \CPU|M10 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M10~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M10 .is_wysiwyg = "true";
defparam \CPU|M10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N10
cycloneive_lcell_comb \CPU|always3~1 (
// Equation(s):
// \CPU|always3~1_combout  = (!\CPU|M10~q  & !\CPU|M11~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|M10~q ),
	.datad(\CPU|M11~q ),
	.cin(gnd),
	.combout(\CPU|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|always3~1 .lut_mask = 16'h000F;
defparam \CPU|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cycloneive_lcell_comb \CPU|odata~50 (
// Equation(s):
// \CPU|odata~50_combout  = (\CPU|always3~1_combout  & ((\CPU|odata~23_combout ) # ((!\CPU|always3~3_combout  & \CPU|odata~18_combout )))) # (!\CPU|always3~1_combout  & (((\CPU|odata~18_combout ))))

	.dataa(\CPU|always3~1_combout ),
	.datab(\CPU|always3~3_combout ),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|odata~23_combout ),
	.cin(gnd),
	.combout(\CPU|odata~50_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~50 .lut_mask = 16'hFA70;
defparam \CPU|odata~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N0
cycloneive_lcell_comb \CPU|odata~43 (
// Equation(s):
// \CPU|odata~43_combout  = (\CPU|M14~q  & ((\CPU|M15~q  & ((\CPU|L [7]))) # (!\CPU|M15~q  & (\CPU|A [7]))))

	.dataa(\CPU|M15~q ),
	.datab(\CPU|A [7]),
	.datac(\CPU|L [7]),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|odata~43_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~43 .lut_mask = 16'hE400;
defparam \CPU|odata~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N2
cycloneive_lcell_comb \CPU|odata~44 (
// Equation(s):
// \CPU|odata~44_combout  = (\CPU|odata~42_combout  & ((\CPU|odata~43_combout ) # ((!\CPU|M14~q  & \CPU|H [7]))))

	.dataa(\CPU|odata~42_combout ),
	.datab(\CPU|M14~q ),
	.datac(\CPU|H [7]),
	.datad(\CPU|odata~43_combout ),
	.cin(gnd),
	.combout(\CPU|odata~44_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~44 .lut_mask = 16'hAA20;
defparam \CPU|odata~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N12
cycloneive_lcell_comb \CPU|odata~47 (
// Equation(s):
// \CPU|odata~47_combout  = (\CPU|call~q  & ((\CPU|PC [7]))) # (!\CPU|call~q  & (\CPU|Z [7]))

	.dataa(\CPU|Z [7]),
	.datab(gnd),
	.datac(\CPU|call~q ),
	.datad(\CPU|PC [7]),
	.cin(gnd),
	.combout(\CPU|odata~47_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~47 .lut_mask = 16'hFA0A;
defparam \CPU|odata~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N30
cycloneive_lcell_comb \CPU|Add8~30 (
// Equation(s):
// \CPU|Add8~30_combout  = \CPU|Add8~29  $ (\CPU|addr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|addr [15]),
	.cin(\CPU|Add8~29 ),
	.combout(\CPU|Add8~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Add8~30 .lut_mask = 16'h0FF0;
defparam \CPU|Add8~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \CPU|PC[15] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[15] .is_wysiwyg = "true";
defparam \CPU|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N16
cycloneive_lcell_comb \CPU|odata~45 (
// Equation(s):
// \CPU|odata~45_combout  = (\CPU|odata~27_combout  & (((\CPU|odata~28_combout ) # (\CPU|PC [15])))) # (!\CPU|odata~27_combout  & (\CPU|W [7] & (!\CPU|odata~28_combout )))

	.dataa(\CPU|odata~27_combout ),
	.datab(\CPU|W [7]),
	.datac(\CPU|odata~28_combout ),
	.datad(\CPU|PC [15]),
	.cin(gnd),
	.combout(\CPU|odata~45_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~45 .lut_mask = 16'hAEA4;
defparam \CPU|odata~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N6
cycloneive_lcell_comb \CPU|odata~46 (
// Equation(s):
// \CPU|odata~46_combout  = (\CPU|odata~28_combout  & ((\CPU|odata~45_combout  & (\CPU|H [7])) # (!\CPU|odata~45_combout  & ((\CPU|L [7]))))) # (!\CPU|odata~28_combout  & (((\CPU|odata~45_combout ))))

	.dataa(\CPU|H [7]),
	.datab(\CPU|odata~28_combout ),
	.datac(\CPU|L [7]),
	.datad(\CPU|odata~45_combout ),
	.cin(gnd),
	.combout(\CPU|odata~46_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~46 .lut_mask = 16'hBBC0;
defparam \CPU|odata~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N18
cycloneive_lcell_comb \CPU|odata~48 (
// Equation(s):
// \CPU|odata~48_combout  = (!\CPU|always3~1_combout  & ((\CPU|odata~32_combout  & ((\CPU|odata~46_combout ))) # (!\CPU|odata~32_combout  & (\CPU|odata~47_combout ))))

	.dataa(\CPU|always3~1_combout ),
	.datab(\CPU|odata~32_combout ),
	.datac(\CPU|odata~47_combout ),
	.datad(\CPU|odata~46_combout ),
	.cin(gnd),
	.combout(\CPU|odata~48_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~48 .lut_mask = 16'h5410;
defparam \CPU|odata~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N0
cycloneive_lcell_comb \CPU|odata~49 (
// Equation(s):
// \CPU|odata~49_combout  = (\CPU|state.001~q  & (\CPU|always3~2_combout  & ((\CPU|odata~44_combout ) # (\CPU|odata~48_combout ))))

	.dataa(\CPU|odata~44_combout ),
	.datab(\CPU|odata~48_combout ),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|always3~2_combout ),
	.cin(gnd),
	.combout(\CPU|odata~49_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~49 .lut_mask = 16'hE000;
defparam \CPU|odata~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N12
cycloneive_lcell_comb \CPU|odata~40 (
// Equation(s):
// \CPU|odata~40_combout  = (\CPU|odata [7]) # (!\CPU|state.000~q )

	.dataa(gnd),
	.datab(\CPU|odata [7]),
	.datac(gnd),
	.datad(\CPU|state.000~q ),
	.cin(gnd),
	.combout(\CPU|odata~40_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~40 .lut_mask = 16'hCCFF;
defparam \CPU|odata~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N28
cycloneive_lcell_comb \CPU|odata~41 (
// Equation(s):
// \CPU|odata~41_combout  = (\CPU|odata~40_combout  & (((\CPU|always3~1_combout  & \CPU|always3~0_combout )) # (!\CPU|always3~2_combout )))

	.dataa(\CPU|always3~2_combout ),
	.datab(\CPU|always3~1_combout ),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|odata~40_combout ),
	.cin(gnd),
	.combout(\CPU|odata~41_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~41 .lut_mask = 16'hD500;
defparam \CPU|odata~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N0
cycloneive_lcell_comb \CPU|odata~51 (
// Equation(s):
// \CPU|odata~51_combout  = (\CPU|odata~49_combout ) # ((\CPU|odata~41_combout ) # ((\CPU|odata~50_combout  & \CPU|odata [7])))

	.dataa(\CPU|odata~50_combout ),
	.datab(\CPU|odata~49_combout ),
	.datac(\CPU|odata [7]),
	.datad(\CPU|odata~41_combout ),
	.cin(gnd),
	.combout(\CPU|odata~51_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~51 .lut_mask = 16'hFFEC;
defparam \CPU|odata~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \CPU|odata~39 (
// Equation(s):
// \CPU|odata~39_combout  = (\CPU|A [7] & ((\CPU|state.001~q ) # ((\CPU|odata [7] & \CPU|odata~18_combout )))) # (!\CPU|A [7] & (\CPU|odata [7] & (\CPU|odata~18_combout )))

	.dataa(\CPU|A [7]),
	.datab(\CPU|odata [7]),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|state.001~q ),
	.cin(gnd),
	.combout(\CPU|odata~39_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~39 .lut_mask = 16'hEAC0;
defparam \CPU|odata~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N14
cycloneive_lcell_comb \CPU|odata~52 (
// Equation(s):
// \CPU|odata~52_combout  = (!\CPU|M6~q  & ((\CPU|M7~q  & ((\CPU|odata~39_combout ))) # (!\CPU|M7~q  & (\CPU|odata~51_combout ))))

	.dataa(\CPU|M7~q ),
	.datab(\CPU|odata~51_combout ),
	.datac(\CPU|M6~q ),
	.datad(\CPU|odata~39_combout ),
	.cin(gnd),
	.combout(\CPU|odata~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~52 .lut_mask = 16'h0E04;
defparam \CPU|odata~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N28
cycloneive_lcell_comb \CPU|odata~38 (
// Equation(s):
// \CPU|odata~38_combout  = (\CPU|Z1[7]~1_combout  & ((\CPU|state.001~q ) # ((\CPU|odata [7] & \CPU|odata~18_combout )))) # (!\CPU|Z1[7]~1_combout  & (\CPU|odata [7] & (\CPU|odata~18_combout )))

	.dataa(\CPU|Z1[7]~1_combout ),
	.datab(\CPU|odata [7]),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|state.001~q ),
	.cin(gnd),
	.combout(\CPU|odata~38_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~38 .lut_mask = 16'hEAC0;
defparam \CPU|odata~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N22
cycloneive_lcell_comb \CPU|odata~54 (
// Equation(s):
// \CPU|odata~54_combout  = (\CPU|M5~q  & (((\CPU|odata~38_combout )))) # (!\CPU|M5~q  & ((\CPU|odata~53_combout ) # ((\CPU|odata~52_combout ))))

	.dataa(\CPU|M5~q ),
	.datab(\CPU|odata~53_combout ),
	.datac(\CPU|odata~52_combout ),
	.datad(\CPU|odata~38_combout ),
	.cin(gnd),
	.combout(\CPU|odata~54_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~54 .lut_mask = 16'hFE54;
defparam \CPU|odata~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N16
cycloneive_lcell_comb \CPU|odata~55 (
// Equation(s):
// \CPU|odata~55_combout  = (\CPU|always3~4_combout ) # ((\CPU|odata~15_combout  & ((\CPU|odata~40_combout ))) # (!\CPU|odata~15_combout  & (\CPU|odata~54_combout )))

	.dataa(\CPU|odata~54_combout ),
	.datab(\CPU|always3~4_combout ),
	.datac(\CPU|odata~15_combout ),
	.datad(\CPU|odata~40_combout ),
	.cin(gnd),
	.combout(\CPU|odata~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~55 .lut_mask = 16'hFECE;
defparam \CPU|odata~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N17
dffeas \CPU|odata[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|odata~55_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_ce2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|odata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|odata[7] .is_wysiwyg = "true";
defparam \CPU|odata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N28
cycloneive_lcell_comb \crt|Mux2~1 (
// Equation(s):
// \crt|Mux2~1_combout  = (\crt|pstate [2]) # ((!\CPU|odata [5] & !\CPU|odata [6]))

	.dataa(gnd),
	.datab(\CPU|odata [5]),
	.datac(\CPU|odata [6]),
	.datad(\crt|pstate [2]),
	.cin(gnd),
	.combout(\crt|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Mux2~1 .lut_mask = 16'hFF03;
defparam \crt|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N18
cycloneive_lcell_comb \crt|Mux2~0 (
// Equation(s):
// \crt|Mux2~0_combout  = (\CPU|odata [5] & ((\CPU|odata [6]) # (\crt|pstate [2]))) # (!\CPU|odata [5] & (\CPU|odata [6] & \crt|pstate [2]))

	.dataa(gnd),
	.datab(\CPU|odata [5]),
	.datac(\CPU|odata [6]),
	.datad(\crt|pstate [2]),
	.cin(gnd),
	.combout(\crt|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Mux2~0 .lut_mask = 16'hFCC0;
defparam \crt|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y13_N12
cycloneive_lcell_comb \crt|pstate[2]~1 (
// Equation(s):
// \crt|pstate[2]~1_combout  = (\CPU|odata [7] & (\crt|Mux2~1_combout )) # (!\CPU|odata [7] & ((\crt|Mux2~0_combout )))

	.dataa(\CPU|odata [7]),
	.datab(\crt|Mux2~1_combout ),
	.datac(gnd),
	.datad(\crt|Mux2~0_combout ),
	.cin(gnd),
	.combout(\crt|pstate[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|pstate[2]~1 .lut_mask = 16'hDD88;
defparam \crt|pstate[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \crt|WideOr1~1 (
// Equation(s):
// \crt|WideOr1~1_combout  = \crt|pstate [0] $ (\crt|pstate [1])

	.dataa(\crt|pstate [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|pstate [1]),
	.cin(gnd),
	.combout(\crt|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|WideOr1~1 .lut_mask = 16'h55AA;
defparam \crt|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \crt|WideOr1~0 (
// Equation(s):
// \crt|WideOr1~0_combout  = (\crt|pstate [0] & !\crt|pstate [1])

	.dataa(\crt|pstate [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|pstate [1]),
	.cin(gnd),
	.combout(\crt|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|WideOr1~0 .lut_mask = 16'h00AA;
defparam \crt|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N0
cycloneive_lcell_comb \crt|pstate[1]~0 (
// Equation(s):
// \crt|pstate[1]~0_combout  = (\crt|pstate [2] & ((\crt|WideOr1~0_combout ))) # (!\crt|pstate [2] & (\crt|WideOr1~1_combout ))

	.dataa(\crt|pstate [2]),
	.datab(\crt|WideOr1~1_combout ),
	.datac(gnd),
	.datad(\crt|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\crt|pstate[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|pstate[1]~0 .lut_mask = 16'hEE44;
defparam \crt|pstate[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \crt|pstate~5 (
// Equation(s):
// \crt|pstate~5_combout  = (\crt|pstate [1] & ((\CPU|odata [6] & ((\CPU|odata [7]) # (!\CPU|odata [5]))) # (!\CPU|odata [6] & (\CPU|odata [5]))))

	.dataa(\CPU|odata [6]),
	.datab(\crt|pstate [1]),
	.datac(\CPU|odata [5]),
	.datad(\CPU|odata [7]),
	.cin(gnd),
	.combout(\crt|pstate~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|pstate~5 .lut_mask = 16'hC848;
defparam \crt|pstate~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N1
dffeas \crt|pstate[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|pstate[1]~0_combout ),
	.asdata(\crt|pstate~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|addr [0]),
	.ena(\crt|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|pstate [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|pstate[1] .is_wysiwyg = "true";
defparam \crt|pstate[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \crt|pstate~2 (
// Equation(s):
// \crt|pstate~2_combout  = (\crt|pstate [0] & (\crt|pstate [2] $ (\crt|pstate [1])))

	.dataa(\crt|pstate [0]),
	.datab(gnd),
	.datac(\crt|pstate [2]),
	.datad(\crt|pstate [1]),
	.cin(gnd),
	.combout(\crt|pstate~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|pstate~2 .lut_mask = 16'h0AA0;
defparam \crt|pstate~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y13_N13
dffeas \crt|pstate[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|pstate[2]~1_combout ),
	.asdata(\crt|pstate~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|addr [0]),
	.ena(\crt|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|pstate [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|pstate[2] .is_wysiwyg = "true";
defparam \crt|pstate[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \crt|init2[3]~2 (
// Equation(s):
// \crt|init2[3]~2_combout  = (!\crt|pstate [2] & \crt|pstate [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\crt|pstate [2]),
	.datad(\crt|pstate [1]),
	.cin(gnd),
	.combout(\crt|init2[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|init2[3]~2 .lut_mask = 16'h0F00;
defparam \crt|init2[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \crt|pstate~3 (
// Equation(s):
// \crt|pstate~3_combout  = (\crt|pstate [0]) # ((\CPU|odata [6] & (\CPU|odata [5] & !\CPU|odata [7])) # (!\CPU|odata [6] & (!\CPU|odata [5])))

	.dataa(\CPU|odata [6]),
	.datab(\CPU|odata [5]),
	.datac(\crt|pstate [0]),
	.datad(\CPU|odata [7]),
	.cin(gnd),
	.combout(\crt|pstate~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|pstate~3 .lut_mask = 16'hF1F9;
defparam \crt|pstate~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \crt|pstate~4 (
// Equation(s):
// \crt|pstate~4_combout  = (\CPU|addr [0] & (((\crt|pstate~3_combout )))) # (!\CPU|addr [0] & (\crt|init2[3]~2_combout  & (!\crt|pstate [0])))

	.dataa(\crt|init2[3]~2_combout ),
	.datab(\CPU|addr [0]),
	.datac(\crt|pstate [0]),
	.datad(\crt|pstate~3_combout ),
	.cin(gnd),
	.combout(\crt|pstate~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|pstate~4 .lut_mask = 16'hCE02;
defparam \crt|pstate~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N31
dffeas \crt|pstate[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|pstate~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|pstate [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|pstate[0] .is_wysiwyg = "true";
defparam \crt|pstate[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N10
cycloneive_lcell_comb \crt|cury[5]~5 (
// Equation(s):
// \crt|cury[5]~5_combout  = (!\crt|exwe_n~q  & (!\CPU|addr [0] & \crt_we_n~combout ))

	.dataa(gnd),
	.datab(\crt|exwe_n~q ),
	.datac(\CPU|addr [0]),
	.datad(\crt_we_n~combout ),
	.cin(gnd),
	.combout(\crt|cury[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|cury[5]~5 .lut_mask = 16'h0300;
defparam \crt|cury[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \crt|err~0 (
// Equation(s):
// \crt|err~0_combout  = (\crt|cury[5]~5_combout  & ((\crt|pstate [0] & (\crt|pstate [1] & \crt|pstate [2])) # (!\crt|pstate [0] & (!\crt|pstate [1] & !\crt|pstate [2]))))

	.dataa(\crt|pstate [0]),
	.datab(\crt|pstate [1]),
	.datac(\crt|pstate [2]),
	.datad(\crt|cury[5]~5_combout ),
	.cin(gnd),
	.combout(\crt|err~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|err~0 .lut_mask = 16'h8100;
defparam \crt|err~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N20
cycloneive_lcell_comb \crt_rd_n~0 (
// Equation(s):
// \crt_rd_n~0_combout  = (((\CPU|addr [13]) # (!\CPU|addr [14])) # (!\CPU|rd_~q )) # (!\CPU|addr [15])

	.dataa(\CPU|addr [15]),
	.datab(\CPU|rd_~q ),
	.datac(\CPU|addr [13]),
	.datad(\CPU|addr [14]),
	.cin(gnd),
	.combout(\crt_rd_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt_rd_n~0 .lut_mask = 16'hF7FF;
defparam \crt_rd_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N21
dffeas \crt|exrd_n (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt_rd_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|exrd_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|exrd_n .is_wysiwyg = "true";
defparam \crt|exrd_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N0
cycloneive_lcell_comb \crt|err~1 (
// Equation(s):
// \crt|err~1_combout  = (\crt|err~0_combout ) # ((\crt|err~q  & ((\crt|exrd_n~q ) # (!\crt_rd_n~0_combout ))))

	.dataa(\crt|err~0_combout ),
	.datab(\crt|exrd_n~q ),
	.datac(\crt|err~q ),
	.datad(\crt_rd_n~0_combout ),
	.cin(gnd),
	.combout(\crt|err~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|err~1 .lut_mask = 16'hEAFA;
defparam \crt|err~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N1
dffeas \crt|err (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|err~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|err~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|err .is_wysiwyg = "true";
defparam \crt|err .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cycloneive_ram_block \rom|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\comb~2_combout ,\CPU|addr [10],\CPU|addr [9],\CPU|addr [8],\CPU|addr [7],\CPU|addr [6],\CPU|addr [5],\CPU|addr [4],\CPU|addr [3],\CPU|addr [2],\CPU|addr [1],\CPU|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .init_file = "./biossd.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "biossd:rom|altsyncram:altsyncram_component|altsyncram_8581:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'hF7482BB0D78F7DE0908B9EBCABF31AFF668C29B0A2E9AA21915570970970970975970945553F53AFFA96A6B63CF76EA3FEDAFFCFF2BEBF3FDA366FCFD0A0F98FCEBF3EC001555D56BC1E8039F4FBC0DF8FDB0EDBF6B8B0C2F7239F0C3088A3082DFF083678BE6C748B8F120F8F2D66EA73900C7E7E262A6CA63F7F99E28F520D445EF0D40138E0F4011DF5380C047DC1436D884F2DED8EBC36082C2C238B8B8313F358FC3E7C7D8D2D2913088B07F91F0FF6787CEFCFC8F0F57C5F97F5F17C5F97E5F977B62F43D3F58FAE7FE38F8ECB182603B76BD55982A70AC2B6AA8A2F40F084F2B02CF822B0B34E40B0A6382D39FAF5E7E3BF9E9C2B0ADAAA28B812EFE1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hF4BBF2FDAD2550CD080D2F1BDC9543B9893B92550C660B0A6302C1C5C35C54F7E7E4D31B19C42C7C7C719D28C402F7AFDFDB1AAE6F4D47B5C64C0D35B575D5CD5DA9DABA2329B9AFA8999B20ABDFD6DBDDBDFF3DFF7713DEC4FDFDE6EF1AF6E398FCD4238A23A23E8262BA28EAAEAF5C78ABD6F2F6F7DD356F1F7F0BCEFDF350F8C7DFF35B0C4F5F7DE774C5BC7DF53DBE4DB9FAF350F966B8C797CF6D1F7FD0F8FF3CDFF8D6DFD5C42F1BB56ED6EF6EAB5A3D1B2AE2F5B4283E2F73CF7F57BCD7F57E42AE3B9DAE7B83D3D5FD7C5FD3E5FD3E4FD3C4F13ABEF1BFDA13C5FAAFBD8B0B9EA6A8EE7AABB5E769A6F4648B59827C30D30D38F3CE38E30F30F34E38;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7AB96EBAA404A4AA099229AA2A82243E25EBA192B0B21B6EB9B66EAAA9AD65A82649259A97E88A472FA3D2CF60B2E22AAAAAD04C02D12A4948C1910964648A44525009409129625BDAA06B99290AB9B966A209E59A0868A3160FFEAE13CBDA6282AE0A9F62669B8E19668C797879398096691AA259A8A799A6BD9B878B258329E18698A5999A109566EDDDDF92C8C86996224C960822E86989059EB79DC6778868A2B6EBBED8AEF88E29E59209ADDDDE68E5824B3639F8E58249CAD6967E321;
defparam \rom|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h694028608AAA89FA8FA8F8998183B649A25F5AC6A784B03B3C1A124286C921385F6460E9F87EDF9685563DB64869B269F68B6016828624A6C067CDAAAD1D07486A010405A28B5A1A9A89961851D31D34797879367A7A7A3498940B161974F0EC3BA9B0A96A503E8709691391F96213026B4E5D3A590E51B64290A5082F3C65680A4E9E9E9E9E9E90026EAAABE29A22222228AF8BCB02410D3044858504401255331494CC516CA97A6E8F55D6755A7FA35697295E1F85F1BA4B074E262E96E024BEE96E0359ADB25928B76ED6ED222DF48B5BA0ADBEBB4A9B25D6E8435985246B44A997AA8A9BEBB5B980D67C9A8A82B96E59B220DB6EC96EAA2A75DD62D6E9A9;
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N22
cycloneive_io_ibuf \SDRAM_DQ[3]~input (
	.i(SDRAM_DQ[3]),
	.ibar(gnd),
	.o(\SDRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[3]~input .bus_hold = "false";
defparam \SDRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N24
cycloneive_lcell_comb \ramd|odata[3]~feeder (
// Equation(s):
// \ramd|odata[3]~feeder_combout  = \SDRAM_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\ramd|odata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|odata[3]~feeder .lut_mask = 16'hFF00;
defparam \ramd|odata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N25
dffeas \ramd|odata[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|odata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ramd|odata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|odata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|odata[3] .is_wysiwyg = "true";
defparam \ramd|odata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N6
cycloneive_lcell_comb \kbd|Decoder1~7 (
// Equation(s):
// \kbd|Decoder1~7_combout  = (\kbd|c [1] & (\kbd|c [0] & !\kbd|c [2]))

	.dataa(\kbd|c [1]),
	.datab(gnd),
	.datac(\kbd|c [0]),
	.datad(\kbd|c [2]),
	.cin(gnd),
	.combout(\kbd|Decoder1~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder1~7 .lut_mask = 16'h00A0;
defparam \kbd|Decoder1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N14
cycloneive_lcell_comb \kbd|keymatrix[7][3]~81 (
// Equation(s):
// \kbd|keymatrix[7][3]~81_combout  = (\kbd|Decoder1~7_combout  & ((\kbd|keymatrix[7][1]~20_combout ) # ((!\kbd|keymatrix[7][2]~21_combout  & \kbd|keymatrix[7][3]~q )))) # (!\kbd|Decoder1~7_combout  & (((\kbd|keymatrix[7][3]~q ))))

	.dataa(\kbd|Decoder1~7_combout ),
	.datab(\kbd|keymatrix[7][2]~21_combout ),
	.datac(\kbd|keymatrix[7][3]~q ),
	.datad(\kbd|keymatrix[7][1]~20_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[7][3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[7][3]~81 .lut_mask = 16'hFA70;
defparam \kbd|keymatrix[7][3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N15
dffeas \kbd|keymatrix[7][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[7][3]~81_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[7][3] .is_wysiwyg = "true";
defparam \kbd|keymatrix[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N16
cycloneive_lcell_comb \kbd|keymatrix[6][3]~82 (
// Equation(s):
// \kbd|keymatrix[6][3]~82_combout  = (\kbd|Decoder1~7_combout  & ((\kbd|keymatrix[6][1]~17_combout ) # ((\kbd|keymatrix[6][3]~q  & !\kbd|keymatrix[6][2]~18_combout )))) # (!\kbd|Decoder1~7_combout  & (((\kbd|keymatrix[6][3]~q ))))

	.dataa(\kbd|Decoder1~7_combout ),
	.datab(\kbd|keymatrix[6][1]~17_combout ),
	.datac(\kbd|keymatrix[6][3]~q ),
	.datad(\kbd|keymatrix[6][2]~18_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[6][3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[6][3]~82 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[6][3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N17
dffeas \kbd|keymatrix[6][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[6][3]~82_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[6][3] .is_wysiwyg = "true";
defparam \kbd|keymatrix[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N10
cycloneive_lcell_comb \kbd|odata[3]~33 (
// Equation(s):
// \kbd|odata[3]~33_combout  = (\kbd|keymatrix[7][3]~q  & ((\ppa1|opa [7]) # ((\ppa1|opa [6] & \kbd|keymatrix[6][3]~q )))) # (!\kbd|keymatrix[7][3]~q  & (\ppa1|opa [6] & ((\kbd|keymatrix[6][3]~q ))))

	.dataa(\kbd|keymatrix[7][3]~q ),
	.datab(\ppa1|opa [6]),
	.datac(\ppa1|opa [7]),
	.datad(\kbd|keymatrix[6][3]~q ),
	.cin(gnd),
	.combout(\kbd|odata[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[3]~33 .lut_mask = 16'hECA0;
defparam \kbd|odata[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N30
cycloneive_lcell_comb \kbd|keymatrix[2][3]~77 (
// Equation(s):
// \kbd|keymatrix[2][3]~77_combout  = (\kbd|Decoder1~7_combout  & ((\kbd|keymatrix[2][1]~6_combout ) # ((!\kbd|keymatrix[2][2]~7_combout  & \kbd|keymatrix[2][3]~q )))) # (!\kbd|Decoder1~7_combout  & (((\kbd|keymatrix[2][3]~q ))))

	.dataa(\kbd|keymatrix[2][2]~7_combout ),
	.datab(\kbd|Decoder1~7_combout ),
	.datac(\kbd|keymatrix[2][3]~q ),
	.datad(\kbd|keymatrix[2][1]~6_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[2][3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[2][3]~77 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[2][3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N31
dffeas \kbd|keymatrix[2][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[2][3]~77_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[2][3] .is_wysiwyg = "true";
defparam \kbd|keymatrix[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
cycloneive_lcell_comb \kbd|keymatrix[3][3]~75 (
// Equation(s):
// \kbd|keymatrix[3][3]~75_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & ((\kbd|Decoder1~7_combout  & (!\kbd|kbd|Keyboard_Mapper|ScanCode [8])) # (!\kbd|Decoder1~7_combout  & ((\kbd|keymatrix[3][3]~q ))))) # (!\kbd|kbd|Keyboard_Mapper|CodeReady~q  & 
// (((\kbd|keymatrix[3][3]~q ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datac(\kbd|keymatrix[3][3]~q ),
	.datad(\kbd|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[3][3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[3][3]~75 .lut_mask = 16'h72F0;
defparam \kbd|keymatrix[3][3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
cycloneive_lcell_comb \kbd|keymatrix[3][3]~76 (
// Equation(s):
// \kbd|keymatrix[3][3]~76_combout  = (\kbd|always2~0_combout  & ((\kbd|Decoder0~3_combout  & ((\kbd|keymatrix[3][3]~75_combout ))) # (!\kbd|Decoder0~3_combout  & (\kbd|keymatrix[3][3]~q )))) # (!\kbd|always2~0_combout  & (((\kbd|keymatrix[3][3]~q ))))

	.dataa(\kbd|always2~0_combout ),
	.datab(\kbd|Decoder0~3_combout ),
	.datac(\kbd|keymatrix[3][3]~q ),
	.datad(\kbd|keymatrix[3][3]~75_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[3][3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[3][3]~76 .lut_mask = 16'hF870;
defparam \kbd|keymatrix[3][3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N29
dffeas \kbd|keymatrix[3][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[3][3]~76_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[3][3] .is_wysiwyg = "true";
defparam \kbd|keymatrix[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
cycloneive_lcell_comb \kbd|odata[3]~31 (
// Equation(s):
// \kbd|odata[3]~31_combout  = (\kbd|keymatrix[2][3]~q  & ((\ppa1|opa [2]) # ((\ppa1|opa [3] & \kbd|keymatrix[3][3]~q )))) # (!\kbd|keymatrix[2][3]~q  & (\ppa1|opa [3] & ((\kbd|keymatrix[3][3]~q ))))

	.dataa(\kbd|keymatrix[2][3]~q ),
	.datab(\ppa1|opa [3]),
	.datac(\ppa1|opa [2]),
	.datad(\kbd|keymatrix[3][3]~q ),
	.cin(gnd),
	.combout(\kbd|odata[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[3]~31 .lut_mask = 16'hECA0;
defparam \kbd|odata[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
cycloneive_lcell_comb \kbd|keymatrix[5][3]~79 (
// Equation(s):
// \kbd|keymatrix[5][3]~79_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & ((\kbd|Decoder1~7_combout  & (!\kbd|kbd|Keyboard_Mapper|ScanCode [8])) # (!\kbd|Decoder1~7_combout  & ((\kbd|keymatrix[5][3]~q ))))) # (!\kbd|kbd|Keyboard_Mapper|CodeReady~q  & 
// (((\kbd|keymatrix[5][3]~q ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datac(\kbd|keymatrix[5][3]~q ),
	.datad(\kbd|Decoder1~7_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][3]~79 .lut_mask = 16'h72F0;
defparam \kbd|keymatrix[5][3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N26
cycloneive_lcell_comb \kbd|keymatrix[5][3]~80 (
// Equation(s):
// \kbd|keymatrix[5][3]~80_combout  = (\kbd|always2~0_combout  & ((\kbd|Decoder0~4_combout  & ((\kbd|keymatrix[5][3]~79_combout ))) # (!\kbd|Decoder0~4_combout  & (\kbd|keymatrix[5][3]~q )))) # (!\kbd|always2~0_combout  & (((\kbd|keymatrix[5][3]~q ))))

	.dataa(\kbd|always2~0_combout ),
	.datab(\kbd|Decoder0~4_combout ),
	.datac(\kbd|keymatrix[5][3]~q ),
	.datad(\kbd|keymatrix[5][3]~79_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][3]~80 .lut_mask = 16'hF870;
defparam \kbd|keymatrix[5][3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N27
dffeas \kbd|keymatrix[5][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[5][3]~80_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[5][3] .is_wysiwyg = "true";
defparam \kbd|keymatrix[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N4
cycloneive_lcell_comb \kbd|keymatrix[4][3]~78 (
// Equation(s):
// \kbd|keymatrix[4][3]~78_combout  = (\kbd|Decoder1~7_combout  & ((\kbd|keymatrix[4][1]~14_combout ) # ((\kbd|keymatrix[4][3]~q  & !\kbd|keymatrix[4][2]~15_combout )))) # (!\kbd|Decoder1~7_combout  & (((\kbd|keymatrix[4][3]~q ))))

	.dataa(\kbd|Decoder1~7_combout ),
	.datab(\kbd|keymatrix[4][1]~14_combout ),
	.datac(\kbd|keymatrix[4][3]~q ),
	.datad(\kbd|keymatrix[4][2]~15_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[4][3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[4][3]~78 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[4][3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N5
dffeas \kbd|keymatrix[4][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[4][3]~78_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[4][3] .is_wysiwyg = "true";
defparam \kbd|keymatrix[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
cycloneive_lcell_comb \kbd|odata[3]~32 (
// Equation(s):
// \kbd|odata[3]~32_combout  = (\kbd|keymatrix[5][3]~q  & ((\ppa1|opa [5]) # ((\ppa1|opa [4] & \kbd|keymatrix[4][3]~q )))) # (!\kbd|keymatrix[5][3]~q  & (((\ppa1|opa [4] & \kbd|keymatrix[4][3]~q ))))

	.dataa(\kbd|keymatrix[5][3]~q ),
	.datab(\ppa1|opa [5]),
	.datac(\ppa1|opa [4]),
	.datad(\kbd|keymatrix[4][3]~q ),
	.cin(gnd),
	.combout(\kbd|odata[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[3]~32 .lut_mask = 16'hF888;
defparam \kbd|odata[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N16
cycloneive_lcell_comb \kbd|keymatrix[0][3]~74 (
// Equation(s):
// \kbd|keymatrix[0][3]~74_combout  = (\kbd|Decoder1~7_combout  & ((\kbd|keymatrix[0][1]~0_combout ) # ((\kbd|keymatrix[0][3]~q  & !\kbd|keymatrix[0][2]~1_combout )))) # (!\kbd|Decoder1~7_combout  & (((\kbd|keymatrix[0][3]~q ))))

	.dataa(\kbd|keymatrix[0][1]~0_combout ),
	.datab(\kbd|Decoder1~7_combout ),
	.datac(\kbd|keymatrix[0][3]~q ),
	.datad(\kbd|keymatrix[0][2]~1_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[0][3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[0][3]~74 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[0][3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N17
dffeas \kbd|keymatrix[0][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[0][3]~74_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[0][3] .is_wysiwyg = "true";
defparam \kbd|keymatrix[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N30
cycloneive_lcell_comb \kbd|keymatrix[1][3]~73 (
// Equation(s):
// \kbd|keymatrix[1][3]~73_combout  = (\kbd|Decoder1~7_combout  & ((\kbd|keymatrix[1][1]~3_combout ) # ((!\kbd|keymatrix[1][2]~4_combout  & \kbd|keymatrix[1][3]~q )))) # (!\kbd|Decoder1~7_combout  & (((\kbd|keymatrix[1][3]~q ))))

	.dataa(\kbd|keymatrix[1][2]~4_combout ),
	.datab(\kbd|Decoder1~7_combout ),
	.datac(\kbd|keymatrix[1][3]~q ),
	.datad(\kbd|keymatrix[1][1]~3_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[1][3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[1][3]~73 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[1][3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N31
dffeas \kbd|keymatrix[1][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[1][3]~73_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[1][3] .is_wysiwyg = "true";
defparam \kbd|keymatrix[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N12
cycloneive_lcell_comb \kbd|odata[3]~30 (
// Equation(s):
// \kbd|odata[3]~30_combout  = (\ppa1|opa [0] & ((\kbd|keymatrix[0][3]~q ) # ((\kbd|keymatrix[1][3]~q  & \ppa1|opa [1])))) # (!\ppa1|opa [0] & (((\kbd|keymatrix[1][3]~q  & \ppa1|opa [1]))))

	.dataa(\ppa1|opa [0]),
	.datab(\kbd|keymatrix[0][3]~q ),
	.datac(\kbd|keymatrix[1][3]~q ),
	.datad(\ppa1|opa [1]),
	.cin(gnd),
	.combout(\kbd|odata[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[3]~30 .lut_mask = 16'hF888;
defparam \kbd|odata[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneive_lcell_comb \kbd|odata[3]~34 (
// Equation(s):
// \kbd|odata[3]~34_combout  = (\kbd|odata[3]~33_combout ) # ((\kbd|odata[3]~31_combout ) # ((\kbd|odata[3]~32_combout ) # (\kbd|odata[3]~30_combout )))

	.dataa(\kbd|odata[3]~33_combout ),
	.datab(\kbd|odata[3]~31_combout ),
	.datac(\kbd|odata[3]~32_combout ),
	.datad(\kbd|odata[3]~30_combout ),
	.cin(gnd),
	.combout(\kbd|odata[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[3]~34 .lut_mask = 16'hFFFE;
defparam \kbd|odata[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N24
cycloneive_lcell_comb \ppa1|Decoder0~0 (
// Equation(s):
// \ppa1|Decoder0~0_combout  = (!\CPU|odata [7] & (!\CPU|odata [3] & (\CPU|addr [0] & \CPU|addr [1])))

	.dataa(\CPU|odata [7]),
	.datab(\CPU|odata [3]),
	.datac(\CPU|addr [0]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\ppa1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|Decoder0~0 .lut_mask = 16'h1000;
defparam \ppa1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N14
cycloneive_lcell_comb \ppa1|Decoder0~2 (
// Equation(s):
// \ppa1|Decoder0~2_combout  = (\CPU|odata [2] & \ppa1|Decoder0~0_combout )

	.dataa(\CPU|odata [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\ppa1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ppa1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|Decoder0~2 .lut_mask = 16'hAA00;
defparam \ppa1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N10
cycloneive_lcell_comb \ppa1|opc~6 (
// Equation(s):
// \ppa1|opc~6_combout  = (\CPU|addr [0] & (!\ppa1|opc [3])) # (!\CPU|addr [0] & ((\CPU|addr [1] & ((\CPU|odata [3]))) # (!\CPU|addr [1] & (!\ppa1|opc [3]))))

	.dataa(\ppa1|opc [3]),
	.datab(\CPU|odata [3]),
	.datac(\CPU|addr [0]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\ppa1|opc~6_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opc~6 .lut_mask = 16'h5C55;
defparam \ppa1|opc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N0
cycloneive_lcell_comb \ppa1|opc~7 (
// Equation(s):
// \ppa1|opc~7_combout  = (\CPU|odata [1] & ((\ppa1|Decoder0~2_combout  & (!\CPU|odata [0])) # (!\ppa1|Decoder0~2_combout  & ((!\ppa1|opc~6_combout ))))) # (!\CPU|odata [1] & (((!\ppa1|opc~6_combout ))))

	.dataa(\CPU|odata [1]),
	.datab(\ppa1|Decoder0~2_combout ),
	.datac(\CPU|odata [0]),
	.datad(\ppa1|opc~6_combout ),
	.cin(gnd),
	.combout(\ppa1|opc~7_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opc~7 .lut_mask = 16'h087F;
defparam \ppa1|opc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N1
dffeas \ppa1|opc[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opc~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ppa1_we_n~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opc[3] .is_wysiwyg = "true";
defparam \ppa1|opc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N8
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\Mux5~1_combout  & (((sddata[2])) # (!\Mux5~0_combout ))) # (!\Mux5~1_combout  & (\Mux5~0_combout  & ((!\ppa1|opc [3]))))

	.dataa(\Mux5~1_combout ),
	.datab(\Mux5~0_combout ),
	.datac(sddata[2]),
	.datad(\ppa1|opc [3]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hA2E6;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N20
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux3~7_combout  & ((\Mux4~0_combout  & ((!\kbd|odata[3]~34_combout ))) # (!\Mux4~0_combout  & (!\ppa1|opa [3])))) # (!\Mux3~7_combout  & (((\Mux4~0_combout ))))

	.dataa(\Mux3~7_combout ),
	.datab(\ppa1|opa [3]),
	.datac(\kbd|odata[3]~34_combout ),
	.datad(\Mux4~0_combout ),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'h5F22;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N6
cycloneive_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\Mux5~3_combout  & (((\Mux4~1_combout ) # (\Mux5~2_combout )))) # (!\Mux5~3_combout  & (\ramd|odata [3] & ((!\Mux5~2_combout ))))

	.dataa(\Mux5~3_combout ),
	.datab(\ramd|odata [3]),
	.datac(\Mux4~1_combout ),
	.datad(\Mux5~2_combout ),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hAAE4;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N28
cycloneive_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\Mux5~2_combout  & ((\Mux4~2_combout  & (\crt|err~q )) # (!\Mux4~2_combout  & ((\rom|altsyncram_component|auto_generated|q_a [3]))))) # (!\Mux5~2_combout  & (((\Mux4~2_combout ))))

	.dataa(\Mux5~2_combout ),
	.datab(\crt|err~q ),
	.datac(\rom|altsyncram_component|auto_generated|q_a [3]),
	.datad(\Mux4~2_combout ),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hDDA0;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cycloneive_lcell_comb \CPU|M6~4 (
// Equation(s):
// \CPU|M6~4_combout  = (\Mux2~3_combout  & (!\Mux5~7_combout  & (\Mux4~3_combout  & \CPU|Decoder2~5_combout )))

	.dataa(\Mux2~3_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\CPU|Decoder2~5_combout ),
	.cin(gnd),
	.combout(\CPU|M6~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M6~4 .lut_mask = 16'h2000;
defparam \CPU|M6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cycloneive_lcell_comb \CPU|M6~2 (
// Equation(s):
// \CPU|M6~2_combout  = (\CPU|M6~q  & (((\CPU|addr~12_combout ) # (!\CPU|jmp~0_combout )) # (!\CPU|addr[5]~16_combout )))

	.dataa(\CPU|M6~q ),
	.datab(\CPU|addr[5]~16_combout ),
	.datac(\CPU|addr~12_combout ),
	.datad(\CPU|jmp~0_combout ),
	.cin(gnd),
	.combout(\CPU|M6~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M6~2 .lut_mask = 16'hA2AA;
defparam \CPU|M6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cycloneive_lcell_comb \CPU|M6~3 (
// Equation(s):
// \CPU|M6~3_combout  = (\CPU|M6~2_combout ) # ((\CPU|M6~4_combout  & (\CPU|jmp~1_combout  & \Mux3~15_combout )))

	.dataa(\CPU|M6~4_combout ),
	.datab(\CPU|jmp~1_combout ),
	.datac(\Mux3~15_combout ),
	.datad(\CPU|M6~2_combout ),
	.cin(gnd),
	.combout(\CPU|M6~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M6~3 .lut_mask = 16'hFF80;
defparam \CPU|M6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \CPU|M6 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M6~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M6 .is_wysiwyg = "true";
defparam \CPU|M6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cycloneive_lcell_comb \CPU|M7~1 (
// Equation(s):
// \CPU|M7~1_combout  = (((\CPU|M6~q ) # (\CPU|M5~q )) # (!\CPU|state.010~q )) # (!\CPU|M17~2_combout )

	.dataa(\CPU|M17~2_combout ),
	.datab(\CPU|state.010~q ),
	.datac(\CPU|M6~q ),
	.datad(\CPU|M5~q ),
	.cin(gnd),
	.combout(\CPU|M7~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M7~1 .lut_mask = 16'hFFF7;
defparam \CPU|M7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \CPU|Selector31~0 (
// Equation(s):
// \CPU|Selector31~0_combout  = (\Mux2~3_combout  & !\Mux4~3_combout )

	.dataa(gnd),
	.datab(\Mux2~3_combout ),
	.datac(gnd),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector31~0 .lut_mask = 16'h00CC;
defparam \CPU|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N28
cycloneive_lcell_comb \CPU|Decoder2~4 (
// Equation(s):
// \CPU|Decoder2~4_combout  = (\Mux6~4_combout  & (!\Mux5~7_combout  & (\CPU|Z[0]~0_combout  & \CPU|Selector4~2_combout )))

	.dataa(\Mux6~4_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(\CPU|Selector4~2_combout ),
	.cin(gnd),
	.combout(\CPU|Decoder2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder2~4 .lut_mask = 16'h2000;
defparam \CPU|Decoder2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \CPU|M7~0 (
// Equation(s):
// \CPU|M7~0_combout  = (\CPU|jmp~1_combout  & (\CPU|Selector31~0_combout  & (\Mux3~15_combout  & \CPU|Decoder2~4_combout )))

	.dataa(\CPU|jmp~1_combout ),
	.datab(\CPU|Selector31~0_combout ),
	.datac(\Mux3~15_combout ),
	.datad(\CPU|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\CPU|M7~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M7~0 .lut_mask = 16'h8000;
defparam \CPU|M7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N14
cycloneive_lcell_comb \CPU|M7~2 (
// Equation(s):
// \CPU|M7~2_combout  = (\CPU|M7~0_combout ) # ((\CPU|M7~q  & ((\CPU|M7~1_combout ) # (\CPU|odata~15_combout ))))

	.dataa(\CPU|M7~1_combout ),
	.datab(\CPU|M7~0_combout ),
	.datac(\CPU|M7~q ),
	.datad(\CPU|odata~15_combout ),
	.cin(gnd),
	.combout(\CPU|M7~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M7~2 .lut_mask = 16'hFCEC;
defparam \CPU|M7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N15
dffeas \CPU|M7 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M7~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M7 .is_wysiwyg = "true";
defparam \CPU|M7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N4
cycloneive_lcell_comb \CPU|FC~9 (
// Equation(s):
// \CPU|FC~9_combout  = (!\CPU|M7~q  & (!\CPU|M6~q  & (\CPU|odata~14_combout  & !\CPU|M5~q )))

	.dataa(\CPU|M7~q ),
	.datab(\CPU|M6~q ),
	.datac(\CPU|odata~14_combout ),
	.datad(\CPU|M5~q ),
	.cin(gnd),
	.combout(\CPU|FC~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FC~9 .lut_mask = 16'h0010;
defparam \CPU|FC~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cycloneive_lcell_comb \CPU|M8~6 (
// Equation(s):
// \CPU|M8~6_combout  = (\CPU|M1n~combout  & (!\CPU|M1~q  & !\CPU|FC~9_combout ))

	.dataa(\CPU|M1n~combout ),
	.datab(\CPU|M1~q ),
	.datac(gnd),
	.datad(\CPU|FC~9_combout ),
	.cin(gnd),
	.combout(\CPU|M8~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M8~6 .lut_mask = 16'h0022;
defparam \CPU|M8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cycloneive_lcell_comb \CPU|M8~9 (
// Equation(s):
// \CPU|M8~9_combout  = (\CPU|M8~5_combout ) # ((\CPU|M8~q  & ((\CPU|M8~6_combout ) # (!\CPU|M8~8_combout ))))

	.dataa(\CPU|M8~6_combout ),
	.datab(\CPU|M8~8_combout ),
	.datac(\CPU|M8~q ),
	.datad(\CPU|M8~5_combout ),
	.cin(gnd),
	.combout(\CPU|M8~9_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M8~9 .lut_mask = 16'hFFB0;
defparam \CPU|M8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \CPU|M8 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M8~9_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M8 .is_wysiwyg = "true";
defparam \CPU|M8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N6
cycloneive_lcell_comb \CPU|always3~2 (
// Equation(s):
// \CPU|always3~2_combout  = (!\CPU|M8~q  & !\CPU|M9~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|M8~q ),
	.datad(\CPU|M9~q ),
	.cin(gnd),
	.combout(\CPU|always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|always3~2 .lut_mask = 16'h000F;
defparam \CPU|always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cycloneive_lcell_comb \CPU|addr[5]~21 (
// Equation(s):
// \CPU|addr[5]~21_combout  = ((!\CPU|addr~12_combout  & ((!\CPU|always3~1_combout ) # (!\CPU|always3~2_combout )))) # (!\CPU|addr[5]~16_combout )

	.dataa(\CPU|addr[5]~16_combout ),
	.datab(\CPU|always3~2_combout ),
	.datac(\CPU|addr~12_combout ),
	.datad(\CPU|always3~1_combout ),
	.cin(gnd),
	.combout(\CPU|addr[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[5]~21 .lut_mask = 16'h575F;
defparam \CPU|addr[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N12
cycloneive_lcell_comb \CPU|addr~29 (
// Equation(s):
// \CPU|addr~29_combout  = (\CPU|addr[5]~21_combout  & (((!\CPU|addr[5]~62_combout )))) # (!\CPU|addr[5]~21_combout  & ((\CPU|addr[5]~62_combout  & (\CPU|Add8~2_combout )) # (!\CPU|addr[5]~62_combout  & ((\CPU|L [1])))))

	.dataa(\CPU|Add8~2_combout ),
	.datab(\CPU|addr[5]~21_combout ),
	.datac(\CPU|L [1]),
	.datad(\CPU|addr[5]~62_combout ),
	.cin(gnd),
	.combout(\CPU|addr~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~29 .lut_mask = 16'h22FC;
defparam \CPU|addr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
cycloneive_lcell_comb \CPU|addr~30 (
// Equation(s):
// \CPU|addr~30_combout  = (\CPU|addr[5]~21_combout  & ((\CPU|addr~29_combout  & (\CPU|PC [1])) # (!\CPU|addr~29_combout  & ((\CPU|SP [1]))))) # (!\CPU|addr[5]~21_combout  & (((\CPU|addr~29_combout ))))

	.dataa(\CPU|PC [1]),
	.datab(\CPU|addr[5]~21_combout ),
	.datac(\CPU|SP [1]),
	.datad(\CPU|addr~29_combout ),
	.cin(gnd),
	.combout(\CPU|addr~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~30 .lut_mask = 16'hBBC0;
defparam \CPU|addr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N8
cycloneive_lcell_comb \CPU|addr~31 (
// Equation(s):
// \CPU|addr~31_combout  = (\CPU|addr[5]~25_combout  & ((\CPU|Z [1]))) # (!\CPU|addr[5]~25_combout  & (\CPU|addr~30_combout ))

	.dataa(gnd),
	.datab(\CPU|addr~30_combout ),
	.datac(\CPU|addr[5]~25_combout ),
	.datad(\CPU|Z [1]),
	.cin(gnd),
	.combout(\CPU|addr~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~31 .lut_mask = 16'hFC0C;
defparam \CPU|addr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y9_N9
dffeas \CPU|addr[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr~31_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[1] .is_wysiwyg = "true";
defparam \CPU|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N6
cycloneive_lcell_comb \Mux3~7 (
// Equation(s):
// \Mux3~7_combout  = (!\CPU|addr [13] & !\CPU|addr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|addr [13]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~7 .lut_mask = 16'h000F;
defparam \Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N18
cycloneive_lcell_comb \ppa1|Equal2~0 (
// Equation(s):
// \ppa1|Equal2~0_combout  = (!\CPU|addr [0] & \CPU|addr [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|addr [0]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\ppa1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|Equal2~0 .lut_mask = 16'h0F00;
defparam \ppa1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N26
cycloneive_lcell_comb \ppa1|opc[0]~0 (
// Equation(s):
// \ppa1|opc[0]~0_combout  = (\ppa1|Equal2~0_combout ) # ((!\CPU|odata [2] & (\ppa1|Decoder0~0_combout  & !\CPU|odata [1])))

	.dataa(\CPU|odata [2]),
	.datab(\ppa1|Decoder0~0_combout ),
	.datac(\CPU|odata [1]),
	.datad(\ppa1|Equal2~0_combout ),
	.cin(gnd),
	.combout(\ppa1|opc[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opc[0]~0 .lut_mask = 16'hFF04;
defparam \ppa1|opc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N20
cycloneive_lcell_comb \ppa1|opc[0]~1 (
// Equation(s):
// \ppa1|opc[0]~1_combout  = (\ppa1|opc[0]~0_combout  & ((\ppa1_we_n~combout  & (!\CPU|odata [0])) # (!\ppa1_we_n~combout  & ((\ppa1|opc [0]))))) # (!\ppa1|opc[0]~0_combout  & (((\ppa1|opc [0]))))

	.dataa(\ppa1|opc[0]~0_combout ),
	.datab(\CPU|odata [0]),
	.datac(\ppa1|opc [0]),
	.datad(\ppa1_we_n~combout ),
	.cin(gnd),
	.combout(\ppa1|opc[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opc[0]~1 .lut_mask = 16'h72F0;
defparam \ppa1|opc[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N21
dffeas \ppa1|opc[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opc[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opc[0] .is_wysiwyg = "true";
defparam \ppa1|opc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N12
cycloneive_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\Mux5~1_combout  & (((\SD_SO~input_o ) # (!\Mux5~0_combout )))) # (!\Mux5~1_combout  & (!\ppa1|opc [0] & ((\Mux5~0_combout ))))

	.dataa(\ppa1|opc [0]),
	.datab(\Mux5~1_combout ),
	.datac(\SD_SO~input_o ),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hD1CC;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
cycloneive_lcell_comb \kbd|Decoder1~2 (
// Equation(s):
// \kbd|Decoder1~2_combout  = (!\kbd|c [2] & (!\kbd|c [0] & !\kbd|c [1]))

	.dataa(\kbd|c [2]),
	.datab(gnd),
	.datac(\kbd|c [0]),
	.datad(\kbd|c [1]),
	.cin(gnd),
	.combout(\kbd|Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder1~2 .lut_mask = 16'h0005;
defparam \kbd|Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N8
cycloneive_lcell_comb \kbd|keymatrix[6][0]~40 (
// Equation(s):
// \kbd|keymatrix[6][0]~40_combout  = (\kbd|Decoder1~2_combout  & ((\kbd|keymatrix[6][1]~17_combout ) # ((\kbd|keymatrix[6][0]~q  & !\kbd|keymatrix[6][2]~18_combout )))) # (!\kbd|Decoder1~2_combout  & (((\kbd|keymatrix[6][0]~q ))))

	.dataa(\kbd|Decoder1~2_combout ),
	.datab(\kbd|keymatrix[6][1]~17_combout ),
	.datac(\kbd|keymatrix[6][0]~q ),
	.datad(\kbd|keymatrix[6][2]~18_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[6][0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[6][0]~40 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[6][0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N9
dffeas \kbd|keymatrix[6][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[6][0]~40_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[6][0] .is_wysiwyg = "true";
defparam \kbd|keymatrix[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N18
cycloneive_lcell_comb \kbd|keymatrix[7][0]~39 (
// Equation(s):
// \kbd|keymatrix[7][0]~39_combout  = (\kbd|Decoder1~2_combout  & ((\kbd|keymatrix[7][1]~20_combout ) # ((\kbd|keymatrix[7][0]~q  & !\kbd|keymatrix[7][2]~21_combout )))) # (!\kbd|Decoder1~2_combout  & (((\kbd|keymatrix[7][0]~q ))))

	.dataa(\kbd|keymatrix[7][1]~20_combout ),
	.datab(\kbd|Decoder1~2_combout ),
	.datac(\kbd|keymatrix[7][0]~q ),
	.datad(\kbd|keymatrix[7][2]~21_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[7][0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[7][0]~39 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[7][0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N19
dffeas \kbd|keymatrix[7][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[7][0]~39_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[7][0] .is_wysiwyg = "true";
defparam \kbd|keymatrix[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N30
cycloneive_lcell_comb \kbd|odata[0]~8 (
// Equation(s):
// \kbd|odata[0]~8_combout  = (\ppa1|opa [7] & ((\kbd|keymatrix[7][0]~q ) # ((\ppa1|opa [6] & \kbd|keymatrix[6][0]~q )))) # (!\ppa1|opa [7] & (\ppa1|opa [6] & (\kbd|keymatrix[6][0]~q )))

	.dataa(\ppa1|opa [7]),
	.datab(\ppa1|opa [6]),
	.datac(\kbd|keymatrix[6][0]~q ),
	.datad(\kbd|keymatrix[7][0]~q ),
	.cin(gnd),
	.combout(\kbd|odata[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[0]~8 .lut_mask = 16'hEAC0;
defparam \kbd|odata[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N22
cycloneive_lcell_comb \kbd|keymatrix[1][0]~33 (
// Equation(s):
// \kbd|keymatrix[1][0]~33_combout  = (\kbd|Decoder1~2_combout  & ((\kbd|keymatrix[1][1]~3_combout ) # ((!\kbd|keymatrix[1][2]~4_combout  & \kbd|keymatrix[1][0]~q )))) # (!\kbd|Decoder1~2_combout  & (((\kbd|keymatrix[1][0]~q ))))

	.dataa(\kbd|keymatrix[1][2]~4_combout ),
	.datab(\kbd|Decoder1~2_combout ),
	.datac(\kbd|keymatrix[1][0]~q ),
	.datad(\kbd|keymatrix[1][1]~3_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[1][0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[1][0]~33 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[1][0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N23
dffeas \kbd|keymatrix[1][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[1][0]~33_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[1][0] .is_wysiwyg = "true";
defparam \kbd|keymatrix[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
cycloneive_lcell_comb \kbd|keymatrix[0][0]~34 (
// Equation(s):
// \kbd|keymatrix[0][0]~34_combout  = (\kbd|Decoder1~2_combout  & ((\kbd|keymatrix[0][1]~0_combout ) # ((\kbd|keymatrix[0][0]~q  & !\kbd|keymatrix[0][2]~1_combout )))) # (!\kbd|Decoder1~2_combout  & (((\kbd|keymatrix[0][0]~q ))))

	.dataa(\kbd|keymatrix[0][1]~0_combout ),
	.datab(\kbd|Decoder1~2_combout ),
	.datac(\kbd|keymatrix[0][0]~q ),
	.datad(\kbd|keymatrix[0][2]~1_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[0][0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[0][0]~34 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[0][0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N23
dffeas \kbd|keymatrix[0][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[0][0]~34_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[0][0] .is_wysiwyg = "true";
defparam \kbd|keymatrix[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N18
cycloneive_lcell_comb \kbd|odata[0]~5 (
// Equation(s):
// \kbd|odata[0]~5_combout  = (\ppa1|opa [0] & ((\kbd|keymatrix[0][0]~q ) # ((\ppa1|opa [1] & \kbd|keymatrix[1][0]~q )))) # (!\ppa1|opa [0] & (\ppa1|opa [1] & (\kbd|keymatrix[1][0]~q )))

	.dataa(\ppa1|opa [0]),
	.datab(\ppa1|opa [1]),
	.datac(\kbd|keymatrix[1][0]~q ),
	.datad(\kbd|keymatrix[0][0]~q ),
	.cin(gnd),
	.combout(\kbd|odata[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[0]~5 .lut_mask = 16'hEAC0;
defparam \kbd|odata[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
cycloneive_lcell_comb \kbd|keymatrix[5][0]~38 (
// Equation(s):
// \kbd|keymatrix[5][0]~38_combout  = (\kbd|Decoder1~2_combout  & ((\kbd|keymatrix[5][1]~28_combout ) # ((\kbd|keymatrix[5][0]~q  & !\kbd|keymatrix[5][2]~29_combout )))) # (!\kbd|Decoder1~2_combout  & (((\kbd|keymatrix[5][0]~q ))))

	.dataa(\kbd|keymatrix[5][1]~28_combout ),
	.datab(\kbd|Decoder1~2_combout ),
	.datac(\kbd|keymatrix[5][0]~q ),
	.datad(\kbd|keymatrix[5][2]~29_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][0]~38 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[5][0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N9
dffeas \kbd|keymatrix[5][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[5][0]~38_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[5][0] .is_wysiwyg = "true";
defparam \kbd|keymatrix[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N16
cycloneive_lcell_comb \kbd|keymatrix[4][0]~37 (
// Equation(s):
// \kbd|keymatrix[4][0]~37_combout  = (\kbd|Decoder1~2_combout  & ((\kbd|keymatrix[4][1]~14_combout ) # ((\kbd|keymatrix[4][0]~q  & !\kbd|keymatrix[4][2]~15_combout )))) # (!\kbd|Decoder1~2_combout  & (((\kbd|keymatrix[4][0]~q ))))

	.dataa(\kbd|Decoder1~2_combout ),
	.datab(\kbd|keymatrix[4][1]~14_combout ),
	.datac(\kbd|keymatrix[4][0]~q ),
	.datad(\kbd|keymatrix[4][2]~15_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[4][0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[4][0]~37 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[4][0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N17
dffeas \kbd|keymatrix[4][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[4][0]~37_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[4][0] .is_wysiwyg = "true";
defparam \kbd|keymatrix[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N10
cycloneive_lcell_comb \kbd|odata[0]~7 (
// Equation(s):
// \kbd|odata[0]~7_combout  = (\kbd|keymatrix[5][0]~q  & ((\ppa1|opa [5]) # ((\ppa1|opa [4] & \kbd|keymatrix[4][0]~q )))) # (!\kbd|keymatrix[5][0]~q  & (((\ppa1|opa [4] & \kbd|keymatrix[4][0]~q ))))

	.dataa(\kbd|keymatrix[5][0]~q ),
	.datab(\ppa1|opa [5]),
	.datac(\ppa1|opa [4]),
	.datad(\kbd|keymatrix[4][0]~q ),
	.cin(gnd),
	.combout(\kbd|odata[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[0]~7 .lut_mask = 16'hF888;
defparam \kbd|odata[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneive_lcell_comb \kbd|keymatrix[3][0]~35 (
// Equation(s):
// \kbd|keymatrix[3][0]~35_combout  = (\kbd|Decoder1~2_combout  & ((\kbd|keymatrix[3][1]~9_combout ) # ((\kbd|keymatrix[3][0]~q  & !\kbd|keymatrix[3][2]~10_combout )))) # (!\kbd|Decoder1~2_combout  & (((\kbd|keymatrix[3][0]~q ))))

	.dataa(\kbd|Decoder1~2_combout ),
	.datab(\kbd|keymatrix[3][1]~9_combout ),
	.datac(\kbd|keymatrix[3][0]~q ),
	.datad(\kbd|keymatrix[3][2]~10_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[3][0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[3][0]~35 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[3][0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N5
dffeas \kbd|keymatrix[3][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[3][0]~35_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[3][0] .is_wysiwyg = "true";
defparam \kbd|keymatrix[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
cycloneive_lcell_comb \kbd|keymatrix[2][0]~36 (
// Equation(s):
// \kbd|keymatrix[2][0]~36_combout  = (\kbd|Decoder1~2_combout  & ((\kbd|keymatrix[2][1]~6_combout ) # ((\kbd|keymatrix[2][0]~q  & !\kbd|keymatrix[2][2]~7_combout )))) # (!\kbd|Decoder1~2_combout  & (((\kbd|keymatrix[2][0]~q ))))

	.dataa(\kbd|keymatrix[2][1]~6_combout ),
	.datab(\kbd|Decoder1~2_combout ),
	.datac(\kbd|keymatrix[2][0]~q ),
	.datad(\kbd|keymatrix[2][2]~7_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[2][0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[2][0]~36 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[2][0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N1
dffeas \kbd|keymatrix[2][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[2][0]~36_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[2][0] .is_wysiwyg = "true";
defparam \kbd|keymatrix[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneive_lcell_comb \kbd|odata[0]~6 (
// Equation(s):
// \kbd|odata[0]~6_combout  = (\ppa1|opa [2] & ((\kbd|keymatrix[2][0]~q ) # ((\ppa1|opa [3] & \kbd|keymatrix[3][0]~q )))) # (!\ppa1|opa [2] & (\ppa1|opa [3] & (\kbd|keymatrix[3][0]~q )))

	.dataa(\ppa1|opa [2]),
	.datab(\ppa1|opa [3]),
	.datac(\kbd|keymatrix[3][0]~q ),
	.datad(\kbd|keymatrix[2][0]~q ),
	.cin(gnd),
	.combout(\kbd|odata[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[0]~6 .lut_mask = 16'hEAC0;
defparam \kbd|odata[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneive_lcell_comb \kbd|odata[0]~9 (
// Equation(s):
// \kbd|odata[0]~9_combout  = (\kbd|odata[0]~8_combout ) # ((\kbd|odata[0]~5_combout ) # ((\kbd|odata[0]~7_combout ) # (\kbd|odata[0]~6_combout )))

	.dataa(\kbd|odata[0]~8_combout ),
	.datab(\kbd|odata[0]~5_combout ),
	.datac(\kbd|odata[0]~7_combout ),
	.datad(\kbd|odata[0]~6_combout ),
	.cin(gnd),
	.combout(\kbd|odata[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[0]~9 .lut_mask = 16'hFFFE;
defparam \kbd|odata[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N26
cycloneive_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\Mux3~7_combout  & ((\Mux7~2_combout  & ((!\kbd|odata[0]~9_combout ))) # (!\Mux7~2_combout  & (!\ppa1|opa [0])))) # (!\Mux3~7_combout  & (((\Mux7~2_combout ))))

	.dataa(\Mux3~7_combout ),
	.datab(\ppa1|opa [0]),
	.datac(\Mux7~2_combout ),
	.datad(\kbd|odata[0]~9_combout ),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'h52F2;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y34_N1
cycloneive_io_ibuf \SDRAM_DQ[0]~input (
	.i(SDRAM_DQ[0]),
	.ibar(gnd),
	.o(\SDRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[0]~input .bus_hold = "false";
defparam \SDRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y13_N23
dffeas \ramd|odata[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ramd|odata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|odata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|odata[0] .is_wysiwyg = "true";
defparam \ramd|odata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N22
cycloneive_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\CPU|addr [15] & (!\CPU|addr [14] & (\Mux7~3_combout ))) # (!\CPU|addr [15] & (((\ramd|odata [0]))))

	.dataa(\CPU|addr [14]),
	.datab(\Mux7~3_combout ),
	.datac(\ramd|odata [0]),
	.datad(\CPU|addr [15]),
	.cin(gnd),
	.combout(\Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = 16'h44F0;
defparam \Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N8
cycloneive_lcell_comb \CPU|Z[0]~0 (
// Equation(s):
// \CPU|Z[0]~0_combout  = (\Mux3~4_combout  & ((\rom|altsyncram_component|auto_generated|q_a [0]))) # (!\Mux3~4_combout  & (\Mux7~4_combout ))

	.dataa(gnd),
	.datab(\Mux3~4_combout ),
	.datac(\Mux7~4_combout ),
	.datad(\rom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\CPU|Z[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[0]~0 .lut_mask = 16'hFC30;
defparam \CPU|Z[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneive_lcell_comb \CPU|Equal3~5 (
// Equation(s):
// \CPU|Equal3~5_combout  = ((\CPU|Z[0]~0_combout ) # ((!\Mux5~7_combout ) # (!\CPU|Equal3~4_combout ))) # (!\Mux6~4_combout )

	.dataa(\Mux6~4_combout ),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\CPU|Equal3~4_combout ),
	.datad(\Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU|Equal3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal3~5 .lut_mask = 16'hDFFF;
defparam \CPU|Equal3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \CPU|Selector1~3 (
// Equation(s):
// \CPU|Selector1~3_combout  = (!\Mux6~4_combout  & \Mux5~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux6~4_combout ),
	.datad(\Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector1~3 .lut_mask = 16'h0F00;
defparam \CPU|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \CPU|read_r~0 (
// Equation(s):
// \CPU|read_r~0_combout  = (\Mux1~3_combout  & (\CPU|Equal3~5_combout )) # (!\Mux1~3_combout  & ((\CPU|Selector1~3_combout )))

	.dataa(\CPU|Equal3~5_combout ),
	.datab(\Mux1~3_combout ),
	.datac(gnd),
	.datad(\CPU|Selector1~3_combout ),
	.cin(gnd),
	.combout(\CPU|read_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|read_r~0 .lut_mask = 16'hBB88;
defparam \CPU|read_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N22
cycloneive_lcell_comb \Mux1~3_wirecell (
// Equation(s):
// \Mux1~3_wirecell_combout  = !\Mux1~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux1~3_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3_wirecell .lut_mask = 16'h00FF;
defparam \Mux1~3_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \CPU|read_r (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|read_r~0_combout ),
	.asdata(\Mux1~3_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|Z[7]~1_combout ),
	.ena(\CPU|T5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|read_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|read_r .is_wysiwyg = "true";
defparam \CPU|read_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y8_N2
cycloneive_lcell_comb \CPU|M5~2 (
// Equation(s):
// \CPU|M5~2_combout  = (!\CPU|read_rp~q  & (\CPU|state.011~q  & (\CPU|always3~5_combout  & !\CPU|always3~6_combout )))

	.dataa(\CPU|read_rp~q ),
	.datab(\CPU|state.011~q ),
	.datac(\CPU|always3~5_combout ),
	.datad(\CPU|always3~6_combout ),
	.cin(gnd),
	.combout(\CPU|M5~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M5~2 .lut_mask = 16'h0040;
defparam \CPU|M5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cycloneive_lcell_comb \CPU|M4~1 (
// Equation(s):
// \CPU|M4~1_combout  = (\CPU|always3~8_combout  & (\CPU|always3~7_combout  & !\CPU|always3~9_combout ))

	.dataa(gnd),
	.datab(\CPU|always3~8_combout ),
	.datac(\CPU|always3~7_combout ),
	.datad(\CPU|always3~9_combout ),
	.cin(gnd),
	.combout(\CPU|M4~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M4~1 .lut_mask = 16'h00C0;
defparam \CPU|M4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N8
cycloneive_lcell_comb \CPU|M4~2 (
// Equation(s):
// \CPU|M4~2_combout  = (\CPU|M17~2_combout  & ((\CPU|addr[5]~16_combout ) # ((\CPU|M5~2_combout  & \CPU|M4~1_combout ))))

	.dataa(\CPU|M5~2_combout ),
	.datab(\CPU|M4~1_combout ),
	.datac(\CPU|M17~2_combout ),
	.datad(\CPU|addr[5]~16_combout ),
	.cin(gnd),
	.combout(\CPU|M4~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M4~2 .lut_mask = 16'hF080;
defparam \CPU|M4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y9_N5
dffeas \CPU|M4 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M4~0_combout ),
	.asdata(\CPU|read_r~q ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|always3~5_combout ),
	.ena(\CPU|M4~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M4 .is_wysiwyg = "true";
defparam \CPU|M4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cycloneive_lcell_comb \CPU|addr[5]~62 (
// Equation(s):
// \CPU|addr[5]~62_combout  = (!\CPU|M5~q  & (\CPU|addr[5]~16_combout  & !\CPU|M4~q ))

	.dataa(\CPU|M5~q ),
	.datab(gnd),
	.datac(\CPU|addr[5]~16_combout ),
	.datad(\CPU|M4~q ),
	.cin(gnd),
	.combout(\CPU|addr[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[5]~62 .lut_mask = 16'h0050;
defparam \CPU|addr[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cycloneive_lcell_comb \CPU|addr[5]~24 (
// Equation(s):
// \CPU|addr[5]~24_combout  = ((\CPU|addr[5]~17_combout  & (\CPU|always3~2_combout  & \CPU|always3~1_combout ))) # (!\CPU|addr[13]~10_combout )

	.dataa(\CPU|addr[13]~10_combout ),
	.datab(\CPU|addr[5]~17_combout ),
	.datac(\CPU|always3~2_combout ),
	.datad(\CPU|always3~1_combout ),
	.cin(gnd),
	.combout(\CPU|addr[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[5]~24 .lut_mask = 16'hD555;
defparam \CPU|addr[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cycloneive_lcell_comb \CPU|addr[5]~25 (
// Equation(s):
// \CPU|addr[5]~25_combout  = (\CPU|addr[5]~62_combout  & ((\CPU|addr[5]~24_combout ) # ((\CPU|always3~5_combout  & \CPU|jmp~q )))) # (!\CPU|addr[5]~62_combout  & (((\CPU|always3~5_combout  & \CPU|jmp~q ))))

	.dataa(\CPU|addr[5]~62_combout ),
	.datab(\CPU|addr[5]~24_combout ),
	.datac(\CPU|always3~5_combout ),
	.datad(\CPU|jmp~q ),
	.cin(gnd),
	.combout(\CPU|addr[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[5]~25 .lut_mask = 16'hF888;
defparam \CPU|addr[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \CPU|PC[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Add8~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|PC[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|PC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|PC[0] .is_wysiwyg = "true";
defparam \CPU|PC[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cycloneive_lcell_comb \CPU|addr~22 (
// Equation(s):
// \CPU|addr~22_combout  = (\CPU|addr[5]~62_combout  & ((\CPU|addr[5]~21_combout  & (\CPU|SP [0])) # (!\CPU|addr[5]~21_combout  & ((\CPU|Add8~0_combout ))))) # (!\CPU|addr[5]~62_combout  & (((\CPU|addr[5]~21_combout ))))

	.dataa(\CPU|addr[5]~62_combout ),
	.datab(\CPU|SP [0]),
	.datac(\CPU|Add8~0_combout ),
	.datad(\CPU|addr[5]~21_combout ),
	.cin(gnd),
	.combout(\CPU|addr~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~22 .lut_mask = 16'hDDA0;
defparam \CPU|addr~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cycloneive_lcell_comb \CPU|addr~23 (
// Equation(s):
// \CPU|addr~23_combout  = (\CPU|addr[5]~62_combout  & (((\CPU|addr~22_combout )))) # (!\CPU|addr[5]~62_combout  & ((\CPU|addr~22_combout  & ((\CPU|PC [0]))) # (!\CPU|addr~22_combout  & (\CPU|L [0]))))

	.dataa(\CPU|L [0]),
	.datab(\CPU|PC [0]),
	.datac(\CPU|addr[5]~62_combout ),
	.datad(\CPU|addr~22_combout ),
	.cin(gnd),
	.combout(\CPU|addr~23_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~23 .lut_mask = 16'hFC0A;
defparam \CPU|addr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cycloneive_lcell_comb \CPU|addr~26 (
// Equation(s):
// \CPU|addr~26_combout  = (\CPU|addr[5]~25_combout  & (\CPU|Z [0])) # (!\CPU|addr[5]~25_combout  & ((\CPU|addr~23_combout )))

	.dataa(\CPU|addr[5]~25_combout ),
	.datab(gnd),
	.datac(\CPU|Z [0]),
	.datad(\CPU|addr~23_combout ),
	.cin(gnd),
	.combout(\CPU|addr~26_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~26 .lut_mask = 16'hF5A0;
defparam \CPU|addr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N27
dffeas \CPU|addr[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[0] .is_wysiwyg = "true";
defparam \CPU|addr[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cycloneive_ram_block \rom|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\comb~2_combout ,\CPU|addr [10],\CPU|addr [9],\CPU|addr [8],\CPU|addr [7],\CPU|addr [6],\CPU|addr [5],\CPU|addr [4],\CPU|addr [3],\CPU|addr [2],\CPU|addr [1],\CPU|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .init_file = "./biossd.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "biossd:rom|altsyncram:altsyncram_component|altsyncram_8581:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'hFBE1A02E8FEBE3BD15523C26549AB428DC53F50014252D40000014050055050054050040011510114419090A3C9777A35768DC8DD8D4F2372D4A7D8DC8D81E8D7E1FB8540050050A1D9F357AE8D5E947E7ED806B7E7AD8205551E7E6081CD4820EDDAE09053CBCF251532B832D1D90650B703C9C9C99490D501C9F343B536B820015EA61417AE0C0058D08681E8430E06742600EA01C473A1AAA06060942436BFFA5533A1EFA32ACA00470063FE33B8C8CECB676632618C9FE3F8FA3E8FE3D8FA7E9FA75C94FEBBFA5332DBE544243F33FF4DFE37BF55EAAD182605111664B25C997C9060876650821521000209FFBAFBB2F94EA52534609814445992E454DB8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hF253BBCCB135581B993B945AE8D560B6455C935580540002097FD9DDBABDDAADFDAFBABB7DAC0BEAEAF7D9A9DC0E8C3A3A3A7D09B22ADCAEAF6408AB6B19AC5AC6B4445595982A35526554183AFD8F8AF8EFD9BB58EABA309FA3A3BD42AD4A50E426AC208209594AA900380275450A2AE6198F8ABFAE38A276FED6639B63BAB06EBE3CBAB2EBCACAE3BB2AB9DBEB8EBB1FF6A3D3BAF8F3882AAEFA69998B8017B9EE3A8EE398E7B9C00BA423908D4D9052352F151488EED8504A8BB1D99E277BB9EE3CC50A8A3F3AB18A2389E67B8E6799EE7B8EE7B8EE794905427E27E8D4392F81823D1C525441072F8F051CBC5442F7209DB2BA68AE9A2CA2FB2EB6EAACA6;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA429E9043A5ACF9002EAB3400400FA33A790E7950EFA7FB50E890C00053FBF400B2CA3172736432714D9C32736D450800053FFA556403CAFFE80C9CCB3B0432724411104EAA8FFAF67BA4F1EB7E53439D453A527414DFED0E000014FA345ECC0FB522AF0445041413BD04191919195009D0426DA7532D0E5145E52D99C44001536AEB42B525363D557573333EA902AEBAD4FA5100CD36AEB4015D7D554154B40443CCB87032D0C0425012B4145173331402B504C9001212B4041263AF488CB3;
defparam \rom|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hAF0099E200005292E92E952CA90B12AC9A672EA4BBA914CA9C6E3262204AAA7A8CA642E67B8E67AB8C6F8E3220B4989E9A2802CA6664119B049966CCC6C0B029C0026666492BEABABEADAEFAE71C71C9919191999191919911180532BBF9D8C67112891AC6B1BE8F0AAB11570AAA333FB98EF1BEF58EF1BE26F1AE39B48A6B428BF6F6F6F2F2F2F000A5555760E9555555583D834A12404411551514405104510051140010662679B662318C63198D9A3467198E6798E343AE18644450ED4026F50ED0122B37423B2E9D508E08A8BFA242382AEE34422928BB8E08C6318C6E3900EAFE826E63452382898C6912208B198E6C8822C8B50BB68E08E358D08E472B;
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N15
cycloneive_io_ibuf \SDRAM_DQ[7]~input (
	.i(SDRAM_DQ[7]),
	.ibar(gnd),
	.o(\SDRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[7]~input .bus_hold = "false";
defparam \SDRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N28
cycloneive_lcell_comb \ramd|odata[7]~feeder (
// Equation(s):
// \ramd|odata[7]~feeder_combout  = \SDRAM_DQ[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[7]~input_o ),
	.cin(gnd),
	.combout(\ramd|odata[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|odata[7]~feeder .lut_mask = 16'hFF00;
defparam \ramd|odata[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N29
dffeas \ramd|odata[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|odata[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ramd|odata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|odata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|odata[7] .is_wysiwyg = "true";
defparam \ramd|odata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
cycloneive_lcell_comb \kbd|Decoder1~4 (
// Equation(s):
// \kbd|Decoder1~4_combout  = (\kbd|c [1] & (\kbd|c [0] & \kbd|c [2]))

	.dataa(\kbd|c [1]),
	.datab(gnd),
	.datac(\kbd|c [0]),
	.datad(\kbd|c [2]),
	.cin(gnd),
	.combout(\kbd|Decoder1~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder1~4 .lut_mask = 16'hA000;
defparam \kbd|Decoder1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
cycloneive_lcell_comb \kbd|keymatrix[5][7]~54 (
// Equation(s):
// \kbd|keymatrix[5][7]~54_combout  = (\kbd|Decoder1~4_combout  & ((\kbd|keymatrix[5][1]~28_combout ) # ((\kbd|keymatrix[5][7]~q  & !\kbd|keymatrix[5][2]~29_combout )))) # (!\kbd|Decoder1~4_combout  & (((\kbd|keymatrix[5][7]~q ))))

	.dataa(\kbd|keymatrix[5][1]~28_combout ),
	.datab(\kbd|Decoder1~4_combout ),
	.datac(\kbd|keymatrix[5][7]~q ),
	.datad(\kbd|keymatrix[5][2]~29_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][7]~54 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[5][7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N5
dffeas \kbd|keymatrix[5][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[5][7]~54_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[5][7] .is_wysiwyg = "true";
defparam \kbd|keymatrix[5][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N8
cycloneive_lcell_comb \kbd|keymatrix[4][7]~53 (
// Equation(s):
// \kbd|keymatrix[4][7]~53_combout  = (\kbd|Decoder1~4_combout  & ((\kbd|keymatrix[4][1]~14_combout ) # ((\kbd|keymatrix[4][7]~q  & !\kbd|keymatrix[4][2]~15_combout )))) # (!\kbd|Decoder1~4_combout  & (((\kbd|keymatrix[4][7]~q ))))

	.dataa(\kbd|Decoder1~4_combout ),
	.datab(\kbd|keymatrix[4][1]~14_combout ),
	.datac(\kbd|keymatrix[4][7]~q ),
	.datad(\kbd|keymatrix[4][2]~15_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[4][7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[4][7]~53 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[4][7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N9
dffeas \kbd|keymatrix[4][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[4][7]~53_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[4][7] .is_wysiwyg = "true";
defparam \kbd|keymatrix[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneive_lcell_comb \kbd|odata[7]~17 (
// Equation(s):
// \kbd|odata[7]~17_combout  = (\ppa1|opa [5] & ((\kbd|keymatrix[5][7]~q ) # ((\ppa1|opa [4] & \kbd|keymatrix[4][7]~q )))) # (!\ppa1|opa [5] & (((\ppa1|opa [4] & \kbd|keymatrix[4][7]~q ))))

	.dataa(\ppa1|opa [5]),
	.datab(\kbd|keymatrix[5][7]~q ),
	.datac(\ppa1|opa [4]),
	.datad(\kbd|keymatrix[4][7]~q ),
	.cin(gnd),
	.combout(\kbd|odata[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[7]~17 .lut_mask = 16'hF888;
defparam \kbd|odata[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N20
cycloneive_lcell_comb \kbd|keymatrix[7][7]~55 (
// Equation(s):
// \kbd|keymatrix[7][7]~55_combout  = (\kbd|Decoder1~4_combout  & ((\kbd|keymatrix[7][1]~20_combout ) # ((\kbd|keymatrix[7][7]~q  & !\kbd|keymatrix[7][2]~21_combout )))) # (!\kbd|Decoder1~4_combout  & (((\kbd|keymatrix[7][7]~q ))))

	.dataa(\kbd|keymatrix[7][1]~20_combout ),
	.datab(\kbd|Decoder1~4_combout ),
	.datac(\kbd|keymatrix[7][7]~q ),
	.datad(\kbd|keymatrix[7][2]~21_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[7][7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[7][7]~55 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[7][7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N21
dffeas \kbd|keymatrix[7][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[7][7]~55_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[7][7] .is_wysiwyg = "true";
defparam \kbd|keymatrix[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N26
cycloneive_lcell_comb \kbd|keymatrix[6][7]~56 (
// Equation(s):
// \kbd|keymatrix[6][7]~56_combout  = (\kbd|Decoder1~4_combout  & ((\kbd|keymatrix[6][1]~17_combout ) # ((!\kbd|keymatrix[6][2]~18_combout  & \kbd|keymatrix[6][7]~q )))) # (!\kbd|Decoder1~4_combout  & (((\kbd|keymatrix[6][7]~q ))))

	.dataa(\kbd|keymatrix[6][2]~18_combout ),
	.datab(\kbd|Decoder1~4_combout ),
	.datac(\kbd|keymatrix[6][7]~q ),
	.datad(\kbd|keymatrix[6][1]~17_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[6][7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[6][7]~56 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[6][7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N27
dffeas \kbd|keymatrix[6][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[6][7]~56_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[6][7] .is_wysiwyg = "true";
defparam \kbd|keymatrix[6][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N0
cycloneive_lcell_comb \kbd|odata[7]~18 (
// Equation(s):
// \kbd|odata[7]~18_combout  = (\ppa1|opa [7] & ((\kbd|keymatrix[7][7]~q ) # ((\ppa1|opa [6] & \kbd|keymatrix[6][7]~q )))) # (!\ppa1|opa [7] & (\ppa1|opa [6] & ((\kbd|keymatrix[6][7]~q ))))

	.dataa(\ppa1|opa [7]),
	.datab(\ppa1|opa [6]),
	.datac(\kbd|keymatrix[7][7]~q ),
	.datad(\kbd|keymatrix[6][7]~q ),
	.cin(gnd),
	.combout(\kbd|odata[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[7]~18 .lut_mask = 16'hECA0;
defparam \kbd|odata[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N0
cycloneive_lcell_comb \kbd|keymatrix[0][7]~50 (
// Equation(s):
// \kbd|keymatrix[0][7]~50_combout  = (\kbd|Decoder1~4_combout  & ((\kbd|keymatrix[0][1]~0_combout ) # ((!\kbd|keymatrix[0][2]~1_combout  & \kbd|keymatrix[0][7]~q )))) # (!\kbd|Decoder1~4_combout  & (((\kbd|keymatrix[0][7]~q ))))

	.dataa(\kbd|Decoder1~4_combout ),
	.datab(\kbd|keymatrix[0][2]~1_combout ),
	.datac(\kbd|keymatrix[0][7]~q ),
	.datad(\kbd|keymatrix[0][1]~0_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[0][7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[0][7]~50 .lut_mask = 16'hFA70;
defparam \kbd|keymatrix[0][7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N1
dffeas \kbd|keymatrix[0][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[0][7]~50_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[0][7] .is_wysiwyg = "true";
defparam \kbd|keymatrix[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N14
cycloneive_lcell_comb \kbd|keymatrix[1][7]~49 (
// Equation(s):
// \kbd|keymatrix[1][7]~49_combout  = (\kbd|Decoder1~4_combout  & ((\kbd|keymatrix[1][1]~3_combout ) # ((!\kbd|keymatrix[1][2]~4_combout  & \kbd|keymatrix[1][7]~q )))) # (!\kbd|Decoder1~4_combout  & (((\kbd|keymatrix[1][7]~q ))))

	.dataa(\kbd|keymatrix[1][2]~4_combout ),
	.datab(\kbd|Decoder1~4_combout ),
	.datac(\kbd|keymatrix[1][7]~q ),
	.datad(\kbd|keymatrix[1][1]~3_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[1][7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[1][7]~49 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[1][7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N15
dffeas \kbd|keymatrix[1][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[1][7]~49_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[1][7] .is_wysiwyg = "true";
defparam \kbd|keymatrix[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneive_lcell_comb \kbd|odata[7]~15 (
// Equation(s):
// \kbd|odata[7]~15_combout  = (\ppa1|opa [0] & ((\kbd|keymatrix[0][7]~q ) # ((\ppa1|opa [1] & \kbd|keymatrix[1][7]~q )))) # (!\ppa1|opa [0] & (((\ppa1|opa [1] & \kbd|keymatrix[1][7]~q ))))

	.dataa(\ppa1|opa [0]),
	.datab(\kbd|keymatrix[0][7]~q ),
	.datac(\ppa1|opa [1]),
	.datad(\kbd|keymatrix[1][7]~q ),
	.cin(gnd),
	.combout(\kbd|odata[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[7]~15 .lut_mask = 16'hF888;
defparam \kbd|odata[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneive_lcell_comb \kbd|keymatrix[3][7]~51 (
// Equation(s):
// \kbd|keymatrix[3][7]~51_combout  = (\kbd|Decoder1~4_combout  & ((\kbd|keymatrix[3][1]~9_combout ) # ((\kbd|keymatrix[3][7]~q  & !\kbd|keymatrix[3][2]~10_combout )))) # (!\kbd|Decoder1~4_combout  & (((\kbd|keymatrix[3][7]~q ))))

	.dataa(\kbd|Decoder1~4_combout ),
	.datab(\kbd|keymatrix[3][1]~9_combout ),
	.datac(\kbd|keymatrix[3][7]~q ),
	.datad(\kbd|keymatrix[3][2]~10_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[3][7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[3][7]~51 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[3][7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N27
dffeas \kbd|keymatrix[3][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[3][7]~51_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[3][7] .is_wysiwyg = "true";
defparam \kbd|keymatrix[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
cycloneive_lcell_comb \kbd|keymatrix[2][7]~52 (
// Equation(s):
// \kbd|keymatrix[2][7]~52_combout  = (\kbd|Decoder1~4_combout  & ((\kbd|keymatrix[2][1]~6_combout ) # ((\kbd|keymatrix[2][7]~q  & !\kbd|keymatrix[2][2]~7_combout )))) # (!\kbd|Decoder1~4_combout  & (((\kbd|keymatrix[2][7]~q ))))

	.dataa(\kbd|keymatrix[2][1]~6_combout ),
	.datab(\kbd|Decoder1~4_combout ),
	.datac(\kbd|keymatrix[2][7]~q ),
	.datad(\kbd|keymatrix[2][2]~7_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[2][7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[2][7]~52 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[2][7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N13
dffeas \kbd|keymatrix[2][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[2][7]~52_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[2][7] .is_wysiwyg = "true";
defparam \kbd|keymatrix[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N20
cycloneive_lcell_comb \kbd|odata[7]~16 (
// Equation(s):
// \kbd|odata[7]~16_combout  = (\ppa1|opa [3] & ((\kbd|keymatrix[3][7]~q ) # ((\kbd|keymatrix[2][7]~q  & \ppa1|opa [2])))) # (!\ppa1|opa [3] & (((\kbd|keymatrix[2][7]~q  & \ppa1|opa [2]))))

	.dataa(\ppa1|opa [3]),
	.datab(\kbd|keymatrix[3][7]~q ),
	.datac(\kbd|keymatrix[2][7]~q ),
	.datad(\ppa1|opa [2]),
	.cin(gnd),
	.combout(\kbd|odata[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[7]~16 .lut_mask = 16'hF888;
defparam \kbd|odata[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneive_lcell_comb \kbd|odata[7]~19 (
// Equation(s):
// \kbd|odata[7]~19_combout  = (\kbd|odata[7]~17_combout ) # ((\kbd|odata[7]~18_combout ) # ((\kbd|odata[7]~15_combout ) # (\kbd|odata[7]~16_combout )))

	.dataa(\kbd|odata[7]~17_combout ),
	.datab(\kbd|odata[7]~18_combout ),
	.datac(\kbd|odata[7]~15_combout ),
	.datad(\kbd|odata[7]~16_combout ),
	.cin(gnd),
	.combout(\kbd|odata[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[7]~19 .lut_mask = 16'hFFFE;
defparam \kbd|odata[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N18
cycloneive_lcell_comb \kbd|shifts[2]~3 (
// Equation(s):
// \kbd|shifts[2]~3_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [0] & !\kbd|kbd|Keyboard_Mapper|ScanCode [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.cin(gnd),
	.combout(\kbd|shifts[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|shifts[2]~3 .lut_mask = 16'h00F0;
defparam \kbd|shifts[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y15_N6
cycloneive_lcell_comb \kbd|shifts[2]~4 (
// Equation(s):
// \kbd|shifts[2]~4_combout  = (\kbd|shifts[2]~3_combout  & ((\kbd|shifts[2]~0_combout  & (!\kbd|kbd|Keyboard_Mapper|ScanCode [8])) # (!\kbd|shifts[2]~0_combout  & ((\kbd|shifts [2]))))) # (!\kbd|shifts[2]~3_combout  & (((\kbd|shifts [2]))))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datab(\kbd|shifts[2]~3_combout ),
	.datac(\kbd|shifts [2]),
	.datad(\kbd|shifts[2]~0_combout ),
	.cin(gnd),
	.combout(\kbd|shifts[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|shifts[2]~4 .lut_mask = 16'h74F0;
defparam \kbd|shifts[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y15_N7
dffeas \kbd|shifts[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|shifts[2]~4_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|shifts [2]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|shifts[2] .is_wysiwyg = "true";
defparam \kbd|shifts[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y15_N17
dffeas \sddata[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(sddata[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sddata[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sddata[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sddata[6] .is_wysiwyg = "true";
defparam \sddata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N16
cycloneive_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\Mux5~1_combout  & (((sddata[6]) # (!\Mux5~0_combout )))) # (!\Mux5~1_combout  & (!\kbd|shifts [2] & ((\Mux5~0_combout ))))

	.dataa(\kbd|shifts [2]),
	.datab(\Mux5~1_combout ),
	.datac(sddata[6]),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hD1CC;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N4
cycloneive_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\Mux0~2_combout  & (((!\Mux3~7_combout ) # (!\kbd|odata[7]~19_combout )))) # (!\Mux0~2_combout  & (!\ppa1|opa [7] & ((\Mux3~7_combout ))))

	.dataa(\ppa1|opa [7]),
	.datab(\kbd|odata[7]~19_combout ),
	.datac(\Mux0~2_combout ),
	.datad(\Mux3~7_combout ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'h35F0;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N30
cycloneive_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\CPU|addr [15] & (!\CPU|addr [14] & ((\Mux0~3_combout )))) # (!\CPU|addr [15] & (((\ramd|odata [7]))))

	.dataa(\CPU|addr [14]),
	.datab(\CPU|addr [15]),
	.datac(\ramd|odata [7]),
	.datad(\Mux0~3_combout ),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'h7430;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N26
cycloneive_lcell_comb \CPU|Z[7]~1 (
// Equation(s):
// \CPU|Z[7]~1_combout  = (\Mux3~4_combout  & (\rom|altsyncram_component|auto_generated|q_a [7])) # (!\Mux3~4_combout  & ((\Mux0~4_combout )))

	.dataa(gnd),
	.datab(\rom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\Mux0~4_combout ),
	.datad(\Mux3~4_combout ),
	.cin(gnd),
	.combout(\CPU|Z[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z[7]~1 .lut_mask = 16'hCCF0;
defparam \CPU|Z[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N4
cycloneive_lcell_comb \CPU|WideOr15~0 (
// Equation(s):
// \CPU|WideOr15~0_combout  = (\Mux6~4_combout  & (((!\Mux2~3_combout  & !\CPU|Z[0]~0_combout )))) # (!\Mux6~4_combout  & (!\Mux4~3_combout  & ((\CPU|Z[0]~0_combout ))))

	.dataa(\Mux6~4_combout ),
	.datab(\Mux4~3_combout ),
	.datac(\Mux2~3_combout ),
	.datad(\CPU|Z[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr15~0 .lut_mask = 16'h110A;
defparam \CPU|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneive_lcell_comb \CPU|M3~1 (
// Equation(s):
// \CPU|M3~1_combout  = (\CPU|Z[0]~0_combout  & ((\Mux3~15_combout ) # ((!\Mux4~3_combout ) # (!\Mux2~3_combout ))))

	.dataa(\Mux3~15_combout ),
	.datab(\Mux2~3_combout ),
	.datac(\CPU|Z[0]~0_combout ),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|M3~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M3~1 .lut_mask = 16'hB0F0;
defparam \CPU|M3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cycloneive_lcell_comb \CPU|M3~2 (
// Equation(s):
// \CPU|M3~2_combout  = (\Mux6~4_combout  & (!\CPU|M3~1_combout  & ((!\Mux5~7_combout )))) # (!\Mux6~4_combout  & (\Mux5~7_combout  & ((\Mux4~3_combout ) # (!\CPU|M3~1_combout ))))

	.dataa(\Mux6~4_combout ),
	.datab(\CPU|M3~1_combout ),
	.datac(\Mux4~3_combout ),
	.datad(\Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU|M3~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M3~2 .lut_mask = 16'h5122;
defparam \CPU|M3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \CPU|M3~3 (
// Equation(s):
// \CPU|M3~3_combout  = (\CPU|M3~2_combout ) # ((!\Mux3~15_combout  & (\CPU|Selector31~0_combout  & \CPU|Selector13~0_combout )))

	.dataa(\Mux3~15_combout ),
	.datab(\CPU|Selector31~0_combout ),
	.datac(\CPU|M3~2_combout ),
	.datad(\CPU|Selector13~0_combout ),
	.cin(gnd),
	.combout(\CPU|M3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M3~3 .lut_mask = 16'hF4F0;
defparam \CPU|M3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \CPU|M3~4 (
// Equation(s):
// \CPU|M3~4_combout  = (\CPU|Z[7]~1_combout  & (((\CPU|M3~3_combout )))) # (!\CPU|Z[7]~1_combout  & (!\Mux5~7_combout  & (\CPU|WideOr15~0_combout )))

	.dataa(\CPU|Z[7]~1_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|WideOr15~0_combout ),
	.datad(\CPU|M3~3_combout ),
	.cin(gnd),
	.combout(\CPU|M3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M3~4 .lut_mask = 16'hBA10;
defparam \CPU|M3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \CPU|M3~0 (
// Equation(s):
// \CPU|M3~0_combout  = (\CPU|M3~q  & ((\CPU|always3~5_combout ) # ((\CPU|M2~q ) # (!\CPU|jmp~0_combout ))))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|M2~q ),
	.datac(\CPU|M3~q ),
	.datad(\CPU|jmp~0_combout ),
	.cin(gnd),
	.combout(\CPU|M3~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M3~0 .lut_mask = 16'hE0F0;
defparam \CPU|M3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \CPU|M3~5 (
// Equation(s):
// \CPU|M3~5_combout  = (\CPU|always3~5_combout  & (\CPU|jmp~0_combout  & (\CPU|Z[7]~1_combout  $ (!\Mux1~3_combout ))))

	.dataa(\CPU|always3~5_combout ),
	.datab(\CPU|jmp~0_combout ),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|M3~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M3~5 .lut_mask = 16'h8008;
defparam \CPU|M3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \CPU|M3~6 (
// Equation(s):
// \CPU|M3~6_combout  = (\CPU|M3~0_combout ) # ((\CPU|M3~4_combout  & \CPU|M3~5_combout ))

	.dataa(gnd),
	.datab(\CPU|M3~4_combout ),
	.datac(\CPU|M3~0_combout ),
	.datad(\CPU|M3~5_combout ),
	.cin(gnd),
	.combout(\CPU|M3~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M3~6 .lut_mask = 16'hFCF0;
defparam \CPU|M3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N9
dffeas \CPU|M3 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M3~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M3 .is_wysiwyg = "true";
defparam \CPU|M3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N0
cycloneive_lcell_comb \CPU|odata~14 (
// Equation(s):
// \CPU|odata~14_combout  = (!\CPU|M3~q  & (!\CPU|M4~q  & !\CPU|M2~q ))

	.dataa(gnd),
	.datab(\CPU|M3~q ),
	.datac(\CPU|M4~q ),
	.datad(\CPU|M2~q ),
	.cin(gnd),
	.combout(\CPU|odata~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~14 .lut_mask = 16'h0003;
defparam \CPU|odata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N28
cycloneive_lcell_comb \CPU|odata~15 (
// Equation(s):
// \CPU|odata~15_combout  = ((\CPU|M1~q ) # (!\CPU|M1n~combout )) # (!\CPU|odata~14_combout )

	.dataa(\CPU|odata~14_combout ),
	.datab(\CPU|M1~q ),
	.datac(gnd),
	.datad(\CPU|M1n~combout ),
	.cin(gnd),
	.combout(\CPU|odata~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~15 .lut_mask = 16'hDDFF;
defparam \CPU|odata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N26
cycloneive_lcell_comb \CPU|Selector94~0 (
// Equation(s):
// \CPU|Selector94~0_combout  = (\CPU|state.001~q  & ((\CPU|Z1[1]~3_combout ) # ((\CPU|odata~18_combout  & \CPU|odata [1])))) # (!\CPU|state.001~q  & (((\CPU|odata~18_combout  & \CPU|odata [1]))))

	.dataa(\CPU|state.001~q ),
	.datab(\CPU|Z1[1]~3_combout ),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|odata [1]),
	.cin(gnd),
	.combout(\CPU|Selector94~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector94~0 .lut_mask = 16'hF888;
defparam \CPU|Selector94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N20
cycloneive_lcell_comb \CPU|Selector102~0 (
// Equation(s):
// \CPU|Selector102~0_combout  = (\CPU|state.001~q  & ((\CPU|A [1]) # ((\CPU|odata~18_combout  & \CPU|odata [1])))) # (!\CPU|state.001~q  & (((\CPU|odata~18_combout  & \CPU|odata [1]))))

	.dataa(\CPU|state.001~q ),
	.datab(\CPU|A [1]),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|odata [1]),
	.cin(gnd),
	.combout(\CPU|Selector102~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector102~0 .lut_mask = 16'hF888;
defparam \CPU|Selector102~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N20
cycloneive_lcell_comb \CPU|odata~69 (
// Equation(s):
// \CPU|odata~69_combout  = (\CPU|odata~27_combout  & (\CPU|odata~28_combout )) # (!\CPU|odata~27_combout  & ((\CPU|odata~28_combout  & (\CPU|L [1])) # (!\CPU|odata~28_combout  & ((\CPU|W [1])))))

	.dataa(\CPU|odata~27_combout ),
	.datab(\CPU|odata~28_combout ),
	.datac(\CPU|L [1]),
	.datad(\CPU|W [1]),
	.cin(gnd),
	.combout(\CPU|odata~69_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~69 .lut_mask = 16'hD9C8;
defparam \CPU|odata~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N10
cycloneive_lcell_comb \CPU|odata~70 (
// Equation(s):
// \CPU|odata~70_combout  = (\CPU|odata~27_combout  & ((\CPU|odata~69_combout  & (\CPU|H [1])) # (!\CPU|odata~69_combout  & ((\CPU|PC [9]))))) # (!\CPU|odata~27_combout  & (((\CPU|odata~69_combout ))))

	.dataa(\CPU|H [1]),
	.datab(\CPU|PC [9]),
	.datac(\CPU|odata~27_combout ),
	.datad(\CPU|odata~69_combout ),
	.cin(gnd),
	.combout(\CPU|odata~70_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~70 .lut_mask = 16'hAFC0;
defparam \CPU|odata~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N22
cycloneive_lcell_comb \CPU|Selector110~0 (
// Equation(s):
// \CPU|Selector110~0_combout  = (\CPU|call~q  & (\CPU|PC [1])) # (!\CPU|call~q  & ((\CPU|Z [1])))

	.dataa(\CPU|PC [1]),
	.datab(\CPU|Z [1]),
	.datac(gnd),
	.datad(\CPU|call~q ),
	.cin(gnd),
	.combout(\CPU|Selector110~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector110~0 .lut_mask = 16'hAACC;
defparam \CPU|Selector110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N8
cycloneive_lcell_comb \CPU|Selector110~1 (
// Equation(s):
// \CPU|Selector110~1_combout  = (\CPU|state.001~q  & ((\CPU|odata~32_combout  & (\CPU|odata~70_combout )) # (!\CPU|odata~32_combout  & ((\CPU|Selector110~0_combout )))))

	.dataa(\CPU|odata~70_combout ),
	.datab(\CPU|odata~32_combout ),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|Selector110~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector110~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector110~1 .lut_mask = 16'hB080;
defparam \CPU|Selector110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N6
cycloneive_lcell_comb \CPU|Selector118~0 (
// Equation(s):
// \CPU|Selector118~0_combout  = (\CPU|M14~q  & ((\CPU|M15~q  & ((\CPU|L [1]))) # (!\CPU|M15~q  & (\CPU|A [1]))))

	.dataa(\CPU|M15~q ),
	.datab(\CPU|A [1]),
	.datac(\CPU|L [1]),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|Selector118~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector118~0 .lut_mask = 16'hE400;
defparam \CPU|Selector118~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N28
cycloneive_lcell_comb \CPU|Selector118~1 (
// Equation(s):
// \CPU|Selector118~1_combout  = (\CPU|state.001~q  & ((\CPU|Selector118~0_combout ) # ((\CPU|H [1] & !\CPU|M14~q ))))

	.dataa(\CPU|Selector118~0_combout ),
	.datab(\CPU|H [1]),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|Selector118~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector118~1 .lut_mask = 16'hA0E0;
defparam \CPU|Selector118~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N14
cycloneive_lcell_comb \CPU|odata~72 (
// Equation(s):
// \CPU|odata~72_combout  = (\CPU|odata[1]~71_combout  & (((\CPU|odata~18_combout  & \CPU|odata [1])))) # (!\CPU|odata[1]~71_combout  & ((\CPU|Selector118~1_combout ) # ((\CPU|odata~18_combout  & \CPU|odata [1]))))

	.dataa(\CPU|odata[1]~71_combout ),
	.datab(\CPU|Selector118~1_combout ),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|odata [1]),
	.cin(gnd),
	.combout(\CPU|odata~72_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~72 .lut_mask = 16'hF444;
defparam \CPU|odata~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N8
cycloneive_lcell_comb \CPU|odata~73 (
// Equation(s):
// \CPU|odata~73_combout  = (\CPU|odata[1]~68_combout  & (((\CPU|odata[1]~71_combout )))) # (!\CPU|odata[1]~68_combout  & ((\CPU|odata~72_combout ) # ((\CPU|Selector110~1_combout  & \CPU|odata[1]~71_combout ))))

	.dataa(\CPU|Selector110~1_combout ),
	.datab(\CPU|odata[1]~71_combout ),
	.datac(\CPU|odata~72_combout ),
	.datad(\CPU|odata[1]~68_combout ),
	.cin(gnd),
	.combout(\CPU|odata~73_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~73 .lut_mask = 16'hCCF8;
defparam \CPU|odata~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N4
cycloneive_lcell_comb \CPU|odata~74 (
// Equation(s):
// \CPU|odata~74_combout  = (\CPU|odata~73_combout  & ((\CPU|Selector94~0_combout ) # ((!\CPU|odata[1]~68_combout )))) # (!\CPU|odata~73_combout  & (((\CPU|Selector102~0_combout  & \CPU|odata[1]~68_combout ))))

	.dataa(\CPU|Selector94~0_combout ),
	.datab(\CPU|Selector102~0_combout ),
	.datac(\CPU|odata~73_combout ),
	.datad(\CPU|odata[1]~68_combout ),
	.cin(gnd),
	.combout(\CPU|odata~74_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~74 .lut_mask = 16'hACF0;
defparam \CPU|odata~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N22
cycloneive_lcell_comb \CPU|odata~75 (
// Equation(s):
// \CPU|odata~75_combout  = (\CPU|always3~4_combout ) # ((\CPU|odata~15_combout ) # ((\CPU|odata~74_combout ) # (!\CPU|wr_n~1_combout )))

	.dataa(\CPU|always3~4_combout ),
	.datab(\CPU|odata~15_combout ),
	.datac(\CPU|odata~74_combout ),
	.datad(\CPU|wr_n~1_combout ),
	.cin(gnd),
	.combout(\CPU|odata~75_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~75 .lut_mask = 16'hFEFF;
defparam \CPU|odata~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y11_N23
dffeas \CPU|odata[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|odata~75_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|odata[1]~79_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|odata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|odata[1] .is_wysiwyg = "true";
defparam \CPU|odata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N28
cycloneive_lcell_comb \ppa1|opc~4 (
// Equation(s):
// \ppa1|opc~4_combout  = (\CPU|addr [0] & (((!\ppa1|opc [2])))) # (!\CPU|addr [0] & ((\CPU|addr [1] & (\CPU|odata [2])) # (!\CPU|addr [1] & ((!\ppa1|opc [2])))))

	.dataa(\CPU|odata [2]),
	.datab(\ppa1|opc [2]),
	.datac(\CPU|addr [0]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\ppa1|opc~4_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opc~4 .lut_mask = 16'h3A33;
defparam \ppa1|opc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N16
cycloneive_lcell_comb \ppa1|opc~5 (
// Equation(s):
// \ppa1|opc~5_combout  = (\CPU|odata [1] & (((!\ppa1|opc~4_combout )))) # (!\CPU|odata [1] & ((\ppa1|Decoder0~2_combout  & (!\CPU|odata [0])) # (!\ppa1|Decoder0~2_combout  & ((!\ppa1|opc~4_combout )))))

	.dataa(\CPU|odata [1]),
	.datab(\ppa1|Decoder0~2_combout ),
	.datac(\CPU|odata [0]),
	.datad(\ppa1|opc~4_combout ),
	.cin(gnd),
	.combout(\ppa1|opc~5_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opc~5 .lut_mask = 16'h04BF;
defparam \ppa1|opc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N17
dffeas \ppa1|opc[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opc~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ppa1_we_n~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opc[2] .is_wysiwyg = "true";
defparam \ppa1|opc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N30
cycloneive_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = (\Mux5~0_combout  & ((\Mux5~1_combout  & ((sddata[1]))) # (!\Mux5~1_combout  & (!\ppa1|opc [2])))) # (!\Mux5~0_combout  & (((\Mux5~1_combout ))))

	.dataa(\ppa1|opc [2]),
	.datab(\Mux5~0_combout ),
	.datac(sddata[1]),
	.datad(\Mux5~1_combout ),
	.cin(gnd),
	.combout(\Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = 16'hF344;
defparam \Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N30
cycloneive_lcell_comb \kbd|Decoder1~5 (
// Equation(s):
// \kbd|Decoder1~5_combout  = (!\kbd|c [2] & (!\kbd|c [0] & \kbd|c [1]))

	.dataa(\kbd|c [2]),
	.datab(gnd),
	.datac(\kbd|c [0]),
	.datad(\kbd|c [1]),
	.cin(gnd),
	.combout(\kbd|Decoder1~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder1~5 .lut_mask = 16'h0500;
defparam \kbd|Decoder1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N0
cycloneive_lcell_comb \kbd|keymatrix[1][2]~57 (
// Equation(s):
// \kbd|keymatrix[1][2]~57_combout  = (\kbd|Decoder1~5_combout  & ((\kbd|keymatrix[1][1]~3_combout ) # ((!\kbd|keymatrix[1][2]~4_combout  & \kbd|keymatrix[1][2]~q )))) # (!\kbd|Decoder1~5_combout  & (((\kbd|keymatrix[1][2]~q ))))

	.dataa(\kbd|keymatrix[1][2]~4_combout ),
	.datab(\kbd|Decoder1~5_combout ),
	.datac(\kbd|keymatrix[1][2]~q ),
	.datad(\kbd|keymatrix[1][1]~3_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[1][2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[1][2]~57 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[1][2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N1
dffeas \kbd|keymatrix[1][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[1][2]~57_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[1][2] .is_wysiwyg = "true";
defparam \kbd|keymatrix[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
cycloneive_lcell_comb \kbd|keymatrix[0][2]~58 (
// Equation(s):
// \kbd|keymatrix[0][2]~58_combout  = (\kbd|Decoder1~5_combout  & ((\kbd|keymatrix[0][1]~0_combout ) # ((\kbd|keymatrix[0][2]~q  & !\kbd|keymatrix[0][2]~1_combout )))) # (!\kbd|Decoder1~5_combout  & (((\kbd|keymatrix[0][2]~q ))))

	.dataa(\kbd|keymatrix[0][1]~0_combout ),
	.datab(\kbd|Decoder1~5_combout ),
	.datac(\kbd|keymatrix[0][2]~q ),
	.datad(\kbd|keymatrix[0][2]~1_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[0][2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[0][2]~58 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[0][2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N11
dffeas \kbd|keymatrix[0][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[0][2]~58_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[0][2] .is_wysiwyg = "true";
defparam \kbd|keymatrix[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N22
cycloneive_lcell_comb \kbd|odata[2]~20 (
// Equation(s):
// \kbd|odata[2]~20_combout  = (\kbd|keymatrix[1][2]~q  & ((\ppa1|opa [1]) # ((\ppa1|opa [0] & \kbd|keymatrix[0][2]~q )))) # (!\kbd|keymatrix[1][2]~q  & (\ppa1|opa [0] & ((\kbd|keymatrix[0][2]~q ))))

	.dataa(\kbd|keymatrix[1][2]~q ),
	.datab(\ppa1|opa [0]),
	.datac(\ppa1|opa [1]),
	.datad(\kbd|keymatrix[0][2]~q ),
	.cin(gnd),
	.combout(\kbd|odata[2]~20_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[2]~20 .lut_mask = 16'hECA0;
defparam \kbd|odata[2]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N6
cycloneive_lcell_comb \kbd|keymatrix[2][2]~60 (
// Equation(s):
// \kbd|keymatrix[2][2]~60_combout  = (\kbd|Decoder1~5_combout  & ((\kbd|keymatrix[2][1]~6_combout ) # ((!\kbd|keymatrix[2][2]~7_combout  & \kbd|keymatrix[2][2]~q )))) # (!\kbd|Decoder1~5_combout  & (((\kbd|keymatrix[2][2]~q ))))

	.dataa(\kbd|keymatrix[2][2]~7_combout ),
	.datab(\kbd|Decoder1~5_combout ),
	.datac(\kbd|keymatrix[2][2]~q ),
	.datad(\kbd|keymatrix[2][1]~6_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[2][2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[2][2]~60 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[2][2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N7
dffeas \kbd|keymatrix[2][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[2][2]~60_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[2][2] .is_wysiwyg = "true";
defparam \kbd|keymatrix[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneive_lcell_comb \kbd|keymatrix[3][2]~59 (
// Equation(s):
// \kbd|keymatrix[3][2]~59_combout  = (\kbd|Decoder1~5_combout  & ((\kbd|keymatrix[3][1]~9_combout ) # ((\kbd|keymatrix[3][2]~q  & !\kbd|keymatrix[3][2]~10_combout )))) # (!\kbd|Decoder1~5_combout  & (((\kbd|keymatrix[3][2]~q ))))

	.dataa(\kbd|Decoder1~5_combout ),
	.datab(\kbd|keymatrix[3][1]~9_combout ),
	.datac(\kbd|keymatrix[3][2]~q ),
	.datad(\kbd|keymatrix[3][2]~10_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[3][2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[3][2]~59 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[3][2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N29
dffeas \kbd|keymatrix[3][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[3][2]~59_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[3][2] .is_wysiwyg = "true";
defparam \kbd|keymatrix[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N24
cycloneive_lcell_comb \kbd|odata[2]~21 (
// Equation(s):
// \kbd|odata[2]~21_combout  = (\ppa1|opa [3] & ((\kbd|keymatrix[3][2]~q ) # ((\ppa1|opa [2] & \kbd|keymatrix[2][2]~q )))) # (!\ppa1|opa [3] & (\ppa1|opa [2] & (\kbd|keymatrix[2][2]~q )))

	.dataa(\ppa1|opa [3]),
	.datab(\ppa1|opa [2]),
	.datac(\kbd|keymatrix[2][2]~q ),
	.datad(\kbd|keymatrix[3][2]~q ),
	.cin(gnd),
	.combout(\kbd|odata[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[2]~21 .lut_mask = 16'hEAC0;
defparam \kbd|odata[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N14
cycloneive_lcell_comb \kbd|keymatrix[4][2]~61 (
// Equation(s):
// \kbd|keymatrix[4][2]~61_combout  = (\kbd|Decoder1~5_combout  & ((\kbd|keymatrix[4][1]~14_combout ) # ((\kbd|keymatrix[4][2]~q  & !\kbd|keymatrix[4][2]~15_combout )))) # (!\kbd|Decoder1~5_combout  & (((\kbd|keymatrix[4][2]~q ))))

	.dataa(\kbd|Decoder1~5_combout ),
	.datab(\kbd|keymatrix[4][1]~14_combout ),
	.datac(\kbd|keymatrix[4][2]~q ),
	.datad(\kbd|keymatrix[4][2]~15_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[4][2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[4][2]~61 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[4][2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N15
dffeas \kbd|keymatrix[4][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[4][2]~61_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[4][2] .is_wysiwyg = "true";
defparam \kbd|keymatrix[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneive_lcell_comb \kbd|keymatrix[5][2]~62 (
// Equation(s):
// \kbd|keymatrix[5][2]~62_combout  = (\kbd|Decoder1~5_combout  & ((\kbd|keymatrix[5][1]~28_combout ) # ((\kbd|keymatrix[5][2]~q  & !\kbd|keymatrix[5][2]~29_combout )))) # (!\kbd|Decoder1~5_combout  & (((\kbd|keymatrix[5][2]~q ))))

	.dataa(\kbd|keymatrix[5][1]~28_combout ),
	.datab(\kbd|Decoder1~5_combout ),
	.datac(\kbd|keymatrix[5][2]~q ),
	.datad(\kbd|keymatrix[5][2]~29_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][2]~62 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[5][2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N1
dffeas \kbd|keymatrix[5][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[5][2]~62_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[5][2] .is_wysiwyg = "true";
defparam \kbd|keymatrix[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N0
cycloneive_lcell_comb \kbd|odata[2]~22 (
// Equation(s):
// \kbd|odata[2]~22_combout  = (\ppa1|opa [4] & ((\kbd|keymatrix[4][2]~q ) # ((\ppa1|opa [5] & \kbd|keymatrix[5][2]~q )))) # (!\ppa1|opa [4] & (((\ppa1|opa [5] & \kbd|keymatrix[5][2]~q ))))

	.dataa(\ppa1|opa [4]),
	.datab(\kbd|keymatrix[4][2]~q ),
	.datac(\ppa1|opa [5]),
	.datad(\kbd|keymatrix[5][2]~q ),
	.cin(gnd),
	.combout(\kbd|odata[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[2]~22 .lut_mask = 16'hF888;
defparam \kbd|odata[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N30
cycloneive_lcell_comb \kbd|keymatrix[6][2]~64 (
// Equation(s):
// \kbd|keymatrix[6][2]~64_combout  = (\kbd|Decoder1~5_combout  & ((\kbd|keymatrix[6][1]~17_combout ) # ((\kbd|keymatrix[6][2]~q  & !\kbd|keymatrix[6][2]~18_combout )))) # (!\kbd|Decoder1~5_combout  & (((\kbd|keymatrix[6][2]~q ))))

	.dataa(\kbd|Decoder1~5_combout ),
	.datab(\kbd|keymatrix[6][1]~17_combout ),
	.datac(\kbd|keymatrix[6][2]~q ),
	.datad(\kbd|keymatrix[6][2]~18_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[6][2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[6][2]~64 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[6][2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N31
dffeas \kbd|keymatrix[6][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[6][2]~64_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[6][2] .is_wysiwyg = "true";
defparam \kbd|keymatrix[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N28
cycloneive_lcell_comb \kbd|keymatrix[7][2]~63 (
// Equation(s):
// \kbd|keymatrix[7][2]~63_combout  = (\kbd|Decoder1~5_combout  & ((\kbd|keymatrix[7][1]~20_combout ) # ((\kbd|keymatrix[7][2]~q  & !\kbd|keymatrix[7][2]~21_combout )))) # (!\kbd|Decoder1~5_combout  & (((\kbd|keymatrix[7][2]~q ))))

	.dataa(\kbd|keymatrix[7][1]~20_combout ),
	.datab(\kbd|Decoder1~5_combout ),
	.datac(\kbd|keymatrix[7][2]~q ),
	.datad(\kbd|keymatrix[7][2]~21_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[7][2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[7][2]~63 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[7][2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N29
dffeas \kbd|keymatrix[7][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[7][2]~63_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[7][2] .is_wysiwyg = "true";
defparam \kbd|keymatrix[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneive_lcell_comb \kbd|odata[2]~23 (
// Equation(s):
// \kbd|odata[2]~23_combout  = (\kbd|keymatrix[6][2]~q  & ((\ppa1|opa [6]) # ((\ppa1|opa [7] & \kbd|keymatrix[7][2]~q )))) # (!\kbd|keymatrix[6][2]~q  & (((\ppa1|opa [7] & \kbd|keymatrix[7][2]~q ))))

	.dataa(\kbd|keymatrix[6][2]~q ),
	.datab(\ppa1|opa [6]),
	.datac(\ppa1|opa [7]),
	.datad(\kbd|keymatrix[7][2]~q ),
	.cin(gnd),
	.combout(\kbd|odata[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[2]~23 .lut_mask = 16'hF888;
defparam \kbd|odata[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N18
cycloneive_lcell_comb \kbd|odata[2]~24 (
// Equation(s):
// \kbd|odata[2]~24_combout  = (\kbd|odata[2]~20_combout ) # ((\kbd|odata[2]~21_combout ) # ((\kbd|odata[2]~22_combout ) # (\kbd|odata[2]~23_combout )))

	.dataa(\kbd|odata[2]~20_combout ),
	.datab(\kbd|odata[2]~21_combout ),
	.datac(\kbd|odata[2]~22_combout ),
	.datad(\kbd|odata[2]~23_combout ),
	.cin(gnd),
	.combout(\kbd|odata[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[2]~24 .lut_mask = 16'hFFFE;
defparam \kbd|odata[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N4
cycloneive_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = (\Mux5~4_combout  & (((!\kbd|odata[2]~24_combout ) # (!\Mux3~7_combout )))) # (!\Mux5~4_combout  & (!\ppa1|opa [2] & (\Mux3~7_combout )))

	.dataa(\Mux5~4_combout ),
	.datab(\ppa1|opa [2]),
	.datac(\Mux3~7_combout ),
	.datad(\kbd|odata[2]~24_combout ),
	.cin(gnd),
	.combout(\Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~5 .lut_mask = 16'h1ABA;
defparam \Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N0
cycloneive_lcell_comb \crt|Mux0~0 (
// Equation(s):
// \crt|Mux0~0_combout  = \CPU|odata [7] $ (((\CPU|odata [6] & \CPU|odata [5])))

	.dataa(\CPU|odata [7]),
	.datab(\CPU|odata [6]),
	.datac(gnd),
	.datad(\CPU|odata [5]),
	.cin(gnd),
	.combout(\crt|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Mux0~0 .lut_mask = 16'h66AA;
defparam \crt|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N6
cycloneive_lcell_comb \crt|enable~2 (
// Equation(s):
// \crt|enable~2_combout  = (\crt|enable~q  & (((\crt|Mux0~0_combout ) # (!\CPU|addr [0])) # (!\crt|always0~0_combout )))

	.dataa(\crt|always0~0_combout ),
	.datab(\crt|enable~q ),
	.datac(\CPU|addr [0]),
	.datad(\crt|Mux0~0_combout ),
	.cin(gnd),
	.combout(\crt|enable~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|enable~2 .lut_mask = 16'hCC4C;
defparam \crt|enable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N30
cycloneive_lcell_comb \crt|enable~3 (
// Equation(s):
// \crt|enable~3_combout  = (\crt|enable~2_combout ) # ((!\crt|Mux0~0_combout  & (!\CPU|odata [7] & \crt|enable~0_combout )))

	.dataa(\crt|enable~2_combout ),
	.datab(\crt|Mux0~0_combout ),
	.datac(\CPU|odata [7]),
	.datad(\crt|enable~0_combout ),
	.cin(gnd),
	.combout(\crt|enable~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|enable~3 .lut_mask = 16'hABAA;
defparam \crt|enable~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N31
dffeas \crt|enable (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|enable~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|enable .is_wysiwyg = "true";
defparam \crt|enable .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y34_N15
cycloneive_io_ibuf \SDRAM_DQ[2]~input (
	.i(SDRAM_DQ[2]),
	.ibar(gnd),
	.o(\SDRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[2]~input .bus_hold = "false";
defparam \SDRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X30_Y13_N15
dffeas \ramd|odata[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ramd|odata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|odata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|odata[2] .is_wysiwyg = "true";
defparam \ramd|odata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N16
cycloneive_lcell_comb \Mux5~6 (
// Equation(s):
// \Mux5~6_combout  = (\Mux5~3_combout  & (((\Mux5~2_combout )))) # (!\Mux5~3_combout  & ((\Mux5~2_combout  & ((\rom|altsyncram_component|auto_generated|q_a [2]))) # (!\Mux5~2_combout  & (\ramd|odata [2]))))

	.dataa(\Mux5~3_combout ),
	.datab(\ramd|odata [2]),
	.datac(\rom|altsyncram_component|auto_generated|q_a [2]),
	.datad(\Mux5~2_combout ),
	.cin(gnd),
	.combout(\Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~6 .lut_mask = 16'hFA44;
defparam \Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N22
cycloneive_lcell_comb \Mux5~7 (
// Equation(s):
// \Mux5~7_combout  = (\Mux5~3_combout  & ((\Mux5~6_combout  & ((\crt|enable~q ))) # (!\Mux5~6_combout  & (\Mux5~5_combout )))) # (!\Mux5~3_combout  & (((\Mux5~6_combout ))))

	.dataa(\Mux5~3_combout ),
	.datab(\Mux5~5_combout ),
	.datac(\crt|enable~q ),
	.datad(\Mux5~6_combout ),
	.cin(gnd),
	.combout(\Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~7 .lut_mask = 16'hF588;
defparam \Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N18
cycloneive_lcell_comb \CPU|Selector13~8 (
// Equation(s):
// \CPU|Selector13~8_combout  = (\Mux1~3_combout  & (((!\CPU|Equal5~0_combout ) # (!\CPU|Equal3~4_combout )))) # (!\Mux1~3_combout  & (\Mux5~7_combout ))

	.dataa(\Mux5~7_combout ),
	.datab(\CPU|Equal3~4_combout ),
	.datac(\CPU|Equal5~0_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|Selector13~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector13~8 .lut_mask = 16'h3FAA;
defparam \CPU|Selector13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N20
cycloneive_lcell_comb \CPU|save_r~feeder (
// Equation(s):
// \CPU|save_r~feeder_combout  = \CPU|Selector13~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|Selector13~8_combout ),
	.cin(gnd),
	.combout(\CPU|save_r~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|save_r~feeder .lut_mask = 16'hFF00;
defparam \CPU|save_r~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y11_N21
dffeas \CPU|save_r (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|save_r~feeder_combout ),
	.asdata(\CPU|read_r~0_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU|Z[7]~1_combout ),
	.sload(\CPU|Z[0]~0_combout ),
	.ena(\CPU|jmp~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|save_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|save_r .is_wysiwyg = "true";
defparam \CPU|save_r .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \CPU|WideXnor1~0 (
// Equation(s):
// \CPU|WideXnor1~0_combout  = \CPU|Z1[6]~2_combout  $ (\CPU|Z1[7]~1_combout  $ (\CPU|Z1[0]~0_combout  $ (\CPU|Z1[1]~3_combout )))

	.dataa(\CPU|Z1[6]~2_combout ),
	.datab(\CPU|Z1[7]~1_combout ),
	.datac(\CPU|Z1[0]~0_combout ),
	.datad(\CPU|Z1[1]~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideXnor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideXnor1~0 .lut_mask = 16'h6996;
defparam \CPU|WideXnor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N18
cycloneive_lcell_comb \CPU|WideXnor1~1 (
// Equation(s):
// \CPU|WideXnor1~1_combout  = \CPU|Z1[4]~6_combout  $ (((\CPU|incdec~q  & ((\CPU|Add3~10_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [5]))))

	.dataa(\CPU|incdec~q ),
	.datab(\CPU|Z [5]),
	.datac(\CPU|Z1[4]~6_combout ),
	.datad(\CPU|Add3~10_combout ),
	.cin(gnd),
	.combout(\CPU|WideXnor1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideXnor1~1 .lut_mask = 16'h1EB4;
defparam \CPU|WideXnor1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \CPU|WideXnor1 (
// Equation(s):
// \CPU|WideXnor1~combout  = \CPU|WideXnor1~0_combout  $ (\CPU|Z1[3]~5_combout  $ (\CPU|Z1[2]~4_combout  $ (\CPU|WideXnor1~1_combout )))

	.dataa(\CPU|WideXnor1~0_combout ),
	.datab(\CPU|Z1[3]~5_combout ),
	.datac(\CPU|Z1[2]~4_combout ),
	.datad(\CPU|WideXnor1~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideXnor1~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideXnor1 .lut_mask = 16'h6996;
defparam \CPU|WideXnor1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \CPU|FP~0 (
// Equation(s):
// \CPU|FP~0_combout  = (\CPU|save_r~q  & ((!\CPU|WideXnor1~combout ))) # (!\CPU|save_r~q  & (\CPU|WZ1[2]~5_combout ))

	.dataa(\CPU|save_r~q ),
	.datab(\CPU|WZ1[2]~5_combout ),
	.datac(gnd),
	.datad(\CPU|WideXnor1~combout ),
	.cin(gnd),
	.combout(\CPU|FP~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|FP~0 .lut_mask = 16'h44EE;
defparam \CPU|FP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
cycloneive_lcell_comb \CPU|WideXnor0~0 (
// Equation(s):
// \CPU|WideXnor0~0_combout  = \CPU|Mux8~1_combout  $ (((\CPU|IR [5] & ((\CPU|Mux5~2_combout ))) # (!\CPU|IR [5] & (\CPU|Add0~17_combout ))))

	.dataa(\CPU|Add0~17_combout ),
	.datab(\CPU|IR [5]),
	.datac(\CPU|Mux8~1_combout ),
	.datad(\CPU|Mux5~2_combout ),
	.cin(gnd),
	.combout(\CPU|WideXnor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideXnor0~0 .lut_mask = 16'h1ED2;
defparam \CPU|WideXnor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \CPU|WideXnor0~1 (
// Equation(s):
// \CPU|WideXnor0~1_combout  = \CPU|Mux4~1_combout  $ (\CPU|Mux6~1_combout  $ (\CPU|Mux1~1_combout  $ (\CPU|Mux7~1_combout )))

	.dataa(\CPU|Mux4~1_combout ),
	.datab(\CPU|Mux6~1_combout ),
	.datac(\CPU|Mux1~1_combout ),
	.datad(\CPU|Mux7~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideXnor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideXnor0~1 .lut_mask = 16'h6996;
defparam \CPU|WideXnor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \CPU|WideXnor0~2 (
// Equation(s):
// \CPU|WideXnor0~2_combout  = \CPU|Mux2~2_combout  $ (\CPU|WideXnor0~0_combout  $ (\CPU|Mux3~1_combout  $ (!\CPU|WideXnor0~1_combout )))

	.dataa(\CPU|Mux2~2_combout ),
	.datab(\CPU|WideXnor0~0_combout ),
	.datac(\CPU|Mux3~1_combout ),
	.datad(\CPU|WideXnor0~1_combout ),
	.cin(gnd),
	.combout(\CPU|WideXnor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideXnor0~2 .lut_mask = 16'h9669;
defparam \CPU|WideXnor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N9
dffeas \CPU|FP (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|FP~0_combout ),
	.asdata(\CPU|WideXnor0~2_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|save_alu~q ),
	.ena(\CPU|FZ~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|FP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|FP .is_wysiwyg = "true";
defparam \CPU|FP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N8
cycloneive_lcell_comb \CPU|Z~55 (
// Equation(s):
// \CPU|Z~55_combout  = (\CPU|always3~7_combout  & ((\CPU|D [2]) # ((\CPU|always3~8_combout )))) # (!\CPU|always3~7_combout  & (((\CPU|B [2] & !\CPU|always3~8_combout ))))

	.dataa(\CPU|always3~7_combout ),
	.datab(\CPU|D [2]),
	.datac(\CPU|B [2]),
	.datad(\CPU|always3~8_combout ),
	.cin(gnd),
	.combout(\CPU|Z~55_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~55 .lut_mask = 16'hAAD8;
defparam \CPU|Z~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N30
cycloneive_lcell_comb \CPU|Z~56 (
// Equation(s):
// \CPU|Z~56_combout  = (\CPU|Z~55_combout  & (((\CPU|A [2])) # (!\CPU|always3~8_combout ))) # (!\CPU|Z~55_combout  & (\CPU|always3~8_combout  & ((\CPU|H [2]))))

	.dataa(\CPU|Z~55_combout ),
	.datab(\CPU|always3~8_combout ),
	.datac(\CPU|A [2]),
	.datad(\CPU|H [2]),
	.cin(gnd),
	.combout(\CPU|Z~56_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~56 .lut_mask = 16'hE6A2;
defparam \CPU|Z~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \CPU|Z~57 (
// Equation(s):
// \CPU|Z~57_combout  = (\CPU|Z[7]~18_combout  & (((\CPU|Z[7]~15_combout )))) # (!\CPU|Z[7]~18_combout  & ((\CPU|Z[7]~15_combout  & (\CPU|SP [2])) # (!\CPU|Z[7]~15_combout  & ((\CPU|Z~56_combout )))))

	.dataa(\CPU|SP [2]),
	.datab(\CPU|Z[7]~18_combout ),
	.datac(\CPU|Z[7]~15_combout ),
	.datad(\CPU|Z~56_combout ),
	.cin(gnd),
	.combout(\CPU|Z~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~57 .lut_mask = 16'hE3E0;
defparam \CPU|Z~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \CPU|Z~58 (
// Equation(s):
// \CPU|Z~58_combout  = (\CPU|Z[7]~18_combout  & ((\CPU|Z~57_combout  & (\CPU|FP~q )) # (!\CPU|Z~57_combout  & ((\CPU|L [2]))))) # (!\CPU|Z[7]~18_combout  & (((\CPU|Z~57_combout ))))

	.dataa(\CPU|FP~q ),
	.datab(\CPU|Z[7]~18_combout ),
	.datac(\CPU|L [2]),
	.datad(\CPU|Z~57_combout ),
	.cin(gnd),
	.combout(\CPU|Z~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~58 .lut_mask = 16'hBBC0;
defparam \CPU|Z~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \CPU|Selector45~0 (
// Equation(s):
// \CPU|Selector45~0_combout  = (\CPU|state.011~q  & ((\CPU|L [2]))) # (!\CPU|state.011~q  & (\CPU|L[2]~2_combout ))

	.dataa(\CPU|L[2]~2_combout ),
	.datab(\CPU|L [2]),
	.datac(gnd),
	.datad(\CPU|state.011~q ),
	.cin(gnd),
	.combout(\CPU|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector45~0 .lut_mask = 16'hCCAA;
defparam \CPU|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \CPU|E[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|E[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|E [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|E[2] .is_wysiwyg = "true";
defparam \CPU|E[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N31
dffeas \CPU|C[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|L[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|C[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|C [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|C[2] .is_wysiwyg = "true";
defparam \CPU|C[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \CPU|Z~60 (
// Equation(s):
// \CPU|Z~60_combout  = (\CPU|Z[7]~14_combout  & ((\CPU|C [2]) # ((!\CPU|Z[2]~59_combout )))) # (!\CPU|Z[7]~14_combout  & (((\CPU|comb~0_combout  & \CPU|Z[2]~59_combout ))))

	.dataa(\CPU|C [2]),
	.datab(\CPU|comb~0_combout ),
	.datac(\CPU|Z[7]~14_combout ),
	.datad(\CPU|Z[2]~59_combout ),
	.cin(gnd),
	.combout(\CPU|Z~60_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~60 .lut_mask = 16'hACF0;
defparam \CPU|Z~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \CPU|Z~61 (
// Equation(s):
// \CPU|Z~61_combout  = (\CPU|Z[7]~11_combout  & (((\CPU|Z~60_combout )))) # (!\CPU|Z[7]~11_combout  & ((\CPU|Z~60_combout  & ((\CPU|E [2]))) # (!\CPU|Z~60_combout  & (\CPU|Z~58_combout ))))

	.dataa(\CPU|Z~58_combout ),
	.datab(\CPU|Z[7]~11_combout ),
	.datac(\CPU|E [2]),
	.datad(\CPU|Z~60_combout ),
	.cin(gnd),
	.combout(\CPU|Z~61_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~61 .lut_mask = 16'hFC22;
defparam \CPU|Z~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N18
cycloneive_lcell_comb \CPU|Z~86 (
// Equation(s):
// \CPU|Z~86_combout  = (\CPU|M1n~combout  & ((\CPU|M1~q  & (\CPU|Z~61_combout )) # (!\CPU|M1~q  & ((\Mux5~7_combout ))))) # (!\CPU|M1n~combout  & (\CPU|Z~61_combout ))

	.dataa(\CPU|M1n~combout ),
	.datab(\CPU|Z~61_combout ),
	.datac(\CPU|M1~q ),
	.datad(\Mux5~7_combout ),
	.cin(gnd),
	.combout(\CPU|Z~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z~86 .lut_mask = 16'hCEC4;
defparam \CPU|Z~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \CPU|Z[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|Z~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|Z[2]~63_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|Z [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|Z[2] .is_wysiwyg = "true";
defparam \CPU|Z[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
cycloneive_lcell_comb \CPU|Z1[2]~4 (
// Equation(s):
// \CPU|Z1[2]~4_combout  = (\CPU|incdec~q  & ((\CPU|Add3~4_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [2]))

	.dataa(gnd),
	.datab(\CPU|Z [2]),
	.datac(\CPU|incdec~q ),
	.datad(\CPU|Add3~4_combout ),
	.cin(gnd),
	.combout(\CPU|Z1[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z1[2]~4 .lut_mask = 16'hFC0C;
defparam \CPU|Z1[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N2
cycloneive_lcell_comb \CPU|Selector93~0 (
// Equation(s):
// \CPU|Selector93~0_combout  = (\CPU|state.001~q  & ((\CPU|Z1[2]~4_combout ) # ((\CPU|odata [2] & \CPU|odata~18_combout )))) # (!\CPU|state.001~q  & (\CPU|odata [2] & (\CPU|odata~18_combout )))

	.dataa(\CPU|state.001~q ),
	.datab(\CPU|odata [2]),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|Z1[2]~4_combout ),
	.cin(gnd),
	.combout(\CPU|Selector93~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector93~0 .lut_mask = 16'hEAC0;
defparam \CPU|Selector93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N26
cycloneive_lcell_comb \CPU|odata~88 (
// Equation(s):
// \CPU|odata~88_combout  = (\CPU|odata [2]) # ((!\CPU|state.010~q  & (!\CPU|state.011~q  & !\CPU|state.100~q )))

	.dataa(\CPU|odata [2]),
	.datab(\CPU|state.010~q ),
	.datac(\CPU|state.011~q ),
	.datad(\CPU|state.100~q ),
	.cin(gnd),
	.combout(\CPU|odata~88_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~88 .lut_mask = 16'hAAAB;
defparam \CPU|odata~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cycloneive_lcell_comb \CPU|odata~89 (
// Equation(s):
// \CPU|odata~89_combout  = (\CPU|call~q  & (\CPU|PC [10])) # (!\CPU|call~q  & ((\CPU|W [2])))

	.dataa(\CPU|call~q ),
	.datab(gnd),
	.datac(\CPU|PC [10]),
	.datad(\CPU|W [2]),
	.cin(gnd),
	.combout(\CPU|odata~89_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~89 .lut_mask = 16'hF5A0;
defparam \CPU|odata~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
cycloneive_lcell_comb \CPU|odata~90 (
// Equation(s):
// \CPU|odata~90_combout  = (\CPU|call~q  & (\CPU|PC [2])) # (!\CPU|call~q  & ((\CPU|Z [2])))

	.dataa(\CPU|PC [2]),
	.datab(\CPU|Z [2]),
	.datac(gnd),
	.datad(\CPU|call~q ),
	.cin(gnd),
	.combout(\CPU|odata~90_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~90 .lut_mask = 16'hAACC;
defparam \CPU|odata~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cycloneive_lcell_comb \CPU|odata~91 (
// Equation(s):
// \CPU|odata~91_combout  = (\CPU|M10~q  & ((\CPU|odata~89_combout ) # ((\CPU|xthl~q )))) # (!\CPU|M10~q  & (((\CPU|odata~90_combout  & !\CPU|xthl~q ))))

	.dataa(\CPU|odata~89_combout ),
	.datab(\CPU|odata~90_combout ),
	.datac(\CPU|M10~q ),
	.datad(\CPU|xthl~q ),
	.cin(gnd),
	.combout(\CPU|odata~91_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~91 .lut_mask = 16'hF0AC;
defparam \CPU|odata~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N28
cycloneive_lcell_comb \CPU|odata~92 (
// Equation(s):
// \CPU|odata~92_combout  = (\CPU|xthl~q  & ((\CPU|odata~91_combout  & ((\CPU|H [2]))) # (!\CPU|odata~91_combout  & (\CPU|L [2])))) # (!\CPU|xthl~q  & (((\CPU|odata~91_combout ))))

	.dataa(\CPU|xthl~q ),
	.datab(\CPU|L [2]),
	.datac(\CPU|H [2]),
	.datad(\CPU|odata~91_combout ),
	.cin(gnd),
	.combout(\CPU|odata~92_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~92 .lut_mask = 16'hF588;
defparam \CPU|odata~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N12
cycloneive_lcell_comb \CPU|odata~93 (
// Equation(s):
// \CPU|odata~93_combout  = (\CPU|odata~88_combout  & (!\CPU|always3~1_combout  & ((\CPU|odata~92_combout ) # (!\CPU|state.001~q ))))

	.dataa(\CPU|odata~88_combout ),
	.datab(\CPU|odata~92_combout ),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|always3~1_combout ),
	.cin(gnd),
	.combout(\CPU|odata~93_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~93 .lut_mask = 16'h008A;
defparam \CPU|odata~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N22
cycloneive_lcell_comb \CPU|odata~81 (
// Equation(s):
// \CPU|odata~81_combout  = (\CPU|odata [2] & ((\CPU|M8~q ) # ((\CPU|M9~q )))) # (!\CPU|odata [2] & (!\CPU|state.000~q  & ((\CPU|M8~q ) # (\CPU|M9~q ))))

	.dataa(\CPU|odata [2]),
	.datab(\CPU|M8~q ),
	.datac(\CPU|state.000~q ),
	.datad(\CPU|M9~q ),
	.cin(gnd),
	.combout(\CPU|odata~81_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~81 .lut_mask = 16'hAF8C;
defparam \CPU|odata~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N24
cycloneive_lcell_comb \CPU|odata~82 (
// Equation(s):
// \CPU|odata~82_combout  = (\CPU|M14~q  & ((\CPU|M15~q  & (\CPU|L [2])) # (!\CPU|M15~q  & ((\CPU|A [2])))))

	.dataa(\CPU|M15~q ),
	.datab(\CPU|L [2]),
	.datac(\CPU|A [2]),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|odata~82_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~82 .lut_mask = 16'hD800;
defparam \CPU|odata~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N16
cycloneive_lcell_comb \CPU|odata~83 (
// Equation(s):
// \CPU|odata~83_combout  = (\CPU|state.001~q  & ((\CPU|odata~82_combout ) # ((\CPU|H [2] & !\CPU|M14~q ))))

	.dataa(\CPU|H [2]),
	.datab(\CPU|M14~q ),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|odata~82_combout ),
	.cin(gnd),
	.combout(\CPU|odata~83_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~83 .lut_mask = 16'hF020;
defparam \CPU|odata~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N20
cycloneive_lcell_comb \CPU|odata~84 (
// Equation(s):
// \CPU|odata~84_combout  = (!\CPU|always3~3_combout  & ((\CPU|odata~83_combout ) # ((\CPU|odata [2] & \CPU|odata~18_combout ))))

	.dataa(\CPU|odata [2]),
	.datab(\CPU|odata~83_combout ),
	.datac(\CPU|always3~3_combout ),
	.datad(\CPU|odata~18_combout ),
	.cin(gnd),
	.combout(\CPU|odata~84_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~84 .lut_mask = 16'h0E0C;
defparam \CPU|odata~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cycloneive_lcell_comb \CPU|odata~85 (
// Equation(s):
// \CPU|odata~85_combout  = (!\CPU|always3~0_combout  & ((\CPU|odata~84_combout ) # ((\CPU|odata [2] & \CPU|odata~23_combout ))))

	.dataa(\CPU|odata~84_combout ),
	.datab(\CPU|always3~0_combout ),
	.datac(\CPU|odata [2]),
	.datad(\CPU|odata~23_combout ),
	.cin(gnd),
	.combout(\CPU|odata~85_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~85 .lut_mask = 16'h3222;
defparam \CPU|odata~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N26
cycloneive_lcell_comb \CPU|odata~86 (
// Equation(s):
// \CPU|odata~86_combout  = (\CPU|odata [2] & \CPU|state.000~q )

	.dataa(gnd),
	.datab(\CPU|odata [2]),
	.datac(gnd),
	.datad(\CPU|state.000~q ),
	.cin(gnd),
	.combout(\CPU|odata~86_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~86 .lut_mask = 16'hCC00;
defparam \CPU|odata~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N10
cycloneive_lcell_comb \CPU|odata~87 (
// Equation(s):
// \CPU|odata~87_combout  = (\CPU|always3~1_combout  & ((\CPU|odata~85_combout ) # ((\CPU|always3~0_combout  & \CPU|odata~86_combout ))))

	.dataa(\CPU|odata~85_combout ),
	.datab(\CPU|always3~1_combout ),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|odata~86_combout ),
	.cin(gnd),
	.combout(\CPU|odata~87_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~87 .lut_mask = 16'hC888;
defparam \CPU|odata~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N6
cycloneive_lcell_comb \CPU|odata~94 (
// Equation(s):
// \CPU|odata~94_combout  = (\CPU|odata~81_combout ) # ((\CPU|always3~2_combout  & ((\CPU|odata~93_combout ) # (\CPU|odata~87_combout ))))

	.dataa(\CPU|odata~93_combout ),
	.datab(\CPU|odata~81_combout ),
	.datac(\CPU|always3~2_combout ),
	.datad(\CPU|odata~87_combout ),
	.cin(gnd),
	.combout(\CPU|odata~94_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~94 .lut_mask = 16'hFCEC;
defparam \CPU|odata~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N0
cycloneive_lcell_comb \CPU|odata~80 (
// Equation(s):
// \CPU|odata~80_combout  = (\CPU|A [2] & ((\CPU|state.001~q ) # ((\CPU|odata [2] & \CPU|odata~18_combout )))) # (!\CPU|A [2] & (\CPU|odata [2] & (\CPU|odata~18_combout )))

	.dataa(\CPU|A [2]),
	.datab(\CPU|odata [2]),
	.datac(\CPU|odata~18_combout ),
	.datad(\CPU|state.001~q ),
	.cin(gnd),
	.combout(\CPU|odata~80_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~80 .lut_mask = 16'hEAC0;
defparam \CPU|odata~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N8
cycloneive_lcell_comb \CPU|odata~95 (
// Equation(s):
// \CPU|odata~95_combout  = (!\CPU|M6~q  & ((\CPU|M7~q  & ((\CPU|odata~80_combout ))) # (!\CPU|M7~q  & (\CPU|odata~94_combout ))))

	.dataa(\CPU|M7~q ),
	.datab(\CPU|M6~q ),
	.datac(\CPU|odata~94_combout ),
	.datad(\CPU|odata~80_combout ),
	.cin(gnd),
	.combout(\CPU|odata~95_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~95 .lut_mask = 16'h3210;
defparam \CPU|odata~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N10
cycloneive_lcell_comb \CPU|odata~136 (
// Equation(s):
// \CPU|odata~136_combout  = (\CPU|odata~95_combout ) # ((\CPU|state.000~q  & (\CPU|M6~q  & \CPU|odata [2])))

	.dataa(\CPU|state.000~q ),
	.datab(\CPU|M6~q ),
	.datac(\CPU|odata~95_combout ),
	.datad(\CPU|odata [2]),
	.cin(gnd),
	.combout(\CPU|odata~136_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~136 .lut_mask = 16'hF8F0;
defparam \CPU|odata~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N20
cycloneive_lcell_comb \CPU|odata[2]~1 (
// Equation(s):
// \CPU|odata[2]~1_combout  = (\CPU|M5~q  & (\CPU|Selector93~0_combout )) # (!\CPU|M5~q  & ((\CPU|odata~136_combout )))

	.dataa(\CPU|M5~q ),
	.datab(\CPU|Selector93~0_combout ),
	.datac(gnd),
	.datad(\CPU|odata~136_combout ),
	.cin(gnd),
	.combout(\CPU|odata[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata[2]~1 .lut_mask = 16'hDD88;
defparam \CPU|odata[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N21
dffeas \CPU|odata[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|odata[2]~1_combout ),
	.asdata(\CPU|odata~86_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU|always3~4_combout ),
	.sload(\CPU|odata~15_combout ),
	.ena(\cpu_ce2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|odata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|odata[2] .is_wysiwyg = "true";
defparam \CPU|odata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N14
cycloneive_lcell_comb \dma|mode[2]~feeder (
// Equation(s):
// \dma|mode[2]~feeder_combout  = \CPU|odata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [2]),
	.cin(gnd),
	.combout(\dma|mode[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|mode[2]~feeder .lut_mask = 16'hFF00;
defparam \dma|mode[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N22
cycloneive_lcell_comb \dma|mode[2]~0 (
// Equation(s):
// \dma|mode[2]~0_combout  = (\dma|exiwe_n~q  & (\CPU|addr [3] & !\dma_we_n~combout ))

	.dataa(gnd),
	.datab(\dma|exiwe_n~q ),
	.datac(\CPU|addr [3]),
	.datad(\dma_we_n~combout ),
	.cin(gnd),
	.combout(\dma|mode[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|mode[2]~0 .lut_mask = 16'h00C0;
defparam \dma|mode[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N15
dffeas \dma|mode[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|mode[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|mode[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|mode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dma|mode[2] .is_wysiwyg = "true";
defparam \dma|mode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N10
cycloneive_lcell_comb \dma|mdrq[2] (
// Equation(s):
// \dma|mdrq [2] = (\crt|drq~q  & \dma|mode [2])

	.dataa(gnd),
	.datab(\crt|drq~q ),
	.datac(gnd),
	.datad(\dma|mode [2]),
	.cin(gnd),
	.combout(\dma|mdrq [2]),
	.cout());
// synopsys translate_off
defparam \dma|mdrq[2] .lut_mask = 16'hCC00;
defparam \dma|mdrq[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N30
cycloneive_lcell_comb \dma|Selector6~0 (
// Equation(s):
// \dma|Selector6~0_combout  = (\dma|dack [2] & ((\dma|mdrq [2]) # ((!\dma|state.ST_T2~q ) # (!\dma|channel [1]))))

	.dataa(\dma|mdrq [2]),
	.datab(\dma|channel [1]),
	.datac(\dma|dack [2]),
	.datad(\dma|state.ST_T2~q ),
	.cin(gnd),
	.combout(\dma|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Selector6~0 .lut_mask = 16'hB0F0;
defparam \dma|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N22
cycloneive_lcell_comb \dma|Selector6~1 (
// Equation(s):
// \dma|Selector6~1_combout  = (\dma|Selector6~0_combout ) # ((!\dma|state.ST_T2~q  & (\dma|state.ST_T1~q  & \dma|channel [1])))

	.dataa(\dma|state.ST_T2~q ),
	.datab(\dma|state.ST_T1~q ),
	.datac(\dma|Selector6~0_combout ),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\dma|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Selector6~1 .lut_mask = 16'hF4F0;
defparam \dma|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N23
dffeas \dma|dack[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|dack [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dma|dack[2] .is_wysiwyg = "true";
defparam \dma|dack[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N0
cycloneive_lcell_comb \crt|init3[6]~feeder (
// Equation(s):
// \crt|init3[6]~feeder_combout  = \CPU|odata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [6]),
	.cin(gnd),
	.combout(\crt|init3[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|init3[6]~feeder .lut_mask = 16'hFF00;
defparam \crt|init3[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \crt|init3[6]~0 (
// Equation(s):
// \crt|init3[6]~0_combout  = (!\crt|pstate [0] & (!\crt|pstate [1] & (\crt|pstate [2] & \crt|cury[5]~5_combout )))

	.dataa(\crt|pstate [0]),
	.datab(\crt|pstate [1]),
	.datac(\crt|pstate [2]),
	.datad(\crt|cury[5]~5_combout ),
	.cin(gnd),
	.combout(\crt|init3[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|init3[6]~0 .lut_mask = 16'h1000;
defparam \crt|init3[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y15_N1
dffeas \crt|init3[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|init3[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|init3[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init3 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init3[6] .is_wysiwyg = "true";
defparam \crt|init3[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y15_N22
cycloneive_lcell_comb \crt|istate~0 (
// Equation(s):
// \crt|istate~0_combout  = (\ramd|odata [7] & (!\ramd|odata [6] & !\crt|init3 [6]))

	.dataa(gnd),
	.datab(\ramd|odata [7]),
	.datac(\ramd|odata [6]),
	.datad(\crt|init3 [6]),
	.cin(gnd),
	.combout(\crt|istate~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|istate~0 .lut_mask = 16'h000C;
defparam \crt|istate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N2
cycloneive_lcell_comb \crt|always0~7 (
// Equation(s):
// \crt|always0~7_combout  = (\crt|drq~q  & \dma|dack [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\crt|drq~q ),
	.datad(\dma|dack [2]),
	.cin(gnd),
	.combout(\crt|always0~7_combout ),
	.cout());
// synopsys translate_off
defparam \crt|always0~7 .lut_mask = 16'hF000;
defparam \crt|always0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N20
cycloneive_lcell_comb \crt|istate~1 (
// Equation(s):
// \crt|istate~1_combout  = (\vid|cce~combout  & ((\crt|istate~q  & ((!\crt|always0~7_combout ))) # (!\crt|istate~q  & (\crt|istate~0_combout  & \crt|always0~7_combout )))) # (!\vid|cce~combout  & (((\crt|istate~q ))))

	.dataa(\vid|cce~combout ),
	.datab(\crt|istate~0_combout ),
	.datac(\crt|istate~q ),
	.datad(\crt|always0~7_combout ),
	.cin(gnd),
	.combout(\crt|istate~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|istate~1 .lut_mask = 16'h58F0;
defparam \crt|istate~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N21
dffeas \crt|istate (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|istate~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|istate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|istate .is_wysiwyg = "true";
defparam \crt|istate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N10
cycloneive_lcell_comb \crt|dmae~0 (
// Equation(s):
// \crt|dmae~0_combout  = (\dma|dack [2] & (\crt|drq~q  & !\crt|istate~q ))

	.dataa(gnd),
	.datab(\dma|dack [2]),
	.datac(\crt|drq~q ),
	.datad(\crt|istate~q ),
	.cin(gnd),
	.combout(\crt|dmae~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|dmae~0 .lut_mask = 16'h00C0;
defparam \crt|dmae~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y34_N1
cycloneive_io_ibuf \SDRAM_DQ[4]~input (
	.i(SDRAM_DQ[4]),
	.ibar(gnd),
	.o(\SDRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[4]~input .bus_hold = "false";
defparam \SDRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y13_N17
dffeas \ramd|odata[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ramd|odata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|odata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|odata[4] .is_wysiwyg = "true";
defparam \ramd|odata[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cycloneive_io_ibuf \SDRAM_DQ[5]~input (
	.i(SDRAM_DQ[5]),
	.ibar(gnd),
	.o(\SDRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[5]~input .bus_hold = "false";
defparam \SDRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N30
cycloneive_lcell_comb \ramd|odata[5]~feeder (
// Equation(s):
// \ramd|odata[5]~feeder_combout  = \SDRAM_DQ[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\ramd|odata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|odata[5]~feeder .lut_mask = 16'hFF00;
defparam \ramd|odata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y13_N31
dffeas \ramd|odata[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|odata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ramd|odata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|odata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|odata[5] .is_wysiwyg = "true";
defparam \ramd|odata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \crt|always0~6 (
// Equation(s):
// \crt|always0~6_combout  = (\ramd|odata [4] & (\ramd|odata [5] & (\ramd|odata [6] & \ramd|odata [0])))

	.dataa(\ramd|odata [4]),
	.datab(\ramd|odata [5]),
	.datac(\ramd|odata [6]),
	.datad(\ramd|odata [0]),
	.cin(gnd),
	.combout(\crt|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \crt|always0~6 .lut_mask = 16'h8000;
defparam \crt|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N6
cycloneive_lcell_comb \crt|Add9~0 (
// Equation(s):
// \crt|Add9~0_combout  = \crt|ipos [0] $ (VCC)
// \crt|Add9~1  = CARRY(\crt|ipos [0])

	.dataa(gnd),
	.datab(\crt|ipos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\crt|Add9~0_combout ),
	.cout(\crt|Add9~1 ));
// synopsys translate_off
defparam \crt|Add9~0 .lut_mask = 16'h33CC;
defparam \crt|Add9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N4
cycloneive_lcell_comb \crt|Add9~20 (
// Equation(s):
// \crt|Add9~20_combout  = (\crt|dmae~0_combout  & ((\crt|Add9~0_combout ) # ((\ramd|odata [7] & \crt|always0~6_combout ))))

	.dataa(\crt|dmae~0_combout ),
	.datab(\ramd|odata [7]),
	.datac(\crt|always0~6_combout ),
	.datad(\crt|Add9~0_combout ),
	.cin(gnd),
	.combout(\crt|Add9~20_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add9~20 .lut_mask = 16'hAA80;
defparam \crt|Add9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N4
cycloneive_lcell_comb \crt|always0~2 (
// Equation(s):
// \crt|always0~2_combout  = (\vid|h_cnt [6]) # ((\vid|h_cnt [8]) # ((\vid|h_cnt [7]) # (\vid|h_cnt [4])))

	.dataa(\vid|h_cnt [6]),
	.datab(\vid|h_cnt [8]),
	.datac(\vid|h_cnt [7]),
	.datad(\vid|h_cnt [4]),
	.cin(gnd),
	.combout(\crt|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|always0~2 .lut_mask = 16'hFFFE;
defparam \crt|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N10
cycloneive_lcell_comb \crt|always0~3 (
// Equation(s):
// \crt|always0~3_combout  = (\vid|h_cnt [5]) # ((\vid|h_cnt [3]) # ((\vid|h_cnt [2]) # (\crt|always0~2_combout )))

	.dataa(\vid|h_cnt [5]),
	.datab(\vid|h_cnt [3]),
	.datac(\vid|h_cnt [2]),
	.datad(\crt|always0~2_combout ),
	.cin(gnd),
	.combout(\crt|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|always0~3 .lut_mask = 16'hFFFE;
defparam \crt|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \vid|LessThan0~1 (
// Equation(s):
// \vid|LessThan0~1_combout  = ((!\vid|h_cnt [7]) # (!\vid|h_cnt [6])) # (!\vid|h_cnt [8])

	.dataa(gnd),
	.datab(\vid|h_cnt [8]),
	.datac(\vid|h_cnt [6]),
	.datad(\vid|h_cnt [7]),
	.cin(gnd),
	.combout(\vid|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|LessThan0~1 .lut_mask = 16'h3FFF;
defparam \vid|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \vid|LessThan0~0 (
// Equation(s):
// \vid|LessThan0~0_combout  = (!\vid|h_cnt [5] & (((!\vid|h_cnt [2] & !\vid|h_cnt [3])) # (!\vid|h_cnt [4])))

	.dataa(\vid|h_cnt [2]),
	.datab(\vid|h_cnt [3]),
	.datac(\vid|h_cnt [4]),
	.datad(\vid|h_cnt [5]),
	.cin(gnd),
	.combout(\vid|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|LessThan0~0 .lut_mask = 16'h001F;
defparam \vid|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \vid|address_in[14]~14 (
// Equation(s):
// \vid|address_in[14]~14_combout  = (!\vid|h_cnt [9] & ((\vid|LessThan0~1_combout ) # (\vid|LessThan0~0_combout )))

	.dataa(\vid|LessThan0~1_combout ),
	.datab(gnd),
	.datac(\vid|h_cnt [9]),
	.datad(\vid|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\vid|address_in[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vid|address_in[14]~14 .lut_mask = 16'h0F0A;
defparam \vid|address_in[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \crt|always0~4 (
// Equation(s):
// \crt|always0~4_combout  = (\vid|h_cnt [10]) # ((\vid|address_in[14]~14_combout ) # ((\vid|h_cnt [9] & \crt|always0~3_combout )))

	.dataa(\vid|h_cnt [9]),
	.datab(\vid|h_cnt [10]),
	.datac(\crt|always0~3_combout ),
	.datad(\vid|address_in[14]~14_combout ),
	.cin(gnd),
	.combout(\crt|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|always0~4 .lut_mask = 16'hFFEC;
defparam \crt|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \crt|chline[0]~5 (
// Equation(s):
// \crt|chline[0]~5_combout  = \crt|chline [0] $ (VCC)
// \crt|chline[0]~6  = CARRY(\crt|chline [0])

	.dataa(\crt|chline [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\crt|chline[0]~5_combout ),
	.cout(\crt|chline[0]~6 ));
// synopsys translate_off
defparam \crt|chline[0]~5 .lut_mask = 16'h55AA;
defparam \crt|chline[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneive_lcell_comb \vid|v_cnt[10]~0 (
// Equation(s):
// \vid|v_cnt[10]~0_combout  = (\vid|Equal4~2_combout  & (\vid|Equal4~1_combout  & (\vid|Equal2~0_combout  & \vid|Equal4~0_combout )))

	.dataa(\vid|Equal4~2_combout ),
	.datab(\vid|Equal4~1_combout ),
	.datac(\vid|Equal2~0_combout ),
	.datad(\vid|Equal4~0_combout ),
	.cin(gnd),
	.combout(\vid|v_cnt[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|v_cnt[10]~0 .lut_mask = 16'h8000;
defparam \vid|v_cnt[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N11
dffeas \vid|v_cnt[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt[4] .is_wysiwyg = "true";
defparam \vid|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cycloneive_lcell_comb \vid|Add3~6 (
// Equation(s):
// \vid|Add3~6_combout  = (\vid|v_cnt [3] & (!\vid|Add3~5 )) # (!\vid|v_cnt [3] & ((\vid|Add3~5 ) # (GND)))
// \vid|Add3~7  = CARRY((!\vid|Add3~5 ) # (!\vid|v_cnt [3]))

	.dataa(gnd),
	.datab(\vid|v_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add3~5 ),
	.combout(\vid|Add3~6_combout ),
	.cout(\vid|Add3~7 ));
// synopsys translate_off
defparam \vid|Add3~6 .lut_mask = 16'h3C3F;
defparam \vid|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneive_lcell_comb \vid|Add3~8 (
// Equation(s):
// \vid|Add3~8_combout  = (\vid|v_cnt [4] & (\vid|Add3~7  $ (GND))) # (!\vid|v_cnt [4] & (!\vid|Add3~7  & VCC))
// \vid|Add3~9  = CARRY((\vid|v_cnt [4] & !\vid|Add3~7 ))

	.dataa(gnd),
	.datab(\vid|v_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add3~7 ),
	.combout(\vid|Add3~8_combout ),
	.cout(\vid|Add3~9 ));
// synopsys translate_off
defparam \vid|Add3~8 .lut_mask = 16'hC30C;
defparam \vid|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cycloneive_lcell_comb \vid|Add3~0 (
// Equation(s):
// \vid|Add3~0_combout  = \vid|v_cnt [0] $ (VCC)
// \vid|Add3~1  = CARRY(\vid|v_cnt [0])

	.dataa(gnd),
	.datab(\vid|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|Add3~0_combout ),
	.cout(\vid|Add3~1 ));
// synopsys translate_off
defparam \vid|Add3~0 .lut_mask = 16'h33CC;
defparam \vid|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N3
dffeas \vid|v_cnt[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt[0] .is_wysiwyg = "true";
defparam \vid|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cycloneive_lcell_comb \vid|Add3~2 (
// Equation(s):
// \vid|Add3~2_combout  = (\vid|v_cnt [1] & (!\vid|Add3~1 )) # (!\vid|v_cnt [1] & ((\vid|Add3~1 ) # (GND)))
// \vid|Add3~3  = CARRY((!\vid|Add3~1 ) # (!\vid|v_cnt [1]))

	.dataa(gnd),
	.datab(\vid|v_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add3~1 ),
	.combout(\vid|Add3~2_combout ),
	.cout(\vid|Add3~3 ));
// synopsys translate_off
defparam \vid|Add3~2 .lut_mask = 16'h3C3F;
defparam \vid|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \vid|v_cnt[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt[1] .is_wysiwyg = "true";
defparam \vid|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneive_lcell_comb \vid|Add3~4 (
// Equation(s):
// \vid|Add3~4_combout  = (\vid|v_cnt [2] & (\vid|Add3~3  $ (GND))) # (!\vid|v_cnt [2] & (!\vid|Add3~3  & VCC))
// \vid|Add3~5  = CARRY((\vid|v_cnt [2] & !\vid|Add3~3 ))

	.dataa(gnd),
	.datab(\vid|v_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add3~3 ),
	.combout(\vid|Add3~4_combout ),
	.cout(\vid|Add3~5 ));
// synopsys translate_off
defparam \vid|Add3~4 .lut_mask = 16'hC30C;
defparam \vid|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneive_lcell_comb \vid|Equal5~0 (
// Equation(s):
// \vid|Equal5~0_combout  = (\vid|Add3~6_combout  & (\vid|Add3~4_combout  & (!\vid|Add3~2_combout  & !\vid|Add3~0_combout )))

	.dataa(\vid|Add3~6_combout ),
	.datab(\vid|Add3~4_combout ),
	.datac(\vid|Add3~2_combout ),
	.datad(\vid|Add3~0_combout ),
	.cin(gnd),
	.combout(\vid|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal5~0 .lut_mask = 16'h0008;
defparam \vid|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneive_lcell_comb \vid|v_cnt~3 (
// Equation(s):
// \vid|v_cnt~3_combout  = (\vid|Add3~12_combout  & (((!\vid|Equal5~0_combout ) # (!\vid|Equal5~1_combout )) # (!\vid|Equal5~2_combout )))

	.dataa(\vid|Equal5~2_combout ),
	.datab(\vid|Add3~12_combout ),
	.datac(\vid|Equal5~1_combout ),
	.datad(\vid|Equal5~0_combout ),
	.cin(gnd),
	.combout(\vid|v_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|v_cnt~3 .lut_mask = 16'h4CCC;
defparam \vid|v_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \vid|v_cnt[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt[6] .is_wysiwyg = "true";
defparam \vid|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cycloneive_lcell_comb \vid|Add3~10 (
// Equation(s):
// \vid|Add3~10_combout  = (\vid|v_cnt [5] & (!\vid|Add3~9 )) # (!\vid|v_cnt [5] & ((\vid|Add3~9 ) # (GND)))
// \vid|Add3~11  = CARRY((!\vid|Add3~9 ) # (!\vid|v_cnt [5]))

	.dataa(\vid|v_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add3~9 ),
	.combout(\vid|Add3~10_combout ),
	.cout(\vid|Add3~11 ));
// synopsys translate_off
defparam \vid|Add3~10 .lut_mask = 16'h5A5F;
defparam \vid|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cycloneive_lcell_comb \vid|v_cnt~1 (
// Equation(s):
// \vid|v_cnt~1_combout  = (\vid|Add3~10_combout  & (((!\vid|Equal5~0_combout ) # (!\vid|Equal5~1_combout )) # (!\vid|Equal5~2_combout )))

	.dataa(\vid|Equal5~2_combout ),
	.datab(\vid|Add3~10_combout ),
	.datac(\vid|Equal5~1_combout ),
	.datad(\vid|Equal5~0_combout ),
	.cin(gnd),
	.combout(\vid|v_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|v_cnt~1 .lut_mask = 16'h4CCC;
defparam \vid|v_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \vid|v_cnt[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt[5] .is_wysiwyg = "true";
defparam \vid|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cycloneive_lcell_comb \vid|Add3~12 (
// Equation(s):
// \vid|Add3~12_combout  = (\vid|v_cnt [6] & (\vid|Add3~11  $ (GND))) # (!\vid|v_cnt [6] & (!\vid|Add3~11  & VCC))
// \vid|Add3~13  = CARRY((\vid|v_cnt [6] & !\vid|Add3~11 ))

	.dataa(gnd),
	.datab(\vid|v_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add3~11 ),
	.combout(\vid|Add3~12_combout ),
	.cout(\vid|Add3~13 ));
// synopsys translate_off
defparam \vid|Add3~12 .lut_mask = 16'hC30C;
defparam \vid|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N17
dffeas \vid|v_cnt[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add3~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt[7] .is_wysiwyg = "true";
defparam \vid|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cycloneive_lcell_comb \vid|Add3~14 (
// Equation(s):
// \vid|Add3~14_combout  = (\vid|v_cnt [7] & (!\vid|Add3~13 )) # (!\vid|v_cnt [7] & ((\vid|Add3~13 ) # (GND)))
// \vid|Add3~15  = CARRY((!\vid|Add3~13 ) # (!\vid|v_cnt [7]))

	.dataa(gnd),
	.datab(\vid|v_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add3~13 ),
	.combout(\vid|Add3~14_combout ),
	.cout(\vid|Add3~15 ));
// synopsys translate_off
defparam \vid|Add3~14 .lut_mask = 16'h3C3F;
defparam \vid|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cycloneive_lcell_comb \vid|Equal5~1 (
// Equation(s):
// \vid|Equal5~1_combout  = (!\vid|Add3~8_combout  & (\vid|Add3~12_combout  & (!\vid|Add3~14_combout  & \vid|Add3~10_combout )))

	.dataa(\vid|Add3~8_combout ),
	.datab(\vid|Add3~12_combout ),
	.datac(\vid|Add3~14_combout ),
	.datad(\vid|Add3~10_combout ),
	.cin(gnd),
	.combout(\vid|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal5~1 .lut_mask = 16'h0400;
defparam \vid|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cycloneive_lcell_comb \vid|v_cnt~5 (
// Equation(s):
// \vid|v_cnt~5_combout  = (\vid|Add3~18_combout  & (((!\vid|Equal5~0_combout ) # (!\vid|Equal5~2_combout )) # (!\vid|Equal5~1_combout )))

	.dataa(\vid|Equal5~1_combout ),
	.datab(\vid|Add3~18_combout ),
	.datac(\vid|Equal5~2_combout ),
	.datad(\vid|Equal5~0_combout ),
	.cin(gnd),
	.combout(\vid|v_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \vid|v_cnt~5 .lut_mask = 16'h4CCC;
defparam \vid|v_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N29
dffeas \vid|v_cnt[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt[9] .is_wysiwyg = "true";
defparam \vid|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneive_lcell_comb \vid|Add3~16 (
// Equation(s):
// \vid|Add3~16_combout  = (\vid|v_cnt [8] & (\vid|Add3~15  $ (GND))) # (!\vid|v_cnt [8] & (!\vid|Add3~15  & VCC))
// \vid|Add3~17  = CARRY((\vid|v_cnt [8] & !\vid|Add3~15 ))

	.dataa(gnd),
	.datab(\vid|v_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add3~15 ),
	.combout(\vid|Add3~16_combout ),
	.cout(\vid|Add3~17 ));
// synopsys translate_off
defparam \vid|Add3~16 .lut_mask = 16'hC30C;
defparam \vid|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \vid|v_cnt[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add3~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt[8] .is_wysiwyg = "true";
defparam \vid|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneive_lcell_comb \vid|Add3~18 (
// Equation(s):
// \vid|Add3~18_combout  = (\vid|v_cnt [9] & (!\vid|Add3~17 )) # (!\vid|v_cnt [9] & ((\vid|Add3~17 ) # (GND)))
// \vid|Add3~19  = CARRY((!\vid|Add3~17 ) # (!\vid|v_cnt [9]))

	.dataa(gnd),
	.datab(\vid|v_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add3~17 ),
	.combout(\vid|Add3~18_combout ),
	.cout(\vid|Add3~19 ));
// synopsys translate_off
defparam \vid|Add3~18 .lut_mask = 16'h3C3F;
defparam \vid|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \vid|v_cnt[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|Add3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt[10] .is_wysiwyg = "true";
defparam \vid|v_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneive_lcell_comb \vid|Add3~20 (
// Equation(s):
// \vid|Add3~20_combout  = \vid|v_cnt [10] $ (!\vid|Add3~19 )

	.dataa(\vid|v_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vid|Add3~19 ),
	.combout(\vid|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Add3~20 .lut_mask = 16'hA5A5;
defparam \vid|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneive_lcell_comb \vid|Equal5~2 (
// Equation(s):
// \vid|Equal5~2_combout  = (\vid|Add3~18_combout  & (!\vid|Add3~16_combout  & !\vid|Add3~20_combout ))

	.dataa(gnd),
	.datab(\vid|Add3~18_combout ),
	.datac(\vid|Add3~16_combout ),
	.datad(\vid|Add3~20_combout ),
	.cin(gnd),
	.combout(\vid|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal5~2 .lut_mask = 16'h000C;
defparam \vid|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneive_lcell_comb \vid|v_cnt~4 (
// Equation(s):
// \vid|v_cnt~4_combout  = (\vid|Add3~4_combout  & (((!\vid|Equal5~0_combout ) # (!\vid|Equal5~1_combout )) # (!\vid|Equal5~2_combout )))

	.dataa(\vid|Equal5~2_combout ),
	.datab(\vid|Add3~4_combout ),
	.datac(\vid|Equal5~1_combout ),
	.datad(\vid|Equal5~0_combout ),
	.cin(gnd),
	.combout(\vid|v_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \vid|v_cnt~4 .lut_mask = 16'h4CCC;
defparam \vid|v_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N27
dffeas \vid|v_cnt[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt[2] .is_wysiwyg = "true";
defparam \vid|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cycloneive_lcell_comb \vid|v_cnt~2 (
// Equation(s):
// \vid|v_cnt~2_combout  = (\vid|Add3~6_combout  & (((!\vid|Equal5~0_combout ) # (!\vid|Equal5~2_combout )) # (!\vid|Equal5~1_combout )))

	.dataa(\vid|Add3~6_combout ),
	.datab(\vid|Equal5~1_combout ),
	.datac(\vid|Equal5~2_combout ),
	.datad(\vid|Equal5~0_combout ),
	.cin(gnd),
	.combout(\vid|v_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|v_cnt~2 .lut_mask = 16'h2AAA;
defparam \vid|v_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \vid|v_cnt[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt[3] .is_wysiwyg = "true";
defparam \vid|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cycloneive_lcell_comb \vid|vr_wg75~1 (
// Equation(s):
// \vid|vr_wg75~1_combout  = (\vid|v_cnt [7]) # ((\vid|v_cnt [3] & (!\vid|v_cnt [4] & \vid|v_cnt [2])))

	.dataa(\vid|v_cnt [3]),
	.datab(\vid|v_cnt [7]),
	.datac(\vid|v_cnt [4]),
	.datad(\vid|v_cnt [2]),
	.cin(gnd),
	.combout(\vid|vr_wg75~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vr_wg75~1 .lut_mask = 16'hCECC;
defparam \vid|vr_wg75~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneive_lcell_comb \vid|vr_wg75~2 (
// Equation(s):
// \vid|vr_wg75~2_combout  = (\vid|v_cnt [8]) # ((\vid|v_cnt [10]) # (!\vid|v_cnt [9]))

	.dataa(gnd),
	.datab(\vid|v_cnt [8]),
	.datac(\vid|v_cnt [10]),
	.datad(\vid|v_cnt [9]),
	.cin(gnd),
	.combout(\vid|vr_wg75~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vr_wg75~2 .lut_mask = 16'hFCFF;
defparam \vid|vr_wg75~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cycloneive_lcell_comb \vid|vr_wg75~0 (
// Equation(s):
// \vid|vr_wg75~0_combout  = ((\vid|v_cnt [5] & (\vid|v_cnt [4])) # (!\vid|v_cnt [5] & ((!\vid|v_cnt [3]) # (!\vid|v_cnt [4])))) # (!\vid|v_cnt [6])

	.dataa(\vid|v_cnt [5]),
	.datab(\vid|v_cnt [4]),
	.datac(\vid|v_cnt [6]),
	.datad(\vid|v_cnt [3]),
	.cin(gnd),
	.combout(\vid|vr_wg75~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vr_wg75~0 .lut_mask = 16'h9FDF;
defparam \vid|vr_wg75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \vid|vr_wg75~3 (
// Equation(s):
// \vid|vr_wg75~3_combout  = (\vid|vr_wg75~1_combout ) # ((\vid|vr_wg75~2_combout ) # (\vid|vr_wg75~0_combout ))

	.dataa(\vid|vr_wg75~1_combout ),
	.datab(\vid|vr_wg75~2_combout ),
	.datac(gnd),
	.datad(\vid|vr_wg75~0_combout ),
	.cin(gnd),
	.combout(\vid|vr_wg75~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vr_wg75~3 .lut_mask = 16'hFFEE;
defparam \vid|vr_wg75~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \crt|exvrtc (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vr_wg75~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|exvrtc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|exvrtc .is_wysiwyg = "true";
defparam \crt|exvrtc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \crt|chline[4]~7 (
// Equation(s):
// \crt|chline[4]~7_combout  = (\crt|Equal5~2_combout ) # ((!\vid|vr_wg75~3_combout  & \crt|exvrtc~q ))

	.dataa(\vid|vr_wg75~3_combout ),
	.datab(\crt|exvrtc~q ),
	.datac(gnd),
	.datad(\crt|Equal5~2_combout ),
	.cin(gnd),
	.combout(\crt|chline[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \crt|chline[4]~7 .lut_mask = 16'hFF44;
defparam \crt|chline[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \crt|always0~1 (
// Equation(s):
// \crt|always0~1_combout  = (!\vid|vr_wg75~1_combout  & (!\vid|vr_wg75~2_combout  & (\crt|exvrtc~q  & !\vid|vr_wg75~0_combout )))

	.dataa(\vid|vr_wg75~1_combout ),
	.datab(\vid|vr_wg75~2_combout ),
	.datac(\crt|exvrtc~q ),
	.datad(\vid|vr_wg75~0_combout ),
	.cin(gnd),
	.combout(\crt|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|always0~1 .lut_mask = 16'h0010;
defparam \crt|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \crt|exhrtc~feeder (
// Equation(s):
// \crt|exhrtc~feeder_combout  = \crt|always0~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|always0~4_combout ),
	.cin(gnd),
	.combout(\crt|exhrtc~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|exhrtc~feeder .lut_mask = 16'hFF00;
defparam \crt|exhrtc~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \crt|exhrtc (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|exhrtc~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|exhrtc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|exhrtc .is_wysiwyg = "true";
defparam \crt|exhrtc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \crt|chline[0]~8 (
// Equation(s):
// \crt|chline[0]~8_combout  = (\vid|cce~combout  & ((\crt|always0~1_combout ) # ((\crt|exhrtc~q  & !\crt|always0~4_combout ))))

	.dataa(\crt|always0~1_combout ),
	.datab(\crt|exhrtc~q ),
	.datac(\crt|always0~4_combout ),
	.datad(\vid|cce~combout ),
	.cin(gnd),
	.combout(\crt|chline[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \crt|chline[0]~8 .lut_mask = 16'hAE00;
defparam \crt|chline[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \crt|chline[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|chline[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|chline[4]~7_combout ),
	.sload(gnd),
	.ena(\crt|chline[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|chline [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|chline[0] .is_wysiwyg = "true";
defparam \crt|chline[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \crt|chline[1]~9 (
// Equation(s):
// \crt|chline[1]~9_combout  = (\crt|chline [1] & (!\crt|chline[0]~6 )) # (!\crt|chline [1] & ((\crt|chline[0]~6 ) # (GND)))
// \crt|chline[1]~10  = CARRY((!\crt|chline[0]~6 ) # (!\crt|chline [1]))

	.dataa(gnd),
	.datab(\crt|chline [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|chline[0]~6 ),
	.combout(\crt|chline[1]~9_combout ),
	.cout(\crt|chline[1]~10 ));
// synopsys translate_off
defparam \crt|chline[1]~9 .lut_mask = 16'h3C3F;
defparam \crt|chline[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \crt|chline[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|chline[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|chline[4]~7_combout ),
	.sload(gnd),
	.ena(\crt|chline[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|chline [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|chline[1] .is_wysiwyg = "true";
defparam \crt|chline[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \crt|chline[2]~11 (
// Equation(s):
// \crt|chline[2]~11_combout  = (\crt|chline [2] & (\crt|chline[1]~10  $ (GND))) # (!\crt|chline [2] & (!\crt|chline[1]~10  & VCC))
// \crt|chline[2]~12  = CARRY((\crt|chline [2] & !\crt|chline[1]~10 ))

	.dataa(\crt|chline [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|chline[1]~10 ),
	.combout(\crt|chline[2]~11_combout ),
	.cout(\crt|chline[2]~12 ));
// synopsys translate_off
defparam \crt|chline[2]~11 .lut_mask = 16'hA50A;
defparam \crt|chline[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y20_N11
dffeas \crt|chline[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|chline[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|chline[4]~7_combout ),
	.sload(gnd),
	.ena(\crt|chline[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|chline [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|chline[2] .is_wysiwyg = "true";
defparam \crt|chline[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \crt|init2[3]~3 (
// Equation(s):
// \crt|init2[3]~3_combout  = (\crt|pstate [0] & (\crt|pstate [1] & (!\crt|pstate [2] & \crt|cury[5]~5_combout )))

	.dataa(\crt|pstate [0]),
	.datab(\crt|pstate [1]),
	.datac(\crt|pstate [2]),
	.datad(\crt|cury[5]~5_combout ),
	.cin(gnd),
	.combout(\crt|init2[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|init2[3]~3 .lut_mask = 16'h0800;
defparam \crt|init2[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N15
dffeas \crt|init2[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init2[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init2[1] .is_wysiwyg = "true";
defparam \crt|init2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \crt|init2[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init2[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init2[0] .is_wysiwyg = "true";
defparam \crt|init2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \crt|Equal5~0 (
// Equation(s):
// \crt|Equal5~0_combout  = (\crt|chline [2] & (\crt|init2 [1] & (\crt|init2 [0] $ (!\crt|chline [1])))) # (!\crt|chline [2] & (!\crt|init2 [1] & (\crt|init2 [0] $ (!\crt|chline [1]))))

	.dataa(\crt|chline [2]),
	.datab(\crt|init2 [1]),
	.datac(\crt|init2 [0]),
	.datad(\crt|chline [1]),
	.cin(gnd),
	.combout(\crt|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Equal5~0 .lut_mask = 16'h9009;
defparam \crt|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \crt|chline[3]~13 (
// Equation(s):
// \crt|chline[3]~13_combout  = (\crt|chline [3] & (!\crt|chline[2]~12 )) # (!\crt|chline [3] & ((\crt|chline[2]~12 ) # (GND)))
// \crt|chline[3]~14  = CARRY((!\crt|chline[2]~12 ) # (!\crt|chline [3]))

	.dataa(\crt|chline [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|chline[2]~12 ),
	.combout(\crt|chline[3]~13_combout ),
	.cout(\crt|chline[3]~14 ));
// synopsys translate_off
defparam \crt|chline[3]~13 .lut_mask = 16'h5A5F;
defparam \crt|chline[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \crt|chline[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|chline[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|chline[4]~7_combout ),
	.sload(gnd),
	.ena(\crt|chline[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|chline [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|chline[3] .is_wysiwyg = "true";
defparam \crt|chline[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \crt|chline[4]~15 (
// Equation(s):
// \crt|chline[4]~15_combout  = \crt|chline [4] $ (!\crt|chline[3]~14 )

	.dataa(gnd),
	.datab(\crt|chline [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\crt|chline[3]~14 ),
	.combout(\crt|chline[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \crt|chline[4]~15 .lut_mask = 16'hC3C3;
defparam \crt|chline[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y20_N15
dffeas \crt|chline[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|chline[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|chline[4]~7_combout ),
	.sload(gnd),
	.ena(\crt|chline[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|chline [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|chline[4] .is_wysiwyg = "true";
defparam \crt|chline[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \crt|init2[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init2[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init2[3] .is_wysiwyg = "true";
defparam \crt|init2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \crt|init2[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init2[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init2[2] .is_wysiwyg = "true";
defparam \crt|init2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \crt|Equal5~1 (
// Equation(s):
// \crt|Equal5~1_combout  = (\crt|chline [4] & (\crt|init2 [3] & (\crt|chline [3] $ (!\crt|init2 [2])))) # (!\crt|chline [4] & (!\crt|init2 [3] & (\crt|chline [3] $ (!\crt|init2 [2]))))

	.dataa(\crt|chline [4]),
	.datab(\crt|chline [3]),
	.datac(\crt|init2 [3]),
	.datad(\crt|init2 [2]),
	.cin(gnd),
	.combout(\crt|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Equal5~1 .lut_mask = 16'h8421;
defparam \crt|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \crt|Equal5~2 (
// Equation(s):
// \crt|Equal5~2_combout  = (\crt|Equal5~0_combout  & (\crt|Equal5~1_combout  & \crt|chline [0]))

	.dataa(gnd),
	.datab(\crt|Equal5~0_combout ),
	.datac(\crt|Equal5~1_combout ),
	.datad(\crt|chline [0]),
	.cin(gnd),
	.combout(\crt|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Equal5~2 .lut_mask = 16'hC000;
defparam \crt|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \crt|ypos[0]~6 (
// Equation(s):
// \crt|ypos[0]~6_combout  = (!\crt|always0~1_combout  & ((\crt|always0~4_combout ) # ((!\crt|exhrtc~q ) # (!\crt|Equal5~2_combout ))))

	.dataa(\crt|always0~4_combout ),
	.datab(\crt|Equal5~2_combout ),
	.datac(\crt|always0~1_combout ),
	.datad(\crt|exhrtc~q ),
	.cin(gnd),
	.combout(\crt|ypos[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ypos[0]~6 .lut_mask = 16'h0B0F;
defparam \crt|ypos[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N24
cycloneive_lcell_comb \crt|ipos[0]~0 (
// Equation(s):
// \crt|ipos[0]~0_combout  = (\vid|cce~combout  & ((\crt|dmae~0_combout ) # (!\crt|ypos[0]~6_combout )))

	.dataa(\crt|dmae~0_combout ),
	.datab(\crt|ypos[0]~6_combout ),
	.datac(gnd),
	.datad(\vid|cce~combout ),
	.cin(gnd),
	.combout(\crt|ipos[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ipos[0]~0 .lut_mask = 16'hBB00;
defparam \crt|ipos[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N5
dffeas \crt|ipos[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add9~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|ipos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ipos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ipos[0] .is_wysiwyg = "true";
defparam \crt|ipos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N8
cycloneive_lcell_comb \crt|Add9~2 (
// Equation(s):
// \crt|Add9~2_combout  = (\crt|ipos [1] & (!\crt|Add9~1 )) # (!\crt|ipos [1] & ((\crt|Add9~1 ) # (GND)))
// \crt|Add9~3  = CARRY((!\crt|Add9~1 ) # (!\crt|ipos [1]))

	.dataa(\crt|ipos [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|Add9~1 ),
	.combout(\crt|Add9~2_combout ),
	.cout(\crt|Add9~3 ));
// synopsys translate_off
defparam \crt|Add9~2 .lut_mask = 16'h5A5F;
defparam \crt|Add9~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N30
cycloneive_lcell_comb \crt|Add9~19 (
// Equation(s):
// \crt|Add9~19_combout  = (\crt|dmae~0_combout  & ((\crt|Add9~2_combout ) # ((\crt|always0~6_combout  & \ramd|odata [7]))))

	.dataa(\crt|dmae~0_combout ),
	.datab(\crt|always0~6_combout ),
	.datac(\crt|Add9~2_combout ),
	.datad(\ramd|odata [7]),
	.cin(gnd),
	.combout(\crt|Add9~19_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add9~19 .lut_mask = 16'hA8A0;
defparam \crt|Add9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N31
dffeas \crt|ipos[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add9~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|ipos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ipos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ipos[1] .is_wysiwyg = "true";
defparam \crt|ipos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N10
cycloneive_lcell_comb \crt|Add9~4 (
// Equation(s):
// \crt|Add9~4_combout  = (\crt|ipos [2] & (\crt|Add9~3  $ (GND))) # (!\crt|ipos [2] & (!\crt|Add9~3  & VCC))
// \crt|Add9~5  = CARRY((\crt|ipos [2] & !\crt|Add9~3 ))

	.dataa(gnd),
	.datab(\crt|ipos [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|Add9~3 ),
	.combout(\crt|Add9~4_combout ),
	.cout(\crt|Add9~5 ));
// synopsys translate_off
defparam \crt|Add9~4 .lut_mask = 16'hC30C;
defparam \crt|Add9~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N24
cycloneive_lcell_comb \crt|Add9~18 (
// Equation(s):
// \crt|Add9~18_combout  = (\crt|dmae~0_combout  & ((\crt|Add9~4_combout ) # ((\ramd|odata [7] & \crt|always0~6_combout ))))

	.dataa(\crt|dmae~0_combout ),
	.datab(\ramd|odata [7]),
	.datac(\crt|always0~6_combout ),
	.datad(\crt|Add9~4_combout ),
	.cin(gnd),
	.combout(\crt|Add9~18_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add9~18 .lut_mask = 16'hAA80;
defparam \crt|Add9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N25
dffeas \crt|ipos[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add9~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|ipos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ipos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ipos[2] .is_wysiwyg = "true";
defparam \crt|ipos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N12
cycloneive_lcell_comb \crt|Add9~6 (
// Equation(s):
// \crt|Add9~6_combout  = (\crt|ipos [3] & (!\crt|Add9~5 )) # (!\crt|ipos [3] & ((\crt|Add9~5 ) # (GND)))
// \crt|Add9~7  = CARRY((!\crt|Add9~5 ) # (!\crt|ipos [3]))

	.dataa(gnd),
	.datab(\crt|ipos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|Add9~5 ),
	.combout(\crt|Add9~6_combout ),
	.cout(\crt|Add9~7 ));
// synopsys translate_off
defparam \crt|Add9~6 .lut_mask = 16'h3C3F;
defparam \crt|Add9~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N2
cycloneive_lcell_comb \crt|Add9~17 (
// Equation(s):
// \crt|Add9~17_combout  = (\crt|dmae~0_combout  & ((\crt|Add9~6_combout ) # ((\ramd|odata [7] & \crt|always0~6_combout ))))

	.dataa(\crt|dmae~0_combout ),
	.datab(\ramd|odata [7]),
	.datac(\crt|always0~6_combout ),
	.datad(\crt|Add9~6_combout ),
	.cin(gnd),
	.combout(\crt|Add9~17_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add9~17 .lut_mask = 16'hAA80;
defparam \crt|Add9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N3
dffeas \crt|ipos[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add9~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|ipos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ipos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ipos[3] .is_wysiwyg = "true";
defparam \crt|ipos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N14
cycloneive_lcell_comb \crt|Add9~8 (
// Equation(s):
// \crt|Add9~8_combout  = (\crt|ipos [4] & (\crt|Add9~7  $ (GND))) # (!\crt|ipos [4] & (!\crt|Add9~7  & VCC))
// \crt|Add9~9  = CARRY((\crt|ipos [4] & !\crt|Add9~7 ))

	.dataa(gnd),
	.datab(\crt|ipos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|Add9~7 ),
	.combout(\crt|Add9~8_combout ),
	.cout(\crt|Add9~9 ));
// synopsys translate_off
defparam \crt|Add9~8 .lut_mask = 16'hC30C;
defparam \crt|Add9~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N0
cycloneive_lcell_comb \crt|Add9~16 (
// Equation(s):
// \crt|Add9~16_combout  = (\crt|dmae~0_combout  & ((\crt|Add9~8_combout ) # ((\crt|always0~6_combout  & \ramd|odata [7]))))

	.dataa(\crt|dmae~0_combout ),
	.datab(\crt|always0~6_combout ),
	.datac(\crt|Add9~8_combout ),
	.datad(\ramd|odata [7]),
	.cin(gnd),
	.combout(\crt|Add9~16_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add9~16 .lut_mask = 16'hA8A0;
defparam \crt|Add9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N1
dffeas \crt|ipos[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add9~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|ipos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ipos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ipos[4] .is_wysiwyg = "true";
defparam \crt|ipos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N16
cycloneive_lcell_comb \crt|Add9~10 (
// Equation(s):
// \crt|Add9~10_combout  = (\crt|ipos [5] & (!\crt|Add9~9 )) # (!\crt|ipos [5] & ((\crt|Add9~9 ) # (GND)))
// \crt|Add9~11  = CARRY((!\crt|Add9~9 ) # (!\crt|ipos [5]))

	.dataa(gnd),
	.datab(\crt|ipos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|Add9~9 ),
	.combout(\crt|Add9~10_combout ),
	.cout(\crt|Add9~11 ));
// synopsys translate_off
defparam \crt|Add9~10 .lut_mask = 16'h3C3F;
defparam \crt|Add9~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N20
cycloneive_lcell_comb \crt|Add9~15 (
// Equation(s):
// \crt|Add9~15_combout  = (\crt|dmae~0_combout  & ((\crt|Add9~10_combout ) # ((\ramd|odata [7] & \crt|always0~6_combout ))))

	.dataa(\crt|dmae~0_combout ),
	.datab(\ramd|odata [7]),
	.datac(\crt|always0~6_combout ),
	.datad(\crt|Add9~10_combout ),
	.cin(gnd),
	.combout(\crt|Add9~15_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add9~15 .lut_mask = 16'hAA80;
defparam \crt|Add9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N21
dffeas \crt|ipos[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add9~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|ipos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ipos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ipos[5] .is_wysiwyg = "true";
defparam \crt|ipos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N18
cycloneive_lcell_comb \crt|Add9~12 (
// Equation(s):
// \crt|Add9~12_combout  = \crt|ipos [6] $ (!\crt|Add9~11 )

	.dataa(\crt|ipos [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\crt|Add9~11 ),
	.combout(\crt|Add9~12_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add9~12 .lut_mask = 16'hA5A5;
defparam \crt|Add9~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N22
cycloneive_lcell_comb \crt|Add9~14 (
// Equation(s):
// \crt|Add9~14_combout  = (\crt|dmae~0_combout  & ((\crt|Add9~12_combout ) # ((\ramd|odata [7] & \crt|always0~6_combout ))))

	.dataa(\crt|dmae~0_combout ),
	.datab(\ramd|odata [7]),
	.datac(\crt|always0~6_combout ),
	.datad(\crt|Add9~12_combout ),
	.cin(gnd),
	.combout(\crt|Add9~14_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add9~14 .lut_mask = 16'hAA80;
defparam \crt|Add9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \crt|ipos[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add9~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|ipos[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ipos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ipos[6] .is_wysiwyg = "true";
defparam \crt|ipos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \crt|init0[1]~0 (
// Equation(s):
// \crt|init0[1]~0_combout  = (!\crt|pstate [2] & (!\CPU|addr [0] & (\crt|always0~0_combout  & \crt|WideOr1~0_combout )))

	.dataa(\crt|pstate [2]),
	.datab(\CPU|addr [0]),
	.datac(\crt|always0~0_combout ),
	.datad(\crt|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\crt|init0[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|init0[1]~0 .lut_mask = 16'h1000;
defparam \crt|init0[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N29
dffeas \crt|init0[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init0[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init0[6] .is_wysiwyg = "true";
defparam \crt|init0[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N11
dffeas \crt|init0[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init0[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init0[5] .is_wysiwyg = "true";
defparam \crt|init0[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N25
dffeas \crt|init0[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init0[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init0[4] .is_wysiwyg = "true";
defparam \crt|init0[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N7
dffeas \crt|init0[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init0[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init0[3] .is_wysiwyg = "true";
defparam \crt|init0[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N21
dffeas \crt|init0[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init0[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init0[2] .is_wysiwyg = "true";
defparam \crt|init0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N3
dffeas \crt|init0[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init0[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init0[1] .is_wysiwyg = "true";
defparam \crt|init0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N17
dffeas \crt|init0[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init0[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init0[0] .is_wysiwyg = "true";
defparam \crt|init0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N0
cycloneive_lcell_comb \crt|LessThan2~1 (
// Equation(s):
// \crt|LessThan2~1_cout  = CARRY((\crt|ipos [0] & !\crt|init0 [0]))

	.dataa(\crt|ipos [0]),
	.datab(\crt|init0 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\crt|LessThan2~1_cout ));
// synopsys translate_off
defparam \crt|LessThan2~1 .lut_mask = 16'h0022;
defparam \crt|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N2
cycloneive_lcell_comb \crt|LessThan2~3 (
// Equation(s):
// \crt|LessThan2~3_cout  = CARRY((\crt|ipos [1] & (\crt|init0 [1] & !\crt|LessThan2~1_cout )) # (!\crt|ipos [1] & ((\crt|init0 [1]) # (!\crt|LessThan2~1_cout ))))

	.dataa(\crt|ipos [1]),
	.datab(\crt|init0 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan2~1_cout ),
	.combout(),
	.cout(\crt|LessThan2~3_cout ));
// synopsys translate_off
defparam \crt|LessThan2~3 .lut_mask = 16'h004D;
defparam \crt|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N4
cycloneive_lcell_comb \crt|LessThan2~5 (
// Equation(s):
// \crt|LessThan2~5_cout  = CARRY((\crt|ipos [2] & ((!\crt|LessThan2~3_cout ) # (!\crt|init0 [2]))) # (!\crt|ipos [2] & (!\crt|init0 [2] & !\crt|LessThan2~3_cout )))

	.dataa(\crt|ipos [2]),
	.datab(\crt|init0 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan2~3_cout ),
	.combout(),
	.cout(\crt|LessThan2~5_cout ));
// synopsys translate_off
defparam \crt|LessThan2~5 .lut_mask = 16'h002B;
defparam \crt|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N6
cycloneive_lcell_comb \crt|LessThan2~7 (
// Equation(s):
// \crt|LessThan2~7_cout  = CARRY((\crt|init0 [3] & ((!\crt|LessThan2~5_cout ) # (!\crt|ipos [3]))) # (!\crt|init0 [3] & (!\crt|ipos [3] & !\crt|LessThan2~5_cout )))

	.dataa(\crt|init0 [3]),
	.datab(\crt|ipos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan2~5_cout ),
	.combout(),
	.cout(\crt|LessThan2~7_cout ));
// synopsys translate_off
defparam \crt|LessThan2~7 .lut_mask = 16'h002B;
defparam \crt|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N8
cycloneive_lcell_comb \crt|LessThan2~9 (
// Equation(s):
// \crt|LessThan2~9_cout  = CARRY((\crt|init0 [4] & (\crt|ipos [4] & !\crt|LessThan2~7_cout )) # (!\crt|init0 [4] & ((\crt|ipos [4]) # (!\crt|LessThan2~7_cout ))))

	.dataa(\crt|init0 [4]),
	.datab(\crt|ipos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan2~7_cout ),
	.combout(),
	.cout(\crt|LessThan2~9_cout ));
// synopsys translate_off
defparam \crt|LessThan2~9 .lut_mask = 16'h004D;
defparam \crt|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N10
cycloneive_lcell_comb \crt|LessThan2~11 (
// Equation(s):
// \crt|LessThan2~11_cout  = CARRY((\crt|init0 [5] & ((!\crt|LessThan2~9_cout ) # (!\crt|ipos [5]))) # (!\crt|init0 [5] & (!\crt|ipos [5] & !\crt|LessThan2~9_cout )))

	.dataa(\crt|init0 [5]),
	.datab(\crt|ipos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan2~9_cout ),
	.combout(),
	.cout(\crt|LessThan2~11_cout ));
// synopsys translate_off
defparam \crt|LessThan2~11 .lut_mask = 16'h002B;
defparam \crt|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N12
cycloneive_lcell_comb \crt|LessThan2~12 (
// Equation(s):
// \crt|LessThan2~12_combout  = (\crt|ipos [6] & ((!\crt|init0 [6]) # (!\crt|LessThan2~11_cout ))) # (!\crt|ipos [6] & (!\crt|LessThan2~11_cout  & !\crt|init0 [6]))

	.dataa(\crt|ipos [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|init0 [6]),
	.cin(\crt|LessThan2~11_cout ),
	.combout(\crt|LessThan2~12_combout ),
	.cout());
// synopsys translate_off
defparam \crt|LessThan2~12 .lut_mask = 16'h0AAF;
defparam \crt|LessThan2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N2
cycloneive_lcell_comb \crt|ypos[0]~7 (
// Equation(s):
// \crt|ypos[0]~7_combout  = \crt|ypos [0] $ (VCC)
// \crt|ypos[0]~8  = CARRY(\crt|ypos [0])

	.dataa(gnd),
	.datab(\crt|ypos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\crt|ypos[0]~7_combout ),
	.cout(\crt|ypos[0]~8 ));
// synopsys translate_off
defparam \crt|ypos[0]~7 .lut_mask = 16'h33CC;
defparam \crt|ypos[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N8
cycloneive_lcell_comb \crt|ypos[0]~19 (
// Equation(s):
// \crt|ypos[0]~19_combout  = (\vid|cce~combout  & !\crt|ypos[0]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid|cce~combout ),
	.datad(\crt|ypos[0]~6_combout ),
	.cin(gnd),
	.combout(\crt|ypos[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ypos[0]~19 .lut_mask = 16'h00F0;
defparam \crt|ypos[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N3
dffeas \crt|ypos[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ypos[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|always0~1_combout ),
	.sload(gnd),
	.ena(\crt|ypos[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ypos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ypos[0] .is_wysiwyg = "true";
defparam \crt|ypos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N4
cycloneive_lcell_comb \crt|ypos[1]~9 (
// Equation(s):
// \crt|ypos[1]~9_combout  = (\crt|ypos [1] & (!\crt|ypos[0]~8 )) # (!\crt|ypos [1] & ((\crt|ypos[0]~8 ) # (GND)))
// \crt|ypos[1]~10  = CARRY((!\crt|ypos[0]~8 ) # (!\crt|ypos [1]))

	.dataa(gnd),
	.datab(\crt|ypos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|ypos[0]~8 ),
	.combout(\crt|ypos[1]~9_combout ),
	.cout(\crt|ypos[1]~10 ));
// synopsys translate_off
defparam \crt|ypos[1]~9 .lut_mask = 16'h3C3F;
defparam \crt|ypos[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y12_N5
dffeas \crt|ypos[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ypos[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|always0~1_combout ),
	.sload(gnd),
	.ena(\crt|ypos[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ypos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ypos[1] .is_wysiwyg = "true";
defparam \crt|ypos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N6
cycloneive_lcell_comb \crt|ypos[2]~11 (
// Equation(s):
// \crt|ypos[2]~11_combout  = (\crt|ypos [2] & (\crt|ypos[1]~10  $ (GND))) # (!\crt|ypos [2] & (!\crt|ypos[1]~10  & VCC))
// \crt|ypos[2]~12  = CARRY((\crt|ypos [2] & !\crt|ypos[1]~10 ))

	.dataa(\crt|ypos [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|ypos[1]~10 ),
	.combout(\crt|ypos[2]~11_combout ),
	.cout(\crt|ypos[2]~12 ));
// synopsys translate_off
defparam \crt|ypos[2]~11 .lut_mask = 16'hA50A;
defparam \crt|ypos[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y12_N7
dffeas \crt|ypos[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ypos[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|always0~1_combout ),
	.sload(gnd),
	.ena(\crt|ypos[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ypos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ypos[2] .is_wysiwyg = "true";
defparam \crt|ypos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N8
cycloneive_lcell_comb \crt|ypos[3]~13 (
// Equation(s):
// \crt|ypos[3]~13_combout  = (\crt|ypos [3] & (!\crt|ypos[2]~12 )) # (!\crt|ypos [3] & ((\crt|ypos[2]~12 ) # (GND)))
// \crt|ypos[3]~14  = CARRY((!\crt|ypos[2]~12 ) # (!\crt|ypos [3]))

	.dataa(gnd),
	.datab(\crt|ypos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|ypos[2]~12 ),
	.combout(\crt|ypos[3]~13_combout ),
	.cout(\crt|ypos[3]~14 ));
// synopsys translate_off
defparam \crt|ypos[3]~13 .lut_mask = 16'h3C3F;
defparam \crt|ypos[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y12_N9
dffeas \crt|ypos[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ypos[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|always0~1_combout ),
	.sload(gnd),
	.ena(\crt|ypos[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ypos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ypos[3] .is_wysiwyg = "true";
defparam \crt|ypos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N10
cycloneive_lcell_comb \crt|ypos[4]~15 (
// Equation(s):
// \crt|ypos[4]~15_combout  = (\crt|ypos [4] & (\crt|ypos[3]~14  $ (GND))) # (!\crt|ypos [4] & (!\crt|ypos[3]~14  & VCC))
// \crt|ypos[4]~16  = CARRY((\crt|ypos [4] & !\crt|ypos[3]~14 ))

	.dataa(\crt|ypos [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|ypos[3]~14 ),
	.combout(\crt|ypos[4]~15_combout ),
	.cout(\crt|ypos[4]~16 ));
// synopsys translate_off
defparam \crt|ypos[4]~15 .lut_mask = 16'hA50A;
defparam \crt|ypos[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y12_N11
dffeas \crt|ypos[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ypos[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|always0~1_combout ),
	.sload(gnd),
	.ena(\crt|ypos[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ypos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ypos[4] .is_wysiwyg = "true";
defparam \crt|ypos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N12
cycloneive_lcell_comb \crt|ypos[5]~17 (
// Equation(s):
// \crt|ypos[5]~17_combout  = \crt|ypos [5] $ (\crt|ypos[4]~16 )

	.dataa(\crt|ypos [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\crt|ypos[4]~16 ),
	.combout(\crt|ypos[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ypos[5]~17 .lut_mask = 16'h5A5A;
defparam \crt|ypos[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y12_N13
dffeas \crt|ypos[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ypos[5]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|always0~1_combout ),
	.sload(gnd),
	.ena(\crt|ypos[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ypos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ypos[5] .is_wysiwyg = "true";
defparam \crt|ypos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \crt|init1[5]~0 (
// Equation(s):
// \crt|init1[5]~0_combout  = (!\crt|pstate [0] & (\crt|pstate [1] & (!\crt|pstate [2] & \crt|cury[5]~5_combout )))

	.dataa(\crt|pstate [0]),
	.datab(\crt|pstate [1]),
	.datac(\crt|pstate [2]),
	.datad(\crt|cury[5]~5_combout ),
	.cin(gnd),
	.combout(\crt|init1[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|init1[5]~0 .lut_mask = 16'h0400;
defparam \crt|init1[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N29
dffeas \crt|init1[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init1[5] .is_wysiwyg = "true";
defparam \crt|init1[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N23
dffeas \crt|init1[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init1[4] .is_wysiwyg = "true";
defparam \crt|init1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N21
dffeas \crt|init1[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init1[3] .is_wysiwyg = "true";
defparam \crt|init1[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N19
dffeas \crt|init1[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init1[2] .is_wysiwyg = "true";
defparam \crt|init1[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N17
dffeas \crt|init1[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init1[1] .is_wysiwyg = "true";
defparam \crt|init1[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y12_N15
dffeas \crt|init1[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init1[5]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init1[0] .is_wysiwyg = "true";
defparam \crt|init1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N14
cycloneive_lcell_comb \crt|LessThan3~1 (
// Equation(s):
// \crt|LessThan3~1_cout  = CARRY((\crt|ypos [0] & !\crt|init1 [0]))

	.dataa(\crt|ypos [0]),
	.datab(\crt|init1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\crt|LessThan3~1_cout ));
// synopsys translate_off
defparam \crt|LessThan3~1 .lut_mask = 16'h0022;
defparam \crt|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N16
cycloneive_lcell_comb \crt|LessThan3~3 (
// Equation(s):
// \crt|LessThan3~3_cout  = CARRY((\crt|init1 [1] & ((!\crt|LessThan3~1_cout ) # (!\crt|ypos [1]))) # (!\crt|init1 [1] & (!\crt|ypos [1] & !\crt|LessThan3~1_cout )))

	.dataa(\crt|init1 [1]),
	.datab(\crt|ypos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan3~1_cout ),
	.combout(),
	.cout(\crt|LessThan3~3_cout ));
// synopsys translate_off
defparam \crt|LessThan3~3 .lut_mask = 16'h002B;
defparam \crt|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N18
cycloneive_lcell_comb \crt|LessThan3~5 (
// Equation(s):
// \crt|LessThan3~5_cout  = CARRY((\crt|ypos [2] & ((!\crt|LessThan3~3_cout ) # (!\crt|init1 [2]))) # (!\crt|ypos [2] & (!\crt|init1 [2] & !\crt|LessThan3~3_cout )))

	.dataa(\crt|ypos [2]),
	.datab(\crt|init1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan3~3_cout ),
	.combout(),
	.cout(\crt|LessThan3~5_cout ));
// synopsys translate_off
defparam \crt|LessThan3~5 .lut_mask = 16'h002B;
defparam \crt|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N20
cycloneive_lcell_comb \crt|LessThan3~7 (
// Equation(s):
// \crt|LessThan3~7_cout  = CARRY((\crt|ypos [3] & (\crt|init1 [3] & !\crt|LessThan3~5_cout )) # (!\crt|ypos [3] & ((\crt|init1 [3]) # (!\crt|LessThan3~5_cout ))))

	.dataa(\crt|ypos [3]),
	.datab(\crt|init1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan3~5_cout ),
	.combout(),
	.cout(\crt|LessThan3~7_cout ));
// synopsys translate_off
defparam \crt|LessThan3~7 .lut_mask = 16'h004D;
defparam \crt|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N22
cycloneive_lcell_comb \crt|LessThan3~9 (
// Equation(s):
// \crt|LessThan3~9_cout  = CARRY((\crt|init1 [4] & (\crt|ypos [4] & !\crt|LessThan3~7_cout )) # (!\crt|init1 [4] & ((\crt|ypos [4]) # (!\crt|LessThan3~7_cout ))))

	.dataa(\crt|init1 [4]),
	.datab(\crt|ypos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan3~7_cout ),
	.combout(),
	.cout(\crt|LessThan3~9_cout ));
// synopsys translate_off
defparam \crt|LessThan3~9 .lut_mask = 16'h004D;
defparam \crt|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N24
cycloneive_lcell_comb \crt|LessThan3~10 (
// Equation(s):
// \crt|LessThan3~10_combout  = (\crt|ypos [5] & ((\crt|LessThan3~9_cout ) # (!\crt|init1 [5]))) # (!\crt|ypos [5] & (\crt|LessThan3~9_cout  & !\crt|init1 [5]))

	.dataa(\crt|ypos [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|init1 [5]),
	.cin(\crt|LessThan3~9_cout ),
	.combout(\crt|LessThan3~10_combout ),
	.cout());
// synopsys translate_off
defparam \crt|LessThan3~10 .lut_mask = 16'hA0FA;
defparam \crt|LessThan3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X7_Y34_N15
cycloneive_io_ibuf \SDRAM_DQ[1]~input (
	.i(SDRAM_DQ[1]),
	.ibar(gnd),
	.o(\SDRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[1]~input .bus_hold = "false";
defparam \SDRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y13_N25
dffeas \ramd|odata[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\SDRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ramd|odata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|odata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|odata[1] .is_wysiwyg = "true";
defparam \ramd|odata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y15_N26
cycloneive_lcell_comb \crt|dmae~1 (
// Equation(s):
// \crt|dmae~1_combout  = (\crt|dmae~0_combout  & (\crt|always0~6_combout  & (\ramd|odata [1] & \ramd|odata [7])))

	.dataa(\crt|dmae~0_combout ),
	.datab(\crt|always0~6_combout ),
	.datac(\ramd|odata [1]),
	.datad(\ramd|odata [7]),
	.cin(gnd),
	.combout(\crt|dmae~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|dmae~1 .lut_mask = 16'h8000;
defparam \crt|dmae~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N28
cycloneive_lcell_comb \crt|dmae~2 (
// Equation(s):
// \crt|dmae~2_combout  = (!\crt|dmae~1_combout  & ((\crt|always0~1_combout ) # (\crt|dmae~q )))

	.dataa(\crt|always0~1_combout ),
	.datab(gnd),
	.datac(\crt|dmae~q ),
	.datad(\crt|dmae~1_combout ),
	.cin(gnd),
	.combout(\crt|dmae~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|dmae~2 .lut_mask = 16'h00FA;
defparam \crt|dmae~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N29
dffeas \crt|dmae (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|dmae~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|dmae~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|dmae .is_wysiwyg = "true";
defparam \crt|dmae .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N28
cycloneive_lcell_comb \crt|drq~0 (
// Equation(s):
// \crt|drq~0_combout  = (\crt|enable~q  & (\crt|dmae~q  & ((!\crt|drq~q ) # (!\dma|dack [2]))))

	.dataa(\dma|dack [2]),
	.datab(\crt|drq~q ),
	.datac(\crt|enable~q ),
	.datad(\crt|dmae~q ),
	.cin(gnd),
	.combout(\crt|drq~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|drq~0 .lut_mask = 16'h7000;
defparam \crt|drq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N6
cycloneive_lcell_comb \crt|drq~1 (
// Equation(s):
// \crt|drq~1_combout  = (!\crt|LessThan2~12_combout  & (!\crt|LessThan3~10_combout  & \crt|drq~0_combout ))

	.dataa(\crt|LessThan2~12_combout ),
	.datab(gnd),
	.datac(\crt|LessThan3~10_combout ),
	.datad(\crt|drq~0_combout ),
	.cin(gnd),
	.combout(\crt|drq~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|drq~1 .lut_mask = 16'h0500;
defparam \crt|drq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N21
dffeas \crt|drq (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|drq~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|drq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|drq .is_wysiwyg = "true";
defparam \crt|drq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N24
cycloneive_lcell_comb \dma|Selector1~0 (
// Equation(s):
// \dma|Selector1~0_combout  = (\crt|drq~q  & (\dma|mode [2] & ((\dma|state.ST_T3~q ) # (!\dma|state.ST_IDLE~q ))))

	.dataa(\dma|state.ST_IDLE~q ),
	.datab(\crt|drq~q ),
	.datac(\dma|state.ST_T3~q ),
	.datad(\dma|mode [2]),
	.cin(gnd),
	.combout(\dma|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Selector1~0 .lut_mask = 16'hC400;
defparam \dma|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N25
dffeas \dma|state.ST_WAIT (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|state.ST_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|state.ST_WAIT .is_wysiwyg = "true";
defparam \dma|state.ST_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N24
cycloneive_lcell_comb \dma|state~15 (
// Equation(s):
// \dma|state~15_combout  = (!\dma|state.ST_T3~q  & (!\dma|state.ST_T1~q  & \dma|state.ST_WAIT~q ))

	.dataa(gnd),
	.datab(\dma|state.ST_T3~q ),
	.datac(\dma|state.ST_T1~q ),
	.datad(\dma|state.ST_WAIT~q ),
	.cin(gnd),
	.combout(\dma|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \dma|state~15 .lut_mask = 16'h0300;
defparam \dma|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N0
cycloneive_lcell_comb \dma|state~16 (
// Equation(s):
// \dma|state~16_combout  = (\dma|state.ST_T2~q  & (\dma|channel [1] & (\dma|mode [2] & \crt|drq~q )))

	.dataa(\dma|state.ST_T2~q ),
	.datab(\dma|channel [1]),
	.datac(\dma|mode [2]),
	.datad(\crt|drq~q ),
	.cin(gnd),
	.combout(\dma|state~16_combout ),
	.cout());
// synopsys translate_off
defparam \dma|state~16 .lut_mask = 16'h8000;
defparam \dma|state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N8
cycloneive_lcell_comb \dma|state~17 (
// Equation(s):
// \dma|state~17_combout  = (\vid|cce~combout  & (!\dma|state~16_combout  & ((\dma|mdrq [2]) # (\dma|state.ST_IDLE~q ))))

	.dataa(\dma|mdrq [2]),
	.datab(\vid|cce~combout ),
	.datac(\dma|state.ST_IDLE~q ),
	.datad(\dma|state~16_combout ),
	.cin(gnd),
	.combout(\dma|state~17_combout ),
	.cout());
// synopsys translate_off
defparam \dma|state~17 .lut_mask = 16'h00C8;
defparam \dma|state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N25
dffeas \dma|state.ST_T1 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|state~15_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|state~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|state.ST_T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|state.ST_T1 .is_wysiwyg = "true";
defparam \dma|state.ST_T1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N6
cycloneive_lcell_comb \dma|Selector3~0 (
// Equation(s):
// \dma|Selector3~0_combout  = (\dma|state.ST_T1~q ) # (\dma|state~16_combout )

	.dataa(gnd),
	.datab(\dma|state.ST_T1~q ),
	.datac(gnd),
	.datad(\dma|state~16_combout ),
	.cin(gnd),
	.combout(\dma|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Selector3~0 .lut_mask = 16'hFFCC;
defparam \dma|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N7
dffeas \dma|state.ST_T2 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|state.ST_T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|state.ST_T2 .is_wysiwyg = "true";
defparam \dma|state.ST_T2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N16
cycloneive_lcell_comb \dma|state.ST_T3~feeder (
// Equation(s):
// \dma|state.ST_T3~feeder_combout  = \dma|state.ST_T2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dma|state.ST_T2~q ),
	.cin(gnd),
	.combout(\dma|state.ST_T3~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|state.ST_T3~feeder .lut_mask = 16'hFF00;
defparam \dma|state.ST_T3~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N17
dffeas \dma|state.ST_T3 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|state.ST_T3~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|state~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|state.ST_T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|state.ST_T3 .is_wysiwyg = "true";
defparam \dma|state.ST_T3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N26
cycloneive_lcell_comb \dma|Selector0~0 (
// Equation(s):
// \dma|Selector0~0_combout  = (\dma|state.ST_T3~q  & (\crt|drq~q  & ((\dma|mode [2])))) # (!\dma|state.ST_T3~q  & ((\dma|state.ST_IDLE~q ) # ((\crt|drq~q  & \dma|mode [2]))))

	.dataa(\dma|state.ST_T3~q ),
	.datab(\crt|drq~q ),
	.datac(\dma|state.ST_IDLE~q ),
	.datad(\dma|mode [2]),
	.cin(gnd),
	.combout(\dma|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Selector0~0 .lut_mask = 16'hDC50;
defparam \dma|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y13_N27
dffeas \dma|state.ST_IDLE (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|state.ST_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|state.ST_IDLE .is_wysiwyg = "true";
defparam \dma|state.ST_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N20
cycloneive_lcell_comb \cpu_cnt[0]~5 (
// Equation(s):
// \cpu_cnt[0]~5_combout  = cpu_cnt[0] $ (VCC)
// \cpu_cnt[0]~6  = CARRY(cpu_cnt[0])

	.dataa(gnd),
	.datab(cpu_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_cnt[0]~5_combout ),
	.cout(\cpu_cnt[0]~6 ));
// synopsys translate_off
defparam \cpu_cnt[0]~5 .lut_mask = 16'h33CC;
defparam \cpu_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N22
cycloneive_lcell_comb \hldareg[0]~feeder (
// Equation(s):
// \hldareg[0]~feeder_combout  = \dma|state.ST_IDLE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\dma|state.ST_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\hldareg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \hldareg[0]~feeder .lut_mask = 16'hF0F0;
defparam \hldareg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N23
dffeas \hldareg[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hldareg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hldareg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \hldareg[0] .is_wysiwyg = "true";
defparam \hldareg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N24
cycloneive_lcell_comb \hldareg~9 (
// Equation(s):
// \hldareg~9_combout  = (hldareg[0] & \reset_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(hldareg[0]),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\hldareg~9_combout ),
	.cout());
// synopsys translate_off
defparam \hldareg~9 .lut_mask = 16'hF000;
defparam \hldareg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N25
dffeas \hldareg[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hldareg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hldareg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \hldareg[1] .is_wysiwyg = "true";
defparam \hldareg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N30
cycloneive_lcell_comb \hldareg~8 (
// Equation(s):
// \hldareg~8_combout  = (hldareg[1] & \reset_n~q )

	.dataa(gnd),
	.datab(hldareg[1]),
	.datac(gnd),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\hldareg~8_combout ),
	.cout());
// synopsys translate_off
defparam \hldareg~8 .lut_mask = 16'hCC00;
defparam \hldareg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N31
dffeas \hldareg[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hldareg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hldareg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \hldareg[2] .is_wysiwyg = "true";
defparam \hldareg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N12
cycloneive_lcell_comb \hldareg~7 (
// Equation(s):
// \hldareg~7_combout  = (hldareg[2] & \reset_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(hldareg[2]),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\hldareg~7_combout ),
	.cout());
// synopsys translate_off
defparam \hldareg~7 .lut_mask = 16'hF000;
defparam \hldareg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N13
dffeas \hldareg[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hldareg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hldareg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \hldareg[3] .is_wysiwyg = "true";
defparam \hldareg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N26
cycloneive_lcell_comb \hldareg~6 (
// Equation(s):
// \hldareg~6_combout  = (hldareg[3] & \reset_n~q )

	.dataa(hldareg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\hldareg~6_combout ),
	.cout());
// synopsys translate_off
defparam \hldareg~6 .lut_mask = 16'hAA00;
defparam \hldareg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N27
dffeas \hldareg[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hldareg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hldareg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \hldareg[4] .is_wysiwyg = "true";
defparam \hldareg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N8
cycloneive_lcell_comb \hldareg~5 (
// Equation(s):
// \hldareg~5_combout  = (hldareg[4] & \reset_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(hldareg[4]),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\hldareg~5_combout ),
	.cout());
// synopsys translate_off
defparam \hldareg~5 .lut_mask = 16'hF000;
defparam \hldareg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N9
dffeas \hldareg[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hldareg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hldareg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \hldareg[5] .is_wysiwyg = "true";
defparam \hldareg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N14
cycloneive_lcell_comb \hldareg~4 (
// Equation(s):
// \hldareg~4_combout  = (hldareg[5] & \reset_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(hldareg[5]),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\hldareg~4_combout ),
	.cout());
// synopsys translate_off
defparam \hldareg~4 .lut_mask = 16'hF000;
defparam \hldareg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N15
dffeas \hldareg[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hldareg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hldareg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \hldareg[6] .is_wysiwyg = "true";
defparam \hldareg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N4
cycloneive_lcell_comb \hldareg~3 (
// Equation(s):
// \hldareg~3_combout  = (hldareg[6] & \reset_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(hldareg[6]),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\hldareg~3_combout ),
	.cout());
// synopsys translate_off
defparam \hldareg~3 .lut_mask = 16'hF000;
defparam \hldareg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N5
dffeas \hldareg[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hldareg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hldareg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \hldareg[7] .is_wysiwyg = "true";
defparam \hldareg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N6
cycloneive_lcell_comb \hldareg~2 (
// Equation(s):
// \hldareg~2_combout  = (hldareg[7] & \reset_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(hldareg[7]),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\hldareg~2_combout ),
	.cout());
// synopsys translate_off
defparam \hldareg~2 .lut_mask = 16'hF000;
defparam \hldareg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N7
dffeas \hldareg[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hldareg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hldareg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \hldareg[8] .is_wysiwyg = "true";
defparam \hldareg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N14
cycloneive_lcell_comb \hldareg~0 (
// Equation(s):
// \hldareg~0_combout  = (\reset_n~q  & hldareg[8])

	.dataa(gnd),
	.datab(\reset_n~q ),
	.datac(gnd),
	.datad(hldareg[8]),
	.cin(gnd),
	.combout(\hldareg~0_combout ),
	.cout());
// synopsys translate_off
defparam \hldareg~0 .lut_mask = 16'hCC00;
defparam \hldareg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N15
dffeas \hldareg[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hldareg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hldareg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \hldareg[9] .is_wysiwyg = "true";
defparam \hldareg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N12
cycloneive_lcell_comb \hldareg~1 (
// Equation(s):
// \hldareg~1_combout  = (hldareg[9] & \reset_n~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(hldareg[9]),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\hldareg~1_combout ),
	.cout());
// synopsys translate_off
defparam \hldareg~1 .lut_mask = 16'hF000;
defparam \hldareg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N13
dffeas \hldareg[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hldareg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(hldareg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \hldareg[10] .is_wysiwyg = "true";
defparam \hldareg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N10
cycloneive_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = (hldareg[9] & (!hldareg[10] & ((\CPU|wr_n~q ) # (\CPU|rd_~q ))))

	.dataa(\CPU|wr_n~q ),
	.datab(hldareg[9]),
	.datac(\CPU|rd_~q ),
	.datad(hldareg[10]),
	.cin(gnd),
	.combout(\always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \always3~0 .lut_mask = 16'h00C8;
defparam \always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N26
cycloneive_lcell_comb \cpu_cnt[3]~11 (
// Equation(s):
// \cpu_cnt[3]~11_combout  = (cpu_cnt[3] & (!\cpu_cnt[2]~10 )) # (!cpu_cnt[3] & ((\cpu_cnt[2]~10 ) # (GND)))
// \cpu_cnt[3]~12  = CARRY((!\cpu_cnt[2]~10 ) # (!cpu_cnt[3]))

	.dataa(cpu_cnt[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_cnt[2]~10 ),
	.combout(\cpu_cnt[3]~11_combout ),
	.cout(\cpu_cnt[3]~12 ));
// synopsys translate_off
defparam \cpu_cnt[3]~11 .lut_mask = 16'h5A5F;
defparam \cpu_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N28
cycloneive_lcell_comb \cpu_cnt[4]~13 (
// Equation(s):
// \cpu_cnt[4]~13_combout  = \cpu_cnt[3]~12  $ (!cpu_cnt[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cpu_cnt[4]),
	.cin(\cpu_cnt[3]~12 ),
	.combout(\cpu_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_cnt[4]~13 .lut_mask = 16'hF00F;
defparam \cpu_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y13_N29
dffeas \cpu_cnt[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cpu_cnt[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_cnt[1]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cpu_cnt[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_cnt[4] .is_wysiwyg = "true";
defparam \cpu_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N18
cycloneive_lcell_comb \cpu_cnt[1]~15 (
// Equation(s):
// \cpu_cnt[1]~15_combout  = (\always3~0_combout ) # (((cpu_cnt[4] & !\LessThan0~0_combout )) # (!\reset_n~q ))

	.dataa(\always3~0_combout ),
	.datab(cpu_cnt[4]),
	.datac(\LessThan0~0_combout ),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\cpu_cnt[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_cnt[1]~15 .lut_mask = 16'hAEFF;
defparam \cpu_cnt[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y13_N21
dffeas \cpu_cnt[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cpu_cnt[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_cnt[1]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cpu_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_cnt[0] .is_wysiwyg = "true";
defparam \cpu_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N22
cycloneive_lcell_comb \cpu_cnt[1]~7 (
// Equation(s):
// \cpu_cnt[1]~7_combout  = (cpu_cnt[1] & (!\cpu_cnt[0]~6 )) # (!cpu_cnt[1] & ((\cpu_cnt[0]~6 ) # (GND)))
// \cpu_cnt[1]~8  = CARRY((!\cpu_cnt[0]~6 ) # (!cpu_cnt[1]))

	.dataa(cpu_cnt[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_cnt[0]~6 ),
	.combout(\cpu_cnt[1]~7_combout ),
	.cout(\cpu_cnt[1]~8 ));
// synopsys translate_off
defparam \cpu_cnt[1]~7 .lut_mask = 16'h5A5F;
defparam \cpu_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y13_N23
dffeas \cpu_cnt[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cpu_cnt[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_cnt[1]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cpu_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_cnt[1] .is_wysiwyg = "true";
defparam \cpu_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N24
cycloneive_lcell_comb \cpu_cnt[2]~9 (
// Equation(s):
// \cpu_cnt[2]~9_combout  = (cpu_cnt[2] & (\cpu_cnt[1]~8  $ (GND))) # (!cpu_cnt[2] & (!\cpu_cnt[1]~8  & VCC))
// \cpu_cnt[2]~10  = CARRY((cpu_cnt[2] & !\cpu_cnt[1]~8 ))

	.dataa(gnd),
	.datab(cpu_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_cnt[1]~8 ),
	.combout(\cpu_cnt[2]~9_combout ),
	.cout(\cpu_cnt[2]~10 ));
// synopsys translate_off
defparam \cpu_cnt[2]~9 .lut_mask = 16'hC30C;
defparam \cpu_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y13_N25
dffeas \cpu_cnt[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cpu_cnt[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_cnt[1]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cpu_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_cnt[2] .is_wysiwyg = "true";
defparam \cpu_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y13_N27
dffeas \cpu_cnt[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cpu_cnt[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu_cnt[1]~15_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cpu_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_cnt[3] .is_wysiwyg = "true";
defparam \cpu_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N4
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ((!cpu_cnt[2] & ((!cpu_cnt[0]) # (!cpu_cnt[1])))) # (!cpu_cnt[3])

	.dataa(cpu_cnt[3]),
	.datab(cpu_cnt[2]),
	.datac(cpu_cnt[1]),
	.datad(cpu_cnt[0]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h5777;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y13_N28
cycloneive_lcell_comb \cpu_ce2~0 (
// Equation(s):
// \cpu_ce2~0_combout  = (\always3~0_combout ) # ((!\dma|state.ST_IDLE~q  & (!\LessThan0~0_combout  & cpu_cnt[4])))

	.dataa(\dma|state.ST_IDLE~q ),
	.datab(\LessThan0~0_combout ),
	.datac(cpu_cnt[4]),
	.datad(\always3~0_combout ),
	.cin(gnd),
	.combout(\cpu_ce2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_ce2~0 .lut_mask = 16'hFF10;
defparam \cpu_ce2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y13_N29
dffeas cpu_ce2(
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\cpu_ce2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_ce2~q ),
	.prn(vcc));
// synopsys translate_off
defparam cpu_ce2.is_wysiwyg = "true";
defparam cpu_ce2.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N26
cycloneive_lcell_comb \CPU|state~15 (
// Equation(s):
// \CPU|state~15_combout  = (\cpu_ce2~q  & ((\CPU|M1~q ) # ((!\CPU|halt~q  & !\CPU|M1n~combout ))))

	.dataa(\CPU|halt~q ),
	.datab(\CPU|M1n~combout ),
	.datac(\CPU|M1~q ),
	.datad(\cpu_ce2~q ),
	.cin(gnd),
	.combout(\CPU|state~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~15 .lut_mask = 16'hF100;
defparam \CPU|state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N18
cycloneive_lcell_comb \CPU|M1~0 (
// Equation(s):
// \CPU|M1~0_combout  = (\CPU|M1~q  & ((\CPU|state.010~q ) # ((\CPU|state.001~q ) # (!\cpu_ce2~q ))))

	.dataa(\CPU|state.010~q ),
	.datab(\CPU|state.001~q ),
	.datac(\CPU|M1~q ),
	.datad(\cpu_ce2~q ),
	.cin(gnd),
	.combout(\CPU|M1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M1~0 .lut_mask = 16'hE0F0;
defparam \CPU|M1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N22
cycloneive_lcell_comb \CPU|M1~1 (
// Equation(s):
// \CPU|M1~1_combout  = (\CPU|M1~0_combout ) # ((\CPU|state~15_combout  & ((\CPU|Selector29~0_combout ) # (!\CPU|state.000~q ))))

	.dataa(\CPU|state~15_combout ),
	.datab(\CPU|M1~0_combout ),
	.datac(\CPU|state.000~q ),
	.datad(\CPU|Selector29~0_combout ),
	.cin(gnd),
	.combout(\CPU|M1~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M1~1 .lut_mask = 16'hEECE;
defparam \CPU|M1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N23
dffeas \CPU|M1 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M1~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M1 .is_wysiwyg = "true";
defparam \CPU|M1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N30
cycloneive_lcell_comb \CPU|M5~4 (
// Equation(s):
// \CPU|M5~4_combout  = (!\CPU|state.010~q  & (!\CPU|M1~q  & \CPU|M1n~combout ))

	.dataa(gnd),
	.datab(\CPU|state.010~q ),
	.datac(\CPU|M1~q ),
	.datad(\CPU|M1n~combout ),
	.cin(gnd),
	.combout(\CPU|M5~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M5~4 .lut_mask = 16'h0300;
defparam \CPU|M5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N4
cycloneive_lcell_comb \CPU|M5~3 (
// Equation(s):
// \CPU|M5~3_combout  = (\CPU|M17~2_combout  & ((\CPU|M5~2_combout ) # (!\CPU|odata~15_combout )))

	.dataa(\CPU|M5~2_combout ),
	.datab(gnd),
	.datac(\CPU|M17~2_combout ),
	.datad(\CPU|odata~15_combout ),
	.cin(gnd),
	.combout(\CPU|M5~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M5~3 .lut_mask = 16'hA0F0;
defparam \CPU|M5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \CPU|M5~1 (
// Equation(s):
// \CPU|M5~1_combout  = (\CPU|IR [4] & (\CPU|always3~5_combout  & (\CPU|M5~0_combout  & \CPU|IR [5])))

	.dataa(\CPU|IR [4]),
	.datab(\CPU|always3~5_combout ),
	.datac(\CPU|M5~0_combout ),
	.datad(\CPU|IR [5]),
	.cin(gnd),
	.combout(\CPU|M5~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M5~1 .lut_mask = 16'h8000;
defparam \CPU|M5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cycloneive_lcell_comb \CPU|M5~5 (
// Equation(s):
// \CPU|M5~5_combout  = (\CPU|M5~3_combout  & ((\CPU|M5~1_combout ) # ((\CPU|M5~4_combout  & \CPU|M5~q )))) # (!\CPU|M5~3_combout  & (((\CPU|M5~q ))))

	.dataa(\CPU|M5~4_combout ),
	.datab(\CPU|M5~3_combout ),
	.datac(\CPU|M5~q ),
	.datad(\CPU|M5~1_combout ),
	.cin(gnd),
	.combout(\CPU|M5~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M5~5 .lut_mask = 16'hFCB0;
defparam \CPU|M5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \CPU|M5 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M5~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M5 .is_wysiwyg = "true";
defparam \CPU|M5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N30
cycloneive_lcell_comb \CPU|addr[13]~11 (
// Equation(s):
// \CPU|addr[13]~11_combout  = (\CPU|M5~q ) # ((\CPU|M7~q ) # ((\CPU|M4~q ) # (\CPU|M6~q )))

	.dataa(\CPU|M5~q ),
	.datab(\CPU|M7~q ),
	.datac(\CPU|M4~q ),
	.datad(\CPU|M6~q ),
	.cin(gnd),
	.combout(\CPU|addr[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[13]~11 .lut_mask = 16'hFFFE;
defparam \CPU|addr[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N0
cycloneive_lcell_comb \CPU|addr~52 (
// Equation(s):
// \CPU|addr~52_combout  = (\CPU|addr[13]~13_combout  & ((\CPU|SP [13]) # ((\CPU|addr[13]~11_combout )))) # (!\CPU|addr[13]~13_combout  & (((\CPU|Add8~26_combout  & !\CPU|addr[13]~11_combout ))))

	.dataa(\CPU|SP [13]),
	.datab(\CPU|addr[13]~13_combout ),
	.datac(\CPU|Add8~26_combout ),
	.datad(\CPU|addr[13]~11_combout ),
	.cin(gnd),
	.combout(\CPU|addr~52_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~52 .lut_mask = 16'hCCB8;
defparam \CPU|addr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N10
cycloneive_lcell_comb \CPU|addr~53 (
// Equation(s):
// \CPU|addr~53_combout  = (\CPU|addr[13]~11_combout  & ((\CPU|addr~52_combout  & (\CPU|H [5])) # (!\CPU|addr~52_combout  & ((\CPU|Z [5]))))) # (!\CPU|addr[13]~11_combout  & (((\CPU|addr~52_combout ))))

	.dataa(\CPU|addr[13]~11_combout ),
	.datab(\CPU|H [5]),
	.datac(\CPU|Z [5]),
	.datad(\CPU|addr~52_combout ),
	.cin(gnd),
	.combout(\CPU|addr~53_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~53 .lut_mask = 16'hDDA0;
defparam \CPU|addr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cycloneive_lcell_comb \CPU|addr[13]~6 (
// Equation(s):
// \CPU|addr[13]~6_combout  = (\CPU|addr[5]~16_combout  & (\CPU|addr~53_combout )) # (!\CPU|addr[5]~16_combout  & ((\CPU|PC [13])))

	.dataa(\CPU|addr~53_combout ),
	.datab(\CPU|PC [13]),
	.datac(gnd),
	.datad(\CPU|addr[5]~16_combout ),
	.cin(gnd),
	.combout(\CPU|addr[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[13]~6 .lut_mask = 16'hAACC;
defparam \CPU|addr[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N23
dffeas \CPU|addr[13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr[13]~6_combout ),
	.asdata(\CPU|W [5]),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|addr[13]~19_combout ),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[13] .is_wysiwyg = "true";
defparam \CPU|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N2
cycloneive_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\CPU|addr [15] & ((!\CPU|addr [14]) # (!\CPU|addr [13])))

	.dataa(gnd),
	.datab(\CPU|addr [13]),
	.datac(\CPU|addr [14]),
	.datad(\CPU|addr [15]),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'h3F00;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N20
cycloneive_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\Mux5~3_combout  & (((\Mux5~2_combout )))) # (!\Mux5~3_combout  & ((\Mux5~2_combout  & (!\rom|altsyncram_component|auto_generated|q_a [5])) # (!\Mux5~2_combout  & ((!\ramd|odata [5])))))

	.dataa(\Mux5~3_combout ),
	.datab(\rom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\ramd|odata [5]),
	.datad(\Mux5~2_combout ),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hBB05;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N12
cycloneive_lcell_comb \crt|irq~2 (
// Equation(s):
// \crt|irq~2_combout  = (\crt|ypos [3] & (\crt|init1 [3] & (\crt|ypos [2] $ (!\crt|init1 [2])))) # (!\crt|ypos [3] & (!\crt|init1 [3] & (\crt|ypos [2] $ (!\crt|init1 [2]))))

	.dataa(\crt|ypos [3]),
	.datab(\crt|init1 [3]),
	.datac(\crt|ypos [2]),
	.datad(\crt|init1 [2]),
	.cin(gnd),
	.combout(\crt|irq~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|irq~2 .lut_mask = 16'h9009;
defparam \crt|irq~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \crt|always0~5 (
// Equation(s):
// \crt|always0~5_combout  = (\crt|always0~4_combout ) # (!\crt|exhrtc~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\crt|always0~4_combout ),
	.datad(\crt|exhrtc~q ),
	.cin(gnd),
	.combout(\crt|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|always0~5 .lut_mask = 16'hF0FF;
defparam \crt|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \crt|irq~0 (
// Equation(s):
// \crt|irq~0_combout  = (\vid|cce~combout  & (\crt|Equal5~2_combout  & (!\crt|always0~1_combout  & !\crt|always0~5_combout )))

	.dataa(\vid|cce~combout ),
	.datab(\crt|Equal5~2_combout ),
	.datac(\crt|always0~1_combout ),
	.datad(\crt|always0~5_combout ),
	.cin(gnd),
	.combout(\crt|irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|irq~0 .lut_mask = 16'h0008;
defparam \crt|irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N26
cycloneive_lcell_comb \crt|irq~1 (
// Equation(s):
// \crt|irq~1_combout  = (\crt|ypos [0] & (\crt|init1 [0] & (\crt|ypos [1] $ (!\crt|init1 [1])))) # (!\crt|ypos [0] & (!\crt|init1 [0] & (\crt|ypos [1] $ (!\crt|init1 [1]))))

	.dataa(\crt|ypos [0]),
	.datab(\crt|ypos [1]),
	.datac(\crt|init1 [0]),
	.datad(\crt|init1 [1]),
	.cin(gnd),
	.combout(\crt|irq~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|irq~1 .lut_mask = 16'h8421;
defparam \crt|irq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N28
cycloneive_lcell_comb \crt|irq~3 (
// Equation(s):
// \crt|irq~3_combout  = (\crt|init1 [4] & (\crt|ypos [4] & (\crt|init1 [5] $ (!\crt|ypos [5])))) # (!\crt|init1 [4] & (!\crt|ypos [4] & (\crt|init1 [5] $ (!\crt|ypos [5]))))

	.dataa(\crt|init1 [4]),
	.datab(\crt|ypos [4]),
	.datac(\crt|init1 [5]),
	.datad(\crt|ypos [5]),
	.cin(gnd),
	.combout(\crt|irq~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|irq~3 .lut_mask = 16'h9009;
defparam \crt|irq~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N10
cycloneive_lcell_comb \crt|irq~4 (
// Equation(s):
// \crt|irq~4_combout  = (\crt|irq~2_combout  & (\crt|irq~0_combout  & (\crt|irq~1_combout  & \crt|irq~3_combout )))

	.dataa(\crt|irq~2_combout ),
	.datab(\crt|irq~0_combout ),
	.datac(\crt|irq~1_combout ),
	.datad(\crt|irq~3_combout ),
	.cin(gnd),
	.combout(\crt|irq~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|irq~4 .lut_mask = 16'h8000;
defparam \crt|irq~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N26
cycloneive_lcell_comb \crt|irq~5 (
// Equation(s):
// \crt|irq~5_combout  = (\crt|irq~4_combout ) # ((\crt|irq~q  & ((\crt|exrd_n~q ) # (!\crt_rd_n~0_combout ))))

	.dataa(\crt|irq~4_combout ),
	.datab(\crt_rd_n~0_combout ),
	.datac(\crt|irq~q ),
	.datad(\crt|exrd_n~q ),
	.cin(gnd),
	.combout(\crt|irq~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|irq~5 .lut_mask = 16'hFABA;
defparam \crt|irq~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y12_N27
dffeas \crt|irq (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|irq~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|irq .is_wysiwyg = "true";
defparam \crt|irq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
cycloneive_lcell_comb \kbd|shifts[0]~5 (
// Equation(s):
// \kbd|shifts[0]~5_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [4] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [7] & (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & !\kbd|kbd|Keyboard_Mapper|ScanCode [5])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [4]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [7]),
	.datac(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [5]),
	.cin(gnd),
	.combout(\kbd|shifts[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|shifts[0]~5 .lut_mask = 16'h0020;
defparam \kbd|shifts[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
cycloneive_lcell_comb \kbd|WideOr16~0 (
// Equation(s):
// \kbd|WideOr16~0_combout  = (\kbd|kbd|Keyboard_Mapper|ScanCode [6] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (\kbd|kbd|Keyboard_Mapper|ScanCode [3] & \kbd|kbd|Keyboard_Mapper|ScanCode [0]))) # (!\kbd|kbd|Keyboard_Mapper|ScanCode [6] & 
// (\kbd|kbd|Keyboard_Mapper|ScanCode [1] & (!\kbd|kbd|Keyboard_Mapper|ScanCode [3] & !\kbd|kbd|Keyboard_Mapper|ScanCode [0])))

	.dataa(\kbd|kbd|Keyboard_Mapper|ScanCode [6]),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [1]),
	.datac(\kbd|kbd|Keyboard_Mapper|ScanCode [3]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [0]),
	.cin(gnd),
	.combout(\kbd|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|WideOr16~0 .lut_mask = 16'h2004;
defparam \kbd|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
cycloneive_lcell_comb \kbd|shifts[0]~6 (
// Equation(s):
// \kbd|shifts[0]~6_combout  = (!\kbd|kbd|Keyboard_Mapper|ScanCode [2] & \kbd|WideOr16~0_combout )

	.dataa(gnd),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [2]),
	.datac(\kbd|WideOr16~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\kbd|shifts[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|shifts[0]~6 .lut_mask = 16'h3030;
defparam \kbd|shifts[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
cycloneive_lcell_comb \kbd|shifts[0]~7 (
// Equation(s):
// \kbd|shifts[0]~7_combout  = (\kbd|shifts[0]~5_combout  & ((\kbd|shifts[0]~6_combout  & ((!\kbd|kbd|Keyboard_Mapper|ScanCode [8]))) # (!\kbd|shifts[0]~6_combout  & (\kbd|shifts [0])))) # (!\kbd|shifts[0]~5_combout  & (((\kbd|shifts [0]))))

	.dataa(\kbd|shifts[0]~5_combout ),
	.datab(\kbd|shifts[0]~6_combout ),
	.datac(\kbd|shifts [0]),
	.datad(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.cin(gnd),
	.combout(\kbd|shifts[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|shifts[0]~7 .lut_mask = 16'h70F8;
defparam \kbd|shifts[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N13
dffeas \kbd|shifts[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|shifts[0]~7_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|shifts [0]),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|shifts[0] .is_wysiwyg = "true";
defparam \kbd|shifts[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N4
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\Mux5~1_combout  & (((sddata[4]) # (!\Mux5~0_combout )))) # (!\Mux5~1_combout  & (!\kbd|shifts [0] & ((\Mux5~0_combout ))))

	.dataa(\kbd|shifts [0]),
	.datab(\Mux5~1_combout ),
	.datac(sddata[4]),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hD1CC;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
cycloneive_lcell_comb \kbd|Decoder1~6 (
// Equation(s):
// \kbd|Decoder1~6_combout  = (!\kbd|c [1] & (\kbd|c [0] & \kbd|c [2]))

	.dataa(\kbd|c [1]),
	.datab(gnd),
	.datac(\kbd|c [0]),
	.datad(\kbd|c [2]),
	.cin(gnd),
	.combout(\kbd|Decoder1~6_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder1~6 .lut_mask = 16'h5000;
defparam \kbd|Decoder1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N12
cycloneive_lcell_comb \kbd|keymatrix[6][5]~71 (
// Equation(s):
// \kbd|keymatrix[6][5]~71_combout  = (\kbd|Decoder1~6_combout  & ((\kbd|keymatrix[6][1]~17_combout ) # ((!\kbd|keymatrix[6][2]~18_combout  & \kbd|keymatrix[6][5]~q )))) # (!\kbd|Decoder1~6_combout  & (((\kbd|keymatrix[6][5]~q ))))

	.dataa(\kbd|keymatrix[6][2]~18_combout ),
	.datab(\kbd|Decoder1~6_combout ),
	.datac(\kbd|keymatrix[6][5]~q ),
	.datad(\kbd|keymatrix[6][1]~17_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[6][5]~71_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[6][5]~71 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[6][5]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N13
dffeas \kbd|keymatrix[6][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[6][5]~71_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[6][5] .is_wysiwyg = "true";
defparam \kbd|keymatrix[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
cycloneive_lcell_comb \kbd|keymatrix[7][5]~72 (
// Equation(s):
// \kbd|keymatrix[7][5]~72_combout  = (\kbd|Decoder1~6_combout  & ((\kbd|keymatrix[7][1]~20_combout ) # ((\kbd|keymatrix[7][5]~q  & !\kbd|keymatrix[7][2]~21_combout )))) # (!\kbd|Decoder1~6_combout  & (((\kbd|keymatrix[7][5]~q ))))

	.dataa(\kbd|Decoder1~6_combout ),
	.datab(\kbd|keymatrix[7][1]~20_combout ),
	.datac(\kbd|keymatrix[7][5]~q ),
	.datad(\kbd|keymatrix[7][2]~21_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[7][5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[7][5]~72 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[7][5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N31
dffeas \kbd|keymatrix[7][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[7][5]~72_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[7][5] .is_wysiwyg = "true";
defparam \kbd|keymatrix[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N8
cycloneive_lcell_comb \kbd|odata[5]~28 (
// Equation(s):
// \kbd|odata[5]~28_combout  = (\ppa1|opa [7] & ((\kbd|keymatrix[7][5]~q ) # ((\kbd|keymatrix[6][5]~q  & \ppa1|opa [6])))) # (!\ppa1|opa [7] & (\kbd|keymatrix[6][5]~q  & ((\ppa1|opa [6]))))

	.dataa(\ppa1|opa [7]),
	.datab(\kbd|keymatrix[6][5]~q ),
	.datac(\kbd|keymatrix[7][5]~q ),
	.datad(\ppa1|opa [6]),
	.cin(gnd),
	.combout(\kbd|odata[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[5]~28 .lut_mask = 16'hECA0;
defparam \kbd|odata[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
cycloneive_lcell_comb \kbd|keymatrix[0][5]~65 (
// Equation(s):
// \kbd|keymatrix[0][5]~65_combout  = (\kbd|Decoder1~6_combout  & ((\kbd|keymatrix[0][1]~0_combout ) # ((\kbd|keymatrix[0][5]~q  & !\kbd|keymatrix[0][2]~1_combout )))) # (!\kbd|Decoder1~6_combout  & (((\kbd|keymatrix[0][5]~q ))))

	.dataa(\kbd|keymatrix[0][1]~0_combout ),
	.datab(\kbd|Decoder1~6_combout ),
	.datac(\kbd|keymatrix[0][5]~q ),
	.datad(\kbd|keymatrix[0][2]~1_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[0][5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[0][5]~65 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[0][5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N25
dffeas \kbd|keymatrix[0][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[0][5]~65_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[0][5] .is_wysiwyg = "true";
defparam \kbd|keymatrix[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N28
cycloneive_lcell_comb \kbd|keymatrix[1][5]~66 (
// Equation(s):
// \kbd|keymatrix[1][5]~66_combout  = (\kbd|Decoder1~6_combout  & ((\kbd|keymatrix[1][1]~3_combout ) # ((!\kbd|keymatrix[1][2]~4_combout  & \kbd|keymatrix[1][5]~q )))) # (!\kbd|Decoder1~6_combout  & (((\kbd|keymatrix[1][5]~q ))))

	.dataa(\kbd|keymatrix[1][2]~4_combout ),
	.datab(\kbd|Decoder1~6_combout ),
	.datac(\kbd|keymatrix[1][5]~q ),
	.datad(\kbd|keymatrix[1][1]~3_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[1][5]~66_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[1][5]~66 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[1][5]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N29
dffeas \kbd|keymatrix[1][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[1][5]~66_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[1][5] .is_wysiwyg = "true";
defparam \kbd|keymatrix[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N10
cycloneive_lcell_comb \kbd|odata[5]~25 (
// Equation(s):
// \kbd|odata[5]~25_combout  = (\ppa1|opa [0] & ((\kbd|keymatrix[0][5]~q ) # ((\ppa1|opa [1] & \kbd|keymatrix[1][5]~q )))) # (!\ppa1|opa [0] & (\ppa1|opa [1] & ((\kbd|keymatrix[1][5]~q ))))

	.dataa(\ppa1|opa [0]),
	.datab(\ppa1|opa [1]),
	.datac(\kbd|keymatrix[0][5]~q ),
	.datad(\kbd|keymatrix[1][5]~q ),
	.cin(gnd),
	.combout(\kbd|odata[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[5]~25 .lut_mask = 16'hECA0;
defparam \kbd|odata[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneive_lcell_comb \kbd|keymatrix[3][5]~68 (
// Equation(s):
// \kbd|keymatrix[3][5]~68_combout  = (\kbd|Decoder1~6_combout  & ((\kbd|keymatrix[3][1]~9_combout ) # ((\kbd|keymatrix[3][5]~q  & !\kbd|keymatrix[3][2]~10_combout )))) # (!\kbd|Decoder1~6_combout  & (((\kbd|keymatrix[3][5]~q ))))

	.dataa(\kbd|Decoder1~6_combout ),
	.datab(\kbd|keymatrix[3][1]~9_combout ),
	.datac(\kbd|keymatrix[3][5]~q ),
	.datad(\kbd|keymatrix[3][2]~10_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[3][5]~68_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[3][5]~68 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[3][5]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N23
dffeas \kbd|keymatrix[3][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[3][5]~68_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[3][5] .is_wysiwyg = "true";
defparam \kbd|keymatrix[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
cycloneive_lcell_comb \kbd|keymatrix[2][5]~67 (
// Equation(s):
// \kbd|keymatrix[2][5]~67_combout  = (\kbd|Decoder1~6_combout  & ((\kbd|keymatrix[2][1]~6_combout ) # ((\kbd|keymatrix[2][5]~q  & !\kbd|keymatrix[2][2]~7_combout )))) # (!\kbd|Decoder1~6_combout  & (((\kbd|keymatrix[2][5]~q ))))

	.dataa(\kbd|keymatrix[2][1]~6_combout ),
	.datab(\kbd|Decoder1~6_combout ),
	.datac(\kbd|keymatrix[2][5]~q ),
	.datad(\kbd|keymatrix[2][2]~7_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[2][5]~67_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[2][5]~67 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[2][5]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y17_N23
dffeas \kbd|keymatrix[2][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[2][5]~67_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[2][5] .is_wysiwyg = "true";
defparam \kbd|keymatrix[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N26
cycloneive_lcell_comb \kbd|odata[5]~26 (
// Equation(s):
// \kbd|odata[5]~26_combout  = (\kbd|keymatrix[3][5]~q  & ((\ppa1|opa [3]) # ((\ppa1|opa [2] & \kbd|keymatrix[2][5]~q )))) # (!\kbd|keymatrix[3][5]~q  & (\ppa1|opa [2] & ((\kbd|keymatrix[2][5]~q ))))

	.dataa(\kbd|keymatrix[3][5]~q ),
	.datab(\ppa1|opa [2]),
	.datac(\ppa1|opa [3]),
	.datad(\kbd|keymatrix[2][5]~q ),
	.cin(gnd),
	.combout(\kbd|odata[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[5]~26 .lut_mask = 16'hECA0;
defparam \kbd|odata[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N18
cycloneive_lcell_comb \kbd|keymatrix[4][5]~69 (
// Equation(s):
// \kbd|keymatrix[4][5]~69_combout  = (\kbd|Decoder1~6_combout  & ((\kbd|keymatrix[4][1]~14_combout ) # ((!\kbd|keymatrix[4][2]~15_combout  & \kbd|keymatrix[4][5]~q )))) # (!\kbd|Decoder1~6_combout  & (((\kbd|keymatrix[4][5]~q ))))

	.dataa(\kbd|keymatrix[4][2]~15_combout ),
	.datab(\kbd|Decoder1~6_combout ),
	.datac(\kbd|keymatrix[4][5]~q ),
	.datad(\kbd|keymatrix[4][1]~14_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[4][5]~69_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[4][5]~69 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[4][5]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N19
dffeas \kbd|keymatrix[4][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[4][5]~69_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[4][5] .is_wysiwyg = "true";
defparam \kbd|keymatrix[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N30
cycloneive_lcell_comb \kbd|keymatrix[5][5]~70 (
// Equation(s):
// \kbd|keymatrix[5][5]~70_combout  = (\kbd|Decoder1~6_combout  & ((\kbd|keymatrix[5][1]~28_combout ) # ((\kbd|keymatrix[5][5]~q  & !\kbd|keymatrix[5][2]~29_combout )))) # (!\kbd|Decoder1~6_combout  & (((\kbd|keymatrix[5][5]~q ))))

	.dataa(\kbd|keymatrix[5][1]~28_combout ),
	.datab(\kbd|Decoder1~6_combout ),
	.datac(\kbd|keymatrix[5][5]~q ),
	.datad(\kbd|keymatrix[5][2]~29_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][5]~70_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][5]~70 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[5][5]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N31
dffeas \kbd|keymatrix[5][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[5][5]~70_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[5][5] .is_wysiwyg = "true";
defparam \kbd|keymatrix[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N28
cycloneive_lcell_comb \kbd|odata[5]~27 (
// Equation(s):
// \kbd|odata[5]~27_combout  = (\ppa1|opa [4] & ((\kbd|keymatrix[4][5]~q ) # ((\ppa1|opa [5] & \kbd|keymatrix[5][5]~q )))) # (!\ppa1|opa [4] & (\ppa1|opa [5] & ((\kbd|keymatrix[5][5]~q ))))

	.dataa(\ppa1|opa [4]),
	.datab(\ppa1|opa [5]),
	.datac(\kbd|keymatrix[4][5]~q ),
	.datad(\kbd|keymatrix[5][5]~q ),
	.cin(gnd),
	.combout(\kbd|odata[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[5]~27 .lut_mask = 16'hECA0;
defparam \kbd|odata[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N28
cycloneive_lcell_comb \kbd|odata[5]~29 (
// Equation(s):
// \kbd|odata[5]~29_combout  = (\kbd|odata[5]~28_combout ) # ((\kbd|odata[5]~25_combout ) # ((\kbd|odata[5]~26_combout ) # (\kbd|odata[5]~27_combout )))

	.dataa(\kbd|odata[5]~28_combout ),
	.datab(\kbd|odata[5]~25_combout ),
	.datac(\kbd|odata[5]~26_combout ),
	.datad(\kbd|odata[5]~27_combout ),
	.cin(gnd),
	.combout(\kbd|odata[5]~29_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[5]~29 .lut_mask = 16'hFFFE;
defparam \kbd|odata[5]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N12
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Mux3~7_combout  & ((\Mux2~0_combout  & (!\kbd|odata[5]~29_combout )) # (!\Mux2~0_combout  & ((!\ppa1|opa [5]))))) # (!\Mux3~7_combout  & (\Mux2~0_combout ))

	.dataa(\Mux3~7_combout ),
	.datab(\Mux2~0_combout ),
	.datac(\kbd|odata[5]~29_combout ),
	.datad(\ppa1|opa [5]),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'h4C6E;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y13_N26
cycloneive_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\Mux5~3_combout  & ((\Mux2~2_combout  & (!\crt|irq~q )) # (!\Mux2~2_combout  & ((!\Mux2~1_combout ))))) # (!\Mux5~3_combout  & (\Mux2~2_combout ))

	.dataa(\Mux5~3_combout ),
	.datab(\Mux2~2_combout ),
	.datac(\crt|irq~q ),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'h4C6E;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneive_lcell_comb \CPU|Equal3~4 (
// Equation(s):
// \CPU|Equal3~4_combout  = (\Mux3~15_combout  & (!\Mux2~3_combout  & !\Mux4~3_combout ))

	.dataa(\Mux3~15_combout ),
	.datab(\Mux2~3_combout ),
	.datac(gnd),
	.datad(\Mux4~3_combout ),
	.cin(gnd),
	.combout(\CPU|Equal3~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Equal3~4 .lut_mask = 16'h0022;
defparam \CPU|Equal3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N8
cycloneive_lcell_comb \CPU|halt~1 (
// Equation(s):
// \CPU|halt~1_combout  = (\CPU|state.010~q  & (\CPU|state~15_combout  & (\Mux1~3_combout  & !\CPU|Z[7]~1_combout )))

	.dataa(\CPU|state.010~q ),
	.datab(\CPU|state~15_combout ),
	.datac(\Mux1~3_combout ),
	.datad(\CPU|Z[7]~1_combout ),
	.cin(gnd),
	.combout(\CPU|halt~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|halt~1 .lut_mask = 16'h0080;
defparam \CPU|halt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N4
cycloneive_lcell_comb \CPU|halt~0 (
// Equation(s):
// \CPU|halt~0_combout  = (\CPU|halt~q  & ((\CPU|state.000~q ) # ((\CPU|state.010~q ) # (!\CPU|state~15_combout ))))

	.dataa(\CPU|halt~q ),
	.datab(\CPU|state.000~q ),
	.datac(\CPU|state~15_combout ),
	.datad(\CPU|state.010~q ),
	.cin(gnd),
	.combout(\CPU|halt~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|halt~0 .lut_mask = 16'hAA8A;
defparam \CPU|halt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cycloneive_lcell_comb \CPU|halt~2 (
// Equation(s):
// \CPU|halt~2_combout  = (\CPU|halt~0_combout ) # ((\CPU|Equal3~4_combout  & (\CPU|halt~1_combout  & \CPU|Equal5~0_combout )))

	.dataa(\CPU|Equal3~4_combout ),
	.datab(\CPU|halt~1_combout ),
	.datac(\CPU|halt~0_combout ),
	.datad(\CPU|Equal5~0_combout ),
	.cin(gnd),
	.combout(\CPU|halt~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|halt~2 .lut_mask = 16'hF8F0;
defparam \CPU|halt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N13
dffeas \CPU|halt (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|halt~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|halt~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|halt .is_wysiwyg = "true";
defparam \CPU|halt .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N12
cycloneive_lcell_comb \CPU|M17~2 (
// Equation(s):
// \CPU|M17~2_combout  = (\cpu_ce2~q  & ((\CPU|M1~q ) # (!\CPU|halt~q )))

	.dataa(\CPU|halt~q ),
	.datab(gnd),
	.datac(\CPU|M1~q ),
	.datad(\cpu_ce2~q ),
	.cin(gnd),
	.combout(\CPU|M17~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M17~2 .lut_mask = 16'hF500;
defparam \CPU|M17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N0
cycloneive_lcell_comb \CPU|jmp~1 (
// Equation(s):
// \CPU|jmp~1_combout  = (\CPU|M17~2_combout  & (\CPU|state.010~q  & ((\CPU|M1~q ) # (!\CPU|M1n~combout ))))

	.dataa(\CPU|M17~2_combout ),
	.datab(\CPU|M1n~combout ),
	.datac(\CPU|M1~q ),
	.datad(\CPU|state.010~q ),
	.cin(gnd),
	.combout(\CPU|jmp~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|jmp~1 .lut_mask = 16'hA200;
defparam \CPU|jmp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N24
cycloneive_lcell_comb \CPU|M2~5 (
// Equation(s):
// \CPU|M2~5_combout  = ((\CPU|halt~q ) # ((\CPU|M1~q ) # (!\cpu_ce2~q ))) # (!\CPU|state.010~q )

	.dataa(\CPU|state.010~q ),
	.datab(\CPU|halt~q ),
	.datac(\CPU|M1~q ),
	.datad(\cpu_ce2~q ),
	.cin(gnd),
	.combout(\CPU|M2~5_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M2~5 .lut_mask = 16'hFDFF;
defparam \CPU|M2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N6
cycloneive_lcell_comb \CPU|M2~0 (
// Equation(s):
// \CPU|M2~0_combout  = (!\Mux5~7_combout  & \Mux2~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux5~7_combout ),
	.datad(\Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU|M2~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M2~0 .lut_mask = 16'h0F00;
defparam \CPU|M2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N4
cycloneive_lcell_comb \CPU|M2~2 (
// Equation(s):
// \CPU|M2~2_combout  = (\CPU|Z[0]~0_combout  & (((!\CPU|M2~0_combout )))) # (!\CPU|Z[0]~0_combout  & ((\Mux1~3_combout  & (\CPU|Z[7]~1_combout  $ (!\CPU|M2~0_combout ))) # (!\Mux1~3_combout  & (\CPU|Z[7]~1_combout  & !\CPU|M2~0_combout ))))

	.dataa(\CPU|Z[0]~0_combout ),
	.datab(\Mux1~3_combout ),
	.datac(\CPU|Z[7]~1_combout ),
	.datad(\CPU|M2~0_combout ),
	.cin(gnd),
	.combout(\CPU|M2~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M2~2 .lut_mask = 16'h40BE;
defparam \CPU|M2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \CPU|M2~1 (
// Equation(s):
// \CPU|M2~1_combout  = (\Mux5~7_combout  & (((!\CPU|WideOr16~0_combout  & \CPU|Selector4~2_combout )))) # (!\Mux5~7_combout  & (\CPU|Decoder2~7_combout  & (\CPU|WideOr16~0_combout )))

	.dataa(\CPU|Decoder2~7_combout ),
	.datab(\Mux5~7_combout ),
	.datac(\CPU|WideOr16~0_combout ),
	.datad(\CPU|Selector4~2_combout ),
	.cin(gnd),
	.combout(\CPU|M2~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M2~1 .lut_mask = 16'h2C20;
defparam \CPU|M2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N14
cycloneive_lcell_comb \CPU|M2~3 (
// Equation(s):
// \CPU|M2~3_combout  = (\Mux6~4_combout  & (\CPU|M2~2_combout )) # (!\Mux6~4_combout  & ((\CPU|M2~1_combout )))

	.dataa(\Mux6~4_combout ),
	.datab(gnd),
	.datac(\CPU|M2~2_combout ),
	.datad(\CPU|M2~1_combout ),
	.cin(gnd),
	.combout(\CPU|M2~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M2~3 .lut_mask = 16'hF5A0;
defparam \CPU|M2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y11_N24
cycloneive_lcell_comb \CPU|M2~4 (
// Equation(s):
// \CPU|M2~4_combout  = (\CPU|M2~0_combout  & (((\CPU|M2~3_combout ) # (\CPU|Decoder2~5_combout )))) # (!\CPU|M2~0_combout  & (\Mux6~4_combout  $ ((\CPU|M2~3_combout ))))

	.dataa(\Mux6~4_combout ),
	.datab(\CPU|M2~3_combout ),
	.datac(\CPU|Decoder2~5_combout ),
	.datad(\CPU|M2~0_combout ),
	.cin(gnd),
	.combout(\CPU|M2~4_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M2~4 .lut_mask = 16'hFC66;
defparam \CPU|M2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y11_N20
cycloneive_lcell_comb \CPU|M2~6 (
// Equation(s):
// \CPU|M2~6_combout  = (\CPU|jmp~1_combout  & ((\CPU|M2~4_combout ) # ((\CPU|M2~5_combout  & \CPU|M2~q )))) # (!\CPU|jmp~1_combout  & (\CPU|M2~5_combout  & (\CPU|M2~q )))

	.dataa(\CPU|jmp~1_combout ),
	.datab(\CPU|M2~5_combout ),
	.datac(\CPU|M2~q ),
	.datad(\CPU|M2~4_combout ),
	.cin(gnd),
	.combout(\CPU|M2~6_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M2~6 .lut_mask = 16'hEAC0;
defparam \CPU|M2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y11_N21
dffeas \CPU|M2 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M2~6_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M2 .is_wysiwyg = "true";
defparam \CPU|M2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y9_N16
cycloneive_lcell_comb \CPU|addr[5]~16 (
// Equation(s):
// \CPU|addr[5]~16_combout  = (!\CPU|M2~q  & (!\CPU|M3~q  & (\CPU|M1n~combout  & !\CPU|M1~q )))

	.dataa(\CPU|M2~q ),
	.datab(\CPU|M3~q ),
	.datac(\CPU|M1n~combout ),
	.datad(\CPU|M1~q ),
	.cin(gnd),
	.combout(\CPU|addr[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[5]~16 .lut_mask = 16'h0010;
defparam \CPU|addr[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N28
cycloneive_lcell_comb \CPU|addr~14 (
// Equation(s):
// \CPU|addr~14_combout  = (\CPU|addr[13]~11_combout  & (((\CPU|addr[13]~13_combout )))) # (!\CPU|addr[13]~11_combout  & ((\CPU|addr[13]~13_combout  & (\CPU|SP [15])) # (!\CPU|addr[13]~13_combout  & ((\CPU|Add8~30_combout )))))

	.dataa(\CPU|addr[13]~11_combout ),
	.datab(\CPU|SP [15]),
	.datac(\CPU|addr[13]~13_combout ),
	.datad(\CPU|Add8~30_combout ),
	.cin(gnd),
	.combout(\CPU|addr~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~14 .lut_mask = 16'hE5E0;
defparam \CPU|addr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N26
cycloneive_lcell_comb \CPU|addr~15 (
// Equation(s):
// \CPU|addr~15_combout  = (\CPU|addr[13]~11_combout  & ((\CPU|addr~14_combout  & (\CPU|H [7])) # (!\CPU|addr~14_combout  & ((\CPU|Z [7]))))) # (!\CPU|addr[13]~11_combout  & (\CPU|addr~14_combout ))

	.dataa(\CPU|addr[13]~11_combout ),
	.datab(\CPU|addr~14_combout ),
	.datac(\CPU|H [7]),
	.datad(\CPU|Z [7]),
	.cin(gnd),
	.combout(\CPU|addr~15_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~15 .lut_mask = 16'hE6C4;
defparam \CPU|addr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N20
cycloneive_lcell_comb \CPU|addr[15]~0 (
// Equation(s):
// \CPU|addr[15]~0_combout  = (\CPU|addr[5]~16_combout  & ((\CPU|addr~15_combout ))) # (!\CPU|addr[5]~16_combout  & (\CPU|PC [15]))

	.dataa(\CPU|addr[5]~16_combout ),
	.datab(\CPU|PC [15]),
	.datac(gnd),
	.datad(\CPU|addr~15_combout ),
	.cin(gnd),
	.combout(\CPU|addr[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[15]~0 .lut_mask = 16'hEE44;
defparam \CPU|addr[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N21
dffeas \CPU|addr[15] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr[15]~0_combout ),
	.asdata(\CPU|W [7]),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|addr[13]~19_combout ),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[15] .is_wysiwyg = "true";
defparam \CPU|addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N2
cycloneive_lcell_comb \kbd|Decoder1~1 (
// Equation(s):
// \kbd|Decoder1~1_combout  = (!\kbd|c [2] & (\kbd|c [0] & !\kbd|c [1]))

	.dataa(\kbd|c [2]),
	.datab(gnd),
	.datac(\kbd|c [0]),
	.datad(\kbd|c [1]),
	.cin(gnd),
	.combout(\kbd|Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder1~1 .lut_mask = 16'h0050;
defparam \kbd|Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneive_lcell_comb \kbd|keymatrix[5][1]~30 (
// Equation(s):
// \kbd|keymatrix[5][1]~30_combout  = (\kbd|Decoder1~1_combout  & ((\kbd|keymatrix[5][1]~28_combout ) # ((\kbd|keymatrix[5][1]~q  & !\kbd|keymatrix[5][2]~29_combout )))) # (!\kbd|Decoder1~1_combout  & (((\kbd|keymatrix[5][1]~q ))))

	.dataa(\kbd|keymatrix[5][1]~28_combout ),
	.datab(\kbd|Decoder1~1_combout ),
	.datac(\kbd|keymatrix[5][1]~q ),
	.datad(\kbd|keymatrix[5][2]~29_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][1]~30 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[5][1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N15
dffeas \kbd|keymatrix[5][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[5][1]~30_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[5][1] .is_wysiwyg = "true";
defparam \kbd|keymatrix[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N12
cycloneive_lcell_comb \kbd|keymatrix[4][1]~27 (
// Equation(s):
// \kbd|keymatrix[4][1]~27_combout  = (\kbd|Decoder1~1_combout  & ((\kbd|keymatrix[4][1]~14_combout ) # ((\kbd|keymatrix[4][1]~q  & !\kbd|keymatrix[4][2]~15_combout )))) # (!\kbd|Decoder1~1_combout  & (((\kbd|keymatrix[4][1]~q ))))

	.dataa(\kbd|Decoder1~1_combout ),
	.datab(\kbd|keymatrix[4][1]~14_combout ),
	.datac(\kbd|keymatrix[4][1]~q ),
	.datad(\kbd|keymatrix[4][2]~15_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[4][1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[4][1]~27 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[4][1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N13
dffeas \kbd|keymatrix[4][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[4][1]~27_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[4][1] .is_wysiwyg = "true";
defparam \kbd|keymatrix[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N22
cycloneive_lcell_comb \kbd|odata[1]~2 (
// Equation(s):
// \kbd|odata[1]~2_combout  = (\ppa1|opa [4] & ((\kbd|keymatrix[4][1]~q ) # ((\ppa1|opa [5] & \kbd|keymatrix[5][1]~q )))) # (!\ppa1|opa [4] & (\ppa1|opa [5] & (\kbd|keymatrix[5][1]~q )))

	.dataa(\ppa1|opa [4]),
	.datab(\ppa1|opa [5]),
	.datac(\kbd|keymatrix[5][1]~q ),
	.datad(\kbd|keymatrix[4][1]~q ),
	.cin(gnd),
	.combout(\kbd|odata[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[1]~2 .lut_mask = 16'hEAC0;
defparam \kbd|odata[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
cycloneive_lcell_comb \kbd|keymatrix[0][1]~24 (
// Equation(s):
// \kbd|keymatrix[0][1]~24_combout  = (\kbd|Decoder1~1_combout  & ((\kbd|keymatrix[0][1]~0_combout ) # ((\kbd|keymatrix[0][1]~q  & !\kbd|keymatrix[0][2]~1_combout )))) # (!\kbd|Decoder1~1_combout  & (((\kbd|keymatrix[0][1]~q ))))

	.dataa(\kbd|keymatrix[0][1]~0_combout ),
	.datab(\kbd|Decoder1~1_combout ),
	.datac(\kbd|keymatrix[0][1]~q ),
	.datad(\kbd|keymatrix[0][2]~1_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[0][1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[0][1]~24 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[0][1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N21
dffeas \kbd|keymatrix[0][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[0][1]~24_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[0][1] .is_wysiwyg = "true";
defparam \kbd|keymatrix[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N26
cycloneive_lcell_comb \kbd|keymatrix[1][1]~23 (
// Equation(s):
// \kbd|keymatrix[1][1]~23_combout  = (\kbd|Decoder1~1_combout  & ((\kbd|keymatrix[1][1]~3_combout ) # ((!\kbd|keymatrix[1][2]~4_combout  & \kbd|keymatrix[1][1]~q )))) # (!\kbd|Decoder1~1_combout  & (((\kbd|keymatrix[1][1]~q ))))

	.dataa(\kbd|keymatrix[1][2]~4_combout ),
	.datab(\kbd|Decoder1~1_combout ),
	.datac(\kbd|keymatrix[1][1]~q ),
	.datad(\kbd|keymatrix[1][1]~3_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[1][1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[1][1]~23 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[1][1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N27
dffeas \kbd|keymatrix[1][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[1][1]~23_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[1][1] .is_wysiwyg = "true";
defparam \kbd|keymatrix[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N28
cycloneive_lcell_comb \kbd|odata[1]~0 (
// Equation(s):
// \kbd|odata[1]~0_combout  = (\ppa1|opa [0] & ((\kbd|keymatrix[0][1]~q ) # ((\ppa1|opa [1] & \kbd|keymatrix[1][1]~q )))) # (!\ppa1|opa [0] & (\ppa1|opa [1] & ((\kbd|keymatrix[1][1]~q ))))

	.dataa(\ppa1|opa [0]),
	.datab(\ppa1|opa [1]),
	.datac(\kbd|keymatrix[0][1]~q ),
	.datad(\kbd|keymatrix[1][1]~q ),
	.cin(gnd),
	.combout(\kbd|odata[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[1]~0 .lut_mask = 16'hECA0;
defparam \kbd|odata[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N4
cycloneive_lcell_comb \kbd|keymatrix[6][1]~32 (
// Equation(s):
// \kbd|keymatrix[6][1]~32_combout  = (\kbd|Decoder1~1_combout  & ((\kbd|keymatrix[6][1]~17_combout ) # ((\kbd|keymatrix[6][1]~q  & !\kbd|keymatrix[6][2]~18_combout )))) # (!\kbd|Decoder1~1_combout  & (((\kbd|keymatrix[6][1]~q ))))

	.dataa(\kbd|Decoder1~1_combout ),
	.datab(\kbd|keymatrix[6][1]~17_combout ),
	.datac(\kbd|keymatrix[6][1]~q ),
	.datad(\kbd|keymatrix[6][2]~18_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[6][1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[6][1]~32 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[6][1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N5
dffeas \kbd|keymatrix[6][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[6][1]~32_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[6][1] .is_wysiwyg = "true";
defparam \kbd|keymatrix[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N22
cycloneive_lcell_comb \kbd|keymatrix[7][1]~31 (
// Equation(s):
// \kbd|keymatrix[7][1]~31_combout  = (\kbd|Decoder1~1_combout  & ((\kbd|keymatrix[7][1]~20_combout ) # ((\kbd|keymatrix[7][1]~q  & !\kbd|keymatrix[7][2]~21_combout )))) # (!\kbd|Decoder1~1_combout  & (((\kbd|keymatrix[7][1]~q ))))

	.dataa(\kbd|keymatrix[7][1]~20_combout ),
	.datab(\kbd|Decoder1~1_combout ),
	.datac(\kbd|keymatrix[7][1]~q ),
	.datad(\kbd|keymatrix[7][2]~21_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[7][1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[7][1]~31 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[7][1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N23
dffeas \kbd|keymatrix[7][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[7][1]~31_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[7][1] .is_wysiwyg = "true";
defparam \kbd|keymatrix[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N20
cycloneive_lcell_comb \kbd|odata[1]~3 (
// Equation(s):
// \kbd|odata[1]~3_combout  = (\kbd|keymatrix[6][1]~q  & ((\ppa1|opa [6]) # ((\kbd|keymatrix[7][1]~q  & \ppa1|opa [7])))) # (!\kbd|keymatrix[6][1]~q  & (\kbd|keymatrix[7][1]~q  & (\ppa1|opa [7])))

	.dataa(\kbd|keymatrix[6][1]~q ),
	.datab(\kbd|keymatrix[7][1]~q ),
	.datac(\ppa1|opa [7]),
	.datad(\ppa1|opa [6]),
	.cin(gnd),
	.combout(\kbd|odata[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[1]~3 .lut_mask = 16'hEAC0;
defparam \kbd|odata[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N20
cycloneive_lcell_comb \kbd|keymatrix[2][1]~26 (
// Equation(s):
// \kbd|keymatrix[2][1]~26_combout  = (\kbd|Decoder1~1_combout  & ((\kbd|keymatrix[2][1]~6_combout ) # ((!\kbd|keymatrix[2][2]~7_combout  & \kbd|keymatrix[2][1]~q )))) # (!\kbd|Decoder1~1_combout  & (((\kbd|keymatrix[2][1]~q ))))

	.dataa(\kbd|keymatrix[2][2]~7_combout ),
	.datab(\kbd|Decoder1~1_combout ),
	.datac(\kbd|keymatrix[2][1]~q ),
	.datad(\kbd|keymatrix[2][1]~6_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[2][1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[2][1]~26 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[2][1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N21
dffeas \kbd|keymatrix[2][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[2][1]~26_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[2][1] .is_wysiwyg = "true";
defparam \kbd|keymatrix[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
cycloneive_lcell_comb \kbd|keymatrix[3][1]~25 (
// Equation(s):
// \kbd|keymatrix[3][1]~25_combout  = (\kbd|Decoder1~1_combout  & ((\kbd|keymatrix[3][1]~9_combout ) # ((\kbd|keymatrix[3][1]~q  & !\kbd|keymatrix[3][2]~10_combout )))) # (!\kbd|Decoder1~1_combout  & (((\kbd|keymatrix[3][1]~q ))))

	.dataa(\kbd|Decoder1~1_combout ),
	.datab(\kbd|keymatrix[3][1]~9_combout ),
	.datac(\kbd|keymatrix[3][1]~q ),
	.datad(\kbd|keymatrix[3][2]~10_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[3][1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[3][1]~25 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[3][1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N31
dffeas \kbd|keymatrix[3][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[3][1]~25_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[3][1] .is_wysiwyg = "true";
defparam \kbd|keymatrix[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N6
cycloneive_lcell_comb \kbd|odata[1]~1 (
// Equation(s):
// \kbd|odata[1]~1_combout  = (\kbd|keymatrix[2][1]~q  & ((\ppa1|opa [2]) # ((\kbd|keymatrix[3][1]~q  & \ppa1|opa [3])))) # (!\kbd|keymatrix[2][1]~q  & (\kbd|keymatrix[3][1]~q  & (\ppa1|opa [3])))

	.dataa(\kbd|keymatrix[2][1]~q ),
	.datab(\kbd|keymatrix[3][1]~q ),
	.datac(\ppa1|opa [3]),
	.datad(\ppa1|opa [2]),
	.cin(gnd),
	.combout(\kbd|odata[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[1]~1 .lut_mask = 16'hEAC0;
defparam \kbd|odata[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneive_lcell_comb \kbd|odata[1]~4 (
// Equation(s):
// \kbd|odata[1]~4_combout  = (\kbd|odata[1]~2_combout ) # ((\kbd|odata[1]~0_combout ) # ((\kbd|odata[1]~3_combout ) # (\kbd|odata[1]~1_combout )))

	.dataa(\kbd|odata[1]~2_combout ),
	.datab(\kbd|odata[1]~0_combout ),
	.datac(\kbd|odata[1]~3_combout ),
	.datad(\kbd|odata[1]~1_combout ),
	.cin(gnd),
	.combout(\kbd|odata[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|odata[1]~4 .lut_mask = 16'hFFFE;
defparam \kbd|odata[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N6
cycloneive_lcell_comb \ppa1|Decoder0~1 (
// Equation(s):
// \ppa1|Decoder0~1_combout  = (!\CPU|odata [2] & (\CPU|odata [1] & \ppa1|Decoder0~0_combout ))

	.dataa(\CPU|odata [2]),
	.datab(gnd),
	.datac(\CPU|odata [1]),
	.datad(\ppa1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\ppa1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|Decoder0~1 .lut_mask = 16'h5000;
defparam \ppa1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N4
cycloneive_lcell_comb \ppa1|opc~2 (
// Equation(s):
// \ppa1|opc~2_combout  = (\CPU|addr [0] & (((!\ppa1|opc [1])))) # (!\CPU|addr [0] & ((\CPU|addr [1] & (\CPU|odata [1])) # (!\CPU|addr [1] & ((!\ppa1|opc [1])))))

	.dataa(\CPU|odata [1]),
	.datab(\ppa1|opc [1]),
	.datac(\CPU|addr [0]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\ppa1|opc~2_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opc~2 .lut_mask = 16'h3A33;
defparam \ppa1|opc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N2
cycloneive_lcell_comb \ppa1|opc~3 (
// Equation(s):
// \ppa1|opc~3_combout  = (\ppa1|Decoder0~1_combout  & ((!\CPU|odata [0]))) # (!\ppa1|Decoder0~1_combout  & (!\ppa1|opc~2_combout ))

	.dataa(\ppa1|Decoder0~1_combout ),
	.datab(\ppa1|opc~2_combout ),
	.datac(\CPU|odata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ppa1|opc~3_combout ),
	.cout());
// synopsys translate_off
defparam \ppa1|opc~3 .lut_mask = 16'h1B1B;
defparam \ppa1|opc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N3
dffeas \ppa1|opc[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ppa1|opc~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ppa1_we_n~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ppa1|opc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ppa1|opc[1] .is_wysiwyg = "true";
defparam \ppa1|opc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N22
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\Mux5~1_combout  & (((sddata[0]) # (!\Mux5~0_combout )))) # (!\Mux5~1_combout  & (!\ppa1|opc [1] & ((\Mux5~0_combout ))))

	.dataa(\ppa1|opc [1]),
	.datab(\Mux5~1_combout ),
	.datac(sddata[0]),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hD1CC;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneive_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\Mux3~7_combout  & ((\Mux6~1_combout  & ((!\kbd|odata[1]~4_combout ))) # (!\Mux6~1_combout  & (!\ppa1|opa [1])))) # (!\Mux3~7_combout  & (((\Mux6~1_combout ))))

	.dataa(\Mux3~7_combout ),
	.datab(\ppa1|opa [1]),
	.datac(\kbd|odata[1]~4_combout ),
	.datad(\Mux6~1_combout ),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'h5F22;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cycloneive_ram_block \rom|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\comb~2_combout ,\CPU|addr [10],\CPU|addr [9],\CPU|addr [8],\CPU|addr [7],\CPU|addr [6],\CPU|addr [5],\CPU|addr [4],\CPU|addr [3],\CPU|addr [2],\CPU|addr [1],\CPU|addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .init_file = "./biossd.hex";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "biossd:rom|altsyncram:altsyncram_component|altsyncram_8581:auto_generated|ALTSYNCRAM";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 2;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'hF3D40DDAB3F9384375E24F21F3868D5E36E48FA0394F4BD002AA8410B10010510010610AA43041F840F393909EE3548395806FCEF464F73B5F70DFCEF451D20F4D2F748143CE8C403D7E157FF4D2DD07935D0C43FB3DD0C356510BD831DC771C34FE44733CDD7C3DDDDF911F5F1C778772490E6D6C433316773D5BCC43CF511C0034AF8262E9F1F0070E70A87B44FCC0C79CD1287F742E253220383833D5C6D2027313A57B21B82A69DF72AD221FE40F1FA22525BA1B88A5EDF87E5BA6ED395ED3B4E5F763369282313AD867B3C5D483022656F75A45580A310CC37377EC0A9AB497B7B870E527B1C35A30A0033A0E60DFF4B184DEC4C4330DCDDFB03D8F7FF6;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hE1DDF5E9FF1551EE49FE779BDC5547A90576B1551C710A0033E09490D68910B282A0D78245E00D1E1E245C549000E0078783C3BE7B9A16ADA24C0D68F831E0DE0C0C4DCFB130311F77EECD3003CFD043843CF868FE128B80F07878F37F9F30F10D71A143047BD7DA23A2742DFF3F57DA3572B0FC90A38D715ACA1FF3EFF8B685E9B38E868ADB1B1A389761856B28E028380C24C0D741FC13E5A2038E3A4DC017DFF7B9DF7BA4C394FC0D6D6CB1B33FB1D6CEA01CB495A0707EEB5D6FD85ED3E8A7E93D07CB524F0A6F871FC4F17D4FD7D4EDBA7E17B5E13B5710D60A1BF6FF08241E1E4D36DDF5939B3493CE74807EC34D877F7DD7DC7DF7DF65871B65B79D6D;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF185F06197908802500EC208709503F783C61380252CF8F6A50A2B6677A24A894035FB06FDBB98FDB3DE5FF17F5F5E0A6779242AD54E18ECA227FD6FE7E3F8F5BCDE0958A848F0A13CF2D1D12ACA8DADE289A19F8A22B2DE38B200236BB856830978F13455DE8AEAE8D28ADB5B7B7BA04E2888CA70A25EB0B6954A5B65FDE881A6FF3C83CB0A6F91555911111AE78EF38F28A1B7A21D18F3C813D589E7A2A91848B60A64FBE9B3EBADEB8F48A095111121A748A896AB95B748A894F8B06365A8;
defparam \rom|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hB0423E318277A0B71F71FA0FC4733F1FE797CF11F7E435EC5E4F8F9FDCFD7B3C5E391CF9FE5F97D7E14DBE3F173FF53CB3DA5CF31311FCC7801A68DDDCF73DCC15FC0088924C0B434379E38F0596DF713537777337377771577344C78D12F0DC77B0D4791E413CC328E4912D28C303883C4E81368D0E8193D289A03C69AF64402B2ECACACECECA80800FFFFFC003777777700F0DC8068C0DD06525004B64C0540C01144C412961387E16018060185E8605C33A6E1F84E493915E7D5DE4E240257E4E2402B9389B0BA3F164A24A60A869828925E13D929A0BE0A24B1601B069130427A1B29E53D82890B48147761597784E1F85E5FA7E697E424820DA20A24DBC;
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N6
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\rom|altsyncram_component|auto_generated|q_a [1] & \Mux3~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\Mux3~4_combout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hF000;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N24
cycloneive_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\Mux6~0_combout ) # ((!\startup~q  & (\ramd|odata [1] & !\CPU|addr [15])))

	.dataa(\Mux6~0_combout ),
	.datab(\startup~q ),
	.datac(\ramd|odata [1]),
	.datad(\CPU|addr [15]),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hAABA;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N4
cycloneive_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\Mux6~3_combout ) # ((!\CPU|addr [14] & (\CPU|addr [15] & \Mux6~2_combout )))

	.dataa(\CPU|addr [14]),
	.datab(\CPU|addr [15]),
	.datac(\Mux6~2_combout ),
	.datad(\Mux6~3_combout ),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hFF40;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y11_N20
cycloneive_lcell_comb \CPU|WideOr27~0 (
// Equation(s):
// \CPU|WideOr27~0_combout  = (!\Mux1~3_combout  & ((\Mux6~4_combout  & (\CPU|Z[0]~0_combout  & !\Mux5~7_combout )) # (!\Mux6~4_combout  & ((\Mux5~7_combout )))))

	.dataa(\Mux6~4_combout ),
	.datab(\CPU|Z[0]~0_combout ),
	.datac(\Mux5~7_combout ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\CPU|WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|WideOr27~0 .lut_mask = 16'h0058;
defparam \CPU|WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y11_N21
dffeas \CPU|incdec (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|WideOr27~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU|Z[7]~1_combout ),
	.sload(gnd),
	.ena(\CPU|jmp~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|incdec~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|incdec .is_wysiwyg = "true";
defparam \CPU|incdec .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \CPU|Z1[6]~2 (
// Equation(s):
// \CPU|Z1[6]~2_combout  = (\CPU|incdec~q  & ((\CPU|Add3~12_combout ))) # (!\CPU|incdec~q  & (\CPU|Z [6]))

	.dataa(gnd),
	.datab(\CPU|incdec~q ),
	.datac(\CPU|Z [6]),
	.datad(\CPU|Add3~12_combout ),
	.cin(gnd),
	.combout(\CPU|Z1[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Z1[6]~2 .lut_mask = 16'hFC30;
defparam \CPU|Z1[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y6_N2
cycloneive_lcell_comb \CPU|H[6]~7 (
// Equation(s):
// \CPU|H[6]~7_combout  = (\CPU|save_r~q  & (\CPU|Z1[6]~2_combout )) # (!\CPU|save_r~q  & ((\CPU|WZ1[14]~14_combout )))

	.dataa(\CPU|Z1[6]~2_combout ),
	.datab(\CPU|WZ1[14]~14_combout ),
	.datac(gnd),
	.datad(\CPU|save_r~q ),
	.cin(gnd),
	.combout(\CPU|H[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[6]~7 .lut_mask = 16'hAACC;
defparam \CPU|H[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N4
cycloneive_lcell_comb \CPU|H[6]~feeder (
// Equation(s):
// \CPU|H[6]~feeder_combout  = \CPU|H[6]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|H[6]~7_combout ),
	.cin(gnd),
	.combout(\CPU|H[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|H[6]~feeder .lut_mask = 16'hFF00;
defparam \CPU|H[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N5
dffeas \CPU|H[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|H[6]~feeder_combout ),
	.asdata(\CPU|Add9~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\CPU|always3~5_combout ),
	.ena(\CPU|H[7]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|H [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|H[6] .is_wysiwyg = "true";
defparam \CPU|H[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N8
cycloneive_lcell_comb \CPU|addr~57 (
// Equation(s):
// \CPU|addr~57_combout  = (\CPU|addr[13]~13_combout  & (((\CPU|addr[13]~11_combout )))) # (!\CPU|addr[13]~13_combout  & ((\CPU|addr[13]~11_combout  & (\CPU|Z [6])) # (!\CPU|addr[13]~11_combout  & ((\CPU|Add8~28_combout )))))

	.dataa(\CPU|Z [6]),
	.datab(\CPU|Add8~28_combout ),
	.datac(\CPU|addr[13]~13_combout ),
	.datad(\CPU|addr[13]~11_combout ),
	.cin(gnd),
	.combout(\CPU|addr~57_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~57 .lut_mask = 16'hFA0C;
defparam \CPU|addr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y6_N22
cycloneive_lcell_comb \CPU|addr~58 (
// Equation(s):
// \CPU|addr~58_combout  = (\CPU|addr~57_combout  & ((\CPU|H [6]) # ((!\CPU|addr[13]~13_combout )))) # (!\CPU|addr~57_combout  & (((\CPU|addr[13]~13_combout  & \CPU|SP [14]))))

	.dataa(\CPU|H [6]),
	.datab(\CPU|addr~57_combout ),
	.datac(\CPU|addr[13]~13_combout ),
	.datad(\CPU|SP [14]),
	.cin(gnd),
	.combout(\CPU|addr~58_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr~58 .lut_mask = 16'hBC8C;
defparam \CPU|addr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cycloneive_lcell_comb \CPU|addr[14]~7 (
// Equation(s):
// \CPU|addr[14]~7_combout  = (\CPU|addr[5]~16_combout  & (\CPU|addr~58_combout )) # (!\CPU|addr[5]~16_combout  & ((\CPU|PC [14])))

	.dataa(\CPU|addr~58_combout ),
	.datab(\CPU|PC [14]),
	.datac(gnd),
	.datad(\CPU|addr[5]~16_combout ),
	.cin(gnd),
	.combout(\CPU|addr[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|addr[14]~7 .lut_mask = 16'hAACC;
defparam \CPU|addr[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N21
dffeas \CPU|addr[14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|addr[14]~7_combout ),
	.asdata(\CPU|W [6]),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU|addr[13]~19_combout ),
	.ena(\CPU|addr[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|addr[14] .is_wysiwyg = "true";
defparam \CPU|addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
cycloneive_lcell_comb \kbd|Decoder1~0 (
// Equation(s):
// \kbd|Decoder1~0_combout  = (!\kbd|c [0] & (!\kbd|c [1] & \kbd|c [2]))

	.dataa(gnd),
	.datab(\kbd|c [0]),
	.datac(\kbd|c [1]),
	.datad(\kbd|c [2]),
	.cin(gnd),
	.combout(\kbd|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|Decoder1~0 .lut_mask = 16'h0300;
defparam \kbd|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N16
cycloneive_lcell_comb \kbd|keymatrix[1][4]~5 (
// Equation(s):
// \kbd|keymatrix[1][4]~5_combout  = (\kbd|Decoder1~0_combout  & ((\kbd|keymatrix[1][1]~3_combout ) # ((!\kbd|keymatrix[1][2]~4_combout  & \kbd|keymatrix[1][4]~q )))) # (!\kbd|Decoder1~0_combout  & (((\kbd|keymatrix[1][4]~q ))))

	.dataa(\kbd|keymatrix[1][2]~4_combout ),
	.datab(\kbd|Decoder1~0_combout ),
	.datac(\kbd|keymatrix[1][4]~q ),
	.datad(\kbd|keymatrix[1][1]~3_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[1][4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[1][4]~5 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[1][4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N17
dffeas \kbd|keymatrix[1][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[1][4]~5_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[1][4] .is_wysiwyg = "true";
defparam \kbd|keymatrix[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
cycloneive_lcell_comb \kbd|keymatrix[0][4]~2 (
// Equation(s):
// \kbd|keymatrix[0][4]~2_combout  = (\kbd|Decoder1~0_combout  & ((\kbd|keymatrix[0][1]~0_combout ) # ((\kbd|keymatrix[0][4]~q  & !\kbd|keymatrix[0][2]~1_combout )))) # (!\kbd|Decoder1~0_combout  & (((\kbd|keymatrix[0][4]~q ))))

	.dataa(\kbd|keymatrix[0][1]~0_combout ),
	.datab(\kbd|Decoder1~0_combout ),
	.datac(\kbd|keymatrix[0][4]~q ),
	.datad(\kbd|keymatrix[0][2]~1_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[0][4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[0][4]~2 .lut_mask = 16'hB8F8;
defparam \kbd|keymatrix[0][4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N9
dffeas \kbd|keymatrix[0][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[0][4]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[0][4] .is_wysiwyg = "true";
defparam \kbd|keymatrix[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N10
cycloneive_lcell_comb \Mux3~8 (
// Equation(s):
// \Mux3~8_combout  = (\ppa1|opa [1] & (!\kbd|keymatrix[1][4]~q  & ((!\kbd|keymatrix[0][4]~q ) # (!\ppa1|opa [0])))) # (!\ppa1|opa [1] & (((!\kbd|keymatrix[0][4]~q ) # (!\ppa1|opa [0]))))

	.dataa(\ppa1|opa [1]),
	.datab(\kbd|keymatrix[1][4]~q ),
	.datac(\ppa1|opa [0]),
	.datad(\kbd|keymatrix[0][4]~q ),
	.cin(gnd),
	.combout(\Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~8 .lut_mask = 16'h0777;
defparam \Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y17_N0
cycloneive_lcell_comb \kbd|keymatrix[6][4]~19 (
// Equation(s):
// \kbd|keymatrix[6][4]~19_combout  = (\kbd|Decoder1~0_combout  & ((\kbd|keymatrix[6][1]~17_combout ) # ((!\kbd|keymatrix[6][2]~18_combout  & \kbd|keymatrix[6][4]~q )))) # (!\kbd|Decoder1~0_combout  & (((\kbd|keymatrix[6][4]~q ))))

	.dataa(\kbd|keymatrix[6][2]~18_combout ),
	.datab(\kbd|Decoder1~0_combout ),
	.datac(\kbd|keymatrix[6][4]~q ),
	.datad(\kbd|keymatrix[6][1]~17_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[6][4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[6][4]~19 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[6][4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y17_N1
dffeas \kbd|keymatrix[6][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[6][4]~19_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[6][4] .is_wysiwyg = "true";
defparam \kbd|keymatrix[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N26
cycloneive_lcell_comb \kbd|keymatrix[7][4]~22 (
// Equation(s):
// \kbd|keymatrix[7][4]~22_combout  = (\kbd|Decoder1~0_combout  & ((\kbd|keymatrix[7][1]~20_combout ) # ((!\kbd|keymatrix[7][2]~21_combout  & \kbd|keymatrix[7][4]~q )))) # (!\kbd|Decoder1~0_combout  & (((\kbd|keymatrix[7][4]~q ))))

	.dataa(\kbd|Decoder1~0_combout ),
	.datab(\kbd|keymatrix[7][2]~21_combout ),
	.datac(\kbd|keymatrix[7][4]~q ),
	.datad(\kbd|keymatrix[7][1]~20_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[7][4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[7][4]~22 .lut_mask = 16'hFA70;
defparam \kbd|keymatrix[7][4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y17_N27
dffeas \kbd|keymatrix[7][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[7][4]~22_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[7][4] .is_wysiwyg = "true";
defparam \kbd|keymatrix[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneive_lcell_comb \Mux3~11 (
// Equation(s):
// \Mux3~11_combout  = (\ppa1|opa [7] & (!\kbd|keymatrix[7][4]~q  & ((!\kbd|keymatrix[6][4]~q ) # (!\ppa1|opa [6])))) # (!\ppa1|opa [7] & (((!\kbd|keymatrix[6][4]~q )) # (!\ppa1|opa [6])))

	.dataa(\ppa1|opa [7]),
	.datab(\ppa1|opa [6]),
	.datac(\kbd|keymatrix[6][4]~q ),
	.datad(\kbd|keymatrix[7][4]~q ),
	.cin(gnd),
	.combout(\Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~11 .lut_mask = 16'h153F;
defparam \Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneive_lcell_comb \kbd|keymatrix[5][4]~12 (
// Equation(s):
// \kbd|keymatrix[5][4]~12_combout  = (\kbd|kbd|Keyboard_Mapper|CodeReady~q  & ((\kbd|Decoder1~0_combout  & (!\kbd|kbd|Keyboard_Mapper|ScanCode [8])) # (!\kbd|Decoder1~0_combout  & ((\kbd|keymatrix[5][4]~q ))))) # (!\kbd|kbd|Keyboard_Mapper|CodeReady~q  & 
// (((\kbd|keymatrix[5][4]~q ))))

	.dataa(\kbd|kbd|Keyboard_Mapper|CodeReady~q ),
	.datab(\kbd|kbd|Keyboard_Mapper|ScanCode [8]),
	.datac(\kbd|keymatrix[5][4]~q ),
	.datad(\kbd|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][4]~12 .lut_mask = 16'h72F0;
defparam \kbd|keymatrix[5][4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneive_lcell_comb \kbd|keymatrix[5][4]~13 (
// Equation(s):
// \kbd|keymatrix[5][4]~13_combout  = (\kbd|always2~0_combout  & ((\kbd|Decoder0~4_combout  & ((\kbd|keymatrix[5][4]~12_combout ))) # (!\kbd|Decoder0~4_combout  & (\kbd|keymatrix[5][4]~q )))) # (!\kbd|always2~0_combout  & (((\kbd|keymatrix[5][4]~q ))))

	.dataa(\kbd|always2~0_combout ),
	.datab(\kbd|Decoder0~4_combout ),
	.datac(\kbd|keymatrix[5][4]~q ),
	.datad(\kbd|keymatrix[5][4]~12_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[5][4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[5][4]~13 .lut_mask = 16'hF870;
defparam \kbd|keymatrix[5][4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y20_N17
dffeas \kbd|keymatrix[5][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[5][4]~13_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[5][4] .is_wysiwyg = "true";
defparam \kbd|keymatrix[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N24
cycloneive_lcell_comb \kbd|keymatrix[4][4]~16 (
// Equation(s):
// \kbd|keymatrix[4][4]~16_combout  = (\kbd|Decoder1~0_combout  & ((\kbd|keymatrix[4][1]~14_combout ) # ((!\kbd|keymatrix[4][2]~15_combout  & \kbd|keymatrix[4][4]~q )))) # (!\kbd|Decoder1~0_combout  & (((\kbd|keymatrix[4][4]~q ))))

	.dataa(\kbd|keymatrix[4][2]~15_combout ),
	.datab(\kbd|Decoder1~0_combout ),
	.datac(\kbd|keymatrix[4][4]~q ),
	.datad(\kbd|keymatrix[4][1]~14_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[4][4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[4][4]~16 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[4][4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y17_N25
dffeas \kbd|keymatrix[4][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[4][4]~16_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[4][4] .is_wysiwyg = "true";
defparam \kbd|keymatrix[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N2
cycloneive_lcell_comb \Mux3~10 (
// Equation(s):
// \Mux3~10_combout  = (\ppa1|opa [4] & (!\kbd|keymatrix[4][4]~q  & ((!\kbd|keymatrix[5][4]~q ) # (!\ppa1|opa [5])))) # (!\ppa1|opa [4] & (((!\kbd|keymatrix[5][4]~q )) # (!\ppa1|opa [5])))

	.dataa(\ppa1|opa [4]),
	.datab(\ppa1|opa [5]),
	.datac(\kbd|keymatrix[5][4]~q ),
	.datad(\kbd|keymatrix[4][4]~q ),
	.cin(gnd),
	.combout(\Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~10 .lut_mask = 16'h153F;
defparam \Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y17_N24
cycloneive_lcell_comb \kbd|keymatrix[2][4]~8 (
// Equation(s):
// \kbd|keymatrix[2][4]~8_combout  = (\kbd|Decoder1~0_combout  & ((\kbd|keymatrix[2][1]~6_combout ) # ((!\kbd|keymatrix[2][2]~7_combout  & \kbd|keymatrix[2][4]~q )))) # (!\kbd|Decoder1~0_combout  & (((\kbd|keymatrix[2][4]~q ))))

	.dataa(\kbd|keymatrix[2][2]~7_combout ),
	.datab(\kbd|Decoder1~0_combout ),
	.datac(\kbd|keymatrix[2][4]~q ),
	.datad(\kbd|keymatrix[2][1]~6_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[2][4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[2][4]~8 .lut_mask = 16'hFC70;
defparam \kbd|keymatrix[2][4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y17_N25
dffeas \kbd|keymatrix[2][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[2][4]~8_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[2][4] .is_wysiwyg = "true";
defparam \kbd|keymatrix[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneive_lcell_comb \kbd|keymatrix[3][4]~11 (
// Equation(s):
// \kbd|keymatrix[3][4]~11_combout  = (\kbd|Decoder1~0_combout  & ((\kbd|keymatrix[3][1]~9_combout ) # ((\kbd|keymatrix[3][4]~q  & !\kbd|keymatrix[3][2]~10_combout )))) # (!\kbd|Decoder1~0_combout  & (((\kbd|keymatrix[3][4]~q ))))

	.dataa(\kbd|Decoder1~0_combout ),
	.datab(\kbd|keymatrix[3][1]~9_combout ),
	.datac(\kbd|keymatrix[3][4]~q ),
	.datad(\kbd|keymatrix[3][2]~10_combout ),
	.cin(gnd),
	.combout(\kbd|keymatrix[3][4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|keymatrix[3][4]~11 .lut_mask = 16'hD8F8;
defparam \kbd|keymatrix[3][4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N13
dffeas \kbd|keymatrix[3][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|keymatrix[3][4]~11_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|keymatrix[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|keymatrix[3][4] .is_wysiwyg = "true";
defparam \kbd|keymatrix[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y17_N12
cycloneive_lcell_comb \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = (\ppa1|opa [3] & (!\kbd|keymatrix[3][4]~q  & ((!\ppa1|opa [2]) # (!\kbd|keymatrix[2][4]~q )))) # (!\ppa1|opa [3] & (((!\ppa1|opa [2])) # (!\kbd|keymatrix[2][4]~q )))

	.dataa(\ppa1|opa [3]),
	.datab(\kbd|keymatrix[2][4]~q ),
	.datac(\kbd|keymatrix[3][4]~q ),
	.datad(\ppa1|opa [2]),
	.cin(gnd),
	.combout(\Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~9 .lut_mask = 16'h135F;
defparam \Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N6
cycloneive_lcell_comb \Mux3~12 (
// Equation(s):
// \Mux3~12_combout  = (\Mux3~8_combout  & (\Mux3~11_combout  & (\Mux3~10_combout  & \Mux3~9_combout )))

	.dataa(\Mux3~8_combout ),
	.datab(\Mux3~11_combout ),
	.datac(\Mux3~10_combout ),
	.datad(\Mux3~9_combout ),
	.cin(gnd),
	.combout(\Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~12 .lut_mask = 16'h8000;
defparam \Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N10
cycloneive_lcell_comb \Mux3~13 (
// Equation(s):
// \Mux3~13_combout  = (\CPU|addr [0] & ((!\Mux3~12_combout ))) # (!\CPU|addr [0] & (\ppa1|opa [4]))

	.dataa(\CPU|addr [0]),
	.datab(gnd),
	.datac(\ppa1|opa [4]),
	.datad(\Mux3~12_combout ),
	.cin(gnd),
	.combout(\Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~13 .lut_mask = 16'h50FA;
defparam \Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y15_N14
cycloneive_lcell_comb \Mux3~14 (
// Equation(s):
// \Mux3~14_combout  = (\CPU|addr [13] & (((sddata[3])))) # (!\CPU|addr [13] & (!\CPU|addr [1] & ((!\Mux3~13_combout ))))

	.dataa(\CPU|addr [1]),
	.datab(\CPU|addr [13]),
	.datac(sddata[3]),
	.datad(\Mux3~13_combout ),
	.cin(gnd),
	.combout(\Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~14 .lut_mask = 16'hC0D1;
defparam \Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N20
cycloneive_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = (!\CPU|addr [15] & !\startup~q )

	.dataa(gnd),
	.datab(\CPU|addr [15]),
	.datac(gnd),
	.datad(\startup~q ),
	.cin(gnd),
	.combout(\Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~5 .lut_mask = 16'h0033;
defparam \Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N16
cycloneive_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = (\rom|altsyncram_component|auto_generated|q_a [4] & ((\Mux3~4_combout ) # ((\Mux3~5_combout  & \ramd|odata [4])))) # (!\rom|altsyncram_component|auto_generated|q_a [4] & (\Mux3~5_combout  & (\ramd|odata [4])))

	.dataa(\rom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\Mux3~5_combout ),
	.datac(\ramd|odata [4]),
	.datad(\Mux3~4_combout ),
	.cin(gnd),
	.combout(\Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~6 .lut_mask = 16'hEAC0;
defparam \Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N10
cycloneive_lcell_comb \Mux3~15 (
// Equation(s):
// \Mux3~15_combout  = (\Mux3~6_combout ) # ((!\CPU|addr [14] & (\CPU|addr [15] & \Mux3~14_combout )))

	.dataa(\CPU|addr [14]),
	.datab(\CPU|addr [15]),
	.datac(\Mux3~14_combout ),
	.datad(\Mux3~6_combout ),
	.cin(gnd),
	.combout(\Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~15 .lut_mask = 16'hFF40;
defparam \Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y10_N2
cycloneive_lcell_comb \CPU|Decoder2~8 (
// Equation(s):
// \CPU|Decoder2~8_combout  = (!\Mux3~15_combout  & !\Mux2~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mux3~15_combout ),
	.datad(\Mux2~3_combout ),
	.cin(gnd),
	.combout(\CPU|Decoder2~8_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Decoder2~8 .lut_mask = 16'h000F;
defparam \CPU|Decoder2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N22
cycloneive_lcell_comb \CPU|M15~0 (
// Equation(s):
// \CPU|M15~0_combout  = (\CPU|M15~q  & (((\CPU|M14~q ) # (\CPU|always3~0_combout )) # (!\CPU|M12~4_combout )))

	.dataa(\CPU|M12~4_combout ),
	.datab(\CPU|M14~q ),
	.datac(\CPU|M15~q ),
	.datad(\CPU|always3~0_combout ),
	.cin(gnd),
	.combout(\CPU|M15~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M15~0 .lut_mask = 16'hF0D0;
defparam \CPU|M15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N14
cycloneive_lcell_comb \CPU|M15~1 (
// Equation(s):
// \CPU|M15~1_combout  = (\CPU|M15~0_combout ) # ((\CPU|Decoder2~8_combout  & (!\Mux4~3_combout  & \CPU|M12~2_combout )))

	.dataa(\CPU|Decoder2~8_combout ),
	.datab(\Mux4~3_combout ),
	.datac(\CPU|M15~0_combout ),
	.datad(\CPU|M12~2_combout ),
	.cin(gnd),
	.combout(\CPU|M15~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M15~1 .lut_mask = 16'hF2F0;
defparam \CPU|M15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y7_N15
dffeas \CPU|M15 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|M15~1_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|M15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|M15 .is_wysiwyg = "true";
defparam \CPU|M15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N12
cycloneive_lcell_comb \CPU|always3~3 (
// Equation(s):
// \CPU|always3~3_combout  = (!\CPU|M15~q  & !\CPU|M14~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|M15~q ),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|always3~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|always3~3 .lut_mask = 16'h000F;
defparam \CPU|always3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N26
cycloneive_lcell_comb \CPU|M1n~1 (
// Equation(s):
// \CPU|M1n~1_combout  = (\CPU|M12~q ) # ((\CPU|M17~q ) # ((\CPU|M13~q ) # (\CPU|M16~q )))

	.dataa(\CPU|M12~q ),
	.datab(\CPU|M17~q ),
	.datac(\CPU|M13~q ),
	.datad(\CPU|M16~q ),
	.cin(gnd),
	.combout(\CPU|M1n~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M1n~1 .lut_mask = 16'hFFFE;
defparam \CPU|M1n~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y10_N8
cycloneive_lcell_comb \CPU|M1n (
// Equation(s):
// \CPU|M1n~combout  = (((\CPU|M1n~1_combout ) # (!\CPU|M1n~0_combout )) # (!\CPU|always3~1_combout )) # (!\CPU|always3~3_combout )

	.dataa(\CPU|always3~3_combout ),
	.datab(\CPU|always3~1_combout ),
	.datac(\CPU|M1n~1_combout ),
	.datad(\CPU|M1n~0_combout ),
	.cin(gnd),
	.combout(\CPU|M1n~combout ),
	.cout());
// synopsys translate_off
defparam \CPU|M1n .lut_mask = 16'hF7FF;
defparam \CPU|M1n .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N0
cycloneive_lcell_comb \CPU|state~13 (
// Equation(s):
// \CPU|state~13_combout  = (\CPU|state.100~q ) # ((!\CPU|T5~q  & \CPU|state.011~q ))

	.dataa(\CPU|T5~q ),
	.datab(gnd),
	.datac(\CPU|state.011~q ),
	.datad(\CPU|state.100~q ),
	.cin(gnd),
	.combout(\CPU|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~13 .lut_mask = 16'hFF50;
defparam \CPU|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N8
cycloneive_lcell_comb \CPU|state~14 (
// Equation(s):
// \CPU|state~14_combout  = (\CPU|M1n~combout  & ((\CPU|M1~q  & ((!\CPU|state~13_combout ))) # (!\CPU|M1~q  & (!\CPU|state.010~q )))) # (!\CPU|M1n~combout  & (((!\CPU|state~13_combout ))))

	.dataa(\CPU|M1n~combout ),
	.datab(\CPU|state.010~q ),
	.datac(\CPU|M1~q ),
	.datad(\CPU|state~13_combout ),
	.cin(gnd),
	.combout(\CPU|state~14_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state~14 .lut_mask = 16'h02F7;
defparam \CPU|state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y10_N9
dffeas \CPU|state.000 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|state~14_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|M17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.000 .is_wysiwyg = "true";
defparam \CPU|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N4
cycloneive_lcell_comb \CPU|state.001~0 (
// Equation(s):
// \CPU|state.001~0_combout  = !\CPU|state.000~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|state.000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\CPU|state.001~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|state.001~0 .lut_mask = 16'h0F0F;
defparam \CPU|state.001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y8_N5
dffeas \CPU|state.001 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|state.001~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU|M17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.001 .is_wysiwyg = "true";
defparam \CPU|state.001 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y10_N15
dffeas \CPU|state.010 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|state.001~q ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU|M17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|state.010 .is_wysiwyg = "true";
defparam \CPU|state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N4
cycloneive_lcell_comb \CPU|odata~18 (
// Equation(s):
// \CPU|odata~18_combout  = (\CPU|state.010~q ) # ((\CPU|state.011~q ) # (\CPU|state.100~q ))

	.dataa(gnd),
	.datab(\CPU|state.010~q ),
	.datac(\CPU|state.011~q ),
	.datad(\CPU|state.100~q ),
	.cin(gnd),
	.combout(\CPU|odata~18_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~18 .lut_mask = 16'hFFFC;
defparam \CPU|odata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N18
cycloneive_lcell_comb \CPU|Selector95~0 (
// Equation(s):
// \CPU|Selector95~0_combout  = (\CPU|odata~18_combout  & ((\CPU|odata [0]) # ((\CPU|state.001~q  & \CPU|Z1[0]~0_combout )))) # (!\CPU|odata~18_combout  & (((\CPU|state.001~q  & \CPU|Z1[0]~0_combout ))))

	.dataa(\CPU|odata~18_combout ),
	.datab(\CPU|odata [0]),
	.datac(\CPU|state.001~q ),
	.datad(\CPU|Z1[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|Selector95~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|Selector95~0 .lut_mask = 16'hF888;
defparam \CPU|Selector95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N14
cycloneive_lcell_comb \CPU|odata~19 (
// Equation(s):
// \CPU|odata~19_combout  = (\CPU|odata~18_combout  & ((\CPU|odata [0]) # ((\CPU|state.001~q  & \CPU|A [0])))) # (!\CPU|odata~18_combout  & (\CPU|state.001~q  & ((\CPU|A [0]))))

	.dataa(\CPU|odata~18_combout ),
	.datab(\CPU|state.001~q ),
	.datac(\CPU|odata [0]),
	.datad(\CPU|A [0]),
	.cin(gnd),
	.combout(\CPU|odata~19_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~19 .lut_mask = 16'hECA0;
defparam \CPU|odata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y10_N14
cycloneive_lcell_comb \CPU|odata~16 (
// Equation(s):
// \CPU|odata~16_combout  = (\CPU|odata [0] & \CPU|state.000~q )

	.dataa(gnd),
	.datab(\CPU|odata [0]),
	.datac(gnd),
	.datad(\CPU|state.000~q ),
	.cin(gnd),
	.combout(\CPU|odata~16_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~16 .lut_mask = 16'hCC00;
defparam \CPU|odata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N26
cycloneive_lcell_comb \CPU|odata~21 (
// Equation(s):
// \CPU|odata~21_combout  = (\CPU|M14~q  & ((\CPU|M15~q  & ((\CPU|L [0]))) # (!\CPU|M15~q  & (\CPU|A [0]))))

	.dataa(\CPU|A [0]),
	.datab(\CPU|M15~q ),
	.datac(\CPU|L [0]),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|odata~21_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~21 .lut_mask = 16'hE200;
defparam \CPU|odata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y7_N24
cycloneive_lcell_comb \CPU|odata~22 (
// Equation(s):
// \CPU|odata~22_combout  = (\CPU|odata~20_combout  & ((\CPU|odata~21_combout ) # ((\CPU|H [0] & !\CPU|M14~q ))))

	.dataa(\CPU|odata~21_combout ),
	.datab(\CPU|odata~20_combout ),
	.datac(\CPU|H [0]),
	.datad(\CPU|M14~q ),
	.cin(gnd),
	.combout(\CPU|odata~22_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~22 .lut_mask = 16'h88C8;
defparam \CPU|odata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N16
cycloneive_lcell_comb \CPU|odata~24 (
// Equation(s):
// \CPU|odata~24_combout  = (!\CPU|always3~0_combout  & ((\CPU|odata~22_combout ) # ((\CPU|odata [0] & \CPU|odata~23_combout ))))

	.dataa(\CPU|odata~22_combout ),
	.datab(\CPU|odata [0]),
	.datac(\CPU|always3~0_combout ),
	.datad(\CPU|odata~23_combout ),
	.cin(gnd),
	.combout(\CPU|odata~24_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~24 .lut_mask = 16'h0E0A;
defparam \CPU|odata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N22
cycloneive_lcell_comb \CPU|odata~25 (
// Equation(s):
// \CPU|odata~25_combout  = (\CPU|always3~1_combout  & ((\CPU|odata~24_combout ) # ((\CPU|odata~16_combout  & \CPU|always3~0_combout ))))

	.dataa(\CPU|odata~16_combout ),
	.datab(\CPU|always3~0_combout ),
	.datac(\CPU|always3~1_combout ),
	.datad(\CPU|odata~24_combout ),
	.cin(gnd),
	.combout(\CPU|odata~25_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~25 .lut_mask = 16'hF080;
defparam \CPU|odata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cycloneive_lcell_comb \CPU|odata~31 (
// Equation(s):
// \CPU|odata~31_combout  = (\CPU|call~q  & ((\CPU|PC [0]))) # (!\CPU|call~q  & (\CPU|Z [0]))

	.dataa(gnd),
	.datab(\CPU|call~q ),
	.datac(\CPU|Z [0]),
	.datad(\CPU|PC [0]),
	.cin(gnd),
	.combout(\CPU|odata~31_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~31 .lut_mask = 16'hFC30;
defparam \CPU|odata~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y7_N24
cycloneive_lcell_comb \CPU|odata~29 (
// Equation(s):
// \CPU|odata~29_combout  = (\CPU|odata~27_combout  & (\CPU|odata~28_combout )) # (!\CPU|odata~27_combout  & ((\CPU|odata~28_combout  & ((\CPU|L [0]))) # (!\CPU|odata~28_combout  & (\CPU|W [0]))))

	.dataa(\CPU|odata~27_combout ),
	.datab(\CPU|odata~28_combout ),
	.datac(\CPU|W [0]),
	.datad(\CPU|L [0]),
	.cin(gnd),
	.combout(\CPU|odata~29_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~29 .lut_mask = 16'hDC98;
defparam \CPU|odata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N28
cycloneive_lcell_comb \CPU|odata~30 (
// Equation(s):
// \CPU|odata~30_combout  = (\CPU|odata~27_combout  & ((\CPU|odata~29_combout  & ((\CPU|H [0]))) # (!\CPU|odata~29_combout  & (\CPU|PC [8])))) # (!\CPU|odata~27_combout  & (((\CPU|odata~29_combout ))))

	.dataa(\CPU|PC [8]),
	.datab(\CPU|H [0]),
	.datac(\CPU|odata~27_combout ),
	.datad(\CPU|odata~29_combout ),
	.cin(gnd),
	.combout(\CPU|odata~30_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~30 .lut_mask = 16'hCFA0;
defparam \CPU|odata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N10
cycloneive_lcell_comb \CPU|odata~33 (
// Equation(s):
// \CPU|odata~33_combout  = (\CPU|odata~26_combout  & ((\CPU|odata~32_combout  & ((\CPU|odata~30_combout ))) # (!\CPU|odata~32_combout  & (\CPU|odata~31_combout ))))

	.dataa(\CPU|odata~31_combout ),
	.datab(\CPU|odata~26_combout ),
	.datac(\CPU|odata~32_combout ),
	.datad(\CPU|odata~30_combout ),
	.cin(gnd),
	.combout(\CPU|odata~33_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~33 .lut_mask = 16'hC808;
defparam \CPU|odata~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y7_N8
cycloneive_lcell_comb \CPU|odata~35 (
// Equation(s):
// \CPU|odata~35_combout  = (\CPU|odata~25_combout ) # ((\CPU|odata~33_combout ) # ((\CPU|odata~34_combout  & \CPU|odata [0])))

	.dataa(\CPU|odata~25_combout ),
	.datab(\CPU|odata~34_combout ),
	.datac(\CPU|odata [0]),
	.datad(\CPU|odata~33_combout ),
	.cin(gnd),
	.combout(\CPU|odata~35_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~35 .lut_mask = 16'hFFEA;
defparam \CPU|odata~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N30
cycloneive_lcell_comb \CPU|odata~36 (
// Equation(s):
// \CPU|odata~36_combout  = (\CPU|M7~q  & (((\CPU|odata~19_combout )))) # (!\CPU|M7~q  & (\CPU|always3~2_combout  & ((\CPU|odata~35_combout ))))

	.dataa(\CPU|M7~q ),
	.datab(\CPU|always3~2_combout ),
	.datac(\CPU|odata~19_combout ),
	.datad(\CPU|odata~35_combout ),
	.cin(gnd),
	.combout(\CPU|odata~36_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~36 .lut_mask = 16'hE4A0;
defparam \CPU|odata~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N20
cycloneive_lcell_comb \CPU|odata~37 (
// Equation(s):
// \CPU|odata~37_combout  = (\CPU|odata~36_combout  & (((\CPU|odata~17_combout  & \CPU|odata~16_combout )) # (!\CPU|M6~q ))) # (!\CPU|odata~36_combout  & (\CPU|odata~17_combout  & ((\CPU|odata~16_combout ))))

	.dataa(\CPU|odata~36_combout ),
	.datab(\CPU|odata~17_combout ),
	.datac(\CPU|M6~q ),
	.datad(\CPU|odata~16_combout ),
	.cin(gnd),
	.combout(\CPU|odata~37_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata~37 .lut_mask = 16'hCE0A;
defparam \CPU|odata~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y8_N4
cycloneive_lcell_comb \CPU|odata[0]~0 (
// Equation(s):
// \CPU|odata[0]~0_combout  = (\CPU|M5~q  & (\CPU|Selector95~0_combout )) # (!\CPU|M5~q  & ((\CPU|odata~37_combout )))

	.dataa(\CPU|Selector95~0_combout ),
	.datab(\CPU|M5~q ),
	.datac(gnd),
	.datad(\CPU|odata~37_combout ),
	.cin(gnd),
	.combout(\CPU|odata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|odata[0]~0 .lut_mask = 16'hBB88;
defparam \CPU|odata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y8_N5
dffeas \CPU|odata[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|odata[0]~0_combout ),
	.asdata(\CPU|odata~16_combout ),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\CPU|always3~4_combout ),
	.sload(\CPU|odata~15_combout ),
	.ena(\cpu_ce2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|odata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|odata[0] .is_wysiwyg = "true";
defparam \CPU|odata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneive_lcell_comb \ramd|data[0]~feeder (
// Equation(s):
// \ramd|data[0]~feeder_combout  = \CPU|odata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [0]),
	.cin(gnd),
	.combout(\ramd|data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|data[0]~feeder .lut_mask = 16'hFF00;
defparam \ramd|data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y13_N6
cycloneive_lcell_comb \ramd|addr[0]~15 (
// Equation(s):
// \ramd|addr[0]~15_combout  = (\ramd|Equal2~1_combout  & (\ramd|Mux0~1_combout  & (!\ramd|always1~0_combout  & \reset_n~q )))

	.dataa(\ramd|Equal2~1_combout ),
	.datab(\ramd|Mux0~1_combout ),
	.datac(\ramd|always1~0_combout ),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\ramd|addr[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[0]~15 .lut_mask = 16'h0800;
defparam \ramd|addr[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N5
dffeas \ramd|data[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|data[0] .is_wysiwyg = "true";
defparam \ramd|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N24
cycloneive_lcell_comb \ramd|Equal0~1 (
// Equation(s):
// \ramd|Equal0~1_combout  = (\ramd|state [3] & (!\ramd|state [0] & (!\ramd|state [1] & !\ramd|state [2])))

	.dataa(\ramd|state [3]),
	.datab(\ramd|state [0]),
	.datac(\ramd|state [1]),
	.datad(\ramd|state [2]),
	.cin(gnd),
	.combout(\ramd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Equal0~1 .lut_mask = 16'h0002;
defparam \ramd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \ramd|data[1]~feeder (
// Equation(s):
// \ramd|data[1]~feeder_combout  = \CPU|odata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [1]),
	.cin(gnd),
	.combout(\ramd|data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|data[1]~feeder .lut_mask = 16'hFF00;
defparam \ramd|data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \ramd|data[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|data[1] .is_wysiwyg = "true";
defparam \ramd|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \ramd|data[2]~feeder (
// Equation(s):
// \ramd|data[2]~feeder_combout  = \CPU|odata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [2]),
	.cin(gnd),
	.combout(\ramd|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|data[2]~feeder .lut_mask = 16'hFF00;
defparam \ramd|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N21
dffeas \ramd|data[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|data[2] .is_wysiwyg = "true";
defparam \ramd|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N11
dffeas \ramd|data[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|data[3] .is_wysiwyg = "true";
defparam \ramd|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \ramd|data[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|data[4] .is_wysiwyg = "true";
defparam \ramd|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \ramd|data[5]~feeder (
// Equation(s):
// \ramd|data[5]~feeder_combout  = \CPU|odata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [5]),
	.cin(gnd),
	.combout(\ramd|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|data[5]~feeder .lut_mask = 16'hFF00;
defparam \ramd|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N27
dffeas \ramd|data[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|data[5] .is_wysiwyg = "true";
defparam \ramd|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \ramd|data[6]~feeder (
// Equation(s):
// \ramd|data[6]~feeder_combout  = \CPU|odata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [6]),
	.cin(gnd),
	.combout(\ramd|data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|data[6]~feeder .lut_mask = 16'hFF00;
defparam \ramd|data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \ramd|data[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|data[6] .is_wysiwyg = "true";
defparam \ramd|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y16_N17
dffeas \ramd|data[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|data[7] .is_wysiwyg = "true";
defparam \ramd|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N0
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector39~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector39~0_combout  = (!\kbd|kbd|PS2_Controller|Selector16~3_combout  & ((\kbd|kbd|PS2_Controller|PS2ClockOut~q ) # ((!\kbd|kbd|PS2_Controller|State.InhibitComunication~q  & !\kbd|kbd|PS2_Controller|State.RequestToSend~q ))))

	.dataa(\kbd|kbd|PS2_Controller|State.InhibitComunication~q ),
	.datab(\kbd|kbd|PS2_Controller|State.RequestToSend~q ),
	.datac(\kbd|kbd|PS2_Controller|PS2ClockOut~q ),
	.datad(\kbd|kbd|PS2_Controller|Selector16~3_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector39~0 .lut_mask = 16'h00F1;
defparam \kbd|kbd|PS2_Controller|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N1
dffeas \kbd|kbd|PS2_Controller|PS2ClockOut (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|PS2ClockOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|PS2ClockOut .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|PS2ClockOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N26
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector38~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector38~0_combout  = (!\kbd|kbd|PS2_Controller|State.SendData~q  & (!\kbd|kbd|PS2_Controller|State.RequestToSend~q  & ((\kbd|kbd|PS2_Controller|PS2Clock_Z~q ) # (!\kbd|kbd|PS2_Controller|State.InhibitComunication~q ))))

	.dataa(\kbd|kbd|PS2_Controller|State.InhibitComunication~q ),
	.datab(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.datac(\kbd|kbd|PS2_Controller|PS2Clock_Z~q ),
	.datad(\kbd|kbd|PS2_Controller|State.RequestToSend~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector38~0 .lut_mask = 16'h0031;
defparam \kbd|kbd|PS2_Controller|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N27
dffeas \kbd|kbd|PS2_Controller|PS2Clock_Z (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|PS2Clock_Z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|PS2Clock_Z .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|PS2Clock_Z .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N30
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Equal4~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Equal4~0_combout  = (\kbd|kbd|PS2_Controller|BitsSent [0] & (!\kbd|kbd|PS2_Controller|BitsSent [1] & (\kbd|kbd|PS2_Controller|BitsSent [3] & !\kbd|kbd|PS2_Controller|BitsSent [2])))

	.dataa(\kbd|kbd|PS2_Controller|BitsSent [0]),
	.datab(\kbd|kbd|PS2_Controller|BitsSent [1]),
	.datac(\kbd|kbd|PS2_Controller|BitsSent [3]),
	.datad(\kbd|kbd|PS2_Controller|BitsSent [2]),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Equal4~0 .lut_mask = 16'h0020;
defparam \kbd|kbd|PS2_Controller|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N20
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector0~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector0~0_combout  = (\kbd|kbd|PS2_Controller|Equal4~0_combout ) # (((\kbd|kbd|PS2_Controller|Equal5~0_combout ) # (\kbd|kbd|PS2_Controller|process_0~1_combout )) # (!\kbd|kbd|PS2_Controller|PS2DataOut~q ))

	.dataa(\kbd|kbd|PS2_Controller|Equal4~0_combout ),
	.datab(\kbd|kbd|PS2_Controller|PS2DataOut~q ),
	.datac(\kbd|kbd|PS2_Controller|Equal5~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|process_0~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector0~0 .lut_mask = 16'hFFFB;
defparam \kbd|kbd|PS2_Controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N4
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector41~1 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector41~1_combout  = (!\kbd|kbd|PS2_Controller|CountOnes~q ) # (!\kbd|kbd|PS2_Controller|Equal4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\kbd|kbd|PS2_Controller|Equal4~0_combout ),
	.datad(\kbd|kbd|PS2_Controller|CountOnes~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector41~1_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector41~1 .lut_mask = 16'h0FFF;
defparam \kbd|kbd|PS2_Controller|Selector41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N8
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector41~2 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector41~2_combout  = (\kbd|kbd|PS2_Controller|Selector16~4_combout  & (\kbd|kbd|PS2_Controller|Selector41~1_combout  & ((!\kbd|kbd|PS2_Controller|process_0~1_combout ) # (!\kbd|kbd|PS2_Controller|Selector0~1_combout ))))

	.dataa(\kbd|kbd|PS2_Controller|Selector16~4_combout ),
	.datab(\kbd|kbd|PS2_Controller|Selector41~1_combout ),
	.datac(\kbd|kbd|PS2_Controller|Selector0~1_combout ),
	.datad(\kbd|kbd|PS2_Controller|process_0~1_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector41~2 .lut_mask = 16'h0888;
defparam \kbd|kbd|PS2_Controller|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N18
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector41~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector41~0_combout  = (!\kbd|kbd|PS2_Controller|PS2DataOut~q  & ((\kbd|kbd|PS2_Controller|State.SendData~q  & (!\kbd|kbd|PS2_Controller|process_0~0_combout )) # (!\kbd|kbd|PS2_Controller|State.SendData~q  & 
// ((!\kbd|kbd|PS2_Controller|State.RequestToSend~q )))))

	.dataa(\kbd|kbd|PS2_Controller|State.SendData~q ),
	.datab(\kbd|kbd|PS2_Controller|process_0~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|State.RequestToSend~q ),
	.datad(\kbd|kbd|PS2_Controller|PS2DataOut~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector41~0 .lut_mask = 16'h0027;
defparam \kbd|kbd|PS2_Controller|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y6_N24
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector41~3 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector41~3_combout  = (!\kbd|kbd|PS2_Controller|Selector41~0_combout  & ((!\kbd|kbd|PS2_Controller|Selector41~2_combout ) # (!\kbd|kbd|PS2_Controller|Selector0~0_combout )))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|Selector0~0_combout ),
	.datac(\kbd|kbd|PS2_Controller|Selector41~2_combout ),
	.datad(\kbd|kbd|PS2_Controller|Selector41~0_combout ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector41~3_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector41~3 .lut_mask = 16'h003F;
defparam \kbd|kbd|PS2_Controller|Selector41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y6_N25
dffeas \kbd|kbd|PS2_Controller|PS2DataOut (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector41~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|PS2DataOut~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|PS2DataOut .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|PS2DataOut .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y7_N24
cycloneive_lcell_comb \kbd|kbd|PS2_Controller|Selector40~0 (
// Equation(s):
// \kbd|kbd|PS2_Controller|Selector40~0_combout  = (!\kbd|kbd|PS2_Controller|State.CheckAck~q  & ((\kbd|kbd|PS2_Controller|PS2Data_Z~q ) # (\kbd|kbd|PS2_Controller|State.RequestToSend~q )))

	.dataa(gnd),
	.datab(\kbd|kbd|PS2_Controller|State.CheckAck~q ),
	.datac(\kbd|kbd|PS2_Controller|PS2Data_Z~q ),
	.datad(\kbd|kbd|PS2_Controller|State.RequestToSend~q ),
	.cin(gnd),
	.combout(\kbd|kbd|PS2_Controller|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|Selector40~0 .lut_mask = 16'h3330;
defparam \kbd|kbd|PS2_Controller|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y7_N25
dffeas \kbd|kbd|PS2_Controller|PS2Data_Z (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\kbd|kbd|PS2_Controller|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\kbd|kbd|PS2_Controller|PS2Data_Z~q ),
	.prn(vcc));
// synopsys translate_off
defparam \kbd|kbd|PS2_Controller|PS2Data_Z .is_wysiwyg = "true";
defparam \kbd|kbd|PS2_Controller|PS2Data_Z .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N4
cycloneive_lcell_comb \ramd|Selector2~0 (
// Equation(s):
// \ramd|Selector2~0_combout  = (\ramd|state [3]) # ((\ramd|state [2]) # (\ramd|state [0] $ (\ramd|state [1])))

	.dataa(\ramd|state [3]),
	.datab(\ramd|state [0]),
	.datac(\ramd|state [1]),
	.datad(\ramd|state [2]),
	.cin(gnd),
	.combout(\ramd|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Selector2~0 .lut_mask = 16'hFFBE;
defparam \ramd|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N2
cycloneive_lcell_comb \dma|Add0~0 (
// Equation(s):
// \dma|Add0~0_combout  = \ramd|addr[0]~0_combout  $ (VCC)
// \dma|Add0~1  = CARRY(\ramd|addr[0]~0_combout )

	.dataa(\ramd|addr[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dma|Add0~0_combout ),
	.cout(\dma|Add0~1 ));
// synopsys translate_off
defparam \dma|Add0~0 .lut_mask = 16'h55AA;
defparam \dma|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y13_N29
dffeas \dma|mode[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [7]),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dma|mode[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|mode [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dma|mode[7] .is_wysiwyg = "true";
defparam \dma|mode[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y13_N20
cycloneive_lcell_comb \dma|chaddr~17 (
// Equation(s):
// \dma|chaddr~17_combout  = (\dma|channel [1] & (\dma|state.ST_T2~q  & ((!\crt|drq~q ) # (!\dma|mode [2]))))

	.dataa(\dma|mode [2]),
	.datab(\dma|channel [1]),
	.datac(\crt|drq~q ),
	.datad(\dma|state.ST_T2~q ),
	.cin(gnd),
	.combout(\dma|chaddr~17_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~17 .lut_mask = 16'h4C00;
defparam \dma|chaddr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N30
cycloneive_lcell_comb \dma|chaddr~18 (
// Equation(s):
// \dma|chaddr~18_combout  = (\vid|cce~combout  & (\dma|chaddr~17_combout  & ((\dma|mode [7]) # (!\dma|Equal8~4_combout ))))

	.dataa(\vid|cce~combout ),
	.datab(\dma|mode [7]),
	.datac(\dma|chaddr~17_combout ),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~18_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~18 .lut_mask = 16'h80A0;
defparam \dma|chaddr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N22
cycloneive_lcell_comb \dma|chtcnt[3][10]~feeder (
// Equation(s):
// \dma|chtcnt[3][10]~feeder_combout  = \CPU|odata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [2]),
	.cin(gnd),
	.combout(\dma|chtcnt[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[3][10]~feeder .lut_mask = 16'hFF00;
defparam \dma|chtcnt[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N28
cycloneive_lcell_comb \dma|chaddr[3][8]~38 (
// Equation(s):
// \dma|chaddr[3][8]~38_combout  = (!\CPU|addr [3] & (\reset_n~q  & ((\CPU|addr [1]) # (\dma|mode [7]))))

	.dataa(\CPU|addr [1]),
	.datab(\CPU|addr [3]),
	.datac(\dma|mode [7]),
	.datad(\reset_n~q ),
	.cin(gnd),
	.combout(\dma|chaddr[3][8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][8]~38 .lut_mask = 16'h3200;
defparam \dma|chaddr[3][8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y12_N8
cycloneive_lcell_comb \dma|chaddr[3][8]~39 (
// Equation(s):
// \dma|chaddr[3][8]~39_combout  = (\dma|chaddr[3][8]~38_combout  & (\dma|exiwe_n~q  & (\CPU|addr [2] & !\dma_we_n~combout )))

	.dataa(\dma|chaddr[3][8]~38_combout ),
	.datab(\dma|exiwe_n~q ),
	.datac(\CPU|addr [2]),
	.datad(\dma_we_n~combout ),
	.cin(gnd),
	.combout(\dma|chaddr[3][8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][8]~39 .lut_mask = 16'h0080;
defparam \dma|chaddr[3][8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N6
cycloneive_lcell_comb \dma|chtcnt[3][8]~36 (
// Equation(s):
// \dma|chtcnt[3][8]~36_combout  = (\CPU|addr [0] & (\dma|ff~q  & \dma|chaddr[3][8]~39_combout ))

	.dataa(\CPU|addr [0]),
	.datab(\dma|ff~q ),
	.datac(gnd),
	.datad(\dma|chaddr[3][8]~39_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[3][8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[3][8]~36 .lut_mask = 16'h8800;
defparam \dma|chtcnt[3][8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N23
dffeas \dma|chtcnt[3][10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[3][8]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][10] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N1
dffeas \dma|chtcnt[3][9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dma|chtcnt[3][8]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][9] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y11_N31
dffeas \dma|chtcnt[3][8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dma|chtcnt[3][8]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][8] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N4
cycloneive_lcell_comb \dma|chtcnt[3][2]~35 (
// Equation(s):
// \dma|chtcnt[3][2]~35_combout  = (\CPU|addr [0] & (!\dma|ff~q  & \dma|chaddr[3][8]~39_combout ))

	.dataa(\CPU|addr [0]),
	.datab(\dma|ff~q ),
	.datac(gnd),
	.datad(\dma|chaddr[3][8]~39_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[3][2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[3][2]~35 .lut_mask = 16'h2200;
defparam \dma|chtcnt[3][2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y10_N11
dffeas \dma|chtcnt[3][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dma|chtcnt[3][2]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][7] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y10_N13
dffeas \dma|chtcnt[3][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dma|chtcnt[3][2]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][6] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N14
cycloneive_lcell_comb \dma|chtcnt[3][5]~feeder (
// Equation(s):
// \dma|chtcnt[3][5]~feeder_combout  = \CPU|odata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [5]),
	.cin(gnd),
	.combout(\dma|chtcnt[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[3][5]~feeder .lut_mask = 16'hFF00;
defparam \dma|chtcnt[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y10_N15
dffeas \dma|chtcnt[3][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[3][2]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][5] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N20
cycloneive_lcell_comb \dma|chtcnt[3][4]~feeder (
// Equation(s):
// \dma|chtcnt[3][4]~feeder_combout  = \CPU|odata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [4]),
	.cin(gnd),
	.combout(\dma|chtcnt[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[3][4]~feeder .lut_mask = 16'hFF00;
defparam \dma|chtcnt[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y10_N21
dffeas \dma|chtcnt[3][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[3][2]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][4] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N2
cycloneive_lcell_comb \dma|chtcnt[3][3]~feeder (
// Equation(s):
// \dma|chtcnt[3][3]~feeder_combout  = \CPU|odata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [3]),
	.cin(gnd),
	.combout(\dma|chtcnt[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[3][3]~feeder .lut_mask = 16'hFF00;
defparam \dma|chtcnt[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y10_N3
dffeas \dma|chtcnt[3][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[3][2]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][3] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N16
cycloneive_lcell_comb \dma|chtcnt[3][2]~feeder (
// Equation(s):
// \dma|chtcnt[3][2]~feeder_combout  = \CPU|odata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [2]),
	.cin(gnd),
	.combout(\dma|chtcnt[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[3][2]~feeder .lut_mask = 16'hFF00;
defparam \dma|chtcnt[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y10_N17
dffeas \dma|chtcnt[3][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[3][2]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][2] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N4
cycloneive_lcell_comb \dma|Add1~0 (
// Equation(s):
// \dma|Add1~0_combout  = \dma|Mux32~0_combout  $ (VCC)
// \dma|Add1~1  = CARRY(\dma|Mux32~0_combout )

	.dataa(gnd),
	.datab(\dma|Mux32~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\dma|Add1~0_combout ),
	.cout(\dma|Add1~1 ));
// synopsys translate_off
defparam \dma|Add1~0 .lut_mask = 16'h33CC;
defparam \dma|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y10_N23
dffeas \dma|chtcnt[3][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dma|chtcnt[3][2]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][0] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N14
cycloneive_lcell_comb \dma|chtcnt[0][0]~1 (
// Equation(s):
// \dma|chtcnt[0][0]~1_combout  = (\dma|Equal8~4_combout  & ((\dma|chtcnt[3][0]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add1~0_combout ))

	.dataa(\dma|Add1~0_combout ),
	.datab(\dma|chtcnt[3][0]~q ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][0]~1 .lut_mask = 16'hCCAA;
defparam \dma|chtcnt[0][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N4
cycloneive_lcell_comb \dma|chtcnt~20 (
// Equation(s):
// \dma|chtcnt~20_combout  = (\dma|chaddr~18_combout  & ((\dma|chtcnt[0][0]~1_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [0]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [0]),
	.datad(\dma|chtcnt[0][0]~1_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt~20_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~20 .lut_mask = 16'hFC30;
defparam \dma|chtcnt~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N16
cycloneive_lcell_comb \dma|ff~0 (
// Equation(s):
// \dma|ff~0_combout  = (\dma|exiwe_n~q  & (!\dma|ff~q  & !\dma_we_n~combout ))

	.dataa(\dma|exiwe_n~q ),
	.datab(gnd),
	.datac(\dma|ff~q ),
	.datad(\dma_we_n~combout ),
	.cin(gnd),
	.combout(\dma|ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|ff~0 .lut_mask = 16'h000A;
defparam \dma|ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N26
cycloneive_lcell_comb \dma|chtcnt[2][2]~18 (
// Equation(s):
// \dma|chtcnt[2][2]~18_combout  = (\reset_n~q  & ((\dma|chaddr~18_combout ) # ((\dma|ff~0_combout  & \dma|Equal7~0_combout ))))

	.dataa(\dma|chaddr~18_combout ),
	.datab(\dma|ff~0_combout ),
	.datac(\reset_n~q ),
	.datad(\dma|Equal7~0_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[2][2]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[2][2]~18 .lut_mask = 16'hE0A0;
defparam \dma|chtcnt[2][2]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N5
dffeas \dma|chtcnt[2][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][0] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y13_N26
cycloneive_lcell_comb \dma|chaddr~15 (
// Equation(s):
// \dma|chaddr~15_combout  = ((\dma|Equal8~4_combout ) # ((\dma|channel [1]) # (!\vid|cce~combout ))) # (!\dma|state.ST_T2~q )

	.dataa(\dma|state.ST_T2~q ),
	.datab(\dma|Equal8~4_combout ),
	.datac(\vid|cce~combout ),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\dma|chaddr~15_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~15 .lut_mask = 16'hFFDF;
defparam \dma|chaddr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N8
cycloneive_lcell_comb \dma|chtcnt[0][2]~19 (
// Equation(s):
// \dma|chtcnt[0][2]~19_combout  = (\reset_n~q  & (((\dma|Equal1~0_combout  & \dma|ff~0_combout )) # (!\dma|chaddr~15_combout )))

	.dataa(\dma|Equal1~0_combout ),
	.datab(\dma|chaddr~15_combout ),
	.datac(\reset_n~q ),
	.datad(\dma|ff~0_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][2]~19 .lut_mask = 16'hB030;
defparam \dma|chtcnt[0][2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N15
dffeas \dma|chtcnt[0][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][0]~1_combout ),
	.asdata(\CPU|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][0] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N10
cycloneive_lcell_comb \dma|Mux32~0 (
// Equation(s):
// \dma|Mux32~0_combout  = (\dma|channel [1] & (\dma|chtcnt[2][0]~q )) # (!\dma|channel [1] & ((\dma|chtcnt[0][0]~q )))

	.dataa(\dma|channel [1]),
	.datab(\dma|chtcnt[2][0]~q ),
	.datac(\dma|chtcnt[0][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux32~0 .lut_mask = 16'hD8D8;
defparam \dma|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N6
cycloneive_lcell_comb \dma|Add1~2 (
// Equation(s):
// \dma|Add1~2_combout  = (\dma|Mux31~0_combout  & (\dma|Add1~1  & VCC)) # (!\dma|Mux31~0_combout  & (!\dma|Add1~1 ))
// \dma|Add1~3  = CARRY((!\dma|Mux31~0_combout  & !\dma|Add1~1 ))

	.dataa(\dma|Mux31~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~1 ),
	.combout(\dma|Add1~2_combout ),
	.cout(\dma|Add1~3 ));
// synopsys translate_off
defparam \dma|Add1~2 .lut_mask = 16'hA505;
defparam \dma|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y10_N25
dffeas \dma|chtcnt[3][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dma|chtcnt[3][2]~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][1] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N24
cycloneive_lcell_comb \dma|chtcnt[0][1]~3 (
// Equation(s):
// \dma|chtcnt[0][1]~3_combout  = (\dma|Equal8~4_combout  & ((\dma|chtcnt[3][1]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add1~2_combout ))

	.dataa(\dma|Add1~2_combout ),
	.datab(\dma|chtcnt[3][1]~q ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][1]~3 .lut_mask = 16'hCCAA;
defparam \dma|chtcnt[0][1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N25
dffeas \dma|chtcnt[0][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][1]~3_combout ),
	.asdata(\CPU|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][1] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N8
cycloneive_lcell_comb \dma|chtcnt~24 (
// Equation(s):
// \dma|chtcnt~24_combout  = (\dma|chaddr~18_combout  & ((\dma|chtcnt[0][1]~3_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [1]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [1]),
	.datad(\dma|chtcnt[0][1]~3_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt~24_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~24 .lut_mask = 16'hFC30;
defparam \dma|chtcnt~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N9
dffeas \dma|chtcnt[2][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][1] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N26
cycloneive_lcell_comb \dma|Mux31~0 (
// Equation(s):
// \dma|Mux31~0_combout  = (\dma|channel [1] & ((\dma|chtcnt[2][1]~q ))) # (!\dma|channel [1] & (\dma|chtcnt[0][1]~q ))

	.dataa(\dma|chtcnt[0][1]~q ),
	.datab(\dma|channel [1]),
	.datac(\dma|chtcnt[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux31~0 .lut_mask = 16'hE2E2;
defparam \dma|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N8
cycloneive_lcell_comb \dma|Add1~4 (
// Equation(s):
// \dma|Add1~4_combout  = (\dma|Mux30~0_combout  & ((GND) # (!\dma|Add1~3 ))) # (!\dma|Mux30~0_combout  & (\dma|Add1~3  $ (GND)))
// \dma|Add1~5  = CARRY((\dma|Mux30~0_combout ) # (!\dma|Add1~3 ))

	.dataa(\dma|Mux30~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~3 ),
	.combout(\dma|Add1~4_combout ),
	.cout(\dma|Add1~5 ));
// synopsys translate_off
defparam \dma|Add1~4 .lut_mask = 16'h5AAF;
defparam \dma|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N28
cycloneive_lcell_comb \dma|chtcnt[0][2]~0 (
// Equation(s):
// \dma|chtcnt[0][2]~0_combout  = (\dma|Equal8~4_combout  & (\dma|chtcnt[3][2]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add1~4_combout )))

	.dataa(\dma|chtcnt[3][2]~q ),
	.datab(\dma|Add1~4_combout ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][2]~0 .lut_mask = 16'hAACC;
defparam \dma|chtcnt[0][2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N8
cycloneive_lcell_comb \dma|chtcnt~17 (
// Equation(s):
// \dma|chtcnt~17_combout  = (\dma|chaddr~18_combout  & ((\dma|chtcnt[0][2]~0_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [2]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [2]),
	.datad(\dma|chtcnt[0][2]~0_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt~17_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~17 .lut_mask = 16'hFC30;
defparam \dma|chtcnt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N9
dffeas \dma|chtcnt[2][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][2] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N29
dffeas \dma|chtcnt[0][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][2]~0_combout ),
	.asdata(\CPU|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][2] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N6
cycloneive_lcell_comb \dma|Mux30~0 (
// Equation(s):
// \dma|Mux30~0_combout  = (\dma|channel [1] & (\dma|chtcnt[2][2]~q )) # (!\dma|channel [1] & ((\dma|chtcnt[0][2]~q )))

	.dataa(gnd),
	.datab(\dma|chtcnt[2][2]~q ),
	.datac(\dma|channel [1]),
	.datad(\dma|chtcnt[0][2]~q ),
	.cin(gnd),
	.combout(\dma|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux30~0 .lut_mask = 16'hCFC0;
defparam \dma|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N10
cycloneive_lcell_comb \dma|Add1~6 (
// Equation(s):
// \dma|Add1~6_combout  = (\dma|Mux29~0_combout  & (\dma|Add1~5  & VCC)) # (!\dma|Mux29~0_combout  & (!\dma|Add1~5 ))
// \dma|Add1~7  = CARRY((!\dma|Mux29~0_combout  & !\dma|Add1~5 ))

	.dataa(gnd),
	.datab(\dma|Mux29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~5 ),
	.combout(\dma|Add1~6_combout ),
	.cout(\dma|Add1~7 ));
// synopsys translate_off
defparam \dma|Add1~6 .lut_mask = 16'hC303;
defparam \dma|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N20
cycloneive_lcell_comb \dma|chtcnt[0][3]~4 (
// Equation(s):
// \dma|chtcnt[0][3]~4_combout  = (\dma|Equal8~4_combout  & (\dma|chtcnt[3][3]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add1~6_combout )))

	.dataa(\dma|chtcnt[3][3]~q ),
	.datab(\dma|Add1~6_combout ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][3]~4 .lut_mask = 16'hAACC;
defparam \dma|chtcnt[0][3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N16
cycloneive_lcell_comb \dma|chtcnt~25 (
// Equation(s):
// \dma|chtcnt~25_combout  = (\dma|chaddr~18_combout  & ((\dma|chtcnt[0][3]~4_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [3]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [3]),
	.datad(\dma|chtcnt[0][3]~4_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt~25_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~25 .lut_mask = 16'hFC30;
defparam \dma|chtcnt~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N17
dffeas \dma|chtcnt[2][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][3] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N21
dffeas \dma|chtcnt[0][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][3]~4_combout ),
	.asdata(\CPU|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][3] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N22
cycloneive_lcell_comb \dma|Mux29~0 (
// Equation(s):
// \dma|Mux29~0_combout  = (\dma|channel [1] & (\dma|chtcnt[2][3]~q )) # (!\dma|channel [1] & ((\dma|chtcnt[0][3]~q )))

	.dataa(\dma|channel [1]),
	.datab(\dma|chtcnt[2][3]~q ),
	.datac(\dma|chtcnt[0][3]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux29~0 .lut_mask = 16'hD8D8;
defparam \dma|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N12
cycloneive_lcell_comb \dma|Add1~8 (
// Equation(s):
// \dma|Add1~8_combout  = (\dma|Mux28~0_combout  & ((GND) # (!\dma|Add1~7 ))) # (!\dma|Mux28~0_combout  & (\dma|Add1~7  $ (GND)))
// \dma|Add1~9  = CARRY((\dma|Mux28~0_combout ) # (!\dma|Add1~7 ))

	.dataa(gnd),
	.datab(\dma|Mux28~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~7 ),
	.combout(\dma|Add1~8_combout ),
	.cout(\dma|Add1~9 ));
// synopsys translate_off
defparam \dma|Add1~8 .lut_mask = 16'h3CCF;
defparam \dma|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N18
cycloneive_lcell_comb \dma|chtcnt[0][4]~5 (
// Equation(s):
// \dma|chtcnt[0][4]~5_combout  = (\dma|Equal8~4_combout  & (\dma|chtcnt[3][4]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add1~8_combout )))

	.dataa(\dma|chtcnt[3][4]~q ),
	.datab(\dma|Add1~8_combout ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][4]~5 .lut_mask = 16'hAACC;
defparam \dma|chtcnt[0][4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N24
cycloneive_lcell_comb \dma|chtcnt~26 (
// Equation(s):
// \dma|chtcnt~26_combout  = (\dma|chaddr~18_combout  & (\dma|chtcnt[0][4]~5_combout )) # (!\dma|chaddr~18_combout  & ((\CPU|odata [4])))

	.dataa(\dma|chtcnt[0][4]~5_combout ),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|chtcnt~26_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~26 .lut_mask = 16'hB8B8;
defparam \dma|chtcnt~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y11_N25
dffeas \dma|chtcnt[2][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][4] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y11_N19
dffeas \dma|chtcnt[0][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][4]~5_combout ),
	.asdata(\CPU|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][4] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y11_N30
cycloneive_lcell_comb \dma|Mux28~0 (
// Equation(s):
// \dma|Mux28~0_combout  = (\dma|channel [1] & (\dma|chtcnt[2][4]~q )) # (!\dma|channel [1] & ((\dma|chtcnt[0][4]~q )))

	.dataa(\dma|channel [1]),
	.datab(gnd),
	.datac(\dma|chtcnt[2][4]~q ),
	.datad(\dma|chtcnt[0][4]~q ),
	.cin(gnd),
	.combout(\dma|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux28~0 .lut_mask = 16'hF5A0;
defparam \dma|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N14
cycloneive_lcell_comb \dma|Add1~10 (
// Equation(s):
// \dma|Add1~10_combout  = (\dma|Mux27~0_combout  & (\dma|Add1~9  & VCC)) # (!\dma|Mux27~0_combout  & (!\dma|Add1~9 ))
// \dma|Add1~11  = CARRY((!\dma|Mux27~0_combout  & !\dma|Add1~9 ))

	.dataa(\dma|Mux27~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~9 ),
	.combout(\dma|Add1~10_combout ),
	.cout(\dma|Add1~11 ));
// synopsys translate_off
defparam \dma|Add1~10 .lut_mask = 16'hA505;
defparam \dma|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N22
cycloneive_lcell_comb \dma|chtcnt[0][5]~6 (
// Equation(s):
// \dma|chtcnt[0][5]~6_combout  = (\dma|Equal8~4_combout  & (\dma|chtcnt[3][5]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add1~10_combout )))

	.dataa(\dma|chtcnt[3][5]~q ),
	.datab(\dma|Add1~10_combout ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][5]~6 .lut_mask = 16'hAACC;
defparam \dma|chtcnt[0][5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N12
cycloneive_lcell_comb \dma|chtcnt~27 (
// Equation(s):
// \dma|chtcnt~27_combout  = (\dma|chaddr~18_combout  & (\dma|chtcnt[0][5]~6_combout )) # (!\dma|chaddr~18_combout  & ((\CPU|odata [5])))

	.dataa(\dma|chtcnt[0][5]~6_combout ),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|chtcnt~27_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~27 .lut_mask = 16'hB8B8;
defparam \dma|chtcnt~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N13
dffeas \dma|chtcnt[2][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][5] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N23
dffeas \dma|chtcnt[0][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][5]~6_combout ),
	.asdata(\CPU|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][5] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N10
cycloneive_lcell_comb \dma|Mux27~0 (
// Equation(s):
// \dma|Mux27~0_combout  = (\dma|channel [1] & (\dma|chtcnt[2][5]~q )) # (!\dma|channel [1] & ((\dma|chtcnt[0][5]~q )))

	.dataa(\dma|chtcnt[2][5]~q ),
	.datab(\dma|chtcnt[0][5]~q ),
	.datac(gnd),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\dma|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux27~0 .lut_mask = 16'hAACC;
defparam \dma|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N16
cycloneive_lcell_comb \dma|Add1~12 (
// Equation(s):
// \dma|Add1~12_combout  = (\dma|Mux26~0_combout  & ((GND) # (!\dma|Add1~11 ))) # (!\dma|Mux26~0_combout  & (\dma|Add1~11  $ (GND)))
// \dma|Add1~13  = CARRY((\dma|Mux26~0_combout ) # (!\dma|Add1~11 ))

	.dataa(\dma|Mux26~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~11 ),
	.combout(\dma|Add1~12_combout ),
	.cout(\dma|Add1~13 ));
// synopsys translate_off
defparam \dma|Add1~12 .lut_mask = 16'h5AAF;
defparam \dma|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N0
cycloneive_lcell_comb \dma|chtcnt[0][6]~7 (
// Equation(s):
// \dma|chtcnt[0][6]~7_combout  = (\dma|Equal8~4_combout  & (\dma|chtcnt[3][6]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add1~12_combout )))

	.dataa(\dma|chtcnt[3][6]~q ),
	.datab(\dma|Add1~12_combout ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][6]~7 .lut_mask = 16'hAACC;
defparam \dma|chtcnt[0][6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N20
cycloneive_lcell_comb \dma|chtcnt~28 (
// Equation(s):
// \dma|chtcnt~28_combout  = (\dma|chaddr~18_combout  & ((\dma|chtcnt[0][6]~7_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [6]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [6]),
	.datad(\dma|chtcnt[0][6]~7_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt~28_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~28 .lut_mask = 16'hFC30;
defparam \dma|chtcnt~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N21
dffeas \dma|chtcnt[2][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][6] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y10_N1
dffeas \dma|chtcnt[0][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][6]~7_combout ),
	.asdata(\CPU|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][6] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N14
cycloneive_lcell_comb \dma|Mux26~0 (
// Equation(s):
// \dma|Mux26~0_combout  = (\dma|channel [1] & (\dma|chtcnt[2][6]~q )) # (!\dma|channel [1] & ((\dma|chtcnt[0][6]~q )))

	.dataa(\dma|chtcnt[2][6]~q ),
	.datab(\dma|channel [1]),
	.datac(\dma|chtcnt[0][6]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux26~0 .lut_mask = 16'hB8B8;
defparam \dma|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N18
cycloneive_lcell_comb \dma|Add1~14 (
// Equation(s):
// \dma|Add1~14_combout  = (\dma|Mux25~0_combout  & (\dma|Add1~13  & VCC)) # (!\dma|Mux25~0_combout  & (!\dma|Add1~13 ))
// \dma|Add1~15  = CARRY((!\dma|Mux25~0_combout  & !\dma|Add1~13 ))

	.dataa(gnd),
	.datab(\dma|Mux25~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~13 ),
	.combout(\dma|Add1~14_combout ),
	.cout(\dma|Add1~15 ));
// synopsys translate_off
defparam \dma|Add1~14 .lut_mask = 16'hC303;
defparam \dma|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N30
cycloneive_lcell_comb \dma|chtcnt[0][7]~8 (
// Equation(s):
// \dma|chtcnt[0][7]~8_combout  = (\dma|Equal8~4_combout  & (\dma|chtcnt[3][7]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add1~14_combout )))

	.dataa(\dma|chtcnt[3][7]~q ),
	.datab(\dma|Add1~14_combout ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][7]~8 .lut_mask = 16'hAACC;
defparam \dma|chtcnt[0][7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N31
dffeas \dma|chtcnt[0][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][7]~8_combout ),
	.asdata(\CPU|odata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][7] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N4
cycloneive_lcell_comb \dma|chtcnt~29 (
// Equation(s):
// \dma|chtcnt~29_combout  = (\dma|chaddr~18_combout  & (\dma|chtcnt[0][7]~8_combout )) # (!\dma|chaddr~18_combout  & ((\CPU|odata [7])))

	.dataa(\dma|chtcnt[0][7]~8_combout ),
	.datab(\CPU|odata [7]),
	.datac(\dma|chaddr~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|chtcnt~29_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~29 .lut_mask = 16'hACAC;
defparam \dma|chtcnt~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y10_N5
dffeas \dma|chtcnt[2][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][2]~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][7] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y10_N18
cycloneive_lcell_comb \dma|Mux25~0 (
// Equation(s):
// \dma|Mux25~0_combout  = (\dma|channel [1] & ((\dma|chtcnt[2][7]~q ))) # (!\dma|channel [1] & (\dma|chtcnt[0][7]~q ))

	.dataa(gnd),
	.datab(\dma|chtcnt[0][7]~q ),
	.datac(\dma|chtcnt[2][7]~q ),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\dma|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux25~0 .lut_mask = 16'hF0CC;
defparam \dma|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N20
cycloneive_lcell_comb \dma|Add1~16 (
// Equation(s):
// \dma|Add1~16_combout  = (\dma|Mux24~0_combout  & ((GND) # (!\dma|Add1~15 ))) # (!\dma|Mux24~0_combout  & (\dma|Add1~15  $ (GND)))
// \dma|Add1~17  = CARRY((\dma|Mux24~0_combout ) # (!\dma|Add1~15 ))

	.dataa(gnd),
	.datab(\dma|Mux24~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~15 ),
	.combout(\dma|Add1~16_combout ),
	.cout(\dma|Add1~17 ));
// synopsys translate_off
defparam \dma|Add1~16 .lut_mask = 16'h3CCF;
defparam \dma|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N8
cycloneive_lcell_comb \dma|chtcnt[0][8]~2 (
// Equation(s):
// \dma|chtcnt[0][8]~2_combout  = (\dma|Equal8~4_combout  & (\dma|chtcnt[3][8]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add1~16_combout )))

	.dataa(\dma|chtcnt[3][8]~q ),
	.datab(\dma|Add1~16_combout ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][8]~2 .lut_mask = 16'hAACC;
defparam \dma|chtcnt[0][8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N18
cycloneive_lcell_comb \dma|chtcnt~21 (
// Equation(s):
// \dma|chtcnt~21_combout  = (\dma|chaddr~18_combout  & ((\dma|chtcnt[0][8]~2_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [0]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [0]),
	.datad(\dma|chtcnt[0][8]~2_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt~21_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~21 .lut_mask = 16'hFC30;
defparam \dma|chtcnt~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N4
cycloneive_lcell_comb \dma|chaddr[0][8]~21 (
// Equation(s):
// \dma|chaddr[0][8]~21_combout  = (\dma|exiwe_n~q  & (\dma|ff~q  & !\dma_we_n~combout ))

	.dataa(\dma|exiwe_n~q ),
	.datab(gnd),
	.datac(\dma|ff~q ),
	.datad(\dma_we_n~combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][8]~21 .lut_mask = 16'h00A0;
defparam \dma|chaddr[0][8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N18
cycloneive_lcell_comb \dma|chtcnt[2][8]~22 (
// Equation(s):
// \dma|chtcnt[2][8]~22_combout  = (\reset_n~q  & ((\dma|chaddr~18_combout ) # ((\dma|chaddr[0][8]~21_combout  & \dma|Equal7~0_combout ))))

	.dataa(\dma|chaddr~18_combout ),
	.datab(\dma|chaddr[0][8]~21_combout ),
	.datac(\reset_n~q ),
	.datad(\dma|Equal7~0_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[2][8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[2][8]~22 .lut_mask = 16'hE0A0;
defparam \dma|chtcnt[2][8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N19
dffeas \dma|chtcnt[2][8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][8] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N12
cycloneive_lcell_comb \dma|chtcnt[0][8]~23 (
// Equation(s):
// \dma|chtcnt[0][8]~23_combout  = (\reset_n~q  & (((\dma|chaddr[0][8]~21_combout  & \dma|Equal1~0_combout )) # (!\dma|chaddr~15_combout )))

	.dataa(\reset_n~q ),
	.datab(\dma|chaddr~15_combout ),
	.datac(\dma|chaddr[0][8]~21_combout ),
	.datad(\dma|Equal1~0_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][8]~23 .lut_mask = 16'hA222;
defparam \dma|chtcnt[0][8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N9
dffeas \dma|chtcnt[0][8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][8]~2_combout ),
	.asdata(\CPU|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][8] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N16
cycloneive_lcell_comb \dma|Mux24~0 (
// Equation(s):
// \dma|Mux24~0_combout  = (\dma|channel [1] & (\dma|chtcnt[2][8]~q )) # (!\dma|channel [1] & ((\dma|chtcnt[0][8]~q )))

	.dataa(\dma|channel [1]),
	.datab(\dma|chtcnt[2][8]~q ),
	.datac(\dma|chtcnt[0][8]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux24~0 .lut_mask = 16'hD8D8;
defparam \dma|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N22
cycloneive_lcell_comb \dma|Add1~18 (
// Equation(s):
// \dma|Add1~18_combout  = (\dma|Mux23~0_combout  & (\dma|Add1~17  & VCC)) # (!\dma|Mux23~0_combout  & (!\dma|Add1~17 ))
// \dma|Add1~19  = CARRY((!\dma|Mux23~0_combout  & !\dma|Add1~17 ))

	.dataa(\dma|Mux23~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~17 ),
	.combout(\dma|Add1~18_combout ),
	.cout(\dma|Add1~19 ));
// synopsys translate_off
defparam \dma|Add1~18 .lut_mask = 16'hA505;
defparam \dma|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N28
cycloneive_lcell_comb \dma|chtcnt[0][9]~9 (
// Equation(s):
// \dma|chtcnt[0][9]~9_combout  = (\dma|Equal8~4_combout  & (\dma|chtcnt[3][9]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add1~18_combout )))

	.dataa(\dma|chtcnt[3][9]~q ),
	.datab(\dma|Equal8~4_combout ),
	.datac(gnd),
	.datad(\dma|Add1~18_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][9]~9 .lut_mask = 16'hBB88;
defparam \dma|chtcnt[0][9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N26
cycloneive_lcell_comb \dma|chtcnt~30 (
// Equation(s):
// \dma|chtcnt~30_combout  = (\dma|chaddr~18_combout  & ((\dma|chtcnt[0][9]~9_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [1]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [1]),
	.datad(\dma|chtcnt[0][9]~9_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt~30_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~30 .lut_mask = 16'hFC30;
defparam \dma|chtcnt~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N27
dffeas \dma|chtcnt[2][9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][9] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N29
dffeas \dma|chtcnt[0][9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][9]~9_combout ),
	.asdata(\CPU|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][9] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N12
cycloneive_lcell_comb \dma|Mux23~0 (
// Equation(s):
// \dma|Mux23~0_combout  = (\dma|channel [1] & (\dma|chtcnt[2][9]~q )) # (!\dma|channel [1] & ((\dma|chtcnt[0][9]~q )))

	.dataa(\dma|chtcnt[2][9]~q ),
	.datab(\dma|chtcnt[0][9]~q ),
	.datac(gnd),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\dma|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux23~0 .lut_mask = 16'hAACC;
defparam \dma|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N24
cycloneive_lcell_comb \dma|Add1~20 (
// Equation(s):
// \dma|Add1~20_combout  = (\dma|Mux22~0_combout  & ((GND) # (!\dma|Add1~19 ))) # (!\dma|Mux22~0_combout  & (\dma|Add1~19  $ (GND)))
// \dma|Add1~21  = CARRY((\dma|Mux22~0_combout ) # (!\dma|Add1~19 ))

	.dataa(\dma|Mux22~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~19 ),
	.combout(\dma|Add1~20_combout ),
	.cout(\dma|Add1~21 ));
// synopsys translate_off
defparam \dma|Add1~20 .lut_mask = 16'h5AAF;
defparam \dma|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N18
cycloneive_lcell_comb \dma|chtcnt[0][10]~10 (
// Equation(s):
// \dma|chtcnt[0][10]~10_combout  = (\dma|Equal8~4_combout  & (\dma|chtcnt[3][10]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add1~20_combout )))

	.dataa(\dma|chtcnt[3][10]~q ),
	.datab(\dma|Equal8~4_combout ),
	.datac(gnd),
	.datad(\dma|Add1~20_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][10]~10 .lut_mask = 16'hBB88;
defparam \dma|chtcnt[0][10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N30
cycloneive_lcell_comb \dma|chtcnt~31 (
// Equation(s):
// \dma|chtcnt~31_combout  = (\dma|chaddr~18_combout  & ((\dma|chtcnt[0][10]~10_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [2]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [2]),
	.datad(\dma|chtcnt[0][10]~10_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt~31_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~31 .lut_mask = 16'hFC30;
defparam \dma|chtcnt~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N31
dffeas \dma|chtcnt[2][10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][10] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N19
dffeas \dma|chtcnt[0][10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][10]~10_combout ),
	.asdata(\CPU|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][10] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N16
cycloneive_lcell_comb \dma|Mux22~0 (
// Equation(s):
// \dma|Mux22~0_combout  = (\dma|channel [1] & (\dma|chtcnt[2][10]~q )) # (!\dma|channel [1] & ((\dma|chtcnt[0][10]~q )))

	.dataa(\dma|chtcnt[2][10]~q ),
	.datab(gnd),
	.datac(\dma|chtcnt[0][10]~q ),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\dma|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux22~0 .lut_mask = 16'hAAF0;
defparam \dma|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N26
cycloneive_lcell_comb \dma|Add1~22 (
// Equation(s):
// \dma|Add1~22_combout  = (\dma|Mux21~0_combout  & (\dma|Add1~21  & VCC)) # (!\dma|Mux21~0_combout  & (!\dma|Add1~21 ))
// \dma|Add1~23  = CARRY((!\dma|Mux21~0_combout  & !\dma|Add1~21 ))

	.dataa(gnd),
	.datab(\dma|Mux21~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~21 ),
	.combout(\dma|Add1~22_combout ),
	.cout(\dma|Add1~23 ));
// synopsys translate_off
defparam \dma|Add1~22 .lut_mask = 16'hC303;
defparam \dma|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N16
cycloneive_lcell_comb \dma|chtcnt[3][11]~feeder (
// Equation(s):
// \dma|chtcnt[3][11]~feeder_combout  = \CPU|odata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [3]),
	.cin(gnd),
	.combout(\dma|chtcnt[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[3][11]~feeder .lut_mask = 16'hFF00;
defparam \dma|chtcnt[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N17
dffeas \dma|chtcnt[3][11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[3][8]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][11] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N24
cycloneive_lcell_comb \dma|chtcnt[0][11]~11 (
// Equation(s):
// \dma|chtcnt[0][11]~11_combout  = (\dma|Equal8~4_combout  & ((\dma|chtcnt[3][11]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add1~22_combout ))

	.dataa(\dma|Add1~22_combout ),
	.datab(\dma|Equal8~4_combout ),
	.datac(gnd),
	.datad(\dma|chtcnt[3][11]~q ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][11]~11 .lut_mask = 16'hEE22;
defparam \dma|chtcnt[0][11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N22
cycloneive_lcell_comb \dma|chtcnt~32 (
// Equation(s):
// \dma|chtcnt~32_combout  = (\dma|chaddr~18_combout  & (\dma|chtcnt[0][11]~11_combout )) # (!\dma|chaddr~18_combout  & ((\CPU|odata [3])))

	.dataa(\dma|chtcnt[0][11]~11_combout ),
	.datab(\CPU|odata [3]),
	.datac(\dma|chaddr~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|chtcnt~32_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~32 .lut_mask = 16'hACAC;
defparam \dma|chtcnt~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y8_N23
dffeas \dma|chtcnt[2][11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][11] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y8_N25
dffeas \dma|chtcnt[0][11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][11]~11_combout ),
	.asdata(\CPU|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][11] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y8_N20
cycloneive_lcell_comb \dma|Mux21~0 (
// Equation(s):
// \dma|Mux21~0_combout  = (\dma|channel [1] & (\dma|chtcnt[2][11]~q )) # (!\dma|channel [1] & ((\dma|chtcnt[0][11]~q )))

	.dataa(\dma|channel [1]),
	.datab(gnd),
	.datac(\dma|chtcnt[2][11]~q ),
	.datad(\dma|chtcnt[0][11]~q ),
	.cin(gnd),
	.combout(\dma|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux21~0 .lut_mask = 16'hF5A0;
defparam \dma|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N2
cycloneive_lcell_comb \dma|Equal8~2 (
// Equation(s):
// \dma|Equal8~2_combout  = (!\dma|Mux22~0_combout  & (!\dma|Mux21~0_combout  & (!\dma|Mux25~0_combout  & !\dma|Mux23~0_combout )))

	.dataa(\dma|Mux22~0_combout ),
	.datab(\dma|Mux21~0_combout ),
	.datac(\dma|Mux25~0_combout ),
	.datad(\dma|Mux23~0_combout ),
	.cin(gnd),
	.combout(\dma|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Equal8~2 .lut_mask = 16'h0001;
defparam \dma|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N14
cycloneive_lcell_comb \dma|chtcnt[3][13]~feeder (
// Equation(s):
// \dma|chtcnt[3][13]~feeder_combout  = \CPU|odata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [5]),
	.cin(gnd),
	.combout(\dma|chtcnt[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[3][13]~feeder .lut_mask = 16'hFF00;
defparam \dma|chtcnt[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N15
dffeas \dma|chtcnt[3][13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[3][8]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][13] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N27
dffeas \dma|chtcnt[0][13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][13]~13_combout ),
	.asdata(\CPU|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][13] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N6
cycloneive_lcell_comb \dma|Mux19~0 (
// Equation(s):
// \dma|Mux19~0_combout  = (\dma|channel [1] & ((\dma|chtcnt[2][13]~q ))) # (!\dma|channel [1] & (\dma|chtcnt[0][13]~q ))

	.dataa(\dma|channel [1]),
	.datab(gnd),
	.datac(\dma|chtcnt[0][13]~q ),
	.datad(\dma|chtcnt[2][13]~q ),
	.cin(gnd),
	.combout(\dma|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux19~0 .lut_mask = 16'hFA50;
defparam \dma|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N24
cycloneive_lcell_comb \dma|chtcnt[3][12]~feeder (
// Equation(s):
// \dma|chtcnt[3][12]~feeder_combout  = \CPU|odata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [4]),
	.cin(gnd),
	.combout(\dma|chtcnt[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[3][12]~feeder .lut_mask = 16'hFF00;
defparam \dma|chtcnt[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N25
dffeas \dma|chtcnt[3][12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[3][8]~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[3][12] .is_wysiwyg = "true";
defparam \dma|chtcnt[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N28
cycloneive_lcell_comb \dma|Add1~24 (
// Equation(s):
// \dma|Add1~24_combout  = (\dma|Mux20~0_combout  & ((GND) # (!\dma|Add1~23 ))) # (!\dma|Mux20~0_combout  & (\dma|Add1~23  $ (GND)))
// \dma|Add1~25  = CARRY((\dma|Mux20~0_combout ) # (!\dma|Add1~23 ))

	.dataa(\dma|Mux20~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add1~23 ),
	.combout(\dma|Add1~24_combout ),
	.cout(\dma|Add1~25 ));
// synopsys translate_off
defparam \dma|Add1~24 .lut_mask = 16'h5AAF;
defparam \dma|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N4
cycloneive_lcell_comb \dma|chtcnt[0][12]~12 (
// Equation(s):
// \dma|chtcnt[0][12]~12_combout  = (\dma|Equal8~4_combout  & (\dma|chtcnt[3][12]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add1~24_combout )))

	.dataa(\dma|chtcnt[3][12]~q ),
	.datab(\dma|Add1~24_combout ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][12]~12 .lut_mask = 16'hAACC;
defparam \dma|chtcnt[0][12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N5
dffeas \dma|chtcnt[0][12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt[0][12]~12_combout ),
	.asdata(\CPU|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chtcnt[0][8]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[0][12] .is_wysiwyg = "true";
defparam \dma|chtcnt[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N14
cycloneive_lcell_comb \dma|chtcnt~34 (
// Equation(s):
// \dma|chtcnt~34_combout  = (\dma|chaddr~18_combout  & ((\dma|chtcnt[0][12]~12_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [4]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [4]),
	.datad(\dma|chtcnt[0][12]~12_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt~34_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~34 .lut_mask = 16'hFC30;
defparam \dma|chtcnt~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N15
dffeas \dma|chtcnt[2][12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][12] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N20
cycloneive_lcell_comb \dma|Mux20~0 (
// Equation(s):
// \dma|Mux20~0_combout  = (\dma|channel [1] & ((\dma|chtcnt[2][12]~q ))) # (!\dma|channel [1] & (\dma|chtcnt[0][12]~q ))

	.dataa(\dma|channel [1]),
	.datab(\dma|chtcnt[0][12]~q ),
	.datac(\dma|chtcnt[2][12]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Mux20~0 .lut_mask = 16'hE4E4;
defparam \dma|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N30
cycloneive_lcell_comb \dma|Add1~26 (
// Equation(s):
// \dma|Add1~26_combout  = \dma|Add1~25  $ (!\dma|Mux19~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dma|Mux19~0_combout ),
	.cin(\dma|Add1~25 ),
	.combout(\dma|Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Add1~26 .lut_mask = 16'hF00F;
defparam \dma|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N26
cycloneive_lcell_comb \dma|chtcnt[0][13]~13 (
// Equation(s):
// \dma|chtcnt[0][13]~13_combout  = (\dma|Equal8~4_combout  & (\dma|chtcnt[3][13]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add1~26_combout )))

	.dataa(\dma|chtcnt[3][13]~q ),
	.datab(\dma|Equal8~4_combout ),
	.datac(gnd),
	.datad(\dma|Add1~26_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt[0][13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt[0][13]~13 .lut_mask = 16'hBB88;
defparam \dma|chtcnt[0][13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N24
cycloneive_lcell_comb \dma|chtcnt~33 (
// Equation(s):
// \dma|chtcnt~33_combout  = (\dma|chaddr~18_combout  & ((\dma|chtcnt[0][13]~13_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [5]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [5]),
	.datad(\dma|chtcnt[0][13]~13_combout ),
	.cin(gnd),
	.combout(\dma|chtcnt~33_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chtcnt~33 .lut_mask = 16'hFC30;
defparam \dma|chtcnt~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y8_N25
dffeas \dma|chtcnt[2][13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chtcnt~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chtcnt[2][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chtcnt[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chtcnt[2][13] .is_wysiwyg = "true";
defparam \dma|chtcnt[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N2
cycloneive_lcell_comb \dma|Equal8~3 (
// Equation(s):
// \dma|Equal8~3_combout  = (!\dma|Mux20~0_combout  & ((\dma|channel [1] & (!\dma|chtcnt[2][13]~q )) # (!\dma|channel [1] & ((!\dma|chtcnt[0][13]~q )))))

	.dataa(\dma|channel [1]),
	.datab(\dma|chtcnt[2][13]~q ),
	.datac(\dma|chtcnt[0][13]~q ),
	.datad(\dma|Mux20~0_combout ),
	.cin(gnd),
	.combout(\dma|Equal8~3_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Equal8~3 .lut_mask = 16'h0027;
defparam \dma|Equal8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y8_N0
cycloneive_lcell_comb \dma|Equal8~1 (
// Equation(s):
// \dma|Equal8~1_combout  = (!\dma|Mux27~0_combout  & (!\dma|Mux28~0_combout  & (!\dma|Mux26~0_combout  & !\dma|Mux29~0_combout )))

	.dataa(\dma|Mux27~0_combout ),
	.datab(\dma|Mux28~0_combout ),
	.datac(\dma|Mux26~0_combout ),
	.datad(\dma|Mux29~0_combout ),
	.cin(gnd),
	.combout(\dma|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Equal8~1 .lut_mask = 16'h0001;
defparam \dma|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N10
cycloneive_lcell_comb \dma|Equal8~0 (
// Equation(s):
// \dma|Equal8~0_combout  = (!\dma|Mux32~0_combout  & (!\dma|Mux30~0_combout  & (!\dma|Mux31~0_combout  & !\dma|Mux24~0_combout )))

	.dataa(\dma|Mux32~0_combout ),
	.datab(\dma|Mux30~0_combout ),
	.datac(\dma|Mux31~0_combout ),
	.datad(\dma|Mux24~0_combout ),
	.cin(gnd),
	.combout(\dma|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Equal8~0 .lut_mask = 16'h0001;
defparam \dma|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y8_N0
cycloneive_lcell_comb \dma|Equal8~4 (
// Equation(s):
// \dma|Equal8~4_combout  = (\dma|Equal8~2_combout  & (\dma|Equal8~3_combout  & (\dma|Equal8~1_combout  & \dma|Equal8~0_combout )))

	.dataa(\dma|Equal8~2_combout ),
	.datab(\dma|Equal8~3_combout ),
	.datac(\dma|Equal8~1_combout ),
	.datad(\dma|Equal8~0_combout ),
	.cin(gnd),
	.combout(\dma|Equal8~4_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Equal8~4 .lut_mask = 16'h8000;
defparam \dma|Equal8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N16
cycloneive_lcell_comb \dma|chaddr[3][0]~feeder (
// Equation(s):
// \dma|chaddr[3][0]~feeder_combout  = \CPU|odata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\CPU|odata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|chaddr[3][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][0]~feeder .lut_mask = 16'hF0F0;
defparam \dma|chaddr[3][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N8
cycloneive_lcell_comb \dma|chaddr[3][0]~40 (
// Equation(s):
// \dma|chaddr[3][0]~40_combout  = (!\CPU|addr [0] & (!\dma|ff~q  & \dma|chaddr[3][8]~39_combout ))

	.dataa(\CPU|addr [0]),
	.datab(\dma|ff~q ),
	.datac(gnd),
	.datad(\dma|chaddr[3][8]~39_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[3][0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][0]~40 .lut_mask = 16'h1100;
defparam \dma|chaddr[3][0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N17
dffeas \dma|chaddr[3][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][0] .is_wysiwyg = "true";
defparam \dma|chaddr[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N8
cycloneive_lcell_comb \dma|chaddr[0][0]~0 (
// Equation(s):
// \dma|chaddr[0][0]~0_combout  = (\dma|Equal8~4_combout  & ((\dma|chaddr[3][0]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add0~0_combout ))

	.dataa(\dma|Add0~0_combout ),
	.datab(\dma|Equal8~4_combout ),
	.datac(gnd),
	.datad(\dma|chaddr[3][0]~q ),
	.cin(gnd),
	.combout(\dma|chaddr[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][0]~0 .lut_mask = 16'hEE22;
defparam \dma|chaddr[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N6
cycloneive_lcell_comb \dma|Equal0~0 (
// Equation(s):
// \dma|Equal0~0_combout  = (!\CPU|addr [2] & (!\CPU|addr [0] & (!\CPU|addr [3] & !\CPU|addr [1])))

	.dataa(\CPU|addr [2]),
	.datab(\CPU|addr [0]),
	.datac(\CPU|addr [3]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\dma|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Equal0~0 .lut_mask = 16'h0001;
defparam \dma|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N30
cycloneive_lcell_comb \dma|chaddr[0][0]~16 (
// Equation(s):
// \dma|chaddr[0][0]~16_combout  = (\reset_n~q  & (((\dma|Equal0~0_combout  & \dma|ff~0_combout )) # (!\dma|chaddr~15_combout )))

	.dataa(\dma|Equal0~0_combout ),
	.datab(\dma|chaddr~15_combout ),
	.datac(\reset_n~q ),
	.datad(\dma|ff~0_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][0]~16 .lut_mask = 16'hB030;
defparam \dma|chaddr[0][0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N9
dffeas \dma|chaddr[0][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][0]~0_combout ),
	.asdata(\CPU|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][0] .is_wysiwyg = "true";
defparam \dma|chaddr[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N20
cycloneive_lcell_comb \dma|chaddr~19 (
// Equation(s):
// \dma|chaddr~19_combout  = (\dma|chaddr~18_combout  & ((\dma|chaddr[0][0]~0_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [0]))

	.dataa(\CPU|odata [0]),
	.datab(\dma|chaddr~18_combout ),
	.datac(\dma|chaddr[0][0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|chaddr~19_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~19 .lut_mask = 16'hE2E2;
defparam \dma|chaddr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N24
cycloneive_lcell_comb \dma|Equal5~0 (
// Equation(s):
// \dma|Equal5~0_combout  = (\CPU|addr [2] & (!\CPU|addr [0] & (!\CPU|addr [3] & !\CPU|addr [1])))

	.dataa(\CPU|addr [2]),
	.datab(\CPU|addr [0]),
	.datac(\CPU|addr [3]),
	.datad(\CPU|addr [1]),
	.cin(gnd),
	.combout(\dma|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Equal5~0 .lut_mask = 16'h0002;
defparam \dma|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N22
cycloneive_lcell_comb \dma|chaddr[2][0]~20 (
// Equation(s):
// \dma|chaddr[2][0]~20_combout  = (\reset_n~q  & ((\dma|chaddr~18_combout ) # ((\dma|ff~0_combout  & \dma|Equal5~0_combout ))))

	.dataa(\dma|chaddr~18_combout ),
	.datab(\dma|ff~0_combout ),
	.datac(\reset_n~q ),
	.datad(\dma|Equal5~0_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[2][0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[2][0]~20 .lut_mask = 16'hE0A0;
defparam \dma|chaddr[2][0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N21
dffeas \dma|chaddr[2][0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][0] .is_wysiwyg = "true";
defparam \dma|chaddr[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N16
cycloneive_lcell_comb \ramd|addr[0]~0 (
// Equation(s):
// \ramd|addr[0]~0_combout  = (\dma|channel [1] & ((\dma|chaddr[2][0]~q ))) # (!\dma|channel [1] & (\dma|chaddr[0][0]~q ))

	.dataa(\dma|chaddr[0][0]~q ),
	.datab(\dma|channel [1]),
	.datac(gnd),
	.datad(\dma|chaddr[2][0]~q ),
	.cin(gnd),
	.combout(\ramd|addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[0]~0 .lut_mask = 16'hEE22;
defparam \ramd|addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N17
dffeas \ramd|addr[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[0]~0_combout ),
	.asdata(\CPU|addr [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[0] .is_wysiwyg = "true";
defparam \ramd|addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y14_N4
cycloneive_lcell_comb \ramd|Equal2~0 (
// Equation(s):
// \ramd|Equal2~0_combout  = (\ramd|state [0] & (!\ramd|state [3] & (!\ramd|state [2] & \ramd|state [1])))

	.dataa(\ramd|state [0]),
	.datab(\ramd|state [3]),
	.datac(\ramd|state [2]),
	.datad(\ramd|state [1]),
	.cin(gnd),
	.combout(\ramd|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Equal2~0 .lut_mask = 16'h0200;
defparam \ramd|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N4
cycloneive_lcell_comb \dma|chaddr[3][2]~feeder (
// Equation(s):
// \dma|chaddr[3][2]~feeder_combout  = \CPU|odata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [2]),
	.cin(gnd),
	.combout(\dma|chaddr[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][2]~feeder .lut_mask = 16'hFF00;
defparam \dma|chaddr[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N5
dffeas \dma|chaddr[3][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][2] .is_wysiwyg = "true";
defparam \dma|chaddr[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N30
cycloneive_lcell_comb \dma|chaddr[3][1]~feeder (
// Equation(s):
// \dma|chaddr[3][1]~feeder_combout  = \CPU|odata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [1]),
	.cin(gnd),
	.combout(\dma|chaddr[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][1]~feeder .lut_mask = 16'hFF00;
defparam \dma|chaddr[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N31
dffeas \dma|chaddr[3][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][1] .is_wysiwyg = "true";
defparam \dma|chaddr[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N4
cycloneive_lcell_comb \dma|Add0~2 (
// Equation(s):
// \dma|Add0~2_combout  = (\ramd|addr[1]~2_combout  & (!\dma|Add0~1 )) # (!\ramd|addr[1]~2_combout  & ((\dma|Add0~1 ) # (GND)))
// \dma|Add0~3  = CARRY((!\dma|Add0~1 ) # (!\ramd|addr[1]~2_combout ))

	.dataa(gnd),
	.datab(\ramd|addr[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~1 ),
	.combout(\dma|Add0~2_combout ),
	.cout(\dma|Add0~3 ));
// synopsys translate_off
defparam \dma|Add0~2 .lut_mask = 16'h3C3F;
defparam \dma|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N26
cycloneive_lcell_comb \dma|chaddr[0][1]~2 (
// Equation(s):
// \dma|chaddr[0][1]~2_combout  = (\dma|Equal8~4_combout  & (\dma|chaddr[3][1]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add0~2_combout )))

	.dataa(\dma|chaddr[3][1]~q ),
	.datab(\dma|Add0~2_combout ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][1]~2 .lut_mask = 16'hAACC;
defparam \dma|chaddr[0][1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N6
cycloneive_lcell_comb \dma|chaddr~25 (
// Equation(s):
// \dma|chaddr~25_combout  = (\dma|chaddr~18_combout  & (\dma|chaddr[0][1]~2_combout )) # (!\dma|chaddr~18_combout  & ((\CPU|odata [1])))

	.dataa(\dma|chaddr[0][1]~2_combout ),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|chaddr~25_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~25 .lut_mask = 16'hB8B8;
defparam \dma|chaddr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N7
dffeas \dma|chaddr[2][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][1] .is_wysiwyg = "true";
defparam \dma|chaddr[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N27
dffeas \dma|chaddr[0][1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][1]~2_combout ),
	.asdata(\CPU|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][1] .is_wysiwyg = "true";
defparam \dma|chaddr[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N20
cycloneive_lcell_comb \ramd|addr[1]~2 (
// Equation(s):
// \ramd|addr[1]~2_combout  = (\dma|channel [1] & (\dma|chaddr[2][1]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][1]~q )))

	.dataa(\dma|chaddr[2][1]~q ),
	.datab(\dma|channel [1]),
	.datac(gnd),
	.datad(\dma|chaddr[0][1]~q ),
	.cin(gnd),
	.combout(\ramd|addr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[1]~2 .lut_mask = 16'hBB88;
defparam \ramd|addr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N6
cycloneive_lcell_comb \dma|Add0~4 (
// Equation(s):
// \dma|Add0~4_combout  = (\ramd|addr[2]~4_combout  & (\dma|Add0~3  $ (GND))) # (!\ramd|addr[2]~4_combout  & (!\dma|Add0~3  & VCC))
// \dma|Add0~5  = CARRY((\ramd|addr[2]~4_combout  & !\dma|Add0~3 ))

	.dataa(gnd),
	.datab(\ramd|addr[2]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~3 ),
	.combout(\dma|Add0~4_combout ),
	.cout(\dma|Add0~5 ));
// synopsys translate_off
defparam \dma|Add0~4 .lut_mask = 16'hC30C;
defparam \dma|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N0
cycloneive_lcell_comb \dma|chaddr[0][2]~4 (
// Equation(s):
// \dma|chaddr[0][2]~4_combout  = (\dma|Equal8~4_combout  & (\dma|chaddr[3][2]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add0~4_combout )))

	.dataa(\dma|chaddr[3][2]~q ),
	.datab(\dma|Equal8~4_combout ),
	.datac(gnd),
	.datad(\dma|Add0~4_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][2]~4 .lut_mask = 16'hBB88;
defparam \dma|chaddr[0][2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N16
cycloneive_lcell_comb \dma|chaddr~27 (
// Equation(s):
// \dma|chaddr~27_combout  = (\dma|chaddr~18_combout  & ((\dma|chaddr[0][2]~4_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [2]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [2]),
	.datad(\dma|chaddr[0][2]~4_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~27_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~27 .lut_mask = 16'hFC30;
defparam \dma|chaddr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N17
dffeas \dma|chaddr[2][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][2] .is_wysiwyg = "true";
defparam \dma|chaddr[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N1
dffeas \dma|chaddr[0][2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][2]~4_combout ),
	.asdata(\CPU|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][2] .is_wysiwyg = "true";
defparam \dma|chaddr[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N28
cycloneive_lcell_comb \ramd|addr[2]~4 (
// Equation(s):
// \ramd|addr[2]~4_combout  = (\dma|channel [1] & (\dma|chaddr[2][2]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][2]~q )))

	.dataa(\dma|chaddr[2][2]~q ),
	.datab(\dma|chaddr[0][2]~q ),
	.datac(gnd),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\ramd|addr[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[2]~4 .lut_mask = 16'hAACC;
defparam \ramd|addr[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N8
cycloneive_lcell_comb \dma|Add0~6 (
// Equation(s):
// \dma|Add0~6_combout  = (\ramd|addr[3]~6_combout  & (!\dma|Add0~5 )) # (!\ramd|addr[3]~6_combout  & ((\dma|Add0~5 ) # (GND)))
// \dma|Add0~7  = CARRY((!\dma|Add0~5 ) # (!\ramd|addr[3]~6_combout ))

	.dataa(\ramd|addr[3]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~5 ),
	.combout(\dma|Add0~6_combout ),
	.cout(\dma|Add0~7 ));
// synopsys translate_off
defparam \dma|Add0~6 .lut_mask = 16'h5A5F;
defparam \dma|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N0
cycloneive_lcell_comb \dma|chaddr[3][3]~feeder (
// Equation(s):
// \dma|chaddr[3][3]~feeder_combout  = \CPU|odata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [3]),
	.cin(gnd),
	.combout(\dma|chaddr[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][3]~feeder .lut_mask = 16'hFF00;
defparam \dma|chaddr[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y10_N1
dffeas \dma|chaddr[3][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][3] .is_wysiwyg = "true";
defparam \dma|chaddr[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N10
cycloneive_lcell_comb \dma|chaddr[0][3]~6 (
// Equation(s):
// \dma|chaddr[0][3]~6_combout  = (\dma|Equal8~4_combout  & ((\dma|chaddr[3][3]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add0~6_combout ))

	.dataa(\dma|Add0~6_combout ),
	.datab(\dma|Equal8~4_combout ),
	.datac(gnd),
	.datad(\dma|chaddr[3][3]~q ),
	.cin(gnd),
	.combout(\dma|chaddr[0][3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][3]~6 .lut_mask = 16'hEE22;
defparam \dma|chaddr[0][3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N22
cycloneive_lcell_comb \dma|chaddr~29 (
// Equation(s):
// \dma|chaddr~29_combout  = (\dma|chaddr~18_combout  & ((\dma|chaddr[0][3]~6_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [3]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [3]),
	.datad(\dma|chaddr[0][3]~6_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~29_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~29 .lut_mask = 16'hFC30;
defparam \dma|chaddr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N23
dffeas \dma|chaddr[2][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][3] .is_wysiwyg = "true";
defparam \dma|chaddr[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N11
dffeas \dma|chaddr[0][3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][3]~6_combout ),
	.asdata(\CPU|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][3] .is_wysiwyg = "true";
defparam \dma|chaddr[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N8
cycloneive_lcell_comb \ramd|addr[3]~6 (
// Equation(s):
// \ramd|addr[3]~6_combout  = (\dma|channel [1] & (\dma|chaddr[2][3]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][3]~q )))

	.dataa(\dma|chaddr[2][3]~q ),
	.datab(\dma|chaddr[0][3]~q ),
	.datac(gnd),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\ramd|addr[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[3]~6 .lut_mask = 16'hAACC;
defparam \ramd|addr[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N10
cycloneive_lcell_comb \dma|Add0~8 (
// Equation(s):
// \dma|Add0~8_combout  = (\ramd|addr[4]~8_combout  & (\dma|Add0~7  $ (GND))) # (!\ramd|addr[4]~8_combout  & (!\dma|Add0~7  & VCC))
// \dma|Add0~9  = CARRY((\ramd|addr[4]~8_combout  & !\dma|Add0~7 ))

	.dataa(\ramd|addr[4]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~7 ),
	.combout(\dma|Add0~8_combout ),
	.cout(\dma|Add0~9 ));
// synopsys translate_off
defparam \dma|Add0~8 .lut_mask = 16'hA50A;
defparam \dma|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N22
cycloneive_lcell_comb \dma|chaddr[3][4]~feeder (
// Equation(s):
// \dma|chaddr[3][4]~feeder_combout  = \CPU|odata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [4]),
	.cin(gnd),
	.combout(\dma|chaddr[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][4]~feeder .lut_mask = 16'hFF00;
defparam \dma|chaddr[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N23
dffeas \dma|chaddr[3][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][4] .is_wysiwyg = "true";
defparam \dma|chaddr[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N24
cycloneive_lcell_comb \dma|chaddr[0][4]~8 (
// Equation(s):
// \dma|chaddr[0][4]~8_combout  = (\dma|Equal8~4_combout  & ((\dma|chaddr[3][4]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add0~8_combout ))

	.dataa(\dma|Add0~8_combout ),
	.datab(\dma|Equal8~4_combout ),
	.datac(gnd),
	.datad(\dma|chaddr[3][4]~q ),
	.cin(gnd),
	.combout(\dma|chaddr[0][4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][4]~8 .lut_mask = 16'hEE22;
defparam \dma|chaddr[0][4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N25
dffeas \dma|chaddr[0][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][4]~8_combout ),
	.asdata(\CPU|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][4] .is_wysiwyg = "true";
defparam \dma|chaddr[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N4
cycloneive_lcell_comb \dma|chaddr~31 (
// Equation(s):
// \dma|chaddr~31_combout  = (\dma|chaddr~18_combout  & ((\dma|chaddr[0][4]~8_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [4]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [4]),
	.datad(\dma|chaddr[0][4]~8_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~31_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~31 .lut_mask = 16'hFC30;
defparam \dma|chaddr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N5
dffeas \dma|chaddr[2][4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][4] .is_wysiwyg = "true";
defparam \dma|chaddr[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N12
cycloneive_lcell_comb \ramd|addr[4]~8 (
// Equation(s):
// \ramd|addr[4]~8_combout  = (\dma|channel [1] & ((\dma|chaddr[2][4]~q ))) # (!\dma|channel [1] & (\dma|chaddr[0][4]~q ))

	.dataa(\dma|chaddr[0][4]~q ),
	.datab(\dma|chaddr[2][4]~q ),
	.datac(gnd),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\ramd|addr[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[4]~8 .lut_mask = 16'hCCAA;
defparam \ramd|addr[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N12
cycloneive_lcell_comb \dma|Add0~10 (
// Equation(s):
// \dma|Add0~10_combout  = (\ramd|addr[5]~10_combout  & (!\dma|Add0~9 )) # (!\ramd|addr[5]~10_combout  & ((\dma|Add0~9 ) # (GND)))
// \dma|Add0~11  = CARRY((!\dma|Add0~9 ) # (!\ramd|addr[5]~10_combout ))

	.dataa(gnd),
	.datab(\ramd|addr[5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~9 ),
	.combout(\dma|Add0~10_combout ),
	.cout(\dma|Add0~11 ));
// synopsys translate_off
defparam \dma|Add0~10 .lut_mask = 16'h3C3F;
defparam \dma|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y10_N30
cycloneive_lcell_comb \dma|chaddr[3][5]~feeder (
// Equation(s):
// \dma|chaddr[3][5]~feeder_combout  = \CPU|odata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [5]),
	.cin(gnd),
	.combout(\dma|chaddr[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][5]~feeder .lut_mask = 16'hFF00;
defparam \dma|chaddr[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y10_N31
dffeas \dma|chaddr[3][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][5] .is_wysiwyg = "true";
defparam \dma|chaddr[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N14
cycloneive_lcell_comb \dma|chaddr[0][5]~10 (
// Equation(s):
// \dma|chaddr[0][5]~10_combout  = (\dma|Equal8~4_combout  & ((\dma|chaddr[3][5]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add0~10_combout ))

	.dataa(\dma|Add0~10_combout ),
	.datab(\dma|chaddr[3][5]~q ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][5]~10 .lut_mask = 16'hCCAA;
defparam \dma|chaddr[0][5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N18
cycloneive_lcell_comb \dma|chaddr~33 (
// Equation(s):
// \dma|chaddr~33_combout  = (\dma|chaddr~18_combout  & ((\dma|chaddr[0][5]~10_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [5]))

	.dataa(gnd),
	.datab(\CPU|odata [5]),
	.datac(\dma|chaddr[0][5]~10_combout ),
	.datad(\dma|chaddr~18_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~33_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~33 .lut_mask = 16'hF0CC;
defparam \dma|chaddr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N19
dffeas \dma|chaddr[2][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][5] .is_wysiwyg = "true";
defparam \dma|chaddr[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N15
dffeas \dma|chaddr[0][5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][5]~10_combout ),
	.asdata(\CPU|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][5] .is_wysiwyg = "true";
defparam \dma|chaddr[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N12
cycloneive_lcell_comb \ramd|addr[5]~10 (
// Equation(s):
// \ramd|addr[5]~10_combout  = (\dma|channel [1] & (\dma|chaddr[2][5]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][5]~q )))

	.dataa(\dma|channel [1]),
	.datab(\dma|chaddr[2][5]~q ),
	.datac(gnd),
	.datad(\dma|chaddr[0][5]~q ),
	.cin(gnd),
	.combout(\ramd|addr[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[5]~10 .lut_mask = 16'hDD88;
defparam \ramd|addr[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N14
cycloneive_lcell_comb \dma|Add0~12 (
// Equation(s):
// \dma|Add0~12_combout  = (\ramd|addr[6]~12_combout  & (\dma|Add0~11  $ (GND))) # (!\ramd|addr[6]~12_combout  & (!\dma|Add0~11  & VCC))
// \dma|Add0~13  = CARRY((\ramd|addr[6]~12_combout  & !\dma|Add0~11 ))

	.dataa(\ramd|addr[6]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~11 ),
	.combout(\dma|Add0~12_combout ),
	.cout(\dma|Add0~13 ));
// synopsys translate_off
defparam \dma|Add0~12 .lut_mask = 16'hA50A;
defparam \dma|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N8
cycloneive_lcell_comb \dma|chaddr[3][6]~feeder (
// Equation(s):
// \dma|chaddr[3][6]~feeder_combout  = \CPU|odata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [6]),
	.cin(gnd),
	.combout(\dma|chaddr[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][6]~feeder .lut_mask = 16'hFF00;
defparam \dma|chaddr[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N9
dffeas \dma|chaddr[3][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][6] .is_wysiwyg = "true";
defparam \dma|chaddr[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N12
cycloneive_lcell_comb \dma|chaddr[0][6]~12 (
// Equation(s):
// \dma|chaddr[0][6]~12_combout  = (\dma|Equal8~4_combout  & ((\dma|chaddr[3][6]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add0~12_combout ))

	.dataa(\dma|Add0~12_combout ),
	.datab(\dma|chaddr[3][6]~q ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][6]~12 .lut_mask = 16'hCCAA;
defparam \dma|chaddr[0][6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N28
cycloneive_lcell_comb \dma|chaddr~35 (
// Equation(s):
// \dma|chaddr~35_combout  = (\dma|chaddr~18_combout  & ((\dma|chaddr[0][6]~12_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [6]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [6]),
	.datad(\dma|chaddr[0][6]~12_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~35_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~35 .lut_mask = 16'hFC30;
defparam \dma|chaddr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N29
dffeas \dma|chaddr[2][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][6] .is_wysiwyg = "true";
defparam \dma|chaddr[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N13
dffeas \dma|chaddr[0][6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][6]~12_combout ),
	.asdata(\CPU|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][6] .is_wysiwyg = "true";
defparam \dma|chaddr[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N20
cycloneive_lcell_comb \ramd|addr[6]~12 (
// Equation(s):
// \ramd|addr[6]~12_combout  = (\dma|channel [1] & (\dma|chaddr[2][6]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][6]~q )))

	.dataa(\dma|channel [1]),
	.datab(\dma|chaddr[2][6]~q ),
	.datac(gnd),
	.datad(\dma|chaddr[0][6]~q ),
	.cin(gnd),
	.combout(\ramd|addr[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[6]~12 .lut_mask = 16'hDD88;
defparam \ramd|addr[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N16
cycloneive_lcell_comb \dma|Add0~14 (
// Equation(s):
// \dma|Add0~14_combout  = (\ramd|addr[7]~14_combout  & (!\dma|Add0~13 )) # (!\ramd|addr[7]~14_combout  & ((\dma|Add0~13 ) # (GND)))
// \dma|Add0~15  = CARRY((!\dma|Add0~13 ) # (!\ramd|addr[7]~14_combout ))

	.dataa(\ramd|addr[7]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~13 ),
	.combout(\dma|Add0~14_combout ),
	.cout(\dma|Add0~15 ));
// synopsys translate_off
defparam \dma|Add0~14 .lut_mask = 16'h5A5F;
defparam \dma|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N26
cycloneive_lcell_comb \dma|chaddr[3][7]~feeder (
// Equation(s):
// \dma|chaddr[3][7]~feeder_combout  = \CPU|odata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [7]),
	.cin(gnd),
	.combout(\dma|chaddr[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][7]~feeder .lut_mask = 16'hFF00;
defparam \dma|chaddr[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N27
dffeas \dma|chaddr[3][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][0]~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][7] .is_wysiwyg = "true";
defparam \dma|chaddr[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N2
cycloneive_lcell_comb \dma|chaddr[0][7]~14 (
// Equation(s):
// \dma|chaddr[0][7]~14_combout  = (\dma|Equal8~4_combout  & ((\dma|chaddr[3][7]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add0~14_combout ))

	.dataa(\dma|Add0~14_combout ),
	.datab(\dma|Equal8~4_combout ),
	.datac(gnd),
	.datad(\dma|chaddr[3][7]~q ),
	.cin(gnd),
	.combout(\dma|chaddr[0][7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][7]~14 .lut_mask = 16'hEE22;
defparam \dma|chaddr[0][7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y9_N30
cycloneive_lcell_comb \dma|chaddr~37 (
// Equation(s):
// \dma|chaddr~37_combout  = (\dma|chaddr~18_combout  & ((\dma|chaddr[0][7]~14_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [7]))

	.dataa(gnd),
	.datab(\dma|chaddr~18_combout ),
	.datac(\CPU|odata [7]),
	.datad(\dma|chaddr[0][7]~14_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~37_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~37 .lut_mask = 16'hFC30;
defparam \dma|chaddr~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y9_N31
dffeas \dma|chaddr[2][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][7] .is_wysiwyg = "true";
defparam \dma|chaddr[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N3
dffeas \dma|chaddr[0][7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][7]~14_combout ),
	.asdata(\CPU|odata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][7] .is_wysiwyg = "true";
defparam \dma|chaddr[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N24
cycloneive_lcell_comb \ramd|addr[7]~14 (
// Equation(s):
// \ramd|addr[7]~14_combout  = (\dma|channel [1] & (\dma|chaddr[2][7]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][7]~q )))

	.dataa(\dma|channel [1]),
	.datab(\dma|chaddr[2][7]~q ),
	.datac(gnd),
	.datad(\dma|chaddr[0][7]~q ),
	.cin(gnd),
	.combout(\ramd|addr[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[7]~14 .lut_mask = 16'hDD88;
defparam \ramd|addr[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N18
cycloneive_lcell_comb \dma|Add0~16 (
// Equation(s):
// \dma|Add0~16_combout  = (\ramd|addr[8]~1_combout  & (\dma|Add0~15  $ (GND))) # (!\ramd|addr[8]~1_combout  & (!\dma|Add0~15  & VCC))
// \dma|Add0~17  = CARRY((\ramd|addr[8]~1_combout  & !\dma|Add0~15 ))

	.dataa(gnd),
	.datab(\ramd|addr[8]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~15 ),
	.combout(\dma|Add0~16_combout ),
	.cout(\dma|Add0~17 ));
// synopsys translate_off
defparam \dma|Add0~16 .lut_mask = 16'hC30C;
defparam \dma|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N26
cycloneive_lcell_comb \dma|chaddr[3][8]~41 (
// Equation(s):
// \dma|chaddr[3][8]~41_combout  = (!\CPU|addr [0] & (\dma|ff~q  & \dma|chaddr[3][8]~39_combout ))

	.dataa(\CPU|addr [0]),
	.datab(\dma|ff~q ),
	.datac(gnd),
	.datad(\dma|chaddr[3][8]~39_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[3][8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][8]~41 .lut_mask = 16'h4400;
defparam \dma|chaddr[3][8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N9
dffeas \dma|chaddr[3][8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dma|chaddr[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][8] .is_wysiwyg = "true";
defparam \dma|chaddr[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N4
cycloneive_lcell_comb \dma|chaddr[0][8]~1 (
// Equation(s):
// \dma|chaddr[0][8]~1_combout  = (\dma|Equal8~4_combout  & ((\dma|chaddr[3][8]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add0~16_combout ))

	.dataa(\dma|Equal8~4_combout ),
	.datab(\dma|Add0~16_combout ),
	.datac(gnd),
	.datad(\dma|chaddr[3][8]~q ),
	.cin(gnd),
	.combout(\dma|chaddr[0][8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][8]~1 .lut_mask = 16'hEE44;
defparam \dma|chaddr[0][8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N18
cycloneive_lcell_comb \dma|chaddr~23 (
// Equation(s):
// \dma|chaddr~23_combout  = (\dma|chaddr~18_combout  & (\dma|chaddr[0][8]~1_combout )) # (!\dma|chaddr~18_combout  & ((\CPU|odata [0])))

	.dataa(gnd),
	.datab(\dma|chaddr[0][8]~1_combout ),
	.datac(\CPU|odata [0]),
	.datad(\dma|chaddr~18_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~23_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~23 .lut_mask = 16'hCCF0;
defparam \dma|chaddr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N20
cycloneive_lcell_comb \dma|chaddr[2][8]~24 (
// Equation(s):
// \dma|chaddr[2][8]~24_combout  = (\reset_n~q  & ((\dma|chaddr~18_combout ) # ((\dma|chaddr[0][8]~21_combout  & \dma|Equal5~0_combout ))))

	.dataa(\dma|chaddr~18_combout ),
	.datab(\dma|chaddr[0][8]~21_combout ),
	.datac(\reset_n~q ),
	.datad(\dma|Equal5~0_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[2][8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[2][8]~24 .lut_mask = 16'hE0A0;
defparam \dma|chaddr[2][8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N19
dffeas \dma|chaddr[2][8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][8] .is_wysiwyg = "true";
defparam \dma|chaddr[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y12_N14
cycloneive_lcell_comb \dma|chaddr[0][8]~22 (
// Equation(s):
// \dma|chaddr[0][8]~22_combout  = (\reset_n~q  & (((\dma|chaddr[0][8]~21_combout  & \dma|Equal0~0_combout )) # (!\dma|chaddr~15_combout )))

	.dataa(\reset_n~q ),
	.datab(\dma|chaddr~15_combout ),
	.datac(\dma|chaddr[0][8]~21_combout ),
	.datad(\dma|Equal0~0_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][8]~22 .lut_mask = 16'hA222;
defparam \dma|chaddr[0][8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N5
dffeas \dma|chaddr[0][8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][8]~1_combout ),
	.asdata(\CPU|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][8] .is_wysiwyg = "true";
defparam \dma|chaddr[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N6
cycloneive_lcell_comb \ramd|addr[8]~1 (
// Equation(s):
// \ramd|addr[8]~1_combout  = (\dma|channel [1] & (\dma|chaddr[2][8]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][8]~q )))

	.dataa(\dma|chaddr[2][8]~q ),
	.datab(\dma|chaddr[0][8]~q ),
	.datac(gnd),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\ramd|addr[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[8]~1 .lut_mask = 16'hAACC;
defparam \ramd|addr[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N7
dffeas \ramd|addr[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[8]~1_combout ),
	.asdata(\CPU|addr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[8] .is_wysiwyg = "true";
defparam \ramd|addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N4
cycloneive_lcell_comb \ramd|Selector8~0 (
// Equation(s):
// \ramd|Selector8~0_combout  = (\ramd|Selector2~0_combout  & ((\ramd|addr [0]) # ((\ramd|Equal2~0_combout  & \ramd|addr [8])))) # (!\ramd|Selector2~0_combout  & (((\ramd|Equal2~0_combout  & \ramd|addr [8]))))

	.dataa(\ramd|Selector2~0_combout ),
	.datab(\ramd|addr [0]),
	.datac(\ramd|Equal2~0_combout ),
	.datad(\ramd|addr [8]),
	.cin(gnd),
	.combout(\ramd|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Selector8~0 .lut_mask = 16'hF888;
defparam \ramd|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N20
cycloneive_lcell_comb \dma|Add0~18 (
// Equation(s):
// \dma|Add0~18_combout  = (\ramd|addr[9]~3_combout  & (!\dma|Add0~17 )) # (!\ramd|addr[9]~3_combout  & ((\dma|Add0~17 ) # (GND)))
// \dma|Add0~19  = CARRY((!\dma|Add0~17 ) # (!\ramd|addr[9]~3_combout ))

	.dataa(gnd),
	.datab(\ramd|addr[9]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~17 ),
	.combout(\dma|Add0~18_combout ),
	.cout(\dma|Add0~19 ));
// synopsys translate_off
defparam \dma|Add0~18 .lut_mask = 16'h3C3F;
defparam \dma|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y11_N19
dffeas \dma|chaddr[3][9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dma|chaddr[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][9] .is_wysiwyg = "true";
defparam \dma|chaddr[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N22
cycloneive_lcell_comb \dma|chaddr[0][9]~3 (
// Equation(s):
// \dma|chaddr[0][9]~3_combout  = (\dma|Equal8~4_combout  & ((\dma|chaddr[3][9]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add0~18_combout ))

	.dataa(\dma|Add0~18_combout ),
	.datab(\dma|chaddr[3][9]~q ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][9]~3 .lut_mask = 16'hCCAA;
defparam \dma|chaddr[0][9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N12
cycloneive_lcell_comb \dma|chaddr~26 (
// Equation(s):
// \dma|chaddr~26_combout  = (\dma|chaddr~18_combout  & (\dma|chaddr[0][9]~3_combout )) # (!\dma|chaddr~18_combout  & ((\CPU|odata [1])))

	.dataa(\dma|chaddr[0][9]~3_combout ),
	.datab(gnd),
	.datac(\CPU|odata [1]),
	.datad(\dma|chaddr~18_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~26_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~26 .lut_mask = 16'hAAF0;
defparam \dma|chaddr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N13
dffeas \dma|chaddr[2][9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][9] .is_wysiwyg = "true";
defparam \dma|chaddr[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N23
dffeas \dma|chaddr[0][9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][9]~3_combout ),
	.asdata(\CPU|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][9] .is_wysiwyg = "true";
defparam \dma|chaddr[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N22
cycloneive_lcell_comb \ramd|addr[9]~3 (
// Equation(s):
// \ramd|addr[9]~3_combout  = (\dma|channel [1] & (\dma|chaddr[2][9]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][9]~q )))

	.dataa(\dma|chaddr[2][9]~q ),
	.datab(\dma|chaddr[0][9]~q ),
	.datac(gnd),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\ramd|addr[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[9]~3 .lut_mask = 16'hAACC;
defparam \ramd|addr[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N23
dffeas \ramd|addr[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[9]~3_combout ),
	.asdata(\CPU|addr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[9] .is_wysiwyg = "true";
defparam \ramd|addr[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N21
dffeas \ramd|addr[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[1]~2_combout ),
	.asdata(\CPU|addr [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[1] .is_wysiwyg = "true";
defparam \ramd|addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N26
cycloneive_lcell_comb \ramd|Selector7~0 (
// Equation(s):
// \ramd|Selector7~0_combout  = (\ramd|addr [9] & ((\ramd|Equal2~0_combout ) # ((\ramd|addr [1] & \ramd|Selector2~0_combout )))) # (!\ramd|addr [9] & (\ramd|addr [1] & ((\ramd|Selector2~0_combout ))))

	.dataa(\ramd|addr [9]),
	.datab(\ramd|addr [1]),
	.datac(\ramd|Equal2~0_combout ),
	.datad(\ramd|Selector2~0_combout ),
	.cin(gnd),
	.combout(\ramd|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Selector7~0 .lut_mask = 16'hECA0;
defparam \ramd|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N22
cycloneive_lcell_comb \dma|Add0~20 (
// Equation(s):
// \dma|Add0~20_combout  = (\ramd|addr[10]~5_combout  & (\dma|Add0~19  $ (GND))) # (!\ramd|addr[10]~5_combout  & (!\dma|Add0~19  & VCC))
// \dma|Add0~21  = CARRY((\ramd|addr[10]~5_combout  & !\dma|Add0~19 ))

	.dataa(gnd),
	.datab(\ramd|addr[10]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~19 ),
	.combout(\dma|Add0~20_combout ),
	.cout(\dma|Add0~21 ));
// synopsys translate_off
defparam \dma|Add0~20 .lut_mask = 16'hC30C;
defparam \dma|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N12
cycloneive_lcell_comb \dma|chaddr[3][10]~feeder (
// Equation(s):
// \dma|chaddr[3][10]~feeder_combout  = \CPU|odata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [2]),
	.cin(gnd),
	.combout(\dma|chaddr[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][10]~feeder .lut_mask = 16'hFF00;
defparam \dma|chaddr[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N13
dffeas \dma|chaddr[3][10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][10] .is_wysiwyg = "true";
defparam \dma|chaddr[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N28
cycloneive_lcell_comb \dma|chaddr[0][10]~5 (
// Equation(s):
// \dma|chaddr[0][10]~5_combout  = (\dma|Equal8~4_combout  & ((\dma|chaddr[3][10]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add0~20_combout ))

	.dataa(\dma|Add0~20_combout ),
	.datab(\dma|chaddr[3][10]~q ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][10]~5 .lut_mask = 16'hCCAA;
defparam \dma|chaddr[0][10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N14
cycloneive_lcell_comb \dma|chaddr~28 (
// Equation(s):
// \dma|chaddr~28_combout  = (\dma|chaddr~18_combout  & (\dma|chaddr[0][10]~5_combout )) # (!\dma|chaddr~18_combout  & ((\CPU|odata [2])))

	.dataa(gnd),
	.datab(\dma|chaddr[0][10]~5_combout ),
	.datac(\CPU|odata [2]),
	.datad(\dma|chaddr~18_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~28_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~28 .lut_mask = 16'hCCF0;
defparam \dma|chaddr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N15
dffeas \dma|chaddr[2][10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][10] .is_wysiwyg = "true";
defparam \dma|chaddr[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N29
dffeas \dma|chaddr[0][10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][10]~5_combout ),
	.asdata(\CPU|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][10] .is_wysiwyg = "true";
defparam \dma|chaddr[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N30
cycloneive_lcell_comb \ramd|addr[10]~5 (
// Equation(s):
// \ramd|addr[10]~5_combout  = (\dma|channel [1] & (\dma|chaddr[2][10]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][10]~q )))

	.dataa(\dma|chaddr[2][10]~q ),
	.datab(\dma|chaddr[0][10]~q ),
	.datac(gnd),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\ramd|addr[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[10]~5 .lut_mask = 16'hAACC;
defparam \ramd|addr[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N31
dffeas \ramd|addr[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[10]~5_combout ),
	.asdata(\CPU|addr [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[10] .is_wysiwyg = "true";
defparam \ramd|addr[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N29
dffeas \ramd|addr[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[2]~4_combout ),
	.asdata(\CPU|addr [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[2] .is_wysiwyg = "true";
defparam \ramd|addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N0
cycloneive_lcell_comb \ramd|Selector6~0 (
// Equation(s):
// \ramd|Selector6~0_combout  = (\ramd|addr [10] & ((\ramd|Equal2~0_combout ) # ((\ramd|addr [2] & \ramd|Selector2~0_combout )))) # (!\ramd|addr [10] & (\ramd|addr [2] & ((\ramd|Selector2~0_combout ))))

	.dataa(\ramd|addr [10]),
	.datab(\ramd|addr [2]),
	.datac(\ramd|Equal2~0_combout ),
	.datad(\ramd|Selector2~0_combout ),
	.cin(gnd),
	.combout(\ramd|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Selector6~0 .lut_mask = 16'hECA0;
defparam \ramd|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N9
dffeas \ramd|addr[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[3]~6_combout ),
	.asdata(\CPU|addr [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[3] .is_wysiwyg = "true";
defparam \ramd|addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N24
cycloneive_lcell_comb \dma|Add0~22 (
// Equation(s):
// \dma|Add0~22_combout  = (\ramd|addr[11]~7_combout  & (!\dma|Add0~21 )) # (!\ramd|addr[11]~7_combout  & ((\dma|Add0~21 ) # (GND)))
// \dma|Add0~23  = CARRY((!\dma|Add0~21 ) # (!\ramd|addr[11]~7_combout ))

	.dataa(\ramd|addr[11]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~21 ),
	.combout(\dma|Add0~22_combout ),
	.cout(\dma|Add0~23 ));
// synopsys translate_off
defparam \dma|Add0~22 .lut_mask = 16'h5A5F;
defparam \dma|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N10
cycloneive_lcell_comb \dma|chaddr[3][11]~feeder (
// Equation(s):
// \dma|chaddr[3][11]~feeder_combout  = \CPU|odata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [3]),
	.cin(gnd),
	.combout(\dma|chaddr[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][11]~feeder .lut_mask = 16'hFF00;
defparam \dma|chaddr[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N11
dffeas \dma|chaddr[3][11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][11] .is_wysiwyg = "true";
defparam \dma|chaddr[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N6
cycloneive_lcell_comb \dma|chaddr[0][11]~7 (
// Equation(s):
// \dma|chaddr[0][11]~7_combout  = (\dma|Equal8~4_combout  & ((\dma|chaddr[3][11]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add0~22_combout ))

	.dataa(\dma|Add0~22_combout ),
	.datab(\dma|chaddr[3][11]~q ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][11]~7 .lut_mask = 16'hCCAA;
defparam \dma|chaddr[0][11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N7
dffeas \dma|chaddr[0][11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][11]~7_combout ),
	.asdata(\CPU|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][11] .is_wysiwyg = "true";
defparam \dma|chaddr[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N24
cycloneive_lcell_comb \dma|chaddr~30 (
// Equation(s):
// \dma|chaddr~30_combout  = (\dma|chaddr~18_combout  & (\dma|chaddr[0][11]~7_combout )) # (!\dma|chaddr~18_combout  & ((\CPU|odata [3])))

	.dataa(\dma|chaddr[0][11]~7_combout ),
	.datab(gnd),
	.datac(\CPU|odata [3]),
	.datad(\dma|chaddr~18_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~30_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~30 .lut_mask = 16'hAAF0;
defparam \dma|chaddr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N25
dffeas \dma|chaddr[2][11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][11] .is_wysiwyg = "true";
defparam \dma|chaddr[2][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N10
cycloneive_lcell_comb \ramd|addr[11]~7 (
// Equation(s):
// \ramd|addr[11]~7_combout  = (\dma|channel [1] & ((\dma|chaddr[2][11]~q ))) # (!\dma|channel [1] & (\dma|chaddr[0][11]~q ))

	.dataa(\dma|chaddr[0][11]~q ),
	.datab(\dma|channel [1]),
	.datac(gnd),
	.datad(\dma|chaddr[2][11]~q ),
	.cin(gnd),
	.combout(\ramd|addr[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[11]~7 .lut_mask = 16'hEE22;
defparam \ramd|addr[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N11
dffeas \ramd|addr[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[11]~7_combout ),
	.asdata(\CPU|addr [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[11] .is_wysiwyg = "true";
defparam \ramd|addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N14
cycloneive_lcell_comb \ramd|Selector5~0 (
// Equation(s):
// \ramd|Selector5~0_combout  = (\ramd|Selector2~0_combout  & ((\ramd|addr [3]) # ((\ramd|Equal2~0_combout  & \ramd|addr [11])))) # (!\ramd|Selector2~0_combout  & (((\ramd|Equal2~0_combout  & \ramd|addr [11]))))

	.dataa(\ramd|Selector2~0_combout ),
	.datab(\ramd|addr [3]),
	.datac(\ramd|Equal2~0_combout ),
	.datad(\ramd|addr [11]),
	.cin(gnd),
	.combout(\ramd|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Selector5~0 .lut_mask = 16'hF888;
defparam \ramd|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N28
cycloneive_lcell_comb \dma|chaddr[3][12]~feeder (
// Equation(s):
// \dma|chaddr[3][12]~feeder_combout  = \CPU|odata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [4]),
	.cin(gnd),
	.combout(\dma|chaddr[3][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][12]~feeder .lut_mask = 16'hFF00;
defparam \dma|chaddr[3][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N29
dffeas \dma|chaddr[3][12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][12] .is_wysiwyg = "true";
defparam \dma|chaddr[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N26
cycloneive_lcell_comb \dma|Add0~24 (
// Equation(s):
// \dma|Add0~24_combout  = (\ramd|addr[12]~9_combout  & (\dma|Add0~23  $ (GND))) # (!\ramd|addr[12]~9_combout  & (!\dma|Add0~23  & VCC))
// \dma|Add0~25  = CARRY((\ramd|addr[12]~9_combout  & !\dma|Add0~23 ))

	.dataa(gnd),
	.datab(\ramd|addr[12]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~23 ),
	.combout(\dma|Add0~24_combout ),
	.cout(\dma|Add0~25 ));
// synopsys translate_off
defparam \dma|Add0~24 .lut_mask = 16'hC30C;
defparam \dma|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N20
cycloneive_lcell_comb \dma|chaddr[0][12]~9 (
// Equation(s):
// \dma|chaddr[0][12]~9_combout  = (\dma|Equal8~4_combout  & (\dma|chaddr[3][12]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add0~24_combout )))

	.dataa(\dma|chaddr[3][12]~q ),
	.datab(\dma|Equal8~4_combout ),
	.datac(gnd),
	.datad(\dma|Add0~24_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][12]~9 .lut_mask = 16'hBB88;
defparam \dma|chaddr[0][12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N10
cycloneive_lcell_comb \dma|chaddr~32 (
// Equation(s):
// \dma|chaddr~32_combout  = (\dma|chaddr~18_combout  & (\dma|chaddr[0][12]~9_combout )) # (!\dma|chaddr~18_combout  & ((\CPU|odata [4])))

	.dataa(gnd),
	.datab(\dma|chaddr[0][12]~9_combout ),
	.datac(\CPU|odata [4]),
	.datad(\dma|chaddr~18_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~32_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~32 .lut_mask = 16'hCCF0;
defparam \dma|chaddr~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N11
dffeas \dma|chaddr[2][12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][12] .is_wysiwyg = "true";
defparam \dma|chaddr[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N21
dffeas \dma|chaddr[0][12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][12]~9_combout ),
	.asdata(\CPU|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][12] .is_wysiwyg = "true";
defparam \dma|chaddr[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N18
cycloneive_lcell_comb \ramd|addr[12]~9 (
// Equation(s):
// \ramd|addr[12]~9_combout  = (\dma|channel [1] & (\dma|chaddr[2][12]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][12]~q )))

	.dataa(\dma|chaddr[2][12]~q ),
	.datab(\dma|chaddr[0][12]~q ),
	.datac(gnd),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\ramd|addr[12]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[12]~9 .lut_mask = 16'hAACC;
defparam \ramd|addr[12]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y9_N19
dffeas \ramd|addr[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[12]~9_combout ),
	.asdata(\CPU|addr [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[12] .is_wysiwyg = "true";
defparam \ramd|addr[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y9_N13
dffeas \ramd|addr[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[4]~8_combout ),
	.asdata(\CPU|addr [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[4] .is_wysiwyg = "true";
defparam \ramd|addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y9_N24
cycloneive_lcell_comb \ramd|Selector4~0 (
// Equation(s):
// \ramd|Selector4~0_combout  = (\ramd|Selector2~0_combout  & ((\ramd|addr [4]) # ((\ramd|addr [12] & \ramd|Equal2~0_combout )))) # (!\ramd|Selector2~0_combout  & (\ramd|addr [12] & (\ramd|Equal2~0_combout )))

	.dataa(\ramd|Selector2~0_combout ),
	.datab(\ramd|addr [12]),
	.datac(\ramd|Equal2~0_combout ),
	.datad(\ramd|addr [4]),
	.cin(gnd),
	.combout(\ramd|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Selector4~0 .lut_mask = 16'hEAC0;
defparam \ramd|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N13
dffeas \ramd|addr[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[5]~10_combout ),
	.asdata(\CPU|addr [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[5] .is_wysiwyg = "true";
defparam \ramd|addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N28
cycloneive_lcell_comb \dma|Add0~26 (
// Equation(s):
// \dma|Add0~26_combout  = (\ramd|addr[13]~11_combout  & (!\dma|Add0~25 )) # (!\ramd|addr[13]~11_combout  & ((\dma|Add0~25 ) # (GND)))
// \dma|Add0~27  = CARRY((!\dma|Add0~25 ) # (!\ramd|addr[13]~11_combout ))

	.dataa(\ramd|addr[13]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\dma|Add0~25 ),
	.combout(\dma|Add0~26_combout ),
	.cout(\dma|Add0~27 ));
// synopsys translate_off
defparam \dma|Add0~26 .lut_mask = 16'h5A5F;
defparam \dma|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y11_N2
cycloneive_lcell_comb \dma|chaddr[3][13]~feeder (
// Equation(s):
// \dma|chaddr[3][13]~feeder_combout  = \CPU|odata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [5]),
	.cin(gnd),
	.combout(\dma|chaddr[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[3][13]~feeder .lut_mask = 16'hFF00;
defparam \dma|chaddr[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N3
dffeas \dma|chaddr[3][13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][13] .is_wysiwyg = "true";
defparam \dma|chaddr[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N26
cycloneive_lcell_comb \dma|chaddr[0][13]~11 (
// Equation(s):
// \dma|chaddr[0][13]~11_combout  = (\dma|Equal8~4_combout  & ((\dma|chaddr[3][13]~q ))) # (!\dma|Equal8~4_combout  & (\dma|Add0~26_combout ))

	.dataa(\dma|Add0~26_combout ),
	.datab(\dma|chaddr[3][13]~q ),
	.datac(gnd),
	.datad(\dma|Equal8~4_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][13]~11 .lut_mask = 16'hCCAA;
defparam \dma|chaddr[0][13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N16
cycloneive_lcell_comb \dma|chaddr~34 (
// Equation(s):
// \dma|chaddr~34_combout  = (\dma|chaddr~18_combout  & ((\dma|chaddr[0][13]~11_combout ))) # (!\dma|chaddr~18_combout  & (\CPU|odata [5]))

	.dataa(\CPU|odata [5]),
	.datab(gnd),
	.datac(\dma|chaddr[0][13]~11_combout ),
	.datad(\dma|chaddr~18_combout ),
	.cin(gnd),
	.combout(\dma|chaddr~34_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~34 .lut_mask = 16'hF0AA;
defparam \dma|chaddr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N17
dffeas \dma|chaddr[2][13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][13] .is_wysiwyg = "true";
defparam \dma|chaddr[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N27
dffeas \dma|chaddr[0][13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][13]~11_combout ),
	.asdata(\CPU|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][13] .is_wysiwyg = "true";
defparam \dma|chaddr[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N18
cycloneive_lcell_comb \ramd|addr[13]~11 (
// Equation(s):
// \ramd|addr[13]~11_combout  = (\dma|channel [1] & (\dma|chaddr[2][13]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][13]~q )))

	.dataa(\dma|chaddr[2][13]~q ),
	.datab(\dma|chaddr[0][13]~q ),
	.datac(gnd),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\ramd|addr[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[13]~11 .lut_mask = 16'hAACC;
defparam \ramd|addr[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N19
dffeas \ramd|addr[13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[13]~11_combout ),
	.asdata(\CPU|addr [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[13] .is_wysiwyg = "true";
defparam \ramd|addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N14
cycloneive_lcell_comb \ramd|Selector3~0 (
// Equation(s):
// \ramd|Selector3~0_combout  = (\ramd|addr [5] & (((\ramd|addr [13]) # (!\ramd|Equal2~0_combout )))) # (!\ramd|addr [5] & (!\ramd|Selector2~0_combout  & ((\ramd|addr [13]) # (!\ramd|Equal2~0_combout ))))

	.dataa(\ramd|addr [5]),
	.datab(\ramd|Selector2~0_combout ),
	.datac(\ramd|Equal2~0_combout ),
	.datad(\ramd|addr [13]),
	.cin(gnd),
	.combout(\ramd|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Selector3~0 .lut_mask = 16'hBB0B;
defparam \ramd|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y11_N21
dffeas \dma|chaddr[3][14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dma|chaddr[3][8]~41_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[3][14] .is_wysiwyg = "true";
defparam \dma|chaddr[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y9_N30
cycloneive_lcell_comb \dma|Add0~28 (
// Equation(s):
// \dma|Add0~28_combout  = \ramd|addr[14]~13_combout  $ (!\dma|Add0~27 )

	.dataa(\ramd|addr[14]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\dma|Add0~27 ),
	.combout(\dma|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \dma|Add0~28 .lut_mask = 16'hA5A5;
defparam \dma|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N8
cycloneive_lcell_comb \dma|chaddr[0][14]~13 (
// Equation(s):
// \dma|chaddr[0][14]~13_combout  = (\dma|Equal8~4_combout  & (\dma|chaddr[3][14]~q )) # (!\dma|Equal8~4_combout  & ((\dma|Add0~28_combout )))

	.dataa(\dma|chaddr[3][14]~q ),
	.datab(\dma|Equal8~4_combout ),
	.datac(gnd),
	.datad(\dma|Add0~28_combout ),
	.cin(gnd),
	.combout(\dma|chaddr[0][14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr[0][14]~13 .lut_mask = 16'hBB88;
defparam \dma|chaddr[0][14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y9_N30
cycloneive_lcell_comb \dma|chaddr~36 (
// Equation(s):
// \dma|chaddr~36_combout  = (\dma|chaddr~18_combout  & (\dma|chaddr[0][14]~13_combout )) # (!\dma|chaddr~18_combout  & ((\CPU|odata [6])))

	.dataa(\dma|chaddr~18_combout ),
	.datab(\dma|chaddr[0][14]~13_combout ),
	.datac(\CPU|odata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\dma|chaddr~36_combout ),
	.cout());
// synopsys translate_off
defparam \dma|chaddr~36 .lut_mask = 16'hD8D8;
defparam \dma|chaddr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y9_N31
dffeas \dma|chaddr[2][14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dma|chaddr[2][8]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[2][14] .is_wysiwyg = "true";
defparam \dma|chaddr[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y9_N9
dffeas \dma|chaddr[0][14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dma|chaddr[0][14]~13_combout ),
	.asdata(\CPU|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|chaddr~15_combout ),
	.ena(\dma|chaddr[0][8]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dma|chaddr[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dma|chaddr[0][14] .is_wysiwyg = "true";
defparam \dma|chaddr[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N10
cycloneive_lcell_comb \ramd|addr[14]~13 (
// Equation(s):
// \ramd|addr[14]~13_combout  = (\dma|channel [1] & (\dma|chaddr[2][14]~q )) # (!\dma|channel [1] & ((\dma|chaddr[0][14]~q )))

	.dataa(\dma|chaddr[2][14]~q ),
	.datab(\dma|chaddr[0][14]~q ),
	.datac(gnd),
	.datad(\dma|channel [1]),
	.cin(gnd),
	.combout(\ramd|addr[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|addr[14]~13 .lut_mask = 16'hAACC;
defparam \ramd|addr[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N11
dffeas \ramd|addr[14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[14]~13_combout ),
	.asdata(\CPU|addr [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[14] .is_wysiwyg = "true";
defparam \ramd|addr[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y9_N21
dffeas \ramd|addr[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[6]~12_combout ),
	.asdata(\CPU|addr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[6] .is_wysiwyg = "true";
defparam \ramd|addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N28
cycloneive_lcell_comb \ramd|Selector2~1 (
// Equation(s):
// \ramd|Selector2~1_combout  = (\ramd|addr [14] & ((\ramd|Equal2~0_combout ) # ((\ramd|Selector2~0_combout  & \ramd|addr [6])))) # (!\ramd|addr [14] & (\ramd|Selector2~0_combout  & ((\ramd|addr [6]))))

	.dataa(\ramd|addr [14]),
	.datab(\ramd|Selector2~0_combout ),
	.datac(\ramd|Equal2~0_combout ),
	.datad(\ramd|addr [6]),
	.cin(gnd),
	.combout(\ramd|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Selector2~1 .lut_mask = 16'hECA0;
defparam \ramd|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y9_N25
dffeas \ramd|addr[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ramd|addr[7]~14_combout ),
	.asdata(\CPU|addr [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\dma|oiord_n~combout ),
	.ena(\ramd|addr[0]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ramd|addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \ramd|addr[7] .is_wysiwyg = "true";
defparam \ramd|addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y9_N6
cycloneive_lcell_comb \ramd|Selector1~0 (
// Equation(s):
// \ramd|Selector1~0_combout  = (\ramd|Selector2~0_combout  & \ramd|addr [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ramd|Selector2~0_combout ),
	.datad(\ramd|addr [7]),
	.cin(gnd),
	.combout(\ramd|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Selector1~0 .lut_mask = 16'hF000;
defparam \ramd|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N22
cycloneive_lcell_comb \ramd|Equal0~0 (
// Equation(s):
// \ramd|Equal0~0_combout  = (!\ramd|state [2] & (!\ramd|state [1] & !\ramd|state [0]))

	.dataa(\ramd|state [2]),
	.datab(gnd),
	.datac(\ramd|state [1]),
	.datad(\ramd|state [0]),
	.cin(gnd),
	.combout(\ramd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|Equal0~0 .lut_mask = 16'h0005;
defparam \ramd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N0
cycloneive_lcell_comb \ramd|WideOr1~0 (
// Equation(s):
// \ramd|WideOr1~0_combout  = (\ramd|state [3] & ((\ramd|state [2]) # (\ramd|state [0] $ (\ramd|state [1])))) # (!\ramd|state [3] & ((\ramd|state [1]) # (\ramd|state [0] $ (\ramd|state [2]))))

	.dataa(\ramd|state [3]),
	.datab(\ramd|state [0]),
	.datac(\ramd|state [1]),
	.datad(\ramd|state [2]),
	.cin(gnd),
	.combout(\ramd|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|WideOr1~0 .lut_mask = 16'hFB7C;
defparam \ramd|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y16_N18
cycloneive_lcell_comb \ramd|WideOr0~0 (
// Equation(s):
// \ramd|WideOr0~0_combout  = (\ramd|state [2]) # ((\ramd|state [0] & ((!\ramd|state [1]))) # (!\ramd|state [0] & ((\ramd|state [3]) # (\ramd|state [1]))))

	.dataa(\ramd|state [3]),
	.datab(\ramd|state [0]),
	.datac(\ramd|state [1]),
	.datad(\ramd|state [2]),
	.cin(gnd),
	.combout(\ramd|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ramd|WideOr0~0 .lut_mask = 16'hFF3E;
defparam \ramd|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N8
cycloneive_lcell_comb \sdcs~0 (
// Equation(s):
// \sdcs~0_combout  = (\CPU|addr [0] & (((\sdcs~q )))) # (!\CPU|addr [0] & ((\always4~0_combout  & (\CPU|odata [0])) # (!\always4~0_combout  & ((\sdcs~q )))))

	.dataa(\CPU|addr [0]),
	.datab(\CPU|odata [0]),
	.datac(\sdcs~q ),
	.datad(\always4~0_combout ),
	.cin(gnd),
	.combout(\sdcs~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdcs~0 .lut_mask = 16'hE4F0;
defparam \sdcs~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N9
dffeas sdcs(
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdcs~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdcs~q ),
	.prn(vcc));
// synopsys translate_off
defparam sdcs.is_wysiwyg = "true";
defparam sdcs.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y14_N30
cycloneive_lcell_comb \sdcmd~0 (
// Equation(s):
// \sdcmd~0_combout  = (\CPU|addr [0] & ((\always4~0_combout  & (!\CPU|odata [7])) # (!\always4~0_combout  & ((\sdcmd~q ))))) # (!\CPU|addr [0] & (((\sdcmd~q ))))

	.dataa(\CPU|odata [7]),
	.datab(\CPU|addr [0]),
	.datac(\sdcmd~q ),
	.datad(\always4~0_combout ),
	.cin(gnd),
	.combout(\sdcmd~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdcmd~0 .lut_mask = 16'h74F0;
defparam \sdcmd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y14_N31
dffeas sdcmd(
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdcmd~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdcmd~q ),
	.prn(vcc));
// synopsys translate_off
defparam sdcmd.is_wysiwyg = "true";
defparam sdcmd.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \CPU|inte[0]~0 (
// Equation(s):
// \CPU|inte[0]~0_combout  = (\CPU|state.010~q  & (!\Mux2~3_combout  & (\Mux3~15_combout  & \CPU|Decoder2~4_combout )))

	.dataa(\CPU|state.010~q ),
	.datab(\Mux2~3_combout ),
	.datac(\Mux3~15_combout ),
	.datad(\CPU|Decoder2~4_combout ),
	.cin(gnd),
	.combout(\CPU|inte[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inte[0]~0 .lut_mask = 16'h2000;
defparam \CPU|inte[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \CPU|inte[0]~3 (
// Equation(s):
// \CPU|inte[0]~3_combout  = (\CPU|state~15_combout  & ((\CPU|inte[0]~0_combout  & (\Mux4~3_combout )) # (!\CPU|inte[0]~0_combout  & ((\CPU|inte [0]))))) # (!\CPU|state~15_combout  & (((\CPU|inte [0]))))

	.dataa(\Mux4~3_combout ),
	.datab(\CPU|state~15_combout ),
	.datac(\CPU|inte [0]),
	.datad(\CPU|inte[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|inte[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inte[0]~3 .lut_mask = 16'hB8F0;
defparam \CPU|inte[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N25
dffeas \CPU|inte[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|inte[0]~3_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|inte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|inte[0] .is_wysiwyg = "true";
defparam \CPU|inte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \CPU|inte[1]~1 (
// Equation(s):
// \CPU|inte[1]~1_combout  = (\CPU|inte [1] & (((\CPU|state.000~q  & !\CPU|inte[0]~0_combout )) # (!\CPU|state~15_combout )))

	.dataa(\CPU|state.000~q ),
	.datab(\CPU|inte [1]),
	.datac(\CPU|state~15_combout ),
	.datad(\CPU|inte[0]~0_combout ),
	.cin(gnd),
	.combout(\CPU|inte[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inte[1]~1 .lut_mask = 16'h0C8C;
defparam \CPU|inte[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \CPU|inte[1]~2 (
// Equation(s):
// \CPU|inte[1]~2_combout  = (\CPU|inte[1]~1_combout ) # ((!\CPU|state.000~q  & (\CPU|inte [0] & \CPU|state~15_combout )))

	.dataa(\CPU|state.000~q ),
	.datab(\CPU|inte [0]),
	.datac(\CPU|state~15_combout ),
	.datad(\CPU|inte[1]~1_combout ),
	.cin(gnd),
	.combout(\CPU|inte[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CPU|inte[1]~2 .lut_mask = 16'hFF40;
defparam \CPU|inte[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N29
dffeas \CPU|inte[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\CPU|inte[1]~2_combout ),
	.asdata(vcc),
	.clrn(\reset_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU|inte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU|inte[1] .is_wysiwyg = "true";
defparam \CPU|inte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = \ppa1|opc [0] $ (!\CPU|inte [1])

	.dataa(\ppa1|opc [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|inte [1]),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hAA55;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \sound|PWM_accumulator[0]~24 (
// Equation(s):
// \sound|PWM_accumulator[0]~24_combout  = !\sound|PWM_accumulator [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sound|PWM_accumulator [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\sound|PWM_accumulator[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \sound|PWM_accumulator[0]~24 .lut_mask = 16'h0F0F;
defparam \sound|PWM_accumulator[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N17
dffeas \sound|PWM_accumulator[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sound|PWM_accumulator[0]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|PWM_accumulator [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|PWM_accumulator[0] .is_wysiwyg = "true";
defparam \sound|PWM_accumulator[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \sound|PWM_accumulator[1]~8 (
// Equation(s):
// \sound|PWM_accumulator[1]~8_combout  = (\sound|PWM_accumulator [0] & (\sound|PWM_accumulator [1] $ (VCC))) # (!\sound|PWM_accumulator [0] & (\sound|PWM_accumulator [1] & VCC))
// \sound|PWM_accumulator[1]~9  = CARRY((\sound|PWM_accumulator [0] & \sound|PWM_accumulator [1]))

	.dataa(\sound|PWM_accumulator [0]),
	.datab(\sound|PWM_accumulator [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sound|PWM_accumulator[1]~8_combout ),
	.cout(\sound|PWM_accumulator[1]~9 ));
// synopsys translate_off
defparam \sound|PWM_accumulator[1]~8 .lut_mask = 16'h6688;
defparam \sound|PWM_accumulator[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N1
dffeas \sound|PWM_accumulator[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sound|PWM_accumulator[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|PWM_accumulator [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|PWM_accumulator[1] .is_wysiwyg = "true";
defparam \sound|PWM_accumulator[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \sound|PWM_accumulator[2]~10 (
// Equation(s):
// \sound|PWM_accumulator[2]~10_combout  = (\sound|PWM_accumulator [2] & (!\sound|PWM_accumulator[1]~9 )) # (!\sound|PWM_accumulator [2] & ((\sound|PWM_accumulator[1]~9 ) # (GND)))
// \sound|PWM_accumulator[2]~11  = CARRY((!\sound|PWM_accumulator[1]~9 ) # (!\sound|PWM_accumulator [2]))

	.dataa(gnd),
	.datab(\sound|PWM_accumulator [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|PWM_accumulator[1]~9 ),
	.combout(\sound|PWM_accumulator[2]~10_combout ),
	.cout(\sound|PWM_accumulator[2]~11 ));
// synopsys translate_off
defparam \sound|PWM_accumulator[2]~10 .lut_mask = 16'h3C3F;
defparam \sound|PWM_accumulator[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N3
dffeas \sound|PWM_accumulator[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sound|PWM_accumulator[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|PWM_accumulator [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|PWM_accumulator[2] .is_wysiwyg = "true";
defparam \sound|PWM_accumulator[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \sound|PWM_accumulator[3]~12 (
// Equation(s):
// \sound|PWM_accumulator[3]~12_combout  = (\sound|PWM_accumulator [3] & (\sound|PWM_accumulator[2]~11  $ (GND))) # (!\sound|PWM_accumulator [3] & (!\sound|PWM_accumulator[2]~11  & VCC))
// \sound|PWM_accumulator[3]~13  = CARRY((\sound|PWM_accumulator [3] & !\sound|PWM_accumulator[2]~11 ))

	.dataa(gnd),
	.datab(\sound|PWM_accumulator [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|PWM_accumulator[2]~11 ),
	.combout(\sound|PWM_accumulator[3]~12_combout ),
	.cout(\sound|PWM_accumulator[3]~13 ));
// synopsys translate_off
defparam \sound|PWM_accumulator[3]~12 .lut_mask = 16'hC30C;
defparam \sound|PWM_accumulator[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N5
dffeas \sound|PWM_accumulator[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sound|PWM_accumulator[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|PWM_accumulator [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|PWM_accumulator[3] .is_wysiwyg = "true";
defparam \sound|PWM_accumulator[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \sound|PWM_accumulator[4]~14 (
// Equation(s):
// \sound|PWM_accumulator[4]~14_combout  = (\sound|PWM_accumulator [4] & (!\sound|PWM_accumulator[3]~13 )) # (!\sound|PWM_accumulator [4] & ((\sound|PWM_accumulator[3]~13 ) # (GND)))
// \sound|PWM_accumulator[4]~15  = CARRY((!\sound|PWM_accumulator[3]~13 ) # (!\sound|PWM_accumulator [4]))

	.dataa(\sound|PWM_accumulator [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|PWM_accumulator[3]~13 ),
	.combout(\sound|PWM_accumulator[4]~14_combout ),
	.cout(\sound|PWM_accumulator[4]~15 ));
// synopsys translate_off
defparam \sound|PWM_accumulator[4]~14 .lut_mask = 16'h5A5F;
defparam \sound|PWM_accumulator[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N7
dffeas \sound|PWM_accumulator[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sound|PWM_accumulator[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|PWM_accumulator [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|PWM_accumulator[4] .is_wysiwyg = "true";
defparam \sound|PWM_accumulator[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \sound|PWM_accumulator[5]~16 (
// Equation(s):
// \sound|PWM_accumulator[5]~16_combout  = (\sound|PWM_accumulator [5] & (\sound|PWM_accumulator[4]~15  $ (GND))) # (!\sound|PWM_accumulator [5] & (!\sound|PWM_accumulator[4]~15  & VCC))
// \sound|PWM_accumulator[5]~17  = CARRY((\sound|PWM_accumulator [5] & !\sound|PWM_accumulator[4]~15 ))

	.dataa(gnd),
	.datab(\sound|PWM_accumulator [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|PWM_accumulator[4]~15 ),
	.combout(\sound|PWM_accumulator[5]~16_combout ),
	.cout(\sound|PWM_accumulator[5]~17 ));
// synopsys translate_off
defparam \sound|PWM_accumulator[5]~16 .lut_mask = 16'hC30C;
defparam \sound|PWM_accumulator[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N9
dffeas \sound|PWM_accumulator[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sound|PWM_accumulator[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|PWM_accumulator [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|PWM_accumulator[5] .is_wysiwyg = "true";
defparam \sound|PWM_accumulator[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \sound|PWM_accumulator[6]~18 (
// Equation(s):
// \sound|PWM_accumulator[6]~18_combout  = (\sound|PWM_accumulator [6] & (!\sound|PWM_accumulator[5]~17 )) # (!\sound|PWM_accumulator [6] & ((\sound|PWM_accumulator[5]~17 ) # (GND)))
// \sound|PWM_accumulator[6]~19  = CARRY((!\sound|PWM_accumulator[5]~17 ) # (!\sound|PWM_accumulator [6]))

	.dataa(\sound|PWM_accumulator [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|PWM_accumulator[5]~17 ),
	.combout(\sound|PWM_accumulator[6]~18_combout ),
	.cout(\sound|PWM_accumulator[6]~19 ));
// synopsys translate_off
defparam \sound|PWM_accumulator[6]~18 .lut_mask = 16'h5A5F;
defparam \sound|PWM_accumulator[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N11
dffeas \sound|PWM_accumulator[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sound|PWM_accumulator[6]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|PWM_accumulator [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|PWM_accumulator[6] .is_wysiwyg = "true";
defparam \sound|PWM_accumulator[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \sound|PWM_accumulator[7]~20 (
// Equation(s):
// \sound|PWM_accumulator[7]~20_combout  = ((\sound|PWM_accumulator [7] $ (\comb~0_combout  $ (!\sound|PWM_accumulator[6]~19 )))) # (GND)
// \sound|PWM_accumulator[7]~21  = CARRY((\sound|PWM_accumulator [7] & ((\comb~0_combout ) # (!\sound|PWM_accumulator[6]~19 ))) # (!\sound|PWM_accumulator [7] & (\comb~0_combout  & !\sound|PWM_accumulator[6]~19 )))

	.dataa(\sound|PWM_accumulator [7]),
	.datab(\comb~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\sound|PWM_accumulator[6]~19 ),
	.combout(\sound|PWM_accumulator[7]~20_combout ),
	.cout(\sound|PWM_accumulator[7]~21 ));
// synopsys translate_off
defparam \sound|PWM_accumulator[7]~20 .lut_mask = 16'h698E;
defparam \sound|PWM_accumulator[7]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N13
dffeas \sound|PWM_accumulator[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sound|PWM_accumulator[7]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|PWM_accumulator [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|PWM_accumulator[7] .is_wysiwyg = "true";
defparam \sound|PWM_accumulator[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \sound|PWM_accumulator[8]~22 (
// Equation(s):
// \sound|PWM_accumulator[8]~22_combout  = \sound|PWM_accumulator[7]~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sound|PWM_accumulator[7]~21 ),
	.combout(\sound|PWM_accumulator[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \sound|PWM_accumulator[8]~22 .lut_mask = 16'hF0F0;
defparam \sound|PWM_accumulator[8]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y13_N15
dffeas \sound|PWM_accumulator[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sound|PWM_accumulator[8]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sound|PWM_accumulator [8]),
	.prn(vcc));
// synopsys translate_off
defparam \sound|PWM_accumulator[8] .is_wysiwyg = "true";
defparam \sound|PWM_accumulator[8] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N4
cycloneive_lcell_comb \vid|vgasync|Add0~0 (
// Equation(s):
// \vid|vgasync|Add0~0_combout  = \vid|vgasync|CounterX [0] $ (VCC)
// \vid|vgasync|Add0~1  = CARRY(\vid|vgasync|CounterX [0])

	.dataa(\vid|vgasync|CounterX [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|vgasync|Add0~0_combout ),
	.cout(\vid|vgasync|Add0~1 ));
// synopsys translate_off
defparam \vid|vgasync|Add0~0 .lut_mask = 16'h55AA;
defparam \vid|vgasync|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N28
cycloneive_lcell_comb \vid|vgasync|Equal0~1 (
// Equation(s):
// \vid|vgasync|Equal0~1_combout  = (\vid|vgasync|CounterX [5] & (!\vid|vgasync|CounterX [4] & (!\vid|vgasync|CounterX [2] & !\vid|vgasync|CounterX [3])))

	.dataa(\vid|vgasync|CounterX [5]),
	.datab(\vid|vgasync|CounterX [4]),
	.datac(\vid|vgasync|CounterX [2]),
	.datad(\vid|vgasync|CounterX [3]),
	.cin(gnd),
	.combout(\vid|vgasync|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|Equal0~1 .lut_mask = 16'h0002;
defparam \vid|vgasync|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N18
cycloneive_lcell_comb \vid|vgasync|Add0~14 (
// Equation(s):
// \vid|vgasync|Add0~14_combout  = (\vid|vgasync|CounterX [7] & (!\vid|vgasync|Add0~13 )) # (!\vid|vgasync|CounterX [7] & ((\vid|vgasync|Add0~13 ) # (GND)))
// \vid|vgasync|Add0~15  = CARRY((!\vid|vgasync|Add0~13 ) # (!\vid|vgasync|CounterX [7]))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add0~13 ),
	.combout(\vid|vgasync|Add0~14_combout ),
	.cout(\vid|vgasync|Add0~15 ));
// synopsys translate_off
defparam \vid|vgasync|Add0~14 .lut_mask = 16'h3C3F;
defparam \vid|vgasync|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N20
cycloneive_lcell_comb \vid|vgasync|Add0~16 (
// Equation(s):
// \vid|vgasync|Add0~16_combout  = (\vid|vgasync|CounterX [8] & (\vid|vgasync|Add0~15  $ (GND))) # (!\vid|vgasync|CounterX [8] & (!\vid|vgasync|Add0~15  & VCC))
// \vid|vgasync|Add0~17  = CARRY((\vid|vgasync|CounterX [8] & !\vid|vgasync|Add0~15 ))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add0~15 ),
	.combout(\vid|vgasync|Add0~16_combout ),
	.cout(\vid|vgasync|Add0~17 ));
// synopsys translate_off
defparam \vid|vgasync|Add0~16 .lut_mask = 16'hC30C;
defparam \vid|vgasync|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N21
dffeas \vid|vgasync|CounterX[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterX[8] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N22
cycloneive_lcell_comb \vid|vgasync|Add0~18 (
// Equation(s):
// \vid|vgasync|Add0~18_combout  = (\vid|vgasync|CounterX [9] & (!\vid|vgasync|Add0~17 )) # (!\vid|vgasync|CounterX [9] & ((\vid|vgasync|Add0~17 ) # (GND)))
// \vid|vgasync|Add0~19  = CARRY((!\vid|vgasync|Add0~17 ) # (!\vid|vgasync|CounterX [9]))

	.dataa(\vid|vgasync|CounterX [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add0~17 ),
	.combout(\vid|vgasync|Add0~18_combout ),
	.cout(\vid|vgasync|Add0~19 ));
// synopsys translate_off
defparam \vid|vgasync|Add0~18 .lut_mask = 16'h5A5F;
defparam \vid|vgasync|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N23
dffeas \vid|vgasync|CounterX[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterX[9] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N24
cycloneive_lcell_comb \vid|vgasync|Add0~20 (
// Equation(s):
// \vid|vgasync|Add0~20_combout  = \vid|vgasync|Add0~19  $ (!\vid|vgasync|CounterX [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|vgasync|CounterX [10]),
	.cin(\vid|vgasync|Add0~19 ),
	.combout(\vid|vgasync|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|Add0~20 .lut_mask = 16'hF00F;
defparam \vid|vgasync|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N26
cycloneive_lcell_comb \vid|vgasync|Equal0~0 (
// Equation(s):
// \vid|vgasync|Equal0~0_combout  = (!\vid|vgasync|CounterX [1] & (!\vid|vgasync|CounterX [0] & (!\vid|vgasync|CounterX [6] & !\vid|vgasync|CounterX [7])))

	.dataa(\vid|vgasync|CounterX [1]),
	.datab(\vid|vgasync|CounterX [0]),
	.datac(\vid|vgasync|CounterX [6]),
	.datad(\vid|vgasync|CounterX [7]),
	.cin(gnd),
	.combout(\vid|vgasync|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|Equal0~0 .lut_mask = 16'h0001;
defparam \vid|vgasync|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N0
cycloneive_lcell_comb \vid|vgasync|CounterX~0 (
// Equation(s):
// \vid|vgasync|CounterX~0_combout  = (\vid|vgasync|Add0~20_combout  & (((!\vid|vgasync|Equal0~0_combout ) # (!\vid|vgasync|Equal0~2_combout )) # (!\vid|vgasync|Equal0~1_combout )))

	.dataa(\vid|vgasync|Add0~20_combout ),
	.datab(\vid|vgasync|Equal0~1_combout ),
	.datac(\vid|vgasync|Equal0~2_combout ),
	.datad(\vid|vgasync|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vid|vgasync|CounterX~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|CounterX~0 .lut_mask = 16'h2AAA;
defparam \vid|vgasync|CounterX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N1
dffeas \vid|vgasync|CounterX[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|CounterX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterX [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterX[10] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterX[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N20
cycloneive_lcell_comb \vid|vgasync|Equal0~2 (
// Equation(s):
// \vid|vgasync|Equal0~2_combout  = (!\vid|vgasync|CounterX [9] & (!\vid|vgasync|CounterX [8] & \vid|vgasync|CounterX [10]))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterX [9]),
	.datac(\vid|vgasync|CounterX [8]),
	.datad(\vid|vgasync|CounterX [10]),
	.cin(gnd),
	.combout(\vid|vgasync|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|Equal0~2 .lut_mask = 16'h0300;
defparam \vid|vgasync|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N30
cycloneive_lcell_comb \vid|vgasync|CounterX~2 (
// Equation(s):
// \vid|vgasync|CounterX~2_combout  = (\vid|vgasync|Add0~0_combout  & (((!\vid|vgasync|Equal0~0_combout ) # (!\vid|vgasync|Equal0~2_combout )) # (!\vid|vgasync|Equal0~1_combout )))

	.dataa(\vid|vgasync|Add0~0_combout ),
	.datab(\vid|vgasync|Equal0~1_combout ),
	.datac(\vid|vgasync|Equal0~2_combout ),
	.datad(\vid|vgasync|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vid|vgasync|CounterX~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|CounterX~2 .lut_mask = 16'h2AAA;
defparam \vid|vgasync|CounterX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N31
dffeas \vid|vgasync|CounterX[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|CounterX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterX[0] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N6
cycloneive_lcell_comb \vid|vgasync|Add0~2 (
// Equation(s):
// \vid|vgasync|Add0~2_combout  = (\vid|vgasync|CounterX [1] & (!\vid|vgasync|Add0~1 )) # (!\vid|vgasync|CounterX [1] & ((\vid|vgasync|Add0~1 ) # (GND)))
// \vid|vgasync|Add0~3  = CARRY((!\vid|vgasync|Add0~1 ) # (!\vid|vgasync|CounterX [1]))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add0~1 ),
	.combout(\vid|vgasync|Add0~2_combout ),
	.cout(\vid|vgasync|Add0~3 ));
// synopsys translate_off
defparam \vid|vgasync|Add0~2 .lut_mask = 16'h3C3F;
defparam \vid|vgasync|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N7
dffeas \vid|vgasync|CounterX[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterX[1] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N8
cycloneive_lcell_comb \vid|vgasync|Add0~4 (
// Equation(s):
// \vid|vgasync|Add0~4_combout  = (\vid|vgasync|CounterX [2] & (\vid|vgasync|Add0~3  $ (GND))) # (!\vid|vgasync|CounterX [2] & (!\vid|vgasync|Add0~3  & VCC))
// \vid|vgasync|Add0~5  = CARRY((\vid|vgasync|CounterX [2] & !\vid|vgasync|Add0~3 ))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add0~3 ),
	.combout(\vid|vgasync|Add0~4_combout ),
	.cout(\vid|vgasync|Add0~5 ));
// synopsys translate_off
defparam \vid|vgasync|Add0~4 .lut_mask = 16'hC30C;
defparam \vid|vgasync|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N9
dffeas \vid|vgasync|CounterX[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterX[2] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N10
cycloneive_lcell_comb \vid|vgasync|Add0~6 (
// Equation(s):
// \vid|vgasync|Add0~6_combout  = (\vid|vgasync|CounterX [3] & (!\vid|vgasync|Add0~5 )) # (!\vid|vgasync|CounterX [3] & ((\vid|vgasync|Add0~5 ) # (GND)))
// \vid|vgasync|Add0~7  = CARRY((!\vid|vgasync|Add0~5 ) # (!\vid|vgasync|CounterX [3]))

	.dataa(\vid|vgasync|CounterX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add0~5 ),
	.combout(\vid|vgasync|Add0~6_combout ),
	.cout(\vid|vgasync|Add0~7 ));
// synopsys translate_off
defparam \vid|vgasync|Add0~6 .lut_mask = 16'h5A5F;
defparam \vid|vgasync|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N11
dffeas \vid|vgasync|CounterX[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterX[3] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N12
cycloneive_lcell_comb \vid|vgasync|Add0~8 (
// Equation(s):
// \vid|vgasync|Add0~8_combout  = (\vid|vgasync|CounterX [4] & (\vid|vgasync|Add0~7  $ (GND))) # (!\vid|vgasync|CounterX [4] & (!\vid|vgasync|Add0~7  & VCC))
// \vid|vgasync|Add0~9  = CARRY((\vid|vgasync|CounterX [4] & !\vid|vgasync|Add0~7 ))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add0~7 ),
	.combout(\vid|vgasync|Add0~8_combout ),
	.cout(\vid|vgasync|Add0~9 ));
// synopsys translate_off
defparam \vid|vgasync|Add0~8 .lut_mask = 16'hC30C;
defparam \vid|vgasync|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N13
dffeas \vid|vgasync|CounterX[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterX[4] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N14
cycloneive_lcell_comb \vid|vgasync|Add0~10 (
// Equation(s):
// \vid|vgasync|Add0~10_combout  = (\vid|vgasync|CounterX [5] & (!\vid|vgasync|Add0~9 )) # (!\vid|vgasync|CounterX [5] & ((\vid|vgasync|Add0~9 ) # (GND)))
// \vid|vgasync|Add0~11  = CARRY((!\vid|vgasync|Add0~9 ) # (!\vid|vgasync|CounterX [5]))

	.dataa(\vid|vgasync|CounterX [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add0~9 ),
	.combout(\vid|vgasync|Add0~10_combout ),
	.cout(\vid|vgasync|Add0~11 ));
// synopsys translate_off
defparam \vid|vgasync|Add0~10 .lut_mask = 16'h5A5F;
defparam \vid|vgasync|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N26
cycloneive_lcell_comb \vid|vgasync|CounterX~1 (
// Equation(s):
// \vid|vgasync|CounterX~1_combout  = (\vid|vgasync|Add0~10_combout  & (((!\vid|vgasync|Equal0~0_combout ) # (!\vid|vgasync|Equal0~2_combout )) # (!\vid|vgasync|Equal0~1_combout )))

	.dataa(\vid|vgasync|Add0~10_combout ),
	.datab(\vid|vgasync|Equal0~1_combout ),
	.datac(\vid|vgasync|Equal0~2_combout ),
	.datad(\vid|vgasync|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vid|vgasync|CounterX~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|CounterX~1 .lut_mask = 16'h2AAA;
defparam \vid|vgasync|CounterX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y24_N27
dffeas \vid|vgasync|CounterX[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|CounterX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterX[5] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N16
cycloneive_lcell_comb \vid|vgasync|Add0~12 (
// Equation(s):
// \vid|vgasync|Add0~12_combout  = (\vid|vgasync|CounterX [6] & (\vid|vgasync|Add0~11  $ (GND))) # (!\vid|vgasync|CounterX [6] & (!\vid|vgasync|Add0~11  & VCC))
// \vid|vgasync|Add0~13  = CARRY((\vid|vgasync|CounterX [6] & !\vid|vgasync|Add0~11 ))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add0~11 ),
	.combout(\vid|vgasync|Add0~12_combout ),
	.cout(\vid|vgasync|Add0~13 ));
// synopsys translate_off
defparam \vid|vgasync|Add0~12 .lut_mask = 16'hC30C;
defparam \vid|vgasync|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X19_Y24_N17
dffeas \vid|vgasync|CounterX[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterX[6] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N19
dffeas \vid|vgasync|CounterX[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterX[7] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N26
cycloneive_lcell_comb \vid|vgasync|vga_HS~0 (
// Equation(s):
// \vid|vgasync|vga_HS~0_combout  = (\vid|vgasync|CounterX [7]) # ((!\vid|vgasync|CounterX [6] & ((!\vid|vgasync|CounterX [4]) # (!\vid|vgasync|CounterX [5]))))

	.dataa(\vid|vgasync|CounterX [7]),
	.datab(\vid|vgasync|CounterX [5]),
	.datac(\vid|vgasync|CounterX [6]),
	.datad(\vid|vgasync|CounterX [4]),
	.cin(gnd),
	.combout(\vid|vgasync|vga_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|vga_HS~0 .lut_mask = 16'hABAF;
defparam \vid|vgasync|vga_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N24
cycloneive_lcell_comb \vid|vgasync|vga_HS~1 (
// Equation(s):
// \vid|vgasync|vga_HS~1_combout  = (!\vid|vgasync|vga_HS~0_combout  & (\vid|vgasync|CounterX [9] & (\vid|vgasync|CounterX [8] & !\vid|vgasync|CounterX [10])))

	.dataa(\vid|vgasync|vga_HS~0_combout ),
	.datab(\vid|vgasync|CounterX [9]),
	.datac(\vid|vgasync|CounterX [8]),
	.datad(\vid|vgasync|CounterX [10]),
	.cin(gnd),
	.combout(\vid|vgasync|vga_HS~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|vga_HS~1 .lut_mask = 16'h0040;
defparam \vid|vgasync|vga_HS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N25
dffeas \vid|vgasync|vga_HS (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|vga_HS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|vga_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|vga_HS .is_wysiwyg = "true";
defparam \vid|vgasync|vga_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N6
cycloneive_lcell_comb \vid|vgasync|inDisplayArea~1 (
// Equation(s):
// \vid|vgasync|inDisplayArea~1_combout  = (!\vid|vgasync|CounterX [6] & (!\vid|vgasync|CounterX [5] & !\vid|vgasync|CounterX [7]))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterX [6]),
	.datac(\vid|vgasync|CounterX [5]),
	.datad(\vid|vgasync|CounterX [7]),
	.cin(gnd),
	.combout(\vid|vgasync|inDisplayArea~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|inDisplayArea~1 .lut_mask = 16'h0003;
defparam \vid|vgasync|inDisplayArea~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N8
cycloneive_lcell_comb \vid|vgasync|Add1~0 (
// Equation(s):
// \vid|vgasync|Add1~0_combout  = \vid|vgasync|CounterY [0] $ (VCC)
// \vid|vgasync|Add1~1  = CARRY(\vid|vgasync|CounterY [0])

	.dataa(gnd),
	.datab(\vid|vgasync|CounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|vgasync|Add1~0_combout ),
	.cout(\vid|vgasync|Add1~1 ));
// synopsys translate_off
defparam \vid|vgasync|Add1~0 .lut_mask = 16'h33CC;
defparam \vid|vgasync|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N2
cycloneive_lcell_comb \vid|vgasync|Equal0~3 (
// Equation(s):
// \vid|vgasync|Equal0~3_combout  = (\vid|vgasync|Equal0~1_combout  & (\vid|vgasync|Equal0~2_combout  & \vid|vgasync|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\vid|vgasync|Equal0~1_combout ),
	.datac(\vid|vgasync|Equal0~2_combout ),
	.datad(\vid|vgasync|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vid|vgasync|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|Equal0~3 .lut_mask = 16'hC000;
defparam \vid|vgasync|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N9
dffeas \vid|vgasync|CounterY[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|vgasync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterY[0] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N10
cycloneive_lcell_comb \vid|vgasync|Add1~2 (
// Equation(s):
// \vid|vgasync|Add1~2_combout  = (\vid|vgasync|CounterY [1] & (!\vid|vgasync|Add1~1 )) # (!\vid|vgasync|CounterY [1] & ((\vid|vgasync|Add1~1 ) # (GND)))
// \vid|vgasync|Add1~3  = CARRY((!\vid|vgasync|Add1~1 ) # (!\vid|vgasync|CounterY [1]))

	.dataa(\vid|vgasync|CounterY [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add1~1 ),
	.combout(\vid|vgasync|Add1~2_combout ),
	.cout(\vid|vgasync|Add1~3 ));
// synopsys translate_off
defparam \vid|vgasync|Add1~2 .lut_mask = 16'h5A5F;
defparam \vid|vgasync|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N24
cycloneive_lcell_comb \vid|vgasync|Equal1~2 (
// Equation(s):
// \vid|vgasync|Equal1~2_combout  = (\vid|vgasync|CounterY [0] & (\vid|vgasync|CounterY [5] & (!\vid|vgasync|CounterY [1] & !\vid|vgasync|CounterY [3])))

	.dataa(\vid|vgasync|CounterY [0]),
	.datab(\vid|vgasync|CounterY [5]),
	.datac(\vid|vgasync|CounterY [1]),
	.datad(\vid|vgasync|CounterY [3]),
	.cin(gnd),
	.combout(\vid|vgasync|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|Equal1~2 .lut_mask = 16'h0008;
defparam \vid|vgasync|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N22
cycloneive_lcell_comb \vid|vgasync|Add1~14 (
// Equation(s):
// \vid|vgasync|Add1~14_combout  = (\vid|vgasync|CounterY [7] & (!\vid|vgasync|Add1~13 )) # (!\vid|vgasync|CounterY [7] & ((\vid|vgasync|Add1~13 ) # (GND)))
// \vid|vgasync|Add1~15  = CARRY((!\vid|vgasync|Add1~13 ) # (!\vid|vgasync|CounterY [7]))

	.dataa(\vid|vgasync|CounterY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add1~13 ),
	.combout(\vid|vgasync|Add1~14_combout ),
	.cout(\vid|vgasync|Add1~15 ));
// synopsys translate_off
defparam \vid|vgasync|Add1~14 .lut_mask = 16'h5A5F;
defparam \vid|vgasync|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N24
cycloneive_lcell_comb \vid|vgasync|Add1~16 (
// Equation(s):
// \vid|vgasync|Add1~16_combout  = (\vid|vgasync|CounterY [8] & (\vid|vgasync|Add1~15  $ (GND))) # (!\vid|vgasync|CounterY [8] & (!\vid|vgasync|Add1~15  & VCC))
// \vid|vgasync|Add1~17  = CARRY((\vid|vgasync|CounterY [8] & !\vid|vgasync|Add1~15 ))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add1~15 ),
	.combout(\vid|vgasync|Add1~16_combout ),
	.cout(\vid|vgasync|Add1~17 ));
// synopsys translate_off
defparam \vid|vgasync|Add1~16 .lut_mask = 16'hC30C;
defparam \vid|vgasync|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y25_N25
dffeas \vid|vgasync|CounterY[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|vgasync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterY[8] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N12
cycloneive_lcell_comb \vid|vgasync|Equal1~0 (
// Equation(s):
// \vid|vgasync|Equal1~0_combout  = (!\vid|vgasync|CounterY [7] & (!\vid|vgasync|CounterY [2] & (!\vid|vgasync|CounterY [8] & \vid|vgasync|CounterY [4])))

	.dataa(\vid|vgasync|CounterY [7]),
	.datab(\vid|vgasync|CounterY [2]),
	.datac(\vid|vgasync|CounterY [8]),
	.datad(\vid|vgasync|CounterY [4]),
	.cin(gnd),
	.combout(\vid|vgasync|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|Equal1~0 .lut_mask = 16'h0100;
defparam \vid|vgasync|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N26
cycloneive_lcell_comb \vid|vgasync|Add1~18 (
// Equation(s):
// \vid|vgasync|Add1~18_combout  = (\vid|vgasync|CounterY [9] & (!\vid|vgasync|Add1~17 )) # (!\vid|vgasync|CounterY [9] & ((\vid|vgasync|Add1~17 ) # (GND)))
// \vid|vgasync|Add1~19  = CARRY((!\vid|vgasync|Add1~17 ) # (!\vid|vgasync|CounterY [9]))

	.dataa(\vid|vgasync|CounterY [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add1~17 ),
	.combout(\vid|vgasync|Add1~18_combout ),
	.cout(\vid|vgasync|Add1~19 ));
// synopsys translate_off
defparam \vid|vgasync|Add1~18 .lut_mask = 16'h5A5F;
defparam \vid|vgasync|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N30
cycloneive_lcell_comb \vid|vgasync|CounterY~3 (
// Equation(s):
// \vid|vgasync|CounterY~3_combout  = (\vid|vgasync|Add1~18_combout  & ((!\vid|vgasync|Equal1~1_combout ) # (!\vid|vgasync|Equal1~2_combout )))

	.dataa(\vid|vgasync|Add1~18_combout ),
	.datab(\vid|vgasync|Equal1~2_combout ),
	.datac(\vid|vgasync|Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vid|vgasync|CounterY~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|CounterY~3 .lut_mask = 16'h2A2A;
defparam \vid|vgasync|CounterY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N31
dffeas \vid|vgasync|CounterY[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|CounterY~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|vgasync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterY[9] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N28
cycloneive_lcell_comb \vid|vgasync|Add1~20 (
// Equation(s):
// \vid|vgasync|Add1~20_combout  = \vid|vgasync|CounterY [10] $ (!\vid|vgasync|Add1~19 )

	.dataa(gnd),
	.datab(\vid|vgasync|CounterY [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vid|vgasync|Add1~19 ),
	.combout(\vid|vgasync|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|Add1~20 .lut_mask = 16'hC3C3;
defparam \vid|vgasync|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y25_N29
dffeas \vid|vgasync|CounterY[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|vgasync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterY [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterY[10] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterY[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N10
cycloneive_lcell_comb \vid|vgasync|Equal1~1 (
// Equation(s):
// \vid|vgasync|Equal1~1_combout  = (\vid|vgasync|Equal1~0_combout  & (\vid|vgasync|CounterY [6] & (!\vid|vgasync|CounterY [10] & \vid|vgasync|CounterY [9])))

	.dataa(\vid|vgasync|Equal1~0_combout ),
	.datab(\vid|vgasync|CounterY [6]),
	.datac(\vid|vgasync|CounterY [10]),
	.datad(\vid|vgasync|CounterY [9]),
	.cin(gnd),
	.combout(\vid|vgasync|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|Equal1~1 .lut_mask = 16'h0800;
defparam \vid|vgasync|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N6
cycloneive_lcell_comb \vid|vgasync|CounterY~4 (
// Equation(s):
// \vid|vgasync|CounterY~4_combout  = (\vid|vgasync|Add1~2_combout  & ((!\vid|vgasync|Equal1~1_combout ) # (!\vid|vgasync|Equal1~2_combout )))

	.dataa(\vid|vgasync|Add1~2_combout ),
	.datab(\vid|vgasync|Equal1~2_combout ),
	.datac(\vid|vgasync|Equal1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vid|vgasync|CounterY~4_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|CounterY~4 .lut_mask = 16'h2A2A;
defparam \vid|vgasync|CounterY~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N7
dffeas \vid|vgasync|CounterY[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|CounterY~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|vgasync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterY[1] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N12
cycloneive_lcell_comb \vid|vgasync|Add1~4 (
// Equation(s):
// \vid|vgasync|Add1~4_combout  = (\vid|vgasync|CounterY [2] & (\vid|vgasync|Add1~3  $ (GND))) # (!\vid|vgasync|CounterY [2] & (!\vid|vgasync|Add1~3  & VCC))
// \vid|vgasync|Add1~5  = CARRY((\vid|vgasync|CounterY [2] & !\vid|vgasync|Add1~3 ))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add1~3 ),
	.combout(\vid|vgasync|Add1~4_combout ),
	.cout(\vid|vgasync|Add1~5 ));
// synopsys translate_off
defparam \vid|vgasync|Add1~4 .lut_mask = 16'hC30C;
defparam \vid|vgasync|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y25_N13
dffeas \vid|vgasync|CounterY[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|vgasync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterY[2] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N14
cycloneive_lcell_comb \vid|vgasync|Add1~6 (
// Equation(s):
// \vid|vgasync|Add1~6_combout  = (\vid|vgasync|CounterY [3] & (!\vid|vgasync|Add1~5 )) # (!\vid|vgasync|CounterY [3] & ((\vid|vgasync|Add1~5 ) # (GND)))
// \vid|vgasync|Add1~7  = CARRY((!\vid|vgasync|Add1~5 ) # (!\vid|vgasync|CounterY [3]))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add1~5 ),
	.combout(\vid|vgasync|Add1~6_combout ),
	.cout(\vid|vgasync|Add1~7 ));
// synopsys translate_off
defparam \vid|vgasync|Add1~6 .lut_mask = 16'h3C3F;
defparam \vid|vgasync|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y25_N15
dffeas \vid|vgasync|CounterY[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|vgasync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterY[3] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N16
cycloneive_lcell_comb \vid|vgasync|Add1~8 (
// Equation(s):
// \vid|vgasync|Add1~8_combout  = (\vid|vgasync|CounterY [4] & (\vid|vgasync|Add1~7  $ (GND))) # (!\vid|vgasync|CounterY [4] & (!\vid|vgasync|Add1~7  & VCC))
// \vid|vgasync|Add1~9  = CARRY((\vid|vgasync|CounterY [4] & !\vid|vgasync|Add1~7 ))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add1~7 ),
	.combout(\vid|vgasync|Add1~8_combout ),
	.cout(\vid|vgasync|Add1~9 ));
// synopsys translate_off
defparam \vid|vgasync|Add1~8 .lut_mask = 16'hC30C;
defparam \vid|vgasync|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N4
cycloneive_lcell_comb \vid|vgasync|CounterY~0 (
// Equation(s):
// \vid|vgasync|CounterY~0_combout  = (\vid|vgasync|Add1~8_combout  & ((!\vid|vgasync|Equal1~2_combout ) # (!\vid|vgasync|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\vid|vgasync|Add1~8_combout ),
	.datac(\vid|vgasync|Equal1~1_combout ),
	.datad(\vid|vgasync|Equal1~2_combout ),
	.cin(gnd),
	.combout(\vid|vgasync|CounterY~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|CounterY~0 .lut_mask = 16'h0CCC;
defparam \vid|vgasync|CounterY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N5
dffeas \vid|vgasync|CounterY[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|CounterY~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|vgasync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterY[4] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N18
cycloneive_lcell_comb \vid|vgasync|Add1~10 (
// Equation(s):
// \vid|vgasync|Add1~10_combout  = (\vid|vgasync|CounterY [5] & (!\vid|vgasync|Add1~9 )) # (!\vid|vgasync|CounterY [5] & ((\vid|vgasync|Add1~9 ) # (GND)))
// \vid|vgasync|Add1~11  = CARRY((!\vid|vgasync|Add1~9 ) # (!\vid|vgasync|CounterY [5]))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add1~9 ),
	.combout(\vid|vgasync|Add1~10_combout ),
	.cout(\vid|vgasync|Add1~11 ));
// synopsys translate_off
defparam \vid|vgasync|Add1~10 .lut_mask = 16'h3C3F;
defparam \vid|vgasync|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N2
cycloneive_lcell_comb \vid|vgasync|CounterY~1 (
// Equation(s):
// \vid|vgasync|CounterY~1_combout  = (\vid|vgasync|Add1~10_combout  & ((!\vid|vgasync|Equal1~2_combout ) # (!\vid|vgasync|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\vid|vgasync|Add1~10_combout ),
	.datac(\vid|vgasync|Equal1~1_combout ),
	.datad(\vid|vgasync|Equal1~2_combout ),
	.cin(gnd),
	.combout(\vid|vgasync|CounterY~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|CounterY~1 .lut_mask = 16'h0CCC;
defparam \vid|vgasync|CounterY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N3
dffeas \vid|vgasync|CounterY[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|CounterY~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|vgasync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterY[5] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N20
cycloneive_lcell_comb \vid|vgasync|Add1~12 (
// Equation(s):
// \vid|vgasync|Add1~12_combout  = (\vid|vgasync|CounterY [6] & (\vid|vgasync|Add1~11  $ (GND))) # (!\vid|vgasync|CounterY [6] & (!\vid|vgasync|Add1~11  & VCC))
// \vid|vgasync|Add1~13  = CARRY((\vid|vgasync|CounterY [6] & !\vid|vgasync|Add1~11 ))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|vgasync|Add1~11 ),
	.combout(\vid|vgasync|Add1~12_combout ),
	.cout(\vid|vgasync|Add1~13 ));
// synopsys translate_off
defparam \vid|vgasync|Add1~12 .lut_mask = 16'hC30C;
defparam \vid|vgasync|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N0
cycloneive_lcell_comb \vid|vgasync|CounterY~2 (
// Equation(s):
// \vid|vgasync|CounterY~2_combout  = (\vid|vgasync|Add1~12_combout  & ((!\vid|vgasync|Equal1~2_combout ) # (!\vid|vgasync|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\vid|vgasync|Add1~12_combout ),
	.datac(\vid|vgasync|Equal1~1_combout ),
	.datad(\vid|vgasync|Equal1~2_combout ),
	.cin(gnd),
	.combout(\vid|vgasync|CounterY~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|CounterY~2 .lut_mask = 16'h0CCC;
defparam \vid|vgasync|CounterY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y25_N1
dffeas \vid|vgasync|CounterY[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|CounterY~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|vgasync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterY[6] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterY[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N23
dffeas \vid|vgasync|CounterY[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|vgasync|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|CounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|CounterY[7] .is_wysiwyg = "true";
defparam \vid|vgasync|CounterY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N22
cycloneive_lcell_comb \vid|LessThan11~0 (
// Equation(s):
// \vid|LessThan11~0_combout  = ((!\vid|vgasync|CounterY [5] & ((!\vid|vgasync|CounterY [3]) # (!\vid|vgasync|CounterY [4])))) # (!\vid|vgasync|CounterY [6])

	.dataa(\vid|vgasync|CounterY [5]),
	.datab(\vid|vgasync|CounterY [4]),
	.datac(\vid|vgasync|CounterY [6]),
	.datad(\vid|vgasync|CounterY [3]),
	.cin(gnd),
	.combout(\vid|LessThan11~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|LessThan11~0 .lut_mask = 16'h1F5F;
defparam \vid|LessThan11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N30
cycloneive_lcell_comb \vid|LessThan11~1 (
// Equation(s):
// \vid|LessThan11~1_combout  = ((!\vid|vgasync|CounterY [7] & (!\vid|vgasync|CounterY [8] & \vid|LessThan11~0_combout ))) # (!\vid|vgasync|CounterY [9])

	.dataa(\vid|vgasync|CounterY [7]),
	.datab(\vid|vgasync|CounterY [9]),
	.datac(\vid|vgasync|CounterY [8]),
	.datad(\vid|LessThan11~0_combout ),
	.cin(gnd),
	.combout(\vid|LessThan11~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|LessThan11~1 .lut_mask = 16'h3733;
defparam \vid|LessThan11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N16
cycloneive_lcell_comb \vid|vgasync|inDisplayArea~0 (
// Equation(s):
// \vid|vgasync|inDisplayArea~0_combout  = (\vid|LessThan11~1_combout  & (!\vid|vgasync|CounterY [10] & !\vid|vgasync|CounterX [10]))

	.dataa(\vid|LessThan11~1_combout ),
	.datab(gnd),
	.datac(\vid|vgasync|CounterY [10]),
	.datad(\vid|vgasync|CounterX [10]),
	.cin(gnd),
	.combout(\vid|vgasync|inDisplayArea~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|inDisplayArea~0 .lut_mask = 16'h000A;
defparam \vid|vgasync|inDisplayArea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N0
cycloneive_lcell_comb \vid|vgasync|inDisplayArea~2 (
// Equation(s):
// \vid|vgasync|inDisplayArea~2_combout  = ((!\vid|vgasync|inDisplayArea~1_combout  & (\vid|vgasync|CounterX [8] & \vid|vgasync|CounterX [9]))) # (!\vid|vgasync|inDisplayArea~0_combout )

	.dataa(\vid|vgasync|inDisplayArea~1_combout ),
	.datab(\vid|vgasync|inDisplayArea~0_combout ),
	.datac(\vid|vgasync|CounterX [8]),
	.datad(\vid|vgasync|CounterX [9]),
	.cin(gnd),
	.combout(\vid|vgasync|inDisplayArea~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|inDisplayArea~2 .lut_mask = 16'h7333;
defparam \vid|vgasync|inDisplayArea~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneive_lcell_comb \vid|line_cnt[0]~12 (
// Equation(s):
// \vid|line_cnt[0]~12_combout  = \vid|line_cnt [0] $ (VCC)
// \vid|line_cnt[0]~13  = CARRY(\vid|line_cnt [0])

	.dataa(gnd),
	.datab(\vid|line_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|line_cnt[0]~12_combout ),
	.cout(\vid|line_cnt[0]~13 ));
// synopsys translate_off
defparam \vid|line_cnt[0]~12 .lut_mask = 16'h33CC;
defparam \vid|line_cnt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N0
cycloneive_lcell_comb \vid|Add10~0 (
// Equation(s):
// \vid|Add10~0_combout  = (\vid|vgasync|CounterY [0] & (\vid|vgasync|CounterY [1] $ (VCC))) # (!\vid|vgasync|CounterY [0] & (\vid|vgasync|CounterY [1] & VCC))
// \vid|Add10~1  = CARRY((\vid|vgasync|CounterY [0] & \vid|vgasync|CounterY [1]))

	.dataa(\vid|vgasync|CounterY [0]),
	.datab(\vid|vgasync|CounterY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|Add10~0_combout ),
	.cout(\vid|Add10~1 ));
// synopsys translate_off
defparam \vid|Add10~0 .lut_mask = 16'h6688;
defparam \vid|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N2
cycloneive_lcell_comb \vid|Add10~2 (
// Equation(s):
// \vid|Add10~2_combout  = (\vid|vgasync|CounterY [2] & (!\vid|Add10~1 )) # (!\vid|vgasync|CounterY [2] & ((\vid|Add10~1 ) # (GND)))
// \vid|Add10~3  = CARRY((!\vid|Add10~1 ) # (!\vid|vgasync|CounterY [2]))

	.dataa(\vid|vgasync|CounterY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add10~1 ),
	.combout(\vid|Add10~2_combout ),
	.cout(\vid|Add10~3 ));
// synopsys translate_off
defparam \vid|Add10~2 .lut_mask = 16'h5A5F;
defparam \vid|Add10~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N4
cycloneive_lcell_comb \vid|Add10~4 (
// Equation(s):
// \vid|Add10~4_combout  = (\vid|vgasync|CounterY [3] & (\vid|Add10~3  $ (GND))) # (!\vid|vgasync|CounterY [3] & (!\vid|Add10~3  & VCC))
// \vid|Add10~5  = CARRY((\vid|vgasync|CounterY [3] & !\vid|Add10~3 ))

	.dataa(\vid|vgasync|CounterY [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add10~3 ),
	.combout(\vid|Add10~4_combout ),
	.cout(\vid|Add10~5 ));
// synopsys translate_off
defparam \vid|Add10~4 .lut_mask = 16'hA50A;
defparam \vid|Add10~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N30
cycloneive_lcell_comb \vid|Equal9~0 (
// Equation(s):
// \vid|Equal9~0_combout  = (\vid|vgasync|CounterY [0] & (!\vid|Add10~0_combout  & (\vid|Add10~4_combout  & !\vid|Add10~2_combout )))

	.dataa(\vid|vgasync|CounterY [0]),
	.datab(\vid|Add10~0_combout ),
	.datac(\vid|Add10~4_combout ),
	.datad(\vid|Add10~2_combout ),
	.cin(gnd),
	.combout(\vid|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal9~0 .lut_mask = 16'h0020;
defparam \vid|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N6
cycloneive_lcell_comb \vid|Add10~6 (
// Equation(s):
// \vid|Add10~6_combout  = (\vid|vgasync|CounterY [4] & (!\vid|Add10~5 )) # (!\vid|vgasync|CounterY [4] & ((\vid|Add10~5 ) # (GND)))
// \vid|Add10~7  = CARRY((!\vid|Add10~5 ) # (!\vid|vgasync|CounterY [4]))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add10~5 ),
	.combout(\vid|Add10~6_combout ),
	.cout(\vid|Add10~7 ));
// synopsys translate_off
defparam \vid|Add10~6 .lut_mask = 16'h3C3F;
defparam \vid|Add10~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N8
cycloneive_lcell_comb \vid|Add10~8 (
// Equation(s):
// \vid|Add10~8_combout  = (\vid|vgasync|CounterY [5] & (\vid|Add10~7  $ (GND))) # (!\vid|vgasync|CounterY [5] & (!\vid|Add10~7  & VCC))
// \vid|Add10~9  = CARRY((\vid|vgasync|CounterY [5] & !\vid|Add10~7 ))

	.dataa(\vid|vgasync|CounterY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add10~7 ),
	.combout(\vid|Add10~8_combout ),
	.cout(\vid|Add10~9 ));
// synopsys translate_off
defparam \vid|Add10~8 .lut_mask = 16'hA50A;
defparam \vid|Add10~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N10
cycloneive_lcell_comb \vid|Add10~10 (
// Equation(s):
// \vid|Add10~10_combout  = (\vid|vgasync|CounterY [6] & (!\vid|Add10~9 )) # (!\vid|vgasync|CounterY [6] & ((\vid|Add10~9 ) # (GND)))
// \vid|Add10~11  = CARRY((!\vid|Add10~9 ) # (!\vid|vgasync|CounterY [6]))

	.dataa(\vid|vgasync|CounterY [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add10~9 ),
	.combout(\vid|Add10~10_combout ),
	.cout(\vid|Add10~11 ));
// synopsys translate_off
defparam \vid|Add10~10 .lut_mask = 16'h5A5F;
defparam \vid|Add10~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N12
cycloneive_lcell_comb \vid|Add10~12 (
// Equation(s):
// \vid|Add10~12_combout  = (\vid|vgasync|CounterY [7] & (\vid|Add10~11  $ (GND))) # (!\vid|vgasync|CounterY [7] & (!\vid|Add10~11  & VCC))
// \vid|Add10~13  = CARRY((\vid|vgasync|CounterY [7] & !\vid|Add10~11 ))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add10~11 ),
	.combout(\vid|Add10~12_combout ),
	.cout(\vid|Add10~13 ));
// synopsys translate_off
defparam \vid|Add10~12 .lut_mask = 16'hC30C;
defparam \vid|Add10~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N14
cycloneive_lcell_comb \vid|Add10~14 (
// Equation(s):
// \vid|Add10~14_combout  = (\vid|vgasync|CounterY [8] & (!\vid|Add10~13 )) # (!\vid|vgasync|CounterY [8] & ((\vid|Add10~13 ) # (GND)))
// \vid|Add10~15  = CARRY((!\vid|Add10~13 ) # (!\vid|vgasync|CounterY [8]))

	.dataa(\vid|vgasync|CounterY [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add10~13 ),
	.combout(\vid|Add10~14_combout ),
	.cout(\vid|Add10~15 ));
// synopsys translate_off
defparam \vid|Add10~14 .lut_mask = 16'h5A5F;
defparam \vid|Add10~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N16
cycloneive_lcell_comb \vid|Add10~16 (
// Equation(s):
// \vid|Add10~16_combout  = (\vid|vgasync|CounterY [9] & (\vid|Add10~15  $ (GND))) # (!\vid|vgasync|CounterY [9] & (!\vid|Add10~15  & VCC))
// \vid|Add10~17  = CARRY((\vid|vgasync|CounterY [9] & !\vid|Add10~15 ))

	.dataa(\vid|vgasync|CounterY [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add10~15 ),
	.combout(\vid|Add10~16_combout ),
	.cout(\vid|Add10~17 ));
// synopsys translate_off
defparam \vid|Add10~16 .lut_mask = 16'hA50A;
defparam \vid|Add10~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N18
cycloneive_lcell_comb \vid|Add10~18 (
// Equation(s):
// \vid|Add10~18_combout  = (\vid|vgasync|CounterY [10] & (!\vid|Add10~17 )) # (!\vid|vgasync|CounterY [10] & ((\vid|Add10~17 ) # (GND)))
// \vid|Add10~19  = CARRY((!\vid|Add10~17 ) # (!\vid|vgasync|CounterY [10]))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterY [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add10~17 ),
	.combout(\vid|Add10~18_combout ),
	.cout(\vid|Add10~19 ));
// synopsys translate_off
defparam \vid|Add10~18 .lut_mask = 16'h3C3F;
defparam \vid|Add10~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N20
cycloneive_lcell_comb \vid|Add10~20 (
// Equation(s):
// \vid|Add10~20_combout  = !\vid|Add10~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vid|Add10~19 ),
	.combout(\vid|Add10~20_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Add10~20 .lut_mask = 16'h0F0F;
defparam \vid|Add10~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N28
cycloneive_lcell_comb \vid|Equal9~2 (
// Equation(s):
// \vid|Equal9~2_combout  = (\vid|Add10~16_combout  & (!\vid|Add10~20_combout  & (!\vid|Add10~14_combout  & !\vid|Add10~18_combout )))

	.dataa(\vid|Add10~16_combout ),
	.datab(\vid|Add10~20_combout ),
	.datac(\vid|Add10~14_combout ),
	.datad(\vid|Add10~18_combout ),
	.cin(gnd),
	.combout(\vid|Equal9~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal9~2 .lut_mask = 16'h0002;
defparam \vid|Equal9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N14
cycloneive_lcell_comb \vid|Equal9~1 (
// Equation(s):
// \vid|Equal9~1_combout  = (\vid|Add10~10_combout  & (!\vid|Add10~8_combout  & (\vid|Add10~6_combout  & !\vid|Add10~12_combout )))

	.dataa(\vid|Add10~10_combout ),
	.datab(\vid|Add10~8_combout ),
	.datac(\vid|Add10~6_combout ),
	.datad(\vid|Add10~12_combout ),
	.cin(gnd),
	.combout(\vid|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal9~1 .lut_mask = 16'h0020;
defparam \vid|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneive_lcell_comb \vid|Equal9~3 (
// Equation(s):
// \vid|Equal9~3_combout  = (\vid|Equal9~0_combout  & (\vid|Equal9~2_combout  & \vid|Equal9~1_combout ))

	.dataa(gnd),
	.datab(\vid|Equal9~0_combout ),
	.datac(\vid|Equal9~2_combout ),
	.datad(\vid|Equal9~1_combout ),
	.cin(gnd),
	.combout(\vid|Equal9~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal9~3 .lut_mask = 16'hC000;
defparam \vid|Equal9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N22
cycloneive_lcell_comb \vid|always1~0 (
// Equation(s):
// \vid|always1~0_combout  = (!\vid|vgasync|CounterX [7] & (!\vid|vgasync|CounterX [6] & ((!\vid|vgasync|CounterX [4]) # (!\vid|vgasync|CounterX [5]))))

	.dataa(\vid|vgasync|CounterX [7]),
	.datab(\vid|vgasync|CounterX [5]),
	.datac(\vid|vgasync|CounterX [6]),
	.datad(\vid|vgasync|CounterX [4]),
	.cin(gnd),
	.combout(\vid|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|always1~0 .lut_mask = 16'h0105;
defparam \vid|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N28
cycloneive_lcell_comb \vid|always1~1 (
// Equation(s):
// \vid|always1~1_combout  = (\vid|vgasync|inDisplayArea~0_combout  & ((\vid|always1~0_combout ) # ((!\vid|vgasync|CounterX [8]) # (!\vid|vgasync|CounterX [9]))))

	.dataa(\vid|always1~0_combout ),
	.datab(\vid|vgasync|CounterX [9]),
	.datac(\vid|vgasync|CounterX [8]),
	.datad(\vid|vgasync|inDisplayArea~0_combout ),
	.cin(gnd),
	.combout(\vid|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|always1~1 .lut_mask = 16'hBF00;
defparam \vid|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N0
cycloneive_lcell_comb \vid|Add8~0 (
// Equation(s):
// \vid|Add8~0_combout  = (\vid|vgasync|CounterX [1] & (\vid|vgasync|CounterX [0] $ (VCC))) # (!\vid|vgasync|CounterX [1] & (\vid|vgasync|CounterX [0] & VCC))
// \vid|Add8~1  = CARRY((\vid|vgasync|CounterX [1] & \vid|vgasync|CounterX [0]))

	.dataa(\vid|vgasync|CounterX [1]),
	.datab(\vid|vgasync|CounterX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|Add8~0_combout ),
	.cout(\vid|Add8~1 ));
// synopsys translate_off
defparam \vid|Add8~0 .lut_mask = 16'h6688;
defparam \vid|Add8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N2
cycloneive_lcell_comb \vid|Add8~2 (
// Equation(s):
// \vid|Add8~2_combout  = (\vid|vgasync|CounterX [2] & (!\vid|Add8~1 )) # (!\vid|vgasync|CounterX [2] & ((\vid|Add8~1 ) # (GND)))
// \vid|Add8~3  = CARRY((!\vid|Add8~1 ) # (!\vid|vgasync|CounterX [2]))

	.dataa(\vid|vgasync|CounterX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add8~1 ),
	.combout(\vid|Add8~2_combout ),
	.cout(\vid|Add8~3 ));
// synopsys translate_off
defparam \vid|Add8~2 .lut_mask = 16'h5A5F;
defparam \vid|Add8~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N4
cycloneive_lcell_comb \vid|Add8~4 (
// Equation(s):
// \vid|Add8~4_combout  = (\vid|vgasync|CounterX [3] & (\vid|Add8~3  $ (GND))) # (!\vid|vgasync|CounterX [3] & (!\vid|Add8~3  & VCC))
// \vid|Add8~5  = CARRY((\vid|vgasync|CounterX [3] & !\vid|Add8~3 ))

	.dataa(\vid|vgasync|CounterX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add8~3 ),
	.combout(\vid|Add8~4_combout ),
	.cout(\vid|Add8~5 ));
// synopsys translate_off
defparam \vid|Add8~4 .lut_mask = 16'hA50A;
defparam \vid|Add8~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N24
cycloneive_lcell_comb \vid|Equal8~0 (
// Equation(s):
// \vid|Equal8~0_combout  = ((\vid|Add8~2_combout ) # ((\vid|Add8~4_combout ) # (\vid|Add8~0_combout ))) # (!\vid|vgasync|CounterX [0])

	.dataa(\vid|vgasync|CounterX [0]),
	.datab(\vid|Add8~2_combout ),
	.datac(\vid|Add8~4_combout ),
	.datad(\vid|Add8~0_combout ),
	.cin(gnd),
	.combout(\vid|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal8~0 .lut_mask = 16'hFFFD;
defparam \vid|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N6
cycloneive_lcell_comb \vid|Add8~6 (
// Equation(s):
// \vid|Add8~6_combout  = (\vid|vgasync|CounterX [4] & (!\vid|Add8~5 )) # (!\vid|vgasync|CounterX [4] & ((\vid|Add8~5 ) # (GND)))
// \vid|Add8~7  = CARRY((!\vid|Add8~5 ) # (!\vid|vgasync|CounterX [4]))

	.dataa(\vid|vgasync|CounterX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add8~5 ),
	.combout(\vid|Add8~6_combout ),
	.cout(\vid|Add8~7 ));
// synopsys translate_off
defparam \vid|Add8~6 .lut_mask = 16'h5A5F;
defparam \vid|Add8~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N8
cycloneive_lcell_comb \vid|Add8~8 (
// Equation(s):
// \vid|Add8~8_combout  = (\vid|vgasync|CounterX [5] & (\vid|Add8~7  $ (GND))) # (!\vid|vgasync|CounterX [5] & (!\vid|Add8~7  & VCC))
// \vid|Add8~9  = CARRY((\vid|vgasync|CounterX [5] & !\vid|Add8~7 ))

	.dataa(\vid|vgasync|CounterX [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add8~7 ),
	.combout(\vid|Add8~8_combout ),
	.cout(\vid|Add8~9 ));
// synopsys translate_off
defparam \vid|Add8~8 .lut_mask = 16'hA50A;
defparam \vid|Add8~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N10
cycloneive_lcell_comb \vid|Add8~10 (
// Equation(s):
// \vid|Add8~10_combout  = (\vid|vgasync|CounterX [6] & (!\vid|Add8~9 )) # (!\vid|vgasync|CounterX [6] & ((\vid|Add8~9 ) # (GND)))
// \vid|Add8~11  = CARRY((!\vid|Add8~9 ) # (!\vid|vgasync|CounterX [6]))

	.dataa(\vid|vgasync|CounterX [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add8~9 ),
	.combout(\vid|Add8~10_combout ),
	.cout(\vid|Add8~11 ));
// synopsys translate_off
defparam \vid|Add8~10 .lut_mask = 16'h5A5F;
defparam \vid|Add8~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N12
cycloneive_lcell_comb \vid|Add8~12 (
// Equation(s):
// \vid|Add8~12_combout  = (\vid|vgasync|CounterX [7] & (\vid|Add8~11  $ (GND))) # (!\vid|vgasync|CounterX [7] & (!\vid|Add8~11  & VCC))
// \vid|Add8~13  = CARRY((\vid|vgasync|CounterX [7] & !\vid|Add8~11 ))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add8~11 ),
	.combout(\vid|Add8~12_combout ),
	.cout(\vid|Add8~13 ));
// synopsys translate_off
defparam \vid|Add8~12 .lut_mask = 16'hC30C;
defparam \vid|Add8~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N22
cycloneive_lcell_comb \vid|Equal8~1 (
// Equation(s):
// \vid|Equal8~1_combout  = ((\vid|Add8~10_combout ) # ((\vid|Add8~12_combout ) # (!\vid|Add8~8_combout ))) # (!\vid|Add8~6_combout )

	.dataa(\vid|Add8~6_combout ),
	.datab(\vid|Add8~10_combout ),
	.datac(\vid|Add8~8_combout ),
	.datad(\vid|Add8~12_combout ),
	.cin(gnd),
	.combout(\vid|Equal8~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal8~1 .lut_mask = 16'hFFDF;
defparam \vid|Equal8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N14
cycloneive_lcell_comb \vid|Add8~14 (
// Equation(s):
// \vid|Add8~14_combout  = (\vid|vgasync|CounterX [8] & (!\vid|Add8~13 )) # (!\vid|vgasync|CounterX [8] & ((\vid|Add8~13 ) # (GND)))
// \vid|Add8~15  = CARRY((!\vid|Add8~13 ) # (!\vid|vgasync|CounterX [8]))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add8~13 ),
	.combout(\vid|Add8~14_combout ),
	.cout(\vid|Add8~15 ));
// synopsys translate_off
defparam \vid|Add8~14 .lut_mask = 16'h3C3F;
defparam \vid|Add8~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N16
cycloneive_lcell_comb \vid|Add8~16 (
// Equation(s):
// \vid|Add8~16_combout  = (\vid|vgasync|CounterX [9] & (\vid|Add8~15  $ (GND))) # (!\vid|vgasync|CounterX [9] & (!\vid|Add8~15  & VCC))
// \vid|Add8~17  = CARRY((\vid|vgasync|CounterX [9] & !\vid|Add8~15 ))

	.dataa(gnd),
	.datab(\vid|vgasync|CounterX [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add8~15 ),
	.combout(\vid|Add8~16_combout ),
	.cout(\vid|Add8~17 ));
// synopsys translate_off
defparam \vid|Add8~16 .lut_mask = 16'hC30C;
defparam \vid|Add8~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N18
cycloneive_lcell_comb \vid|Add8~18 (
// Equation(s):
// \vid|Add8~18_combout  = (\vid|vgasync|CounterX [10] & (!\vid|Add8~17 )) # (!\vid|vgasync|CounterX [10] & ((\vid|Add8~17 ) # (GND)))
// \vid|Add8~19  = CARRY((!\vid|Add8~17 ) # (!\vid|vgasync|CounterX [10]))

	.dataa(\vid|vgasync|CounterX [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add8~17 ),
	.combout(\vid|Add8~18_combout ),
	.cout(\vid|Add8~19 ));
// synopsys translate_off
defparam \vid|Add8~18 .lut_mask = 16'h5A5F;
defparam \vid|Add8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N20
cycloneive_lcell_comb \vid|Add8~20 (
// Equation(s):
// \vid|Add8~20_combout  = !\vid|Add8~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vid|Add8~19 ),
	.combout(\vid|Add8~20_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Add8~20 .lut_mask = 16'h0F0F;
defparam \vid|Add8~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N28
cycloneive_lcell_comb \vid|Equal8~2 (
// Equation(s):
// \vid|Equal8~2_combout  = (\vid|Add8~20_combout ) # ((\vid|Add8~18_combout ) # ((!\vid|Add8~16_combout ) # (!\vid|Add8~14_combout )))

	.dataa(\vid|Add8~20_combout ),
	.datab(\vid|Add8~18_combout ),
	.datac(\vid|Add8~14_combout ),
	.datad(\vid|Add8~16_combout ),
	.cin(gnd),
	.combout(\vid|Equal8~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal8~2 .lut_mask = 16'hEFFF;
defparam \vid|Equal8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N30
cycloneive_lcell_comb \vid|Equal8~3 (
// Equation(s):
// \vid|Equal8~3_combout  = (\vid|Equal8~0_combout ) # ((\vid|Equal8~1_combout ) # (\vid|Equal8~2_combout ))

	.dataa(gnd),
	.datab(\vid|Equal8~0_combout ),
	.datac(\vid|Equal8~1_combout ),
	.datad(\vid|Equal8~2_combout ),
	.cin(gnd),
	.combout(\vid|Equal8~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal8~3 .lut_mask = 16'hFFFC;
defparam \vid|Equal8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneive_lcell_comb \vid|line_state.01~0 (
// Equation(s):
// \vid|line_state.01~0_combout  = (\vid|always1~1_combout  & (!\vid|Equal9~3_combout  & (\vid|Equal8~3_combout  $ (!\vid|line_state.01~q )))) # (!\vid|always1~1_combout  & (((\vid|line_state.01~q ))))

	.dataa(\vid|Equal8~3_combout ),
	.datab(\vid|always1~1_combout ),
	.datac(\vid|line_state.01~q ),
	.datad(\vid|Equal9~3_combout ),
	.cin(gnd),
	.combout(\vid|line_state.01~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|line_state.01~0 .lut_mask = 16'h30B4;
defparam \vid|line_state.01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N1
dffeas \vid|line_state.01 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_state.01~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_state.01 .is_wysiwyg = "true";
defparam \vid|line_state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneive_lcell_comb \vid|line_cnt[0]~14 (
// Equation(s):
// \vid|line_cnt[0]~14_combout  = (\vid|always1~1_combout  & ((\vid|Equal9~3_combout ) # ((!\vid|Equal8~3_combout  & \vid|line_state.01~q ))))

	.dataa(\vid|Equal9~3_combout ),
	.datab(\vid|always1~1_combout ),
	.datac(\vid|Equal8~3_combout ),
	.datad(\vid|line_state.01~q ),
	.cin(gnd),
	.combout(\vid|line_cnt[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vid|line_cnt[0]~14 .lut_mask = 16'h8C88;
defparam \vid|line_cnt[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N9
dffeas \vid|line_cnt[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_cnt[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal9~3_combout ),
	.sload(gnd),
	.ena(\vid|line_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_cnt[0] .is_wysiwyg = "true";
defparam \vid|line_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneive_lcell_comb \vid|line_cnt[1]~15 (
// Equation(s):
// \vid|line_cnt[1]~15_combout  = (\vid|line_cnt [1] & (!\vid|line_cnt[0]~13 )) # (!\vid|line_cnt [1] & ((\vid|line_cnt[0]~13 ) # (GND)))
// \vid|line_cnt[1]~16  = CARRY((!\vid|line_cnt[0]~13 ) # (!\vid|line_cnt [1]))

	.dataa(\vid|line_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|line_cnt[0]~13 ),
	.combout(\vid|line_cnt[1]~15_combout ),
	.cout(\vid|line_cnt[1]~16 ));
// synopsys translate_off
defparam \vid|line_cnt[1]~15 .lut_mask = 16'h5A5F;
defparam \vid|line_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N11
dffeas \vid|line_cnt[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal9~3_combout ),
	.sload(gnd),
	.ena(\vid|line_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_cnt[1] .is_wysiwyg = "true";
defparam \vid|line_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneive_lcell_comb \vid|line_cnt[2]~17 (
// Equation(s):
// \vid|line_cnt[2]~17_combout  = (\vid|line_cnt [2] & (\vid|line_cnt[1]~16  $ (GND))) # (!\vid|line_cnt [2] & (!\vid|line_cnt[1]~16  & VCC))
// \vid|line_cnt[2]~18  = CARRY((\vid|line_cnt [2] & !\vid|line_cnt[1]~16 ))

	.dataa(\vid|line_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|line_cnt[1]~16 ),
	.combout(\vid|line_cnt[2]~17_combout ),
	.cout(\vid|line_cnt[2]~18 ));
// synopsys translate_off
defparam \vid|line_cnt[2]~17 .lut_mask = 16'hA50A;
defparam \vid|line_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N13
dffeas \vid|line_cnt[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal9~3_combout ),
	.sload(gnd),
	.ena(\vid|line_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_cnt[2] .is_wysiwyg = "true";
defparam \vid|line_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneive_lcell_comb \vid|line_cnt[3]~19 (
// Equation(s):
// \vid|line_cnt[3]~19_combout  = (\vid|line_cnt [3] & (!\vid|line_cnt[2]~18 )) # (!\vid|line_cnt [3] & ((\vid|line_cnt[2]~18 ) # (GND)))
// \vid|line_cnt[3]~20  = CARRY((!\vid|line_cnt[2]~18 ) # (!\vid|line_cnt [3]))

	.dataa(gnd),
	.datab(\vid|line_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|line_cnt[2]~18 ),
	.combout(\vid|line_cnt[3]~19_combout ),
	.cout(\vid|line_cnt[3]~20 ));
// synopsys translate_off
defparam \vid|line_cnt[3]~19 .lut_mask = 16'h3C3F;
defparam \vid|line_cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N15
dffeas \vid|line_cnt[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal9~3_combout ),
	.sload(gnd),
	.ena(\vid|line_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_cnt[3] .is_wysiwyg = "true";
defparam \vid|line_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneive_lcell_comb \vid|line_cnt[4]~21 (
// Equation(s):
// \vid|line_cnt[4]~21_combout  = (\vid|line_cnt [4] & (\vid|line_cnt[3]~20  $ (GND))) # (!\vid|line_cnt [4] & (!\vid|line_cnt[3]~20  & VCC))
// \vid|line_cnt[4]~22  = CARRY((\vid|line_cnt [4] & !\vid|line_cnt[3]~20 ))

	.dataa(gnd),
	.datab(\vid|line_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|line_cnt[3]~20 ),
	.combout(\vid|line_cnt[4]~21_combout ),
	.cout(\vid|line_cnt[4]~22 ));
// synopsys translate_off
defparam \vid|line_cnt[4]~21 .lut_mask = 16'hC30C;
defparam \vid|line_cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N17
dffeas \vid|line_cnt[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal9~3_combout ),
	.sload(gnd),
	.ena(\vid|line_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_cnt[4] .is_wysiwyg = "true";
defparam \vid|line_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneive_lcell_comb \vid|line_cnt[5]~23 (
// Equation(s):
// \vid|line_cnt[5]~23_combout  = (\vid|line_cnt [5] & (!\vid|line_cnt[4]~22 )) # (!\vid|line_cnt [5] & ((\vid|line_cnt[4]~22 ) # (GND)))
// \vid|line_cnt[5]~24  = CARRY((!\vid|line_cnt[4]~22 ) # (!\vid|line_cnt [5]))

	.dataa(gnd),
	.datab(\vid|line_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|line_cnt[4]~22 ),
	.combout(\vid|line_cnt[5]~23_combout ),
	.cout(\vid|line_cnt[5]~24 ));
// synopsys translate_off
defparam \vid|line_cnt[5]~23 .lut_mask = 16'h3C3F;
defparam \vid|line_cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N19
dffeas \vid|line_cnt[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal9~3_combout ),
	.sload(gnd),
	.ena(\vid|line_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_cnt[5] .is_wysiwyg = "true";
defparam \vid|line_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneive_lcell_comb \vid|line_cnt[6]~25 (
// Equation(s):
// \vid|line_cnt[6]~25_combout  = (\vid|line_cnt [6] & (\vid|line_cnt[5]~24  $ (GND))) # (!\vid|line_cnt [6] & (!\vid|line_cnt[5]~24  & VCC))
// \vid|line_cnt[6]~26  = CARRY((\vid|line_cnt [6] & !\vid|line_cnt[5]~24 ))

	.dataa(gnd),
	.datab(\vid|line_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|line_cnt[5]~24 ),
	.combout(\vid|line_cnt[6]~25_combout ),
	.cout(\vid|line_cnt[6]~26 ));
// synopsys translate_off
defparam \vid|line_cnt[6]~25 .lut_mask = 16'hC30C;
defparam \vid|line_cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N21
dffeas \vid|line_cnt[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal9~3_combout ),
	.sload(gnd),
	.ena(\vid|line_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_cnt[6] .is_wysiwyg = "true";
defparam \vid|line_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneive_lcell_comb \vid|line_cnt[7]~27 (
// Equation(s):
// \vid|line_cnt[7]~27_combout  = (\vid|line_cnt [7] & (!\vid|line_cnt[6]~26 )) # (!\vid|line_cnt [7] & ((\vid|line_cnt[6]~26 ) # (GND)))
// \vid|line_cnt[7]~28  = CARRY((!\vid|line_cnt[6]~26 ) # (!\vid|line_cnt [7]))

	.dataa(\vid|line_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|line_cnt[6]~26 ),
	.combout(\vid|line_cnt[7]~27_combout ),
	.cout(\vid|line_cnt[7]~28 ));
// synopsys translate_off
defparam \vid|line_cnt[7]~27 .lut_mask = 16'h5A5F;
defparam \vid|line_cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N23
dffeas \vid|line_cnt[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal9~3_combout ),
	.sload(gnd),
	.ena(\vid|line_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_cnt[7] .is_wysiwyg = "true";
defparam \vid|line_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[1][12]~14 (
// Equation(s):
// \vid|Mult1|mult_core|romout[1][12]~14_combout  = (\vid|line_cnt [7] & ((\vid|line_cnt [6]) # ((\vid|line_cnt [5] & \vid|line_cnt [4]))))

	.dataa(\vid|line_cnt [7]),
	.datab(\vid|line_cnt [6]),
	.datac(\vid|line_cnt [5]),
	.datad(\vid|line_cnt [4]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[1][12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[1][12]~14 .lut_mask = 16'hA888;
defparam \vid|Mult1|mult_core|romout[1][12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[1][11]~12 (
// Equation(s):
// \vid|Mult1|mult_core|romout[1][11]~12_combout  = (\vid|line_cnt [7] & (!\vid|line_cnt [6] & ((!\vid|line_cnt [4]) # (!\vid|line_cnt [5])))) # (!\vid|line_cnt [7] & (\vid|line_cnt [6] & (\vid|line_cnt [5])))

	.dataa(\vid|line_cnt [7]),
	.datab(\vid|line_cnt [6]),
	.datac(\vid|line_cnt [5]),
	.datad(\vid|line_cnt [4]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[1][11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[1][11]~12 .lut_mask = 16'h4262;
defparam \vid|Mult1|mult_core|romout[1][11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[1][10] (
// Equation(s):
// \vid|Mult1|mult_core|romout[1][10]~combout  = (\vid|line_cnt [6] & ((\vid|line_cnt [7] & ((\vid|line_cnt [5]) # (\vid|line_cnt [4]))) # (!\vid|line_cnt [7] & (!\vid|line_cnt [5])))) # (!\vid|line_cnt [6] & (\vid|line_cnt [7] $ (((\vid|line_cnt [5] & 
// \vid|line_cnt [4])))))

	.dataa(\vid|line_cnt [7]),
	.datab(\vid|line_cnt [6]),
	.datac(\vid|line_cnt [5]),
	.datad(\vid|line_cnt [4]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[1][10]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[1][10] .lut_mask = 16'h9EA6;
defparam \vid|Mult1|mult_core|romout[1][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[1][9] (
// Equation(s):
// \vid|Mult1|mult_core|romout[1][9]~combout  = (\vid|line_cnt [5] & ((\vid|line_cnt [6] & ((\vid|line_cnt [7]) # (\vid|line_cnt [4]))) # (!\vid|line_cnt [6] & ((!\vid|line_cnt [4]))))) # (!\vid|line_cnt [5] & (\vid|line_cnt [6] $ (((\vid|line_cnt [7] & 
// \vid|line_cnt [4])))))

	.dataa(\vid|line_cnt [7]),
	.datab(\vid|line_cnt [6]),
	.datac(\vid|line_cnt [5]),
	.datad(\vid|line_cnt [4]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[1][9]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[1][9] .lut_mask = 16'hC6BC;
defparam \vid|Mult1|mult_core|romout[1][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[1][8] (
// Equation(s):
// \vid|Mult1|mult_core|romout[1][8]~combout  = (\vid|line_cnt [7] & (\vid|line_cnt [5] $ (((\vid|line_cnt [6] & !\vid|line_cnt [4]))))) # (!\vid|line_cnt [7] & ((\vid|line_cnt [5] & ((\vid|line_cnt [6]) # (!\vid|line_cnt [4]))) # (!\vid|line_cnt [5] & 
// ((\vid|line_cnt [4])))))

	.dataa(\vid|line_cnt [7]),
	.datab(\vid|line_cnt [6]),
	.datac(\vid|line_cnt [5]),
	.datad(\vid|line_cnt [4]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[1][8]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[1][8] .lut_mask = 16'hE578;
defparam \vid|Mult1|mult_core|romout[1][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[0][12]~8 (
// Equation(s):
// \vid|Mult1|mult_core|romout[0][12]~8_combout  = (\vid|line_cnt [3] & ((\vid|line_cnt [2]) # ((\vid|line_cnt [0] & \vid|line_cnt [1]))))

	.dataa(\vid|line_cnt [0]),
	.datab(\vid|line_cnt [2]),
	.datac(\vid|line_cnt [1]),
	.datad(\vid|line_cnt [3]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[0][12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[0][12]~8 .lut_mask = 16'hEC00;
defparam \vid|Mult1|mult_core|romout[0][12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[1][7]~7 (
// Equation(s):
// \vid|Mult1|mult_core|romout[1][7]~7_combout  = (\vid|line_cnt [7] & ((\vid|line_cnt [6] & ((\vid|line_cnt [4]))) # (!\vid|line_cnt [6] & ((\vid|line_cnt [5]) # (!\vid|line_cnt [4]))))) # (!\vid|line_cnt [7] & (\vid|line_cnt [4] $ (((\vid|line_cnt [6] & 
// \vid|line_cnt [5])))))

	.dataa(\vid|line_cnt [7]),
	.datab(\vid|line_cnt [6]),
	.datac(\vid|line_cnt [5]),
	.datad(\vid|line_cnt [4]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[1][7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[1][7]~7 .lut_mask = 16'hBD62;
defparam \vid|Mult1|mult_core|romout[1][7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[0][11] (
// Equation(s):
// \vid|Mult1|mult_core|romout[0][11]~combout  = (\vid|line_cnt [2] & (((\vid|line_cnt [1] & !\vid|line_cnt [3])))) # (!\vid|line_cnt [2] & (\vid|line_cnt [3] & ((!\vid|line_cnt [1]) # (!\vid|line_cnt [0]))))

	.dataa(\vid|line_cnt [0]),
	.datab(\vid|line_cnt [2]),
	.datac(\vid|line_cnt [1]),
	.datad(\vid|line_cnt [3]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[0][11]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[0][11] .lut_mask = 16'h13C0;
defparam \vid|Mult1|mult_core|romout[0][11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[0][10] (
// Equation(s):
// \vid|Mult1|mult_core|romout[0][10]~combout  = (\vid|line_cnt [2] & ((\vid|line_cnt [1] & ((\vid|line_cnt [3]))) # (!\vid|line_cnt [1] & ((\vid|line_cnt [0]) # (!\vid|line_cnt [3]))))) # (!\vid|line_cnt [2] & (\vid|line_cnt [3] $ (((\vid|line_cnt [0] & 
// \vid|line_cnt [1])))))

	.dataa(\vid|line_cnt [0]),
	.datab(\vid|line_cnt [2]),
	.datac(\vid|line_cnt [1]),
	.datad(\vid|line_cnt [3]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[0][10]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[0][10] .lut_mask = 16'hDB2C;
defparam \vid|Mult1|mult_core|romout[0][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[1][6] (
// Equation(s):
// \vid|Mult1|mult_core|romout[1][6]~combout  = \vid|line_cnt [7] $ (((\vid|line_cnt [6] & (!\vid|line_cnt [5])) # (!\vid|line_cnt [6] & (\vid|line_cnt [5] & \vid|line_cnt [4]))))

	.dataa(\vid|line_cnt [7]),
	.datab(\vid|line_cnt [6]),
	.datac(\vid|line_cnt [5]),
	.datad(\vid|line_cnt [4]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[1][6]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[1][6] .lut_mask = 16'h96A6;
defparam \vid|Mult1|mult_core|romout[1][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[1][5]~6 (
// Equation(s):
// \vid|Mult1|mult_core|romout[1][5]~6_combout  = \vid|line_cnt [6] $ (((\vid|line_cnt [5] & !\vid|line_cnt [4])))

	.dataa(gnd),
	.datab(\vid|line_cnt [6]),
	.datac(\vid|line_cnt [5]),
	.datad(\vid|line_cnt [4]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[1][5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[1][5]~6 .lut_mask = 16'hCC3C;
defparam \vid|Mult1|mult_core|romout[1][5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[0][9] (
// Equation(s):
// \vid|Mult1|mult_core|romout[0][9]~combout  = (\vid|line_cnt [0] & (\vid|line_cnt [2] $ (((!\vid|line_cnt [1] & \vid|line_cnt [3]))))) # (!\vid|line_cnt [0] & ((\vid|line_cnt [2] & ((\vid|line_cnt [3]) # (!\vid|line_cnt [1]))) # (!\vid|line_cnt [2] & 
// (\vid|line_cnt [1]))))

	.dataa(\vid|line_cnt [0]),
	.datab(\vid|line_cnt [2]),
	.datac(\vid|line_cnt [1]),
	.datad(\vid|line_cnt [3]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[0][9]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[0][9] .lut_mask = 16'hD69C;
defparam \vid|Mult1|mult_core|romout[0][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[1][4]~4 (
// Equation(s):
// \vid|Mult1|mult_core|romout[1][4]~4_combout  = \vid|line_cnt [5] $ (\vid|line_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid|line_cnt [5]),
	.datad(\vid|line_cnt [4]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[1][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[1][4]~4 .lut_mask = 16'h0FF0;
defparam \vid|Mult1|mult_core|romout[1][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[0][8]~5 (
// Equation(s):
// \vid|Mult1|mult_core|romout[0][8]~5_combout  = (\vid|line_cnt [0] & ((\vid|line_cnt [1] & ((\vid|line_cnt [2]) # (\vid|line_cnt [3]))) # (!\vid|line_cnt [1] & ((!\vid|line_cnt [3]))))) # (!\vid|line_cnt [0] & (\vid|line_cnt [1] $ (((\vid|line_cnt [2] & 
// \vid|line_cnt [3])))))

	.dataa(\vid|line_cnt [0]),
	.datab(\vid|line_cnt [2]),
	.datac(\vid|line_cnt [1]),
	.datad(\vid|line_cnt [3]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[0][8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[0][8]~5 .lut_mask = 16'hB4DA;
defparam \vid|Mult1|mult_core|romout[0][8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[0][7]~3 (
// Equation(s):
// \vid|Mult1|mult_core|romout[0][7]~3_combout  = (\vid|line_cnt [2] & (\vid|line_cnt [0] $ (((\vid|line_cnt [1] & !\vid|line_cnt [3]))))) # (!\vid|line_cnt [2] & ((\vid|line_cnt [0] & ((\vid|line_cnt [1]) # (!\vid|line_cnt [3]))) # (!\vid|line_cnt [0] & 
// ((\vid|line_cnt [3])))))

	.dataa(\vid|line_cnt [0]),
	.datab(\vid|line_cnt [2]),
	.datac(\vid|line_cnt [1]),
	.datad(\vid|line_cnt [3]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[0][7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[0][7]~3 .lut_mask = 16'hB96A;
defparam \vid|Mult1|mult_core|romout[0][7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\vid|line_cnt [4] & (\vid|Mult1|mult_core|romout[0][7]~3_combout  $ (VCC))) # (!\vid|line_cnt [4] & (\vid|Mult1|mult_core|romout[0][7]~3_combout  & VCC))
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\vid|line_cnt [4] & \vid|Mult1|mult_core|romout[0][7]~3_combout ))

	.dataa(\vid|line_cnt [4]),
	.datab(\vid|Mult1|mult_core|romout[0][7]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\vid|Mult1|mult_core|romout[1][4]~4_combout  & ((\vid|Mult1|mult_core|romout[0][8]~5_combout  & (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\vid|Mult1|mult_core|romout[0][8]~5_combout  & (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\vid|Mult1|mult_core|romout[1][4]~4_combout  & ((\vid|Mult1|mult_core|romout[0][8]~5_combout  & 
// (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\vid|Mult1|mult_core|romout[0][8]~5_combout  & ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\vid|Mult1|mult_core|romout[1][4]~4_combout  & (!\vid|Mult1|mult_core|romout[0][8]~5_combout  & !\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\vid|Mult1|mult_core|romout[1][4]~4_combout  & ((!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\vid|Mult1|mult_core|romout[0][8]~5_combout ))))

	.dataa(\vid|Mult1|mult_core|romout[1][4]~4_combout ),
	.datab(\vid|Mult1|mult_core|romout[0][8]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\vid|Mult1|mult_core|romout[1][5]~6_combout  $ (\vid|Mult1|mult_core|romout[0][9]~combout  $ (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\vid|Mult1|mult_core|romout[1][5]~6_combout  & ((\vid|Mult1|mult_core|romout[0][9]~combout ) # (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\vid|Mult1|mult_core|romout[1][5]~6_combout  & (\vid|Mult1|mult_core|romout[0][9]~combout  & !\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vid|Mult1|mult_core|romout[1][5]~6_combout ),
	.datab(\vid|Mult1|mult_core|romout[0][9]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\vid|Mult1|mult_core|romout[0][10]~combout  & ((\vid|Mult1|mult_core|romout[1][6]~combout  & (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\vid|Mult1|mult_core|romout[1][6]~combout  & (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\vid|Mult1|mult_core|romout[0][10]~combout  & ((\vid|Mult1|mult_core|romout[1][6]~combout  & 
// (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vid|Mult1|mult_core|romout[1][6]~combout  & ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\vid|Mult1|mult_core|romout[0][10]~combout  & (!\vid|Mult1|mult_core|romout[1][6]~combout  & !\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\vid|Mult1|mult_core|romout[0][10]~combout  & ((!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\vid|Mult1|mult_core|romout[1][6]~combout ))))

	.dataa(\vid|Mult1|mult_core|romout[0][10]~combout ),
	.datab(\vid|Mult1|mult_core|romout[1][6]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\vid|Mult1|mult_core|romout[1][7]~7_combout  $ (\vid|Mult1|mult_core|romout[0][11]~combout  $ (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\vid|Mult1|mult_core|romout[1][7]~7_combout  & ((\vid|Mult1|mult_core|romout[0][11]~combout ) # (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\vid|Mult1|mult_core|romout[1][7]~7_combout  & (\vid|Mult1|mult_core|romout[0][11]~combout  & !\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vid|Mult1|mult_core|romout[1][7]~7_combout ),
	.datab(\vid|Mult1|mult_core|romout[0][11]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\vid|Mult1|mult_core|romout[1][8]~combout  & ((\vid|Mult1|mult_core|romout[0][12]~8_combout  & (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # 
// (!\vid|Mult1|mult_core|romout[0][12]~8_combout  & (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\vid|Mult1|mult_core|romout[1][8]~combout  & ((\vid|Mult1|mult_core|romout[0][12]~8_combout  & 
// (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\vid|Mult1|mult_core|romout[0][12]~8_combout  & ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\vid|Mult1|mult_core|romout[1][8]~combout  & (!\vid|Mult1|mult_core|romout[0][12]~8_combout  & !\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\vid|Mult1|mult_core|romout[1][8]~combout  & ((!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\vid|Mult1|mult_core|romout[0][12]~8_combout ))))

	.dataa(\vid|Mult1|mult_core|romout[1][8]~combout ),
	.datab(\vid|Mult1|mult_core|romout[0][12]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\vid|Mult1|mult_core|romout[1][9]~combout  & (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\vid|Mult1|mult_core|romout[1][9]~combout  & 
// (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\vid|Mult1|mult_core|romout[1][9]~combout  & !\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(\vid|Mult1|mult_core|romout[1][9]~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hA50A;
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\vid|Mult1|mult_core|romout[1][10]~combout  & (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\vid|Mult1|mult_core|romout[1][10]~combout  & 
// ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\vid|Mult1|mult_core|romout[1][10]~combout ))

	.dataa(\vid|Mult1|mult_core|romout[1][10]~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = (\vid|Mult1|mult_core|romout[1][11]~12_combout  & (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (GND))) # (!\vid|Mult1|mult_core|romout[1][11]~12_combout  & 
// (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15  & VCC))
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\vid|Mult1|mult_core|romout[1][11]~12_combout  & !\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ))

	.dataa(gnd),
	.datab(\vid|Mult1|mult_core|romout[1][11]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hC30C;
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17  $ (\vid|Mult1|mult_core|romout[1][12]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|Mult1|mult_core|romout[1][12]~14_combout ),
	.cin(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h0FF0;
defparam \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneive_lcell_comb \vid|line_cnt[8]~29 (
// Equation(s):
// \vid|line_cnt[8]~29_combout  = (\vid|line_cnt [8] & (\vid|line_cnt[7]~28  $ (GND))) # (!\vid|line_cnt [8] & (!\vid|line_cnt[7]~28  & VCC))
// \vid|line_cnt[8]~30  = CARRY((\vid|line_cnt [8] & !\vid|line_cnt[7]~28 ))

	.dataa(gnd),
	.datab(\vid|line_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|line_cnt[7]~28 ),
	.combout(\vid|line_cnt[8]~29_combout ),
	.cout(\vid|line_cnt[8]~30 ));
// synopsys translate_off
defparam \vid|line_cnt[8]~29 .lut_mask = 16'hC30C;
defparam \vid|line_cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \vid|line_cnt[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal9~3_combout ),
	.sload(gnd),
	.ena(\vid|line_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_cnt[8] .is_wysiwyg = "true";
defparam \vid|line_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneive_lcell_comb \vid|line_cnt[9]~31 (
// Equation(s):
// \vid|line_cnt[9]~31_combout  = (\vid|line_cnt [9] & (!\vid|line_cnt[8]~30 )) # (!\vid|line_cnt [9] & ((\vid|line_cnt[8]~30 ) # (GND)))
// \vid|line_cnt[9]~32  = CARRY((!\vid|line_cnt[8]~30 ) # (!\vid|line_cnt [9]))

	.dataa(\vid|line_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|line_cnt[8]~30 ),
	.combout(\vid|line_cnt[9]~31_combout ),
	.cout(\vid|line_cnt[9]~32 ));
// synopsys translate_off
defparam \vid|line_cnt[9]~31 .lut_mask = 16'h5A5F;
defparam \vid|line_cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N27
dffeas \vid|line_cnt[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal9~3_combout ),
	.sload(gnd),
	.ena(\vid|line_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_cnt[9] .is_wysiwyg = "true";
defparam \vid|line_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneive_lcell_comb \vid|line_cnt[10]~33 (
// Equation(s):
// \vid|line_cnt[10]~33_combout  = \vid|line_cnt [10] $ (!\vid|line_cnt[9]~32 )

	.dataa(gnd),
	.datab(\vid|line_cnt [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vid|line_cnt[9]~32 ),
	.combout(\vid|line_cnt[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \vid|line_cnt[10]~33 .lut_mask = 16'hC3C3;
defparam \vid|line_cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y22_N29
dffeas \vid|line_cnt[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|line_cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal9~3_combout ),
	.sload(gnd),
	.ena(\vid|line_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|line_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|line_cnt[10] .is_wysiwyg = "true";
defparam \vid|line_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[2][8]~15 (
// Equation(s):
// \vid|Mult1|mult_core|romout[2][8]~15_combout  = (\vid|line_cnt [9] & ((\vid|line_cnt [10]) # (!\vid|line_cnt [8]))) # (!\vid|line_cnt [9] & (\vid|line_cnt [8]))

	.dataa(gnd),
	.datab(\vid|line_cnt [9]),
	.datac(\vid|line_cnt [8]),
	.datad(\vid|line_cnt [10]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[2][8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[2][8]~15 .lut_mask = 16'hFC3C;
defparam \vid|Mult1|mult_core|romout[2][8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[2][7]~13 (
// Equation(s):
// \vid|Mult1|mult_core|romout[2][7]~13_combout  = \vid|line_cnt [8] $ (((\vid|line_cnt [9] & \vid|line_cnt [10])))

	.dataa(gnd),
	.datab(\vid|line_cnt [9]),
	.datac(\vid|line_cnt [8]),
	.datad(\vid|line_cnt [10]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[2][7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[2][7]~13 .lut_mask = 16'h3CF0;
defparam \vid|Mult1|mult_core|romout[2][7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[2][6]~11 (
// Equation(s):
// \vid|Mult1|mult_core|romout[2][6]~11_combout  = (\vid|line_cnt [9] & (\vid|line_cnt [8] & !\vid|line_cnt [10])) # (!\vid|line_cnt [9] & ((\vid|line_cnt [10])))

	.dataa(gnd),
	.datab(\vid|line_cnt [9]),
	.datac(\vid|line_cnt [8]),
	.datad(\vid|line_cnt [10]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[2][6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[2][6]~11 .lut_mask = 16'h33C0;
defparam \vid|Mult1|mult_core|romout[2][6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[2][5]~10 (
// Equation(s):
// \vid|Mult1|mult_core|romout[2][5]~10_combout  = \vid|line_cnt [10] $ (((\vid|line_cnt [9] & !\vid|line_cnt [8])))

	.dataa(gnd),
	.datab(\vid|line_cnt [9]),
	.datac(\vid|line_cnt [8]),
	.datad(\vid|line_cnt [10]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[2][5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[2][5]~10 .lut_mask = 16'hF30C;
defparam \vid|Mult1|mult_core|romout[2][5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[2][4]~9 (
// Equation(s):
// \vid|Mult1|mult_core|romout[2][4]~9_combout  = \vid|line_cnt [9] $ (\vid|line_cnt [8])

	.dataa(gnd),
	.datab(\vid|line_cnt [9]),
	.datac(\vid|line_cnt [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[2][4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[2][4]~9 .lut_mask = 16'h3C3C;
defparam \vid|Mult1|mult_core|romout[2][4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\vid|line_cnt [8] & (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!\vid|line_cnt [8] & 
// (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\vid|line_cnt [8] & \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\vid|line_cnt [8]),
	.datab(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vid|Mult1|mult_core|romout[2][4]~9_combout  & 
// (\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\vid|Mult1|mult_core|romout[2][4]~9_combout  & (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vid|Mult1|mult_core|romout[2][4]~9_combout  & (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vid|Mult1|mult_core|romout[2][4]~9_combout  & 
// ((\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\vid|Mult1|mult_core|romout[2][4]~9_combout  & 
// !\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\vid|Mult1|mult_core|romout[2][4]~9_combout ))))

	.dataa(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datab(\vid|Mult1|mult_core|romout[2][4]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ (\vid|Mult1|mult_core|romout[2][5]~10_combout  $ 
// (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & ((\vid|Mult1|mult_core|romout[2][5]~10_combout ) # 
// (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & (\vid|Mult1|mult_core|romout[2][5]~10_combout  & 
// !\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datab(\vid|Mult1|mult_core|romout[2][5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\vid|Mult1|mult_core|romout[2][6]~11_combout  & ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\vid|Mult1|mult_core|romout[2][6]~11_combout  & ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\vid|Mult1|mult_core|romout[2][6]~11_combout  & (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// !\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vid|Mult1|mult_core|romout[2][6]~11_combout  & ((!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\vid|Mult1|mult_core|romout[2][6]~11_combout ),
	.datab(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\vid|Mult1|mult_core|romout[2][7]~13_combout  $ (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ 
// (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\vid|Mult1|mult_core|romout[2][7]~13_combout  & ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ) # 
// (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\vid|Mult1|mult_core|romout[2][7]~13_combout  & (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & 
// !\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vid|Mult1|mult_core|romout[2][7]~13_combout ),
	.datab(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneive_lcell_comb \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = \vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  $ (\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  $ 
// (\vid|Mult1|mult_core|romout[2][8]~15_combout ))

	.dataa(gnd),
	.datab(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.datac(gnd),
	.datad(\vid|Mult1|mult_core|romout[2][8]~15_combout ),
	.cin(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'hC33C;
defparam \vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneive_lcell_comb \vid|pixel_cnt[0]~12 (
// Equation(s):
// \vid|pixel_cnt[0]~12_combout  = \vid|pixel_cnt [0] $ (VCC)
// \vid|pixel_cnt[0]~13  = CARRY(\vid|pixel_cnt [0])

	.dataa(gnd),
	.datab(\vid|pixel_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|pixel_cnt[0]~12_combout ),
	.cout(\vid|pixel_cnt[0]~13 ));
// synopsys translate_off
defparam \vid|pixel_cnt[0]~12 .lut_mask = 16'h33CC;
defparam \vid|pixel_cnt[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneive_lcell_comb \vid|line_state~5 (
// Equation(s):
// \vid|line_state~5_combout  = ((\vid|Equal9~2_combout  & (\vid|Equal9~0_combout  & \vid|Equal9~1_combout ))) # (!\vid|Equal8~3_combout )

	.dataa(\vid|Equal9~2_combout ),
	.datab(\vid|Equal9~0_combout ),
	.datac(\vid|Equal8~3_combout ),
	.datad(\vid|Equal9~1_combout ),
	.cin(gnd),
	.combout(\vid|line_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \vid|line_state~5 .lut_mask = 16'h8F0F;
defparam \vid|line_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N8
cycloneive_lcell_comb \vid|pixel_state.01~0 (
// Equation(s):
// \vid|pixel_state.01~0_combout  = !\vid|pixel_state.01~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid|pixel_state.01~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vid|pixel_state.01~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|pixel_state.01~0 .lut_mask = 16'h0F0F;
defparam \vid|pixel_state.01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N9
dffeas \vid|pixel_state.01 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_state.01~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_state.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_state.01 .is_wysiwyg = "true";
defparam \vid|pixel_state.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneive_lcell_comb \vid|pixel_cnt[0]~14 (
// Equation(s):
// \vid|pixel_cnt[0]~14_combout  = (\vid|always1~1_combout  & ((\vid|Equal9~3_combout ) # ((\vid|pixel_state.01~q ) # (!\vid|Equal8~3_combout ))))

	.dataa(\vid|always1~1_combout ),
	.datab(\vid|Equal9~3_combout ),
	.datac(\vid|Equal8~3_combout ),
	.datad(\vid|pixel_state.01~q ),
	.cin(gnd),
	.combout(\vid|pixel_cnt[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vid|pixel_cnt[0]~14 .lut_mask = 16'hAA8A;
defparam \vid|pixel_cnt[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N3
dffeas \vid|pixel_cnt[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_cnt[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|line_state~5_combout ),
	.sload(gnd),
	.ena(\vid|pixel_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_cnt[0] .is_wysiwyg = "true";
defparam \vid|pixel_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneive_lcell_comb \vid|pixel_cnt[1]~15 (
// Equation(s):
// \vid|pixel_cnt[1]~15_combout  = (\vid|pixel_cnt [1] & (!\vid|pixel_cnt[0]~13 )) # (!\vid|pixel_cnt [1] & ((\vid|pixel_cnt[0]~13 ) # (GND)))
// \vid|pixel_cnt[1]~16  = CARRY((!\vid|pixel_cnt[0]~13 ) # (!\vid|pixel_cnt [1]))

	.dataa(gnd),
	.datab(\vid|pixel_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|pixel_cnt[0]~13 ),
	.combout(\vid|pixel_cnt[1]~15_combout ),
	.cout(\vid|pixel_cnt[1]~16 ));
// synopsys translate_off
defparam \vid|pixel_cnt[1]~15 .lut_mask = 16'h3C3F;
defparam \vid|pixel_cnt[1]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N5
dffeas \vid|pixel_cnt[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_cnt[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|line_state~5_combout ),
	.sload(gnd),
	.ena(\vid|pixel_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_cnt[1] .is_wysiwyg = "true";
defparam \vid|pixel_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneive_lcell_comb \vid|pixel_cnt[2]~17 (
// Equation(s):
// \vid|pixel_cnt[2]~17_combout  = (\vid|pixel_cnt [2] & (\vid|pixel_cnt[1]~16  $ (GND))) # (!\vid|pixel_cnt [2] & (!\vid|pixel_cnt[1]~16  & VCC))
// \vid|pixel_cnt[2]~18  = CARRY((\vid|pixel_cnt [2] & !\vid|pixel_cnt[1]~16 ))

	.dataa(\vid|pixel_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|pixel_cnt[1]~16 ),
	.combout(\vid|pixel_cnt[2]~17_combout ),
	.cout(\vid|pixel_cnt[2]~18 ));
// synopsys translate_off
defparam \vid|pixel_cnt[2]~17 .lut_mask = 16'hA50A;
defparam \vid|pixel_cnt[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N7
dffeas \vid|pixel_cnt[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_cnt[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|line_state~5_combout ),
	.sload(gnd),
	.ena(\vid|pixel_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_cnt[2] .is_wysiwyg = "true";
defparam \vid|pixel_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneive_lcell_comb \vid|pixel_cnt[3]~19 (
// Equation(s):
// \vid|pixel_cnt[3]~19_combout  = (\vid|pixel_cnt [3] & (!\vid|pixel_cnt[2]~18 )) # (!\vid|pixel_cnt [3] & ((\vid|pixel_cnt[2]~18 ) # (GND)))
// \vid|pixel_cnt[3]~20  = CARRY((!\vid|pixel_cnt[2]~18 ) # (!\vid|pixel_cnt [3]))

	.dataa(gnd),
	.datab(\vid|pixel_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|pixel_cnt[2]~18 ),
	.combout(\vid|pixel_cnt[3]~19_combout ),
	.cout(\vid|pixel_cnt[3]~20 ));
// synopsys translate_off
defparam \vid|pixel_cnt[3]~19 .lut_mask = 16'h3C3F;
defparam \vid|pixel_cnt[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N9
dffeas \vid|pixel_cnt[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_cnt[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|line_state~5_combout ),
	.sload(gnd),
	.ena(\vid|pixel_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_cnt[3] .is_wysiwyg = "true";
defparam \vid|pixel_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneive_lcell_comb \vid|pixel_cnt[4]~21 (
// Equation(s):
// \vid|pixel_cnt[4]~21_combout  = (\vid|pixel_cnt [4] & (\vid|pixel_cnt[3]~20  $ (GND))) # (!\vid|pixel_cnt [4] & (!\vid|pixel_cnt[3]~20  & VCC))
// \vid|pixel_cnt[4]~22  = CARRY((\vid|pixel_cnt [4] & !\vid|pixel_cnt[3]~20 ))

	.dataa(gnd),
	.datab(\vid|pixel_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|pixel_cnt[3]~20 ),
	.combout(\vid|pixel_cnt[4]~21_combout ),
	.cout(\vid|pixel_cnt[4]~22 ));
// synopsys translate_off
defparam \vid|pixel_cnt[4]~21 .lut_mask = 16'hC30C;
defparam \vid|pixel_cnt[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N11
dffeas \vid|pixel_cnt[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_cnt[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|line_state~5_combout ),
	.sload(gnd),
	.ena(\vid|pixel_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_cnt[4] .is_wysiwyg = "true";
defparam \vid|pixel_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneive_lcell_comb \vid|pixel_cnt[5]~23 (
// Equation(s):
// \vid|pixel_cnt[5]~23_combout  = (\vid|pixel_cnt [5] & (!\vid|pixel_cnt[4]~22 )) # (!\vid|pixel_cnt [5] & ((\vid|pixel_cnt[4]~22 ) # (GND)))
// \vid|pixel_cnt[5]~24  = CARRY((!\vid|pixel_cnt[4]~22 ) # (!\vid|pixel_cnt [5]))

	.dataa(gnd),
	.datab(\vid|pixel_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|pixel_cnt[4]~22 ),
	.combout(\vid|pixel_cnt[5]~23_combout ),
	.cout(\vid|pixel_cnt[5]~24 ));
// synopsys translate_off
defparam \vid|pixel_cnt[5]~23 .lut_mask = 16'h3C3F;
defparam \vid|pixel_cnt[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N13
dffeas \vid|pixel_cnt[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_cnt[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|line_state~5_combout ),
	.sload(gnd),
	.ena(\vid|pixel_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_cnt[5] .is_wysiwyg = "true";
defparam \vid|pixel_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneive_lcell_comb \vid|pixel_cnt[6]~25 (
// Equation(s):
// \vid|pixel_cnt[6]~25_combout  = (\vid|pixel_cnt [6] & (\vid|pixel_cnt[5]~24  $ (GND))) # (!\vid|pixel_cnt [6] & (!\vid|pixel_cnt[5]~24  & VCC))
// \vid|pixel_cnt[6]~26  = CARRY((\vid|pixel_cnt [6] & !\vid|pixel_cnt[5]~24 ))

	.dataa(gnd),
	.datab(\vid|pixel_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|pixel_cnt[5]~24 ),
	.combout(\vid|pixel_cnt[6]~25_combout ),
	.cout(\vid|pixel_cnt[6]~26 ));
// synopsys translate_off
defparam \vid|pixel_cnt[6]~25 .lut_mask = 16'hC30C;
defparam \vid|pixel_cnt[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N15
dffeas \vid|pixel_cnt[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_cnt[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|line_state~5_combout ),
	.sload(gnd),
	.ena(\vid|pixel_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_cnt[6] .is_wysiwyg = "true";
defparam \vid|pixel_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneive_lcell_comb \vid|pixel_cnt[7]~27 (
// Equation(s):
// \vid|pixel_cnt[7]~27_combout  = (\vid|pixel_cnt [7] & (!\vid|pixel_cnt[6]~26 )) # (!\vid|pixel_cnt [7] & ((\vid|pixel_cnt[6]~26 ) # (GND)))
// \vid|pixel_cnt[7]~28  = CARRY((!\vid|pixel_cnt[6]~26 ) # (!\vid|pixel_cnt [7]))

	.dataa(gnd),
	.datab(\vid|pixel_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|pixel_cnt[6]~26 ),
	.combout(\vid|pixel_cnt[7]~27_combout ),
	.cout(\vid|pixel_cnt[7]~28 ));
// synopsys translate_off
defparam \vid|pixel_cnt[7]~27 .lut_mask = 16'h3C3F;
defparam \vid|pixel_cnt[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N17
dffeas \vid|pixel_cnt[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_cnt[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|line_state~5_combout ),
	.sload(gnd),
	.ena(\vid|pixel_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_cnt[7] .is_wysiwyg = "true";
defparam \vid|pixel_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneive_lcell_comb \vid|pixel_cnt[8]~29 (
// Equation(s):
// \vid|pixel_cnt[8]~29_combout  = (\vid|pixel_cnt [8] & (\vid|pixel_cnt[7]~28  $ (GND))) # (!\vid|pixel_cnt [8] & (!\vid|pixel_cnt[7]~28  & VCC))
// \vid|pixel_cnt[8]~30  = CARRY((\vid|pixel_cnt [8] & !\vid|pixel_cnt[7]~28 ))

	.dataa(\vid|pixel_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|pixel_cnt[7]~28 ),
	.combout(\vid|pixel_cnt[8]~29_combout ),
	.cout(\vid|pixel_cnt[8]~30 ));
// synopsys translate_off
defparam \vid|pixel_cnt[8]~29 .lut_mask = 16'hA50A;
defparam \vid|pixel_cnt[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N19
dffeas \vid|pixel_cnt[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_cnt[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|line_state~5_combout ),
	.sload(gnd),
	.ena(\vid|pixel_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_cnt[8] .is_wysiwyg = "true";
defparam \vid|pixel_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneive_lcell_comb \vid|pixel_cnt[9]~31 (
// Equation(s):
// \vid|pixel_cnt[9]~31_combout  = (\vid|pixel_cnt [9] & (!\vid|pixel_cnt[8]~30 )) # (!\vid|pixel_cnt [9] & ((\vid|pixel_cnt[8]~30 ) # (GND)))
// \vid|pixel_cnt[9]~32  = CARRY((!\vid|pixel_cnt[8]~30 ) # (!\vid|pixel_cnt [9]))

	.dataa(gnd),
	.datab(\vid|pixel_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|pixel_cnt[8]~30 ),
	.combout(\vid|pixel_cnt[9]~31_combout ),
	.cout(\vid|pixel_cnt[9]~32 ));
// synopsys translate_off
defparam \vid|pixel_cnt[9]~31 .lut_mask = 16'h3C3F;
defparam \vid|pixel_cnt[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N21
dffeas \vid|pixel_cnt[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_cnt[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|line_state~5_combout ),
	.sload(gnd),
	.ena(\vid|pixel_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_cnt[9] .is_wysiwyg = "true";
defparam \vid|pixel_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneive_lcell_comb \vid|pixel_cnt[10]~33 (
// Equation(s):
// \vid|pixel_cnt[10]~33_combout  = \vid|pixel_cnt [10] $ (!\vid|pixel_cnt[9]~32 )

	.dataa(\vid|pixel_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vid|pixel_cnt[9]~32 ),
	.combout(\vid|pixel_cnt[10]~33_combout ),
	.cout());
// synopsys translate_off
defparam \vid|pixel_cnt[10]~33 .lut_mask = 16'hA5A5;
defparam \vid|pixel_cnt[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y22_N23
dffeas \vid|pixel_cnt[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|pixel_cnt[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|line_state~5_combout ),
	.sload(gnd),
	.ena(\vid|pixel_cnt[0]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|pixel_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|pixel_cnt[10] .is_wysiwyg = "true";
defparam \vid|pixel_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[0][10]~2 (
// Equation(s):
// \vid|Mult1|mult_core|romout[0][10]~2_combout  = \vid|line_cnt [3] $ (((\vid|line_cnt [1] & ((\vid|line_cnt [2]) # (!\vid|line_cnt [0]))) # (!\vid|line_cnt [1] & ((!\vid|line_cnt [2])))))

	.dataa(\vid|line_cnt [1]),
	.datab(\vid|line_cnt [3]),
	.datac(\vid|line_cnt [0]),
	.datad(\vid|line_cnt [2]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[0][10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[0][10]~2 .lut_mask = 16'h6693;
defparam \vid|Mult1|mult_core|romout[0][10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[0][5]~1 (
// Equation(s):
// \vid|Mult1|mult_core|romout[0][5]~1_combout  = \vid|line_cnt [2] $ (((\vid|line_cnt [1] & !\vid|line_cnt [0])))

	.dataa(\vid|line_cnt [1]),
	.datab(gnd),
	.datac(\vid|line_cnt [0]),
	.datad(\vid|line_cnt [2]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[0][5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[0][5]~1 .lut_mask = 16'hF50A;
defparam \vid|Mult1|mult_core|romout[0][5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneive_lcell_comb \vid|Mult1|mult_core|romout[0][4]~0 (
// Equation(s):
// \vid|Mult1|mult_core|romout[0][4]~0_combout  = \vid|line_cnt [0] $ (\vid|line_cnt [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid|line_cnt [0]),
	.datad(\vid|line_cnt [1]),
	.cin(gnd),
	.combout(\vid|Mult1|mult_core|romout[0][4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult1|mult_core|romout[0][4]~0 .lut_mask = 16'h0FF0;
defparam \vid|Mult1|mult_core|romout[0][4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneive_lcell_comb \vid|address_out[3]~14 (
// Equation(s):
// \vid|address_out[3]~14_combout  = (\vid|pixel_cnt [3] & (\vid|line_cnt [0] $ (VCC))) # (!\vid|pixel_cnt [3] & (\vid|line_cnt [0] & VCC))
// \vid|address_out[3]~15  = CARRY((\vid|pixel_cnt [3] & \vid|line_cnt [0]))

	.dataa(\vid|pixel_cnt [3]),
	.datab(\vid|line_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|address_out[3]~14_combout ),
	.cout(\vid|address_out[3]~15 ));
// synopsys translate_off
defparam \vid|address_out[3]~14 .lut_mask = 16'h6688;
defparam \vid|address_out[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneive_lcell_comb \vid|address_out[4]~16 (
// Equation(s):
// \vid|address_out[4]~16_combout  = (\vid|Mult1|mult_core|romout[0][4]~0_combout  & ((\vid|pixel_cnt [4] & (\vid|address_out[3]~15  & VCC)) # (!\vid|pixel_cnt [4] & (!\vid|address_out[3]~15 )))) # (!\vid|Mult1|mult_core|romout[0][4]~0_combout  & 
// ((\vid|pixel_cnt [4] & (!\vid|address_out[3]~15 )) # (!\vid|pixel_cnt [4] & ((\vid|address_out[3]~15 ) # (GND)))))
// \vid|address_out[4]~17  = CARRY((\vid|Mult1|mult_core|romout[0][4]~0_combout  & (!\vid|pixel_cnt [4] & !\vid|address_out[3]~15 )) # (!\vid|Mult1|mult_core|romout[0][4]~0_combout  & ((!\vid|address_out[3]~15 ) # (!\vid|pixel_cnt [4]))))

	.dataa(\vid|Mult1|mult_core|romout[0][4]~0_combout ),
	.datab(\vid|pixel_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[3]~15 ),
	.combout(\vid|address_out[4]~16_combout ),
	.cout(\vid|address_out[4]~17 ));
// synopsys translate_off
defparam \vid|address_out[4]~16 .lut_mask = 16'h9617;
defparam \vid|address_out[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneive_lcell_comb \vid|address_out[5]~18 (
// Equation(s):
// \vid|address_out[5]~18_combout  = ((\vid|pixel_cnt [5] $ (\vid|Mult1|mult_core|romout[0][5]~1_combout  $ (!\vid|address_out[4]~17 )))) # (GND)
// \vid|address_out[5]~19  = CARRY((\vid|pixel_cnt [5] & ((\vid|Mult1|mult_core|romout[0][5]~1_combout ) # (!\vid|address_out[4]~17 ))) # (!\vid|pixel_cnt [5] & (\vid|Mult1|mult_core|romout[0][5]~1_combout  & !\vid|address_out[4]~17 )))

	.dataa(\vid|pixel_cnt [5]),
	.datab(\vid|Mult1|mult_core|romout[0][5]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[4]~17 ),
	.combout(\vid|address_out[5]~18_combout ),
	.cout(\vid|address_out[5]~19 ));
// synopsys translate_off
defparam \vid|address_out[5]~18 .lut_mask = 16'h698E;
defparam \vid|address_out[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneive_lcell_comb \vid|address_out[6]~20 (
// Equation(s):
// \vid|address_out[6]~20_combout  = (\vid|pixel_cnt [6] & ((\vid|Mult1|mult_core|romout[0][10]~2_combout  & (!\vid|address_out[5]~19 )) # (!\vid|Mult1|mult_core|romout[0][10]~2_combout  & (\vid|address_out[5]~19  & VCC)))) # (!\vid|pixel_cnt [6] & 
// ((\vid|Mult1|mult_core|romout[0][10]~2_combout  & ((\vid|address_out[5]~19 ) # (GND))) # (!\vid|Mult1|mult_core|romout[0][10]~2_combout  & (!\vid|address_out[5]~19 ))))
// \vid|address_out[6]~21  = CARRY((\vid|pixel_cnt [6] & (\vid|Mult1|mult_core|romout[0][10]~2_combout  & !\vid|address_out[5]~19 )) # (!\vid|pixel_cnt [6] & ((\vid|Mult1|mult_core|romout[0][10]~2_combout ) # (!\vid|address_out[5]~19 ))))

	.dataa(\vid|pixel_cnt [6]),
	.datab(\vid|Mult1|mult_core|romout[0][10]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[5]~19 ),
	.combout(\vid|address_out[6]~20_combout ),
	.cout(\vid|address_out[6]~21 ));
// synopsys translate_off
defparam \vid|address_out[6]~20 .lut_mask = 16'h694D;
defparam \vid|address_out[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneive_lcell_comb \vid|address_out[7]~22 (
// Equation(s):
// \vid|address_out[7]~22_combout  = ((\vid|pixel_cnt [7] $ (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (!\vid|address_out[6]~21 )))) # (GND)
// \vid|address_out[7]~23  = CARRY((\vid|pixel_cnt [7] & ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ) # (!\vid|address_out[6]~21 ))) # (!\vid|pixel_cnt [7] & (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & 
// !\vid|address_out[6]~21 )))

	.dataa(\vid|pixel_cnt [7]),
	.datab(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[6]~21 ),
	.combout(\vid|address_out[7]~22_combout ),
	.cout(\vid|address_out[7]~23 ));
// synopsys translate_off
defparam \vid|address_out[7]~22 .lut_mask = 16'h698E;
defparam \vid|address_out[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneive_lcell_comb \vid|address_out[8]~24 (
// Equation(s):
// \vid|address_out[8]~24_combout  = (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vid|pixel_cnt [8] & (\vid|address_out[7]~23  & VCC)) # (!\vid|pixel_cnt [8] & (!\vid|address_out[7]~23 )))) # 
// (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vid|pixel_cnt [8] & (!\vid|address_out[7]~23 )) # (!\vid|pixel_cnt [8] & ((\vid|address_out[7]~23 ) # (GND)))))
// \vid|address_out[8]~25  = CARRY((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vid|pixel_cnt [8] & !\vid|address_out[7]~23 )) # (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((!\vid|address_out[7]~23 ) 
// # (!\vid|pixel_cnt [8]))))

	.dataa(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vid|pixel_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[7]~23 ),
	.combout(\vid|address_out[8]~24_combout ),
	.cout(\vid|address_out[8]~25 ));
// synopsys translate_off
defparam \vid|address_out[8]~24 .lut_mask = 16'h9617;
defparam \vid|address_out[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneive_lcell_comb \vid|address_out[9]~26 (
// Equation(s):
// \vid|address_out[9]~26_combout  = ((\vid|pixel_cnt [9] $ (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (!\vid|address_out[8]~25 )))) # (GND)
// \vid|address_out[9]~27  = CARRY((\vid|pixel_cnt [9] & ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ) # (!\vid|address_out[8]~25 ))) # (!\vid|pixel_cnt [9] & (\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & 
// !\vid|address_out[8]~25 )))

	.dataa(\vid|pixel_cnt [9]),
	.datab(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[8]~25 ),
	.combout(\vid|address_out[9]~26_combout ),
	.cout(\vid|address_out[9]~27 ));
// synopsys translate_off
defparam \vid|address_out[9]~26 .lut_mask = 16'h698E;
defparam \vid|address_out[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneive_lcell_comb \vid|address_out[10]~28 (
// Equation(s):
// \vid|address_out[10]~28_combout  = (\vid|pixel_cnt [10] & ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (\vid|address_out[9]~27  & VCC)) # (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & 
// (!\vid|address_out[9]~27 )))) # (!\vid|pixel_cnt [10] & ((\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vid|address_out[9]~27 )) # (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vid|address_out[9]~27 
// ) # (GND)))))
// \vid|address_out[10]~29  = CARRY((\vid|pixel_cnt [10] & (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & !\vid|address_out[9]~27 )) # (!\vid|pixel_cnt [10] & ((!\vid|address_out[9]~27 ) # 
// (!\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ))))

	.dataa(\vid|pixel_cnt [10]),
	.datab(\vid|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[9]~27 ),
	.combout(\vid|address_out[10]~28_combout ),
	.cout(\vid|address_out[10]~29 ));
// synopsys translate_off
defparam \vid|address_out[10]~28 .lut_mask = 16'h9617;
defparam \vid|address_out[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneive_lcell_comb \vid|address_out[11]~30 (
// Equation(s):
// \vid|address_out[11]~30_combout  = (\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & (\vid|address_out[10]~29  $ (GND))) # (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & 
// (!\vid|address_out[10]~29  & VCC))
// \vid|address_out[11]~31  = CARRY((\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\vid|address_out[10]~29 ))

	.dataa(gnd),
	.datab(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[10]~29 ),
	.combout(\vid|address_out[11]~30_combout ),
	.cout(\vid|address_out[11]~31 ));
// synopsys translate_off
defparam \vid|address_out[11]~30 .lut_mask = 16'hC30C;
defparam \vid|address_out[11]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneive_lcell_comb \vid|address_out[12]~32 (
// Equation(s):
// \vid|address_out[12]~32_combout  = (\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vid|address_out[11]~31 )) # (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & 
// ((\vid|address_out[11]~31 ) # (GND)))
// \vid|address_out[12]~33  = CARRY((!\vid|address_out[11]~31 ) # (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ))

	.dataa(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[11]~31 ),
	.combout(\vid|address_out[12]~32_combout ),
	.cout(\vid|address_out[12]~33 ));
// synopsys translate_off
defparam \vid|address_out[12]~32 .lut_mask = 16'h5A5F;
defparam \vid|address_out[12]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneive_lcell_comb \vid|address_out[13]~34 (
// Equation(s):
// \vid|address_out[13]~34_combout  = (\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & (\vid|address_out[12]~33  $ (GND))) # (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & 
// (!\vid|address_out[12]~33  & VCC))
// \vid|address_out[13]~35  = CARRY((\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & !\vid|address_out[12]~33 ))

	.dataa(gnd),
	.datab(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[12]~33 ),
	.combout(\vid|address_out[13]~34_combout ),
	.cout(\vid|address_out[13]~35 ));
// synopsys translate_off
defparam \vid|address_out[13]~34 .lut_mask = 16'hC30C;
defparam \vid|address_out[13]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneive_lcell_comb \vid|address_out[14]~36 (
// Equation(s):
// \vid|address_out[14]~36_combout  = (\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vid|address_out[13]~35 )) # (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & 
// ((\vid|address_out[13]~35 ) # (GND)))
// \vid|address_out[14]~37  = CARRY((!\vid|address_out[13]~35 ) # (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ))

	.dataa(gnd),
	.datab(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[13]~35 ),
	.combout(\vid|address_out[14]~36_combout ),
	.cout(\vid|address_out[14]~37 ));
// synopsys translate_off
defparam \vid|address_out[14]~36 .lut_mask = 16'h3C3F;
defparam \vid|address_out[14]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneive_lcell_comb \vid|address_out[15]~38 (
// Equation(s):
// \vid|address_out[15]~38_combout  = (\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & (\vid|address_out[14]~37  $ (GND))) # (!\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & 
// (!\vid|address_out[14]~37  & VCC))
// \vid|address_out[15]~39  = CARRY((\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & !\vid|address_out[14]~37 ))

	.dataa(gnd),
	.datab(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_out[14]~37 ),
	.combout(\vid|address_out[15]~38_combout ),
	.cout(\vid|address_out[15]~39 ));
// synopsys translate_off
defparam \vid|address_out[15]~38 .lut_mask = 16'hC30C;
defparam \vid|address_out[15]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneive_lcell_comb \vid|address_out[16]~40 (
// Equation(s):
// \vid|address_out[16]~40_combout  = \vid|address_out[15]~39  $ (\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cin(\vid|address_out[15]~39 ),
	.combout(\vid|address_out[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \vid|address_out[16]~40 .lut_mask = 16'h0FF0;
defparam \vid|address_out[16]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \vid|address_out[16] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[16]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[16] .is_wysiwyg = "true";
defparam \vid|address_out[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout  = \vid|address_out [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|address_out [16]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[3]~feeder .lut_mask = 16'hFF00;
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N29
dffeas \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N29
dffeas \vid|address_out[15] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[15]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[15] .is_wysiwyg = "true";
defparam \vid|address_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout  = \vid|address_out [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|address_out [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout  = \vid|framebuf|altsyncram_component|auto_generated|address_reg_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneive_lcell_comb \vid|Equal5~3 (
// Equation(s):
// \vid|Equal5~3_combout  = (\vid|Equal5~1_combout  & (\vid|Equal5~2_combout  & \vid|Equal5~0_combout ))

	.dataa(\vid|Equal5~1_combout ),
	.datab(gnd),
	.datac(\vid|Equal5~2_combout ),
	.datad(\vid|Equal5~0_combout ),
	.cin(gnd),
	.combout(\vid|Equal5~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Equal5~3 .lut_mask = 16'hA000;
defparam \vid|Equal5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneive_lcell_comb \vid|v_cnt_line[0]~0 (
// Equation(s):
// \vid|v_cnt_line[0]~0_combout  = \vid|v_cnt_line [0] $ (((!\vid|Equal5~3_combout  & (\vid|Equal2~0_combout  & \vid|Equal4~3_combout ))))

	.dataa(\vid|Equal5~3_combout ),
	.datab(\vid|Equal2~0_combout ),
	.datac(\vid|v_cnt_line [0]),
	.datad(\vid|Equal4~3_combout ),
	.cin(gnd),
	.combout(\vid|v_cnt_line[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|v_cnt_line[0]~0 .lut_mask = 16'hB4F0;
defparam \vid|v_cnt_line[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N29
dffeas \vid|v_cnt_line[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt_line[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt_line [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt_line[0] .is_wysiwyg = "true";
defparam \vid|v_cnt_line[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneive_lcell_comb \vid|v_cnt2[0]~11 (
// Equation(s):
// \vid|v_cnt2[0]~11_combout  = (\vid|v_cnt_line [0] & (\vid|v_cnt2 [0] & VCC)) # (!\vid|v_cnt_line [0] & (\vid|v_cnt2 [0] $ (VCC)))
// \vid|v_cnt2[0]~12  = CARRY((!\vid|v_cnt_line [0] & \vid|v_cnt2 [0]))

	.dataa(\vid|v_cnt_line [0]),
	.datab(\vid|v_cnt2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|v_cnt2[0]~11_combout ),
	.cout(\vid|v_cnt2[0]~12 ));
// synopsys translate_off
defparam \vid|v_cnt2[0]~11 .lut_mask = 16'h9944;
defparam \vid|v_cnt2[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N9
dffeas \vid|v_cnt2[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt2[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal5~3_combout ),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt2[0] .is_wysiwyg = "true";
defparam \vid|v_cnt2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneive_lcell_comb \vid|v_cnt2[1]~13 (
// Equation(s):
// \vid|v_cnt2[1]~13_combout  = (\vid|v_cnt2 [1] & (!\vid|v_cnt2[0]~12 )) # (!\vid|v_cnt2 [1] & ((\vid|v_cnt2[0]~12 ) # (GND)))
// \vid|v_cnt2[1]~14  = CARRY((!\vid|v_cnt2[0]~12 ) # (!\vid|v_cnt2 [1]))

	.dataa(\vid|v_cnt2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|v_cnt2[0]~12 ),
	.combout(\vid|v_cnt2[1]~13_combout ),
	.cout(\vid|v_cnt2[1]~14 ));
// synopsys translate_off
defparam \vid|v_cnt2[1]~13 .lut_mask = 16'h5A5F;
defparam \vid|v_cnt2[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N11
dffeas \vid|v_cnt2[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt2[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal5~3_combout ),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt2[1] .is_wysiwyg = "true";
defparam \vid|v_cnt2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \vid|v_cnt2[2]~15 (
// Equation(s):
// \vid|v_cnt2[2]~15_combout  = (\vid|v_cnt2 [2] & (\vid|v_cnt2[1]~14  $ (GND))) # (!\vid|v_cnt2 [2] & (!\vid|v_cnt2[1]~14  & VCC))
// \vid|v_cnt2[2]~16  = CARRY((\vid|v_cnt2 [2] & !\vid|v_cnt2[1]~14 ))

	.dataa(\vid|v_cnt2 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|v_cnt2[1]~14 ),
	.combout(\vid|v_cnt2[2]~15_combout ),
	.cout(\vid|v_cnt2[2]~16 ));
// synopsys translate_off
defparam \vid|v_cnt2[2]~15 .lut_mask = 16'hA50A;
defparam \vid|v_cnt2[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N13
dffeas \vid|v_cnt2[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt2[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal5~3_combout ),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt2[2] .is_wysiwyg = "true";
defparam \vid|v_cnt2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N14
cycloneive_lcell_comb \vid|v_cnt2[3]~17 (
// Equation(s):
// \vid|v_cnt2[3]~17_combout  = (\vid|v_cnt2 [3] & (!\vid|v_cnt2[2]~16 )) # (!\vid|v_cnt2 [3] & ((\vid|v_cnt2[2]~16 ) # (GND)))
// \vid|v_cnt2[3]~18  = CARRY((!\vid|v_cnt2[2]~16 ) # (!\vid|v_cnt2 [3]))

	.dataa(gnd),
	.datab(\vid|v_cnt2 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|v_cnt2[2]~16 ),
	.combout(\vid|v_cnt2[3]~17_combout ),
	.cout(\vid|v_cnt2[3]~18 ));
// synopsys translate_off
defparam \vid|v_cnt2[3]~17 .lut_mask = 16'h3C3F;
defparam \vid|v_cnt2[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N15
dffeas \vid|v_cnt2[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt2[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal5~3_combout ),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt2[3] .is_wysiwyg = "true";
defparam \vid|v_cnt2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneive_lcell_comb \vid|v_cnt2[4]~19 (
// Equation(s):
// \vid|v_cnt2[4]~19_combout  = (\vid|v_cnt2 [4] & (\vid|v_cnt2[3]~18  $ (GND))) # (!\vid|v_cnt2 [4] & (!\vid|v_cnt2[3]~18  & VCC))
// \vid|v_cnt2[4]~20  = CARRY((\vid|v_cnt2 [4] & !\vid|v_cnt2[3]~18 ))

	.dataa(gnd),
	.datab(\vid|v_cnt2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|v_cnt2[3]~18 ),
	.combout(\vid|v_cnt2[4]~19_combout ),
	.cout(\vid|v_cnt2[4]~20 ));
// synopsys translate_off
defparam \vid|v_cnt2[4]~19 .lut_mask = 16'hC30C;
defparam \vid|v_cnt2[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \vid|v_cnt2[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt2[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal5~3_combout ),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt2[4] .is_wysiwyg = "true";
defparam \vid|v_cnt2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneive_lcell_comb \vid|v_cnt2[5]~21 (
// Equation(s):
// \vid|v_cnt2[5]~21_combout  = (\vid|v_cnt2 [5] & (!\vid|v_cnt2[4]~20 )) # (!\vid|v_cnt2 [5] & ((\vid|v_cnt2[4]~20 ) # (GND)))
// \vid|v_cnt2[5]~22  = CARRY((!\vid|v_cnt2[4]~20 ) # (!\vid|v_cnt2 [5]))

	.dataa(gnd),
	.datab(\vid|v_cnt2 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|v_cnt2[4]~20 ),
	.combout(\vid|v_cnt2[5]~21_combout ),
	.cout(\vid|v_cnt2[5]~22 ));
// synopsys translate_off
defparam \vid|v_cnt2[5]~21 .lut_mask = 16'h3C3F;
defparam \vid|v_cnt2[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N19
dffeas \vid|v_cnt2[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt2[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal5~3_combout ),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt2[5] .is_wysiwyg = "true";
defparam \vid|v_cnt2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneive_lcell_comb \vid|v_cnt2[6]~23 (
// Equation(s):
// \vid|v_cnt2[6]~23_combout  = (\vid|v_cnt2 [6] & (\vid|v_cnt2[5]~22  $ (GND))) # (!\vid|v_cnt2 [6] & (!\vid|v_cnt2[5]~22  & VCC))
// \vid|v_cnt2[6]~24  = CARRY((\vid|v_cnt2 [6] & !\vid|v_cnt2[5]~22 ))

	.dataa(gnd),
	.datab(\vid|v_cnt2 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|v_cnt2[5]~22 ),
	.combout(\vid|v_cnt2[6]~23_combout ),
	.cout(\vid|v_cnt2[6]~24 ));
// synopsys translate_off
defparam \vid|v_cnt2[6]~23 .lut_mask = 16'hC30C;
defparam \vid|v_cnt2[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N21
dffeas \vid|v_cnt2[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt2[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal5~3_combout ),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt2[6] .is_wysiwyg = "true";
defparam \vid|v_cnt2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneive_lcell_comb \vid|v_cnt2[7]~25 (
// Equation(s):
// \vid|v_cnt2[7]~25_combout  = (\vid|v_cnt2 [7] & (!\vid|v_cnt2[6]~24 )) # (!\vid|v_cnt2 [7] & ((\vid|v_cnt2[6]~24 ) # (GND)))
// \vid|v_cnt2[7]~26  = CARRY((!\vid|v_cnt2[6]~24 ) # (!\vid|v_cnt2 [7]))

	.dataa(\vid|v_cnt2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|v_cnt2[6]~24 ),
	.combout(\vid|v_cnt2[7]~25_combout ),
	.cout(\vid|v_cnt2[7]~26 ));
// synopsys translate_off
defparam \vid|v_cnt2[7]~25 .lut_mask = 16'h5A5F;
defparam \vid|v_cnt2[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N23
dffeas \vid|v_cnt2[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt2[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal5~3_combout ),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt2[7] .is_wysiwyg = "true";
defparam \vid|v_cnt2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneive_lcell_comb \vid|v_cnt2[8]~27 (
// Equation(s):
// \vid|v_cnt2[8]~27_combout  = (\vid|v_cnt2 [8] & (\vid|v_cnt2[7]~26  $ (GND))) # (!\vid|v_cnt2 [8] & (!\vid|v_cnt2[7]~26  & VCC))
// \vid|v_cnt2[8]~28  = CARRY((\vid|v_cnt2 [8] & !\vid|v_cnt2[7]~26 ))

	.dataa(gnd),
	.datab(\vid|v_cnt2 [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|v_cnt2[7]~26 ),
	.combout(\vid|v_cnt2[8]~27_combout ),
	.cout(\vid|v_cnt2[8]~28 ));
// synopsys translate_off
defparam \vid|v_cnt2[8]~27 .lut_mask = 16'hC30C;
defparam \vid|v_cnt2[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N25
dffeas \vid|v_cnt2[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt2[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal5~3_combout ),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt2[8] .is_wysiwyg = "true";
defparam \vid|v_cnt2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneive_lcell_comb \vid|v_cnt2[9]~29 (
// Equation(s):
// \vid|v_cnt2[9]~29_combout  = (\vid|v_cnt2 [9] & (!\vid|v_cnt2[8]~28 )) # (!\vid|v_cnt2 [9] & ((\vid|v_cnt2[8]~28 ) # (GND)))
// \vid|v_cnt2[9]~30  = CARRY((!\vid|v_cnt2[8]~28 ) # (!\vid|v_cnt2 [9]))

	.dataa(\vid|v_cnt2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|v_cnt2[8]~28 ),
	.combout(\vid|v_cnt2[9]~29_combout ),
	.cout(\vid|v_cnt2[9]~30 ));
// synopsys translate_off
defparam \vid|v_cnt2[9]~29 .lut_mask = 16'h5A5F;
defparam \vid|v_cnt2[9]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N27
dffeas \vid|v_cnt2[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt2[9]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal5~3_combout ),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt2[9] .is_wysiwyg = "true";
defparam \vid|v_cnt2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneive_lcell_comb \vid|v_cnt2[10]~31 (
// Equation(s):
// \vid|v_cnt2[10]~31_combout  = \vid|v_cnt2 [10] $ (!\vid|v_cnt2[9]~30 )

	.dataa(gnd),
	.datab(\vid|v_cnt2 [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vid|v_cnt2[9]~30 ),
	.combout(\vid|v_cnt2[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vid|v_cnt2[10]~31 .lut_mask = 16'hC3C3;
defparam \vid|v_cnt2[10]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y21_N29
dffeas \vid|v_cnt2[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|v_cnt2[10]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|Equal5~3_combout ),
	.sload(gnd),
	.ena(\vid|v_cnt[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|v_cnt2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|v_cnt2[10] .is_wysiwyg = "true";
defparam \vid|v_cnt2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[2][6]~14 (
// Equation(s):
// \vid|Mult0|mult_core|romout[2][6]~14_combout  = (\vid|v_cnt2 [9] & (\vid|v_cnt2 [8] & !\vid|v_cnt2 [10])) # (!\vid|v_cnt2 [9] & ((\vid|v_cnt2 [10])))

	.dataa(gnd),
	.datab(\vid|v_cnt2 [8]),
	.datac(\vid|v_cnt2 [9]),
	.datad(\vid|v_cnt2 [10]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[2][6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[2][6]~14 .lut_mask = 16'h0FC0;
defparam \vid|Mult0|mult_core|romout[2][6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[1][10] (
// Equation(s):
// \vid|Mult0|mult_core|romout[1][10]~combout  = (\vid|v_cnt2 [5] & (\vid|v_cnt2 [7] $ (((\vid|v_cnt2 [4] & !\vid|v_cnt2 [6]))))) # (!\vid|v_cnt2 [5] & ((\vid|v_cnt2 [7] & ((\vid|v_cnt2 [4]) # (!\vid|v_cnt2 [6]))) # (!\vid|v_cnt2 [7] & ((\vid|v_cnt2 [6])))))

	.dataa(\vid|v_cnt2 [7]),
	.datab(\vid|v_cnt2 [4]),
	.datac(\vid|v_cnt2 [5]),
	.datad(\vid|v_cnt2 [6]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[1][10]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[1][10] .lut_mask = 16'hAD6A;
defparam \vid|Mult0|mult_core|romout[1][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[1][9] (
// Equation(s):
// \vid|Mult0|mult_core|romout[1][9]~combout  = (\vid|v_cnt2 [4] & (\vid|v_cnt2 [6] $ (((\vid|v_cnt2 [7] & !\vid|v_cnt2 [5]))))) # (!\vid|v_cnt2 [4] & ((\vid|v_cnt2 [5] & ((\vid|v_cnt2 [7]) # (!\vid|v_cnt2 [6]))) # (!\vid|v_cnt2 [5] & ((\vid|v_cnt2 [6])))))

	.dataa(\vid|v_cnt2 [7]),
	.datab(\vid|v_cnt2 [4]),
	.datac(\vid|v_cnt2 [5]),
	.datad(\vid|v_cnt2 [6]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[1][9]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[1][9] .lut_mask = 16'hE738;
defparam \vid|Mult0|mult_core|romout[1][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[0][12]~0 (
// Equation(s):
// \vid|Mult0|mult_core|romout[0][12]~0_combout  = (\vid|v_cnt2 [3] & ((\vid|v_cnt2 [2]) # ((\vid|v_cnt2 [1] & \vid|v_cnt2 [0]))))

	.dataa(\vid|v_cnt2 [1]),
	.datab(\vid|v_cnt2 [2]),
	.datac(\vid|v_cnt2 [3]),
	.datad(\vid|v_cnt2 [0]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[0][12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[0][12]~0 .lut_mask = 16'hE0C0;
defparam \vid|Mult0|mult_core|romout[0][12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[1][8] (
// Equation(s):
// \vid|Mult0|mult_core|romout[1][8]~combout  = (\vid|v_cnt2 [7] & (\vid|v_cnt2 [5] $ (((!\vid|v_cnt2 [4] & \vid|v_cnt2 [6]))))) # (!\vid|v_cnt2 [7] & ((\vid|v_cnt2 [4] & ((\vid|v_cnt2 [6]) # (!\vid|v_cnt2 [5]))) # (!\vid|v_cnt2 [4] & (\vid|v_cnt2 [5]))))

	.dataa(\vid|v_cnt2 [7]),
	.datab(\vid|v_cnt2 [4]),
	.datac(\vid|v_cnt2 [5]),
	.datad(\vid|v_cnt2 [6]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[1][8]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[1][8] .lut_mask = 16'hD6B4;
defparam \vid|Mult0|mult_core|romout[1][8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[0][11]~2 (
// Equation(s):
// \vid|Mult0|mult_core|romout[0][11]~2_combout  = (\vid|v_cnt2 [2] & (\vid|v_cnt2 [1] & (!\vid|v_cnt2 [3]))) # (!\vid|v_cnt2 [2] & (\vid|v_cnt2 [3] & ((!\vid|v_cnt2 [0]) # (!\vid|v_cnt2 [1]))))

	.dataa(\vid|v_cnt2 [1]),
	.datab(\vid|v_cnt2 [2]),
	.datac(\vid|v_cnt2 [3]),
	.datad(\vid|v_cnt2 [0]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[0][11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[0][11]~2 .lut_mask = 16'h1838;
defparam \vid|Mult0|mult_core|romout[0][11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[1][7]~1 (
// Equation(s):
// \vid|Mult0|mult_core|romout[1][7]~1_combout  = (\vid|v_cnt2 [7] & ((\vid|v_cnt2 [4] & ((\vid|v_cnt2 [5]) # (\vid|v_cnt2 [6]))) # (!\vid|v_cnt2 [4] & ((!\vid|v_cnt2 [6]))))) # (!\vid|v_cnt2 [7] & (\vid|v_cnt2 [4] $ (((\vid|v_cnt2 [5] & \vid|v_cnt2 [6])))))

	.dataa(\vid|v_cnt2 [7]),
	.datab(\vid|v_cnt2 [4]),
	.datac(\vid|v_cnt2 [5]),
	.datad(\vid|v_cnt2 [6]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[1][7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[1][7]~1 .lut_mask = 16'h9CE6;
defparam \vid|Mult0|mult_core|romout[1][7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[1][6] (
// Equation(s):
// \vid|Mult0|mult_core|romout[1][6]~combout  = \vid|v_cnt2 [7] $ (((\vid|v_cnt2 [5] & (\vid|v_cnt2 [4] & !\vid|v_cnt2 [6])) # (!\vid|v_cnt2 [5] & ((\vid|v_cnt2 [6])))))

	.dataa(\vid|v_cnt2 [7]),
	.datab(\vid|v_cnt2 [4]),
	.datac(\vid|v_cnt2 [5]),
	.datad(\vid|v_cnt2 [6]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[1][6]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[1][6] .lut_mask = 16'hA56A;
defparam \vid|Mult0|mult_core|romout[1][6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[0][10] (
// Equation(s):
// \vid|Mult0|mult_core|romout[0][10]~combout  = (\vid|v_cnt2 [1] & (\vid|v_cnt2 [3] $ (((!\vid|v_cnt2 [2] & \vid|v_cnt2 [0]))))) # (!\vid|v_cnt2 [1] & ((\vid|v_cnt2 [2] & ((\vid|v_cnt2 [0]) # (!\vid|v_cnt2 [3]))) # (!\vid|v_cnt2 [2] & (\vid|v_cnt2 [3]))))

	.dataa(\vid|v_cnt2 [1]),
	.datab(\vid|v_cnt2 [2]),
	.datac(\vid|v_cnt2 [3]),
	.datad(\vid|v_cnt2 [0]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[0][10]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[0][10] .lut_mask = 16'hD6B4;
defparam \vid|Mult0|mult_core|romout[0][10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[1][5]~3 (
// Equation(s):
// \vid|Mult0|mult_core|romout[1][5]~3_combout  = \vid|v_cnt2 [6] $ (((!\vid|v_cnt2 [4] & \vid|v_cnt2 [5])))

	.dataa(gnd),
	.datab(\vid|v_cnt2 [4]),
	.datac(\vid|v_cnt2 [5]),
	.datad(\vid|v_cnt2 [6]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[1][5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[1][5]~3 .lut_mask = 16'hCF30;
defparam \vid|Mult0|mult_core|romout[1][5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[0][9] (
// Equation(s):
// \vid|Mult0|mult_core|romout[0][9]~combout  = (\vid|v_cnt2 [1] & ((\vid|v_cnt2 [2] & ((\vid|v_cnt2 [3]) # (\vid|v_cnt2 [0]))) # (!\vid|v_cnt2 [2] & ((!\vid|v_cnt2 [0]))))) # (!\vid|v_cnt2 [1] & (\vid|v_cnt2 [2] $ (((\vid|v_cnt2 [3] & \vid|v_cnt2 [0])))))

	.dataa(\vid|v_cnt2 [1]),
	.datab(\vid|v_cnt2 [2]),
	.datac(\vid|v_cnt2 [3]),
	.datad(\vid|v_cnt2 [0]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[0][9]~combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[0][9] .lut_mask = 16'h9CE6;
defparam \vid|Mult0|mult_core|romout[0][9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[1][4]~4 (
// Equation(s):
// \vid|Mult0|mult_core|romout[1][4]~4_combout  = \vid|v_cnt2 [5] $ (\vid|v_cnt2 [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid|v_cnt2 [5]),
	.datad(\vid|v_cnt2 [4]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[1][4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[1][4]~4 .lut_mask = 16'h0FF0;
defparam \vid|Mult0|mult_core|romout[1][4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[0][8]~5 (
// Equation(s):
// \vid|Mult0|mult_core|romout[0][8]~5_combout  = (\vid|v_cnt2 [3] & (\vid|v_cnt2 [1] $ (((\vid|v_cnt2 [2] & !\vid|v_cnt2 [0]))))) # (!\vid|v_cnt2 [3] & ((\vid|v_cnt2 [1] & ((\vid|v_cnt2 [2]) # (!\vid|v_cnt2 [0]))) # (!\vid|v_cnt2 [1] & ((\vid|v_cnt2 
// [0])))))

	.dataa(\vid|v_cnt2 [1]),
	.datab(\vid|v_cnt2 [2]),
	.datac(\vid|v_cnt2 [3]),
	.datad(\vid|v_cnt2 [0]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[0][8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[0][8]~5 .lut_mask = 16'hAD6A;
defparam \vid|Mult0|mult_core|romout[0][8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[0][7]~6 (
// Equation(s):
// \vid|Mult0|mult_core|romout[0][7]~6_combout  = (\vid|v_cnt2 [2] & (\vid|v_cnt2 [0] $ (((\vid|v_cnt2 [1] & !\vid|v_cnt2 [3]))))) # (!\vid|v_cnt2 [2] & ((\vid|v_cnt2 [3] & ((\vid|v_cnt2 [1]) # (!\vid|v_cnt2 [0]))) # (!\vid|v_cnt2 [3] & ((\vid|v_cnt2 
// [0])))))

	.dataa(\vid|v_cnt2 [1]),
	.datab(\vid|v_cnt2 [2]),
	.datac(\vid|v_cnt2 [3]),
	.datad(\vid|v_cnt2 [0]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[0][7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[0][7]~6 .lut_mask = 16'hE738;
defparam \vid|Mult0|mult_core|romout[0][7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  = (\vid|Mult0|mult_core|romout[0][7]~6_combout  & (\vid|v_cnt2 [4] $ (VCC))) # (!\vid|Mult0|mult_core|romout[0][7]~6_combout  & (\vid|v_cnt2 [4] & VCC))
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  = CARRY((\vid|Mult0|mult_core|romout[0][7]~6_combout  & \vid|v_cnt2 [4]))

	.dataa(\vid|Mult0|mult_core|romout[0][7]~6_combout ),
	.datab(\vid|v_cnt2 [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  = (\vid|Mult0|mult_core|romout[1][4]~4_combout  & ((\vid|Mult0|mult_core|romout[0][8]~5_combout  & (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1  & VCC)) # 
// (!\vid|Mult0|mult_core|romout[0][8]~5_combout  & (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )))) # (!\vid|Mult0|mult_core|romout[1][4]~4_combout  & ((\vid|Mult0|mult_core|romout[0][8]~5_combout  & 
// (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # (!\vid|Mult0|mult_core|romout[0][8]~5_combout  & ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3  = CARRY((\vid|Mult0|mult_core|romout[1][4]~4_combout  & (!\vid|Mult0|mult_core|romout[0][8]~5_combout  & !\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 )) # 
// (!\vid|Mult0|mult_core|romout[1][4]~4_combout  & ((!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ) # (!\vid|Mult0|mult_core|romout[0][8]~5_combout ))))

	.dataa(\vid|Mult0|mult_core|romout[1][4]~4_combout ),
	.datab(\vid|Mult0|mult_core|romout[0][8]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 ),
	.combout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  = ((\vid|Mult0|mult_core|romout[1][5]~3_combout  $ (\vid|Mult0|mult_core|romout[0][9]~combout  $ (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  = CARRY((\vid|Mult0|mult_core|romout[1][5]~3_combout  & ((\vid|Mult0|mult_core|romout[0][9]~combout ) # (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ))) # 
// (!\vid|Mult0|mult_core|romout[1][5]~3_combout  & (\vid|Mult0|mult_core|romout[0][9]~combout  & !\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vid|Mult0|mult_core|romout[1][5]~3_combout ),
	.datab(\vid|Mult0|mult_core|romout[0][9]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3 ),
	.combout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  = (\vid|Mult0|mult_core|romout[1][6]~combout  & ((\vid|Mult0|mult_core|romout[0][10]~combout  & (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5  & VCC)) # 
// (!\vid|Mult0|mult_core|romout[0][10]~combout  & (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )))) # (!\vid|Mult0|mult_core|romout[1][6]~combout  & ((\vid|Mult0|mult_core|romout[0][10]~combout  & 
// (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # (!\vid|Mult0|mult_core|romout[0][10]~combout  & ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7  = CARRY((\vid|Mult0|mult_core|romout[1][6]~combout  & (!\vid|Mult0|mult_core|romout[0][10]~combout  & !\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 )) # 
// (!\vid|Mult0|mult_core|romout[1][6]~combout  & ((!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ) # (!\vid|Mult0|mult_core|romout[0][10]~combout ))))

	.dataa(\vid|Mult0|mult_core|romout[1][6]~combout ),
	.datab(\vid|Mult0|mult_core|romout[0][10]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 ),
	.combout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  = ((\vid|Mult0|mult_core|romout[0][11]~2_combout  $ (\vid|Mult0|mult_core|romout[1][7]~1_combout  $ (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  = CARRY((\vid|Mult0|mult_core|romout[0][11]~2_combout  & ((\vid|Mult0|mult_core|romout[1][7]~1_combout ) # (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ))) # 
// (!\vid|Mult0|mult_core|romout[0][11]~2_combout  & (\vid|Mult0|mult_core|romout[1][7]~1_combout  & !\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vid|Mult0|mult_core|romout[0][11]~2_combout ),
	.datab(\vid|Mult0|mult_core|romout[1][7]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7 ),
	.combout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  = (\vid|Mult0|mult_core|romout[0][12]~0_combout  & ((\vid|Mult0|mult_core|romout[1][8]~combout  & (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9  & VCC)) # 
// (!\vid|Mult0|mult_core|romout[1][8]~combout  & (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )))) # (!\vid|Mult0|mult_core|romout[0][12]~0_combout  & ((\vid|Mult0|mult_core|romout[1][8]~combout  & 
// (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # (!\vid|Mult0|mult_core|romout[1][8]~combout  & ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (GND)))))
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  = CARRY((\vid|Mult0|mult_core|romout[0][12]~0_combout  & (!\vid|Mult0|mult_core|romout[1][8]~combout  & !\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 )) # 
// (!\vid|Mult0|mult_core|romout[0][12]~0_combout  & ((!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ) # (!\vid|Mult0|mult_core|romout[1][8]~combout ))))

	.dataa(\vid|Mult0|mult_core|romout[0][12]~0_combout ),
	.datab(\vid|Mult0|mult_core|romout[1][8]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 ),
	.combout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.cout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 (
// Equation(s):
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  = (\vid|Mult0|mult_core|romout[1][9]~combout  & (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  $ (GND))) # (!\vid|Mult0|mult_core|romout[1][9]~combout  & 
// (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11  & VCC))
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13  = CARRY((\vid|Mult0|mult_core|romout[1][9]~combout  & !\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ))

	.dataa(gnd),
	.datab(\vid|Mult0|mult_core|romout[1][9]~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11 ),
	.combout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.cout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .lut_mask = 16'hC30C;
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 (
// Equation(s):
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  = (\vid|Mult0|mult_core|romout[1][10]~combout  & (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 )) # (!\vid|Mult0|mult_core|romout[1][10]~combout  & 
// ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (GND)))
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  = CARRY((!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ) # (!\vid|Mult0|mult_core|romout[1][10]~combout ))

	.dataa(\vid|Mult0|mult_core|romout[1][10]~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 ),
	.combout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.cout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .lut_mask = 16'h5A5F;
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[2][5]~7 (
// Equation(s):
// \vid|Mult0|mult_core|romout[2][5]~7_combout  = \vid|v_cnt2 [10] $ (((!\vid|v_cnt2 [8] & \vid|v_cnt2 [9])))

	.dataa(gnd),
	.datab(\vid|v_cnt2 [8]),
	.datac(\vid|v_cnt2 [9]),
	.datad(\vid|v_cnt2 [10]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[2][5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[2][5]~7 .lut_mask = 16'hCF30;
defparam \vid|Mult0|mult_core|romout[2][5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[2][4]~8 (
// Equation(s):
// \vid|Mult0|mult_core|romout[2][4]~8_combout  = \vid|v_cnt2 [9] $ (\vid|v_cnt2 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid|v_cnt2 [9]),
	.datad(\vid|v_cnt2 [8]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[2][4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[2][4]~8 .lut_mask = 16'h0FF0;
defparam \vid|Mult0|mult_core|romout[2][4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 (
// Equation(s):
// \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  = (\vid|v_cnt2 [8] & (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  $ (VCC))) # (!\vid|v_cnt2 [8] & 
// (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout  & VCC))
// \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  = CARRY((\vid|v_cnt2 [8] & \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ))

	.dataa(\vid|v_cnt2 [8]),
	.datab(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.cout(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  = (\vid|Mult0|mult_core|romout[2][4]~8_combout  & ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// (\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1  & VCC)) # (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )))) # 
// (!\vid|Mult0|mult_core|romout[2][4]~8_combout  & ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # 
// (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & ((\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # (GND)))))
// \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3  = CARRY((\vid|Mult0|mult_core|romout[2][4]~8_combout  & (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout  & 
// !\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 )) # (!\vid|Mult0|mult_core|romout[2][4]~8_combout  & ((!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ) # 
// (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ))))

	.dataa(\vid|Mult0|mult_core|romout[2][4]~8_combout ),
	.datab(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 ),
	.combout(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.cout(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 (
// Equation(s):
// \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  = ((\vid|Mult0|mult_core|romout[2][5]~7_combout  $ (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  $ 
// (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))) # (GND)
// \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  = CARRY((\vid|Mult0|mult_core|romout[2][5]~7_combout  & ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ) # 
// (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ))) # (!\vid|Mult0|mult_core|romout[2][5]~7_combout  & (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout  & 
// !\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 )))

	.dataa(\vid|Mult0|mult_core|romout[2][5]~7_combout ),
	.datab(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~3 ),
	.combout(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.cout(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 (
// Equation(s):
// \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  = (\vid|Mult0|mult_core|romout[2][6]~14_combout  & ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// (\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5  & VCC)) # (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )))) # 
// (!\vid|Mult0|mult_core|romout[2][6]~14_combout  & ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # 
// (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & ((\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # (GND)))))
// \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7  = CARRY((\vid|Mult0|mult_core|romout[2][6]~14_combout  & (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout  & 
// !\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 )) # (!\vid|Mult0|mult_core|romout[2][6]~14_combout  & ((!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ) # 
// (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ))))

	.dataa(\vid|Mult0|mult_core|romout[2][6]~14_combout ),
	.datab(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 ),
	.combout(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.cout(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N12
cycloneive_lcell_comb \vid|Add0~1 (
// Equation(s):
// \vid|Add0~1_cout  = CARRY(\vid|h_cnt [2])

	.dataa(gnd),
	.datab(\vid|h_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vid|Add0~1_cout ));
// synopsys translate_off
defparam \vid|Add0~1 .lut_mask = 16'h00CC;
defparam \vid|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \vid|Add0~2 (
// Equation(s):
// \vid|Add0~2_combout  = (\vid|h_cnt [3] & (!\vid|Add0~1_cout )) # (!\vid|h_cnt [3] & ((\vid|Add0~1_cout ) # (GND)))
// \vid|Add0~3  = CARRY((!\vid|Add0~1_cout ) # (!\vid|h_cnt [3]))

	.dataa(gnd),
	.datab(\vid|h_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add0~1_cout ),
	.combout(\vid|Add0~2_combout ),
	.cout(\vid|Add0~3 ));
// synopsys translate_off
defparam \vid|Add0~2 .lut_mask = 16'h3C3F;
defparam \vid|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneive_lcell_comb \vid|Add0~4 (
// Equation(s):
// \vid|Add0~4_combout  = (\vid|h_cnt [4] & (\vid|Add0~3  $ (GND))) # (!\vid|h_cnt [4] & (!\vid|Add0~3  & VCC))
// \vid|Add0~5  = CARRY((\vid|h_cnt [4] & !\vid|Add0~3 ))

	.dataa(\vid|h_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add0~3 ),
	.combout(\vid|Add0~4_combout ),
	.cout(\vid|Add0~5 ));
// synopsys translate_off
defparam \vid|Add0~4 .lut_mask = 16'hA50A;
defparam \vid|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N18
cycloneive_lcell_comb \vid|Add0~6 (
// Equation(s):
// \vid|Add0~6_combout  = (\vid|h_cnt [5] & (!\vid|Add0~5 )) # (!\vid|h_cnt [5] & ((\vid|Add0~5 ) # (GND)))
// \vid|Add0~7  = CARRY((!\vid|Add0~5 ) # (!\vid|h_cnt [5]))

	.dataa(\vid|h_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add0~5 ),
	.combout(\vid|Add0~6_combout ),
	.cout(\vid|Add0~7 ));
// synopsys translate_off
defparam \vid|Add0~6 .lut_mask = 16'h5A5F;
defparam \vid|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneive_lcell_comb \vid|Add0~8 (
// Equation(s):
// \vid|Add0~8_combout  = (\vid|h_cnt [6] & ((GND) # (!\vid|Add0~7 ))) # (!\vid|h_cnt [6] & (\vid|Add0~7  $ (GND)))
// \vid|Add0~9  = CARRY((\vid|h_cnt [6]) # (!\vid|Add0~7 ))

	.dataa(\vid|h_cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add0~7 ),
	.combout(\vid|Add0~8_combout ),
	.cout(\vid|Add0~9 ));
// synopsys translate_off
defparam \vid|Add0~8 .lut_mask = 16'h5AAF;
defparam \vid|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N22
cycloneive_lcell_comb \vid|Add0~10 (
// Equation(s):
// \vid|Add0~10_combout  = (\vid|h_cnt [7] & (\vid|Add0~9  & VCC)) # (!\vid|h_cnt [7] & (!\vid|Add0~9 ))
// \vid|Add0~11  = CARRY((!\vid|h_cnt [7] & !\vid|Add0~9 ))

	.dataa(gnd),
	.datab(\vid|h_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add0~9 ),
	.combout(\vid|Add0~10_combout ),
	.cout(\vid|Add0~11 ));
// synopsys translate_off
defparam \vid|Add0~10 .lut_mask = 16'hC303;
defparam \vid|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \vid|Add0~12 (
// Equation(s):
// \vid|Add0~12_combout  = (\vid|h_cnt [8] & ((GND) # (!\vid|Add0~11 ))) # (!\vid|h_cnt [8] & (\vid|Add0~11  $ (GND)))
// \vid|Add0~13  = CARRY((\vid|h_cnt [8]) # (!\vid|Add0~11 ))

	.dataa(gnd),
	.datab(\vid|h_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add0~11 ),
	.combout(\vid|Add0~12_combout ),
	.cout(\vid|Add0~13 ));
// synopsys translate_off
defparam \vid|Add0~12 .lut_mask = 16'h3CCF;
defparam \vid|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N26
cycloneive_lcell_comb \vid|Add0~14 (
// Equation(s):
// \vid|Add0~14_combout  = (\vid|h_cnt [9] & (\vid|Add0~13  & VCC)) # (!\vid|h_cnt [9] & (!\vid|Add0~13 ))
// \vid|Add0~15  = CARRY((!\vid|h_cnt [9] & !\vid|Add0~13 ))

	.dataa(\vid|h_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add0~13 ),
	.combout(\vid|Add0~14_combout ),
	.cout(\vid|Add0~15 ));
// synopsys translate_off
defparam \vid|Add0~14 .lut_mask = 16'hA505;
defparam \vid|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N28
cycloneive_lcell_comb \vid|Add0~16 (
// Equation(s):
// \vid|Add0~16_combout  = (\vid|h_cnt [10] & ((GND) # (!\vid|Add0~15 ))) # (!\vid|h_cnt [10] & (\vid|Add0~15  $ (GND)))
// \vid|Add0~17  = CARRY((\vid|h_cnt [10]) # (!\vid|Add0~15 ))

	.dataa(gnd),
	.datab(\vid|h_cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Add0~15 ),
	.combout(\vid|Add0~16_combout ),
	.cout(\vid|Add0~17 ));
// synopsys translate_off
defparam \vid|Add0~16 .lut_mask = 16'h3CCF;
defparam \vid|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N30
cycloneive_lcell_comb \vid|Add0~18 (
// Equation(s):
// \vid|Add0~18_combout  = !\vid|Add0~17 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vid|Add0~17 ),
	.combout(\vid|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Add0~18 .lut_mask = 16'h0F0F;
defparam \vid|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[0][10]~9 (
// Equation(s):
// \vid|Mult0|mult_core|romout[0][10]~9_combout  = \vid|v_cnt2 [3] $ (((\vid|v_cnt2 [1] & ((\vid|v_cnt2 [2]) # (!\vid|v_cnt2 [0]))) # (!\vid|v_cnt2 [1] & ((!\vid|v_cnt2 [2])))))

	.dataa(\vid|v_cnt2 [3]),
	.datab(\vid|v_cnt2 [1]),
	.datac(\vid|v_cnt2 [0]),
	.datad(\vid|v_cnt2 [2]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[0][10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[0][10]~9 .lut_mask = 16'h6695;
defparam \vid|Mult0|mult_core|romout[0][10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[0][5]~10 (
// Equation(s):
// \vid|Mult0|mult_core|romout[0][5]~10_combout  = \vid|v_cnt2 [2] $ (((\vid|v_cnt2 [1] & !\vid|v_cnt2 [0])))

	.dataa(gnd),
	.datab(\vid|v_cnt2 [1]),
	.datac(\vid|v_cnt2 [0]),
	.datad(\vid|v_cnt2 [2]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[0][5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[0][5]~10 .lut_mask = 16'hF30C;
defparam \vid|Mult0|mult_core|romout[0][5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[0][4]~11 (
// Equation(s):
// \vid|Mult0|mult_core|romout[0][4]~11_combout  = \vid|v_cnt2 [1] $ (\vid|v_cnt2 [0])

	.dataa(gnd),
	.datab(\vid|v_cnt2 [1]),
	.datac(\vid|v_cnt2 [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[0][4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[0][4]~11 .lut_mask = 16'h3C3C;
defparam \vid|Mult0|mult_core|romout[0][4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \vid|address_in[3]~15 (
// Equation(s):
// \vid|address_in[3]~15_combout  = (\vid|Add0~2_combout  & (\vid|v_cnt2 [0] $ (VCC))) # (!\vid|Add0~2_combout  & (\vid|v_cnt2 [0] & VCC))
// \vid|address_in[3]~16  = CARRY((\vid|Add0~2_combout  & \vid|v_cnt2 [0]))

	.dataa(\vid|Add0~2_combout ),
	.datab(\vid|v_cnt2 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vid|address_in[3]~15_combout ),
	.cout(\vid|address_in[3]~16 ));
// synopsys translate_off
defparam \vid|address_in[3]~15 .lut_mask = 16'h6688;
defparam \vid|address_in[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N6
cycloneive_lcell_comb \vid|address_in[4]~17 (
// Equation(s):
// \vid|address_in[4]~17_combout  = (\vid|Add0~4_combout  & ((\vid|Mult0|mult_core|romout[0][4]~11_combout  & (\vid|address_in[3]~16  & VCC)) # (!\vid|Mult0|mult_core|romout[0][4]~11_combout  & (!\vid|address_in[3]~16 )))) # (!\vid|Add0~4_combout  & 
// ((\vid|Mult0|mult_core|romout[0][4]~11_combout  & (!\vid|address_in[3]~16 )) # (!\vid|Mult0|mult_core|romout[0][4]~11_combout  & ((\vid|address_in[3]~16 ) # (GND)))))
// \vid|address_in[4]~18  = CARRY((\vid|Add0~4_combout  & (!\vid|Mult0|mult_core|romout[0][4]~11_combout  & !\vid|address_in[3]~16 )) # (!\vid|Add0~4_combout  & ((!\vid|address_in[3]~16 ) # (!\vid|Mult0|mult_core|romout[0][4]~11_combout ))))

	.dataa(\vid|Add0~4_combout ),
	.datab(\vid|Mult0|mult_core|romout[0][4]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[3]~16 ),
	.combout(\vid|address_in[4]~17_combout ),
	.cout(\vid|address_in[4]~18 ));
// synopsys translate_off
defparam \vid|address_in[4]~17 .lut_mask = 16'h9617;
defparam \vid|address_in[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneive_lcell_comb \vid|address_in[5]~19 (
// Equation(s):
// \vid|address_in[5]~19_combout  = ((\vid|Add0~6_combout  $ (\vid|Mult0|mult_core|romout[0][5]~10_combout  $ (!\vid|address_in[4]~18 )))) # (GND)
// \vid|address_in[5]~20  = CARRY((\vid|Add0~6_combout  & ((\vid|Mult0|mult_core|romout[0][5]~10_combout ) # (!\vid|address_in[4]~18 ))) # (!\vid|Add0~6_combout  & (\vid|Mult0|mult_core|romout[0][5]~10_combout  & !\vid|address_in[4]~18 )))

	.dataa(\vid|Add0~6_combout ),
	.datab(\vid|Mult0|mult_core|romout[0][5]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[4]~18 ),
	.combout(\vid|address_in[5]~19_combout ),
	.cout(\vid|address_in[5]~20 ));
// synopsys translate_off
defparam \vid|address_in[5]~19 .lut_mask = 16'h698E;
defparam \vid|address_in[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \vid|address_in[6]~21 (
// Equation(s):
// \vid|address_in[6]~21_combout  = (\vid|Mult0|mult_core|romout[0][10]~9_combout  & ((\vid|Add0~8_combout  & (!\vid|address_in[5]~20 )) # (!\vid|Add0~8_combout  & ((\vid|address_in[5]~20 ) # (GND))))) # (!\vid|Mult0|mult_core|romout[0][10]~9_combout  & 
// ((\vid|Add0~8_combout  & (\vid|address_in[5]~20  & VCC)) # (!\vid|Add0~8_combout  & (!\vid|address_in[5]~20 ))))
// \vid|address_in[6]~22  = CARRY((\vid|Mult0|mult_core|romout[0][10]~9_combout  & ((!\vid|address_in[5]~20 ) # (!\vid|Add0~8_combout ))) # (!\vid|Mult0|mult_core|romout[0][10]~9_combout  & (!\vid|Add0~8_combout  & !\vid|address_in[5]~20 )))

	.dataa(\vid|Mult0|mult_core|romout[0][10]~9_combout ),
	.datab(\vid|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[5]~20 ),
	.combout(\vid|address_in[6]~21_combout ),
	.cout(\vid|address_in[6]~22 ));
// synopsys translate_off
defparam \vid|address_in[6]~21 .lut_mask = 16'h692B;
defparam \vid|address_in[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneive_lcell_comb \vid|address_in[7]~23 (
// Equation(s):
// \vid|address_in[7]~23_combout  = ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  $ (\vid|Add0~10_combout  $ (!\vid|address_in[6]~22 )))) # (GND)
// \vid|address_in[7]~24  = CARRY((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & ((\vid|Add0~10_combout ) # (!\vid|address_in[6]~22 ))) # (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout  & (\vid|Add0~10_combout  & 
// !\vid|address_in[6]~22 )))

	.dataa(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~0_combout ),
	.datab(\vid|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[6]~22 ),
	.combout(\vid|address_in[7]~23_combout ),
	.cout(\vid|address_in[7]~24 ));
// synopsys translate_off
defparam \vid|address_in[7]~23 .lut_mask = 16'h698E;
defparam \vid|address_in[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneive_lcell_comb \vid|address_in[8]~25 (
// Equation(s):
// \vid|address_in[8]~25_combout  = (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vid|Add0~12_combout  & (\vid|address_in[7]~24  & VCC)) # (!\vid|Add0~12_combout  & (!\vid|address_in[7]~24 )))) # 
// (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((\vid|Add0~12_combout  & (!\vid|address_in[7]~24 )) # (!\vid|Add0~12_combout  & ((\vid|address_in[7]~24 ) # (GND)))))
// \vid|address_in[8]~26  = CARRY((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & (!\vid|Add0~12_combout  & !\vid|address_in[7]~24 )) # (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout  & ((!\vid|address_in[7]~24 ) 
// # (!\vid|Add0~12_combout ))))

	.dataa(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vid|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[7]~24 ),
	.combout(\vid|address_in[8]~25_combout ),
	.cout(\vid|address_in[8]~26 ));
// synopsys translate_off
defparam \vid|address_in[8]~25 .lut_mask = 16'h9617;
defparam \vid|address_in[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N16
cycloneive_lcell_comb \vid|address_in[9]~27 (
// Equation(s):
// \vid|address_in[9]~27_combout  = ((\vid|Add0~14_combout  $ (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  $ (!\vid|address_in[8]~26 )))) # (GND)
// \vid|address_in[9]~28  = CARRY((\vid|Add0~14_combout  & ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ) # (!\vid|address_in[8]~26 ))) # (!\vid|Add0~14_combout  & (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout  & 
// !\vid|address_in[8]~26 )))

	.dataa(\vid|Add0~14_combout ),
	.datab(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[8]~26 ),
	.combout(\vid|address_in[9]~27_combout ),
	.cout(\vid|address_in[9]~28 ));
// synopsys translate_off
defparam \vid|address_in[9]~27 .lut_mask = 16'h698E;
defparam \vid|address_in[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneive_lcell_comb \vid|address_in[10]~29 (
// Equation(s):
// \vid|address_in[10]~29_combout  = (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vid|Add0~16_combout  & (\vid|address_in[9]~28  & VCC)) # (!\vid|Add0~16_combout  & (!\vid|address_in[9]~28 )))) # 
// (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((\vid|Add0~16_combout  & (!\vid|address_in[9]~28 )) # (!\vid|Add0~16_combout  & ((\vid|address_in[9]~28 ) # (GND)))))
// \vid|address_in[10]~30  = CARRY((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & (!\vid|Add0~16_combout  & !\vid|address_in[9]~28 )) # (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout  & ((!\vid|address_in[9]~28 ) 
// # (!\vid|Add0~16_combout ))))

	.dataa(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vid|Add0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[9]~28 ),
	.combout(\vid|address_in[10]~29_combout ),
	.cout(\vid|address_in[10]~30 ));
// synopsys translate_off
defparam \vid|address_in[10]~29 .lut_mask = 16'h9617;
defparam \vid|address_in[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneive_lcell_comb \vid|address_in[11]~31 (
// Equation(s):
// \vid|address_in[11]~31_combout  = ((\vid|Add0~18_combout  $ (\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  $ (!\vid|address_in[10]~30 )))) # (GND)
// \vid|address_in[11]~32  = CARRY((\vid|Add0~18_combout  & ((\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ) # (!\vid|address_in[10]~30 ))) # (!\vid|Add0~18_combout  & 
// (\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout  & !\vid|address_in[10]~30 )))

	.dataa(\vid|Add0~18_combout ),
	.datab(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[10]~30 ),
	.combout(\vid|address_in[11]~31_combout ),
	.cout(\vid|address_in[11]~32 ));
// synopsys translate_off
defparam \vid|address_in[11]~31 .lut_mask = 16'h698E;
defparam \vid|address_in[11]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \vid|address_in[12]~33 (
// Equation(s):
// \vid|address_in[12]~33_combout  = (\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vid|Add0~18_combout  & (\vid|address_in[11]~32  & VCC)) # (!\vid|Add0~18_combout  & (!\vid|address_in[11]~32 )))) # 
// (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & ((\vid|Add0~18_combout  & (!\vid|address_in[11]~32 )) # (!\vid|Add0~18_combout  & ((\vid|address_in[11]~32 ) # (GND)))))
// \vid|address_in[12]~34  = CARRY((\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & (!\vid|Add0~18_combout  & !\vid|address_in[11]~32 )) # (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout  & 
// ((!\vid|address_in[11]~32 ) # (!\vid|Add0~18_combout ))))

	.dataa(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2_combout ),
	.datab(\vid|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[11]~32 ),
	.combout(\vid|address_in[12]~33_combout ),
	.cout(\vid|address_in[12]~34 ));
// synopsys translate_off
defparam \vid|address_in[12]~33 .lut_mask = 16'h9617;
defparam \vid|address_in[12]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \vid|address_in[13]~35 (
// Equation(s):
// \vid|address_in[13]~35_combout  = ((\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  $ (\vid|Add0~18_combout  $ (!\vid|address_in[12]~34 )))) # (GND)
// \vid|address_in[13]~36  = CARRY((\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  & ((\vid|Add0~18_combout ) # (!\vid|address_in[12]~34 ))) # (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout  
// & (\vid|Add0~18_combout  & !\vid|address_in[12]~34 )))

	.dataa(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~4_combout ),
	.datab(\vid|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[12]~34 ),
	.combout(\vid|address_in[13]~35_combout ),
	.cout(\vid|address_in[13]~36 ));
// synopsys translate_off
defparam \vid|address_in[13]~35 .lut_mask = 16'h698E;
defparam \vid|address_in[13]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneive_lcell_comb \vid|address_in[14]~40 (
// Equation(s):
// \vid|address_in[14]~40_combout  = (\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vid|Add0~18_combout  & (\vid|address_in[13]~36  & VCC)) # (!\vid|Add0~18_combout  & (!\vid|address_in[13]~36 )))) # 
// (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & ((\vid|Add0~18_combout  & (!\vid|address_in[13]~36 )) # (!\vid|Add0~18_combout  & ((\vid|address_in[13]~36 ) # (GND)))))
// \vid|address_in[14]~41  = CARRY((\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & (!\vid|Add0~18_combout  & !\vid|address_in[13]~36 )) # (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout  & 
// ((!\vid|address_in[13]~36 ) # (!\vid|Add0~18_combout ))))

	.dataa(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6_combout ),
	.datab(\vid|Add0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[13]~36 ),
	.combout(\vid|address_in[14]~40_combout ),
	.cout(\vid|address_in[14]~41 ));
// synopsys translate_off
defparam \vid|address_in[14]~40 .lut_mask = 16'h9617;
defparam \vid|address_in[14]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \vid|LessThan4~1 (
// Equation(s):
// \vid|LessThan4~1_combout  = (((!\vid|h_cnt [5]) # (!\vid|h_cnt [4])) # (!\vid|h_cnt [3])) # (!\vid|h_cnt [2])

	.dataa(\vid|h_cnt [2]),
	.datab(\vid|h_cnt [3]),
	.datac(\vid|h_cnt [4]),
	.datad(\vid|h_cnt [5]),
	.cin(gnd),
	.combout(\vid|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|LessThan4~1 .lut_mask = 16'h7FFF;
defparam \vid|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \vid|LessThan7~0 (
// Equation(s):
// \vid|LessThan7~0_combout  = ((!\vid|v_cnt2 [4] & ((!\vid|v_cnt2 [3]) # (!\vid|v_cnt2 [2])))) # (!\vid|v_cnt2 [5])

	.dataa(\vid|v_cnt2 [4]),
	.datab(\vid|v_cnt2 [5]),
	.datac(\vid|v_cnt2 [2]),
	.datad(\vid|v_cnt2 [3]),
	.cin(gnd),
	.combout(\vid|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|LessThan7~0 .lut_mask = 16'h3777;
defparam \vid|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cycloneive_lcell_comb \vid|LessThan7~1 (
// Equation(s):
// \vid|LessThan7~1_combout  = ((\vid|LessThan7~0_combout  & (!\vid|v_cnt2 [7] & !\vid|v_cnt2 [6]))) # (!\vid|v_cnt2 [8])

	.dataa(\vid|v_cnt2 [8]),
	.datab(\vid|LessThan7~0_combout ),
	.datac(\vid|v_cnt2 [7]),
	.datad(\vid|v_cnt2 [6]),
	.cin(gnd),
	.combout(\vid|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|LessThan7~1 .lut_mask = 16'h555D;
defparam \vid|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \vid|address_in[14]~37 (
// Equation(s):
// \vid|address_in[14]~37_combout  = (\vid|Equal2~0_combout  & (!\vid|h_cnt [10] & (!\vid|v_cnt_line [0] & \vid|LessThan7~1_combout )))

	.dataa(\vid|Equal2~0_combout ),
	.datab(\vid|h_cnt [10]),
	.datac(\vid|v_cnt_line [0]),
	.datad(\vid|LessThan7~1_combout ),
	.cin(gnd),
	.combout(\vid|address_in[14]~37_combout ),
	.cout());
// synopsys translate_off
defparam \vid|address_in[14]~37 .lut_mask = 16'h0200;
defparam \vid|address_in[14]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N6
cycloneive_lcell_comb \vid|LessThan4~0 (
// Equation(s):
// \vid|LessThan4~0_combout  = (!\vid|h_cnt [7] & (!\vid|h_cnt [6] & !\vid|h_cnt [8]))

	.dataa(gnd),
	.datab(\vid|h_cnt [7]),
	.datac(\vid|h_cnt [6]),
	.datad(\vid|h_cnt [8]),
	.cin(gnd),
	.combout(\vid|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|LessThan4~0 .lut_mask = 16'h0003;
defparam \vid|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \vid|address_in[14]~38 (
// Equation(s):
// \vid|address_in[14]~38_combout  = (\vid|address_in[14]~14_combout  & (!\vid|v_cnt2 [10] & !\vid|v_cnt2 [9]))

	.dataa(gnd),
	.datab(\vid|address_in[14]~14_combout ),
	.datac(\vid|v_cnt2 [10]),
	.datad(\vid|v_cnt2 [9]),
	.cin(gnd),
	.combout(\vid|address_in[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \vid|address_in[14]~38 .lut_mask = 16'h000C;
defparam \vid|address_in[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \vid|address_in[14]~39 (
// Equation(s):
// \vid|address_in[14]~39_combout  = (\vid|address_in[14]~37_combout  & (\vid|address_in[14]~38_combout  & ((!\vid|LessThan4~0_combout ) # (!\vid|LessThan4~1_combout ))))

	.dataa(\vid|LessThan4~1_combout ),
	.datab(\vid|address_in[14]~37_combout ),
	.datac(\vid|LessThan4~0_combout ),
	.datad(\vid|address_in[14]~38_combout ),
	.cin(gnd),
	.combout(\vid|address_in[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \vid|address_in[14]~39 .lut_mask = 16'h4C00;
defparam \vid|address_in[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y21_N27
dffeas \vid|address_in[14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[14]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[14] .is_wysiwyg = "true";
defparam \vid|address_in[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[2][8]~16 (
// Equation(s):
// \vid|Mult0|mult_core|romout[2][8]~16_combout  = (\vid|v_cnt2 [8] & ((\vid|v_cnt2 [10]) # (!\vid|v_cnt2 [9]))) # (!\vid|v_cnt2 [8] & (\vid|v_cnt2 [9]))

	.dataa(gnd),
	.datab(\vid|v_cnt2 [8]),
	.datac(\vid|v_cnt2 [9]),
	.datad(\vid|v_cnt2 [10]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[2][8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[2][8]~16 .lut_mask = 16'hFC3C;
defparam \vid|Mult0|mult_core|romout[2][8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[1][12]~15 (
// Equation(s):
// \vid|Mult0|mult_core|romout[1][12]~15_combout  = (\vid|v_cnt2 [7] & ((\vid|v_cnt2 [6]) # ((\vid|v_cnt2 [4] & \vid|v_cnt2 [5]))))

	.dataa(\vid|v_cnt2 [7]),
	.datab(\vid|v_cnt2 [4]),
	.datac(\vid|v_cnt2 [5]),
	.datad(\vid|v_cnt2 [6]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[1][12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[1][12]~15 .lut_mask = 16'hAA80;
defparam \vid|Mult0|mult_core|romout[1][12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[1][11]~12 (
// Equation(s):
// \vid|Mult0|mult_core|romout[1][11]~12_combout  = (\vid|v_cnt2 [7] & (!\vid|v_cnt2 [6] & ((!\vid|v_cnt2 [5]) # (!\vid|v_cnt2 [4])))) # (!\vid|v_cnt2 [7] & (((\vid|v_cnt2 [5] & \vid|v_cnt2 [6]))))

	.dataa(\vid|v_cnt2 [7]),
	.datab(\vid|v_cnt2 [4]),
	.datac(\vid|v_cnt2 [5]),
	.datad(\vid|v_cnt2 [6]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[1][11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[1][11]~12 .lut_mask = 16'h502A;
defparam \vid|Mult0|mult_core|romout[1][11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 (
// Equation(s):
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  = (\vid|Mult0|mult_core|romout[1][11]~12_combout  & (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  $ (GND))) # (!\vid|Mult0|mult_core|romout[1][11]~12_combout  & 
// (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15  & VCC))
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  = CARRY((\vid|Mult0|mult_core|romout[1][11]~12_combout  & !\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ))

	.dataa(gnd),
	.datab(\vid|Mult0|mult_core|romout[1][11]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15 ),
	.combout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.cout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .lut_mask = 16'hC30C;
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 (
// Equation(s):
// \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout  = \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17  $ (\vid|Mult0|mult_core|romout[1][12]~15_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|Mult0|mult_core|romout[1][12]~15_combout ),
	.cin(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 ),
	.combout(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .lut_mask = 16'h0FF0;
defparam \vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \vid|Mult0|mult_core|romout[2][7]~13 (
// Equation(s):
// \vid|Mult0|mult_core|romout[2][7]~13_combout  = \vid|v_cnt2 [8] $ (((\vid|v_cnt2 [9] & \vid|v_cnt2 [10])))

	.dataa(gnd),
	.datab(\vid|v_cnt2 [8]),
	.datac(\vid|v_cnt2 [9]),
	.datad(\vid|v_cnt2 [10]),
	.cin(gnd),
	.combout(\vid|Mult0|mult_core|romout[2][7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|romout[2][7]~13 .lut_mask = 16'h3CCC;
defparam \vid|Mult0|mult_core|romout[2][7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 (
// Equation(s):
// \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  = ((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  $ (\vid|Mult0|mult_core|romout[2][7]~13_combout  $ 
// (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))) # (GND)
// \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  = CARRY((\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & ((\vid|Mult0|mult_core|romout[2][7]~13_combout ) # 
// (!\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ))) # (!\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout  & (\vid|Mult0|mult_core|romout[2][7]~13_combout  & 
// !\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 )))

	.dataa(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout ),
	.datab(\vid|Mult0|mult_core|romout[2][7]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~7 ),
	.combout(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.cout(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 (
// Equation(s):
// \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  = \vid|Mult0|mult_core|romout[2][8]~16_combout  $ (\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9  $ 
// (\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ))

	.dataa(\vid|Mult0|mult_core|romout[2][8]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout ),
	.cin(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 ),
	.combout(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.cout());
// synopsys translate_off
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .lut_mask = 16'hA55A;
defparam \vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \vid|address_in[15]~42 (
// Equation(s):
// \vid|address_in[15]~42_combout  = ((\vid|Add0~18_combout  $ (\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  $ (!\vid|address_in[14]~41 )))) # (GND)
// \vid|address_in[15]~43  = CARRY((\vid|Add0~18_combout  & ((\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ) # (!\vid|address_in[14]~41 ))) # (!\vid|Add0~18_combout  & 
// (\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout  & !\vid|address_in[14]~41 )))

	.dataa(\vid|Add0~18_combout ),
	.datab(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vid|address_in[14]~41 ),
	.combout(\vid|address_in[15]~42_combout ),
	.cout(\vid|address_in[15]~43 ));
// synopsys translate_off
defparam \vid|address_in[15]~42 .lut_mask = 16'h698E;
defparam \vid|address_in[15]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneive_lcell_comb \vid|address_in[16]~44 (
// Equation(s):
// \vid|address_in[16]~44_combout  = \vid|Add0~18_combout  $ (\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout  $ (\vid|address_in[15]~43 ))

	.dataa(\vid|Add0~18_combout ),
	.datab(\vid|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\vid|address_in[15]~43 ),
	.combout(\vid|address_in[16]~44_combout ),
	.cout());
// synopsys translate_off
defparam \vid|address_in[16]~44 .lut_mask = 16'h9696;
defparam \vid|address_in[16]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y21_N31
dffeas \vid|address_in[16] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[16]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[16] .is_wysiwyg = "true";
defparam \vid|address_in[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \vid|address_in[13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[13]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[13] .is_wysiwyg = "true";
defparam \vid|address_in[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \vid|address_in[15] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[15]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[15] .is_wysiwyg = "true";
defparam \vid|address_in[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode297w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode297w[3]~0_combout  = (!\vid|address_in [14] & (!\vid|address_in [16] & (\vid|address_in [13] & !\vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode297w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode297w[3]~0 .lut_mask = 16'h0010;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode297w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N22
cycloneive_lcell_comb \crt|cury[1]~8 (
// Equation(s):
// \crt|cury[1]~8_combout  = (\CPU|odata [0] & (\CPU|odata [1] $ (VCC))) # (!\CPU|odata [0] & (\CPU|odata [1] & VCC))
// \crt|cury[1]~9  = CARRY((\CPU|odata [0] & \CPU|odata [1]))

	.dataa(\CPU|odata [0]),
	.datab(\CPU|odata [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\crt|cury[1]~8_combout ),
	.cout(\crt|cury[1]~9 ));
// synopsys translate_off
defparam \crt|cury[1]~8 .lut_mask = 16'h6688;
defparam \crt|cury[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N24
cycloneive_lcell_comb \crt|cury[2]~10 (
// Equation(s):
// \crt|cury[2]~10_combout  = (\CPU|odata [2] & (!\crt|cury[1]~9 )) # (!\CPU|odata [2] & ((\crt|cury[1]~9 ) # (GND)))
// \crt|cury[2]~11  = CARRY((!\crt|cury[1]~9 ) # (!\CPU|odata [2]))

	.dataa(\CPU|odata [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|cury[1]~9 ),
	.combout(\crt|cury[2]~10_combout ),
	.cout(\crt|cury[2]~11 ));
// synopsys translate_off
defparam \crt|cury[2]~10 .lut_mask = 16'h5A5F;
defparam \crt|cury[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N26
cycloneive_lcell_comb \crt|cury[3]~12 (
// Equation(s):
// \crt|cury[3]~12_combout  = (\CPU|odata [3] & (\crt|cury[2]~11  $ (GND))) # (!\CPU|odata [3] & (!\crt|cury[2]~11  & VCC))
// \crt|cury[3]~13  = CARRY((\CPU|odata [3] & !\crt|cury[2]~11 ))

	.dataa(gnd),
	.datab(\CPU|odata [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|cury[2]~11 ),
	.combout(\crt|cury[3]~12_combout ),
	.cout(\crt|cury[3]~13 ));
// synopsys translate_off
defparam \crt|cury[3]~12 .lut_mask = 16'hC30C;
defparam \crt|cury[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N28
cycloneive_lcell_comb \crt|cury[4]~14 (
// Equation(s):
// \crt|cury[4]~14_combout  = (\CPU|odata [4] & (!\crt|cury[3]~13 )) # (!\CPU|odata [4] & ((\crt|cury[3]~13 ) # (GND)))
// \crt|cury[4]~15  = CARRY((!\crt|cury[3]~13 ) # (!\CPU|odata [4]))

	.dataa(\CPU|odata [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|cury[3]~13 ),
	.combout(\crt|cury[4]~14_combout ),
	.cout(\crt|cury[4]~15 ));
// synopsys translate_off
defparam \crt|cury[4]~14 .lut_mask = 16'h5A5F;
defparam \crt|cury[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \crt|cury[5]~6 (
// Equation(s):
// \crt|cury[5]~6_combout  = (!\crt|pstate [0] & (\crt|pstate [1] & (\crt|pstate [2] & \crt|cury[5]~5_combout )))

	.dataa(\crt|pstate [0]),
	.datab(\crt|pstate [1]),
	.datac(\crt|pstate [2]),
	.datad(\crt|cury[5]~5_combout ),
	.cin(gnd),
	.combout(\crt|cury[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \crt|cury[5]~6 .lut_mask = 16'h4000;
defparam \crt|cury[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N29
dffeas \crt|cury[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|cury[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|cury[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|cury [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|cury[4] .is_wysiwyg = "true";
defparam \crt|cury[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N30
cycloneive_lcell_comb \crt|cury[5]~16 (
// Equation(s):
// \crt|cury[5]~16_combout  = \crt|cury[4]~15  $ (!\CPU|odata [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [5]),
	.cin(\crt|cury[4]~15 ),
	.combout(\crt|cury[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \crt|cury[5]~16 .lut_mask = 16'hF00F;
defparam \crt|cury[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y12_N31
dffeas \crt|cury[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|cury[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|cury[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|cury [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|cury[5] .is_wysiwyg = "true";
defparam \crt|cury[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N20
cycloneive_lcell_comb \crt|vcur~7 (
// Equation(s):
// \crt|vcur~7_combout  = (\crt|ypos [5] & (\crt|cury [5] & (\crt|cury [4] $ (!\crt|ypos [4])))) # (!\crt|ypos [5] & (!\crt|cury [5] & (\crt|cury [4] $ (!\crt|ypos [4]))))

	.dataa(\crt|ypos [5]),
	.datab(\crt|cury [4]),
	.datac(\crt|cury [5]),
	.datad(\crt|ypos [4]),
	.cin(gnd),
	.combout(\crt|vcur~7_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vcur~7 .lut_mask = 16'h8421;
defparam \crt|vcur~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \crt|chline[4]~17 (
// Equation(s):
// \crt|chline[4]~17_combout  = (\crt|always0~1_combout ) # ((!\crt|always0~4_combout  & \crt|exhrtc~q ))

	.dataa(\crt|always0~4_combout ),
	.datab(gnd),
	.datac(\crt|always0~1_combout ),
	.datad(\crt|exhrtc~q ),
	.cin(gnd),
	.combout(\crt|chline[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \crt|chline[4]~17 .lut_mask = 16'hF5F0;
defparam \crt|chline[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N14
cycloneive_lcell_comb \crt|Add7~18 (
// Equation(s):
// \crt|Add7~18_combout  = (!\crt|always0~1_combout  & (!\crt|always0~5_combout  & ((!\crt|init0 [6]) # (!\crt|init0 [5]))))

	.dataa(\crt|init0 [5]),
	.datab(\crt|init0 [6]),
	.datac(\crt|always0~1_combout ),
	.datad(\crt|always0~5_combout ),
	.cin(gnd),
	.combout(\crt|Add7~18_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add7~18 .lut_mask = 16'h0007;
defparam \crt|Add7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N30
cycloneive_lcell_comb \crt|Add6~0 (
// Equation(s):
// \crt|Add6~0_combout  = \crt|init0 [5] $ (\crt|init0 [6])

	.dataa(\crt|init0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|init0 [6]),
	.cin(gnd),
	.combout(\crt|Add6~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add6~0 .lut_mask = 16'h55AA;
defparam \crt|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \crt|irq~6 (
// Equation(s):
// \crt|irq~6_combout  = (!\crt|always0~4_combout  & (!\crt|always0~1_combout  & \crt|exhrtc~q ))

	.dataa(\crt|always0~4_combout ),
	.datab(gnd),
	.datac(\crt|always0~1_combout ),
	.datad(\crt|exhrtc~q ),
	.cin(gnd),
	.combout(\crt|irq~6_combout ),
	.cout());
// synopsys translate_off
defparam \crt|irq~6 .lut_mask = 16'h0500;
defparam \crt|irq~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \crt|Equal7~0 (
// Equation(s):
// \crt|Equal7~0_combout  = (!\crt|ypos [2] & (!\crt|ypos [3] & (!\crt|ypos [1] & !\crt|ypos [0])))

	.dataa(\crt|ypos [2]),
	.datab(\crt|ypos [3]),
	.datac(\crt|ypos [1]),
	.datad(\crt|ypos [0]),
	.cin(gnd),
	.combout(\crt|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Equal7~0 .lut_mask = 16'h0001;
defparam \crt|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N0
cycloneive_lcell_comb \crt|Equal7~1 (
// Equation(s):
// \crt|Equal7~1_combout  = (!\crt|ypos [5] & (\crt|Equal7~0_combout  & !\crt|ypos [4]))

	.dataa(\crt|ypos [5]),
	.datab(\crt|Equal7~0_combout ),
	.datac(gnd),
	.datad(\crt|ypos [4]),
	.cin(gnd),
	.combout(\crt|Equal7~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Equal7~1 .lut_mask = 16'h0044;
defparam \crt|Equal7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N8
cycloneive_lcell_comb \crt|lineff~0 (
// Equation(s):
// \crt|lineff~0_combout  = \crt|lineff~q  $ (((\vid|cce~combout  & (\crt|irq~6_combout  & \crt|Equal5~2_combout ))))

	.dataa(\vid|cce~combout ),
	.datab(\crt|irq~6_combout ),
	.datac(\crt|lineff~q ),
	.datad(\crt|Equal5~2_combout ),
	.cin(gnd),
	.combout(\crt|lineff~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|lineff~0 .lut_mask = 16'h78F0;
defparam \crt|lineff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N9
dffeas \crt|lineff (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|lineff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|lineff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|lineff .is_wysiwyg = "true";
defparam \crt|lineff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y15_N30
cycloneive_lcell_comb \crt|buf1~5 (
// Equation(s):
// \crt|buf1~5_combout  = (\crt|dmae~0_combout  & (\vid|cce~combout  & \crt|lineff~q ))

	.dataa(\crt|dmae~0_combout ),
	.datab(\vid|cce~combout ),
	.datac(gnd),
	.datad(\crt|lineff~q ),
	.cin(gnd),
	.combout(\crt|buf1~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf1~5 .lut_mask = 16'h8800;
defparam \crt|buf1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N2
cycloneive_lcell_comb \crt|buf1_rtl_0_bypass[0]~feeder (
// Equation(s):
// \crt|buf1_rtl_0_bypass[0]~feeder_combout  = \crt|buf1~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|buf1~5_combout ),
	.cin(gnd),
	.combout(\crt|buf1_rtl_0_bypass[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[0]~feeder .lut_mask = 16'hFF00;
defparam \crt|buf1_rtl_0_bypass[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N3
dffeas \crt|buf1_rtl_0_bypass[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf1_rtl_0_bypass[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N31
dffeas \crt|buf1_rtl_0_bypass[13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|ipos [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N17
dffeas \crt|buf1_rtl_0_bypass[14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add7~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N30
cycloneive_lcell_comb \crt|buf1~3 (
// Equation(s):
// \crt|buf1~3_combout  = (\crt|buf1_rtl_0_bypass [0] & (\crt|buf1_rtl_0_bypass [13] $ (!\crt|buf1_rtl_0_bypass [14])))

	.dataa(\crt|buf1_rtl_0_bypass [0]),
	.datab(gnd),
	.datac(\crt|buf1_rtl_0_bypass [13]),
	.datad(\crt|buf1_rtl_0_bypass [14]),
	.cin(gnd),
	.combout(\crt|buf1~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf1~3 .lut_mask = 16'hA00A;
defparam \crt|buf1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N11
dffeas \crt|buf1_rtl_0_bypass[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add7~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N29
dffeas \crt|buf1_rtl_0_bypass[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add7~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N15
dffeas \crt|buf1_rtl_0_bypass[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|ipos [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N13
dffeas \crt|buf1_rtl_0_bypass[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|ipos [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N14
cycloneive_lcell_comb \crt|buf1~2 (
// Equation(s):
// \crt|buf1~2_combout  = (\crt|buf1_rtl_0_bypass [12] & (\crt|buf1_rtl_0_bypass [11] & (\crt|buf1_rtl_0_bypass [10] $ (!\crt|buf1_rtl_0_bypass [9])))) # (!\crt|buf1_rtl_0_bypass [12] & (!\crt|buf1_rtl_0_bypass [11] & (\crt|buf1_rtl_0_bypass [10] $ 
// (!\crt|buf1_rtl_0_bypass [9]))))

	.dataa(\crt|buf1_rtl_0_bypass [12]),
	.datab(\crt|buf1_rtl_0_bypass [10]),
	.datac(\crt|buf1_rtl_0_bypass [9]),
	.datad(\crt|buf1_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\crt|buf1~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf1~2 .lut_mask = 16'h8241;
defparam \crt|buf1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N6
cycloneive_lcell_comb \crt|buf1_rtl_0_bypass[4]~feeder (
// Equation(s):
// \crt|buf1_rtl_0_bypass[4]~feeder_combout  = \crt|Add7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|Add7~5_combout ),
	.cin(gnd),
	.combout(\crt|buf1_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \crt|buf1_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N7
dffeas \crt|buf1_rtl_0_bypass[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf1_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y15_N29
dffeas \crt|buf1_rtl_0_bypass[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|ipos [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N5
dffeas \crt|buf1_rtl_0_bypass[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|ipos [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y14_N31
dffeas \crt|opos[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|Add7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|opos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|opos[0] .is_wysiwyg = "true";
defparam \crt|opos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N14
cycloneive_lcell_comb \crt|Add7~0 (
// Equation(s):
// \crt|Add7~0_combout  = (\crt|opos~0_combout  & (\crt|opos [0] & VCC)) # (!\crt|opos~0_combout  & (\crt|opos [0] $ (VCC)))
// \crt|Add7~1  = CARRY((!\crt|opos~0_combout  & \crt|opos [0]))

	.dataa(\crt|opos~0_combout ),
	.datab(\crt|opos [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\crt|Add7~0_combout ),
	.cout(\crt|Add7~1 ));
// synopsys translate_off
defparam \crt|Add7~0 .lut_mask = 16'h9944;
defparam \crt|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N0
cycloneive_lcell_comb \crt|Add7~2 (
// Equation(s):
// \crt|Add7~2_combout  = (\crt|init0 [1] & ((\crt|irq~6_combout ) # ((!\crt|chline[4]~17_combout  & \crt|Add7~0_combout )))) # (!\crt|init0 [1] & (((!\crt|chline[4]~17_combout  & \crt|Add7~0_combout ))))

	.dataa(\crt|init0 [1]),
	.datab(\crt|irq~6_combout ),
	.datac(\crt|chline[4]~17_combout ),
	.datad(\crt|Add7~0_combout ),
	.cin(gnd),
	.combout(\crt|Add7~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add7~2 .lut_mask = 16'h8F88;
defparam \crt|Add7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N1
dffeas \crt|buf1_rtl_0_bypass[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add7~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N4
cycloneive_lcell_comb \crt|buf1~0 (
// Equation(s):
// \crt|buf1~0_combout  = (\crt|buf1_rtl_0_bypass [4] & (\crt|buf1_rtl_0_bypass [3] & (\crt|buf1_rtl_0_bypass [1] $ (!\crt|buf1_rtl_0_bypass [2])))) # (!\crt|buf1_rtl_0_bypass [4] & (!\crt|buf1_rtl_0_bypass [3] & (\crt|buf1_rtl_0_bypass [1] $ 
// (!\crt|buf1_rtl_0_bypass [2]))))

	.dataa(\crt|buf1_rtl_0_bypass [4]),
	.datab(\crt|buf1_rtl_0_bypass [3]),
	.datac(\crt|buf1_rtl_0_bypass [1]),
	.datad(\crt|buf1_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\crt|buf1~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf1~0 .lut_mask = 16'h9009;
defparam \crt|buf1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y14_N27
dffeas \crt|buf1_rtl_0_bypass[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add7~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N25
dffeas \crt|buf1_rtl_0_bypass[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add7~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N19
dffeas \crt|buf1_rtl_0_bypass[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|ipos [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y14_N21
dffeas \crt|buf1_rtl_0_bypass[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|ipos [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N18
cycloneive_lcell_comb \crt|buf1~1 (
// Equation(s):
// \crt|buf1~1_combout  = (\crt|buf1_rtl_0_bypass [8] & (\crt|buf1_rtl_0_bypass [7] & (\crt|buf1_rtl_0_bypass [6] $ (!\crt|buf1_rtl_0_bypass [5])))) # (!\crt|buf1_rtl_0_bypass [8] & (!\crt|buf1_rtl_0_bypass [7] & (\crt|buf1_rtl_0_bypass [6] $ 
// (!\crt|buf1_rtl_0_bypass [5]))))

	.dataa(\crt|buf1_rtl_0_bypass [8]),
	.datab(\crt|buf1_rtl_0_bypass [6]),
	.datac(\crt|buf1_rtl_0_bypass [5]),
	.datad(\crt|buf1_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\crt|buf1~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf1~1 .lut_mask = 16'h8241;
defparam \crt|buf1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N22
cycloneive_lcell_comb \crt|buf1~4 (
// Equation(s):
// \crt|buf1~4_combout  = (\crt|buf1~3_combout  & (\crt|buf1~2_combout  & (\crt|buf1~0_combout  & \crt|buf1~1_combout )))

	.dataa(\crt|buf1~3_combout ),
	.datab(\crt|buf1~2_combout ),
	.datac(\crt|buf1~0_combout ),
	.datad(\crt|buf1~1_combout ),
	.cin(gnd),
	.combout(\crt|buf1~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf1~4 .lut_mask = 16'h8000;
defparam \crt|buf1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N2
cycloneive_lcell_comb \crt|buf0_rtl_0_bypass[13]~feeder (
// Equation(s):
// \crt|buf0_rtl_0_bypass[13]~feeder_combout  = \crt|ipos [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|ipos [6]),
	.cin(gnd),
	.combout(\crt|buf0_rtl_0_bypass[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[13]~feeder .lut_mask = 16'hFF00;
defparam \crt|buf0_rtl_0_bypass[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N3
dffeas \crt|buf0_rtl_0_bypass[13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf0_rtl_0_bypass[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N13
dffeas \crt|buf0_rtl_0_bypass[14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|Add7~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N16
cycloneive_lcell_comb \crt|buf0~5 (
// Equation(s):
// \crt|buf0~5_combout  = (\crt|dmae~0_combout  & (!\crt|lineff~q  & \vid|cce~combout ))

	.dataa(\crt|dmae~0_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\crt|buf0~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0~5 .lut_mask = 16'h2020;
defparam \crt|buf0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N17
dffeas \crt|buf0_rtl_0_bypass[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf0~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N12
cycloneive_lcell_comb \crt|buf0~3 (
// Equation(s):
// \crt|buf0~3_combout  = (\crt|buf0_rtl_0_bypass [0] & (\crt|buf0_rtl_0_bypass [13] $ (!\crt|buf0_rtl_0_bypass [14])))

	.dataa(gnd),
	.datab(\crt|buf0_rtl_0_bypass [13]),
	.datac(\crt|buf0_rtl_0_bypass [14]),
	.datad(\crt|buf0_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\crt|buf0~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0~3 .lut_mask = 16'hC300;
defparam \crt|buf0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N30
cycloneive_lcell_comb \crt|buf0_rtl_0_bypass[5]~feeder (
// Equation(s):
// \crt|buf0_rtl_0_bypass[5]~feeder_combout  = \crt|ipos [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|ipos [2]),
	.cin(gnd),
	.combout(\crt|buf0_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \crt|buf0_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N31
dffeas \crt|buf0_rtl_0_bypass[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf0_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N20
cycloneive_lcell_comb \crt|buf0_rtl_0_bypass[8]~feeder (
// Equation(s):
// \crt|buf0_rtl_0_bypass[8]~feeder_combout  = \crt|Add7~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\crt|Add7~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\crt|buf0_rtl_0_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[8]~feeder .lut_mask = 16'hF0F0;
defparam \crt|buf0_rtl_0_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N21
dffeas \crt|buf0_rtl_0_bypass[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf0_rtl_0_bypass[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N15
dffeas \crt|buf0_rtl_0_bypass[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|Add7~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N25
dffeas \crt|buf0_rtl_0_bypass[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|ipos [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N14
cycloneive_lcell_comb \crt|buf0~1 (
// Equation(s):
// \crt|buf0~1_combout  = (\crt|buf0_rtl_0_bypass [5] & (\crt|buf0_rtl_0_bypass [6] & (\crt|buf0_rtl_0_bypass [8] $ (!\crt|buf0_rtl_0_bypass [7])))) # (!\crt|buf0_rtl_0_bypass [5] & (!\crt|buf0_rtl_0_bypass [6] & (\crt|buf0_rtl_0_bypass [8] $ 
// (!\crt|buf0_rtl_0_bypass [7]))))

	.dataa(\crt|buf0_rtl_0_bypass [5]),
	.datab(\crt|buf0_rtl_0_bypass [8]),
	.datac(\crt|buf0_rtl_0_bypass [6]),
	.datad(\crt|buf0_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\crt|buf0~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0~1 .lut_mask = 16'h8421;
defparam \crt|buf0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N11
dffeas \crt|buf0_rtl_0_bypass[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|ipos [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N0
cycloneive_lcell_comb \crt|buf0_rtl_0_bypass[3]~feeder (
// Equation(s):
// \crt|buf0_rtl_0_bypass[3]~feeder_combout  = \crt|ipos [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|ipos [1]),
	.cin(gnd),
	.combout(\crt|buf0_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \crt|buf0_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N1
dffeas \crt|buf0_rtl_0_bypass[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf0_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N5
dffeas \crt|buf0_rtl_0_bypass[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|Add7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N6
cycloneive_lcell_comb \crt|buf0_rtl_0_bypass[4]~feeder (
// Equation(s):
// \crt|buf0_rtl_0_bypass[4]~feeder_combout  = \crt|Add7~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|Add7~5_combout ),
	.cin(gnd),
	.combout(\crt|buf0_rtl_0_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \crt|buf0_rtl_0_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N7
dffeas \crt|buf0_rtl_0_bypass[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf0_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N4
cycloneive_lcell_comb \crt|buf0~0 (
// Equation(s):
// \crt|buf0~0_combout  = (\crt|buf0_rtl_0_bypass [1] & (\crt|buf0_rtl_0_bypass [2] & (\crt|buf0_rtl_0_bypass [3] $ (!\crt|buf0_rtl_0_bypass [4])))) # (!\crt|buf0_rtl_0_bypass [1] & (!\crt|buf0_rtl_0_bypass [2] & (\crt|buf0_rtl_0_bypass [3] $ 
// (!\crt|buf0_rtl_0_bypass [4]))))

	.dataa(\crt|buf0_rtl_0_bypass [1]),
	.datab(\crt|buf0_rtl_0_bypass [3]),
	.datac(\crt|buf0_rtl_0_bypass [2]),
	.datad(\crt|buf0_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\crt|buf0~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0~0 .lut_mask = 16'h8421;
defparam \crt|buf0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N22
cycloneive_lcell_comb \crt|buf0_rtl_0_bypass[11]~feeder (
// Equation(s):
// \crt|buf0_rtl_0_bypass[11]~feeder_combout  = \crt|ipos [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|ipos [5]),
	.cin(gnd),
	.combout(\crt|buf0_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \crt|buf0_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N23
dffeas \crt|buf0_rtl_0_bypass[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf0_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N8
cycloneive_lcell_comb \crt|buf0_rtl_0_bypass[9]~feeder (
// Equation(s):
// \crt|buf0_rtl_0_bypass[9]~feeder_combout  = \crt|ipos [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|ipos [4]),
	.cin(gnd),
	.combout(\crt|buf0_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \crt|buf0_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N9
dffeas \crt|buf0_rtl_0_bypass[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf0_rtl_0_bypass[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y15_N19
dffeas \crt|buf0_rtl_0_bypass[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|Add7~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N28
cycloneive_lcell_comb \crt|buf0_rtl_0_bypass[12]~feeder (
// Equation(s):
// \crt|buf0_rtl_0_bypass[12]~feeder_combout  = \crt|Add7~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|Add7~17_combout ),
	.cin(gnd),
	.combout(\crt|buf0_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \crt|buf0_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y15_N29
dffeas \crt|buf0_rtl_0_bypass[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf0_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N18
cycloneive_lcell_comb \crt|buf0~2 (
// Equation(s):
// \crt|buf0~2_combout  = (\crt|buf0_rtl_0_bypass [11] & (\crt|buf0_rtl_0_bypass [12] & (\crt|buf0_rtl_0_bypass [9] $ (!\crt|buf0_rtl_0_bypass [10])))) # (!\crt|buf0_rtl_0_bypass [11] & (!\crt|buf0_rtl_0_bypass [12] & (\crt|buf0_rtl_0_bypass [9] $ 
// (!\crt|buf0_rtl_0_bypass [10]))))

	.dataa(\crt|buf0_rtl_0_bypass [11]),
	.datab(\crt|buf0_rtl_0_bypass [9]),
	.datac(\crt|buf0_rtl_0_bypass [10]),
	.datad(\crt|buf0_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\crt|buf0~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0~2 .lut_mask = 16'h8241;
defparam \crt|buf0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y15_N26
cycloneive_lcell_comb \crt|buf0~4 (
// Equation(s):
// \crt|buf0~4_combout  = (\crt|buf0~3_combout  & (\crt|buf0~1_combout  & (\crt|buf0~0_combout  & \crt|buf0~2_combout )))

	.dataa(\crt|buf0~3_combout ),
	.datab(\crt|buf0~1_combout ),
	.datac(\crt|buf0~0_combout ),
	.datad(\crt|buf0~2_combout ),
	.cin(gnd),
	.combout(\crt|buf0~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0~4 .lut_mask = 16'h8000;
defparam \crt|buf0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N14
cycloneive_lcell_comb \crt|obuf[7]~0 (
// Equation(s):
// \crt|obuf[7]~0_combout  = (\crt|lineff~q  & ((\crt|buf0~4_combout ))) # (!\crt|lineff~q  & (\crt|buf1~4_combout ))

	.dataa(\crt|lineff~q ),
	.datab(gnd),
	.datac(\crt|buf1~4_combout ),
	.datad(\crt|buf0~4_combout ),
	.cin(gnd),
	.combout(\crt|obuf[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[7]~0 .lut_mask = 16'hFA50;
defparam \crt|obuf[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N29
dffeas \crt|buf1_rtl_0_bypass[17] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N5
dffeas \crt|buf0_rtl_0_bypass[17] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cycloneive_ram_block \crt|buf1_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\crt|buf1~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\vid|cce~combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\crt|buf1~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\ramd|odata [7],\ramd|odata [6],\ramd|odata [5],\ramd|odata [4],\ramd|odata [3],\ramd|odata [2],\ramd|odata [1],\ramd|odata [0]}),
	.portaaddr({\crt|ipos [6],\crt|ipos [5],\crt|ipos [4],\crt|ipos [3],\crt|ipos [2],\crt|ipos [1],\crt|ipos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\crt|Add7~21_combout ,\crt|Add7~17_combout ,\crt|Add7~14_combout ,\crt|Add7~11_combout ,\crt|Add7~8_combout ,\crt|Add7~5_combout ,\crt|Add7~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\crt|buf1_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "k580wg75:crt|altsyncram:buf1_rtl_0|altsyncram_dpd1:auto_generated|ALTSYNCRAM";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 80;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 80;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \crt|buf1_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cycloneive_ram_block \crt|buf0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\crt|buf0~5_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\vid|cce~combout ),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.ena0(\crt|buf0~5_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\ramd|odata [7],\ramd|odata [6],\ramd|odata [5],\ramd|odata [4],\ramd|odata [3],\ramd|odata [2],\ramd|odata [1],\ramd|odata [0]}),
	.portaaddr({\crt|ipos [6],\crt|ipos [5],\crt|ipos [4],\crt|ipos [3],\crt|ipos [2],\crt|ipos [1],\crt|ipos [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\crt|Add7~21_combout ,\crt|Add7~17_combout ,\crt|Add7~14_combout ,\crt|Add7~11_combout ,\crt|Add7~8_combout ,\crt|Add7~5_combout ,\crt|Add7~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\crt|buf0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "k580wg75:crt|altsyncram:buf0_rtl_0|altsyncram_dpd1:auto_generated|ALTSYNCRAM";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 80;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 80;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \crt|buf0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneive_lcell_comb \crt|obuf[2]~11 (
// Equation(s):
// \crt|obuf[2]~11_combout  = (\crt|obuf[7]~0_combout  & (\crt|lineff~q )) # (!\crt|obuf[7]~0_combout  & ((\crt|lineff~q  & ((\crt|buf0_rtl_0|auto_generated|ram_block1a2 ))) # (!\crt|lineff~q  & (\crt|buf1_rtl_0|auto_generated|ram_block1a2 ))))

	.dataa(\crt|obuf[7]~0_combout ),
	.datab(\crt|lineff~q ),
	.datac(\crt|buf1_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\crt|buf0_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\crt|obuf[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[2]~11 .lut_mask = 16'hDC98;
defparam \crt|obuf[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \crt|obuf[2]~12 (
// Equation(s):
// \crt|obuf[2]~12_combout  = (\crt|obuf[7]~0_combout  & ((\crt|obuf[2]~11_combout  & ((\crt|buf0_rtl_0_bypass [17]))) # (!\crt|obuf[2]~11_combout  & (\crt|buf1_rtl_0_bypass [17])))) # (!\crt|obuf[7]~0_combout  & (((\crt|obuf[2]~11_combout ))))

	.dataa(\crt|obuf[7]~0_combout ),
	.datab(\crt|buf1_rtl_0_bypass [17]),
	.datac(\crt|buf0_rtl_0_bypass [17]),
	.datad(\crt|obuf[2]~11_combout ),
	.cin(gnd),
	.combout(\crt|obuf[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[2]~12 .lut_mask = 16'hF588;
defparam \crt|obuf[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N19
dffeas \crt|buf1_rtl_0_bypass[18] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N11
dffeas \crt|buf0_rtl_0_bypass[18] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \crt|obuf[3]~9 (
// Equation(s):
// \crt|obuf[3]~9_combout  = (\crt|lineff~q  & (((\crt|obuf[7]~0_combout ) # (\crt|buf0_rtl_0|auto_generated|ram_block1a3 )))) # (!\crt|lineff~q  & (\crt|buf1_rtl_0|auto_generated|ram_block1a3  & (!\crt|obuf[7]~0_combout )))

	.dataa(\crt|buf1_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\crt|lineff~q ),
	.datac(\crt|obuf[7]~0_combout ),
	.datad(\crt|buf0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\crt|obuf[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[3]~9 .lut_mask = 16'hCEC2;
defparam \crt|obuf[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N10
cycloneive_lcell_comb \crt|obuf[3]~10 (
// Equation(s):
// \crt|obuf[3]~10_combout  = (\crt|obuf[7]~0_combout  & ((\crt|obuf[3]~9_combout  & ((\crt|buf0_rtl_0_bypass [18]))) # (!\crt|obuf[3]~9_combout  & (\crt|buf1_rtl_0_bypass [18])))) # (!\crt|obuf[7]~0_combout  & (((\crt|obuf[3]~9_combout ))))

	.dataa(\crt|obuf[7]~0_combout ),
	.datab(\crt|buf1_rtl_0_bypass [18]),
	.datac(\crt|buf0_rtl_0_bypass [18]),
	.datad(\crt|obuf[3]~9_combout ),
	.cin(gnd),
	.combout(\crt|obuf[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[3]~10 .lut_mask = 16'hF588;
defparam \crt|obuf[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneive_lcell_comb \crt|buf0_rtl_0_bypass[21]~feeder (
// Equation(s):
// \crt|buf0_rtl_0_bypass[21]~feeder_combout  = \ramd|odata [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [6]),
	.cin(gnd),
	.combout(\crt|buf0_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[21]~feeder .lut_mask = 16'hFF00;
defparam \crt|buf0_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N21
dffeas \crt|buf0_rtl_0_bypass[21] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|buf0_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N17
dffeas \crt|buf1_rtl_0_bypass[21] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneive_lcell_comb \crt|obuf[6]~5 (
// Equation(s):
// \crt|obuf[6]~5_combout  = (\crt|obuf[7]~0_combout  & (\crt|lineff~q )) # (!\crt|obuf[7]~0_combout  & ((\crt|lineff~q  & ((\crt|buf0_rtl_0|auto_generated|ram_block1a6 ))) # (!\crt|lineff~q  & (\crt|buf1_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\crt|obuf[7]~0_combout ),
	.datab(\crt|lineff~q ),
	.datac(\crt|buf1_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\crt|buf0_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\crt|obuf[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[6]~5 .lut_mask = 16'hDC98;
defparam \crt|obuf[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \crt|obuf[6]~6 (
// Equation(s):
// \crt|obuf[6]~6_combout  = (\crt|obuf[7]~0_combout  & ((\crt|obuf[6]~5_combout  & (\crt|buf0_rtl_0_bypass [21])) # (!\crt|obuf[6]~5_combout  & ((\crt|buf1_rtl_0_bypass [21]))))) # (!\crt|obuf[7]~0_combout  & (((\crt|obuf[6]~5_combout ))))

	.dataa(\crt|obuf[7]~0_combout ),
	.datab(\crt|buf0_rtl_0_bypass [21]),
	.datac(\crt|buf1_rtl_0_bypass [21]),
	.datad(\crt|obuf[6]~5_combout ),
	.cin(gnd),
	.combout(\crt|obuf[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[6]~6 .lut_mask = 16'hDDA0;
defparam \crt|obuf[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N11
dffeas \crt|buf0_rtl_0_bypass[20] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N9
dffeas \crt|buf1_rtl_0_bypass[20] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N20
cycloneive_lcell_comb \crt|obuf[5]~1 (
// Equation(s):
// \crt|obuf[5]~1_combout  = (\crt|lineff~q  & ((\crt|obuf[7]~0_combout ) # ((\crt|buf0_rtl_0|auto_generated|ram_block1a5 )))) # (!\crt|lineff~q  & (!\crt|obuf[7]~0_combout  & ((\crt|buf1_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\crt|lineff~q ),
	.datab(\crt|obuf[7]~0_combout ),
	.datac(\crt|buf0_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\crt|buf1_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\crt|obuf[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[5]~1 .lut_mask = 16'hB9A8;
defparam \crt|obuf[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \crt|obuf[5]~2 (
// Equation(s):
// \crt|obuf[5]~2_combout  = (\crt|obuf[7]~0_combout  & ((\crt|obuf[5]~1_combout  & (\crt|buf0_rtl_0_bypass [20])) # (!\crt|obuf[5]~1_combout  & ((\crt|buf1_rtl_0_bypass [20]))))) # (!\crt|obuf[7]~0_combout  & (((\crt|obuf[5]~1_combout ))))

	.dataa(\crt|buf0_rtl_0_bypass [20]),
	.datab(\crt|obuf[7]~0_combout ),
	.datac(\crt|buf1_rtl_0_bypass [20]),
	.datad(\crt|obuf[5]~1_combout ),
	.cin(gnd),
	.combout(\crt|obuf[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[5]~2 .lut_mask = 16'hBBC0;
defparam \crt|obuf[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N23
dffeas \crt|buf0_rtl_0_bypass[19] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N31
dffeas \crt|buf1_rtl_0_bypass[19] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N16
cycloneive_lcell_comb \crt|obuf[4]~7 (
// Equation(s):
// \crt|obuf[4]~7_combout  = (\crt|lineff~q  & ((\crt|obuf[7]~0_combout ) # ((\crt|buf0_rtl_0|auto_generated|ram_block1a4 )))) # (!\crt|lineff~q  & (!\crt|obuf[7]~0_combout  & (\crt|buf1_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\crt|lineff~q ),
	.datab(\crt|obuf[7]~0_combout ),
	.datac(\crt|buf1_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\crt|buf0_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\crt|obuf[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[4]~7 .lut_mask = 16'hBA98;
defparam \crt|obuf[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \crt|obuf[4]~8 (
// Equation(s):
// \crt|obuf[4]~8_combout  = (\crt|obuf[7]~0_combout  & ((\crt|obuf[4]~7_combout  & (\crt|buf0_rtl_0_bypass [19])) # (!\crt|obuf[4]~7_combout  & ((\crt|buf1_rtl_0_bypass [19]))))) # (!\crt|obuf[7]~0_combout  & (((\crt|obuf[4]~7_combout ))))

	.dataa(\crt|buf0_rtl_0_bypass [19]),
	.datab(\crt|obuf[7]~0_combout ),
	.datac(\crt|buf1_rtl_0_bypass [19]),
	.datad(\crt|obuf[4]~7_combout ),
	.cin(gnd),
	.combout(\crt|obuf[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[4]~8 .lut_mask = 16'hBBC0;
defparam \crt|obuf[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N1
dffeas \crt|buf1_rtl_0_bypass[22] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N5
dffeas \crt|buf0_rtl_0_bypass[22] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneive_lcell_comb \crt|obuf[7]~3 (
// Equation(s):
// \crt|obuf[7]~3_combout  = (\crt|lineff~q  & ((\crt|obuf[7]~0_combout ) # ((\crt|buf0_rtl_0|auto_generated|ram_block1a7 )))) # (!\crt|lineff~q  & (!\crt|obuf[7]~0_combout  & (\crt|buf1_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\crt|lineff~q ),
	.datab(\crt|obuf[7]~0_combout ),
	.datac(\crt|buf1_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\crt|buf0_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\crt|obuf[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[7]~3 .lut_mask = 16'hBA98;
defparam \crt|obuf[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \crt|obuf[7]~4 (
// Equation(s):
// \crt|obuf[7]~4_combout  = (\crt|obuf[7]~0_combout  & ((\crt|obuf[7]~3_combout  & ((!\crt|buf0_rtl_0_bypass [22]))) # (!\crt|obuf[7]~3_combout  & (!\crt|buf1_rtl_0_bypass [22])))) # (!\crt|obuf[7]~0_combout  & (((!\crt|obuf[7]~3_combout ))))

	.dataa(\crt|buf1_rtl_0_bypass [22]),
	.datab(\crt|obuf[7]~0_combout ),
	.datac(\crt|buf0_rtl_0_bypass [22]),
	.datad(\crt|obuf[7]~3_combout ),
	.cin(gnd),
	.combout(\crt|obuf[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[7]~4 .lut_mask = 16'h0C77;
defparam \crt|obuf[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \crt|Equal8~0 (
// Equation(s):
// \crt|Equal8~0_combout  = (\crt|obuf[6]~6_combout  & (\crt|obuf[5]~2_combout  & (\crt|obuf[4]~8_combout  & !\crt|obuf[7]~4_combout )))

	.dataa(\crt|obuf[6]~6_combout ),
	.datab(\crt|obuf[5]~2_combout ),
	.datac(\crt|obuf[4]~8_combout ),
	.datad(\crt|obuf[7]~4_combout ),
	.cin(gnd),
	.combout(\crt|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Equal8~0 .lut_mask = 16'h0080;
defparam \crt|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cycloneive_lcell_comb \crt|opos~0 (
// Equation(s):
// \crt|opos~0_combout  = (\crt|Equal7~1_combout ) # ((!\crt|obuf[2]~12_combout  & (!\crt|obuf[3]~10_combout  & \crt|Equal8~0_combout )))

	.dataa(\crt|Equal7~1_combout ),
	.datab(\crt|obuf[2]~12_combout ),
	.datac(\crt|obuf[3]~10_combout ),
	.datad(\crt|Equal8~0_combout ),
	.cin(gnd),
	.combout(\crt|opos~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|opos~0 .lut_mask = 16'hABAA;
defparam \crt|opos~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N16
cycloneive_lcell_comb \crt|Add7~3 (
// Equation(s):
// \crt|Add7~3_combout  = (\crt|opos [1] & (!\crt|Add7~1 )) # (!\crt|opos [1] & ((\crt|Add7~1 ) # (GND)))
// \crt|Add7~4  = CARRY((!\crt|Add7~1 ) # (!\crt|opos [1]))

	.dataa(gnd),
	.datab(\crt|opos [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|Add7~1 ),
	.combout(\crt|Add7~3_combout ),
	.cout(\crt|Add7~4 ));
// synopsys translate_off
defparam \crt|Add7~3 .lut_mask = 16'h3C3F;
defparam \crt|Add7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N2
cycloneive_lcell_comb \crt|Add7~5 (
// Equation(s):
// \crt|Add7~5_combout  = (\crt|Add7~3_combout  & (((\crt|irq~6_combout  & \crt|init0 [2])) # (!\crt|chline[4]~17_combout ))) # (!\crt|Add7~3_combout  & (\crt|irq~6_combout  & ((\crt|init0 [2]))))

	.dataa(\crt|Add7~3_combout ),
	.datab(\crt|irq~6_combout ),
	.datac(\crt|chline[4]~17_combout ),
	.datad(\crt|init0 [2]),
	.cin(gnd),
	.combout(\crt|Add7~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add7~5 .lut_mask = 16'hCE0A;
defparam \crt|Add7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N19
dffeas \crt|opos[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|Add7~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|opos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|opos[1] .is_wysiwyg = "true";
defparam \crt|opos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N18
cycloneive_lcell_comb \crt|Add7~6 (
// Equation(s):
// \crt|Add7~6_combout  = (\crt|opos [2] & (\crt|Add7~4  $ (GND))) # (!\crt|opos [2] & (!\crt|Add7~4  & VCC))
// \crt|Add7~7  = CARRY((\crt|opos [2] & !\crt|Add7~4 ))

	.dataa(\crt|opos [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|Add7~4 ),
	.combout(\crt|Add7~6_combout ),
	.cout(\crt|Add7~7 ));
// synopsys translate_off
defparam \crt|Add7~6 .lut_mask = 16'hA50A;
defparam \crt|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N24
cycloneive_lcell_comb \crt|Add7~8 (
// Equation(s):
// \crt|Add7~8_combout  = (\crt|chline[4]~17_combout  & (((\crt|irq~6_combout  & \crt|init0 [3])))) # (!\crt|chline[4]~17_combout  & ((\crt|Add7~6_combout ) # ((\crt|irq~6_combout  & \crt|init0 [3]))))

	.dataa(\crt|chline[4]~17_combout ),
	.datab(\crt|Add7~6_combout ),
	.datac(\crt|irq~6_combout ),
	.datad(\crt|init0 [3]),
	.cin(gnd),
	.combout(\crt|Add7~8_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add7~8 .lut_mask = 16'hF444;
defparam \crt|Add7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N30
cycloneive_lcell_comb \crt|opos[2]~feeder (
// Equation(s):
// \crt|opos[2]~feeder_combout  = \crt|Add7~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|Add7~8_combout ),
	.cin(gnd),
	.combout(\crt|opos[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|opos[2]~feeder .lut_mask = 16'hFF00;
defparam \crt|opos[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N31
dffeas \crt|opos[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|opos[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|opos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|opos[2] .is_wysiwyg = "true";
defparam \crt|opos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N20
cycloneive_lcell_comb \crt|Add7~9 (
// Equation(s):
// \crt|Add7~9_combout  = (\crt|opos [3] & (!\crt|Add7~7 )) # (!\crt|opos [3] & ((\crt|Add7~7 ) # (GND)))
// \crt|Add7~10  = CARRY((!\crt|Add7~7 ) # (!\crt|opos [3]))

	.dataa(gnd),
	.datab(\crt|opos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|Add7~7 ),
	.combout(\crt|Add7~9_combout ),
	.cout(\crt|Add7~10 ));
// synopsys translate_off
defparam \crt|Add7~9 .lut_mask = 16'h3C3F;
defparam \crt|Add7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N26
cycloneive_lcell_comb \crt|Add7~11 (
// Equation(s):
// \crt|Add7~11_combout  = (\crt|chline[4]~17_combout  & (\crt|init0 [4] & (\crt|irq~6_combout ))) # (!\crt|chline[4]~17_combout  & ((\crt|Add7~9_combout ) # ((\crt|init0 [4] & \crt|irq~6_combout ))))

	.dataa(\crt|chline[4]~17_combout ),
	.datab(\crt|init0 [4]),
	.datac(\crt|irq~6_combout ),
	.datad(\crt|Add7~9_combout ),
	.cin(gnd),
	.combout(\crt|Add7~11_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add7~11 .lut_mask = 16'hD5C0;
defparam \crt|Add7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N23
dffeas \crt|opos[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|Add7~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|opos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|opos[3] .is_wysiwyg = "true";
defparam \crt|opos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N22
cycloneive_lcell_comb \crt|Add7~12 (
// Equation(s):
// \crt|Add7~12_combout  = (\crt|opos [4] & (\crt|Add7~10  $ (GND))) # (!\crt|opos [4] & (!\crt|Add7~10  & VCC))
// \crt|Add7~13  = CARRY((\crt|opos [4] & !\crt|Add7~10 ))

	.dataa(gnd),
	.datab(\crt|opos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|Add7~10 ),
	.combout(\crt|Add7~12_combout ),
	.cout(\crt|Add7~13 ));
// synopsys translate_off
defparam \crt|Add7~12 .lut_mask = 16'hC30C;
defparam \crt|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N28
cycloneive_lcell_comb \crt|Add7~14 (
// Equation(s):
// \crt|Add7~14_combout  = (\crt|chline[4]~17_combout  & (\crt|irq~6_combout  & (!\crt|init0 [5]))) # (!\crt|chline[4]~17_combout  & ((\crt|Add7~12_combout ) # ((\crt|irq~6_combout  & !\crt|init0 [5]))))

	.dataa(\crt|chline[4]~17_combout ),
	.datab(\crt|irq~6_combout ),
	.datac(\crt|init0 [5]),
	.datad(\crt|Add7~12_combout ),
	.cin(gnd),
	.combout(\crt|Add7~14_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add7~14 .lut_mask = 16'h5D0C;
defparam \crt|Add7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N1
dffeas \crt|opos[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|Add7~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|opos [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|opos[4] .is_wysiwyg = "true";
defparam \crt|opos[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N24
cycloneive_lcell_comb \crt|Add7~15 (
// Equation(s):
// \crt|Add7~15_combout  = (\crt|opos [5] & (!\crt|Add7~13 )) # (!\crt|opos [5] & ((\crt|Add7~13 ) # (GND)))
// \crt|Add7~16  = CARRY((!\crt|Add7~13 ) # (!\crt|opos [5]))

	.dataa(gnd),
	.datab(\crt|opos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|Add7~13 ),
	.combout(\crt|Add7~15_combout ),
	.cout(\crt|Add7~16 ));
// synopsys translate_off
defparam \crt|Add7~15 .lut_mask = 16'h3C3F;
defparam \crt|Add7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N10
cycloneive_lcell_comb \crt|Add7~17 (
// Equation(s):
// \crt|Add7~17_combout  = (\crt|Add6~0_combout  & ((\crt|irq~6_combout ) # ((!\crt|chline[4]~17_combout  & \crt|Add7~15_combout )))) # (!\crt|Add6~0_combout  & (((!\crt|chline[4]~17_combout  & \crt|Add7~15_combout ))))

	.dataa(\crt|Add6~0_combout ),
	.datab(\crt|irq~6_combout ),
	.datac(\crt|chline[4]~17_combout ),
	.datad(\crt|Add7~15_combout ),
	.cin(gnd),
	.combout(\crt|Add7~17_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add7~17 .lut_mask = 16'h8F88;
defparam \crt|Add7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N27
dffeas \crt|opos[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|Add7~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|opos [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|opos[5] .is_wysiwyg = "true";
defparam \crt|opos[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N26
cycloneive_lcell_comb \crt|Add7~19 (
// Equation(s):
// \crt|Add7~19_combout  = (\crt|opos [6] & (\crt|Add7~16  $ (GND))) # (!\crt|opos [6] & (!\crt|Add7~16  & VCC))
// \crt|Add7~20  = CARRY((\crt|opos [6] & !\crt|Add7~16 ))

	.dataa(gnd),
	.datab(\crt|opos [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|Add7~16 ),
	.combout(\crt|Add7~19_combout ),
	.cout(\crt|Add7~20 ));
// synopsys translate_off
defparam \crt|Add7~19 .lut_mask = 16'hC30C;
defparam \crt|Add7~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y14_N16
cycloneive_lcell_comb \crt|Add7~21 (
// Equation(s):
// \crt|Add7~21_combout  = (\crt|Add7~18_combout ) # ((!\crt|chline[4]~17_combout  & \crt|Add7~19_combout ))

	.dataa(\crt|chline[4]~17_combout ),
	.datab(\crt|Add7~18_combout ),
	.datac(\crt|Add7~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\crt|Add7~21_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add7~21 .lut_mask = 16'hDCDC;
defparam \crt|Add7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y14_N5
dffeas \crt|opos[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\crt|Add7~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|opos [6]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|opos[6] .is_wysiwyg = "true";
defparam \crt|opos[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N28
cycloneive_lcell_comb \crt|Add7~22 (
// Equation(s):
// \crt|Add7~22_combout  = \crt|Add7~20  $ (\crt|opos [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|opos [7]),
	.cin(\crt|Add7~20 ),
	.combout(\crt|Add7~22_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add7~22 .lut_mask = 16'h0FF0;
defparam \crt|Add7~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N12
cycloneive_lcell_comb \crt|Add7~24 (
// Equation(s):
// \crt|Add7~24_combout  = (\crt|Add7~18_combout ) # ((\crt|Add7~22_combout  & !\crt|chline[4]~17_combout ))

	.dataa(gnd),
	.datab(\crt|Add7~22_combout ),
	.datac(\crt|chline[4]~17_combout ),
	.datad(\crt|Add7~18_combout ),
	.cin(gnd),
	.combout(\crt|Add7~24_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add7~24 .lut_mask = 16'hFF0C;
defparam \crt|Add7~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y14_N13
dffeas \crt|opos[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|Add7~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|opos [7]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|opos[7] .is_wysiwyg = "true";
defparam \crt|opos[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N10
cycloneive_lcell_comb \crt|vcur~8 (
// Equation(s):
// \crt|vcur~8_combout  = (\crt|vcur~7_combout  & !\crt|opos [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\crt|vcur~7_combout ),
	.datad(\crt|opos [7]),
	.cin(gnd),
	.combout(\crt|vcur~8_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vcur~8 .lut_mask = 16'h00F0;
defparam \crt|vcur~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y12_N4
cycloneive_lcell_comb \crt|cury[0]~7 (
// Equation(s):
// \crt|cury[0]~7_combout  = (\crt|cury[5]~6_combout  & (!\CPU|odata [0])) # (!\crt|cury[5]~6_combout  & ((\crt|cury [0])))

	.dataa(gnd),
	.datab(\CPU|odata [0]),
	.datac(\crt|cury [0]),
	.datad(\crt|cury[5]~6_combout ),
	.cin(gnd),
	.combout(\crt|cury[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \crt|cury[0]~7 .lut_mask = 16'h33F0;
defparam \crt|cury[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y12_N5
dffeas \crt|cury[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|cury[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|cury [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|cury[0] .is_wysiwyg = "true";
defparam \crt|cury[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N23
dffeas \crt|cury[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|cury[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|cury[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|cury [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|cury[1] .is_wysiwyg = "true";
defparam \crt|cury[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \crt|vcur~5 (
// Equation(s):
// \crt|vcur~5_combout  = (\crt|cury [0] & (\crt|ypos [0] & (\crt|ypos [1] $ (!\crt|cury [1])))) # (!\crt|cury [0] & (!\crt|ypos [0] & (\crt|ypos [1] $ (!\crt|cury [1]))))

	.dataa(\crt|cury [0]),
	.datab(\crt|ypos [1]),
	.datac(\crt|cury [1]),
	.datad(\crt|ypos [0]),
	.cin(gnd),
	.combout(\crt|vcur~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vcur~5 .lut_mask = 16'h8241;
defparam \crt|vcur~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N27
dffeas \crt|cury[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|cury[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|cury[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|cury [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|cury[3] .is_wysiwyg = "true";
defparam \crt|cury[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y12_N25
dffeas \crt|cury[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|cury[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|cury[5]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|cury [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|cury[2] .is_wysiwyg = "true";
defparam \crt|cury[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N14
cycloneive_lcell_comb \crt|vcur~6 (
// Equation(s):
// \crt|vcur~6_combout  = (\crt|ypos [2] & (\crt|cury [2] & (\crt|ypos [3] $ (!\crt|cury [3])))) # (!\crt|ypos [2] & (!\crt|cury [2] & (\crt|ypos [3] $ (!\crt|cury [3]))))

	.dataa(\crt|ypos [2]),
	.datab(\crt|ypos [3]),
	.datac(\crt|cury [3]),
	.datad(\crt|cury [2]),
	.cin(gnd),
	.combout(\crt|vcur~6_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vcur~6 .lut_mask = 16'h8241;
defparam \crt|vcur~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N18
cycloneive_lcell_comb \crt|curx[1]~8 (
// Equation(s):
// \crt|curx[1]~8_combout  = (\CPU|odata [0] & (\CPU|odata [1] $ (VCC))) # (!\CPU|odata [0] & (\CPU|odata [1] & VCC))
// \crt|curx[1]~9  = CARRY((\CPU|odata [0] & \CPU|odata [1]))

	.dataa(\CPU|odata [0]),
	.datab(\CPU|odata [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\crt|curx[1]~8_combout ),
	.cout(\crt|curx[1]~9 ));
// synopsys translate_off
defparam \crt|curx[1]~8 .lut_mask = 16'h6688;
defparam \crt|curx[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N20
cycloneive_lcell_comb \crt|curx[2]~10 (
// Equation(s):
// \crt|curx[2]~10_combout  = (\CPU|odata [2] & (!\crt|curx[1]~9 )) # (!\CPU|odata [2] & ((\crt|curx[1]~9 ) # (GND)))
// \crt|curx[2]~11  = CARRY((!\crt|curx[1]~9 ) # (!\CPU|odata [2]))

	.dataa(\CPU|odata [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|curx[1]~9 ),
	.combout(\crt|curx[2]~10_combout ),
	.cout(\crt|curx[2]~11 ));
// synopsys translate_off
defparam \crt|curx[2]~10 .lut_mask = 16'h5A5F;
defparam \crt|curx[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N22
cycloneive_lcell_comb \crt|curx[3]~12 (
// Equation(s):
// \crt|curx[3]~12_combout  = (\CPU|odata [3] & (\crt|curx[2]~11  $ (GND))) # (!\CPU|odata [3] & (!\crt|curx[2]~11  & VCC))
// \crt|curx[3]~13  = CARRY((\CPU|odata [3] & !\crt|curx[2]~11 ))

	.dataa(\CPU|odata [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|curx[2]~11 ),
	.combout(\crt|curx[3]~12_combout ),
	.cout(\crt|curx[3]~13 ));
// synopsys translate_off
defparam \crt|curx[3]~12 .lut_mask = 16'hA50A;
defparam \crt|curx[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \crt|curx[6]~6 (
// Equation(s):
// \crt|curx[6]~6_combout  = (\crt|pstate [2] & (!\CPU|addr [0] & (\crt|always0~0_combout  & \crt|WideOr1~0_combout )))

	.dataa(\crt|pstate [2]),
	.datab(\CPU|addr [0]),
	.datac(\crt|always0~0_combout ),
	.datad(\crt|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\crt|curx[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \crt|curx[6]~6 .lut_mask = 16'h2000;
defparam \crt|curx[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N23
dffeas \crt|curx[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|curx[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|curx[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|curx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|curx[3] .is_wysiwyg = "true";
defparam \crt|curx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N24
cycloneive_lcell_comb \crt|curx[4]~14 (
// Equation(s):
// \crt|curx[4]~14_combout  = (\CPU|odata [4] & (!\crt|curx[3]~13 )) # (!\CPU|odata [4] & ((\crt|curx[3]~13 ) # (GND)))
// \crt|curx[4]~15  = CARRY((!\crt|curx[3]~13 ) # (!\CPU|odata [4]))

	.dataa(\CPU|odata [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|curx[3]~13 ),
	.combout(\crt|curx[4]~14_combout ),
	.cout(\crt|curx[4]~15 ));
// synopsys translate_off
defparam \crt|curx[4]~14 .lut_mask = 16'h5A5F;
defparam \crt|curx[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y14_N25
dffeas \crt|curx[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|curx[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|curx[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|curx [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|curx[4] .is_wysiwyg = "true";
defparam \crt|curx[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N14
cycloneive_lcell_comb \crt|vcur~2 (
// Equation(s):
// \crt|vcur~2_combout  = (\crt|opos [3] & (\crt|curx [3] & (\crt|opos [4] $ (!\crt|curx [4])))) # (!\crt|opos [3] & (!\crt|curx [3] & (\crt|opos [4] $ (!\crt|curx [4]))))

	.dataa(\crt|opos [3]),
	.datab(\crt|opos [4]),
	.datac(\crt|curx [3]),
	.datad(\crt|curx [4]),
	.cin(gnd),
	.combout(\crt|vcur~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vcur~2 .lut_mask = 16'h8421;
defparam \crt|vcur~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N19
dffeas \crt|curx[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|curx[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|curx[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|curx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|curx[1] .is_wysiwyg = "true";
defparam \crt|curx[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y14_N21
dffeas \crt|curx[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|curx[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|curx[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|curx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|curx[2] .is_wysiwyg = "true";
defparam \crt|curx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N0
cycloneive_lcell_comb \crt|vcur~1 (
// Equation(s):
// \crt|vcur~1_combout  = (\crt|curx [1] & (\crt|opos [1] & (\crt|opos [2] $ (!\crt|curx [2])))) # (!\crt|curx [1] & (!\crt|opos [1] & (\crt|opos [2] $ (!\crt|curx [2]))))

	.dataa(\crt|curx [1]),
	.datab(\crt|opos [1]),
	.datac(\crt|opos [2]),
	.datad(\crt|curx [2]),
	.cin(gnd),
	.combout(\crt|vcur~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vcur~1 .lut_mask = 16'h9009;
defparam \crt|vcur~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \crt|frame[0]~13 (
// Equation(s):
// \crt|frame[0]~13_combout  = \crt|frame [0] $ (((\vid|cce~combout  & \crt|always0~1_combout )))

	.dataa(\vid|cce~combout ),
	.datab(gnd),
	.datac(\crt|frame [0]),
	.datad(\crt|always0~1_combout ),
	.cin(gnd),
	.combout(\crt|frame[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \crt|frame[0]~13 .lut_mask = 16'h5AF0;
defparam \crt|frame[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N17
dffeas \crt|frame[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|frame[0]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|frame [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|frame[0] .is_wysiwyg = "true";
defparam \crt|frame[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \crt|frame[1]~4 (
// Equation(s):
// \crt|frame[1]~4_combout  = (\crt|frame [1] & (\crt|frame [0] $ (VCC))) # (!\crt|frame [1] & (\crt|frame [0] & VCC))
// \crt|frame[1]~5  = CARRY((\crt|frame [1] & \crt|frame [0]))

	.dataa(\crt|frame [1]),
	.datab(\crt|frame [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\crt|frame[1]~4_combout ),
	.cout(\crt|frame[1]~5 ));
// synopsys translate_off
defparam \crt|frame[1]~4 .lut_mask = 16'h6688;
defparam \crt|frame[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \crt|frame[4]~10 (
// Equation(s):
// \crt|frame[4]~10_combout  = (\vid|cce~combout  & \crt|always0~1_combout )

	.dataa(\vid|cce~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\crt|always0~1_combout ),
	.cin(gnd),
	.combout(\crt|frame[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \crt|frame[4]~10 .lut_mask = 16'hAA00;
defparam \crt|frame[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N7
dffeas \crt|frame[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|frame[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|frame[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|frame [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|frame[1] .is_wysiwyg = "true";
defparam \crt|frame[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \crt|frame[2]~6 (
// Equation(s):
// \crt|frame[2]~6_combout  = (\crt|frame [2] & (!\crt|frame[1]~5 )) # (!\crt|frame [2] & ((\crt|frame[1]~5 ) # (GND)))
// \crt|frame[2]~7  = CARRY((!\crt|frame[1]~5 ) # (!\crt|frame [2]))

	.dataa(gnd),
	.datab(\crt|frame [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|frame[1]~5 ),
	.combout(\crt|frame[2]~6_combout ),
	.cout(\crt|frame[2]~7 ));
// synopsys translate_off
defparam \crt|frame[2]~6 .lut_mask = 16'h3C3F;
defparam \crt|frame[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N9
dffeas \crt|frame[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|frame[2]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|frame[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|frame [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|frame[2] .is_wysiwyg = "true";
defparam \crt|frame[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \crt|frame[3]~8 (
// Equation(s):
// \crt|frame[3]~8_combout  = (\crt|frame [3] & (\crt|frame[2]~7  $ (GND))) # (!\crt|frame [3] & (!\crt|frame[2]~7  & VCC))
// \crt|frame[3]~9  = CARRY((\crt|frame [3] & !\crt|frame[2]~7 ))

	.dataa(\crt|frame [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|frame[2]~7 ),
	.combout(\crt|frame[3]~8_combout ),
	.cout(\crt|frame[3]~9 ));
// synopsys translate_off
defparam \crt|frame[3]~8 .lut_mask = 16'hA50A;
defparam \crt|frame[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N11
dffeas \crt|frame[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|frame[3]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|frame[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|frame [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|frame[3] .is_wysiwyg = "true";
defparam \crt|frame[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y14_N5
dffeas \crt|init3[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init3[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init3 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init3[5] .is_wysiwyg = "true";
defparam \crt|init3[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N4
cycloneive_lcell_comb \crt|curx[0]~7 (
// Equation(s):
// \crt|curx[0]~7_combout  = (\crt|curx[6]~6_combout  & ((!\CPU|odata [0]))) # (!\crt|curx[6]~6_combout  & (\crt|curx [0]))

	.dataa(gnd),
	.datab(\crt|curx[6]~6_combout ),
	.datac(\crt|curx [0]),
	.datad(\CPU|odata [0]),
	.cin(gnd),
	.combout(\crt|curx[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \crt|curx[0]~7 .lut_mask = 16'h30FC;
defparam \crt|curx[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y14_N5
dffeas \crt|curx[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|curx[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|curx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|curx[0] .is_wysiwyg = "true";
defparam \crt|curx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N4
cycloneive_lcell_comb \crt|vcur~0 (
// Equation(s):
// \crt|vcur~0_combout  = (\crt|frame [3] & (\crt|opos [0] $ (((!\crt|curx [0]))))) # (!\crt|frame [3] & (\crt|init3 [5] & (\crt|opos [0] $ (!\crt|curx [0]))))

	.dataa(\crt|frame [3]),
	.datab(\crt|opos [0]),
	.datac(\crt|init3 [5]),
	.datad(\crt|curx [0]),
	.cin(gnd),
	.combout(\crt|vcur~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vcur~0 .lut_mask = 16'hC832;
defparam \crt|vcur~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N26
cycloneive_lcell_comb \crt|curx[5]~16 (
// Equation(s):
// \crt|curx[5]~16_combout  = (\CPU|odata [5] & (\crt|curx[4]~15  $ (GND))) # (!\CPU|odata [5] & (!\crt|curx[4]~15  & VCC))
// \crt|curx[5]~17  = CARRY((\CPU|odata [5] & !\crt|curx[4]~15 ))

	.dataa(gnd),
	.datab(\CPU|odata [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|curx[4]~15 ),
	.combout(\crt|curx[5]~16_combout ),
	.cout(\crt|curx[5]~17 ));
// synopsys translate_off
defparam \crt|curx[5]~16 .lut_mask = 16'hC30C;
defparam \crt|curx[5]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y14_N27
dffeas \crt|curx[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|curx[5]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|curx[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|curx [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|curx[5] .is_wysiwyg = "true";
defparam \crt|curx[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N28
cycloneive_lcell_comb \crt|curx[6]~18 (
// Equation(s):
// \crt|curx[6]~18_combout  = \crt|curx[5]~17  $ (\CPU|odata [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\CPU|odata [6]),
	.cin(\crt|curx[5]~17 ),
	.combout(\crt|curx[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \crt|curx[6]~18 .lut_mask = 16'h0FF0;
defparam \crt|curx[6]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y14_N29
dffeas \crt|curx[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|curx[6]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|curx[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|curx [6]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|curx[6] .is_wysiwyg = "true";
defparam \crt|curx[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y14_N12
cycloneive_lcell_comb \crt|vcur~3 (
// Equation(s):
// \crt|vcur~3_combout  = (\crt|opos [6] & (\crt|curx [6] & (\crt|opos [5] $ (!\crt|curx [5])))) # (!\crt|opos [6] & (!\crt|curx [6] & (\crt|opos [5] $ (!\crt|curx [5]))))

	.dataa(\crt|opos [6]),
	.datab(\crt|opos [5]),
	.datac(\crt|curx [5]),
	.datad(\crt|curx [6]),
	.cin(gnd),
	.combout(\crt|vcur~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vcur~3 .lut_mask = 16'h8241;
defparam \crt|vcur~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N6
cycloneive_lcell_comb \crt|vcur~4 (
// Equation(s):
// \crt|vcur~4_combout  = (\crt|vcur~2_combout  & (\crt|vcur~1_combout  & (\crt|vcur~0_combout  & \crt|vcur~3_combout )))

	.dataa(\crt|vcur~2_combout ),
	.datab(\crt|vcur~1_combout ),
	.datac(\crt|vcur~0_combout ),
	.datad(\crt|vcur~3_combout ),
	.cin(gnd),
	.combout(\crt|vcur~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vcur~4 .lut_mask = 16'h8000;
defparam \crt|vcur~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N8
cycloneive_lcell_comb \crt|vcur (
// Equation(s):
// \crt|vcur~combout  = (\crt|vcur~8_combout  & (\crt|vcur~5_combout  & (\crt|vcur~6_combout  & \crt|vcur~4_combout )))

	.dataa(\crt|vcur~8_combout ),
	.datab(\crt|vcur~5_combout ),
	.datac(\crt|vcur~6_combout ),
	.datad(\crt|vcur~4_combout ),
	.cin(gnd),
	.combout(\crt|vcur~combout ),
	.cout());
// synopsys translate_off
defparam \crt|vcur .lut_mask = 16'h8000;
defparam \crt|vcur .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \crt|init3[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init3[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init3 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init3[7] .is_wysiwyg = "true";
defparam \crt|init3[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cycloneive_lcell_comb \crt|Equal2~0 (
// Equation(s):
// \crt|Equal2~0_combout  = (!\crt|chline [4] & (!\crt|chline [3] & !\crt|chline [2]))

	.dataa(\crt|chline [4]),
	.datab(gnd),
	.datac(\crt|chline [3]),
	.datad(\crt|chline [2]),
	.cin(gnd),
	.combout(\crt|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Equal2~0 .lut_mask = 16'h0005;
defparam \crt|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_lcell_comb \crt|line[0]~0 (
// Equation(s):
// \crt|line[0]~0_combout  = (\crt|init3 [7] & (!\crt|chline [1] & ((\crt|init2 [0]) # (!\crt|Equal2~0_combout )))) # (!\crt|init3 [7] & (((\crt|chline [1]))))

	.dataa(\crt|init3 [7]),
	.datab(\crt|Equal2~0_combout ),
	.datac(\crt|init2 [0]),
	.datad(\crt|chline [1]),
	.cin(gnd),
	.combout(\crt|line[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|line[0]~0 .lut_mask = 16'h55A2;
defparam \crt|line[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \crt|line[1]~1 (
// Equation(s):
// \crt|line[1]~1_combout  = (\crt|chline [4]) # ((\crt|chline [3]) # (\crt|init2 [1]))

	.dataa(\crt|chline [4]),
	.datab(\crt|chline [3]),
	.datac(\crt|init2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\crt|line[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|line[1]~1 .lut_mask = 16'hFEFE;
defparam \crt|line[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \crt|line[1]~2 (
// Equation(s):
// \crt|line[1]~2_combout  = (\crt|chline [2] & (((\crt|chline [1]) # (!\crt|init3 [7])))) # (!\crt|chline [2] & (\crt|line[1]~1_combout  & (\crt|init3 [7] & !\crt|chline [1])))

	.dataa(\crt|chline [2]),
	.datab(\crt|line[1]~1_combout ),
	.datac(\crt|init3 [7]),
	.datad(\crt|chline [1]),
	.cin(gnd),
	.combout(\crt|line[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|line[1]~2 .lut_mask = 16'hAA4A;
defparam \crt|line[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \crt|line[1]~3 (
// Equation(s):
// \crt|line[1]~3_combout  = (!\crt|chline [2] & (\crt|init3 [7] & !\crt|chline [1]))

	.dataa(\crt|chline [2]),
	.datab(gnd),
	.datac(\crt|init3 [7]),
	.datad(\crt|chline [1]),
	.cin(gnd),
	.combout(\crt|line[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|line[1]~3 .lut_mask = 16'h0050;
defparam \crt|line[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \crt|line[2]~4 (
// Equation(s):
// \crt|line[2]~4_combout  = (\crt|chline [3] & (((!\crt|line[1]~3_combout )))) # (!\crt|chline [3] & (\crt|line[1]~3_combout  & ((\crt|chline [4]) # (\crt|init2 [2]))))

	.dataa(\crt|chline [4]),
	.datab(\crt|chline [3]),
	.datac(\crt|init2 [2]),
	.datad(\crt|line[1]~3_combout ),
	.cin(gnd),
	.combout(\crt|line[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|line[2]~4 .lut_mask = 16'h32CC;
defparam \crt|line[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N16
cycloneive_lcell_comb \crt|LessThan1~1 (
// Equation(s):
// \crt|LessThan1~1_cout  = CARRY((\crt|opos [0] & !\crt|init0 [0]))

	.dataa(\crt|opos [0]),
	.datab(\crt|init0 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\crt|LessThan1~1_cout ));
// synopsys translate_off
defparam \crt|LessThan1~1 .lut_mask = 16'h0022;
defparam \crt|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N18
cycloneive_lcell_comb \crt|LessThan1~3 (
// Equation(s):
// \crt|LessThan1~3_cout  = CARRY((\crt|opos [1] & (\crt|init0 [1] & !\crt|LessThan1~1_cout )) # (!\crt|opos [1] & ((\crt|init0 [1]) # (!\crt|LessThan1~1_cout ))))

	.dataa(\crt|opos [1]),
	.datab(\crt|init0 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan1~1_cout ),
	.combout(),
	.cout(\crt|LessThan1~3_cout ));
// synopsys translate_off
defparam \crt|LessThan1~3 .lut_mask = 16'h004D;
defparam \crt|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N20
cycloneive_lcell_comb \crt|LessThan1~5 (
// Equation(s):
// \crt|LessThan1~5_cout  = CARRY((\crt|opos [2] & ((!\crt|LessThan1~3_cout ) # (!\crt|init0 [2]))) # (!\crt|opos [2] & (!\crt|init0 [2] & !\crt|LessThan1~3_cout )))

	.dataa(\crt|opos [2]),
	.datab(\crt|init0 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan1~3_cout ),
	.combout(),
	.cout(\crt|LessThan1~5_cout ));
// synopsys translate_off
defparam \crt|LessThan1~5 .lut_mask = 16'h002B;
defparam \crt|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N22
cycloneive_lcell_comb \crt|LessThan1~7 (
// Equation(s):
// \crt|LessThan1~7_cout  = CARRY((\crt|init0 [3] & ((!\crt|LessThan1~5_cout ) # (!\crt|opos [3]))) # (!\crt|init0 [3] & (!\crt|opos [3] & !\crt|LessThan1~5_cout )))

	.dataa(\crt|init0 [3]),
	.datab(\crt|opos [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan1~5_cout ),
	.combout(),
	.cout(\crt|LessThan1~7_cout ));
// synopsys translate_off
defparam \crt|LessThan1~7 .lut_mask = 16'h002B;
defparam \crt|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N24
cycloneive_lcell_comb \crt|LessThan1~9 (
// Equation(s):
// \crt|LessThan1~9_cout  = CARRY((\crt|init0 [4] & (\crt|opos [4] & !\crt|LessThan1~7_cout )) # (!\crt|init0 [4] & ((\crt|opos [4]) # (!\crt|LessThan1~7_cout ))))

	.dataa(\crt|init0 [4]),
	.datab(\crt|opos [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan1~7_cout ),
	.combout(),
	.cout(\crt|LessThan1~9_cout ));
// synopsys translate_off
defparam \crt|LessThan1~9 .lut_mask = 16'h004D;
defparam \crt|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N26
cycloneive_lcell_comb \crt|LessThan1~11 (
// Equation(s):
// \crt|LessThan1~11_cout  = CARRY((\crt|init0 [5] & ((!\crt|LessThan1~9_cout ) # (!\crt|opos [5]))) # (!\crt|init0 [5] & (!\crt|opos [5] & !\crt|LessThan1~9_cout )))

	.dataa(\crt|init0 [5]),
	.datab(\crt|opos [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|LessThan1~9_cout ),
	.combout(),
	.cout(\crt|LessThan1~11_cout ));
// synopsys translate_off
defparam \crt|LessThan1~11 .lut_mask = 16'h002B;
defparam \crt|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y14_N28
cycloneive_lcell_comb \crt|LessThan1~12 (
// Equation(s):
// \crt|LessThan1~12_combout  = (\crt|opos [6] & ((!\crt|init0 [6]) # (!\crt|LessThan1~11_cout ))) # (!\crt|opos [6] & (!\crt|LessThan1~11_cout  & !\crt|init0 [6]))

	.dataa(gnd),
	.datab(\crt|opos [6]),
	.datac(gnd),
	.datad(\crt|init0 [6]),
	.cin(\crt|LessThan1~11_cout ),
	.combout(\crt|LessThan1~12_combout ),
	.cout());
// synopsys translate_off
defparam \crt|LessThan1~12 .lut_mask = 16'h0CCF;
defparam \crt|LessThan1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y14_N2
cycloneive_lcell_comb \crt|ochar~5 (
// Equation(s):
// \crt|ochar~5_combout  = (!\crt|LessThan1~12_combout  & !\crt|opos [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\crt|LessThan1~12_combout ),
	.datad(\crt|opos [7]),
	.cin(gnd),
	.combout(\crt|ochar~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar~5 .lut_mask = 16'h000F;
defparam \crt|ochar~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N29
dffeas \crt|buf0_rtl_0_bypass[15] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N28
cycloneive_lcell_comb \crt|Mux9~0 (
// Equation(s):
// \crt|Mux9~0_combout  = (\crt|lineff~q  & ((\crt|buf0~4_combout  & ((\crt|buf0_rtl_0_bypass [15]))) # (!\crt|buf0~4_combout  & (\crt|buf0_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\crt|buf0~4_combout ),
	.datab(\crt|buf0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\crt|buf0_rtl_0_bypass [15]),
	.datad(\crt|lineff~q ),
	.cin(gnd),
	.combout(\crt|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Mux9~0 .lut_mask = 16'hE400;
defparam \crt|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneive_lcell_comb \crt|oposf[0]~4 (
// Equation(s):
// \crt|oposf[0]~4_combout  = (\crt|oposf [0] & (\crt|init3 [6] $ (GND))) # (!\crt|oposf [0] & (!\crt|init3 [6] & VCC))
// \crt|oposf[0]~5  = CARRY((\crt|oposf [0] & !\crt|init3 [6]))

	.dataa(\crt|oposf [0]),
	.datab(\crt|init3 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\crt|oposf[0]~4_combout ),
	.cout(\crt|oposf[0]~5 ));
// synopsys translate_off
defparam \crt|oposf[0]~4 .lut_mask = 16'h9922;
defparam \crt|oposf[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cycloneive_lcell_comb \crt|attr[5]~1 (
// Equation(s):
// \crt|attr[5]~1_combout  = (!\crt|Equal7~1_combout  & (\crt|ochar~5_combout  & (!\crt|obuf[6]~6_combout  & !\crt|obuf[7]~4_combout )))

	.dataa(\crt|Equal7~1_combout ),
	.datab(\crt|ochar~5_combout ),
	.datac(\crt|obuf[6]~6_combout ),
	.datad(\crt|obuf[7]~4_combout ),
	.cin(gnd),
	.combout(\crt|attr[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|attr[5]~1 .lut_mask = 16'h0004;
defparam \crt|attr[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneive_lcell_comb \crt|attr[5]~2 (
// Equation(s):
// \crt|attr[5]~2_combout  = (\vid|cce~combout  & ((\crt|chline[4]~17_combout ) # (\crt|attr[5]~1_combout )))

	.dataa(gnd),
	.datab(\crt|chline[4]~17_combout ),
	.datac(\vid|cce~combout ),
	.datad(\crt|attr[5]~1_combout ),
	.cin(gnd),
	.combout(\crt|attr[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|attr[5]~2 .lut_mask = 16'hF0C0;
defparam \crt|attr[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N19
dffeas \crt|oposf[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|oposf[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|chline[4]~17_combout ),
	.sload(gnd),
	.ena(\crt|attr[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|oposf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|oposf[0] .is_wysiwyg = "true";
defparam \crt|oposf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cycloneive_lcell_comb \crt|oposf[1]~6 (
// Equation(s):
// \crt|oposf[1]~6_combout  = (\crt|oposf [1] & (!\crt|oposf[0]~5 )) # (!\crt|oposf [1] & ((\crt|oposf[0]~5 ) # (GND)))
// \crt|oposf[1]~7  = CARRY((!\crt|oposf[0]~5 ) # (!\crt|oposf [1]))

	.dataa(gnd),
	.datab(\crt|oposf [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|oposf[0]~5 ),
	.combout(\crt|oposf[1]~6_combout ),
	.cout(\crt|oposf[1]~7 ));
// synopsys translate_off
defparam \crt|oposf[1]~6 .lut_mask = 16'h3C3F;
defparam \crt|oposf[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N21
dffeas \crt|oposf[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|oposf[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|chline[4]~17_combout ),
	.sload(gnd),
	.ena(\crt|attr[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|oposf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|oposf[1] .is_wysiwyg = "true";
defparam \crt|oposf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \crt|oposf[2]~8 (
// Equation(s):
// \crt|oposf[2]~8_combout  = (\crt|oposf [2] & (\crt|oposf[1]~7  $ (GND))) # (!\crt|oposf [2] & (!\crt|oposf[1]~7  & VCC))
// \crt|oposf[2]~9  = CARRY((\crt|oposf [2] & !\crt|oposf[1]~7 ))

	.dataa(\crt|oposf [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\crt|oposf[1]~7 ),
	.combout(\crt|oposf[2]~8_combout ),
	.cout(\crt|oposf[2]~9 ));
// synopsys translate_off
defparam \crt|oposf[2]~8 .lut_mask = 16'hA50A;
defparam \crt|oposf[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \crt|oposf[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|oposf[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|chline[4]~17_combout ),
	.sload(gnd),
	.ena(\crt|attr[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|oposf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|oposf[2] .is_wysiwyg = "true";
defparam \crt|oposf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N24
cycloneive_lcell_comb \crt|iposf~2 (
// Equation(s):
// \crt|iposf~2_combout  = (\crt|istate~q  & (\crt|drq~q  & (!\crt|iposf [0] & \dma|dack [2])))

	.dataa(\crt|istate~q ),
	.datab(\crt|drq~q ),
	.datac(\crt|iposf [0]),
	.datad(\dma|dack [2]),
	.cin(gnd),
	.combout(\crt|iposf~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|iposf~2 .lut_mask = 16'h0800;
defparam \crt|iposf~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N16
cycloneive_lcell_comb \crt|fifo1~183 (
// Equation(s):
// \crt|fifo1~183_combout  = (\dma|dack [2] & (\crt|drq~q  & \crt|istate~q ))

	.dataa(gnd),
	.datab(\dma|dack [2]),
	.datac(\crt|drq~q ),
	.datad(\crt|istate~q ),
	.cin(gnd),
	.combout(\crt|fifo1~183_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~183 .lut_mask = 16'hC000;
defparam \crt|fifo1~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N18
cycloneive_lcell_comb \crt|iposf[0]~3 (
// Equation(s):
// \crt|iposf[0]~3_combout  = (\vid|cce~combout  & ((\crt|fifo1~183_combout ) # (!\crt|ypos[0]~6_combout )))

	.dataa(\crt|ypos[0]~6_combout ),
	.datab(gnd),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~183_combout ),
	.cin(gnd),
	.combout(\crt|iposf[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|iposf[0]~3 .lut_mask = 16'hF050;
defparam \crt|iposf[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N25
dffeas \crt|iposf[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|iposf~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|iposf[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|iposf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|iposf[0] .is_wysiwyg = "true";
defparam \crt|iposf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N22
cycloneive_lcell_comb \crt|iposf~4 (
// Equation(s):
// \crt|iposf~4_combout  = (\crt|fifo1~183_combout  & (\crt|iposf [0] $ (\crt|iposf [1])))

	.dataa(gnd),
	.datab(\crt|iposf [0]),
	.datac(\crt|iposf [1]),
	.datad(\crt|fifo1~183_combout ),
	.cin(gnd),
	.combout(\crt|iposf~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|iposf~4 .lut_mask = 16'h3C00;
defparam \crt|iposf~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N23
dffeas \crt|iposf[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|iposf~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|iposf[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|iposf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|iposf[1] .is_wysiwyg = "true";
defparam \crt|iposf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N0
cycloneive_lcell_comb \crt|iposf~6 (
// Equation(s):
// \crt|iposf~6_combout  = (\crt|fifo1~183_combout  & (\crt|iposf [2] $ (((\crt|iposf [1] & \crt|iposf [0])))))

	.dataa(\crt|iposf [1]),
	.datab(\crt|iposf [0]),
	.datac(\crt|iposf [2]),
	.datad(\crt|fifo1~183_combout ),
	.cin(gnd),
	.combout(\crt|iposf~6_combout ),
	.cout());
// synopsys translate_off
defparam \crt|iposf~6 .lut_mask = 16'h7800;
defparam \crt|iposf~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N1
dffeas \crt|iposf[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|iposf~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|iposf[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|iposf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|iposf[2] .is_wysiwyg = "true";
defparam \crt|iposf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N28
cycloneive_lcell_comb \crt|Add10~0 (
// Equation(s):
// \crt|Add10~0_combout  = (\crt|iposf [1] & \crt|iposf [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\crt|iposf [1]),
	.datad(\crt|iposf [0]),
	.cin(gnd),
	.combout(\crt|Add10~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Add10~0 .lut_mask = 16'hF000;
defparam \crt|Add10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y15_N26
cycloneive_lcell_comb \crt|iposf~5 (
// Equation(s):
// \crt|iposf~5_combout  = (\crt|fifo1~183_combout  & (\crt|iposf [3] $ (((\crt|iposf [2] & \crt|Add10~0_combout )))))

	.dataa(\crt|iposf [2]),
	.datab(\crt|fifo1~183_combout ),
	.datac(\crt|iposf [3]),
	.datad(\crt|Add10~0_combout ),
	.cin(gnd),
	.combout(\crt|iposf~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|iposf~5 .lut_mask = 16'h48C0;
defparam \crt|iposf~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y15_N27
dffeas \crt|iposf[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|iposf~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|iposf[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|iposf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|iposf[3] .is_wysiwyg = "true";
defparam \crt|iposf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneive_lcell_comb \crt|fifo1~188 (
// Equation(s):
// \crt|fifo1~188_combout  = (!\crt|iposf [3] & (!\crt|iposf [1] & (\crt|iposf [0] & \crt|iposf [2])))

	.dataa(\crt|iposf [3]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [0]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~188_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~188 .lut_mask = 16'h1000;
defparam \crt|fifo1~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \crt|fifo0~187 (
// Equation(s):
// \crt|fifo0~187_combout  = (\crt|fifo1~188_combout  & (\crt|fifo1~183_combout  & (!\crt|lineff~q  & \vid|cce~combout )))

	.dataa(\crt|fifo1~188_combout ),
	.datab(\crt|fifo1~183_combout ),
	.datac(\crt|lineff~q ),
	.datad(\vid|cce~combout ),
	.cin(gnd),
	.combout(\crt|fifo0~187_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~187 .lut_mask = 16'h0800;
defparam \crt|fifo0~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \crt|fifo0~35 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~35 .is_wysiwyg = "true";
defparam \crt|fifo0~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneive_lcell_comb \crt|fifo1~189 (
// Equation(s):
// \crt|fifo1~189_combout  = (!\crt|iposf [3] & (!\crt|iposf [1] & (\crt|iposf [0] & !\crt|iposf [2])))

	.dataa(\crt|iposf [3]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [0]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~189_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~189 .lut_mask = 16'h0010;
defparam \crt|fifo1~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N14
cycloneive_lcell_comb \crt|fifo0~188 (
// Equation(s):
// \crt|fifo0~188_combout  = (\crt|fifo1~189_combout  & (\crt|fifo1~183_combout  & (!\crt|lineff~q  & \vid|cce~combout )))

	.dataa(\crt|fifo1~189_combout ),
	.datab(\crt|fifo1~183_combout ),
	.datac(\crt|lineff~q ),
	.datad(\vid|cce~combout ),
	.cin(gnd),
	.combout(\crt|fifo0~188_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~188 .lut_mask = 16'h0800;
defparam \crt|fifo0~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \crt|fifo0~7 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~7 .is_wysiwyg = "true";
defparam \crt|fifo0~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneive_lcell_comb \crt|oposf[3]~10 (
// Equation(s):
// \crt|oposf[3]~10_combout  = \crt|oposf [3] $ (\crt|oposf[2]~9 )

	.dataa(gnd),
	.datab(\crt|oposf [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\crt|oposf[2]~9 ),
	.combout(\crt|oposf[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \crt|oposf[3]~10 .lut_mask = 16'h3C3C;
defparam \crt|oposf[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \crt|oposf[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|oposf[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|chline[4]~17_combout ),
	.sload(gnd),
	.ena(\crt|attr[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|oposf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|oposf[3] .is_wysiwyg = "true";
defparam \crt|oposf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \crt|fifo0~114 (
// Equation(s):
// \crt|fifo0~114_combout  = (\crt|oposf [2] & ((\crt|fifo0~35_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~7_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~35_q ),
	.datac(\crt|fifo0~7_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~114_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~114 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \crt|fifo1~190 (
// Equation(s):
// \crt|fifo1~190_combout  = (\crt|iposf [0] & (!\crt|iposf [1] & (\crt|iposf [3] & \crt|iposf [2])))

	.dataa(\crt|iposf [0]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [3]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~190_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~190 .lut_mask = 16'h2000;
defparam \crt|fifo1~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cycloneive_lcell_comb \crt|fifo0~189 (
// Equation(s):
// \crt|fifo0~189_combout  = (\crt|fifo1~183_combout  & (\vid|cce~combout  & (!\crt|lineff~q  & \crt|fifo1~190_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\vid|cce~combout ),
	.datac(\crt|lineff~q ),
	.datad(\crt|fifo1~190_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~189_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~189 .lut_mask = 16'h0800;
defparam \crt|fifo0~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N27
dffeas \crt|fifo0~91 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~91 .is_wysiwyg = "true";
defparam \crt|fifo0~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneive_lcell_comb \crt|fifo1~187 (
// Equation(s):
// \crt|fifo1~187_combout  = (\crt|iposf [3] & (!\crt|iposf [1] & (\crt|iposf [0] & !\crt|iposf [2])))

	.dataa(\crt|iposf [3]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [0]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~187_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~187 .lut_mask = 16'h0020;
defparam \crt|fifo1~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneive_lcell_comb \crt|fifo0~186 (
// Equation(s):
// \crt|fifo0~186_combout  = (\crt|fifo1~187_combout  & (!\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~183_combout )))

	.dataa(\crt|fifo1~187_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~183_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~186_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~186 .lut_mask = 16'h2000;
defparam \crt|fifo0~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N25
dffeas \crt|fifo0~63 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~63 .is_wysiwyg = "true";
defparam \crt|fifo0~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cycloneive_lcell_comb \crt|fifo0~115 (
// Equation(s):
// \crt|fifo0~115_combout  = (\crt|fifo0~114_combout  & (((\crt|fifo0~91_q )) # (!\crt|oposf [3]))) # (!\crt|fifo0~114_combout  & (\crt|oposf [3] & ((\crt|fifo0~63_q ))))

	.dataa(\crt|fifo0~114_combout ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo0~91_q ),
	.datad(\crt|fifo0~63_q ),
	.cin(gnd),
	.combout(\crt|fifo0~115_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~115 .lut_mask = 16'hE6A2;
defparam \crt|fifo0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N16
cycloneive_lcell_comb \crt|fifo1~192 (
// Equation(s):
// \crt|fifo1~192_combout  = (\crt|iposf [3] & (!\crt|iposf [1] & (!\crt|iposf [0] & !\crt|iposf [2])))

	.dataa(\crt|iposf [3]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [0]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~192_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~192 .lut_mask = 16'h0002;
defparam \crt|fifo1~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N4
cycloneive_lcell_comb \crt|fifo0~191 (
// Equation(s):
// \crt|fifo0~191_combout  = (!\crt|lineff~q  & (\vid|cce~combout  & (\crt|fifo1~192_combout  & \crt|fifo1~183_combout )))

	.dataa(\crt|lineff~q ),
	.datab(\vid|cce~combout ),
	.datac(\crt|fifo1~192_combout ),
	.datad(\crt|fifo1~183_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~191_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~191 .lut_mask = 16'h4000;
defparam \crt|fifo0~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N1
dffeas \crt|fifo0~56 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~56 .is_wysiwyg = "true";
defparam \crt|fifo0~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \crt|fifo1~193 (
// Equation(s):
// \crt|fifo1~193_combout  = (!\crt|iposf [0] & (!\crt|iposf [1] & (!\crt|iposf [3] & !\crt|iposf [2])))

	.dataa(\crt|iposf [0]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [3]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~193_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~193 .lut_mask = 16'h0001;
defparam \crt|fifo1~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N18
cycloneive_lcell_comb \crt|fifo0~192 (
// Equation(s):
// \crt|fifo0~192_combout  = (!\crt|lineff~q  & (\vid|cce~combout  & (\crt|fifo1~193_combout  & \crt|fifo1~183_combout )))

	.dataa(\crt|lineff~q ),
	.datab(\vid|cce~combout ),
	.datac(\crt|fifo1~193_combout ),
	.datad(\crt|fifo1~183_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~192_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~192 .lut_mask = 16'h4000;
defparam \crt|fifo0~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N31
dffeas \crt|fifo0~0 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~0 .is_wysiwyg = "true";
defparam \crt|fifo0~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N30
cycloneive_lcell_comb \crt|fifo0~116 (
// Equation(s):
// \crt|fifo0~116_combout  = (\crt|oposf [2] & (((\crt|oposf [3])))) # (!\crt|oposf [2] & ((\crt|oposf [3] & (\crt|fifo0~56_q )) # (!\crt|oposf [3] & ((\crt|fifo0~0_q )))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~56_q ),
	.datac(\crt|fifo0~0_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~116_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~116 .lut_mask = 16'hEE50;
defparam \crt|fifo0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cycloneive_lcell_comb \crt|fifo1~191 (
// Equation(s):
// \crt|fifo1~191_combout  = (!\crt|iposf [3] & (!\crt|iposf [1] & (!\crt|iposf [0] & \crt|iposf [2])))

	.dataa(\crt|iposf [3]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [0]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~191_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~191 .lut_mask = 16'h0100;
defparam \crt|fifo1~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N4
cycloneive_lcell_comb \crt|fifo0~190 (
// Equation(s):
// \crt|fifo0~190_combout  = (!\crt|lineff~q  & (\crt|fifo1~183_combout  & (\vid|cce~combout  & \crt|fifo1~191_combout )))

	.dataa(\crt|lineff~q ),
	.datab(\crt|fifo1~183_combout ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~191_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~190_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~190 .lut_mask = 16'h4000;
defparam \crt|fifo0~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N9
dffeas \crt|fifo0~28 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~28 .is_wysiwyg = "true";
defparam \crt|fifo0~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneive_lcell_comb \crt|fifo1~194 (
// Equation(s):
// \crt|fifo1~194_combout  = (\crt|iposf [3] & (!\crt|iposf [1] & (!\crt|iposf [0] & \crt|iposf [2])))

	.dataa(\crt|iposf [3]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [0]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~194_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~194 .lut_mask = 16'h0200;
defparam \crt|fifo1~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N18
cycloneive_lcell_comb \crt|fifo0~193 (
// Equation(s):
// \crt|fifo0~193_combout  = (!\crt|lineff~q  & (\crt|fifo1~183_combout  & (\vid|cce~combout  & \crt|fifo1~194_combout )))

	.dataa(\crt|lineff~q ),
	.datab(\crt|fifo1~183_combout ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~194_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~193_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~193 .lut_mask = 16'h4000;
defparam \crt|fifo0~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N31
dffeas \crt|fifo0~84 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~84 .is_wysiwyg = "true";
defparam \crt|fifo0~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N30
cycloneive_lcell_comb \crt|fifo0~117 (
// Equation(s):
// \crt|fifo0~117_combout  = (\crt|fifo0~116_combout  & (((\crt|fifo0~84_q ) # (!\crt|oposf [2])))) # (!\crt|fifo0~116_combout  & (\crt|fifo0~28_q  & ((\crt|oposf [2]))))

	.dataa(\crt|fifo0~116_combout ),
	.datab(\crt|fifo0~28_q ),
	.datac(\crt|fifo0~84_q ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo0~117_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~117 .lut_mask = 16'hE4AA;
defparam \crt|fifo0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneive_lcell_comb \crt|fifo0~118 (
// Equation(s):
// \crt|fifo0~118_combout  = (\crt|oposf [1] & (((\crt|oposf [0])))) # (!\crt|oposf [1] & ((\crt|oposf [0] & (\crt|fifo0~115_combout )) # (!\crt|oposf [0] & ((\crt|fifo0~117_combout )))))

	.dataa(\crt|fifo0~115_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|oposf [0]),
	.datad(\crt|fifo0~117_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~118_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~118 .lut_mask = 16'hE3E0;
defparam \crt|fifo0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \crt|fifo1~195 (
// Equation(s):
// \crt|fifo1~195_combout  = (\crt|iposf [0] & (\crt|iposf [1] & (\crt|iposf [3] & !\crt|iposf [2])))

	.dataa(\crt|iposf [0]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [3]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~195_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~195 .lut_mask = 16'h0080;
defparam \crt|fifo1~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \crt|fifo0~194 (
// Equation(s):
// \crt|fifo0~194_combout  = (\crt|fifo1~183_combout  & (!\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~195_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~195_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~194_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~194 .lut_mask = 16'h2000;
defparam \crt|fifo0~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \crt|fifo0~77 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~77 .is_wysiwyg = "true";
defparam \crt|fifo0~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneive_lcell_comb \crt|fifo1~198 (
// Equation(s):
// \crt|fifo1~198_combout  = (\crt|iposf [3] & (\crt|iposf [1] & (\crt|iposf [0] & \crt|iposf [2])))

	.dataa(\crt|iposf [3]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [0]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~198_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~198 .lut_mask = 16'h8000;
defparam \crt|fifo1~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \crt|fifo0~197 (
// Equation(s):
// \crt|fifo0~197_combout  = (!\crt|lineff~q  & (\crt|fifo1~198_combout  & (\crt|fifo1~183_combout  & \vid|cce~combout )))

	.dataa(\crt|lineff~q ),
	.datab(\crt|fifo1~198_combout ),
	.datac(\crt|fifo1~183_combout ),
	.datad(\vid|cce~combout ),
	.cin(gnd),
	.combout(\crt|fifo0~197_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~197 .lut_mask = 16'h4000;
defparam \crt|fifo0~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N3
dffeas \crt|fifo0~105 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~105 .is_wysiwyg = "true";
defparam \crt|fifo0~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneive_lcell_comb \crt|fifo1~196 (
// Equation(s):
// \crt|fifo1~196_combout  = (!\crt|iposf [3] & (\crt|iposf [1] & (\crt|iposf [0] & \crt|iposf [2])))

	.dataa(\crt|iposf [3]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [0]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~196_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~196 .lut_mask = 16'h4000;
defparam \crt|fifo1~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cycloneive_lcell_comb \crt|fifo0~195 (
// Equation(s):
// \crt|fifo0~195_combout  = (\crt|fifo1~183_combout  & (\vid|cce~combout  & (!\crt|lineff~q  & \crt|fifo1~196_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\vid|cce~combout ),
	.datac(\crt|lineff~q ),
	.datad(\crt|fifo1~196_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~195_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~195 .lut_mask = 16'h0800;
defparam \crt|fifo0~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N21
dffeas \crt|fifo0~49 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~49 .is_wysiwyg = "true";
defparam \crt|fifo0~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cycloneive_lcell_comb \crt|fifo1~197 (
// Equation(s):
// \crt|fifo1~197_combout  = (!\crt|iposf [3] & (\crt|iposf [1] & (\crt|iposf [0] & !\crt|iposf [2])))

	.dataa(\crt|iposf [3]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [0]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~197_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~197 .lut_mask = 16'h0040;
defparam \crt|fifo1~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N6
cycloneive_lcell_comb \crt|fifo0~196 (
// Equation(s):
// \crt|fifo0~196_combout  = (\crt|fifo1~183_combout  & (\vid|cce~combout  & (!\crt|lineff~q  & \crt|fifo1~197_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\vid|cce~combout ),
	.datac(\crt|lineff~q ),
	.datad(\crt|fifo1~197_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~196_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~196 .lut_mask = 16'h0800;
defparam \crt|fifo0~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N19
dffeas \crt|fifo0~21 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~21 .is_wysiwyg = "true";
defparam \crt|fifo0~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N18
cycloneive_lcell_comb \crt|fifo0~119 (
// Equation(s):
// \crt|fifo0~119_combout  = (\crt|oposf [2] & ((\crt|fifo0~49_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~21_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~49_q ),
	.datac(\crt|fifo0~21_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~119_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~119 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cycloneive_lcell_comb \crt|fifo0~120 (
// Equation(s):
// \crt|fifo0~120_combout  = (\crt|oposf [3] & ((\crt|fifo0~119_combout  & ((\crt|fifo0~105_q ))) # (!\crt|fifo0~119_combout  & (\crt|fifo0~77_q )))) # (!\crt|oposf [3] & (((\crt|fifo0~119_combout ))))

	.dataa(\crt|fifo0~77_q ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo0~105_q ),
	.datad(\crt|fifo0~119_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~120_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~120 .lut_mask = 16'hF388;
defparam \crt|fifo0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \crt|fifo1~182 (
// Equation(s):
// \crt|fifo1~182_combout  = (!\crt|iposf [0] & (\crt|iposf [1] & (!\crt|iposf [3] & \crt|iposf [2])))

	.dataa(\crt|iposf [0]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [3]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~182_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~182 .lut_mask = 16'h0400;
defparam \crt|fifo1~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \crt|fifo0~182 (
// Equation(s):
// \crt|fifo0~182_combout  = (\crt|fifo1~183_combout  & (!\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~182_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~182_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~182_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~182 .lut_mask = 16'h2000;
defparam \crt|fifo0~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \crt|fifo0~42 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~42 .is_wysiwyg = "true";
defparam \crt|fifo0~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \crt|fifo1~186 (
// Equation(s):
// \crt|fifo1~186_combout  = (!\crt|iposf [0] & (\crt|iposf [1] & (\crt|iposf [3] & \crt|iposf [2])))

	.dataa(\crt|iposf [0]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [3]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~186_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~186 .lut_mask = 16'h4000;
defparam \crt|fifo1~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \crt|fifo0~185 (
// Equation(s):
// \crt|fifo0~185_combout  = (\crt|fifo1~183_combout  & (!\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~186_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~186_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~185_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~185 .lut_mask = 16'h2000;
defparam \crt|fifo0~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \crt|fifo0~98 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~98 .is_wysiwyg = "true";
defparam \crt|fifo0~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \crt|fifo1~184 (
// Equation(s):
// \crt|fifo1~184_combout  = (!\crt|iposf [0] & (\crt|iposf [1] & (\crt|iposf [3] & !\crt|iposf [2])))

	.dataa(\crt|iposf [0]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [3]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~184_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~184 .lut_mask = 16'h0040;
defparam \crt|fifo1~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \crt|fifo0~183 (
// Equation(s):
// \crt|fifo0~183_combout  = (\crt|fifo1~183_combout  & (!\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~184_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~184_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~183_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~183 .lut_mask = 16'h2000;
defparam \crt|fifo0~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N31
dffeas \crt|fifo0~70 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~70 .is_wysiwyg = "true";
defparam \crt|fifo0~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \crt|fifo1~185 (
// Equation(s):
// \crt|fifo1~185_combout  = (!\crt|iposf [0] & (\crt|iposf [1] & (!\crt|iposf [3] & !\crt|iposf [2])))

	.dataa(\crt|iposf [0]),
	.datab(\crt|iposf [1]),
	.datac(\crt|iposf [3]),
	.datad(\crt|iposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~185_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~185 .lut_mask = 16'h0004;
defparam \crt|fifo1~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \crt|fifo0~184 (
// Equation(s):
// \crt|fifo0~184_combout  = (\crt|fifo1~183_combout  & (!\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~185_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~185_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~184_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~184 .lut_mask = 16'h2000;
defparam \crt|fifo0~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \crt|fifo0~14 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~14 .is_wysiwyg = "true";
defparam \crt|fifo0~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \crt|fifo0~112 (
// Equation(s):
// \crt|fifo0~112_combout  = (\crt|oposf [2] & (((\crt|oposf [3])))) # (!\crt|oposf [2] & ((\crt|oposf [3] & (\crt|fifo0~70_q )) # (!\crt|oposf [3] & ((\crt|fifo0~14_q )))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~70_q ),
	.datac(\crt|fifo0~14_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~112_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~112 .lut_mask = 16'hEE50;
defparam \crt|fifo0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \crt|fifo0~113 (
// Equation(s):
// \crt|fifo0~113_combout  = (\crt|oposf [2] & ((\crt|fifo0~112_combout  & ((\crt|fifo0~98_q ))) # (!\crt|fifo0~112_combout  & (\crt|fifo0~42_q )))) # (!\crt|oposf [2] & (((\crt|fifo0~112_combout ))))

	.dataa(\crt|fifo0~42_q ),
	.datab(\crt|oposf [2]),
	.datac(\crt|fifo0~98_q ),
	.datad(\crt|fifo0~112_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~113_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~113 .lut_mask = 16'hF388;
defparam \crt|fifo0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cycloneive_lcell_comb \crt|fifo0~121 (
// Equation(s):
// \crt|fifo0~121_combout  = (\crt|fifo0~118_combout  & (((\crt|fifo0~120_combout )) # (!\crt|oposf [1]))) # (!\crt|fifo0~118_combout  & (\crt|oposf [1] & ((\crt|fifo0~113_combout ))))

	.dataa(\crt|fifo0~118_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo0~120_combout ),
	.datad(\crt|fifo0~113_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~121_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~121 .lut_mask = 16'hE6A2;
defparam \crt|fifo0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \crt|fifo1~201 (
// Equation(s):
// \crt|fifo1~201_combout  = (\crt|fifo1~183_combout  & (\vid|cce~combout  & (\crt|fifo1~192_combout  & \crt|lineff~q )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\vid|cce~combout ),
	.datac(\crt|fifo1~192_combout ),
	.datad(\crt|lineff~q ),
	.cin(gnd),
	.combout(\crt|fifo1~201_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~201 .lut_mask = 16'h8000;
defparam \crt|fifo1~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \crt|fifo1~56 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~56 .is_wysiwyg = "true";
defparam \crt|fifo1~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \crt|fifo1~200 (
// Equation(s):
// \crt|fifo1~200_combout  = (\crt|lineff~q  & (\vid|cce~combout  & (\crt|fifo1~183_combout  & \crt|fifo1~187_combout )))

	.dataa(\crt|lineff~q ),
	.datab(\vid|cce~combout ),
	.datac(\crt|fifo1~183_combout ),
	.datad(\crt|fifo1~187_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~200_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~200 .lut_mask = 16'h8000;
defparam \crt|fifo1~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \crt|fifo1~63 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~63 .is_wysiwyg = "true";
defparam \crt|fifo1~63 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \crt|fifo1~112 (
// Equation(s):
// \crt|fifo1~112_combout  = (\crt|oposf [1] & (\crt|oposf [0])) # (!\crt|oposf [1] & ((\crt|oposf [0] & ((\crt|fifo1~63_q ))) # (!\crt|oposf [0] & (\crt|fifo1~56_q ))))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~56_q ),
	.datad(\crt|fifo1~63_q ),
	.cin(gnd),
	.combout(\crt|fifo1~112_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~112 .lut_mask = 16'hDC98;
defparam \crt|fifo1~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \crt|fifo1~199 (
// Equation(s):
// \crt|fifo1~199_combout  = (\crt|fifo1~183_combout  & (\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~184_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~184_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~199_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~199 .lut_mask = 16'h8000;
defparam \crt|fifo1~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \crt|fifo1~70 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~70 .is_wysiwyg = "true";
defparam \crt|fifo1~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \crt|fifo1~202 (
// Equation(s):
// \crt|fifo1~202_combout  = (\crt|fifo1~183_combout  & (\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~195_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~195_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~202_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~202 .lut_mask = 16'h8000;
defparam \crt|fifo1~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N27
dffeas \crt|fifo1~77 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~77 .is_wysiwyg = "true";
defparam \crt|fifo1~77 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \crt|fifo1~113 (
// Equation(s):
// \crt|fifo1~113_combout  = (\crt|fifo1~112_combout  & (((\crt|fifo1~77_q ) # (!\crt|oposf [1])))) # (!\crt|fifo1~112_combout  & (\crt|fifo1~70_q  & ((\crt|oposf [1]))))

	.dataa(\crt|fifo1~112_combout ),
	.datab(\crt|fifo1~70_q ),
	.datac(\crt|fifo1~77_q ),
	.datad(\crt|oposf [1]),
	.cin(gnd),
	.combout(\crt|fifo1~113_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~113 .lut_mask = 16'hE4AA;
defparam \crt|fifo1~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cycloneive_lcell_comb \crt|fifo1~98feeder (
// Equation(s):
// \crt|fifo1~98feeder_combout  = \ramd|odata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [0]),
	.cin(gnd),
	.combout(\crt|fifo1~98feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~98feeder .lut_mask = 16'hFF00;
defparam \crt|fifo1~98feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \crt|fifo1~212 (
// Equation(s):
// \crt|fifo1~212_combout  = (\crt|fifo1~183_combout  & (\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~186_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~186_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~212_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~212 .lut_mask = 16'h8000;
defparam \crt|fifo1~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N21
dffeas \crt|fifo1~98 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo1~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo1~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~98 .is_wysiwyg = "true";
defparam \crt|fifo1~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cycloneive_lcell_comb \crt|fifo1~213 (
// Equation(s):
// \crt|fifo1~213_combout  = (\crt|lineff~q  & (\crt|fifo1~183_combout  & (\crt|fifo1~194_combout  & \vid|cce~combout )))

	.dataa(\crt|lineff~q ),
	.datab(\crt|fifo1~183_combout ),
	.datac(\crt|fifo1~194_combout ),
	.datad(\vid|cce~combout ),
	.cin(gnd),
	.combout(\crt|fifo1~213_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~213 .lut_mask = 16'h8000;
defparam \crt|fifo1~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \crt|fifo1~84 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~84 .is_wysiwyg = "true";
defparam \crt|fifo1~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cycloneive_lcell_comb \crt|fifo1~119 (
// Equation(s):
// \crt|fifo1~119_combout  = (\crt|oposf [0] & (((\crt|oposf [1])))) # (!\crt|oposf [0] & ((\crt|oposf [1] & (\crt|fifo1~98_q )) # (!\crt|oposf [1] & ((\crt|fifo1~84_q )))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~98_q ),
	.datac(\crt|fifo1~84_q ),
	.datad(\crt|oposf [1]),
	.cin(gnd),
	.combout(\crt|fifo1~119_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~119 .lut_mask = 16'hEE50;
defparam \crt|fifo1~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \crt|fifo1~214 (
// Equation(s):
// \crt|fifo1~214_combout  = (\crt|lineff~q  & (\crt|fifo1~198_combout  & (\crt|fifo1~183_combout  & \vid|cce~combout )))

	.dataa(\crt|lineff~q ),
	.datab(\crt|fifo1~198_combout ),
	.datac(\crt|fifo1~183_combout ),
	.datad(\vid|cce~combout ),
	.cin(gnd),
	.combout(\crt|fifo1~214_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~214 .lut_mask = 16'h8000;
defparam \crt|fifo1~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N21
dffeas \crt|fifo1~105 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~105 .is_wysiwyg = "true";
defparam \crt|fifo1~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \crt|fifo1~211 (
// Equation(s):
// \crt|fifo1~211_combout  = (\crt|fifo1~183_combout  & (\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~190_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~190_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~211_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~211 .lut_mask = 16'h8000;
defparam \crt|fifo1~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N7
dffeas \crt|fifo1~91 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~91 .is_wysiwyg = "true";
defparam \crt|fifo1~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cycloneive_lcell_comb \crt|fifo1~120 (
// Equation(s):
// \crt|fifo1~120_combout  = (\crt|oposf [0] & ((\crt|fifo1~119_combout  & (\crt|fifo1~105_q )) # (!\crt|fifo1~119_combout  & ((\crt|fifo1~91_q ))))) # (!\crt|oposf [0] & (\crt|fifo1~119_combout ))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~119_combout ),
	.datac(\crt|fifo1~105_q ),
	.datad(\crt|fifo1~91_q ),
	.cin(gnd),
	.combout(\crt|fifo1~120_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~120 .lut_mask = 16'hE6C4;
defparam \crt|fifo1~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N22
cycloneive_lcell_comb \crt|fifo1~205 (
// Equation(s):
// \crt|fifo1~205_combout  = (\crt|fifo1~183_combout  & (\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~191_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~191_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~205_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~205 .lut_mask = 16'h8000;
defparam \crt|fifo1~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N15
dffeas \crt|fifo1~28 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~28 .is_wysiwyg = "true";
defparam \crt|fifo1~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N8
cycloneive_lcell_comb \crt|fifo1~204 (
// Equation(s):
// \crt|fifo1~204_combout  = (\crt|fifo1~183_combout  & (\crt|lineff~q  & (\vid|cce~combout  & \crt|fifo1~182_combout )))

	.dataa(\crt|fifo1~183_combout ),
	.datab(\crt|lineff~q ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~182_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~204_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~204 .lut_mask = 16'h8000;
defparam \crt|fifo1~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \crt|fifo1~42 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~42 .is_wysiwyg = "true";
defparam \crt|fifo1~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N14
cycloneive_lcell_comb \crt|fifo1~114 (
// Equation(s):
// \crt|fifo1~114_combout  = (\crt|oposf [0] & (\crt|oposf [1])) # (!\crt|oposf [0] & ((\crt|oposf [1] & ((\crt|fifo1~42_q ))) # (!\crt|oposf [1] & (\crt|fifo1~28_q ))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~28_q ),
	.datad(\crt|fifo1~42_q ),
	.cin(gnd),
	.combout(\crt|fifo1~114_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~114 .lut_mask = 16'hDC98;
defparam \crt|fifo1~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneive_lcell_comb \crt|fifo1~206 (
// Equation(s):
// \crt|fifo1~206_combout  = (\vid|cce~combout  & (\crt|fifo1~183_combout  & (\crt|lineff~q  & \crt|fifo1~196_combout )))

	.dataa(\vid|cce~combout ),
	.datab(\crt|fifo1~183_combout ),
	.datac(\crt|lineff~q ),
	.datad(\crt|fifo1~196_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~206_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~206 .lut_mask = 16'h8000;
defparam \crt|fifo1~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N3
dffeas \crt|fifo1~49 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~49 .is_wysiwyg = "true";
defparam \crt|fifo1~49 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneive_lcell_comb \crt|fifo1~203 (
// Equation(s):
// \crt|fifo1~203_combout  = (\vid|cce~combout  & (\crt|fifo1~183_combout  & (\crt|lineff~q  & \crt|fifo1~188_combout )))

	.dataa(\vid|cce~combout ),
	.datab(\crt|fifo1~183_combout ),
	.datac(\crt|lineff~q ),
	.datad(\crt|fifo1~188_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~203_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~203 .lut_mask = 16'h8000;
defparam \crt|fifo1~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \crt|fifo1~35 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~35 .is_wysiwyg = "true";
defparam \crt|fifo1~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N2
cycloneive_lcell_comb \crt|fifo1~115 (
// Equation(s):
// \crt|fifo1~115_combout  = (\crt|fifo1~114_combout  & (((\crt|fifo1~49_q )) # (!\crt|oposf [0]))) # (!\crt|fifo1~114_combout  & (\crt|oposf [0] & ((\crt|fifo1~35_q ))))

	.dataa(\crt|fifo1~114_combout ),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~49_q ),
	.datad(\crt|fifo1~35_q ),
	.cin(gnd),
	.combout(\crt|fifo1~115_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~115 .lut_mask = 16'hE6A2;
defparam \crt|fifo1~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \crt|fifo1~209 (
// Equation(s):
// \crt|fifo1~209_combout  = (\crt|lineff~q  & (\crt|fifo1~183_combout  & (\vid|cce~combout  & \crt|fifo1~193_combout )))

	.dataa(\crt|lineff~q ),
	.datab(\crt|fifo1~183_combout ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~193_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~209_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~209 .lut_mask = 16'h8000;
defparam \crt|fifo1~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \crt|fifo1~0 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~0 .is_wysiwyg = "true";
defparam \crt|fifo1~0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \crt|fifo1~208 (
// Equation(s):
// \crt|fifo1~208_combout  = (\crt|lineff~q  & (\crt|fifo1~183_combout  & (\vid|cce~combout  & \crt|fifo1~189_combout )))

	.dataa(\crt|lineff~q ),
	.datab(\crt|fifo1~183_combout ),
	.datac(\vid|cce~combout ),
	.datad(\crt|fifo1~189_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~208_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~208 .lut_mask = 16'h8000;
defparam \crt|fifo1~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \crt|fifo1~7 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~7 .is_wysiwyg = "true";
defparam \crt|fifo1~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \crt|fifo1~116 (
// Equation(s):
// \crt|fifo1~116_combout  = (\crt|oposf [1] & (\crt|oposf [0])) # (!\crt|oposf [1] & ((\crt|oposf [0] & ((\crt|fifo1~7_q ))) # (!\crt|oposf [0] & (\crt|fifo1~0_q ))))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~0_q ),
	.datad(\crt|fifo1~7_q ),
	.cin(gnd),
	.combout(\crt|fifo1~116_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~116 .lut_mask = 16'hDC98;
defparam \crt|fifo1~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \crt|fifo1~210 (
// Equation(s):
// \crt|fifo1~210_combout  = (\crt|fifo1~197_combout  & (\crt|fifo1~183_combout  & (\crt|lineff~q  & \vid|cce~combout )))

	.dataa(\crt|fifo1~197_combout ),
	.datab(\crt|fifo1~183_combout ),
	.datac(\crt|lineff~q ),
	.datad(\vid|cce~combout ),
	.cin(gnd),
	.combout(\crt|fifo1~210_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~210 .lut_mask = 16'h8000;
defparam \crt|fifo1~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N7
dffeas \crt|fifo1~21 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~21 .is_wysiwyg = "true";
defparam \crt|fifo1~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \crt|fifo1~207 (
// Equation(s):
// \crt|fifo1~207_combout  = (\crt|fifo1~185_combout  & (\crt|fifo1~183_combout  & (\crt|lineff~q  & \vid|cce~combout )))

	.dataa(\crt|fifo1~185_combout ),
	.datab(\crt|fifo1~183_combout ),
	.datac(\crt|lineff~q ),
	.datad(\vid|cce~combout ),
	.cin(gnd),
	.combout(\crt|fifo1~207_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~207 .lut_mask = 16'h8000;
defparam \crt|fifo1~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \crt|fifo1~14 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~14 .is_wysiwyg = "true";
defparam \crt|fifo1~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \crt|fifo1~117 (
// Equation(s):
// \crt|fifo1~117_combout  = (\crt|fifo1~116_combout  & (((\crt|fifo1~21_q )) # (!\crt|oposf [1]))) # (!\crt|fifo1~116_combout  & (\crt|oposf [1] & ((\crt|fifo1~14_q ))))

	.dataa(\crt|fifo1~116_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~21_q ),
	.datad(\crt|fifo1~14_q ),
	.cin(gnd),
	.combout(\crt|fifo1~117_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~117 .lut_mask = 16'hE6A2;
defparam \crt|fifo1~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cycloneive_lcell_comb \crt|fifo1~118 (
// Equation(s):
// \crt|fifo1~118_combout  = (\crt|oposf [2] & ((\crt|fifo1~115_combout ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo1~117_combout  & !\crt|oposf [3]))))

	.dataa(\crt|fifo1~115_combout ),
	.datab(\crt|oposf [2]),
	.datac(\crt|fifo1~117_combout ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo1~118_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~118 .lut_mask = 16'hCCB8;
defparam \crt|fifo1~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneive_lcell_comb \crt|fifo1~121 (
// Equation(s):
// \crt|fifo1~121_combout  = (\crt|fifo1~118_combout  & (((\crt|fifo1~120_combout ) # (!\crt|oposf [3])))) # (!\crt|fifo1~118_combout  & (\crt|fifo1~113_combout  & ((\crt|oposf [3]))))

	.dataa(\crt|fifo1~113_combout ),
	.datab(\crt|fifo1~120_combout ),
	.datac(\crt|fifo1~118_combout ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo1~121_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~121 .lut_mask = 16'hCAF0;
defparam \crt|fifo1~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cycloneive_lcell_comb \crt|ochar~6 (
// Equation(s):
// \crt|ochar~6_combout  = (!\crt|init3 [6] & ((\crt|lineff~q  & (\crt|fifo0~121_combout )) # (!\crt|lineff~q  & ((\crt|fifo1~121_combout )))))

	.dataa(\crt|fifo0~121_combout ),
	.datab(\crt|fifo1~121_combout ),
	.datac(\crt|lineff~q ),
	.datad(\crt|init3 [6]),
	.cin(gnd),
	.combout(\crt|ochar~6_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar~6 .lut_mask = 16'h00AC;
defparam \crt|ochar~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N7
dffeas \crt|buf1_rtl_0_bypass[15] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N6
cycloneive_lcell_comb \crt|Mux9~1 (
// Equation(s):
// \crt|Mux9~1_combout  = (!\crt|lineff~q  & ((\crt|buf1~4_combout  & (\crt|buf1_rtl_0_bypass [15])) # (!\crt|buf1~4_combout  & ((\crt|buf1_rtl_0|auto_generated|ram_block1a0~portbdataout )))))

	.dataa(\crt|lineff~q ),
	.datab(\crt|buf1~4_combout ),
	.datac(\crt|buf1_rtl_0_bypass [15]),
	.datad(\crt|buf1_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\crt|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Mux9~1 .lut_mask = 16'h5140;
defparam \crt|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \crt|ochar~7 (
// Equation(s):
// \crt|ochar~7_combout  = (\crt|obuf[7]~4_combout  & (((\crt|Mux9~1_combout )))) # (!\crt|obuf[7]~4_combout  & (\crt|ochar~6_combout  & (!\crt|obuf[6]~6_combout )))

	.dataa(\crt|ochar~6_combout ),
	.datab(\crt|obuf[6]~6_combout ),
	.datac(\crt|obuf[7]~4_combout ),
	.datad(\crt|Mux9~1_combout ),
	.cin(gnd),
	.combout(\crt|ochar~7_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar~7 .lut_mask = 16'hF202;
defparam \crt|ochar~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneive_lcell_comb \crt|ochar~8 (
// Equation(s):
// \crt|ochar~8_combout  = (\crt|ochar~5_combout  & ((\crt|ochar~7_combout ) # ((\crt|Mux9~0_combout  & \crt|obuf[7]~4_combout ))))

	.dataa(\crt|ochar~5_combout ),
	.datab(\crt|Mux9~0_combout ),
	.datac(\crt|ochar~7_combout ),
	.datad(\crt|obuf[7]~4_combout ),
	.cin(gnd),
	.combout(\crt|ochar~8_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar~8 .lut_mask = 16'hA8A0;
defparam \crt|ochar~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \crt|ochar[0]~9 (
// Equation(s):
// \crt|ochar[0]~9_combout  = (\vid|cce~combout  & (!\crt|chline[4]~17_combout  & !\crt|Equal7~1_combout ))

	.dataa(\vid|cce~combout ),
	.datab(\crt|chline[4]~17_combout ),
	.datac(gnd),
	.datad(\crt|Equal7~1_combout ),
	.cin(gnd),
	.combout(\crt|ochar[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar[0]~9 .lut_mask = 16'h0022;
defparam \crt|ochar[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N21
dffeas \crt|ochar[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ochar~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|ochar[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ochar [0]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ochar[0] .is_wysiwyg = "true";
defparam \crt|ochar[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \crt|fifo0~92feeder (
// Equation(s):
// \crt|fifo0~92feeder_combout  = \ramd|odata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [1]),
	.cin(gnd),
	.combout(\crt|fifo0~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~92feeder .lut_mask = 16'hFF00;
defparam \crt|fifo0~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \crt|fifo0~92 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo0~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo0~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~92 .is_wysiwyg = "true";
defparam \crt|fifo0~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \crt|fifo0~36 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~36 .is_wysiwyg = "true";
defparam \crt|fifo0~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneive_lcell_comb \crt|fifo0~64feeder (
// Equation(s):
// \crt|fifo0~64feeder_combout  = \ramd|odata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [1]),
	.cin(gnd),
	.combout(\crt|fifo0~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~64feeder .lut_mask = 16'hFF00;
defparam \crt|fifo0~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N29
dffeas \crt|fifo0~64 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo0~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo0~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~64 .is_wysiwyg = "true";
defparam \crt|fifo0~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \crt|fifo0~8 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~8 .is_wysiwyg = "true";
defparam \crt|fifo0~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \crt|fifo0~122 (
// Equation(s):
// \crt|fifo0~122_combout  = (\crt|oposf [2] & (((\crt|oposf [3])))) # (!\crt|oposf [2] & ((\crt|oposf [3] & (\crt|fifo0~64_q )) # (!\crt|oposf [3] & ((\crt|fifo0~8_q )))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~64_q ),
	.datac(\crt|fifo0~8_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~122_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~122 .lut_mask = 16'hEE50;
defparam \crt|fifo0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \crt|fifo0~123 (
// Equation(s):
// \crt|fifo0~123_combout  = (\crt|oposf [2] & ((\crt|fifo0~122_combout  & (\crt|fifo0~92_q )) # (!\crt|fifo0~122_combout  & ((\crt|fifo0~36_q ))))) # (!\crt|oposf [2] & (((\crt|fifo0~122_combout ))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~92_q ),
	.datac(\crt|fifo0~36_q ),
	.datad(\crt|fifo0~122_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~123_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~123 .lut_mask = 16'hDDA0;
defparam \crt|fifo0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N9
dffeas \crt|fifo0~50 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~50 .is_wysiwyg = "true";
defparam \crt|fifo0~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \crt|fifo0~106 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~106 .is_wysiwyg = "true";
defparam \crt|fifo0~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N17
dffeas \crt|fifo0~78 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~78 .is_wysiwyg = "true";
defparam \crt|fifo0~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \crt|fifo0~22 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~22 .is_wysiwyg = "true";
defparam \crt|fifo0~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cycloneive_lcell_comb \crt|fifo0~129 (
// Equation(s):
// \crt|fifo0~129_combout  = (\crt|oposf [2] & (((\crt|oposf [3])))) # (!\crt|oposf [2] & ((\crt|oposf [3] & (\crt|fifo0~78_q )) # (!\crt|oposf [3] & ((\crt|fifo0~22_q )))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~78_q ),
	.datac(\crt|fifo0~22_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~129_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~129 .lut_mask = 16'hEE50;
defparam \crt|fifo0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cycloneive_lcell_comb \crt|fifo0~130 (
// Equation(s):
// \crt|fifo0~130_combout  = (\crt|oposf [2] & ((\crt|fifo0~129_combout  & ((\crt|fifo0~106_q ))) # (!\crt|fifo0~129_combout  & (\crt|fifo0~50_q )))) # (!\crt|oposf [2] & (((\crt|fifo0~129_combout ))))

	.dataa(\crt|fifo0~50_q ),
	.datab(\crt|oposf [2]),
	.datac(\crt|fifo0~106_q ),
	.datad(\crt|fifo0~129_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~130_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~130 .lut_mask = 16'hF388;
defparam \crt|fifo0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N13
dffeas \crt|fifo0~57 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~57 .is_wysiwyg = "true";
defparam \crt|fifo0~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N7
dffeas \crt|fifo0~85 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~85 .is_wysiwyg = "true";
defparam \crt|fifo0~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N21
dffeas \crt|fifo0~29 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~29 .is_wysiwyg = "true";
defparam \crt|fifo0~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N23
dffeas \crt|fifo0~1 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~1 .is_wysiwyg = "true";
defparam \crt|fifo0~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N22
cycloneive_lcell_comb \crt|fifo0~126 (
// Equation(s):
// \crt|fifo0~126_combout  = (\crt|oposf [2] & ((\crt|fifo0~29_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~1_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~29_q ),
	.datac(\crt|fifo0~1_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~126_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~126 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N6
cycloneive_lcell_comb \crt|fifo0~127 (
// Equation(s):
// \crt|fifo0~127_combout  = (\crt|oposf [3] & ((\crt|fifo0~126_combout  & ((\crt|fifo0~85_q ))) # (!\crt|fifo0~126_combout  & (\crt|fifo0~57_q )))) # (!\crt|oposf [3] & (((\crt|fifo0~126_combout ))))

	.dataa(\crt|oposf [3]),
	.datab(\crt|fifo0~57_q ),
	.datac(\crt|fifo0~85_q ),
	.datad(\crt|fifo0~126_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~127_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~127 .lut_mask = 16'hF588;
defparam \crt|fifo0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N3
dffeas \crt|fifo0~71 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~71 .is_wysiwyg = "true";
defparam \crt|fifo0~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \crt|fifo0~99 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~99 .is_wysiwyg = "true";
defparam \crt|fifo0~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \crt|fifo0~43 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~43 .is_wysiwyg = "true";
defparam \crt|fifo0~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N17
dffeas \crt|fifo0~15 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~15 .is_wysiwyg = "true";
defparam \crt|fifo0~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \crt|fifo0~124 (
// Equation(s):
// \crt|fifo0~124_combout  = (\crt|oposf [2] & ((\crt|fifo0~43_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~15_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~43_q ),
	.datac(\crt|fifo0~15_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~124_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~124 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \crt|fifo0~125 (
// Equation(s):
// \crt|fifo0~125_combout  = (\crt|oposf [3] & ((\crt|fifo0~124_combout  & ((\crt|fifo0~99_q ))) # (!\crt|fifo0~124_combout  & (\crt|fifo0~71_q )))) # (!\crt|oposf [3] & (((\crt|fifo0~124_combout ))))

	.dataa(\crt|fifo0~71_q ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo0~99_q ),
	.datad(\crt|fifo0~124_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~125_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~125 .lut_mask = 16'hF388;
defparam \crt|fifo0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneive_lcell_comb \crt|fifo0~128 (
// Equation(s):
// \crt|fifo0~128_combout  = (\crt|oposf [1] & (((\crt|oposf [0]) # (\crt|fifo0~125_combout )))) # (!\crt|oposf [1] & (\crt|fifo0~127_combout  & (!\crt|oposf [0])))

	.dataa(\crt|fifo0~127_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|oposf [0]),
	.datad(\crt|fifo0~125_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~128_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~128 .lut_mask = 16'hCEC2;
defparam \crt|fifo0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \crt|fifo0~131 (
// Equation(s):
// \crt|fifo0~131_combout  = (\crt|oposf [0] & ((\crt|fifo0~128_combout  & ((\crt|fifo0~130_combout ))) # (!\crt|fifo0~128_combout  & (\crt|fifo0~123_combout )))) # (!\crt|oposf [0] & (((\crt|fifo0~128_combout ))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo0~123_combout ),
	.datac(\crt|fifo0~130_combout ),
	.datad(\crt|fifo0~128_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~131_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~131 .lut_mask = 16'hF588;
defparam \crt|fifo0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N31
dffeas \crt|fifo1~57 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~57 .is_wysiwyg = "true";
defparam \crt|fifo1~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N21
dffeas \crt|fifo1~71 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~71 .is_wysiwyg = "true";
defparam \crt|fifo1~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \crt|fifo1~124 (
// Equation(s):
// \crt|fifo1~124_combout  = (\crt|oposf [1] & ((\crt|oposf [0]) # ((\crt|fifo1~71_q )))) # (!\crt|oposf [1] & (!\crt|oposf [0] & (\crt|fifo1~57_q )))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~57_q ),
	.datad(\crt|fifo1~71_q ),
	.cin(gnd),
	.combout(\crt|fifo1~124_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~124 .lut_mask = 16'hBA98;
defparam \crt|fifo1~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \crt|fifo1~64 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~64 .is_wysiwyg = "true";
defparam \crt|fifo1~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N23
dffeas \crt|fifo1~78 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~78 .is_wysiwyg = "true";
defparam \crt|fifo1~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \crt|fifo1~125 (
// Equation(s):
// \crt|fifo1~125_combout  = (\crt|fifo1~124_combout  & (((\crt|fifo1~78_q ) # (!\crt|oposf [0])))) # (!\crt|fifo1~124_combout  & (\crt|fifo1~64_q  & ((\crt|oposf [0]))))

	.dataa(\crt|fifo1~124_combout ),
	.datab(\crt|fifo1~64_q ),
	.datac(\crt|fifo1~78_q ),
	.datad(\crt|oposf [0]),
	.cin(gnd),
	.combout(\crt|fifo1~125_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~125 .lut_mask = 16'hE4AA;
defparam \crt|fifo1~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N11
dffeas \crt|fifo1~1 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~1 .is_wysiwyg = "true";
defparam \crt|fifo1~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \crt|fifo1~15feeder (
// Equation(s):
// \crt|fifo1~15feeder_combout  = \ramd|odata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [1]),
	.cin(gnd),
	.combout(\crt|fifo1~15feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~15feeder .lut_mask = 16'hFF00;
defparam \crt|fifo1~15feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \crt|fifo1~15 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo1~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo1~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~15 .is_wysiwyg = "true";
defparam \crt|fifo1~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \crt|fifo1~126 (
// Equation(s):
// \crt|fifo1~126_combout  = (\crt|oposf [1] & ((\crt|oposf [0]) # ((\crt|fifo1~15_q )))) # (!\crt|oposf [1] & (!\crt|oposf [0] & (\crt|fifo1~1_q )))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~1_q ),
	.datad(\crt|fifo1~15_q ),
	.cin(gnd),
	.combout(\crt|fifo1~126_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~126 .lut_mask = 16'hBA98;
defparam \crt|fifo1~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \crt|fifo1~22 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~22 .is_wysiwyg = "true";
defparam \crt|fifo1~22 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N25
dffeas \crt|fifo1~8 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~8 .is_wysiwyg = "true";
defparam \crt|fifo1~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \crt|fifo1~127 (
// Equation(s):
// \crt|fifo1~127_combout  = (\crt|oposf [0] & ((\crt|fifo1~126_combout  & (\crt|fifo1~22_q )) # (!\crt|fifo1~126_combout  & ((\crt|fifo1~8_q ))))) # (!\crt|oposf [0] & (\crt|fifo1~126_combout ))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~126_combout ),
	.datac(\crt|fifo1~22_q ),
	.datad(\crt|fifo1~8_q ),
	.cin(gnd),
	.combout(\crt|fifo1~127_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~127 .lut_mask = 16'hE6C4;
defparam \crt|fifo1~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cycloneive_lcell_comb \crt|fifo1~128 (
// Equation(s):
// \crt|fifo1~128_combout  = (\crt|oposf [3] & ((\crt|fifo1~125_combout ) # ((\crt|oposf [2])))) # (!\crt|oposf [3] & (((\crt|fifo1~127_combout  & !\crt|oposf [2]))))

	.dataa(\crt|fifo1~125_combout ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo1~127_combout ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~128_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~128 .lut_mask = 16'hCCB8;
defparam \crt|fifo1~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N7
dffeas \crt|fifo1~50 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~50 .is_wysiwyg = "true";
defparam \crt|fifo1~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N13
dffeas \crt|fifo1~43 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~43 .is_wysiwyg = "true";
defparam \crt|fifo1~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N21
dffeas \crt|fifo1~36 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~36 .is_wysiwyg = "true";
defparam \crt|fifo1~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N19
dffeas \crt|fifo1~29 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~29 .is_wysiwyg = "true";
defparam \crt|fifo1~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N18
cycloneive_lcell_comb \crt|fifo1~122 (
// Equation(s):
// \crt|fifo1~122_combout  = (\crt|oposf [1] & (((\crt|oposf [0])))) # (!\crt|oposf [1] & ((\crt|oposf [0] & (\crt|fifo1~36_q )) # (!\crt|oposf [0] & ((\crt|fifo1~29_q )))))

	.dataa(\crt|fifo1~36_q ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~29_q ),
	.datad(\crt|oposf [0]),
	.cin(gnd),
	.combout(\crt|fifo1~122_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~122 .lut_mask = 16'hEE30;
defparam \crt|fifo1~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N12
cycloneive_lcell_comb \crt|fifo1~123 (
// Equation(s):
// \crt|fifo1~123_combout  = (\crt|oposf [1] & ((\crt|fifo1~122_combout  & (\crt|fifo1~50_q )) # (!\crt|fifo1~122_combout  & ((\crt|fifo1~43_q ))))) # (!\crt|oposf [1] & (((\crt|fifo1~122_combout ))))

	.dataa(\crt|fifo1~50_q ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~43_q ),
	.datad(\crt|fifo1~122_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~123_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~123 .lut_mask = 16'hBBC0;
defparam \crt|fifo1~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N27
dffeas \crt|fifo1~92 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~92 .is_wysiwyg = "true";
defparam \crt|fifo1~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N11
dffeas \crt|fifo1~85 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~85 .is_wysiwyg = "true";
defparam \crt|fifo1~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cycloneive_lcell_comb \crt|fifo1~129 (
// Equation(s):
// \crt|fifo1~129_combout  = (\crt|oposf [0] & ((\crt|fifo1~92_q ) # ((\crt|oposf [1])))) # (!\crt|oposf [0] & (((\crt|fifo1~85_q  & !\crt|oposf [1]))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~92_q ),
	.datac(\crt|fifo1~85_q ),
	.datad(\crt|oposf [1]),
	.cin(gnd),
	.combout(\crt|fifo1~129_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~129 .lut_mask = 16'hAAD8;
defparam \crt|fifo1~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N1
dffeas \crt|fifo1~106 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~106 .is_wysiwyg = "true";
defparam \crt|fifo1~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \crt|fifo1~99 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~99 .is_wysiwyg = "true";
defparam \crt|fifo1~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cycloneive_lcell_comb \crt|fifo1~130 (
// Equation(s):
// \crt|fifo1~130_combout  = (\crt|fifo1~129_combout  & (((\crt|fifo1~106_q )) # (!\crt|oposf [1]))) # (!\crt|fifo1~129_combout  & (\crt|oposf [1] & ((\crt|fifo1~99_q ))))

	.dataa(\crt|fifo1~129_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~106_q ),
	.datad(\crt|fifo1~99_q ),
	.cin(gnd),
	.combout(\crt|fifo1~130_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~130 .lut_mask = 16'hE6A2;
defparam \crt|fifo1~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N14
cycloneive_lcell_comb \crt|fifo1~131 (
// Equation(s):
// \crt|fifo1~131_combout  = (\crt|fifo1~128_combout  & (((\crt|fifo1~130_combout )) # (!\crt|oposf [2]))) # (!\crt|fifo1~128_combout  & (\crt|oposf [2] & (\crt|fifo1~123_combout )))

	.dataa(\crt|fifo1~128_combout ),
	.datab(\crt|oposf [2]),
	.datac(\crt|fifo1~123_combout ),
	.datad(\crt|fifo1~130_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~131_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~131 .lut_mask = 16'hEA62;
defparam \crt|fifo1~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cycloneive_lcell_comb \crt|ochar[1]~0 (
// Equation(s):
// \crt|ochar[1]~0_combout  = (\crt|lineff~q  & (\crt|fifo0~131_combout )) # (!\crt|lineff~q  & ((\crt|fifo1~131_combout )))

	.dataa(\crt|fifo0~131_combout ),
	.datab(\crt|lineff~q ),
	.datac(gnd),
	.datad(\crt|fifo1~131_combout ),
	.cin(gnd),
	.combout(\crt|ochar[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar[1]~0 .lut_mask = 16'hBB88;
defparam \crt|ochar[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N27
dffeas \crt|buf1_rtl_0_bypass[16] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf1_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf1_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \crt|buf1_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_lcell_comb \crt|obuf[1]~13 (
// Equation(s):
// \crt|obuf[1]~13_combout  = (\crt|lineff~q  & (((\crt|buf0_rtl_0|auto_generated|ram_block1a1 ) # (\crt|obuf[7]~0_combout )))) # (!\crt|lineff~q  & (\crt|buf1_rtl_0|auto_generated|ram_block1a1  & ((!\crt|obuf[7]~0_combout ))))

	.dataa(\crt|buf1_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\crt|lineff~q ),
	.datac(\crt|buf0_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\crt|obuf[7]~0_combout ),
	.cin(gnd),
	.combout(\crt|obuf[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[1]~13 .lut_mask = 16'hCCE2;
defparam \crt|obuf[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N23
dffeas \crt|buf0_rtl_0_bypass[16] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|buf0_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|buf0_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \crt|buf0_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \crt|obuf[1]~14 (
// Equation(s):
// \crt|obuf[1]~14_combout  = (\crt|obuf[1]~13_combout  & (((\crt|buf0_rtl_0_bypass [16]) # (!\crt|obuf[7]~0_combout )))) # (!\crt|obuf[1]~13_combout  & (\crt|buf1_rtl_0_bypass [16] & ((\crt|obuf[7]~0_combout ))))

	.dataa(\crt|buf1_rtl_0_bypass [16]),
	.datab(\crt|obuf[1]~13_combout ),
	.datac(\crt|buf0_rtl_0_bypass [16]),
	.datad(\crt|obuf[7]~0_combout ),
	.cin(gnd),
	.combout(\crt|obuf[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \crt|obuf[1]~14 .lut_mask = 16'hE2CC;
defparam \crt|obuf[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cycloneive_lcell_comb \crt|ochar[4]~10 (
// Equation(s):
// \crt|ochar[4]~10_combout  = ((!\crt|obuf[7]~4_combout  & ((\crt|init3 [6]) # (\crt|obuf[6]~6_combout )))) # (!\crt|ochar~5_combout )

	.dataa(\crt|ochar~5_combout ),
	.datab(\crt|init3 [6]),
	.datac(\crt|obuf[6]~6_combout ),
	.datad(\crt|obuf[7]~4_combout ),
	.cin(gnd),
	.combout(\crt|ochar[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar[4]~10 .lut_mask = 16'h55FD;
defparam \crt|ochar[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N13
dffeas \crt|ochar[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ochar[1]~0_combout ),
	.asdata(\crt|obuf[1]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|ochar[4]~10_combout ),
	.sload(\crt|obuf[7]~4_combout ),
	.ena(\crt|ochar[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ochar [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ochar[1] .is_wysiwyg = "true";
defparam \crt|ochar[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \crt|fifo1~79feeder (
// Equation(s):
// \crt|fifo1~79feeder_combout  = \ramd|odata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [2]),
	.cin(gnd),
	.combout(\crt|fifo1~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~79feeder .lut_mask = 16'hFF00;
defparam \crt|fifo1~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N11
dffeas \crt|fifo1~79 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo1~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo1~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~79 .is_wysiwyg = "true";
defparam \crt|fifo1~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N11
dffeas \crt|fifo1~58 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~58 .is_wysiwyg = "true";
defparam \crt|fifo1~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N13
dffeas \crt|fifo1~65 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~65 .is_wysiwyg = "true";
defparam \crt|fifo1~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \crt|fifo1~132 (
// Equation(s):
// \crt|fifo1~132_combout  = (\crt|oposf [1] & (\crt|oposf [0])) # (!\crt|oposf [1] & ((\crt|oposf [0] & ((\crt|fifo1~65_q ))) # (!\crt|oposf [0] & (\crt|fifo1~58_q ))))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~58_q ),
	.datad(\crt|fifo1~65_q ),
	.cin(gnd),
	.combout(\crt|fifo1~132_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~132 .lut_mask = 16'hDC98;
defparam \crt|fifo1~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \crt|fifo1~72 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~72 .is_wysiwyg = "true";
defparam \crt|fifo1~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \crt|fifo1~133 (
// Equation(s):
// \crt|fifo1~133_combout  = (\crt|fifo1~132_combout  & ((\crt|fifo1~79_q ) # ((!\crt|oposf [1])))) # (!\crt|fifo1~132_combout  & (((\crt|fifo1~72_q  & \crt|oposf [1]))))

	.dataa(\crt|fifo1~79_q ),
	.datab(\crt|fifo1~132_combout ),
	.datac(\crt|fifo1~72_q ),
	.datad(\crt|oposf [1]),
	.cin(gnd),
	.combout(\crt|fifo1~133_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~133 .lut_mask = 16'hB8CC;
defparam \crt|fifo1~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N0
cycloneive_lcell_comb \crt|fifo1~100feeder (
// Equation(s):
// \crt|fifo1~100feeder_combout  = \ramd|odata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [2]),
	.cin(gnd),
	.combout(\crt|fifo1~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~100feeder .lut_mask = 16'hFF00;
defparam \crt|fifo1~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N1
dffeas \crt|fifo1~100 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo1~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo1~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~100 .is_wysiwyg = "true";
defparam \crt|fifo1~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N7
dffeas \crt|fifo1~86 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~86 .is_wysiwyg = "true";
defparam \crt|fifo1~86 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cycloneive_lcell_comb \crt|fifo1~139 (
// Equation(s):
// \crt|fifo1~139_combout  = (\crt|oposf [0] & (((\crt|oposf [1])))) # (!\crt|oposf [0] & ((\crt|oposf [1] & (\crt|fifo1~100_q )) # (!\crt|oposf [1] & ((\crt|fifo1~86_q )))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~100_q ),
	.datac(\crt|fifo1~86_q ),
	.datad(\crt|oposf [1]),
	.cin(gnd),
	.combout(\crt|fifo1~139_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~139 .lut_mask = 16'hEE50;
defparam \crt|fifo1~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N25
dffeas \crt|fifo1~107 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~107 .is_wysiwyg = "true";
defparam \crt|fifo1~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N19
dffeas \crt|fifo1~93 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~93 .is_wysiwyg = "true";
defparam \crt|fifo1~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cycloneive_lcell_comb \crt|fifo1~140 (
// Equation(s):
// \crt|fifo1~140_combout  = (\crt|oposf [0] & ((\crt|fifo1~139_combout  & (\crt|fifo1~107_q )) # (!\crt|fifo1~139_combout  & ((\crt|fifo1~93_q ))))) # (!\crt|oposf [0] & (\crt|fifo1~139_combout ))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~139_combout ),
	.datac(\crt|fifo1~107_q ),
	.datad(\crt|fifo1~93_q ),
	.cin(gnd),
	.combout(\crt|fifo1~140_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~140 .lut_mask = 16'hE6C4;
defparam \crt|fifo1~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N13
dffeas \crt|fifo1~37 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~37 .is_wysiwyg = "true";
defparam \crt|fifo1~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N31
dffeas \crt|fifo1~51 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~51 .is_wysiwyg = "true";
defparam \crt|fifo1~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N31
dffeas \crt|fifo1~30 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~30 .is_wysiwyg = "true";
defparam \crt|fifo1~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N21
dffeas \crt|fifo1~44 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~44 .is_wysiwyg = "true";
defparam \crt|fifo1~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N30
cycloneive_lcell_comb \crt|fifo1~134 (
// Equation(s):
// \crt|fifo1~134_combout  = (\crt|oposf [0] & (\crt|oposf [1])) # (!\crt|oposf [0] & ((\crt|oposf [1] & ((\crt|fifo1~44_q ))) # (!\crt|oposf [1] & (\crt|fifo1~30_q ))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~30_q ),
	.datad(\crt|fifo1~44_q ),
	.cin(gnd),
	.combout(\crt|fifo1~134_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~134 .lut_mask = 16'hDC98;
defparam \crt|fifo1~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneive_lcell_comb \crt|fifo1~135 (
// Equation(s):
// \crt|fifo1~135_combout  = (\crt|oposf [0] & ((\crt|fifo1~134_combout  & ((\crt|fifo1~51_q ))) # (!\crt|fifo1~134_combout  & (\crt|fifo1~37_q )))) # (!\crt|oposf [0] & (((\crt|fifo1~134_combout ))))

	.dataa(\crt|fifo1~37_q ),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~51_q ),
	.datad(\crt|fifo1~134_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~135_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~135 .lut_mask = 16'hF388;
defparam \crt|fifo1~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \crt|fifo1~2 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~2 .is_wysiwyg = "true";
defparam \crt|fifo1~2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N13
dffeas \crt|fifo1~9 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~9 .is_wysiwyg = "true";
defparam \crt|fifo1~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N6
cycloneive_lcell_comb \crt|fifo1~136 (
// Equation(s):
// \crt|fifo1~136_combout  = (\crt|oposf [1] & (\crt|oposf [0])) # (!\crt|oposf [1] & ((\crt|oposf [0] & ((\crt|fifo1~9_q ))) # (!\crt|oposf [0] & (\crt|fifo1~2_q ))))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~2_q ),
	.datad(\crt|fifo1~9_q ),
	.cin(gnd),
	.combout(\crt|fifo1~136_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~136 .lut_mask = 16'hDC98;
defparam \crt|fifo1~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N5
dffeas \crt|fifo1~16 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~16 .is_wysiwyg = "true";
defparam \crt|fifo1~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N11
dffeas \crt|fifo1~23 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~23 .is_wysiwyg = "true";
defparam \crt|fifo1~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \crt|fifo1~137 (
// Equation(s):
// \crt|fifo1~137_combout  = (\crt|fifo1~136_combout  & (((\crt|fifo1~23_q ) # (!\crt|oposf [1])))) # (!\crt|fifo1~136_combout  & (\crt|fifo1~16_q  & ((\crt|oposf [1]))))

	.dataa(\crt|fifo1~136_combout ),
	.datab(\crt|fifo1~16_q ),
	.datac(\crt|fifo1~23_q ),
	.datad(\crt|oposf [1]),
	.cin(gnd),
	.combout(\crt|fifo1~137_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~137 .lut_mask = 16'hE4AA;
defparam \crt|fifo1~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N4
cycloneive_lcell_comb \crt|fifo1~138 (
// Equation(s):
// \crt|fifo1~138_combout  = (\crt|oposf [3] & (((\crt|oposf [2])))) # (!\crt|oposf [3] & ((\crt|oposf [2] & (\crt|fifo1~135_combout )) # (!\crt|oposf [2] & ((\crt|fifo1~137_combout )))))

	.dataa(\crt|fifo1~135_combout ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo1~137_combout ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~138_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~138 .lut_mask = 16'hEE30;
defparam \crt|fifo1~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cycloneive_lcell_comb \crt|fifo1~141 (
// Equation(s):
// \crt|fifo1~141_combout  = (\crt|fifo1~138_combout  & (((\crt|fifo1~140_combout ) # (!\crt|oposf [3])))) # (!\crt|fifo1~138_combout  & (\crt|fifo1~133_combout  & ((\crt|oposf [3]))))

	.dataa(\crt|fifo1~133_combout ),
	.datab(\crt|fifo1~140_combout ),
	.datac(\crt|fifo1~138_combout ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo1~141_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~141 .lut_mask = 16'hCAF0;
defparam \crt|fifo1~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N21
dffeas \crt|fifo0~58 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~58 .is_wysiwyg = "true";
defparam \crt|fifo0~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N3
dffeas \crt|fifo0~2 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~2 .is_wysiwyg = "true";
defparam \crt|fifo0~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N2
cycloneive_lcell_comb \crt|fifo0~136 (
// Equation(s):
// \crt|fifo0~136_combout  = (\crt|oposf [2] & (((\crt|oposf [3])))) # (!\crt|oposf [2] & ((\crt|oposf [3] & (\crt|fifo0~58_q )) # (!\crt|oposf [3] & ((\crt|fifo0~2_q )))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~58_q ),
	.datac(\crt|fifo0~2_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~136_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~136 .lut_mask = 16'hEE50;
defparam \crt|fifo0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N11
dffeas \crt|fifo0~86 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~86 .is_wysiwyg = "true";
defparam \crt|fifo0~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N1
dffeas \crt|fifo0~30 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~30 .is_wysiwyg = "true";
defparam \crt|fifo0~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N10
cycloneive_lcell_comb \crt|fifo0~137 (
// Equation(s):
// \crt|fifo0~137_combout  = (\crt|fifo0~136_combout  & (((\crt|fifo0~86_q )) # (!\crt|oposf [2]))) # (!\crt|fifo0~136_combout  & (\crt|oposf [2] & ((\crt|fifo0~30_q ))))

	.dataa(\crt|fifo0~136_combout ),
	.datab(\crt|oposf [2]),
	.datac(\crt|fifo0~86_q ),
	.datad(\crt|fifo0~30_q ),
	.cin(gnd),
	.combout(\crt|fifo0~137_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~137 .lut_mask = 16'hE6A2;
defparam \crt|fifo0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N9
dffeas \crt|fifo0~65 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~65 .is_wysiwyg = "true";
defparam \crt|fifo0~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N11
dffeas \crt|fifo0~93 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~93 .is_wysiwyg = "true";
defparam \crt|fifo0~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \crt|fifo0~37 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~37 .is_wysiwyg = "true";
defparam \crt|fifo0~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N19
dffeas \crt|fifo0~9 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~9 .is_wysiwyg = "true";
defparam \crt|fifo0~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneive_lcell_comb \crt|fifo0~134 (
// Equation(s):
// \crt|fifo0~134_combout  = (\crt|oposf [2] & ((\crt|fifo0~37_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~9_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~37_q ),
	.datac(\crt|fifo0~9_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~134_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~134 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cycloneive_lcell_comb \crt|fifo0~135 (
// Equation(s):
// \crt|fifo0~135_combout  = (\crt|oposf [3] & ((\crt|fifo0~134_combout  & ((\crt|fifo0~93_q ))) # (!\crt|fifo0~134_combout  & (\crt|fifo0~65_q )))) # (!\crt|oposf [3] & (((\crt|fifo0~134_combout ))))

	.dataa(\crt|fifo0~65_q ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo0~93_q ),
	.datad(\crt|fifo0~134_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~135_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~135 .lut_mask = 16'hF388;
defparam \crt|fifo0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneive_lcell_comb \crt|fifo0~138 (
// Equation(s):
// \crt|fifo0~138_combout  = (\crt|oposf [1] & (((\crt|oposf [0])))) # (!\crt|oposf [1] & ((\crt|oposf [0] & ((\crt|fifo0~135_combout ))) # (!\crt|oposf [0] & (\crt|fifo0~137_combout ))))

	.dataa(\crt|fifo0~137_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|oposf [0]),
	.datad(\crt|fifo0~135_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~138_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~138 .lut_mask = 16'hF2C2;
defparam \crt|fifo0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N29
dffeas \crt|fifo0~51 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~51 .is_wysiwyg = "true";
defparam \crt|fifo0~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \crt|fifo0~23 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~23 .is_wysiwyg = "true";
defparam \crt|fifo0~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cycloneive_lcell_comb \crt|fifo0~139 (
// Equation(s):
// \crt|fifo0~139_combout  = (\crt|oposf [2] & ((\crt|fifo0~51_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~23_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~51_q ),
	.datac(\crt|fifo0~23_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~139_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~139 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N15
dffeas \crt|fifo0~107 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~107 .is_wysiwyg = "true";
defparam \crt|fifo0~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \crt|fifo0~79 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~79 .is_wysiwyg = "true";
defparam \crt|fifo0~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cycloneive_lcell_comb \crt|fifo0~140 (
// Equation(s):
// \crt|fifo0~140_combout  = (\crt|fifo0~139_combout  & (((\crt|fifo0~107_q )) # (!\crt|oposf [3]))) # (!\crt|fifo0~139_combout  & (\crt|oposf [3] & ((\crt|fifo0~79_q ))))

	.dataa(\crt|fifo0~139_combout ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo0~107_q ),
	.datad(\crt|fifo0~79_q ),
	.cin(gnd),
	.combout(\crt|fifo0~140_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~140 .lut_mask = 16'hE6A2;
defparam \crt|fifo0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \crt|fifo0~72 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~72 .is_wysiwyg = "true";
defparam \crt|fifo0~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \crt|fifo0~16 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~16 .is_wysiwyg = "true";
defparam \crt|fifo0~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \crt|fifo0~132 (
// Equation(s):
// \crt|fifo0~132_combout  = (\crt|oposf [3] & ((\crt|fifo0~72_q ) # ((\crt|oposf [2])))) # (!\crt|oposf [3] & (((\crt|fifo0~16_q  & !\crt|oposf [2]))))

	.dataa(\crt|fifo0~72_q ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo0~16_q ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo0~132_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~132 .lut_mask = 16'hCCB8;
defparam \crt|fifo0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \crt|fifo0~44 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~44 .is_wysiwyg = "true";
defparam \crt|fifo0~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \crt|fifo0~100feeder (
// Equation(s):
// \crt|fifo0~100feeder_combout  = \ramd|odata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [2]),
	.cin(gnd),
	.combout(\crt|fifo0~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~100feeder .lut_mask = 16'hFF00;
defparam \crt|fifo0~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \crt|fifo0~100 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo0~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~100 .is_wysiwyg = "true";
defparam \crt|fifo0~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \crt|fifo0~133 (
// Equation(s):
// \crt|fifo0~133_combout  = (\crt|fifo0~132_combout  & (((\crt|fifo0~100_q )) # (!\crt|oposf [2]))) # (!\crt|fifo0~132_combout  & (\crt|oposf [2] & (\crt|fifo0~44_q )))

	.dataa(\crt|fifo0~132_combout ),
	.datab(\crt|oposf [2]),
	.datac(\crt|fifo0~44_q ),
	.datad(\crt|fifo0~100_q ),
	.cin(gnd),
	.combout(\crt|fifo0~133_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~133 .lut_mask = 16'hEA62;
defparam \crt|fifo0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneive_lcell_comb \crt|fifo0~141 (
// Equation(s):
// \crt|fifo0~141_combout  = (\crt|fifo0~138_combout  & (((\crt|fifo0~140_combout )) # (!\crt|oposf [1]))) # (!\crt|fifo0~138_combout  & (\crt|oposf [1] & ((\crt|fifo0~133_combout ))))

	.dataa(\crt|fifo0~138_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo0~140_combout ),
	.datad(\crt|fifo0~133_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~141_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~141 .lut_mask = 16'hE6A2;
defparam \crt|fifo0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cycloneive_lcell_comb \crt|ochar[2]~1 (
// Equation(s):
// \crt|ochar[2]~1_combout  = (\crt|lineff~q  & ((\crt|fifo0~141_combout ))) # (!\crt|lineff~q  & (\crt|fifo1~141_combout ))

	.dataa(\crt|fifo1~141_combout ),
	.datab(\crt|lineff~q ),
	.datac(gnd),
	.datad(\crt|fifo0~141_combout ),
	.cin(gnd),
	.combout(\crt|ochar[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar[2]~1 .lut_mask = 16'hEE22;
defparam \crt|ochar[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N23
dffeas \crt|ochar[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ochar[2]~1_combout ),
	.asdata(\crt|obuf[2]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|ochar[4]~10_combout ),
	.sload(\crt|obuf[7]~4_combout ),
	.ena(\crt|ochar[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ochar [2]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ochar[2] .is_wysiwyg = "true";
defparam \crt|ochar[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N29
dffeas \crt|fifo0~31 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~31 .is_wysiwyg = "true";
defparam \crt|fifo0~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N15
dffeas \crt|fifo0~3 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~3 .is_wysiwyg = "true";
defparam \crt|fifo0~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N14
cycloneive_lcell_comb \crt|fifo0~146 (
// Equation(s):
// \crt|fifo0~146_combout  = (\crt|oposf [2] & ((\crt|fifo0~31_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~3_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~31_q ),
	.datac(\crt|fifo0~3_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~146_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~146 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N23
dffeas \crt|fifo0~87 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~87 .is_wysiwyg = "true";
defparam \crt|fifo0~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N17
dffeas \crt|fifo0~59 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~59 .is_wysiwyg = "true";
defparam \crt|fifo0~59 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N22
cycloneive_lcell_comb \crt|fifo0~147 (
// Equation(s):
// \crt|fifo0~147_combout  = (\crt|oposf [3] & ((\crt|fifo0~146_combout  & (\crt|fifo0~87_q )) # (!\crt|fifo0~146_combout  & ((\crt|fifo0~59_q ))))) # (!\crt|oposf [3] & (\crt|fifo0~146_combout ))

	.dataa(\crt|oposf [3]),
	.datab(\crt|fifo0~146_combout ),
	.datac(\crt|fifo0~87_q ),
	.datad(\crt|fifo0~59_q ),
	.cin(gnd),
	.combout(\crt|fifo0~147_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~147 .lut_mask = 16'hE6C4;
defparam \crt|fifo0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \crt|fifo0~73 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~73 .is_wysiwyg = "true";
defparam \crt|fifo0~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \crt|fifo0~101 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~101 .is_wysiwyg = "true";
defparam \crt|fifo0~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \crt|fifo0~45 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~45 .is_wysiwyg = "true";
defparam \crt|fifo0~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N5
dffeas \crt|fifo0~17 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~17 .is_wysiwyg = "true";
defparam \crt|fifo0~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \crt|fifo0~144 (
// Equation(s):
// \crt|fifo0~144_combout  = (\crt|oposf [2] & ((\crt|fifo0~45_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~17_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~45_q ),
	.datac(\crt|fifo0~17_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~144_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~144 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \crt|fifo0~145 (
// Equation(s):
// \crt|fifo0~145_combout  = (\crt|oposf [3] & ((\crt|fifo0~144_combout  & ((\crt|fifo0~101_q ))) # (!\crt|fifo0~144_combout  & (\crt|fifo0~73_q )))) # (!\crt|oposf [3] & (((\crt|fifo0~144_combout ))))

	.dataa(\crt|fifo0~73_q ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo0~101_q ),
	.datad(\crt|fifo0~144_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~145_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~145 .lut_mask = 16'hF388;
defparam \crt|fifo0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cycloneive_lcell_comb \crt|fifo0~148 (
// Equation(s):
// \crt|fifo0~148_combout  = (\crt|oposf [1] & (((\crt|oposf [0]) # (\crt|fifo0~145_combout )))) # (!\crt|oposf [1] & (\crt|fifo0~147_combout  & (!\crt|oposf [0])))

	.dataa(\crt|oposf [1]),
	.datab(\crt|fifo0~147_combout ),
	.datac(\crt|oposf [0]),
	.datad(\crt|fifo0~145_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~148_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~148 .lut_mask = 16'hAEA4;
defparam \crt|fifo0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N11
dffeas \crt|fifo0~80 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~80 .is_wysiwyg = "true";
defparam \crt|fifo0~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \crt|fifo0~24 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~24 .is_wysiwyg = "true";
defparam \crt|fifo0~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cycloneive_lcell_comb \crt|fifo0~149 (
// Equation(s):
// \crt|fifo0~149_combout  = (\crt|oposf [2] & (((\crt|oposf [3])))) # (!\crt|oposf [2] & ((\crt|oposf [3] & (\crt|fifo0~80_q )) # (!\crt|oposf [3] & ((\crt|fifo0~24_q )))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~80_q ),
	.datac(\crt|fifo0~24_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~149_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~149 .lut_mask = 16'hEE50;
defparam \crt|fifo0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \crt|fifo0~108 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~108 .is_wysiwyg = "true";
defparam \crt|fifo0~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N13
dffeas \crt|fifo0~52 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~52 .is_wysiwyg = "true";
defparam \crt|fifo0~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cycloneive_lcell_comb \crt|fifo0~150 (
// Equation(s):
// \crt|fifo0~150_combout  = (\crt|fifo0~149_combout  & (((\crt|fifo0~108_q )) # (!\crt|oposf [2]))) # (!\crt|fifo0~149_combout  & (\crt|oposf [2] & ((\crt|fifo0~52_q ))))

	.dataa(\crt|fifo0~149_combout ),
	.datab(\crt|oposf [2]),
	.datac(\crt|fifo0~108_q ),
	.datad(\crt|fifo0~52_q ),
	.cin(gnd),
	.combout(\crt|fifo0~150_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~150 .lut_mask = 16'hE6A2;
defparam \crt|fifo0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneive_lcell_comb \crt|fifo0~94feeder (
// Equation(s):
// \crt|fifo0~94feeder_combout  = \ramd|odata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [3]),
	.cin(gnd),
	.combout(\crt|fifo0~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~94feeder .lut_mask = 16'hFF00;
defparam \crt|fifo0~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N23
dffeas \crt|fifo0~94 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo0~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo0~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~94 .is_wysiwyg = "true";
defparam \crt|fifo0~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N29
dffeas \crt|fifo0~38 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~38 .is_wysiwyg = "true";
defparam \crt|fifo0~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \crt|fifo0~66feeder (
// Equation(s):
// \crt|fifo0~66feeder_combout  = \ramd|odata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [3]),
	.cin(gnd),
	.combout(\crt|fifo0~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~66feeder .lut_mask = 16'hFF00;
defparam \crt|fifo0~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \crt|fifo0~66 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo0~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo0~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~66 .is_wysiwyg = "true";
defparam \crt|fifo0~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \crt|fifo0~10 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~10 .is_wysiwyg = "true";
defparam \crt|fifo0~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \crt|fifo0~142 (
// Equation(s):
// \crt|fifo0~142_combout  = (\crt|oposf [2] & (((\crt|oposf [3])))) # (!\crt|oposf [2] & ((\crt|oposf [3] & (\crt|fifo0~66_q )) # (!\crt|oposf [3] & ((\crt|fifo0~10_q )))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~66_q ),
	.datac(\crt|fifo0~10_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~142_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~142 .lut_mask = 16'hEE50;
defparam \crt|fifo0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneive_lcell_comb \crt|fifo0~143 (
// Equation(s):
// \crt|fifo0~143_combout  = (\crt|oposf [2] & ((\crt|fifo0~142_combout  & (\crt|fifo0~94_q )) # (!\crt|fifo0~142_combout  & ((\crt|fifo0~38_q ))))) # (!\crt|oposf [2] & (((\crt|fifo0~142_combout ))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~94_q ),
	.datac(\crt|fifo0~38_q ),
	.datad(\crt|fifo0~142_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~143_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~143 .lut_mask = 16'hDDA0;
defparam \crt|fifo0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cycloneive_lcell_comb \crt|fifo0~151 (
// Equation(s):
// \crt|fifo0~151_combout  = (\crt|oposf [0] & ((\crt|fifo0~148_combout  & (\crt|fifo0~150_combout )) # (!\crt|fifo0~148_combout  & ((\crt|fifo0~143_combout ))))) # (!\crt|oposf [0] & (\crt|fifo0~148_combout ))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo0~148_combout ),
	.datac(\crt|fifo0~150_combout ),
	.datad(\crt|fifo0~143_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~151_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~151 .lut_mask = 16'hE6C4;
defparam \crt|fifo0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N25
dffeas \crt|fifo1~101 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~101 .is_wysiwyg = "true";
defparam \crt|fifo1~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N11
dffeas \crt|fifo1~108 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~108 .is_wysiwyg = "true";
defparam \crt|fifo1~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N25
dffeas \crt|fifo1~94 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~94 .is_wysiwyg = "true";
defparam \crt|fifo1~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N3
dffeas \crt|fifo1~87 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~87 .is_wysiwyg = "true";
defparam \crt|fifo1~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N2
cycloneive_lcell_comb \crt|fifo1~149 (
// Equation(s):
// \crt|fifo1~149_combout  = (\crt|oposf [0] & ((\crt|fifo1~94_q ) # ((\crt|oposf [1])))) # (!\crt|oposf [0] & (((\crt|fifo1~87_q  & !\crt|oposf [1]))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~94_q ),
	.datac(\crt|fifo1~87_q ),
	.datad(\crt|oposf [1]),
	.cin(gnd),
	.combout(\crt|fifo1~149_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~149 .lut_mask = 16'hAAD8;
defparam \crt|fifo1~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneive_lcell_comb \crt|fifo1~150 (
// Equation(s):
// \crt|fifo1~150_combout  = (\crt|oposf [1] & ((\crt|fifo1~149_combout  & ((\crt|fifo1~108_q ))) # (!\crt|fifo1~149_combout  & (\crt|fifo1~101_q )))) # (!\crt|oposf [1] & (((\crt|fifo1~149_combout ))))

	.dataa(\crt|oposf [1]),
	.datab(\crt|fifo1~101_q ),
	.datac(\crt|fifo1~108_q ),
	.datad(\crt|fifo1~149_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~150_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~150 .lut_mask = 16'hF588;
defparam \crt|fifo1~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N27
dffeas \crt|fifo1~31 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~31 .is_wysiwyg = "true";
defparam \crt|fifo1~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N4
cycloneive_lcell_comb \crt|fifo1~38feeder (
// Equation(s):
// \crt|fifo1~38feeder_combout  = \ramd|odata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [3]),
	.cin(gnd),
	.combout(\crt|fifo1~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~38feeder .lut_mask = 16'hFF00;
defparam \crt|fifo1~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N5
dffeas \crt|fifo1~38 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo1~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo1~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~38 .is_wysiwyg = "true";
defparam \crt|fifo1~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N26
cycloneive_lcell_comb \crt|fifo1~142 (
// Equation(s):
// \crt|fifo1~142_combout  = (\crt|oposf [0] & ((\crt|oposf [1]) # ((\crt|fifo1~38_q )))) # (!\crt|oposf [0] & (!\crt|oposf [1] & (\crt|fifo1~31_q )))

	.dataa(\crt|oposf [0]),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~31_q ),
	.datad(\crt|fifo1~38_q ),
	.cin(gnd),
	.combout(\crt|fifo1~142_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~142 .lut_mask = 16'hBA98;
defparam \crt|fifo1~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N25
dffeas \crt|fifo1~45 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~45 .is_wysiwyg = "true";
defparam \crt|fifo1~45 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneive_lcell_comb \crt|fifo1~52feeder (
// Equation(s):
// \crt|fifo1~52feeder_combout  = \ramd|odata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [3]),
	.cin(gnd),
	.combout(\crt|fifo1~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~52feeder .lut_mask = 16'hFF00;
defparam \crt|fifo1~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N27
dffeas \crt|fifo1~52 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo1~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo1~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~52 .is_wysiwyg = "true";
defparam \crt|fifo1~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N24
cycloneive_lcell_comb \crt|fifo1~143 (
// Equation(s):
// \crt|fifo1~143_combout  = (\crt|fifo1~142_combout  & (((\crt|fifo1~52_q )) # (!\crt|oposf [1]))) # (!\crt|fifo1~142_combout  & (\crt|oposf [1] & (\crt|fifo1~45_q )))

	.dataa(\crt|fifo1~142_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~45_q ),
	.datad(\crt|fifo1~52_q ),
	.cin(gnd),
	.combout(\crt|fifo1~143_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~143 .lut_mask = 16'hEA62;
defparam \crt|fifo1~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N17
dffeas \crt|fifo1~66 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~66 .is_wysiwyg = "true";
defparam \crt|fifo1~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \crt|fifo1~80 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~80 .is_wysiwyg = "true";
defparam \crt|fifo1~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N3
dffeas \crt|fifo1~59 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~59 .is_wysiwyg = "true";
defparam \crt|fifo1~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N13
dffeas \crt|fifo1~73 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~73 .is_wysiwyg = "true";
defparam \crt|fifo1~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \crt|fifo1~144 (
// Equation(s):
// \crt|fifo1~144_combout  = (\crt|oposf [1] & ((\crt|oposf [0]) # ((\crt|fifo1~73_q )))) # (!\crt|oposf [1] & (!\crt|oposf [0] & (\crt|fifo1~59_q )))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~59_q ),
	.datad(\crt|fifo1~73_q ),
	.cin(gnd),
	.combout(\crt|fifo1~144_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~144 .lut_mask = 16'hBA98;
defparam \crt|fifo1~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \crt|fifo1~145 (
// Equation(s):
// \crt|fifo1~145_combout  = (\crt|oposf [0] & ((\crt|fifo1~144_combout  & ((\crt|fifo1~80_q ))) # (!\crt|fifo1~144_combout  & (\crt|fifo1~66_q )))) # (!\crt|oposf [0] & (((\crt|fifo1~144_combout ))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~66_q ),
	.datac(\crt|fifo1~80_q ),
	.datad(\crt|fifo1~144_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~145_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~145 .lut_mask = 16'hF588;
defparam \crt|fifo1~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N19
dffeas \crt|fifo1~3 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~3 .is_wysiwyg = "true";
defparam \crt|fifo1~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N9
dffeas \crt|fifo1~17 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~17 .is_wysiwyg = "true";
defparam \crt|fifo1~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \crt|fifo1~146 (
// Equation(s):
// \crt|fifo1~146_combout  = (\crt|oposf [1] & ((\crt|oposf [0]) # ((\crt|fifo1~17_q )))) # (!\crt|oposf [1] & (!\crt|oposf [0] & (\crt|fifo1~3_q )))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~3_q ),
	.datad(\crt|fifo1~17_q ),
	.cin(gnd),
	.combout(\crt|fifo1~146_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~146 .lut_mask = 16'hBA98;
defparam \crt|fifo1~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N27
dffeas \crt|fifo1~24 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~24 .is_wysiwyg = "true";
defparam \crt|fifo1~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \crt|fifo1~10 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~10 .is_wysiwyg = "true";
defparam \crt|fifo1~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \crt|fifo1~147 (
// Equation(s):
// \crt|fifo1~147_combout  = (\crt|oposf [0] & ((\crt|fifo1~146_combout  & (\crt|fifo1~24_q )) # (!\crt|fifo1~146_combout  & ((\crt|fifo1~10_q ))))) # (!\crt|oposf [0] & (\crt|fifo1~146_combout ))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~146_combout ),
	.datac(\crt|fifo1~24_q ),
	.datad(\crt|fifo1~10_q ),
	.cin(gnd),
	.combout(\crt|fifo1~147_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~147 .lut_mask = 16'hE6C4;
defparam \crt|fifo1~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cycloneive_lcell_comb \crt|fifo1~148 (
// Equation(s):
// \crt|fifo1~148_combout  = (\crt|oposf [3] & ((\crt|fifo1~145_combout ) # ((\crt|oposf [2])))) # (!\crt|oposf [3] & (((!\crt|oposf [2] & \crt|fifo1~147_combout ))))

	.dataa(\crt|fifo1~145_combout ),
	.datab(\crt|oposf [3]),
	.datac(\crt|oposf [2]),
	.datad(\crt|fifo1~147_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~148_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~148 .lut_mask = 16'hCBC8;
defparam \crt|fifo1~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneive_lcell_comb \crt|fifo1~151 (
// Equation(s):
// \crt|fifo1~151_combout  = (\crt|fifo1~148_combout  & ((\crt|fifo1~150_combout ) # ((!\crt|oposf [2])))) # (!\crt|fifo1~148_combout  & (((\crt|fifo1~143_combout  & \crt|oposf [2]))))

	.dataa(\crt|fifo1~150_combout ),
	.datab(\crt|fifo1~143_combout ),
	.datac(\crt|fifo1~148_combout ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~151_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~151 .lut_mask = 16'hACF0;
defparam \crt|fifo1~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \crt|ochar[3]~2 (
// Equation(s):
// \crt|ochar[3]~2_combout  = (\crt|lineff~q  & (\crt|fifo0~151_combout )) # (!\crt|lineff~q  & ((\crt|fifo1~151_combout )))

	.dataa(\crt|fifo0~151_combout ),
	.datab(\crt|lineff~q ),
	.datac(gnd),
	.datad(\crt|fifo1~151_combout ),
	.cin(gnd),
	.combout(\crt|ochar[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar[3]~2 .lut_mask = 16'hBB88;
defparam \crt|ochar[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \crt|ochar[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ochar[3]~2_combout ),
	.asdata(\crt|obuf[3]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|ochar[4]~10_combout ),
	.sload(\crt|obuf[7]~4_combout ),
	.ena(\crt|ochar[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ochar [3]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ochar[3] .is_wysiwyg = "true";
defparam \crt|ochar[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N29
dffeas \crt|fifo1~95 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~95 .is_wysiwyg = "true";
defparam \crt|fifo1~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \crt|fifo1~109 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~109 .is_wysiwyg = "true";
defparam \crt|fifo1~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N15
dffeas \crt|fifo1~88 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~88 .is_wysiwyg = "true";
defparam \crt|fifo1~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N13
dffeas \crt|fifo1~102 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~102 .is_wysiwyg = "true";
defparam \crt|fifo1~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N14
cycloneive_lcell_comb \crt|fifo1~159 (
// Equation(s):
// \crt|fifo1~159_combout  = (\crt|oposf [0] & (\crt|oposf [1])) # (!\crt|oposf [0] & ((\crt|oposf [1] & ((\crt|fifo1~102_q ))) # (!\crt|oposf [1] & (\crt|fifo1~88_q ))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~88_q ),
	.datad(\crt|fifo1~102_q ),
	.cin(gnd),
	.combout(\crt|fifo1~159_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~159 .lut_mask = 16'hDC98;
defparam \crt|fifo1~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cycloneive_lcell_comb \crt|fifo1~160 (
// Equation(s):
// \crt|fifo1~160_combout  = (\crt|oposf [0] & ((\crt|fifo1~159_combout  & ((\crt|fifo1~109_q ))) # (!\crt|fifo1~159_combout  & (\crt|fifo1~95_q )))) # (!\crt|oposf [0] & (((\crt|fifo1~159_combout ))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~95_q ),
	.datac(\crt|fifo1~109_q ),
	.datad(\crt|fifo1~159_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~160_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~160 .lut_mask = 16'hF588;
defparam \crt|fifo1~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \crt|fifo1~4 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~4 .is_wysiwyg = "true";
defparam \crt|fifo1~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \crt|fifo1~11feeder (
// Equation(s):
// \crt|fifo1~11feeder_combout  = \ramd|odata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [4]),
	.cin(gnd),
	.combout(\crt|fifo1~11feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~11feeder .lut_mask = 16'hFF00;
defparam \crt|fifo1~11feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \crt|fifo1~11 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo1~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo1~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~11 .is_wysiwyg = "true";
defparam \crt|fifo1~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \crt|fifo1~156 (
// Equation(s):
// \crt|fifo1~156_combout  = (\crt|oposf [1] & (\crt|oposf [0])) # (!\crt|oposf [1] & ((\crt|oposf [0] & ((\crt|fifo1~11_q ))) # (!\crt|oposf [0] & (\crt|fifo1~4_q ))))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~4_q ),
	.datad(\crt|fifo1~11_q ),
	.cin(gnd),
	.combout(\crt|fifo1~156_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~156 .lut_mask = 16'hDC98;
defparam \crt|fifo1~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N31
dffeas \crt|fifo1~25 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~25 .is_wysiwyg = "true";
defparam \crt|fifo1~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N17
dffeas \crt|fifo1~18 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~18 .is_wysiwyg = "true";
defparam \crt|fifo1~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \crt|fifo1~157 (
// Equation(s):
// \crt|fifo1~157_combout  = (\crt|fifo1~156_combout  & (((\crt|fifo1~25_q )) # (!\crt|oposf [1]))) # (!\crt|fifo1~156_combout  & (\crt|oposf [1] & ((\crt|fifo1~18_q ))))

	.dataa(\crt|fifo1~156_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~25_q ),
	.datad(\crt|fifo1~18_q ),
	.cin(gnd),
	.combout(\crt|fifo1~157_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~157 .lut_mask = 16'hE6A2;
defparam \crt|fifo1~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N7
dffeas \crt|fifo1~32 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~32 .is_wysiwyg = "true";
defparam \crt|fifo1~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N1
dffeas \crt|fifo1~46 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~46 .is_wysiwyg = "true";
defparam \crt|fifo1~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N6
cycloneive_lcell_comb \crt|fifo1~154 (
// Equation(s):
// \crt|fifo1~154_combout  = (\crt|oposf [0] & (\crt|oposf [1])) # (!\crt|oposf [0] & ((\crt|oposf [1] & ((\crt|fifo1~46_q ))) # (!\crt|oposf [1] & (\crt|fifo1~32_q ))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~32_q ),
	.datad(\crt|fifo1~46_q ),
	.cin(gnd),
	.combout(\crt|fifo1~154_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~154 .lut_mask = 16'hDC98;
defparam \crt|fifo1~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N11
dffeas \crt|fifo1~53 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~53 .is_wysiwyg = "true";
defparam \crt|fifo1~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N9
dffeas \crt|fifo1~39 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~39 .is_wysiwyg = "true";
defparam \crt|fifo1~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneive_lcell_comb \crt|fifo1~155 (
// Equation(s):
// \crt|fifo1~155_combout  = (\crt|oposf [0] & ((\crt|fifo1~154_combout  & (\crt|fifo1~53_q )) # (!\crt|fifo1~154_combout  & ((\crt|fifo1~39_q ))))) # (!\crt|oposf [0] & (\crt|fifo1~154_combout ))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~154_combout ),
	.datac(\crt|fifo1~53_q ),
	.datad(\crt|fifo1~39_q ),
	.cin(gnd),
	.combout(\crt|fifo1~155_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~155 .lut_mask = 16'hE6C4;
defparam \crt|fifo1~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneive_lcell_comb \crt|fifo1~158 (
// Equation(s):
// \crt|fifo1~158_combout  = (\crt|oposf [2] & (((\crt|fifo1~155_combout ) # (\crt|oposf [3])))) # (!\crt|oposf [2] & (\crt|fifo1~157_combout  & ((!\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo1~157_combout ),
	.datac(\crt|fifo1~155_combout ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo1~158_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~158 .lut_mask = 16'hAAE4;
defparam \crt|fifo1~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \crt|fifo1~81feeder (
// Equation(s):
// \crt|fifo1~81feeder_combout  = \ramd|odata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [4]),
	.cin(gnd),
	.combout(\crt|fifo1~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~81feeder .lut_mask = 16'hFF00;
defparam \crt|fifo1~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \crt|fifo1~81 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo1~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo1~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~81 .is_wysiwyg = "true";
defparam \crt|fifo1~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \crt|fifo1~74 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~74 .is_wysiwyg = "true";
defparam \crt|fifo1~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N27
dffeas \crt|fifo1~60 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~60 .is_wysiwyg = "true";
defparam \crt|fifo1~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \crt|fifo1~67 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~67 .is_wysiwyg = "true";
defparam \crt|fifo1~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \crt|fifo1~152 (
// Equation(s):
// \crt|fifo1~152_combout  = (\crt|oposf [1] & (\crt|oposf [0])) # (!\crt|oposf [1] & ((\crt|oposf [0] & ((\crt|fifo1~67_q ))) # (!\crt|oposf [0] & (\crt|fifo1~60_q ))))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~60_q ),
	.datad(\crt|fifo1~67_q ),
	.cin(gnd),
	.combout(\crt|fifo1~152_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~152 .lut_mask = 16'hDC98;
defparam \crt|fifo1~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \crt|fifo1~153 (
// Equation(s):
// \crt|fifo1~153_combout  = (\crt|oposf [1] & ((\crt|fifo1~152_combout  & (\crt|fifo1~81_q )) # (!\crt|fifo1~152_combout  & ((\crt|fifo1~74_q ))))) # (!\crt|oposf [1] & (((\crt|fifo1~152_combout ))))

	.dataa(\crt|fifo1~81_q ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~74_q ),
	.datad(\crt|fifo1~152_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~153_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~153 .lut_mask = 16'hBBC0;
defparam \crt|fifo1~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneive_lcell_comb \crt|fifo1~161 (
// Equation(s):
// \crt|fifo1~161_combout  = (\crt|fifo1~158_combout  & ((\crt|fifo1~160_combout ) # ((!\crt|oposf [3])))) # (!\crt|fifo1~158_combout  & (((\crt|fifo1~153_combout  & \crt|oposf [3]))))

	.dataa(\crt|fifo1~160_combout ),
	.datab(\crt|fifo1~158_combout ),
	.datac(\crt|fifo1~153_combout ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo1~161_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~161 .lut_mask = 16'hB8CC;
defparam \crt|fifo1~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \crt|fifo0~102 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~102 .is_wysiwyg = "true";
defparam \crt|fifo0~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \crt|fifo0~46 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~46 .is_wysiwyg = "true";
defparam \crt|fifo0~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N19
dffeas \crt|fifo0~74 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~74 .is_wysiwyg = "true";
defparam \crt|fifo0~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \crt|fifo0~18 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~18 .is_wysiwyg = "true";
defparam \crt|fifo0~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \crt|fifo0~152 (
// Equation(s):
// \crt|fifo0~152_combout  = (\crt|oposf [2] & (((\crt|oposf [3])))) # (!\crt|oposf [2] & ((\crt|oposf [3] & (\crt|fifo0~74_q )) # (!\crt|oposf [3] & ((\crt|fifo0~18_q )))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~74_q ),
	.datac(\crt|fifo0~18_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~152_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~152 .lut_mask = 16'hEE50;
defparam \crt|fifo0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \crt|fifo0~153 (
// Equation(s):
// \crt|fifo0~153_combout  = (\crt|oposf [2] & ((\crt|fifo0~152_combout  & (\crt|fifo0~102_q )) # (!\crt|fifo0~152_combout  & ((\crt|fifo0~46_q ))))) # (!\crt|oposf [2] & (((\crt|fifo0~152_combout ))))

	.dataa(\crt|fifo0~102_q ),
	.datab(\crt|oposf [2]),
	.datac(\crt|fifo0~46_q ),
	.datad(\crt|fifo0~152_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~153_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~153 .lut_mask = 16'hBBC0;
defparam \crt|fifo0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N25
dffeas \crt|fifo0~53 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~53 .is_wysiwyg = "true";
defparam \crt|fifo0~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \crt|fifo0~25 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~25 .is_wysiwyg = "true";
defparam \crt|fifo0~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cycloneive_lcell_comb \crt|fifo0~159 (
// Equation(s):
// \crt|fifo0~159_combout  = (\crt|oposf [2] & ((\crt|fifo0~53_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~25_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~53_q ),
	.datac(\crt|fifo0~25_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~159_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~159 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N19
dffeas \crt|fifo0~109 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~109 .is_wysiwyg = "true";
defparam \crt|fifo0~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N21
dffeas \crt|fifo0~81 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~81 .is_wysiwyg = "true";
defparam \crt|fifo0~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cycloneive_lcell_comb \crt|fifo0~160 (
// Equation(s):
// \crt|fifo0~160_combout  = (\crt|fifo0~159_combout  & (((\crt|fifo0~109_q )) # (!\crt|oposf [3]))) # (!\crt|fifo0~159_combout  & (\crt|oposf [3] & ((\crt|fifo0~81_q ))))

	.dataa(\crt|fifo0~159_combout ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo0~109_q ),
	.datad(\crt|fifo0~81_q ),
	.cin(gnd),
	.combout(\crt|fifo0~160_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~160 .lut_mask = 16'hE6A2;
defparam \crt|fifo0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \crt|fifo0~39 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~39 .is_wysiwyg = "true";
defparam \crt|fifo0~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \crt|fifo0~11 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~11 .is_wysiwyg = "true";
defparam \crt|fifo0~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \crt|fifo0~154 (
// Equation(s):
// \crt|fifo0~154_combout  = (\crt|oposf [3] & (((\crt|oposf [2])))) # (!\crt|oposf [3] & ((\crt|oposf [2] & (\crt|fifo0~39_q )) # (!\crt|oposf [2] & ((\crt|fifo0~11_q )))))

	.dataa(\crt|oposf [3]),
	.datab(\crt|fifo0~39_q ),
	.datac(\crt|fifo0~11_q ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo0~154_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~154 .lut_mask = 16'hEE50;
defparam \crt|fifo0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \crt|fifo0~95 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~95 .is_wysiwyg = "true";
defparam \crt|fifo0~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N13
dffeas \crt|fifo0~67 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~67 .is_wysiwyg = "true";
defparam \crt|fifo0~67 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \crt|fifo0~155 (
// Equation(s):
// \crt|fifo0~155_combout  = (\crt|fifo0~154_combout  & (((\crt|fifo0~95_q )) # (!\crt|oposf [3]))) # (!\crt|fifo0~154_combout  & (\crt|oposf [3] & ((\crt|fifo0~67_q ))))

	.dataa(\crt|fifo0~154_combout ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo0~95_q ),
	.datad(\crt|fifo0~67_q ),
	.cin(gnd),
	.combout(\crt|fifo0~155_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~155 .lut_mask = 16'hE6A2;
defparam \crt|fifo0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N13
dffeas \crt|fifo0~32 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~32 .is_wysiwyg = "true";
defparam \crt|fifo0~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N27
dffeas \crt|fifo0~88 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~88 .is_wysiwyg = "true";
defparam \crt|fifo0~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N25
dffeas \crt|fifo0~60 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~60 .is_wysiwyg = "true";
defparam \crt|fifo0~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N7
dffeas \crt|fifo0~4 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~4 .is_wysiwyg = "true";
defparam \crt|fifo0~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N6
cycloneive_lcell_comb \crt|fifo0~156 (
// Equation(s):
// \crt|fifo0~156_combout  = (\crt|oposf [2] & (((\crt|oposf [3])))) # (!\crt|oposf [2] & ((\crt|oposf [3] & (\crt|fifo0~60_q )) # (!\crt|oposf [3] & ((\crt|fifo0~4_q )))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~60_q ),
	.datac(\crt|fifo0~4_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~156_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~156 .lut_mask = 16'hEE50;
defparam \crt|fifo0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N26
cycloneive_lcell_comb \crt|fifo0~157 (
// Equation(s):
// \crt|fifo0~157_combout  = (\crt|oposf [2] & ((\crt|fifo0~156_combout  & ((\crt|fifo0~88_q ))) # (!\crt|fifo0~156_combout  & (\crt|fifo0~32_q )))) # (!\crt|oposf [2] & (((\crt|fifo0~156_combout ))))

	.dataa(\crt|fifo0~32_q ),
	.datab(\crt|oposf [2]),
	.datac(\crt|fifo0~88_q ),
	.datad(\crt|fifo0~156_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~157_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~157 .lut_mask = 16'hF388;
defparam \crt|fifo0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \crt|fifo0~158 (
// Equation(s):
// \crt|fifo0~158_combout  = (\crt|oposf [1] & (((\crt|oposf [0])))) # (!\crt|oposf [1] & ((\crt|oposf [0] & (\crt|fifo0~155_combout )) # (!\crt|oposf [0] & ((\crt|fifo0~157_combout )))))

	.dataa(\crt|fifo0~155_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo0~157_combout ),
	.datad(\crt|oposf [0]),
	.cin(gnd),
	.combout(\crt|fifo0~158_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~158 .lut_mask = 16'hEE30;
defparam \crt|fifo0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \crt|fifo0~161 (
// Equation(s):
// \crt|fifo0~161_combout  = (\crt|oposf [1] & ((\crt|fifo0~158_combout  & ((\crt|fifo0~160_combout ))) # (!\crt|fifo0~158_combout  & (\crt|fifo0~153_combout )))) # (!\crt|oposf [1] & (((\crt|fifo0~158_combout ))))

	.dataa(\crt|fifo0~153_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo0~160_combout ),
	.datad(\crt|fifo0~158_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~161_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~161 .lut_mask = 16'hF388;
defparam \crt|fifo0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cycloneive_lcell_comb \crt|ochar[4]~3 (
// Equation(s):
// \crt|ochar[4]~3_combout  = (\crt|lineff~q  & ((\crt|fifo0~161_combout ))) # (!\crt|lineff~q  & (\crt|fifo1~161_combout ))

	.dataa(\crt|fifo1~161_combout ),
	.datab(\crt|fifo0~161_combout ),
	.datac(gnd),
	.datad(\crt|lineff~q ),
	.cin(gnd),
	.combout(\crt|ochar[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar[4]~3 .lut_mask = 16'hCCAA;
defparam \crt|ochar[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N7
dffeas \crt|ochar[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ochar[4]~3_combout ),
	.asdata(\crt|obuf[4]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|ochar[4]~10_combout ),
	.sload(\crt|obuf[7]~4_combout ),
	.ena(\crt|ochar[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ochar [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ochar[4] .is_wysiwyg = "true";
defparam \crt|ochar[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y16_N19
dffeas \crt|fifo1~96 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~96 .is_wysiwyg = "true";
defparam \crt|fifo1~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N23
dffeas \crt|fifo1~89 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~89 .is_wysiwyg = "true";
defparam \crt|fifo1~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N22
cycloneive_lcell_comb \crt|fifo1~169 (
// Equation(s):
// \crt|fifo1~169_combout  = (\crt|oposf [0] & ((\crt|fifo1~96_q ) # ((\crt|oposf [1])))) # (!\crt|oposf [0] & (((\crt|fifo1~89_q  & !\crt|oposf [1]))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~96_q ),
	.datac(\crt|fifo1~89_q ),
	.datad(\crt|oposf [1]),
	.cin(gnd),
	.combout(\crt|fifo1~169_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~169 .lut_mask = 16'hAAD8;
defparam \crt|fifo1~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N13
dffeas \crt|fifo1~110 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~110 .is_wysiwyg = "true";
defparam \crt|fifo1~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cycloneive_lcell_comb \crt|fifo1~103feeder (
// Equation(s):
// \crt|fifo1~103feeder_combout  = \ramd|odata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [5]),
	.cin(gnd),
	.combout(\crt|fifo1~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~103feeder .lut_mask = 16'hFF00;
defparam \crt|fifo1~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N5
dffeas \crt|fifo1~103 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo1~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo1~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~103 .is_wysiwyg = "true";
defparam \crt|fifo1~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneive_lcell_comb \crt|fifo1~170 (
// Equation(s):
// \crt|fifo1~170_combout  = (\crt|oposf [1] & ((\crt|fifo1~169_combout  & (\crt|fifo1~110_q )) # (!\crt|fifo1~169_combout  & ((\crt|fifo1~103_q ))))) # (!\crt|oposf [1] & (\crt|fifo1~169_combout ))

	.dataa(\crt|oposf [1]),
	.datab(\crt|fifo1~169_combout ),
	.datac(\crt|fifo1~110_q ),
	.datad(\crt|fifo1~103_q ),
	.cin(gnd),
	.combout(\crt|fifo1~170_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~170 .lut_mask = 16'hE6C4;
defparam \crt|fifo1~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N11
dffeas \crt|fifo1~33 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~33 .is_wysiwyg = "true";
defparam \crt|fifo1~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneive_lcell_comb \crt|fifo1~40feeder (
// Equation(s):
// \crt|fifo1~40feeder_combout  = \ramd|odata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [5]),
	.cin(gnd),
	.combout(\crt|fifo1~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~40feeder .lut_mask = 16'hFF00;
defparam \crt|fifo1~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N29
dffeas \crt|fifo1~40 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo1~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo1~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~40 .is_wysiwyg = "true";
defparam \crt|fifo1~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N10
cycloneive_lcell_comb \crt|fifo1~162 (
// Equation(s):
// \crt|fifo1~162_combout  = (\crt|oposf [0] & ((\crt|oposf [1]) # ((\crt|fifo1~40_q )))) # (!\crt|oposf [0] & (!\crt|oposf [1] & (\crt|fifo1~33_q )))

	.dataa(\crt|oposf [0]),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~33_q ),
	.datad(\crt|fifo1~40_q ),
	.cin(gnd),
	.combout(\crt|fifo1~162_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~162 .lut_mask = 16'hBA98;
defparam \crt|fifo1~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N5
dffeas \crt|fifo1~47 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~47 .is_wysiwyg = "true";
defparam \crt|fifo1~47 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneive_lcell_comb \crt|fifo1~54feeder (
// Equation(s):
// \crt|fifo1~54feeder_combout  = \ramd|odata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [5]),
	.cin(gnd),
	.combout(\crt|fifo1~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~54feeder .lut_mask = 16'hFF00;
defparam \crt|fifo1~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N23
dffeas \crt|fifo1~54 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo1~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo1~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~54 .is_wysiwyg = "true";
defparam \crt|fifo1~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N4
cycloneive_lcell_comb \crt|fifo1~163 (
// Equation(s):
// \crt|fifo1~163_combout  = (\crt|fifo1~162_combout  & (((\crt|fifo1~54_q )) # (!\crt|oposf [1]))) # (!\crt|fifo1~162_combout  & (\crt|oposf [1] & (\crt|fifo1~47_q )))

	.dataa(\crt|fifo1~162_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~47_q ),
	.datad(\crt|fifo1~54_q ),
	.cin(gnd),
	.combout(\crt|fifo1~163_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~163 .lut_mask = 16'hEA62;
defparam \crt|fifo1~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N23
dffeas \crt|fifo1~61 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~61 .is_wysiwyg = "true";
defparam \crt|fifo1~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N9
dffeas \crt|fifo1~75 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~75 .is_wysiwyg = "true";
defparam \crt|fifo1~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \crt|fifo1~164 (
// Equation(s):
// \crt|fifo1~164_combout  = (\crt|oposf [1] & ((\crt|oposf [0]) # ((\crt|fifo1~75_q )))) # (!\crt|oposf [1] & (!\crt|oposf [0] & (\crt|fifo1~61_q )))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~61_q ),
	.datad(\crt|fifo1~75_q ),
	.cin(gnd),
	.combout(\crt|fifo1~164_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~164 .lut_mask = 16'hBA98;
defparam \crt|fifo1~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N31
dffeas \crt|fifo1~82 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~82 .is_wysiwyg = "true";
defparam \crt|fifo1~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \crt|fifo1~68 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~68 .is_wysiwyg = "true";
defparam \crt|fifo1~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \crt|fifo1~165 (
// Equation(s):
// \crt|fifo1~165_combout  = (\crt|oposf [0] & ((\crt|fifo1~164_combout  & (\crt|fifo1~82_q )) # (!\crt|fifo1~164_combout  & ((\crt|fifo1~68_q ))))) # (!\crt|oposf [0] & (\crt|fifo1~164_combout ))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~164_combout ),
	.datac(\crt|fifo1~82_q ),
	.datad(\crt|fifo1~68_q ),
	.cin(gnd),
	.combout(\crt|fifo1~165_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~165 .lut_mask = 16'hE6C4;
defparam \crt|fifo1~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N15
dffeas \crt|fifo1~5 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~5 .is_wysiwyg = "true";
defparam \crt|fifo1~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N21
dffeas \crt|fifo1~19 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~19 .is_wysiwyg = "true";
defparam \crt|fifo1~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \crt|fifo1~166 (
// Equation(s):
// \crt|fifo1~166_combout  = (\crt|oposf [1] & ((\crt|oposf [0]) # ((\crt|fifo1~19_q )))) # (!\crt|oposf [1] & (!\crt|oposf [0] & (\crt|fifo1~5_q )))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~5_q ),
	.datad(\crt|fifo1~19_q ),
	.cin(gnd),
	.combout(\crt|fifo1~166_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~166 .lut_mask = 16'hBA98;
defparam \crt|fifo1~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N23
dffeas \crt|fifo1~26 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~26 .is_wysiwyg = "true";
defparam \crt|fifo1~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N5
dffeas \crt|fifo1~12 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~12 .is_wysiwyg = "true";
defparam \crt|fifo1~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \crt|fifo1~167 (
// Equation(s):
// \crt|fifo1~167_combout  = (\crt|oposf [0] & ((\crt|fifo1~166_combout  & (\crt|fifo1~26_q )) # (!\crt|fifo1~166_combout  & ((\crt|fifo1~12_q ))))) # (!\crt|oposf [0] & (\crt|fifo1~166_combout ))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~166_combout ),
	.datac(\crt|fifo1~26_q ),
	.datad(\crt|fifo1~12_q ),
	.cin(gnd),
	.combout(\crt|fifo1~167_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~167 .lut_mask = 16'hE6C4;
defparam \crt|fifo1~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \crt|fifo1~168 (
// Equation(s):
// \crt|fifo1~168_combout  = (\crt|oposf [3] & ((\crt|fifo1~165_combout ) # ((\crt|oposf [2])))) # (!\crt|oposf [3] & (((\crt|fifo1~167_combout  & !\crt|oposf [2]))))

	.dataa(\crt|oposf [3]),
	.datab(\crt|fifo1~165_combout ),
	.datac(\crt|fifo1~167_combout ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~168_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~168 .lut_mask = 16'hAAD8;
defparam \crt|fifo1~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N30
cycloneive_lcell_comb \crt|fifo1~171 (
// Equation(s):
// \crt|fifo1~171_combout  = (\crt|fifo1~168_combout  & ((\crt|fifo1~170_combout ) # ((!\crt|oposf [2])))) # (!\crt|fifo1~168_combout  & (((\crt|fifo1~163_combout  & \crt|oposf [2]))))

	.dataa(\crt|fifo1~170_combout ),
	.datab(\crt|fifo1~163_combout ),
	.datac(\crt|fifo1~168_combout ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo1~171_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~171 .lut_mask = 16'hACF0;
defparam \crt|fifo1~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \crt|fifo0~54 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~54 .is_wysiwyg = "true";
defparam \crt|fifo0~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \crt|fifo0~110 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~110 .is_wysiwyg = "true";
defparam \crt|fifo0~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \crt|fifo0~82 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~82 .is_wysiwyg = "true";
defparam \crt|fifo0~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N31
dffeas \crt|fifo0~26 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~26 .is_wysiwyg = "true";
defparam \crt|fifo0~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N30
cycloneive_lcell_comb \crt|fifo0~169 (
// Equation(s):
// \crt|fifo0~169_combout  = (\crt|oposf [2] & (((\crt|oposf [3])))) # (!\crt|oposf [2] & ((\crt|oposf [3] & (\crt|fifo0~82_q )) # (!\crt|oposf [3] & ((\crt|fifo0~26_q )))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~82_q ),
	.datac(\crt|fifo0~26_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~169_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~169 .lut_mask = 16'hEE50;
defparam \crt|fifo0~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cycloneive_lcell_comb \crt|fifo0~170 (
// Equation(s):
// \crt|fifo0~170_combout  = (\crt|oposf [2] & ((\crt|fifo0~169_combout  & ((\crt|fifo0~110_q ))) # (!\crt|fifo0~169_combout  & (\crt|fifo0~54_q )))) # (!\crt|oposf [2] & (((\crt|fifo0~169_combout ))))

	.dataa(\crt|fifo0~54_q ),
	.datab(\crt|oposf [2]),
	.datac(\crt|fifo0~110_q ),
	.datad(\crt|fifo0~169_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~170_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~170 .lut_mask = 16'hF388;
defparam \crt|fifo0~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N25
dffeas \crt|fifo0~33 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~33 .is_wysiwyg = "true";
defparam \crt|fifo0~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N11
dffeas \crt|fifo0~5 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~5 .is_wysiwyg = "true";
defparam \crt|fifo0~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N10
cycloneive_lcell_comb \crt|fifo0~166 (
// Equation(s):
// \crt|fifo0~166_combout  = (\crt|oposf [2] & ((\crt|fifo0~33_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~5_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~33_q ),
	.datac(\crt|fifo0~5_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~166_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~166 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N3
dffeas \crt|fifo0~89 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~89 .is_wysiwyg = "true";
defparam \crt|fifo0~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N29
dffeas \crt|fifo0~61 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~61 .is_wysiwyg = "true";
defparam \crt|fifo0~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N2
cycloneive_lcell_comb \crt|fifo0~167 (
// Equation(s):
// \crt|fifo0~167_combout  = (\crt|oposf [3] & ((\crt|fifo0~166_combout  & (\crt|fifo0~89_q )) # (!\crt|fifo0~166_combout  & ((\crt|fifo0~61_q ))))) # (!\crt|oposf [3] & (\crt|fifo0~166_combout ))

	.dataa(\crt|oposf [3]),
	.datab(\crt|fifo0~166_combout ),
	.datac(\crt|fifo0~89_q ),
	.datad(\crt|fifo0~61_q ),
	.cin(gnd),
	.combout(\crt|fifo0~167_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~167 .lut_mask = 16'hE6C4;
defparam \crt|fifo0~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \crt|fifo0~75 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~75 .is_wysiwyg = "true";
defparam \crt|fifo0~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \crt|fifo0~103 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~103 .is_wysiwyg = "true";
defparam \crt|fifo0~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \crt|fifo0~47 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~47 .is_wysiwyg = "true";
defparam \crt|fifo0~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \crt|fifo0~19 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~19 .is_wysiwyg = "true";
defparam \crt|fifo0~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \crt|fifo0~164 (
// Equation(s):
// \crt|fifo0~164_combout  = (\crt|oposf [3] & (((\crt|oposf [2])))) # (!\crt|oposf [3] & ((\crt|oposf [2] & (\crt|fifo0~47_q )) # (!\crt|oposf [2] & ((\crt|fifo0~19_q )))))

	.dataa(\crt|oposf [3]),
	.datab(\crt|fifo0~47_q ),
	.datac(\crt|fifo0~19_q ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo0~164_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~164 .lut_mask = 16'hEE50;
defparam \crt|fifo0~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \crt|fifo0~165 (
// Equation(s):
// \crt|fifo0~165_combout  = (\crt|oposf [3] & ((\crt|fifo0~164_combout  & ((\crt|fifo0~103_q ))) # (!\crt|fifo0~164_combout  & (\crt|fifo0~75_q )))) # (!\crt|oposf [3] & (((\crt|fifo0~164_combout ))))

	.dataa(\crt|oposf [3]),
	.datab(\crt|fifo0~75_q ),
	.datac(\crt|fifo0~103_q ),
	.datad(\crt|fifo0~164_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~165_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~165 .lut_mask = 16'hF588;
defparam \crt|fifo0~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \crt|fifo0~168 (
// Equation(s):
// \crt|fifo0~168_combout  = (\crt|oposf [1] & ((\crt|oposf [0]) # ((\crt|fifo0~165_combout )))) # (!\crt|oposf [1] & (!\crt|oposf [0] & (\crt|fifo0~167_combout )))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo0~167_combout ),
	.datad(\crt|fifo0~165_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~168_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~168 .lut_mask = 16'hBA98;
defparam \crt|fifo0~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \crt|fifo0~96feeder (
// Equation(s):
// \crt|fifo0~96feeder_combout  = \ramd|odata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [5]),
	.cin(gnd),
	.combout(\crt|fifo0~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~96feeder .lut_mask = 16'hFF00;
defparam \crt|fifo0~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \crt|fifo0~96 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo0~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo0~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~96 .is_wysiwyg = "true";
defparam \crt|fifo0~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \crt|fifo0~40 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~40 .is_wysiwyg = "true";
defparam \crt|fifo0~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \crt|fifo0~68feeder (
// Equation(s):
// \crt|fifo0~68feeder_combout  = \ramd|odata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ramd|odata [5]),
	.cin(gnd),
	.combout(\crt|fifo0~68feeder_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~68feeder .lut_mask = 16'hFF00;
defparam \crt|fifo0~68feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \crt|fifo0~68 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|fifo0~68feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|fifo0~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~68 .is_wysiwyg = "true";
defparam \crt|fifo0~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \crt|fifo0~12 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~12 .is_wysiwyg = "true";
defparam \crt|fifo0~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \crt|fifo0~162 (
// Equation(s):
// \crt|fifo0~162_combout  = (\crt|oposf [3] & ((\crt|fifo0~68_q ) # ((\crt|oposf [2])))) # (!\crt|oposf [3] & (((\crt|fifo0~12_q  & !\crt|oposf [2]))))

	.dataa(\crt|oposf [3]),
	.datab(\crt|fifo0~68_q ),
	.datac(\crt|fifo0~12_q ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo0~162_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~162 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \crt|fifo0~163 (
// Equation(s):
// \crt|fifo0~163_combout  = (\crt|oposf [2] & ((\crt|fifo0~162_combout  & (\crt|fifo0~96_q )) # (!\crt|fifo0~162_combout  & ((\crt|fifo0~40_q ))))) # (!\crt|oposf [2] & (((\crt|fifo0~162_combout ))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~96_q ),
	.datac(\crt|fifo0~40_q ),
	.datad(\crt|fifo0~162_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~163_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~163 .lut_mask = 16'hDDA0;
defparam \crt|fifo0~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \crt|fifo0~171 (
// Equation(s):
// \crt|fifo0~171_combout  = (\crt|fifo0~168_combout  & ((\crt|fifo0~170_combout ) # ((!\crt|oposf [0])))) # (!\crt|fifo0~168_combout  & (((\crt|oposf [0] & \crt|fifo0~163_combout ))))

	.dataa(\crt|fifo0~170_combout ),
	.datab(\crt|fifo0~168_combout ),
	.datac(\crt|oposf [0]),
	.datad(\crt|fifo0~163_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~171_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~171 .lut_mask = 16'hBC8C;
defparam \crt|fifo0~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cycloneive_lcell_comb \crt|ochar[5]~4 (
// Equation(s):
// \crt|ochar[5]~4_combout  = (\crt|lineff~q  & ((\crt|fifo0~171_combout ))) # (!\crt|lineff~q  & (\crt|fifo1~171_combout ))

	.dataa(\crt|fifo1~171_combout ),
	.datab(\crt|lineff~q ),
	.datac(gnd),
	.datad(\crt|fifo0~171_combout ),
	.cin(gnd),
	.combout(\crt|ochar[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar[5]~4 .lut_mask = 16'hEE22;
defparam \crt|ochar[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N29
dffeas \crt|ochar[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ochar[5]~4_combout ),
	.asdata(\crt|obuf[5]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\crt|ochar[4]~10_combout ),
	.sload(\crt|obuf[7]~4_combout ),
	.ena(\crt|ochar[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ochar [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ochar[5] .is_wysiwyg = "true";
defparam \crt|ochar[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N17
dffeas \crt|fifo1~104 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~212_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~104 .is_wysiwyg = "true";
defparam \crt|fifo1~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \crt|fifo1~90 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~213_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~90 .is_wysiwyg = "true";
defparam \crt|fifo1~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N18
cycloneive_lcell_comb \crt|fifo1~179 (
// Equation(s):
// \crt|fifo1~179_combout  = (\crt|oposf [0] & (((\crt|oposf [1])))) # (!\crt|oposf [0] & ((\crt|oposf [1] & (\crt|fifo1~104_q )) # (!\crt|oposf [1] & ((\crt|fifo1~90_q )))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~104_q ),
	.datac(\crt|fifo1~90_q ),
	.datad(\crt|oposf [1]),
	.cin(gnd),
	.combout(\crt|fifo1~179_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~179 .lut_mask = 16'hEE50;
defparam \crt|fifo1~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N31
dffeas \crt|fifo1~111 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~214_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~111 .is_wysiwyg = "true";
defparam \crt|fifo1~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y16_N17
dffeas \crt|fifo1~97 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~211_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~97 .is_wysiwyg = "true";
defparam \crt|fifo1~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cycloneive_lcell_comb \crt|fifo1~180 (
// Equation(s):
// \crt|fifo1~180_combout  = (\crt|oposf [0] & ((\crt|fifo1~179_combout  & (\crt|fifo1~111_q )) # (!\crt|fifo1~179_combout  & ((\crt|fifo1~97_q ))))) # (!\crt|oposf [0] & (\crt|fifo1~179_combout ))

	.dataa(\crt|oposf [0]),
	.datab(\crt|fifo1~179_combout ),
	.datac(\crt|fifo1~111_q ),
	.datad(\crt|fifo1~97_q ),
	.cin(gnd),
	.combout(\crt|fifo1~180_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~180 .lut_mask = 16'hE6C4;
defparam \crt|fifo1~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N15
dffeas \crt|fifo1~62 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~62 .is_wysiwyg = "true";
defparam \crt|fifo1~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N21
dffeas \crt|fifo1~69 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~69 .is_wysiwyg = "true";
defparam \crt|fifo1~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \crt|fifo1~172 (
// Equation(s):
// \crt|fifo1~172_combout  = (\crt|oposf [1] & (\crt|oposf [0])) # (!\crt|oposf [1] & ((\crt|oposf [0] & ((\crt|fifo1~69_q ))) # (!\crt|oposf [0] & (\crt|fifo1~62_q ))))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~62_q ),
	.datad(\crt|fifo1~69_q ),
	.cin(gnd),
	.combout(\crt|fifo1~172_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~172 .lut_mask = 16'hDC98;
defparam \crt|fifo1~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \crt|fifo1~76 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~76 .is_wysiwyg = "true";
defparam \crt|fifo1~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \crt|fifo1~83 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~83 .is_wysiwyg = "true";
defparam \crt|fifo1~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \crt|fifo1~173 (
// Equation(s):
// \crt|fifo1~173_combout  = (\crt|fifo1~172_combout  & (((\crt|fifo1~83_q )) # (!\crt|oposf [1]))) # (!\crt|fifo1~172_combout  & (\crt|oposf [1] & (\crt|fifo1~76_q )))

	.dataa(\crt|fifo1~172_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~76_q ),
	.datad(\crt|fifo1~83_q ),
	.cin(gnd),
	.combout(\crt|fifo1~173_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~173 .lut_mask = 16'hEA62;
defparam \crt|fifo1~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y17_N3
dffeas \crt|fifo1~34 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~205_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~34 .is_wysiwyg = "true";
defparam \crt|fifo1~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N29
dffeas \crt|fifo1~48 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~204_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~48 .is_wysiwyg = "true";
defparam \crt|fifo1~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y17_N2
cycloneive_lcell_comb \crt|fifo1~174 (
// Equation(s):
// \crt|fifo1~174_combout  = (\crt|oposf [0] & (\crt|oposf [1])) # (!\crt|oposf [0] & ((\crt|oposf [1] & ((\crt|fifo1~48_q ))) # (!\crt|oposf [1] & (\crt|fifo1~34_q ))))

	.dataa(\crt|oposf [0]),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo1~34_q ),
	.datad(\crt|fifo1~48_q ),
	.cin(gnd),
	.combout(\crt|fifo1~174_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~174 .lut_mask = 16'hDC98;
defparam \crt|fifo1~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y17_N15
dffeas \crt|fifo1~55 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~206_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~55 .is_wysiwyg = "true";
defparam \crt|fifo1~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N1
dffeas \crt|fifo1~41 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~41 .is_wysiwyg = "true";
defparam \crt|fifo1~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N14
cycloneive_lcell_comb \crt|fifo1~175 (
// Equation(s):
// \crt|fifo1~175_combout  = (\crt|fifo1~174_combout  & (((\crt|fifo1~55_q )) # (!\crt|oposf [0]))) # (!\crt|fifo1~174_combout  & (\crt|oposf [0] & ((\crt|fifo1~41_q ))))

	.dataa(\crt|fifo1~174_combout ),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~55_q ),
	.datad(\crt|fifo1~41_q ),
	.cin(gnd),
	.combout(\crt|fifo1~175_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~175 .lut_mask = 16'hE6A2;
defparam \crt|fifo1~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N23
dffeas \crt|fifo1~6 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~209_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~6 .is_wysiwyg = "true";
defparam \crt|fifo1~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \crt|fifo1~13 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~208_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~13 .is_wysiwyg = "true";
defparam \crt|fifo1~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \crt|fifo1~176 (
// Equation(s):
// \crt|fifo1~176_combout  = (\crt|oposf [1] & (\crt|oposf [0])) # (!\crt|oposf [1] & ((\crt|oposf [0] & ((\crt|fifo1~13_q ))) # (!\crt|oposf [0] & (\crt|fifo1~6_q ))))

	.dataa(\crt|oposf [1]),
	.datab(\crt|oposf [0]),
	.datac(\crt|fifo1~6_q ),
	.datad(\crt|fifo1~13_q ),
	.cin(gnd),
	.combout(\crt|fifo1~176_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~176 .lut_mask = 16'hDC98;
defparam \crt|fifo1~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N29
dffeas \crt|fifo1~20 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~207_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~20 .is_wysiwyg = "true";
defparam \crt|fifo1~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \crt|fifo1~27 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo1~210_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo1~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo1~27 .is_wysiwyg = "true";
defparam \crt|fifo1~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \crt|fifo1~177 (
// Equation(s):
// \crt|fifo1~177_combout  = (\crt|fifo1~176_combout  & (((\crt|fifo1~27_q ) # (!\crt|oposf [1])))) # (!\crt|fifo1~176_combout  & (\crt|fifo1~20_q  & ((\crt|oposf [1]))))

	.dataa(\crt|fifo1~176_combout ),
	.datab(\crt|fifo1~20_q ),
	.datac(\crt|fifo1~27_q ),
	.datad(\crt|oposf [1]),
	.cin(gnd),
	.combout(\crt|fifo1~177_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~177 .lut_mask = 16'hE4AA;
defparam \crt|fifo1~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneive_lcell_comb \crt|fifo1~178 (
// Equation(s):
// \crt|fifo1~178_combout  = (\crt|oposf [3] & (((\crt|oposf [2])))) # (!\crt|oposf [3] & ((\crt|oposf [2] & (\crt|fifo1~175_combout )) # (!\crt|oposf [2] & ((\crt|fifo1~177_combout )))))

	.dataa(\crt|fifo1~175_combout ),
	.datab(\crt|oposf [3]),
	.datac(\crt|oposf [2]),
	.datad(\crt|fifo1~177_combout ),
	.cin(gnd),
	.combout(\crt|fifo1~178_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~178 .lut_mask = 16'hE3E0;
defparam \crt|fifo1~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneive_lcell_comb \crt|fifo1~181 (
// Equation(s):
// \crt|fifo1~181_combout  = (\crt|fifo1~178_combout  & ((\crt|fifo1~180_combout ) # ((!\crt|oposf [3])))) # (!\crt|fifo1~178_combout  & (((\crt|fifo1~173_combout  & \crt|oposf [3]))))

	.dataa(\crt|fifo1~180_combout ),
	.datab(\crt|fifo1~173_combout ),
	.datac(\crt|fifo1~178_combout ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo1~181_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo1~181 .lut_mask = 16'hACF0;
defparam \crt|fifo1~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N17
dffeas \crt|fifo0~41 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~187_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~41 .is_wysiwyg = "true";
defparam \crt|fifo0~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N23
dffeas \crt|fifo0~13 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~188_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~13 .is_wysiwyg = "true";
defparam \crt|fifo0~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cycloneive_lcell_comb \crt|fifo0~174 (
// Equation(s):
// \crt|fifo0~174_combout  = (\crt|oposf [2] & ((\crt|fifo0~41_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~13_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~41_q ),
	.datac(\crt|fifo0~13_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~174_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~174 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N31
dffeas \crt|fifo0~97 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~189_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~97 .is_wysiwyg = "true";
defparam \crt|fifo0~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \crt|fifo0~69 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~186_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~69 .is_wysiwyg = "true";
defparam \crt|fifo0~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cycloneive_lcell_comb \crt|fifo0~175 (
// Equation(s):
// \crt|fifo0~175_combout  = (\crt|fifo0~174_combout  & (((\crt|fifo0~97_q )) # (!\crt|oposf [3]))) # (!\crt|fifo0~174_combout  & (\crt|oposf [3] & ((\crt|fifo0~69_q ))))

	.dataa(\crt|fifo0~174_combout ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo0~97_q ),
	.datad(\crt|fifo0~69_q ),
	.cin(gnd),
	.combout(\crt|fifo0~175_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~175 .lut_mask = 16'hE6A2;
defparam \crt|fifo0~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y14_N9
dffeas \crt|fifo0~62 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~191_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~62 .is_wysiwyg = "true";
defparam \crt|fifo0~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y14_N27
dffeas \crt|fifo0~6 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~6 .is_wysiwyg = "true";
defparam \crt|fifo0~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y14_N26
cycloneive_lcell_comb \crt|fifo0~176 (
// Equation(s):
// \crt|fifo0~176_combout  = (\crt|oposf [2] & (((\crt|oposf [3])))) # (!\crt|oposf [2] & ((\crt|oposf [3] & (\crt|fifo0~62_q )) # (!\crt|oposf [3] & ((\crt|fifo0~6_q )))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~62_q ),
	.datac(\crt|fifo0~6_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~176_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~176 .lut_mask = 16'hEE50;
defparam \crt|fifo0~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y14_N17
dffeas \crt|fifo0~34 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~34 .is_wysiwyg = "true";
defparam \crt|fifo0~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y14_N15
dffeas \crt|fifo0~90 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~90 .is_wysiwyg = "true";
defparam \crt|fifo0~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y14_N14
cycloneive_lcell_comb \crt|fifo0~177 (
// Equation(s):
// \crt|fifo0~177_combout  = (\crt|fifo0~176_combout  & (((\crt|fifo0~90_q ) # (!\crt|oposf [2])))) # (!\crt|fifo0~176_combout  & (\crt|fifo0~34_q  & ((\crt|oposf [2]))))

	.dataa(\crt|fifo0~176_combout ),
	.datab(\crt|fifo0~34_q ),
	.datac(\crt|fifo0~90_q ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo0~177_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~177 .lut_mask = 16'hE4AA;
defparam \crt|fifo0~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneive_lcell_comb \crt|fifo0~178 (
// Equation(s):
// \crt|fifo0~178_combout  = (\crt|oposf [1] & (((\crt|oposf [0])))) # (!\crt|oposf [1] & ((\crt|oposf [0] & (\crt|fifo0~175_combout )) # (!\crt|oposf [0] & ((\crt|fifo0~177_combout )))))

	.dataa(\crt|fifo0~175_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|oposf [0]),
	.datad(\crt|fifo0~177_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~178_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~178 .lut_mask = 16'hE3E0;
defparam \crt|fifo0~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \crt|fifo0~55 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~55 .is_wysiwyg = "true";
defparam \crt|fifo0~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y15_N3
dffeas \crt|fifo0~27 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~27 .is_wysiwyg = "true";
defparam \crt|fifo0~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cycloneive_lcell_comb \crt|fifo0~179 (
// Equation(s):
// \crt|fifo0~179_combout  = (\crt|oposf [2] & ((\crt|fifo0~55_q ) # ((\crt|oposf [3])))) # (!\crt|oposf [2] & (((\crt|fifo0~27_q  & !\crt|oposf [3]))))

	.dataa(\crt|oposf [2]),
	.datab(\crt|fifo0~55_q ),
	.datac(\crt|fifo0~27_q ),
	.datad(\crt|oposf [3]),
	.cin(gnd),
	.combout(\crt|fifo0~179_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~179 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N31
dffeas \crt|fifo0~111 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~111 .is_wysiwyg = "true";
defparam \crt|fifo0~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N29
dffeas \crt|fifo0~83 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~83 .is_wysiwyg = "true";
defparam \crt|fifo0~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cycloneive_lcell_comb \crt|fifo0~180 (
// Equation(s):
// \crt|fifo0~180_combout  = (\crt|fifo0~179_combout  & (((\crt|fifo0~111_q )) # (!\crt|oposf [3]))) # (!\crt|fifo0~179_combout  & (\crt|oposf [3] & ((\crt|fifo0~83_q ))))

	.dataa(\crt|fifo0~179_combout ),
	.datab(\crt|oposf [3]),
	.datac(\crt|fifo0~111_q ),
	.datad(\crt|fifo0~83_q ),
	.cin(gnd),
	.combout(\crt|fifo0~180_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~180 .lut_mask = 16'hE6A2;
defparam \crt|fifo0~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \crt|fifo0~104 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~185_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~104 .is_wysiwyg = "true";
defparam \crt|fifo0~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \crt|fifo0~48 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~182_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~48 .is_wysiwyg = "true";
defparam \crt|fifo0~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \crt|fifo0~76 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~183_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~76 .is_wysiwyg = "true";
defparam \crt|fifo0~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N7
dffeas \crt|fifo0~20 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ramd|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|fifo0~184_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|fifo0~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|fifo0~20 .is_wysiwyg = "true";
defparam \crt|fifo0~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \crt|fifo0~172 (
// Equation(s):
// \crt|fifo0~172_combout  = (\crt|oposf [3] & ((\crt|fifo0~76_q ) # ((\crt|oposf [2])))) # (!\crt|oposf [3] & (((\crt|fifo0~20_q  & !\crt|oposf [2]))))

	.dataa(\crt|oposf [3]),
	.datab(\crt|fifo0~76_q ),
	.datac(\crt|fifo0~20_q ),
	.datad(\crt|oposf [2]),
	.cin(gnd),
	.combout(\crt|fifo0~172_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~172 .lut_mask = 16'hAAD8;
defparam \crt|fifo0~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \crt|fifo0~173 (
// Equation(s):
// \crt|fifo0~173_combout  = (\crt|oposf [2] & ((\crt|fifo0~172_combout  & (\crt|fifo0~104_q )) # (!\crt|fifo0~172_combout  & ((\crt|fifo0~48_q ))))) # (!\crt|oposf [2] & (((\crt|fifo0~172_combout ))))

	.dataa(\crt|fifo0~104_q ),
	.datab(\crt|oposf [2]),
	.datac(\crt|fifo0~48_q ),
	.datad(\crt|fifo0~172_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~173_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~173 .lut_mask = 16'hBBC0;
defparam \crt|fifo0~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cycloneive_lcell_comb \crt|fifo0~181 (
// Equation(s):
// \crt|fifo0~181_combout  = (\crt|fifo0~178_combout  & (((\crt|fifo0~180_combout )) # (!\crt|oposf [1]))) # (!\crt|fifo0~178_combout  & (\crt|oposf [1] & ((\crt|fifo0~173_combout ))))

	.dataa(\crt|fifo0~178_combout ),
	.datab(\crt|oposf [1]),
	.datac(\crt|fifo0~180_combout ),
	.datad(\crt|fifo0~173_combout ),
	.cin(gnd),
	.combout(\crt|fifo0~181_combout ),
	.cout());
// synopsys translate_off
defparam \crt|fifo0~181 .lut_mask = 16'hE6A2;
defparam \crt|fifo0~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \crt|Mux3~0 (
// Equation(s):
// \crt|Mux3~0_combout  = (\crt|init3 [6]) # ((\crt|lineff~q  & ((!\crt|fifo0~181_combout ))) # (!\crt|lineff~q  & (!\crt|fifo1~181_combout )))

	.dataa(\crt|fifo1~181_combout ),
	.datab(\crt|fifo0~181_combout ),
	.datac(\crt|lineff~q ),
	.datad(\crt|init3 [6]),
	.cin(gnd),
	.combout(\crt|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|Mux3~0 .lut_mask = 16'hFF35;
defparam \crt|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \crt|ochar~11 (
// Equation(s):
// \crt|ochar~11_combout  = (\crt|ochar~5_combout  & ((\crt|obuf[6]~6_combout  & ((\crt|obuf[7]~4_combout ))) # (!\crt|obuf[6]~6_combout  & (!\crt|Mux3~0_combout  & !\crt|obuf[7]~4_combout ))))

	.dataa(\crt|ochar~5_combout ),
	.datab(\crt|Mux3~0_combout ),
	.datac(\crt|obuf[6]~6_combout ),
	.datad(\crt|obuf[7]~4_combout ),
	.cin(gnd),
	.combout(\crt|ochar~11_combout ),
	.cout());
// synopsys translate_off
defparam \crt|ochar~11 .lut_mask = 16'hA002;
defparam \crt|ochar~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \crt|ochar[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|ochar~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|ochar[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|ochar [6]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|ochar[6] .is_wysiwyg = "true";
defparam \crt|ochar[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cycloneive_ram_block \vid|from|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({\crt|ochar [6],\crt|ochar [5],\crt|ochar [4],\crt|ochar [3],\crt|ochar [2],\crt|ochar [1],\crt|ochar [0],\crt|line[2]~4_combout ,\crt|line[1]~2_combout ,\crt|line[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|from|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./FONT.HEX";
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rk_video:vid|font:from|altsyncram:altsyncram_component|altsyncram_du71:auto_generated|ALTSYNCRAM";
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h000FC7E3F1F8FC7E3F0000402010F8442211000043E150A8542A1500038220103804220E0007C2A150A8542A1100038220103004220E000642A150C84422110007822110F04020100007822110F044221E000442A15070542A1100040100405044221100010080402010081F00038221008040220E0004020100F044221E0004;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h4120507844220F00044221108844221F00038221108844220E0004422110F84422110004422110A85436110006412090482412070004424140C05024110004422190A84C22150004422190A84C221100044220A02028221100040201008040221F00010081F0A8543E040007C20100F040201F000443E0A050281406000043E120904824120007822110F040201F00044221F088441404000482A150E8542A120007C000000000000000000000000000220E00038040201008040E00000020202020200000038100804020100E0007C200807008021F00010080402028221100044220A020282211000282A150A844221100010080A050442211000382211088;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h44221100010080402010081F00038220107040220E0004424140F044221E00034241508844220E0004020100F044221E00038221108844220E0004422130A86422110004422110A85436110007C22100804020100004424140C050241100038221100804020100038080402010080E0004422110F84422110003C221308040220E0004020100F040201F0007C20100F040201F00078120904824121E00038221008040220E0007822110F044221E00044221F0884414040003820170A84C220E00010000401004220E00020080200808080800000001F0007C000000008080808020080200020080C06000180C00030180000030180000070040107844220E00;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h038221107044220E00020100802008021F0003822110F040100700038220100878201F00008041F090280C0200038220103008021F0007C200803004220E0003808040201018040003822190A84C220E0000020080200802000003018000000000000000000000F800000000020080C0600000000000008040F8100800000000815070540800000200802010080808000080808040200802000000000020080C060003424150602814040000C260802008321800000220E050281C1100028141F0507C140A00000000000028140A000100004020100804000000000000000000000000000000000000060484221168580803020303A3F1F874180400000003F1;
defparam \vid|from|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hF800000006030180C06030180C0000000000000000000000000000000000000000000000000000001F8FC7E3F1F8FC7E3F1F8FC7E3F0381C0E071F8FC7E3F1C0E070381F8FC7E3F0000000001C0E070381F8FC7E3F1C0E070380381C0E071C0E070381C0E070381C0E07038000000000060787E0C06030180C040305C3F1F8B8180800000000000000000000000000000000000006030180C060FC3C0C00000000000000000010848180C168FC180C0000000000000000000381C0E071F8FC7E3F0381C0E070381C0E070381C0E071C0E070380381C0E070000000000000000001F8FC7E3F0000000000381C0E070000000001C0E07038000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \crt|exattr~4 (
// Equation(s):
// \crt|exattr~4_combout  = (!\crt|always0~1_combout  & ((\crt|Equal5~2_combout  & ((\crt|attr [4]))) # (!\crt|Equal5~2_combout  & (\crt|exattr [4]))))

	.dataa(\crt|always0~1_combout ),
	.datab(\crt|Equal5~2_combout ),
	.datac(\crt|exattr [4]),
	.datad(\crt|attr [4]),
	.cin(gnd),
	.combout(\crt|exattr~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|exattr~4 .lut_mask = 16'h5410;
defparam \crt|exattr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N19
dffeas \crt|exattr[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|exattr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|chline[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|exattr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|exattr[4] .is_wysiwyg = "true";
defparam \crt|exattr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \crt|exattr~1 (
// Equation(s):
// \crt|exattr~1_combout  = (\crt|Equal5~2_combout  & (\crt|attr [4])) # (!\crt|Equal5~2_combout  & ((\crt|exattr [4])))

	.dataa(\crt|attr [4]),
	.datab(\crt|exattr [4]),
	.datac(gnd),
	.datad(\crt|Equal5~2_combout ),
	.cin(gnd),
	.combout(\crt|exattr~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|exattr~1 .lut_mask = 16'hAACC;
defparam \crt|exattr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N6
cycloneive_lcell_comb \crt|attr~3 (
// Equation(s):
// \crt|attr~3_combout  = (!\crt|always0~1_combout  & ((\crt|always0~5_combout  & (\crt|obuf[4]~8_combout )) # (!\crt|always0~5_combout  & ((\crt|exattr~1_combout )))))

	.dataa(\crt|always0~1_combout ),
	.datab(\crt|obuf[4]~8_combout ),
	.datac(\crt|always0~5_combout ),
	.datad(\crt|exattr~1_combout ),
	.cin(gnd),
	.combout(\crt|attr~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|attr~3 .lut_mask = 16'h4540;
defparam \crt|attr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N7
dffeas \crt|attr[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|attr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|attr[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|attr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|attr[4] .is_wysiwyg = "true";
defparam \crt|attr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N27
dffeas \crt|init2[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init2[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init2[7] .is_wysiwyg = "true";
defparam \crt|init2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \crt|init3[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init3[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init3 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init3[4] .is_wysiwyg = "true";
defparam \crt|init3[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N11
dffeas \crt|init2[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init2[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init2[5] .is_wysiwyg = "true";
defparam \crt|init2[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \crt|init2[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init2[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init2[4] .is_wysiwyg = "true";
defparam \crt|init2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \crt|LessThan0~0 (
// Equation(s):
// \crt|LessThan0~0_combout  = (\crt|chline [2] & (((!\crt|init2 [4] & \crt|chline [1])) # (!\crt|init2 [5]))) # (!\crt|chline [2] & (!\crt|init2 [5] & (!\crt|init2 [4] & \crt|chline [1])))

	.dataa(\crt|chline [2]),
	.datab(\crt|init2 [5]),
	.datac(\crt|init2 [4]),
	.datad(\crt|chline [1]),
	.cin(gnd),
	.combout(\crt|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|LessThan0~0 .lut_mask = 16'h2B22;
defparam \crt|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \crt|init2[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\CPU|odata [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\crt|init2[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|init2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|init2[6] .is_wysiwyg = "true";
defparam \crt|init2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \crt|LessThan0~1 (
// Equation(s):
// \crt|LessThan0~1_combout  = (\crt|LessThan0~0_combout  & ((\crt|chline [3]) # (!\crt|init2 [6]))) # (!\crt|LessThan0~0_combout  & (\crt|chline [3] & !\crt|init2 [6]))

	.dataa(\crt|LessThan0~0_combout ),
	.datab(\crt|chline [3]),
	.datac(\crt|init2 [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\crt|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|LessThan0~1 .lut_mask = 16'h8E8E;
defparam \crt|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \crt|rvv~0 (
// Equation(s):
// \crt|rvv~0_combout  = (!\crt|init3 [4] & ((\crt|chline [4] & (\crt|init2 [7] & !\crt|LessThan0~1_combout )) # (!\crt|chline [4] & ((\crt|init2 [7]) # (!\crt|LessThan0~1_combout )))))

	.dataa(\crt|chline [4]),
	.datab(\crt|init2 [7]),
	.datac(\crt|init3 [4]),
	.datad(\crt|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\crt|rvv~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|rvv~0 .lut_mask = 16'h040D;
defparam \crt|rvv~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneive_lcell_comb \vid|data~5 (
// Equation(s):
// \vid|data~5_combout  = \vid|from|altsyncram_component|auto_generated|q_a [5] $ (\crt|attr [4] $ (((\crt|vcur~combout  & \crt|rvv~0_combout ))))

	.dataa(\crt|vcur~combout ),
	.datab(\vid|from|altsyncram_component|auto_generated|q_a [5]),
	.datac(\crt|attr [4]),
	.datad(\crt|rvv~0_combout ),
	.cin(gnd),
	.combout(\vid|data~5_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data~5 .lut_mask = 16'h963C;
defparam \vid|data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \crt|exattr~3 (
// Equation(s):
// \crt|exattr~3_combout  = (!\crt|always0~1_combout  & ((\crt|Equal5~2_combout  & (\crt|attr [5])) # (!\crt|Equal5~2_combout  & ((\crt|exattr [5])))))

	.dataa(\crt|always0~1_combout ),
	.datab(\crt|attr [5]),
	.datac(\crt|exattr [5]),
	.datad(\crt|Equal5~2_combout ),
	.cin(gnd),
	.combout(\crt|exattr~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|exattr~3 .lut_mask = 16'h4450;
defparam \crt|exattr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \crt|exattr[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|exattr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|chline[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|exattr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|exattr[5] .is_wysiwyg = "true";
defparam \crt|exattr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \crt|exattr~0 (
// Equation(s):
// \crt|exattr~0_combout  = (\crt|Equal5~2_combout  & ((\crt|attr [5]))) # (!\crt|Equal5~2_combout  & (\crt|exattr [5]))

	.dataa(\crt|exattr [5]),
	.datab(\crt|attr [5]),
	.datac(gnd),
	.datad(\crt|Equal5~2_combout ),
	.cin(gnd),
	.combout(\crt|exattr~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|exattr~0 .lut_mask = 16'hCCAA;
defparam \crt|exattr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \crt|attr~0 (
// Equation(s):
// \crt|attr~0_combout  = (!\crt|always0~1_combout  & ((\crt|always0~5_combout  & (\crt|obuf[5]~2_combout )) # (!\crt|always0~5_combout  & ((\crt|exattr~0_combout )))))

	.dataa(\crt|always0~1_combout ),
	.datab(\crt|obuf[5]~2_combout ),
	.datac(\crt|always0~5_combout ),
	.datad(\crt|exattr~0_combout ),
	.cin(gnd),
	.combout(\crt|attr~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|attr~0 .lut_mask = 16'h4540;
defparam \crt|attr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N9
dffeas \crt|attr[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|attr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|attr[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|attr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|attr[5] .is_wysiwyg = "true";
defparam \crt|attr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \crt|lten~1 (
// Equation(s):
// \crt|lten~1_combout  = (\crt|chline [4] & (\crt|init2 [7] & (\crt|chline [3] $ (!\crt|init2 [6])))) # (!\crt|chline [4] & (!\crt|init2 [7] & (\crt|chline [3] $ (!\crt|init2 [6]))))

	.dataa(\crt|chline [4]),
	.datab(\crt|chline [3]),
	.datac(\crt|init2 [7]),
	.datad(\crt|init2 [6]),
	.cin(gnd),
	.combout(\crt|lten~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|lten~1 .lut_mask = 16'h8421;
defparam \crt|lten~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \crt|lten~0 (
// Equation(s):
// \crt|lten~0_combout  = (\crt|chline [2] & (\crt|init2 [5] & (\crt|init2 [4] $ (!\crt|chline [1])))) # (!\crt|chline [2] & (!\crt|init2 [5] & (\crt|init2 [4] $ (!\crt|chline [1]))))

	.dataa(\crt|chline [2]),
	.datab(\crt|init2 [4]),
	.datac(\crt|init2 [5]),
	.datad(\crt|chline [1]),
	.cin(gnd),
	.combout(\crt|lten~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|lten~0 .lut_mask = 16'h8421;
defparam \crt|lten~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \crt|lten~2 (
// Equation(s):
// \crt|lten~2_combout  = (\crt|lten~1_combout  & \crt|lten~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\crt|lten~1_combout ),
	.datad(\crt|lten~0_combout ),
	.cin(gnd),
	.combout(\crt|lten~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|lten~2 .lut_mask = 16'hF000;
defparam \crt|lten~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \crt|lten~3 (
// Equation(s):
// \crt|lten~3_combout  = (\crt|lten~2_combout  & ((\crt|attr [5]) # ((\crt|vcur~combout  & \crt|init3 [4]))))

	.dataa(\crt|vcur~combout ),
	.datab(\crt|attr [5]),
	.datac(\crt|init3 [4]),
	.datad(\crt|lten~2_combout ),
	.cin(gnd),
	.combout(\crt|lten~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|lten~3 .lut_mask = 16'hEC00;
defparam \crt|lten~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \crt|vsp~1 (
// Equation(s):
// \crt|vsp~1_combout  = (\crt|chline [1] & (((\crt|Equal5~1_combout  & \crt|Equal5~0_combout )))) # (!\crt|chline [1] & ((\crt|Equal2~0_combout ) # ((\crt|Equal5~1_combout  & \crt|Equal5~0_combout ))))

	.dataa(\crt|chline [1]),
	.datab(\crt|Equal2~0_combout ),
	.datac(\crt|Equal5~1_combout ),
	.datad(\crt|Equal5~0_combout ),
	.cin(gnd),
	.combout(\crt|vsp~1_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vsp~1 .lut_mask = 16'hF444;
defparam \crt|vsp~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cycloneive_lcell_comb \crt|vspfe~2 (
// Equation(s):
// \crt|vspfe~2_combout  = (!\crt|Equal7~1_combout  & (!\crt|obuf[2]~12_combout  & (!\crt|obuf[3]~10_combout  & \crt|Equal8~0_combout )))

	.dataa(\crt|Equal7~1_combout ),
	.datab(\crt|obuf[2]~12_combout ),
	.datac(\crt|obuf[3]~10_combout ),
	.datad(\crt|Equal8~0_combout ),
	.cin(gnd),
	.combout(\crt|vspfe~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vspfe~2 .lut_mask = 16'h0100;
defparam \crt|vspfe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \crt|vspfe~4 (
// Equation(s):
// \crt|vspfe~4_combout  = (\crt|obuf[1]~14_combout  & ((\crt|always0~4_combout ) # (!\crt|exhrtc~q )))

	.dataa(gnd),
	.datab(\crt|exhrtc~q ),
	.datac(\crt|always0~4_combout ),
	.datad(\crt|obuf[1]~14_combout ),
	.cin(gnd),
	.combout(\crt|vspfe~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vspfe~4 .lut_mask = 16'hF300;
defparam \crt|vspfe~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \crt|vspfe~3 (
// Equation(s):
// \crt|vspfe~3_combout  = (!\crt|always0~1_combout  & ((\crt|vspfe~q ) # ((\crt|vspfe~2_combout  & \crt|vspfe~4_combout ))))

	.dataa(\crt|always0~1_combout ),
	.datab(\crt|vspfe~2_combout ),
	.datac(\crt|vspfe~q ),
	.datad(\crt|vspfe~4_combout ),
	.cin(gnd),
	.combout(\crt|vspfe~3_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vspfe~3 .lut_mask = 16'h5450;
defparam \crt|vspfe~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \crt|vspfe (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|vspfe~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|cce~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|vspfe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \crt|vspfe .is_wysiwyg = "true";
defparam \crt|vspfe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \crt|exattr~5 (
// Equation(s):
// \crt|exattr~5_combout  = (!\crt|always0~1_combout  & ((\crt|Equal5~2_combout  & ((\crt|attr [1]))) # (!\crt|Equal5~2_combout  & (\crt|exattr [1]))))

	.dataa(\crt|always0~1_combout ),
	.datab(\crt|Equal5~2_combout ),
	.datac(\crt|exattr [1]),
	.datad(\crt|attr [1]),
	.cin(gnd),
	.combout(\crt|exattr~5_combout ),
	.cout());
// synopsys translate_off
defparam \crt|exattr~5 .lut_mask = 16'h5410;
defparam \crt|exattr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N27
dffeas \crt|exattr[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|exattr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|chline[0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|exattr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|exattr[1] .is_wysiwyg = "true";
defparam \crt|exattr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \crt|exattr~2 (
// Equation(s):
// \crt|exattr~2_combout  = (\crt|Equal5~2_combout  & ((\crt|attr [1]))) # (!\crt|Equal5~2_combout  & (\crt|exattr [1]))

	.dataa(\crt|exattr [1]),
	.datab(\crt|Equal5~2_combout ),
	.datac(gnd),
	.datad(\crt|attr [1]),
	.cin(gnd),
	.combout(\crt|exattr~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|exattr~2 .lut_mask = 16'hEE22;
defparam \crt|exattr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \crt|attr~4 (
// Equation(s):
// \crt|attr~4_combout  = (!\crt|always0~1_combout  & ((\crt|always0~5_combout  & ((\crt|obuf[1]~14_combout ))) # (!\crt|always0~5_combout  & (\crt|exattr~2_combout ))))

	.dataa(\crt|always0~1_combout ),
	.datab(\crt|exattr~2_combout ),
	.datac(\crt|always0~5_combout ),
	.datad(\crt|obuf[1]~14_combout ),
	.cin(gnd),
	.combout(\crt|attr~4_combout ),
	.cout());
// synopsys translate_off
defparam \crt|attr~4 .lut_mask = 16'h5404;
defparam \crt|attr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \crt|attr[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|attr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|attr[5]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|attr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|attr[1] .is_wysiwyg = "true";
defparam \crt|attr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \crt|frame[4]~11 (
// Equation(s):
// \crt|frame[4]~11_combout  = \crt|frame [4] $ (\crt|frame[3]~9 )

	.dataa(\crt|frame [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\crt|frame[3]~9 ),
	.combout(\crt|frame[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \crt|frame[4]~11 .lut_mask = 16'h5A5A;
defparam \crt|frame[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y17_N13
dffeas \crt|frame[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\crt|frame[4]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\crt|frame[4]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\crt|frame [4]),
	.prn(vcc));
// synopsys translate_off
defparam \crt|frame[4] .is_wysiwyg = "true";
defparam \crt|frame[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \crt|vsp~0 (
// Equation(s):
// \crt|vsp~0_combout  = (\crt|enable~q  & (!\crt|vspfe~q  & ((!\crt|frame [4]) # (!\crt|attr [1]))))

	.dataa(\crt|enable~q ),
	.datab(\crt|vspfe~q ),
	.datac(\crt|attr [1]),
	.datad(\crt|frame [4]),
	.cin(gnd),
	.combout(\crt|vsp~0_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vsp~0 .lut_mask = 16'h0222;
defparam \crt|vsp~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \crt|vsp~2 (
// Equation(s):
// \crt|vsp~2_combout  = (!\crt|Equal7~1_combout  & (\crt|vsp~0_combout  & ((!\crt|init2 [7]) # (!\crt|vsp~1_combout ))))

	.dataa(\crt|Equal7~1_combout ),
	.datab(\crt|vsp~1_combout ),
	.datac(\crt|init2 [7]),
	.datad(\crt|vsp~0_combout ),
	.cin(gnd),
	.combout(\crt|vsp~2_combout ),
	.cout());
// synopsys translate_off
defparam \crt|vsp~2 .lut_mask = 16'h1500;
defparam \crt|vsp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneive_lcell_comb \vid|data[5]~6 (
// Equation(s):
// \vid|data[5]~6_combout  = (\crt|vsp~2_combout  & !\crt|lten~3_combout )

	.dataa(gnd),
	.datab(\crt|vsp~2_combout ),
	.datac(gnd),
	.datad(\crt|lten~3_combout ),
	.cin(gnd),
	.combout(\vid|data[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data[5]~6 .lut_mask = 16'h00CC;
defparam \vid|data[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \vid|data[5]~0 (
// Equation(s):
// \vid|data[5]~0_combout  = (\vid|data[5]~6_combout  & (\vid|data~5_combout )) # (!\vid|data[5]~6_combout  & ((\crt|lten~3_combout )))

	.dataa(\vid|data~5_combout ),
	.datab(\crt|lten~3_combout ),
	.datac(gnd),
	.datad(\vid|data[5]~6_combout ),
	.cin(gnd),
	.combout(\vid|data[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data[5]~0 .lut_mask = 16'hAACC;
defparam \vid|data[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneive_lcell_comb \vid|data~7 (
// Equation(s):
// \vid|data~7_combout  = \crt|attr [4] $ (\vid|from|altsyncram_component|auto_generated|q_a [4] $ (((\crt|vcur~combout  & \crt|rvv~0_combout ))))

	.dataa(\crt|vcur~combout ),
	.datab(\crt|attr [4]),
	.datac(\vid|from|altsyncram_component|auto_generated|q_a [4]),
	.datad(\crt|rvv~0_combout ),
	.cin(gnd),
	.combout(\vid|data~7_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data~7 .lut_mask = 16'h963C;
defparam \vid|data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneive_lcell_comb \vid|data[4]~1 (
// Equation(s):
// \vid|data[4]~1_combout  = (\vid|data[5]~6_combout  & (\vid|data~7_combout )) # (!\vid|data[5]~6_combout  & ((\crt|lten~3_combout )))

	.dataa(\vid|data~7_combout ),
	.datab(\crt|lten~3_combout ),
	.datac(gnd),
	.datad(\vid|data[5]~6_combout ),
	.cin(gnd),
	.combout(\vid|data[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data[4]~1 .lut_mask = 16'hAACC;
defparam \vid|data[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneive_lcell_comb \vid|data~8 (
// Equation(s):
// \vid|data~8_combout  = \vid|from|altsyncram_component|auto_generated|q_a [3] $ (\crt|attr [4] $ (((\crt|vcur~combout  & \crt|rvv~0_combout ))))

	.dataa(\crt|vcur~combout ),
	.datab(\vid|from|altsyncram_component|auto_generated|q_a [3]),
	.datac(\crt|attr [4]),
	.datad(\crt|rvv~0_combout ),
	.cin(gnd),
	.combout(\vid|data~8_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data~8 .lut_mask = 16'h963C;
defparam \vid|data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneive_lcell_comb \vid|data[3]~2 (
// Equation(s):
// \vid|data[3]~2_combout  = (\vid|data[5]~6_combout  & (\vid|data~8_combout )) # (!\vid|data[5]~6_combout  & ((\crt|lten~3_combout )))

	.dataa(\vid|data~8_combout ),
	.datab(\vid|data[5]~6_combout ),
	.datac(gnd),
	.datad(\crt|lten~3_combout ),
	.cin(gnd),
	.combout(\vid|data[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data[3]~2 .lut_mask = 16'hBB88;
defparam \vid|data[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneive_lcell_comb \vid|data~9 (
// Equation(s):
// \vid|data~9_combout  = \vid|from|altsyncram_component|auto_generated|q_a [2] $ (\crt|attr [4] $ (((\crt|vcur~combout  & \crt|rvv~0_combout ))))

	.dataa(\crt|vcur~combout ),
	.datab(\vid|from|altsyncram_component|auto_generated|q_a [2]),
	.datac(\crt|attr [4]),
	.datad(\crt|rvv~0_combout ),
	.cin(gnd),
	.combout(\vid|data~9_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data~9 .lut_mask = 16'h963C;
defparam \vid|data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N30
cycloneive_lcell_comb \vid|data[2]~3 (
// Equation(s):
// \vid|data[2]~3_combout  = (\vid|data[5]~6_combout  & (\vid|data~9_combout )) # (!\vid|data[5]~6_combout  & ((\crt|lten~3_combout )))

	.dataa(\vid|data~9_combout ),
	.datab(\crt|lten~3_combout ),
	.datac(gnd),
	.datad(\vid|data[5]~6_combout ),
	.cin(gnd),
	.combout(\vid|data[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data[2]~3 .lut_mask = 16'hAACC;
defparam \vid|data[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneive_lcell_comb \vid|data~10 (
// Equation(s):
// \vid|data~10_combout  = \vid|from|altsyncram_component|auto_generated|q_a [1] $ (\crt|attr [4] $ (((\crt|vcur~combout  & \crt|rvv~0_combout ))))

	.dataa(\crt|vcur~combout ),
	.datab(\vid|from|altsyncram_component|auto_generated|q_a [1]),
	.datac(\crt|attr [4]),
	.datad(\crt|rvv~0_combout ),
	.cin(gnd),
	.combout(\vid|data~10_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data~10 .lut_mask = 16'h963C;
defparam \vid|data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneive_lcell_comb \vid|data[1]~4 (
// Equation(s):
// \vid|data[1]~4_combout  = (\vid|data[5]~6_combout  & (\vid|data~10_combout )) # (!\vid|data[5]~6_combout  & ((\crt|lten~3_combout )))

	.dataa(\vid|data~10_combout ),
	.datab(\vid|data[5]~6_combout ),
	.datac(gnd),
	.datad(\crt|lten~3_combout ),
	.cin(gnd),
	.combout(\vid|data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data[1]~4 .lut_mask = 16'hBB88;
defparam \vid|data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N20
cycloneive_lcell_comb \vid|d_cnt[2]~4 (
// Equation(s):
// \vid|d_cnt[2]~4_combout  = (\vid|d_cnt [1]) # ((!\vid|d_cnt [2]) # (!\vid|d_cnt [0]))

	.dataa(gnd),
	.datab(\vid|d_cnt [1]),
	.datac(\vid|d_cnt [0]),
	.datad(\vid|d_cnt [2]),
	.cin(gnd),
	.combout(\vid|d_cnt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vid|d_cnt[2]~4 .lut_mask = 16'hCFFF;
defparam \vid|d_cnt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneive_lcell_comb \vid|data~11 (
// Equation(s):
// \vid|data~11_combout  = \vid|from|altsyncram_component|auto_generated|q_a [0] $ (\crt|attr [4] $ (((\crt|rvv~0_combout  & \crt|vcur~combout ))))

	.dataa(\vid|from|altsyncram_component|auto_generated|q_a [0]),
	.datab(\crt|rvv~0_combout ),
	.datac(\crt|attr [4]),
	.datad(\crt|vcur~combout ),
	.cin(gnd),
	.combout(\vid|data~11_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data~11 .lut_mask = 16'h965A;
defparam \vid|data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneive_lcell_comb \vid|data~12 (
// Equation(s):
// \vid|data~12_combout  = (!\vid|d_cnt[2]~4_combout  & ((\crt|lten~3_combout ) # ((\vid|data~11_combout  & \crt|vsp~2_combout ))))

	.dataa(\vid|d_cnt[2]~4_combout ),
	.datab(\crt|lten~3_combout ),
	.datac(\vid|data~11_combout ),
	.datad(\crt|vsp~2_combout ),
	.cin(gnd),
	.combout(\vid|data~12_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data~12 .lut_mask = 16'h5444;
defparam \vid|data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N9
dffeas \vid|data[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|data[0] .is_wysiwyg = "true";
defparam \vid|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N15
dffeas \vid|data[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|data[1]~4_combout ),
	.asdata(\vid|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vid|d_cnt[2]~4_combout ),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|data[1] .is_wysiwyg = "true";
defparam \vid|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N31
dffeas \vid|data[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|data[2]~3_combout ),
	.asdata(\vid|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vid|d_cnt[2]~4_combout ),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|data[2] .is_wysiwyg = "true";
defparam \vid|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N23
dffeas \vid|data[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|data[3]~2_combout ),
	.asdata(\vid|data [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vid|d_cnt[2]~4_combout ),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|data[3] .is_wysiwyg = "true";
defparam \vid|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N5
dffeas \vid|data[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|data[4]~1_combout ),
	.asdata(\vid|data [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vid|d_cnt[2]~4_combout ),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|data[4] .is_wysiwyg = "true";
defparam \vid|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \vid|data[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|data[5]~0_combout ),
	.asdata(\vid|data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vid|d_cnt[2]~4_combout ),
	.ena(\vid|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|data[5] .is_wysiwyg = "true";
defparam \vid|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N0
cycloneive_lcell_comb \vid|data_in~feeder (
// Equation(s):
// \vid|data_in~feeder_combout  = \vid|data [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|data [5]),
	.cin(gnd),
	.combout(\vid|data_in~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid|data_in~feeder .lut_mask = 16'hFF00;
defparam \vid|data_in~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N1
dffeas \vid|data_in (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|data_in~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|data_in~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vid|data_in .is_wysiwyg = "true";
defparam \vid|data_in .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \vid|address_in[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vid|h_cnt [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[0] .is_wysiwyg = "true";
defparam \vid|address_in[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y20_N23
dffeas \vid|address_in[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vid|h_cnt [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[1] .is_wysiwyg = "true";
defparam \vid|address_in[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneive_lcell_comb \vid|address_in[2]~46 (
// Equation(s):
// \vid|address_in[2]~46_combout  = !\vid|h_cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid|h_cnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vid|address_in[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \vid|address_in[2]~46 .lut_mask = 16'h0F0F;
defparam \vid|address_in[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N9
dffeas \vid|address_in[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[2]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[2] .is_wysiwyg = "true";
defparam \vid|address_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N5
dffeas \vid|address_in[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[3] .is_wysiwyg = "true";
defparam \vid|address_in[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N7
dffeas \vid|address_in[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[4] .is_wysiwyg = "true";
defparam \vid|address_in[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N9
dffeas \vid|address_in[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[5] .is_wysiwyg = "true";
defparam \vid|address_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \vid|address_in[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[6] .is_wysiwyg = "true";
defparam \vid|address_in[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N13
dffeas \vid|address_in[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[7] .is_wysiwyg = "true";
defparam \vid|address_in[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N15
dffeas \vid|address_in[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[8]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[8] .is_wysiwyg = "true";
defparam \vid|address_in[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N17
dffeas \vid|address_in[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[9]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[9] .is_wysiwyg = "true";
defparam \vid|address_in[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N19
dffeas \vid|address_in[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[10]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[10] .is_wysiwyg = "true";
defparam \vid|address_in[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N21
dffeas \vid|address_in[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[11]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[11] .is_wysiwyg = "true";
defparam \vid|address_in[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N23
dffeas \vid|address_in[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_in[12]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|address_in[14]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_in [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_in[12] .is_wysiwyg = "true";
defparam \vid|address_in[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneive_lcell_comb \vid|address_out[0]~feeder (
// Equation(s):
// \vid|address_out[0]~feeder_combout  = \vid|pixel_cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|pixel_cnt [0]),
	.cin(gnd),
	.combout(\vid|address_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid|address_out[0]~feeder .lut_mask = 16'hFF00;
defparam \vid|address_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N29
dffeas \vid|address_out[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[0] .is_wysiwyg = "true";
defparam \vid|address_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneive_lcell_comb \vid|address_out[1]~feeder (
// Equation(s):
// \vid|address_out[1]~feeder_combout  = \vid|pixel_cnt [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|pixel_cnt [1]),
	.cin(gnd),
	.combout(\vid|address_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid|address_out[1]~feeder .lut_mask = 16'hFF00;
defparam \vid|address_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N29
dffeas \vid|address_out[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[1] .is_wysiwyg = "true";
defparam \vid|address_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneive_lcell_comb \vid|address_out[2]~feeder (
// Equation(s):
// \vid|address_out[2]~feeder_combout  = \vid|pixel_cnt [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|pixel_cnt [2]),
	.cin(gnd),
	.combout(\vid|address_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid|address_out[2]~feeder .lut_mask = 16'hFF00;
defparam \vid|address_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \vid|address_out[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[2] .is_wysiwyg = "true";
defparam \vid|address_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \vid|address_out[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[3]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[3] .is_wysiwyg = "true";
defparam \vid|address_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N7
dffeas \vid|address_out[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[4]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[4] .is_wysiwyg = "true";
defparam \vid|address_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N9
dffeas \vid|address_out[5] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[5]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[5] .is_wysiwyg = "true";
defparam \vid|address_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \vid|address_out[6] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[6]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[6] .is_wysiwyg = "true";
defparam \vid|address_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \vid|address_out[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[7]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[7] .is_wysiwyg = "true";
defparam \vid|address_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N15
dffeas \vid|address_out[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[8]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[8] .is_wysiwyg = "true";
defparam \vid|address_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N17
dffeas \vid|address_out[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[9]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[9] .is_wysiwyg = "true";
defparam \vid|address_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N19
dffeas \vid|address_out[10] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[10]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[10] .is_wysiwyg = "true";
defparam \vid|address_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N21
dffeas \vid|address_out[11] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[11]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[11] .is_wysiwyg = "true";
defparam \vid|address_out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N23
dffeas \vid|address_out[12] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[12]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[12] .is_wysiwyg = "true";
defparam \vid|address_out[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode297w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X24_Y22_N25
dffeas \vid|address_out[13] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[13]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[13] .is_wysiwyg = "true";
defparam \vid|address_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = \vid|address_out [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|address_out [13]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = \vid|framebuf|altsyncram_component|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b [0]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 16'hFF00;
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode317w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode317w[3]~0_combout  = (!\vid|address_in [15] & (!\vid|address_in [16] & (\vid|address_in [13] & \vid|address_in [14])))

	.dataa(\vid|address_in [15]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [14]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode317w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode317w[3]~0 .lut_mask = 16'h1000;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode317w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode317w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode307w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode307w[3]~0_combout  = (\vid|address_in [14] & (!\vid|address_in [16] & (!\vid|address_in [13] & !\vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode307w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode307w[3]~0 .lut_mask = 16'h0002;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode307w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode307w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X24_Y22_N27
dffeas \vid|address_out[14] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|address_out[14]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vid|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|address_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|address_out[14] .is_wysiwyg = "true";
defparam \vid|address_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout  = \vid|address_out [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|address_out [14]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N25
dffeas \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \vid|framebuf|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout  = \vid|framebuf|altsyncram_component|auto_generated|address_reg_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|address_reg_b [1]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .lut_mask = 16'hFF00;
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode280w[3] (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode280w [3] = (!\vid|address_in [14] & (!\vid|address_in [16] & (!\vid|address_in [13] & !\vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode280w [3]),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode280w[3] .lut_mask = 16'h0001;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode280w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode280w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|mux5|_~2 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|mux5|_~2_combout  = (\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vid|framebuf|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ) # 
// ((\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\vid|framebuf|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0  & 
// !\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a2~PORTBDATAOUT0 ),
	.datab(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a0~PORTBDATAOUT0 ),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|mux5|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|mux5|_~2 .lut_mask = 16'hCCB8;
defparam \vid|framebuf|altsyncram_component|auto_generated|mux5|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N24
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|mux5|_~3 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|mux5|_~3_combout  = (\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vid|framebuf|altsyncram_component|auto_generated|mux5|_~2_combout  & 
// ((\vid|framebuf|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ))) # (!\vid|framebuf|altsyncram_component|auto_generated|mux5|_~2_combout  & (\vid|framebuf|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 )))) # 
// (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\vid|framebuf|altsyncram_component|auto_generated|mux5|_~2_combout ))))

	.dataa(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a1~PORTBDATAOUT0 ),
	.datab(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a3~PORTBDATAOUT0 ),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|mux5|_~2_combout ),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|mux5|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|mux5|_~3 .lut_mask = 16'hF388;
defparam \vid|framebuf|altsyncram_component|auto_generated|mux5|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode337w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode337w[3]~0_combout  = (!\vid|address_in [16] & (\vid|address_in [15] & (!\vid|address_in [14] & \vid|address_in [13])))

	.dataa(\vid|address_in [16]),
	.datab(\vid|address_in [15]),
	.datac(\vid|address_in [14]),
	.datad(\vid|address_in [13]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode337w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode337w[3]~0 .lut_mask = 16'h0400;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode337w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode337w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode357w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode357w[3]~0_combout  = (!\vid|address_in [16] & (\vid|address_in [15] & (\vid|address_in [14] & \vid|address_in [13])))

	.dataa(\vid|address_in [16]),
	.datab(\vid|address_in [15]),
	.datac(\vid|address_in [14]),
	.datad(\vid|address_in [13]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode357w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode357w[3]~0 .lut_mask = 16'h4000;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode357w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode357w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode347w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode347w[3]~0_combout  = (\vid|address_in [14] & (!\vid|address_in [16] & (!\vid|address_in [13] & \vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode347w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode347w[3]~0 .lut_mask = 16'h0200;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode347w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode347w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode327w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode327w[3]~0_combout  = (!\vid|address_in [14] & (!\vid|address_in [16] & (!\vid|address_in [13] & \vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode327w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode327w[3]~0 .lut_mask = 16'h0100;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode327w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode327w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N4
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|mux5|_~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|mux5|_~0_combout  = (\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1] & (\vid|framebuf|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 )) # 
// (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vid|framebuf|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 )))))

	.dataa(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a6~PORTBDATAOUT0 ),
	.datab(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a4~PORTBDATAOUT0 ),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|mux5|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|mux5|_~0 .lut_mask = 16'hEE30;
defparam \vid|framebuf|altsyncram_component|auto_generated|mux5|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|mux5|_~1 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|mux5|_~1_combout  = (\vid|framebuf|altsyncram_component|auto_generated|mux5|_~0_combout  & (((\vid|framebuf|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ) # 
// (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\vid|framebuf|altsyncram_component|auto_generated|mux5|_~0_combout  & (\vid|framebuf|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0  & 
// ((\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a5~PORTBDATAOUT0 ),
	.datab(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a7~PORTBDATAOUT0 ),
	.datac(\vid|framebuf|altsyncram_component|auto_generated|mux5|_~0_combout ),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|mux5|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|mux5|_~1 .lut_mask = 16'hCAF0;
defparam \vid|framebuf|altsyncram_component|auto_generated|mux5|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneive_lcell_comb \tmds|enc0|Add14~0 (
// Equation(s):
// \tmds|enc0|Add14~0_combout  = (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [3] & ((\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\vid|framebuf|altsyncram_component|auto_generated|mux5|_~1_combout ))) 
// # (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [2] & (\vid|framebuf|altsyncram_component|auto_generated|mux5|_~3_combout ))))

	.dataa(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(\vid|framebuf|altsyncram_component|auto_generated|mux5|_~3_combout ),
	.datac(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|mux5|_~1_combout ),
	.cin(gnd),
	.combout(\tmds|enc0|Add14~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add14~0 .lut_mask = 16'h0E04;
defparam \tmds|enc0|Add14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode407w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode407w[3]~0_combout  = (\vid|address_in [14] & (\vid|address_in [16] & (\vid|address_in [13] & !\vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode407w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode407w[3]~0 .lut_mask = 16'h0080;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode407w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode407w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode397w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode397w[3]~0_combout  = (\vid|address_in [14] & (\vid|address_in [16] & (!\vid|address_in [13] & !\vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode397w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode397w[3]~0 .lut_mask = 16'h0008;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode397w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode397w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N18
cycloneive_lcell_comb \tmds|enc0|Add14~1 (
// Equation(s):
// \tmds|enc0|Add14~1_combout  = (\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vid|framebuf|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 )) # (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vid|framebuf|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 )))))

	.dataa(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a11~PORTBDATAOUT0 ),
	.datac(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a10~PORTBDATAOUT0 ),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\tmds|enc0|Add14~1_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add14~1 .lut_mask = 16'h88A0;
defparam \tmds|enc0|Add14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode376w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode376w[3]~0_combout  = (!\vid|address_in [14] & (\vid|address_in [16] & (!\vid|address_in [13] & !\vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode376w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode376w[3]~0 .lut_mask = 16'h0004;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode376w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode376w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode387w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode387w[3]~0_combout  = (!\vid|address_in [14] & (\vid|address_in [16] & (\vid|address_in [13] & !\vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode387w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode387w[3]~0 .lut_mask = 16'h0040;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode387w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode387w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N28
cycloneive_lcell_comb \tmds|enc0|Add14~2 (
// Equation(s):
// \tmds|enc0|Add14~2_combout  = (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vid|framebuf|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ))) # (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vid|framebuf|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ))))

	.dataa(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a8~PORTBDATAOUT0 ),
	.datac(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a9~PORTBDATAOUT0 ),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\tmds|enc0|Add14~2_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add14~2 .lut_mask = 16'h5044;
defparam \tmds|enc0|Add14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N10
cycloneive_lcell_comb \tmds|enc0|Add14~3 (
// Equation(s):
// \tmds|enc0|Add14~3_combout  = (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\tmds|enc0|Add14~1_combout ) # (\tmds|enc0|Add14~2_combout )))

	.dataa(gnd),
	.datab(\tmds|enc0|Add14~1_combout ),
	.datac(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\tmds|enc0|Add14~2_combout ),
	.cin(gnd),
	.combout(\tmds|enc0|Add14~3_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add14~3 .lut_mask = 16'h0F0C;
defparam \tmds|enc0|Add14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode427w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode427w[3]~0_combout  = (!\vid|address_in [14] & (\vid|address_in [16] & (\vid|address_in [13] & \vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode427w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode427w[3]~0 .lut_mask = 16'h4000;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode427w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode427w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N0
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode417w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode417w[3]~0_combout  = (\vid|address_in [15] & (\vid|address_in [16] & (!\vid|address_in [13] & !\vid|address_in [14])))

	.dataa(\vid|address_in [15]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [14]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode417w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode417w[3]~0 .lut_mask = 16'h0008;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode417w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode417w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N2
cycloneive_lcell_comb \tmds|enc0|Add14~5 (
// Equation(s):
// \tmds|enc0|Add14~5_combout  = (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\vid|framebuf|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 )) # (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\vid|framebuf|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 )))))

	.dataa(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a13~PORTBDATAOUT0 ),
	.datab(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a12~PORTBDATAOUT0 ),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\tmds|enc0|Add14~5_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add14~5 .lut_mask = 16'h00B8;
defparam \tmds|enc0|Add14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode437w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode437w[3]~0_combout  = (\vid|address_in [14] & (\vid|address_in [16] & (!\vid|address_in [13] & \vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode437w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode437w[3]~0 .lut_mask = 16'h0800;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode437w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode437w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneive_lcell_comb \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode447w[3]~0 (
// Equation(s):
// \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode447w[3]~0_combout  = (\vid|address_in [14] & (\vid|address_in [16] & (\vid|address_in [13] & \vid|address_in [15])))

	.dataa(\vid|address_in [14]),
	.datab(\vid|address_in [16]),
	.datac(\vid|address_in [13]),
	.datad(\vid|address_in [15]),
	.cin(gnd),
	.combout(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode447w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode447w[3]~0 .lut_mask = 16'h8000;
defparam \vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode447w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cycloneive_ram_block \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\vid|framebuf|altsyncram_component|auto_generated|decode2|w_anode447w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\vid|data_in~q }),
	.portaaddr({\vid|address_in [12],\vid|address_in [11],\vid|address_in [10],\vid|address_in [9],\vid|address_in [8],\vid|address_in [7],\vid|address_in [6],\vid|address_in [5],\vid|address_in [4],\vid|address_in [3],\vid|address_in [2],\vid|address_in [1],\vid|address_in [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\vid|address_out [12],\vid|address_out [11],\vid|address_out [10],\vid|address_out [9],\vid|address_out [8],\vid|address_out [7],\vid|address_out [6],\vid|address_out [5],\vid|address_out [4],\vid|address_out [3],\vid|address_out [2],\vid|address_out [1],\vid|address_out [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rk_video:vid|rambuffer:framebuf|altsyncram:altsyncram_component|altsyncram_p6g2:auto_generated|ALTSYNCRAM";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 131072;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 1;
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \vid|framebuf|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N12
cycloneive_lcell_comb \tmds|enc0|Add14~4 (
// Equation(s):
// \tmds|enc0|Add14~4_combout  = (\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\vid|framebuf|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ))) # (!\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0] & (\vid|framebuf|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ))))

	.dataa(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a14~PORTBDATAOUT0 ),
	.datab(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\vid|framebuf|altsyncram_component|auto_generated|ram_block1a15~PORTBDATAOUT0 ),
	.datad(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\tmds|enc0|Add14~4_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add14~4 .lut_mask = 16'hE200;
defparam \tmds|enc0|Add14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N20
cycloneive_lcell_comb \tmds|enc0|Add14~6 (
// Equation(s):
// \tmds|enc0|Add14~6_combout  = (\tmds|enc0|Add14~3_combout ) # ((\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\tmds|enc0|Add14~5_combout ) # (\tmds|enc0|Add14~4_combout ))))

	.dataa(\tmds|enc0|Add14~3_combout ),
	.datab(\tmds|enc0|Add14~5_combout ),
	.datac(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(\tmds|enc0|Add14~4_combout ),
	.cin(gnd),
	.combout(\tmds|enc0|Add14~6_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add14~6 .lut_mask = 16'hFAEA;
defparam \tmds|enc0|Add14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneive_lcell_comb \tmds|enc0|Add14~7 (
// Equation(s):
// \tmds|enc0|Add14~7_combout  = (!\vid|vgasync|inDisplayArea~2_combout  & ((\tmds|enc0|Add14~0_combout ) # ((\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [3] & \tmds|enc0|Add14~6_combout ))))

	.dataa(\vid|framebuf|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(\tmds|enc0|Add14~0_combout ),
	.datac(\tmds|enc0|Add14~6_combout ),
	.datad(\vid|vgasync|inDisplayArea~2_combout ),
	.cin(gnd),
	.combout(\tmds|enc0|Add14~7_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add14~7 .lut_mask = 16'h00EC;
defparam \tmds|enc0|Add14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N26
cycloneive_lcell_comb \tmds|enc0|Add14~8 (
// Equation(s):
// \tmds|enc0|Add14~8_combout  = (\tmds|enc0|Add14~7_combout ) # (\tmds|enc0|dc_bias [3])

	.dataa(\tmds|enc0|Add14~7_combout ),
	.datab(gnd),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|enc0|Add14~8_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add14~8 .lut_mask = 16'hFAFA;
defparam \tmds|enc0|Add14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N10
cycloneive_lcell_comb \tmds|enc0|Add16~0 (
// Equation(s):
// \tmds|enc0|Add16~0_combout  = (\tmds|enc0|Add14~7_combout  & (\tmds|enc0|dc_bias [0] $ (VCC))) # (!\tmds|enc0|Add14~7_combout  & ((\tmds|enc0|dc_bias [0]) # (GND)))
// \tmds|enc0|Add16~1  = CARRY((\tmds|enc0|dc_bias [0]) # (!\tmds|enc0|Add14~7_combout ))

	.dataa(\tmds|enc0|Add14~7_combout ),
	.datab(\tmds|enc0|dc_bias [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tmds|enc0|Add16~0_combout ),
	.cout(\tmds|enc0|Add16~1 ));
// synopsys translate_off
defparam \tmds|enc0|Add16~0 .lut_mask = 16'h66DD;
defparam \tmds|enc0|Add16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N20
cycloneive_lcell_comb \tmds|enc0|Add16~11 (
// Equation(s):
// \tmds|enc0|Add16~11_combout  = (\tmds|enc0|dc_bias [3] & ((\tmds|enc0|Add16~0_combout ))) # (!\tmds|enc0|dc_bias [3] & (\tmds|enc0|dc_bias [0]))

	.dataa(gnd),
	.datab(\tmds|enc0|dc_bias [0]),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(\tmds|enc0|Add16~0_combout ),
	.cin(gnd),
	.combout(\tmds|enc0|Add16~11_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add16~11 .lut_mask = 16'hFC0C;
defparam \tmds|enc0|Add16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N2
cycloneive_lcell_comb \tmds|enc0|dc_bias[0]~4 (
// Equation(s):
// \tmds|enc0|dc_bias[0]~4_combout  = (\tmds|enc0|Add14~8_combout  & (\tmds|enc0|Add16~11_combout  $ (VCC))) # (!\tmds|enc0|Add14~8_combout  & (\tmds|enc0|Add16~11_combout  & VCC))
// \tmds|enc0|dc_bias[0]~5  = CARRY((\tmds|enc0|Add14~8_combout  & \tmds|enc0|Add16~11_combout ))

	.dataa(\tmds|enc0|Add14~8_combout ),
	.datab(\tmds|enc0|Add16~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tmds|enc0|dc_bias[0]~4_combout ),
	.cout(\tmds|enc0|dc_bias[0]~5 ));
// synopsys translate_off
defparam \tmds|enc0|dc_bias[0]~4 .lut_mask = 16'h6688;
defparam \tmds|enc0|dc_bias[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y24_N3
dffeas \tmds|enc0|dc_bias[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc0|dc_bias[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|vgasync|inDisplayArea~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc0|dc_bias [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc0|dc_bias[0] .is_wysiwyg = "true";
defparam \tmds|enc0|dc_bias[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N12
cycloneive_lcell_comb \tmds|enc0|Add16~2 (
// Equation(s):
// \tmds|enc0|Add16~2_combout  = (\tmds|enc0|dc_bias [1] & (\tmds|enc0|Add16~1  & VCC)) # (!\tmds|enc0|dc_bias [1] & (!\tmds|enc0|Add16~1 ))
// \tmds|enc0|Add16~3  = CARRY((!\tmds|enc0|dc_bias [1] & !\tmds|enc0|Add16~1 ))

	.dataa(gnd),
	.datab(\tmds|enc0|dc_bias [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tmds|enc0|Add16~1 ),
	.combout(\tmds|enc0|Add16~2_combout ),
	.cout(\tmds|enc0|Add16~3 ));
// synopsys translate_off
defparam \tmds|enc0|Add16~2 .lut_mask = 16'hC303;
defparam \tmds|enc0|Add16~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N24
cycloneive_lcell_comb \tmds|enc0|Add16~10 (
// Equation(s):
// \tmds|enc0|Add16~10_combout  = (\tmds|enc0|dc_bias [3] & ((\tmds|enc0|Add16~2_combout ))) # (!\tmds|enc0|dc_bias [3] & (\tmds|enc0|dc_bias [1]))

	.dataa(gnd),
	.datab(\tmds|enc0|dc_bias [1]),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(\tmds|enc0|Add16~2_combout ),
	.cin(gnd),
	.combout(\tmds|enc0|Add16~10_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add16~10 .lut_mask = 16'hFC0C;
defparam \tmds|enc0|Add16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N4
cycloneive_lcell_comb \tmds|enc0|dc_bias[1]~6 (
// Equation(s):
// \tmds|enc0|dc_bias[1]~6_combout  = (\tmds|enc0|Add16~10_combout  & (!\tmds|enc0|dc_bias[0]~5 )) # (!\tmds|enc0|Add16~10_combout  & ((\tmds|enc0|dc_bias[0]~5 ) # (GND)))
// \tmds|enc0|dc_bias[1]~7  = CARRY((!\tmds|enc0|dc_bias[0]~5 ) # (!\tmds|enc0|Add16~10_combout ))

	.dataa(gnd),
	.datab(\tmds|enc0|Add16~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tmds|enc0|dc_bias[0]~5 ),
	.combout(\tmds|enc0|dc_bias[1]~6_combout ),
	.cout(\tmds|enc0|dc_bias[1]~7 ));
// synopsys translate_off
defparam \tmds|enc0|dc_bias[1]~6 .lut_mask = 16'h3C3F;
defparam \tmds|enc0|dc_bias[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N5
dffeas \tmds|enc0|dc_bias[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc0|dc_bias[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|vgasync|inDisplayArea~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc0|dc_bias [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc0|dc_bias[1] .is_wysiwyg = "true";
defparam \tmds|enc0|dc_bias[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N14
cycloneive_lcell_comb \tmds|enc0|Add16~4 (
// Equation(s):
// \tmds|enc0|Add16~4_combout  = (\tmds|enc0|dc_bias [2] & (\tmds|enc0|Add16~3  $ (GND))) # (!\tmds|enc0|dc_bias [2] & (!\tmds|enc0|Add16~3  & VCC))
// \tmds|enc0|Add16~5  = CARRY((\tmds|enc0|dc_bias [2] & !\tmds|enc0|Add16~3 ))

	.dataa(\tmds|enc0|dc_bias [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\tmds|enc0|Add16~3 ),
	.combout(\tmds|enc0|Add16~4_combout ),
	.cout(\tmds|enc0|Add16~5 ));
// synopsys translate_off
defparam \tmds|enc0|Add16~4 .lut_mask = 16'hA50A;
defparam \tmds|enc0|Add16~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N22
cycloneive_lcell_comb \tmds|enc0|Add16~9 (
// Equation(s):
// \tmds|enc0|Add16~9_combout  = (\tmds|enc0|dc_bias [3] & (\tmds|enc0|Add16~4_combout )) # (!\tmds|enc0|dc_bias [3] & ((\tmds|enc0|dc_bias [2])))

	.dataa(gnd),
	.datab(\tmds|enc0|Add16~4_combout ),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(\tmds|enc0|dc_bias [2]),
	.cin(gnd),
	.combout(\tmds|enc0|Add16~9_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add16~9 .lut_mask = 16'hCFC0;
defparam \tmds|enc0|Add16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N6
cycloneive_lcell_comb \tmds|enc0|dc_bias[2]~8 (
// Equation(s):
// \tmds|enc0|dc_bias[2]~8_combout  = ((\tmds|enc0|Add16~9_combout  $ (\tmds|enc0|dc_bias [3] $ (\tmds|enc0|dc_bias[1]~7 )))) # (GND)
// \tmds|enc0|dc_bias[2]~9  = CARRY((\tmds|enc0|Add16~9_combout  & ((!\tmds|enc0|dc_bias[1]~7 ) # (!\tmds|enc0|dc_bias [3]))) # (!\tmds|enc0|Add16~9_combout  & (!\tmds|enc0|dc_bias [3] & !\tmds|enc0|dc_bias[1]~7 )))

	.dataa(\tmds|enc0|Add16~9_combout ),
	.datab(\tmds|enc0|dc_bias [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tmds|enc0|dc_bias[1]~7 ),
	.combout(\tmds|enc0|dc_bias[2]~8_combout ),
	.cout(\tmds|enc0|dc_bias[2]~9 ));
// synopsys translate_off
defparam \tmds|enc0|dc_bias[2]~8 .lut_mask = 16'h962B;
defparam \tmds|enc0|dc_bias[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N7
dffeas \tmds|enc0|dc_bias[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc0|dc_bias[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|vgasync|inDisplayArea~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc0|dc_bias [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc0|dc_bias[2] .is_wysiwyg = "true";
defparam \tmds|enc0|dc_bias[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N16
cycloneive_lcell_comb \tmds|enc0|Add16~6 (
// Equation(s):
// \tmds|enc0|Add16~6_combout  = \tmds|enc0|dc_bias [3] $ (\tmds|enc0|Add16~5 )

	.dataa(gnd),
	.datab(\tmds|enc0|dc_bias [3]),
	.datac(gnd),
	.datad(gnd),
	.cin(\tmds|enc0|Add16~5 ),
	.combout(\tmds|enc0|Add16~6_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add16~6 .lut_mask = 16'h3C3C;
defparam \tmds|enc0|Add16~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N28
cycloneive_lcell_comb \tmds|enc0|Add16~8 (
// Equation(s):
// \tmds|enc0|Add16~8_combout  = (\tmds|enc0|dc_bias [3] & \tmds|enc0|Add16~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(\tmds|enc0|Add16~6_combout ),
	.cin(gnd),
	.combout(\tmds|enc0|Add16~8_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Add16~8 .lut_mask = 16'hF000;
defparam \tmds|enc0|Add16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N8
cycloneive_lcell_comb \tmds|enc0|dc_bias[3]~10 (
// Equation(s):
// \tmds|enc0|dc_bias[3]~10_combout  = \tmds|enc0|dc_bias [3] $ (\tmds|enc0|dc_bias[2]~9  $ (!\tmds|enc0|Add16~8_combout ))

	.dataa(gnd),
	.datab(\tmds|enc0|dc_bias [3]),
	.datac(gnd),
	.datad(\tmds|enc0|Add16~8_combout ),
	.cin(\tmds|enc0|dc_bias[2]~9 ),
	.combout(\tmds|enc0|dc_bias[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|dc_bias[3]~10 .lut_mask = 16'h3CC3;
defparam \tmds|enc0|dc_bias[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y24_N9
dffeas \tmds|enc0|dc_bias[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc0|dc_bias[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vid|vgasync|inDisplayArea~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc0|dc_bias [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc0|dc_bias[3] .is_wysiwyg = "true";
defparam \tmds|enc0|dc_bias[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N18
cycloneive_lcell_comb \tmds|enc0|O_ENCODED~1 (
// Equation(s):
// \tmds|enc0|O_ENCODED~1_combout  = (\vid|vgasync|inDisplayArea~2_combout  & (\vid|vgasync|vga_HS~q )) # (!\vid|vgasync|inDisplayArea~2_combout  & ((\tmds|enc0|dc_bias [3])))

	.dataa(\vid|vgasync|vga_HS~q ),
	.datab(\vid|vgasync|inDisplayArea~2_combout ),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|enc0|O_ENCODED~1_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|O_ENCODED~1 .lut_mask = 16'hB8B8;
defparam \tmds|enc0|O_ENCODED~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N19
dffeas \tmds|enc0|O_ENCODED[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc0|O_ENCODED~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc0|O_ENCODED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc0|O_ENCODED[1] .is_wysiwyg = "true";
defparam \tmds|enc0|O_ENCODED[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N10
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0] = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] $ (((VCC) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] = CARRY(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] $ 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.cout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .lut_mask = 16'h5599;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N12
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0] = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] & 
// (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1] $ (((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ) # (VCC))))) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]) # ((GND))))
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] = CARRY((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1] $ 
// (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )) # (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0]),
	.cout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0]));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 .lut_mask = 16'h5A6F;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N14
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_2 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0] = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] & 
// (((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2] & VCC)))) # (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] & 
// (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2] $ (((VCC) # (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))))
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0] = CARRY((!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] & 
// (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  $ (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]))))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0]),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0]),
	.cout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0]));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_2 .lut_mask = 16'hC309;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N24
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout  & 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )) # (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout  & 
// (((!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout  & \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0]))))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0]),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1 .lut_mask = 16'h5530;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y24_N25
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N16
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0]),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0 .lut_mask = 16'hF0F0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N26
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0] & 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout  & !\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0]),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2 .lut_mask = 16'h0022;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y24_N27
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N28
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout  = (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1] & \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2])))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0 .lut_mask = 16'h0400;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y24_N6
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0] & 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout  & !\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0 .lut_mask = 16'h0022;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y24_N7
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N26
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder .lut_mask = 16'hF0F0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N27
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N18
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder .lut_mask = 16'hFF00;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N19
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N22
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .lut_mask = 16'hF0F0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N23
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N9
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[0] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N20
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder .lut_mask = 16'hFF00;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N21
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N28
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [2]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder .lut_mask = 16'hFF00;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N29
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N8
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0] & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0] & 
// (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2] $ (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2])))) # (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0] & 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0] & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2] $ (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2]))))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0 .lut_mask = 16'h8421;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N18
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder .lut_mask = 16'hFF00;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N19
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N22
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder .lut_mask = 16'hFF00;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N23
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N29
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe5a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[1] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N28
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [1] $ 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1])))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe7a [1]),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3 .lut_mask = 16'hA00A;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N30
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder .lut_mask = 16'hF0F0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N31
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N10
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder .lut_mask = 16'hFF00;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N11
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N12
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder .lut_mask = 16'hFF00;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N13
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N16
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [2]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder .lut_mask = 16'hFF00;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N17
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N14
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder .lut_mask = 16'hF0F0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y24_N15
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y24_N5
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[0] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y24_N4
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0] & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0] & 
// (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2] $ (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2])))) # (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0] & 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0] & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2] $ (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]))))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2]),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1 .lut_mask = 16'h8421;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N10
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder .lut_mask = 16'hFF00;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N11
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N8
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder .lut_mask = 16'hFF00;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y24_N9
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y24_N25
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe6a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[1] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N24
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout  = (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [1] $ 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1])))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe8a [1]),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2 .lut_mask = 16'h5005;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N4
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout  & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout ) # 
// ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout  & \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout )))) # (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout  & 
// (((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout  & \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ))))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout ),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4 .lut_mask = 16'hF888;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N5
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11 (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11 .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N26
cycloneive_lcell_comb \vid|vgasync|vga_VS~0 (
// Equation(s):
// \vid|vgasync|vga_VS~0_combout  = (\vid|vgasync|CounterY [5]) # (((!\vid|vgasync|CounterY [0] & !\vid|vgasync|CounterY [1])) # (!\vid|vgasync|CounterY [3]))

	.dataa(\vid|vgasync|CounterY [0]),
	.datab(\vid|vgasync|CounterY [5]),
	.datac(\vid|vgasync|CounterY [1]),
	.datad(\vid|vgasync|CounterY [3]),
	.cin(gnd),
	.combout(\vid|vgasync|vga_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|vga_VS~0 .lut_mask = 16'hCDFF;
defparam \vid|vgasync|vga_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N2
cycloneive_lcell_comb \vid|vgasync|vga_VS~1 (
// Equation(s):
// \vid|vgasync|vga_VS~1_combout  = (!\vid|vgasync|vga_VS~0_combout  & \vid|vgasync|Equal1~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid|vgasync|vga_VS~0_combout ),
	.datad(\vid|vgasync|Equal1~1_combout ),
	.cin(gnd),
	.combout(\vid|vgasync|vga_VS~1_combout ),
	.cout());
// synopsys translate_off
defparam \vid|vgasync|vga_VS~1 .lut_mask = 16'h0F00;
defparam \vid|vgasync|vga_VS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y25_N3
dffeas \vid|vgasync|vga_VS (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\vid|vgasync|vga_VS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vid|vgasync|vga_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vid|vgasync|vga_VS .is_wysiwyg = "true";
defparam \vid|vgasync|vga_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N4
cycloneive_lcell_comb \tmds|enc0|O_ENCODED~4 (
// Equation(s):
// \tmds|enc0|O_ENCODED~4_combout  = (\vid|vgasync|inDisplayArea~2_combout  & (\vid|vgasync|vga_HS~q  $ (((!\vid|vgasync|vga_VS~q ))))) # (!\vid|vgasync|inDisplayArea~2_combout  & (((\tmds|enc0|dc_bias [3]))))

	.dataa(\vid|vgasync|vga_HS~q ),
	.datab(\vid|vgasync|inDisplayArea~2_combout ),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(\vid|vgasync|vga_VS~q ),
	.cin(gnd),
	.combout(\tmds|enc0|O_ENCODED~4_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|O_ENCODED~4 .lut_mask = 16'hB874;
defparam \tmds|enc0|O_ENCODED~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N5
dffeas \tmds|enc0|O_ENCODED[9] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc0|O_ENCODED~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc0|O_ENCODED [9]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc0|O_ENCODED[9] .is_wysiwyg = "true";
defparam \tmds|enc0|O_ENCODED[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N30
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout  = (\tmds|enc0|O_ENCODED [9] & \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q )

	.dataa(gnd),
	.datab(\tmds|enc0|O_ENCODED [9]),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4 .lut_mask = 16'hC0C0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N31
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[4] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N30
cycloneive_lcell_comb \tmds|enc0|Equal1~0 (
// Equation(s):
// \tmds|enc0|Equal1~0_combout  = (!\tmds|enc0|dc_bias [2] & (!\tmds|enc0|dc_bias [1] & (!\tmds|enc0|dc_bias [3] & !\tmds|enc0|dc_bias [0])))

	.dataa(\tmds|enc0|dc_bias [2]),
	.datab(\tmds|enc0|dc_bias [1]),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(\tmds|enc0|dc_bias [0]),
	.cin(gnd),
	.combout(\tmds|enc0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|Equal1~0 .lut_mask = 16'h0001;
defparam \tmds|enc0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N14
cycloneive_lcell_comb \tmds|enc0|O_ENCODED~3 (
// Equation(s):
// \tmds|enc0|O_ENCODED~3_combout  = \tmds|enc0|Add14~7_combout  $ (\tmds|enc0|dc_bias [3])

	.dataa(gnd),
	.datab(\tmds|enc0|Add14~7_combout ),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|enc0|O_ENCODED~3_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|O_ENCODED~3 .lut_mask = 16'h3C3C;
defparam \tmds|enc0|O_ENCODED~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N8
cycloneive_lcell_comb \tmds|enc0|O_ENCODED[7]~0 (
// Equation(s):
// \tmds|enc0|O_ENCODED[7]~0_combout  = (\tmds|enc0|Equal1~0_combout  & (\tmds|enc0|Add14~7_combout )) # (!\tmds|enc0|Equal1~0_combout  & ((\tmds|enc0|O_ENCODED~3_combout )))

	.dataa(\tmds|enc0|Equal1~0_combout ),
	.datab(\tmds|enc0|Add14~7_combout ),
	.datac(gnd),
	.datad(\tmds|enc0|O_ENCODED~3_combout ),
	.cin(gnd),
	.combout(\tmds|enc0|O_ENCODED[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|O_ENCODED[7]~0 .lut_mask = 16'hDD88;
defparam \tmds|enc0|O_ENCODED[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N9
dffeas \tmds|enc0|O_ENCODED[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc0|O_ENCODED[7]~0_combout ),
	.asdata(\vid|vgasync|vga_HS~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\vid|vgasync|inDisplayArea~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc0|O_ENCODED [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc0|O_ENCODED[7] .is_wysiwyg = "true";
defparam \tmds|enc0|O_ENCODED[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N2
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|enc0|O_ENCODED [7]))) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [4]))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [4]),
	.datab(\tmds|enc0|O_ENCODED [7]),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 .lut_mask = 16'hCACA;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N3
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N12
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|enc0|O_ENCODED [1])) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3])))

	.dataa(gnd),
	.datab(\tmds|enc0|O_ENCODED [1]),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 .lut_mask = 16'hCFC0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N13
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N0
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|enc0|O_ENCODED [1]))) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]),
	.datab(\tmds|enc0|O_ENCODED [1]),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 .lut_mask = 16'hCACA;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N1
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N26
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|enc0|O_ENCODED [1])) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1])))

	.dataa(gnd),
	.datab(\tmds|enc0|O_ENCODED [1]),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 .lut_mask = 16'hCFC0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N27
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N10
cycloneive_lcell_comb \tmds|enc0|O_ENCODED~2 (
// Equation(s):
// \tmds|enc0|O_ENCODED~2_combout  = (\vid|vgasync|inDisplayArea~2_combout  & (!\vid|vgasync|vga_HS~q )) # (!\vid|vgasync|inDisplayArea~2_combout  & ((\tmds|enc0|dc_bias [3])))

	.dataa(\vid|vgasync|vga_HS~q ),
	.datab(\vid|vgasync|inDisplayArea~2_combout ),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|enc0|O_ENCODED~2_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|O_ENCODED~2 .lut_mask = 16'h7474;
defparam \tmds|enc0|O_ENCODED~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N11
dffeas \tmds|enc0|O_ENCODED[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc0|O_ENCODED~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc0|O_ENCODED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc0|O_ENCODED[2] .is_wysiwyg = "true";
defparam \tmds|enc0|O_ENCODED[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N22
cycloneive_lcell_comb \tmds|enc0|O_ENCODED~5 (
// Equation(s):
// \tmds|enc0|O_ENCODED~5_combout  = (!\vid|vgasync|vga_HS~q ) # (!\vid|vgasync|inDisplayArea~2_combout )

	.dataa(gnd),
	.datab(\vid|vgasync|inDisplayArea~2_combout ),
	.datac(\vid|vgasync|vga_HS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|enc0|O_ENCODED~5_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc0|O_ENCODED~5 .lut_mask = 16'h3F3F;
defparam \tmds|enc0|O_ENCODED~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N23
dffeas \tmds|enc0|O_ENCODED[8] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc0|O_ENCODED~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc0|O_ENCODED [8]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc0|O_ENCODED[8] .is_wysiwyg = "true";
defparam \tmds|enc0|O_ENCODED[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N20
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & \tmds|enc0|O_ENCODED [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\tmds|enc0|O_ENCODED [8]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4 .lut_mask = 16'hF000;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N21
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[4] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N28
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|enc0|O_ENCODED [2])) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [4])))

	.dataa(\tmds|enc0|O_ENCODED [2]),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [4]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 .lut_mask = 16'hAFA0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N29
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N16
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|enc0|O_ENCODED [2])) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3])))

	.dataa(\tmds|enc0|O_ENCODED [2]),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 .lut_mask = 16'hAFA0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N17
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N6
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|enc0|O_ENCODED [2])) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2])))

	.dataa(\tmds|enc0|O_ENCODED [2]),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 .lut_mask = 16'hAFA0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N7
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N24
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|enc0|O_ENCODED [1]))) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1]))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1]),
	.datab(\tmds|enc0|O_ENCODED [1]),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 .lut_mask = 16'hCACA;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y25_N25
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X20_Y34_N18
cycloneive_ddio_out \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 (
	.datainlo(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [0]),
	.datainhi(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [0]),
	.clkhi(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clklo(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.muxsel(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .async_mode = "none";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .power_up = "low";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .sync_mode = "none";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X20_Y34_N20
cycloneive_pseudo_diff_out \HDMI_D0~output_pseudo_diff (
	.i(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.o(\HDMI_D0~output_pseudo_diff_o ),
	.obar(\HDMI_D0~output_pseudo_diffoutn ));

// Location: LCCOMB_X11_Y24_N12
cycloneive_lcell_comb \tmds|enc1|O_ENCODED~0 (
// Equation(s):
// \tmds|enc1|O_ENCODED~0_combout  = (!\vid|vgasync|inDisplayArea~2_combout  & \tmds|enc0|dc_bias [3])

	.dataa(\vid|vgasync|inDisplayArea~2_combout ),
	.datab(gnd),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|enc1|O_ENCODED~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc1|O_ENCODED~0 .lut_mask = 16'h5050;
defparam \tmds|enc1|O_ENCODED~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y24_N28
cycloneive_lcell_comb \tmds|enc1|O_ENCODED[1]~feeder (
// Equation(s):
// \tmds|enc1|O_ENCODED[1]~feeder_combout  = \tmds|enc1|O_ENCODED~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|enc1|O_ENCODED~0_combout ),
	.cin(gnd),
	.combout(\tmds|enc1|O_ENCODED[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc1|O_ENCODED[1]~feeder .lut_mask = 16'hFF00;
defparam \tmds|enc1|O_ENCODED[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X7_Y24_N29
dffeas \tmds|enc1|O_ENCODED[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc1|O_ENCODED[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc1|O_ENCODED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc1|O_ENCODED[1] .is_wysiwyg = "true";
defparam \tmds|enc1|O_ENCODED[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N2
cycloneive_lcell_comb \tmds|enc1|O_ENCODED~2 (
// Equation(s):
// \tmds|enc1|O_ENCODED~2_combout  = (!\vid|vgasync|inDisplayArea~2_combout  & \tmds|enc0|O_ENCODED[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vid|vgasync|inDisplayArea~2_combout ),
	.datad(\tmds|enc0|O_ENCODED[7]~0_combout ),
	.cin(gnd),
	.combout(\tmds|enc1|O_ENCODED~2_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc1|O_ENCODED~2 .lut_mask = 16'h0F00;
defparam \tmds|enc1|O_ENCODED~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N3
dffeas \tmds|enc1|O_ENCODED[7] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc1|O_ENCODED~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc1|O_ENCODED [7]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc1|O_ENCODED[7] .is_wysiwyg = "true";
defparam \tmds|enc1|O_ENCODED[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N16
cycloneive_lcell_comb \tmds|enc1|O_ENCODED~1 (
// Equation(s):
// \tmds|enc1|O_ENCODED~1_combout  = (\vid|vgasync|inDisplayArea~2_combout ) # (\tmds|enc0|dc_bias [3])

	.dataa(\vid|vgasync|inDisplayArea~2_combout ),
	.datab(gnd),
	.datac(\tmds|enc0|dc_bias [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|enc1|O_ENCODED~1_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|enc1|O_ENCODED~1 .lut_mask = 16'hFAFA;
defparam \tmds|enc1|O_ENCODED~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N17
dffeas \tmds|enc1|O_ENCODED[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\tmds|enc1|O_ENCODED~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|enc1|O_ENCODED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|enc1|O_ENCODED[2] .is_wysiwyg = "true";
defparam \tmds|enc1|O_ENCODED[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N24
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4_combout  = (\tmds|enc1|O_ENCODED [2] & \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\tmds|enc1|O_ENCODED [2]),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4 .lut_mask = 16'hF000;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N25
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[4] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N10
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|enc1|O_ENCODED [7])) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [4])))

	.dataa(gnd),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(\tmds|enc1|O_ENCODED [7]),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [4]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3 .lut_mask = 16'hF3C0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N11
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[3] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N6
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|enc1|O_ENCODED [1]))) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [3]))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [3]),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(gnd),
	.datad(\tmds|enc1|O_ENCODED [1]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2 .lut_mask = 16'hEE22;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N7
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[2] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N26
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|enc1|O_ENCODED [1]))) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [2]))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [2]),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(gnd),
	.datad(\tmds|enc1|O_ENCODED [1]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1 .lut_mask = 16'hEE22;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N27
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[1] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N0
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|enc1|O_ENCODED [1])) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [1])))

	.dataa(gnd),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(\tmds|enc1|O_ENCODED [1]),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [1]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0 .lut_mask = 16'hF3C0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N1
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[0] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N22
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4]~feeder .lut_mask = 16'hF0F0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N23
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N28
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|enc1|O_ENCODED [2]))) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [4]))

	.dataa(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [4]),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(\tmds|enc1|O_ENCODED [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3 .lut_mask = 16'hE2E2;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N29
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[3] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[3] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N18
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|enc1|O_ENCODED [2])) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [3])))

	.dataa(gnd),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(\tmds|enc1|O_ENCODED [2]),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [3]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2 .lut_mask = 16'hF3C0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y24_N19
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[2] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[2] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y24_N20
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|enc1|O_ENCODED [2])) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [2])))

	.dataa(gnd),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datac(\tmds|enc1|O_ENCODED [2]),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [2]),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1 .lut_mask = 16'hF3C0;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N28
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1]~feeder (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1]~feeder_combout  = \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~1_combout ),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N29
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y24_N30
cycloneive_lcell_comb \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0 (
// Equation(s):
// \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0_combout  = (\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\tmds|enc1|O_ENCODED [1])) # 
// (!\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [1])))

	.dataa(\tmds|enc1|O_ENCODED [1]),
	.datab(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [1]),
	.datac(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0 .lut_mask = 16'hACAC;
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y24_N31
dffeas \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[0] (
	.clk(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[0] .is_wysiwyg = "true";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X1_Y34_N11
cycloneive_ddio_out \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 (
	.datainlo(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [0]),
	.datainhi(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [0]),
	.clkhi(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clklo(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.muxsel(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [1]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .async_mode = "none";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .power_up = "low";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .sync_mode = "none";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_1 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y23_N18
cycloneive_ddio_out \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_2 (
	.datainlo(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg15|shift_reg [0]),
	.datainhi(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|shift_reg14|shift_reg [0]),
	.clkhi(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clklo(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.muxsel(\clock|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [2]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_2 .async_mode = "none";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_2 .power_up = "low";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_2 .sync_mode = "none";
defparam \tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_2 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X0_Y23_N20
cycloneive_pseudo_diff_out \HDMI_D2~output_pseudo_diff (
	.i(\tmds|serializer_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [2]),
	.o(\HDMI_D2~output_pseudo_diff_o ),
	.obar(\HDMI_D2~output_pseudo_diffoutn ));

// Location: CLKCTRL_PLL2E0
cycloneive_clkctrl \clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_HDMI_CLK_7e_output_pseudo_diff (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_HDMI_CLK_7e_output_pseudo_diff_outclk ));
// synopsys translate_off
defparam \clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_HDMI_CLK_7e_output_pseudo_diff .clock_type = "external clock output";
defparam \clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_HDMI_CLK_7e_output_pseudo_diff .ena_register_mode = "double register";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X45_Y34_N6
cycloneive_pseudo_diff_out \HDMI_CLK~output_pseudo_diff (
	.i(\clock|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_HDMI_CLK_7e_output_pseudo_diff_outclk ),
	.o(\HDMI_CLK~output_pseudo_diff_o ),
	.obar(\HDMI_CLK~output_pseudo_diffoutn ));

// Location: IOIBUF_X38_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ[8]~input (
	.i(SDRAM_DQ[8]),
	.ibar(gnd),
	.o(\SDRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[8]~input .bus_hold = "false";
defparam \SDRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
cycloneive_io_ibuf \SDRAM_DQ[9]~input (
	.i(SDRAM_DQ[9]),
	.ibar(gnd),
	.o(\SDRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[9]~input .bus_hold = "false";
defparam \SDRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ[10]~input (
	.i(SDRAM_DQ[10]),
	.ibar(gnd),
	.o(\SDRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[10]~input .bus_hold = "false";
defparam \SDRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ[11]~input (
	.i(SDRAM_DQ[11]),
	.ibar(gnd),
	.o(\SDRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[11]~input .bus_hold = "false";
defparam \SDRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \SDRAM_DQ[12]~input (
	.i(SDRAM_DQ[12]),
	.ibar(gnd),
	.o(\SDRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[12]~input .bus_hold = "false";
defparam \SDRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ[13]~input (
	.i(SDRAM_DQ[13]),
	.ibar(gnd),
	.o(\SDRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[13]~input .bus_hold = "false";
defparam \SDRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \SDRAM_DQ[14]~input (
	.i(SDRAM_DQ[14]),
	.ibar(gnd),
	.o(\SDRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[14]~input .bus_hold = "false";
defparam \SDRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N22
cycloneive_io_ibuf \SDRAM_DQ[15]~input (
	.i(SDRAM_DQ[15]),
	.ibar(gnd),
	.o(\SDRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SDRAM_DQ[15]~input .bus_hold = "false";
defparam \SDRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
