/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [19:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  reg [7:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [25:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [5:0] celloutsig_0_44z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_51z;
  wire celloutsig_0_54z;
  wire [7:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = ~(celloutsig_0_1z[5] & in_data[61]);
  assign celloutsig_0_12z = ~(in_data[44] & celloutsig_0_0z[2]);
  assign celloutsig_0_14z = ~(celloutsig_0_5z & celloutsig_0_13z[2]);
  assign celloutsig_0_22z = ~(celloutsig_0_5z & celloutsig_0_3z[1]);
  assign celloutsig_0_4z = !(celloutsig_0_1z[2] ? celloutsig_0_1z[6] : celloutsig_0_2z[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_5z | celloutsig_1_5z);
  assign celloutsig_0_16z = ~((_00_ | celloutsig_0_4z) & (celloutsig_0_12z | celloutsig_0_12z));
  reg [2:0] _09_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _09_ <= 3'h0;
    else _09_ <= { celloutsig_0_3z[0], celloutsig_0_6z, celloutsig_0_4z };
  assign { _01_[2], _00_, _01_[0] } = _09_;
  assign celloutsig_1_19z = in_data[142:140] / { 1'h1, celloutsig_1_18z, celloutsig_1_9z };
  assign celloutsig_1_1z = in_data[135:133] == { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_48z = { celloutsig_0_17z[13:12], celloutsig_0_32z } === { celloutsig_0_18z, celloutsig_0_47z, celloutsig_0_41z };
  assign celloutsig_0_28z = celloutsig_0_19z === { celloutsig_0_9z[5:1], celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_10z };
  assign celloutsig_0_32z = in_data[89:86] >= celloutsig_0_23z[4:1];
  assign celloutsig_0_41z = { celloutsig_0_33z[10], celloutsig_0_13z } >= celloutsig_0_19z[4:0];
  assign celloutsig_0_10z = { celloutsig_0_3z[6:2], celloutsig_0_6z, celloutsig_0_6z } >= in_data[79:73];
  assign celloutsig_0_21z = { celloutsig_0_11z[4:2], celloutsig_0_9z, celloutsig_0_12z } >= celloutsig_0_11z[13:4];
  assign celloutsig_1_3z = { celloutsig_1_2z[8], celloutsig_1_1z, celloutsig_1_1z } < { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_47z = celloutsig_0_21z & ~(celloutsig_0_3z[5]);
  assign celloutsig_1_5z = in_data[169] & ~(celloutsig_1_3z);
  assign celloutsig_0_25z = celloutsig_0_13z[3] & ~(celloutsig_0_14z);
  assign celloutsig_0_44z = { celloutsig_0_35z[5:1], celloutsig_0_37z } % { 1'h1, celloutsig_0_13z, celloutsig_0_10z };
  assign celloutsig_0_13z = celloutsig_0_2z % { 1'h1, in_data[42:40] };
  assign celloutsig_0_17z = { celloutsig_0_1z[11:5], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_5z } % { 1'h1, celloutsig_0_1z[2:0], celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_3z = celloutsig_0_1z[9:0] * in_data[50:41];
  assign celloutsig_0_2z = celloutsig_0_0z * celloutsig_0_1z[5:2];
  assign celloutsig_0_34z = celloutsig_0_20z[12:7] | { celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_29z };
  assign celloutsig_0_35z = celloutsig_0_24z[10:1] | celloutsig_0_33z[22:13];
  assign celloutsig_0_55z = { celloutsig_0_18z, celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_47z } | { celloutsig_0_6z, _01_[2], _00_, _01_[0], celloutsig_0_0z };
  assign celloutsig_0_29z = { celloutsig_0_24z[2], celloutsig_0_25z, celloutsig_0_4z } | { celloutsig_0_11z[1:0], celloutsig_0_10z };
  assign celloutsig_1_6z = & in_data[167:162];
  assign celloutsig_0_8z = & { _00_, _01_[2], _01_[0] };
  assign celloutsig_0_18z = & { celloutsig_0_14z, celloutsig_0_11z[8:0] };
  assign celloutsig_0_26z = & { celloutsig_0_14z, celloutsig_0_3z[1:0] };
  assign celloutsig_0_42z = | { celloutsig_0_24z[8:7], celloutsig_0_8z };
  assign celloutsig_1_9z = | celloutsig_1_8z[3:0];
  assign celloutsig_0_5z = in_data[49] & celloutsig_0_2z[1];
  assign celloutsig_1_0z = in_data[179] & in_data[125];
  assign celloutsig_0_27z = celloutsig_0_9z[5] & celloutsig_0_18z;
  assign celloutsig_0_33z = { celloutsig_0_24z[11:1], celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_13z } >> { celloutsig_0_17z[10:4], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_27z };
  assign celloutsig_1_8z = in_data[117:113] >> { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_11z = { in_data[30:16], celloutsig_0_4z, celloutsig_0_8z, _01_[2], _00_, _01_[0] } >> { celloutsig_0_3z[9:1], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[47:35] << in_data[89:77];
  assign celloutsig_0_23z = { celloutsig_0_9z, celloutsig_0_8z } >> celloutsig_0_3z[8:2];
  assign celloutsig_0_51z = { celloutsig_0_24z[10:0], celloutsig_0_44z } <<< { celloutsig_0_24z[6:1], celloutsig_0_47z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_34z, celloutsig_0_41z };
  assign celloutsig_1_2z = { in_data[108:100], celloutsig_1_1z } <<< in_data[154:145];
  assign celloutsig_0_0z = in_data[10:7] ^ in_data[75:72];
  assign celloutsig_0_9z = { celloutsig_0_2z[2], celloutsig_0_8z, celloutsig_0_5z, _01_[2], _00_, _01_[0] } ^ celloutsig_0_3z[9:4];
  assign celloutsig_0_20z = { in_data[22:12], celloutsig_0_18z, celloutsig_0_6z } ^ { celloutsig_0_5z, celloutsig_0_5z, _01_[2], _00_, _01_[0], celloutsig_0_19z };
  assign celloutsig_0_24z = { celloutsig_0_20z[11:8], celloutsig_0_10z, celloutsig_0_0z, _01_[2], _00_, _01_[0] } ^ { celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_37z = ~((celloutsig_0_2z[3] & celloutsig_0_13z[3]) | celloutsig_0_23z[4]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_19z = 8'h00;
    else if (!clkin_data[96]) celloutsig_0_19z = { celloutsig_0_1z[8:7], celloutsig_0_9z };
  assign celloutsig_0_54z = ~((celloutsig_0_51z[3] & celloutsig_0_48z) | (celloutsig_0_42z & celloutsig_0_48z));
  assign celloutsig_0_31z = ~((celloutsig_0_4z & celloutsig_0_0z[0]) | (celloutsig_0_3z[2] & celloutsig_0_1z[3]));
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
