==27654== Cachegrind, a cache and branch-prediction profiler
==27654== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27654== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27654== Command: ./mser .
==27654== 
--27654-- warning: L3 cache found, using its data for the LL simulation.
--27654-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27654-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27654== 
==27654== Process terminating with default action of signal 15 (SIGTERM)
==27654==    at 0x10CB68: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27654==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27654== 
==27654== I   refs:      2,092,541,068
==27654== I1  misses:            1,206
==27654== LLi misses:            1,202
==27654== I1  miss rate:          0.00%
==27654== LLi miss rate:          0.00%
==27654== 
==27654== D   refs:        851,982,598  (576,448,218 rd   + 275,534,380 wr)
==27654== D1  misses:        1,746,548  (    581,023 rd   +   1,165,525 wr)
==27654== LLd misses:        1,255,637  (    171,125 rd   +   1,084,512 wr)
==27654== D1  miss rate:           0.2% (        0.1%     +         0.4%  )
==27654== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27654== 
==27654== LL refs:           1,747,754  (    582,229 rd   +   1,165,525 wr)
==27654== LL misses:         1,256,839  (    172,327 rd   +   1,084,512 wr)
==27654== LL miss rate:            0.0% (        0.0%     +         0.4%  )
