INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Julia/Desktop/SR/Projekty/testowy_maszyna_stanowa/testowy_maszyna_stanowa.srcs/sources_1/new/load_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module read4file
INFO: [VRFC 10-311] analyzing module write2file
INFO: [VRFC 10-311] analyzing module tb_uart
