
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.231441                       # Number of seconds simulated
sim_ticks                                231440820500                       # Number of ticks simulated
final_tick                               231440820500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 832965                       # Simulator instruction rate (inst/s)
host_op_rate                                   954555                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1800510580                       # Simulator tick rate (ticks/s)
host_mem_usage                                 641756                       # Number of bytes of host memory used
host_seconds                                   128.55                       # Real time elapsed on the host
sim_insts                                   107070773                       # Number of instructions simulated
sim_ops                                     122700151                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          292128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          957664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1249792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       292128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        292128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       805984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          805984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             9129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            29927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               39056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         25187                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              25187                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1262215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4137835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5400050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1262215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1262215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3482463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3482463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3482463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1262215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4137835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              8882513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       39056                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      25187                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39056                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    25187                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2378176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  121408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1215936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1249792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               805984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1897                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6159                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3996                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3874                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  231440742500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 39056                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                25187                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        19364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    185.551746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.262839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.997271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11097     57.31%     57.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5208     26.90%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          624      3.22%     87.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          359      1.85%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          290      1.50%     90.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          221      1.14%     91.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          183      0.95%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          168      0.87%     93.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1214      6.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        19364                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.084481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.748048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.204137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            764     70.16%     70.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           272     24.98%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            24      2.20%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           11      1.01%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            2      0.18%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.18%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.09%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.09%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.09%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.18%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      0.28%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            2      0.18%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.18%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1089                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.446281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.419044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.962107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              321     29.48%     29.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.83%     30.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              711     65.29%     95.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               48      4.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1089                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4003532750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4700264000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  185795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    107740.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               126490.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        10.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19112                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   17677                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    3602583.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 82081440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 43615935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               165940740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               61167960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10058583600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3027160560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            562822560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     21217375050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     16750622400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      34185721380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            86159643405                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            372.275052                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         223326473000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1111483000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4279656000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 133175752750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  43621521250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2723166750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  46529240750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 56213220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 29870445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                99374520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               38006820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6783781680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1969912590                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            358686720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     15138857430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11325117600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      40608358800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            76413698025                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            330.165171                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         226173864000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    695444500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2884818000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 163482760250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  29492601750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1686047250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  33199148750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    231440820500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        462881641                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   107070773                       # Number of instructions committed
system.cpu.committedOps                     122700151                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             110930775                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     6902175                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     14582795                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    110930775                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           169733328                       # number of times the integer registers were read
system.cpu.num_int_register_writes           80178274                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            409318722                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            68848069                       # number of times the CC registers were written
system.cpu.num_mem_refs                      24783461                       # number of memory refs
system.cpu.num_load_insts                    13281071                       # Number of load instructions
system.cpu.num_store_insts                   11502390                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  462881641                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          20832360                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  97539575     78.38%     78.38% # Class of executed instruction
system.cpu.op_class::IntMult                  2100437      1.69%     80.07% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.07% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc              24612      0.02%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::MemRead                 13281071     10.67%     90.76% # Class of executed instruction
system.cpu.op_class::MemWrite                11502374      9.24%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  124448085                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            819408                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.999659                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22572935                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            819440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.546782                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           8133500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.999659                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          94388940                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         94388940                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     11604256                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11604256                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10870245                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10870245                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        49217                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        49217                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        49217                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        49217                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22474501                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22474501                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22474501                       # number of overall hits
system.cpu.dcache.overall_hits::total        22474501                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       637415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        637415                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       182025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       182025                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       819440                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         819440                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       819440                       # number of overall misses
system.cpu.dcache.overall_misses::total        819440                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10621826000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10621826000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5381000500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5381000500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  16002826500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16002826500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  16002826500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16002826500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     12241671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12241671                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11052270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11052270                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        49217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        49217                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        49217                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        49217                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     23293941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23293941                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     23293941                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23293941                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.052069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052069                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.016469                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016469                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.035178                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035178                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.035178                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035178                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16663.909698                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16663.909698                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 29561.876116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29561.876116                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19528.978937                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19528.978937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19528.978937                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19528.978937                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       370743                       # number of writebacks
system.cpu.dcache.writebacks::total            370743                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       637415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       637415                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       182025                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       182025                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       819440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       819440                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       819440                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       819440                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9984411000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9984411000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5198975500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5198975500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  15183386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15183386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  15183386500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15183386500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.052069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.052069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.016469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.035178                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035178                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.035178                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035178                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15663.909698                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15663.909698                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28561.876116                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28561.876116                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18528.978937                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18528.978937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18528.978937                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18528.978937                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           7046920                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.997191                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           100515869                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           7046984                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.263672                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          80849500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.997191                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         114609837                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        114609837                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    100515869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       100515869                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     100515869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        100515869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    100515869                       # number of overall hits
system.cpu.icache.overall_hits::total       100515869                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      7046984                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7046984                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      7046984                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7046984                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      7046984                       # number of overall misses
system.cpu.icache.overall_misses::total       7046984                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  92535931500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  92535931500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  92535931500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  92535931500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  92535931500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  92535931500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    107562853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    107562853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    107562853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    107562853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    107562853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    107562853                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.065515                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065515                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.065515                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065515                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.065515                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065515                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13131.281623                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13131.281623                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13131.281623                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13131.281623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13131.281623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13131.281623                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      7046920                       # number of writebacks
system.cpu.icache.writebacks::total           7046920                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      7046984                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7046984                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      7046984                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7046984                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      7046984                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7046984                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  85488947500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  85488947500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  85488947500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  85488947500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  85488947500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  85488947500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.065515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.065515                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065515                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.065515                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065515                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12131.281623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12131.281623                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12131.281623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12131.281623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12131.281623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12131.281623                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     39300                       # number of replacements
system.l2.tags.tagsinuse                   511.938174                       # Cycle average of tags in use
system.l2.tags.total_refs                    15677179                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39812                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    393.780242                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 102568000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        8.352260                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        263.992104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        239.593811                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.016313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.515610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.467957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999879                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          293                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 251513316                       # Number of tag accesses
system.l2.tags.data_accesses                251513316                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       370743                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           370743                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      7037230                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7037230                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             169116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                169116                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         7037855                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            7037855                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         620397                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            620397                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               7037855                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                789513                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7827368                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              7037855                       # number of overall hits
system.l2.overall_hits::cpu.data               789513                       # number of overall hits
system.l2.overall_hits::total                 7827368                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            12909                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               12909                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          9129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9129                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17018                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17018                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                9129                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               29927                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39056                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               9129                       # number of overall misses
system.l2.overall_misses::cpu.data              29927                       # number of overall misses
system.l2.overall_misses::total                 39056                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   3150220000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3150220000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1009444000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1009444000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   2510010000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2510010000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1009444000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5660230000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6669674000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1009444000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5660230000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6669674000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       370743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       370743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      7037230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7037230                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         182025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            182025                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      7046984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7046984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       637415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        637415                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           7046984                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            819440                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7866424                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          7046984                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           819440                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7866424                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.070919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.070919                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.001295                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001295                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.026698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026698                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.001295                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.036521                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004965                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.001295                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.036521                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004965                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 244032.845302                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 244032.845302                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 110575.528535                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 110575.528535                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 147491.479610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 147491.479610                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 110575.528535                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 189134.560765                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 170772.070873                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 110575.528535                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 189134.560765                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 170772.070873                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                25187                       # number of writebacks
system.l2.writebacks::total                     25187                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          103                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           103                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        12909                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          12909                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         9129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9129                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17018                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17018                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           9129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          29927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39056                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          9129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         29927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39056                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3021130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3021130000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    918154000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    918154000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2339830000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2339830000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    918154000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   5360960000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6279114000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    918154000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   5360960000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6279114000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.070919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.070919                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001295                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001295                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.026698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026698                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.001295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.036521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004965                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.001295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.036521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004965                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 234032.845302                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 234032.845302                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 100575.528535                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 100575.528535                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 137491.479610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 137491.479610                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 100575.528535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 179134.560765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 160772.070873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 100575.528535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 179134.560765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 160772.070873                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         77599                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        38543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26147                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        25187                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13356                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12909                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12909                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26147                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       116655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 116655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2055776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2055776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39056                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39056    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39056                       # Request fanout histogram
system.membus.reqLayer0.occupancy           129981500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          130928000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     15732752                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      7866329                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        15658                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            860                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          860                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 231440820500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7684399                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       395930                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7046920                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          462778                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           182025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          182025                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7046984                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       637415                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     21140888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2458288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23599176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    451004928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     38085856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              489090784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           39300                       # Total snoops (count)
system.tol2bus.snoopTraffic                    805984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7905724                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002089                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045663                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7889205     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16519      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7905724                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11575207500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7046984000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         819440000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
