# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/belgau/Documents/DMPRO/rosetta/build/bitfile_synth/bitfile_synth.srcs/sources_1/bd/procsys/ip/procsys_auto_pc_4/procsys_auto_pc_4.xci
# IP: The module: 'procsys_auto_pc_4' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/belgau/Documents/DMPRO/rosetta/build/bitfile_synth/bitfile_synth.srcs/sources_1/bd/procsys/ip/procsys_auto_pc_4/procsys_auto_pc_4_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'procsys_auto_pc_4'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst]

# IP: /home/belgau/Documents/DMPRO/rosetta/build/bitfile_synth/bitfile_synth.srcs/sources_1/bd/procsys/ip/procsys_auto_pc_4/procsys_auto_pc_4.xci
# IP: The module: 'procsys_auto_pc_4' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/belgau/Documents/DMPRO/rosetta/build/bitfile_synth/bitfile_synth.srcs/sources_1/bd/procsys/ip/procsys_auto_pc_4/procsys_auto_pc_4_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'procsys_auto_pc_4'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]
