<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 18. ISCA 1991</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/isca/isca91">18. ISCA 1991:
Toronto, Canada</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/isca/isca91">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/isca/isca91">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/isca/isca91">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/isca/isca91">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/isca/index.html">back to ISCA</a></p>


<ul>
<li id="DeMaraM91"><a href="http://dblp.dagstuhl.de/pers/hc/d/DeMara:Ronald_F=">Ronald F. DeMara</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moldovan:Dan_I=">Dan I. Moldovan</a>:<br /><b>The SNAP-1 Parallel AI Prototype.</b> 2-11<br /><small><a href="http://doi.acm.org/10.1145/115952.115954"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DeMaraM91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DeMaraM91.xml">XML</a></small></small></li>
<li id="TanRA91"><a href="http://dblp.dagstuhl.de/pers/hc/t/Tan:Wei_Siong">Wei Siong Tan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Russ:H=">H. Russ</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Alford:Cecil_O=">Cecil O. Alford</a>:<br /><b>GT-EP: A Novel High-Performance Real-Time Architecture.</b> 13-21<br /><small><a href="http://doi.acm.org/10.1145/115952.115955"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/TanRA91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/TanRA91.xml">XML</a></small></small></li>
<li id="HiguchiFHTNK91"><a href="http://dblp.dagstuhl.de/pers/hc/h/Higuchi:Tetsuya">Tetsuya Higuchi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Furuya:Tatsumi">Tatsumi Furuya</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Handa:Ken=ichi">Ken'ichi Handa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Takahashi:Naoto">Naoto Takahashi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nishiyama:Hiroyasu">Hiroyasu Nishiyama</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kokubu:Akio">Akio Kokubu</a>:<br /><b>IXM2: A Parallel Associative Processor.</b> 22-31<br /><small><a href="http://doi.acm.org/10.1145/115952.115956"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HiguchiFHTNK91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HiguchiFHTNK91.xml">XML</a></small></small></li>
<li id="KaeliE91"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kaeli:David_R=">David R. Kaeli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emma:Philip_G=">Philip G. Emma</a>:<br /><b>Branch History Table Prediction of Moving Target Branches due to Subroutine Returns.</b> 34-42<br /><small><a href="http://doi.acm.org/10.1145/115952.115957"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KaeliE91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KaeliE91.xml">XML</a></small></small></li>
<li id="KlaiberL91"><a href="http://dblp.dagstuhl.de/pers/hc/k/Klaiber:Alexander_C=">Alexander C. Klaiber</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Levy:Henry_M=">Henry M. Levy</a>:<br /><b>An Architecture for Software-Controlled Data Prefetching.</b> 43-53<br /><small><a href="http://doi.acm.org/10.1145/115952.115958"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KlaiberL91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KlaiberL91.xml">XML</a></small></small></li>
<li id="FuP91"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fu:John_W=_C=">John W. C. Fu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Janak_H=">Janak H. Patel</a>:<br /><b>Data Prefetching in Multiprocessor Vector Cache Memories.</b> 54-63<br /><small><a href="http://doi.acm.org/10.1145/115952.115959"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FuP91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FuP91.xml">XML</a></small></small></li>
<li id="Harper91"><a href="http://dblp.dagstuhl.de/pers/hc/h/Harper_III:David_T=">David T. Harper III</a>:<br /><b>Reducing Memory Contention in Shared Memory Multiprocessors.</b> 66-73<br /><small><a href="http://doi.acm.org/10.1145/115952.115960"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Harper91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Harper91.xml">XML</a></small></small></li>
<li id="Rau91"><a href="http://dblp.dagstuhl.de/pers/hc/r/Rau:B=_Ramakrishna">B. Ramakrishna Rau</a>:<br /><b>Pseudo-Randomly Interleaved Memory.</b> 74-83<br /><small><a href="http://doi.acm.org/10.1145/115952.115961"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Rau91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Rau91.xml">XML</a></small></small></li>
<li id="LiP91"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Kai">Kai Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Petersen:Karin">Karin Petersen</a>:<br /><b>Evaluation of Memory System Extensions.</b> 84-93<br /><small><a href="http://doi.acm.org/10.1145/115952.115962"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LiP91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LiP91.xml">XML</a></small></small></li>
<li id="Dowd91"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dowd:Patrick_W=">Patrick W. Dowd</a>:<br /><b>High Performance Interprocessor Communication through Optical Wavelength Division Multiple Access Channels.</b> 96-105<br /><small><a href="http://doi.acm.org/10.1145/115952.115963"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Dowd91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Dowd91.xml">XML</a></small></small></li>
<li id="LandinHH91"><a href="http://dblp.dagstuhl.de/pers/hc/l/Landin:Anders">Anders Landin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hagersten:Erik">Erik Hagersten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Haridi:Seif">Seif Haridi</a>:<br /><b>Race-Free Interconnection Networks and Multiprocessor Consistency.</b> 106-115<br /><small><a href="http://doi.acm.org/10.1145/115952.115964"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LandinHH91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LandinHH91.xml">XML</a></small></small></li>
<li id="LinN91"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Xiaola">Xiaola Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Ni:Lionel_M=">Lionel M. Ni</a>:<br /><b>Deadlock-Free Multicast Wormhole Routing in Multicomputer Networks.</b> 116-125<br /><small><a href="http://doi.acm.org/10.1145/115952.115965"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/LinN91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/LinN91.xml">XML</a></small></small></li>
<li id="FarrensP91"><a href="http://dblp.dagstuhl.de/pers/hc/f/Farrens:Matthew_K=">Matthew K. Farrens</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Park:Arvin">Arvin Park</a>:<br /><b>Dynamic Base Register Caching: A Technique for Reducing Address Bus Width.</b> 128-137<br /><small><a href="http://doi.acm.org/10.1145/115952.115966"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FarrensP91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FarrensP91.xml">XML</a></small></small></li>
<li id="OlukotunMB91"><a href="http://dblp.dagstuhl.de/pers/hc/o/Olukotun:Kunle">Kunle Olukotun</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mudge:Trevor_N=">Trevor N. Mudge</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brown:Richard_B=">Richard B. Brown</a>:<br /><b>Implementing a Cache for a High-Performance GaAs Microprocessor.</b> 138-147<br /><small><a href="http://doi.acm.org/10.1145/115952.115967"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/OlukotunMB91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/OlukotunMB91.xml">XML</a></small></small></li>
<li id="KurianHCM91"><a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hulina:Paul_T=">Paul T. Hulina</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Coraor:Lee_D=">Lee D. Coraor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mannai:Dhamir_N=">Dhamir N. Mannai</a>:<br /><b>Classification and Performance Evaluation of Instruction Buffering Techniques.</b> 150-159<br /><small><a href="http://doi.acm.org/10.1145/115952.115968"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KurianHCM91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KurianHCM91.xml">XML</a></small></small></li>
<li id="NakajimaNNYGNSKK91"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nakajima:Masaitsu">Masaitsu Nakajima</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakano:Hiraku">Hiraku Nakano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakakura:Yasuhiro">Yasuhiro Nakakura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yoshida:Tadahiro">Tadahiro Yoshida</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goi:Yoshiyuki">Yoshiyuki Goi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nakai:Yuji">Yuji Nakai</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Segawa:Reiji">Reiji Segawa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kishida:Takeshi">Takeshi Kishida</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kadota:Hiroshi">Hiroshi Kadota</a>:<br /><b>OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications.</b> 160-168<br /><small><a href="http://doi.acm.org/10.1145/115952.115969"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/NakajimaNNYGNSKK91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/NakajimaNNYGNSKK91.xml">XML</a></small></small></li>
<li id="VajapeyamSH91"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vajapeyam:Sriram">Sriram Vajapeyam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sohi:Gurindar_S=">Gurindar S. Sohi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hsu:Wei=Chung">Wei-Chung Hsu</a>:<br /><b>An Empirical Study of the CRAY Y-MP Processor Using the Perfect Club Benchmarks.</b> 170-179<br /><small><a href="http://doi.acm.org/10.1145/115952.115970"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/VajapeyamSH91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/VajapeyamSH91.xml">XML</a></small></small></li>
<li id="StephensCHPS91"><a href="http://dblp.dagstuhl.de/pers/hc/s/Stephens:Chriss">Chriss Stephens</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cogswell:Bryce">Bryce Cogswell</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Heinlein:John">John Heinlein</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Palmer:Gregory">Gregory Palmer</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shen:John_Paul">John Paul Shen</a>:<br /><b>Instruction Level Profiling and Evaluation of the IBM/6000.</b> 180-189<br /><small><a href="http://doi.acm.org/10.1145/115952.115971"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/StephensCHPS91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/StephensCHPS91.xml">XML</a></small></small></li>
<li id="DimpseyI91"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dimpsey:Robert_T=">Robert T. Dimpsey</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Iyer:Ravishankar_K=">Ravishankar K. Iyer</a>:<br /><b>Performance Prediction and Tuning on a Multiprocessor.</b> 190-199<br /><small><a href="http://doi.acm.org/10.1145/115952.115972"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/DimpseyI91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/DimpseyI91.xml">XML</a></small></small></li>
<li id="OehlrichQ91"><a href="http://dblp.dagstuhl.de/pers/hc/o/Oehlrich:C=_W=">C. W. Oehlrich</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Quick:Andreas">Andreas Quick</a>:<br /><b>Performance Evaluation of a Communication System for Transputer-Networks Based on Monitored Event Traces.</b> 202-211<br /><small><a href="http://doi.acm.org/10.1145/115952.115973"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/OehlrichQ91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/OehlrichQ91.xml">XML</a></small></small></li>
<li id="KonstantinidouS91"><a href="http://dblp.dagstuhl.de/pers/hc/k/Konstantinidou:Smaragda">Smaragda Konstantinidou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Snyder:Lawrence">Lawrence Snyder</a>:<br /><b>Chaos Router: Architecture and Performance.</b> 212-221<br /><small><a href="http://doi.acm.org/10.1145/115952.115974"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KonstantinidouS91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KonstantinidouS91.xml">XML</a></small></small></li>
<li id="ShuklaA91"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shukla:Shridhar_B=">Shridhar B. Shukla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agrawal:Dharma_P=">Dharma P. Agrawal</a>:<br /><b>Scheduling Pipelined Communication in Distributed Memory Multiprocessors for Real-Time Applications.</b> 222-231<br /><small><a href="http://doi.acm.org/10.1145/115952.115975"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ShuklaA91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ShuklaA91.xml">XML</a></small></small></li>
<li id="AdveHMN91"><a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Miller:Barton_P=">Barton P. Miller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Netzer:Robert_H=_B=">Robert H. B. Netzer</a>:<br /><b>Detecting Data Races on Weak Memory Systems.</b> 234-243<br /><small><a href="http://doi.acm.org/10.1145/115952.115976"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AdveHMN91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AdveHMN91.xml">XML</a></small></small></li>
<li id="KoldingerEL91"><a href="http://dblp.dagstuhl.de/pers/hc/k/Koldinger:Eric_J=">Eric J. Koldinger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Levy:Henry_M=">Henry M. Levy</a>:<br /><b>On the Validity of Trace-Driven Simulation for Multiprocessors.</b> 244-253<br /><small><a href="http://doi.acm.org/10.1145/115952.115977"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KoldingerEL91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KoldingerEL91.xml">XML</a></small></small></li>
<li id="GuptaHGMW91"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Anoop">Anoop Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hennessy:John_L=">John L. Hennessy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gharachorloo:Kourosh">Kourosh Gharachorloo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mowry:Todd_C=">Todd C. Mowry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Weber:Wolf=Dietrich">Wolf-Dietrich Weber</a>:<br /><b>Comparative Evaluation of Latency Reducing and Tolerating Techniques.</b> 254-263<br /><small><a href="http://doi.acm.org/10.1145/115952.115978"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/GuptaHGMW91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/GuptaHGMW91.xml">XML</a></small></small></li>
<li id="ChangMCWH91"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chang:Pohua_P=">Pohua P. Chang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:William_Y=">William Y. Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Warter:Nancy_J=">Nancy J. Warter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hwu:Wen=mei_W=">Wen-mei W. Hwu</a>:<br /><b>IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors.</b> 266-275<br /><small><a href="http://doi.acm.org/10.1145/115952.115979"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ChangMCWH91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ChangMCWH91.xml">XML</a></small></small></li>
<li id="ButlerYPASS91"><a href="http://dblp.dagstuhl.de/pers/hc/b/Butler:Michael">Michael Butler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yeh:Tse=Yu">Tse-Yu Yeh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Alsup:Mitch">Mitch Alsup</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scales:Hunter">Hunter Scales</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Shebanow:Michael">Michael Shebanow</a>:<br /><b>Single Instruction Stream Parallelism is Greater Than Two.</b> 276-286<br /><small><a href="http://doi.acm.org/10.1145/115952.115980"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/ButlerYPASS91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/ButlerYPASS91.xml">XML</a></small></small></li>
<li id="MelvinP91"><a href="http://dblp.dagstuhl.de/pers/hc/m/Melvin:Stephen_W=">Stephen W. Melvin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Exploiting Fine-Grained Parallelism Through a Combination of Hardware and Software Techniques.</b> 287-296<br /><small><a href="http://doi.acm.org/10.1145/115952.115981"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/MelvinP91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/MelvinP91.xml">XML</a></small></small></li>
<li id="AdveAHV91"><a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Sarita_V=">Sarita V. Adve</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adve:Vikram_S=">Vikram S. Adve</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hill:Mark_D=">Mark D. Hill</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vernon:Mary_K=">Mary K. Vernon</a>:<br /><b>Comparison of Hardware and Software Cache Coherence Schemes.</b> 298-308<br /><small><a href="http://doi.acm.org/10.1145/115952.115982"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AdveAHV91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AdveAHV91.xml">XML</a></small></small></li>
<li id="SimoniH91"><a href="http://dblp.dagstuhl.de/pers/hc/s/Simoni:Richard">Richard Simoni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horowitz:Mark">Mark Horowitz</a>:<br /><b>Modeling the Performance of Limited Pointers Directories for Cache Coherence.</b> 309-319<br /><small><a href="http://doi.acm.org/10.1145/115952.115983"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/SimoniH91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/SimoniH91.xml">XML</a></small></small></li>
<li id="QuammenM91"><a href="http://dblp.dagstuhl.de/pers/hc/q/Quammen:Donna_J=">Donna J. Quammen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Miller:D=_Richard">D. Richard Miller</a>:<br /><b>Flexible Register Management for Sequential Programs.</b> 320-329<br /><small><a href="http://doi.acm.org/10.1145/115952.115984"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/QuammenM91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/QuammenM91.xml">XML</a></small></small></li>
<li id="BradleeEH91"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bradlee:David_G=">David G. Bradlee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Henry:Robert_R=">Robert R. Henry</a>:<br /><b>The Effect on RISC Performance of Register Set Size and Structure Versus Code Generation Strategy.</b> 330-339<br /><small><a href="http://doi.acm.org/10.1145/115952.115985"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/BradleeEH91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/BradleeEH91.xml">XML</a></small></small></li>
<li id="PapadopoulosT91"><a href="http://dblp.dagstuhl.de/pers/hc/p/Papadopoulos:Gregory_M=">Gregory M. Papadopoulos</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Traub:Kenneth_R=">Kenneth R. Traub</a>:<br /><b>Multithreading: A Revisionist View of Dataflow Architectures.</b> 342-351<br /><small><a href="http://doi.acm.org/10.1145/115952.115986"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/PapadopoulosT91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/PapadopoulosT91.xml">XML</a></small></small></li>
<li id="Chiueh91"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chiueh:Tzi=cker">Tzi-cker Chiueh</a>:<br /><b>Multi-Threaded Vectorization.</b> 352-361<br /><small><a href="http://doi.acm.org/10.1145/115952.115987"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/Chiueh91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/Chiueh91.xml">XML</a></small></small></li>
<li id="FarrensP91a"><a href="http://dblp.dagstuhl.de/pers/hc/f/Farrens:Matthew_K=">Matthew K. Farrens</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pleszkun:Andrew_R=">Andrew R. Pleszkun</a>:<br /><b>Strategies for Achieving Improved Processor Throughput.</b> 362-369<br /><small><a href="http://doi.acm.org/10.1145/115952.115988"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/FarrensP91a.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/FarrensP91a.xml">XML</a></small></small></li>
<li id="KagimasaTMY91"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kagimasa:Toyohiko">Toyohiko Kagimasa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Takahashi:Kikuo">Kikuo Takahashi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mori:Toshiaki">Toshiaki Mori</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yoshizumi:Seiichi">Seiichi Yoshizumi</a>:<br /><b>Adaptive Storage Management for Very Large Virtual/Real Storage Systems.</b> 372-379<br /><small><a href="http://doi.acm.org/10.1145/115952.115989"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/KagimasaTMY91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/KagimasaTMY91.xml">XML</a></small></small></li>
<li id="HallR91"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hall:Judith_S=">Judith S. Hall</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Robinson:Paul_T=">Paul T. Robinson</a>:<br /><b>Virtualizing the VAX Architecture.</b> 380-389<br /><small><a href="http://doi.acm.org/10.1145/115952.115990"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/HallR91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/HallR91.xml">XML</a></small></small></li>
<li id="AkellaS91"><a href="http://dblp.dagstuhl.de/pers/hc/a/Akella:Janaki">Janaki Akella</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Siewiorek:Daniel_P=">Daniel P. Siewiorek</a>:<br /><b>Modeling and Measurement of the Impact of Input/Output on System Performance.</b> 390-399<br /><small><a href="http://doi.acm.org/10.1145/115952.115991"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/isca/AkellaS91.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/isca/AkellaS91.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 00:57 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
