{
  "module_name": "dwmac4_descs.h",
  "hash_id": "ce77e73bd0b5d40466561187d3fd6c0b27a9cad24ac83b0aa1418e9049dea896",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/stmicro/stmmac/dwmac4_descs.h",
  "human_readable_source": " \n \n\n#ifndef __DWMAC4_DESCS_H__\n#define __DWMAC4_DESCS_H__\n\n#include <linux/bitops.h>\n\n \n\n \n#define TDES2_BUFFER1_SIZE_MASK\t\tGENMASK(13, 0)\n#define TDES2_VLAN_TAG_MASK\t\tGENMASK(15, 14)\n#define TDES2_VLAN_TAG_SHIFT\t\t14\n#define TDES2_BUFFER2_SIZE_MASK\t\tGENMASK(29, 16)\n#define TDES2_BUFFER2_SIZE_MASK_SHIFT\t16\n#define TDES3_IVTIR_MASK\t\tGENMASK(19, 18)\n#define TDES3_IVTIR_SHIFT\t\t18\n#define TDES3_IVLTV\t\t\tBIT(17)\n#define TDES2_TIMESTAMP_ENABLE\t\tBIT(30)\n#define TDES2_IVT_MASK\t\t\tGENMASK(31, 16)\n#define TDES2_IVT_SHIFT\t\t\t16\n#define TDES2_INTERRUPT_ON_COMPLETION\tBIT(31)\n\n \n#define TDES3_PACKET_SIZE_MASK\t\tGENMASK(14, 0)\n#define TDES3_VLAN_TAG\t\t\tGENMASK(15, 0)\n#define TDES3_VLTV\t\t\tBIT(16)\n#define TDES3_CHECKSUM_INSERTION_MASK\tGENMASK(17, 16)\n#define TDES3_CHECKSUM_INSERTION_SHIFT\t16\n#define TDES3_TCP_PKT_PAYLOAD_MASK\tGENMASK(17, 0)\n#define TDES3_TCP_SEGMENTATION_ENABLE\tBIT(18)\n#define TDES3_HDR_LEN_SHIFT\t\t19\n#define TDES3_SLOT_NUMBER_MASK\t\tGENMASK(22, 19)\n#define TDES3_SA_INSERT_CTRL_MASK\tGENMASK(25, 23)\n#define TDES3_SA_INSERT_CTRL_SHIFT\t23\n#define TDES3_CRC_PAD_CTRL_MASK\t\tGENMASK(27, 26)\n\n \n#define TDES3_IP_HDR_ERROR\t\tBIT(0)\n#define TDES3_DEFERRED\t\t\tBIT(1)\n#define TDES3_UNDERFLOW_ERROR\t\tBIT(2)\n#define TDES3_EXCESSIVE_DEFERRAL\tBIT(3)\n#define TDES3_COLLISION_COUNT_MASK\tGENMASK(7, 4)\n#define TDES3_COLLISION_COUNT_SHIFT\t4\n#define TDES3_EXCESSIVE_COLLISION\tBIT(8)\n#define TDES3_LATE_COLLISION\t\tBIT(9)\n#define TDES3_NO_CARRIER\t\tBIT(10)\n#define TDES3_LOSS_CARRIER\t\tBIT(11)\n#define TDES3_PAYLOAD_ERROR\t\tBIT(12)\n#define TDES3_PACKET_FLUSHED\t\tBIT(13)\n#define TDES3_JABBER_TIMEOUT\t\tBIT(14)\n#define TDES3_ERROR_SUMMARY\t\tBIT(15)\n#define TDES3_TIMESTAMP_STATUS\t\tBIT(17)\n#define TDES3_TIMESTAMP_STATUS_SHIFT\t17\n\n \n#define TDES3_CTXT_TCMSSV\t\tBIT(26)\n\n \n#define\tTDES3_RS1V\t\t\tBIT(26)\n#define\tTDES3_RS1V_SHIFT\t\t26\n#define TDES3_LAST_DESCRIPTOR\t\tBIT(28)\n#define TDES3_LAST_DESCRIPTOR_SHIFT\t28\n#define TDES3_FIRST_DESCRIPTOR\t\tBIT(29)\n#define TDES3_CONTEXT_TYPE\t\tBIT(30)\n#define\tTDES3_CONTEXT_TYPE_SHIFT\t30\n\n \n#define TDES4_LTV\t\t\tBIT(31)\n#define TDES4_LT\t\t\tGENMASK(7, 0)\n\n \n#define TDES5_LT\t\t\tGENMASK(31, 8)\n\n \n#define TDES3_OWN\t\t\tBIT(31)\n#define TDES3_OWN_SHIFT\t\t\t31\n\n \n\n \n#define RDES0_VLAN_TAG_MASK\t\tGENMASK(15, 0)\n\n \n#define RDES1_IP_PAYLOAD_TYPE_MASK\tGENMASK(2, 0)\n#define RDES1_IP_HDR_ERROR\t\tBIT(3)\n#define RDES1_IPV4_HEADER\t\tBIT(4)\n#define RDES1_IPV6_HEADER\t\tBIT(5)\n#define RDES1_IP_CSUM_BYPASSED\t\tBIT(6)\n#define RDES1_IP_CSUM_ERROR\t\tBIT(7)\n#define RDES1_PTP_MSG_TYPE_MASK\t\tGENMASK(11, 8)\n#define RDES1_PTP_PACKET_TYPE\t\tBIT(12)\n#define RDES1_PTP_VER\t\t\tBIT(13)\n#define RDES1_TIMESTAMP_AVAILABLE\tBIT(14)\n#define RDES1_TIMESTAMP_AVAILABLE_SHIFT\t14\n#define RDES1_TIMESTAMP_DROPPED\t\tBIT(15)\n#define RDES1_IP_TYPE1_CSUM_MASK\tGENMASK(31, 16)\n\n \n#define RDES2_L3_L4_HEADER_SIZE_MASK\tGENMASK(9, 0)\n#define RDES2_VLAN_FILTER_STATUS\tBIT(15)\n#define RDES2_SA_FILTER_FAIL\t\tBIT(16)\n#define RDES2_DA_FILTER_FAIL\t\tBIT(17)\n#define RDES2_HASH_FILTER_STATUS\tBIT(18)\n#define RDES2_MAC_ADDR_MATCH_MASK\tGENMASK(26, 19)\n#define RDES2_HASH_VALUE_MATCH_MASK\tGENMASK(26, 19)\n#define RDES2_L3_FILTER_MATCH\t\tBIT(27)\n#define RDES2_L4_FILTER_MATCH\t\tBIT(28)\n#define RDES2_L3_L4_FILT_NB_MATCH_MASK\tGENMASK(27, 26)\n#define RDES2_L3_L4_FILT_NB_MATCH_SHIFT\t26\n#define RDES2_HL\t\t\tGENMASK(9, 0)\n\n \n#define RDES3_PACKET_SIZE_MASK\t\tGENMASK(14, 0)\n#define RDES3_ERROR_SUMMARY\t\tBIT(15)\n#define RDES3_PACKET_LEN_TYPE_MASK\tGENMASK(18, 16)\n#define RDES3_DRIBBLE_ERROR\t\tBIT(19)\n#define RDES3_RECEIVE_ERROR\t\tBIT(20)\n#define RDES3_OVERFLOW_ERROR\t\tBIT(21)\n#define RDES3_RECEIVE_WATCHDOG\t\tBIT(22)\n#define RDES3_GIANT_PACKET\t\tBIT(23)\n#define RDES3_CRC_ERROR\t\t\tBIT(24)\n#define RDES3_RDES0_VALID\t\tBIT(25)\n#define RDES3_RDES1_VALID\t\tBIT(26)\n#define RDES3_RDES2_VALID\t\tBIT(27)\n#define RDES3_LAST_DESCRIPTOR\t\tBIT(28)\n#define RDES3_FIRST_DESCRIPTOR\t\tBIT(29)\n#define RDES3_CONTEXT_DESCRIPTOR\tBIT(30)\n#define RDES3_CONTEXT_DESCRIPTOR_SHIFT\t30\n\n \n#define RDES3_BUFFER1_VALID_ADDR\tBIT(24)\n#define RDES3_BUFFER2_VALID_ADDR\tBIT(25)\n#define RDES3_INT_ON_COMPLETION_EN\tBIT(30)\n\n \n#define RDES3_OWN\t\t\tBIT(31)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}