m255
K3
13
cModel Technology
Z0 dZ:\workspace\mestrado\sistemasVLSI\exercises\lab1_exp_2\simulation\modelsim
Emux5x1
Z1 w1357836426
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dZ:\workspace\mestrado\sistemasVLSI\exercises\lab1_exp_2\simulation\modelsim
Z5 8Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_2/mux5x1.vhd
Z6 FZ:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_2/mux5x1.vhd
l0
L10
Vzf<848V]YA_o8hLDig3OI3
Z7 OV;C;10.1b;51
31
Z8 !s108 1357837144.522000
Z9 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_2/mux5x1.vhd|
Z10 !s107 Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_2/mux5x1.vhd|
Z11 o-93 -work work -O0
Z12 tExplicit 1
!s100 2Ka:i6PR8eC?am5RmB8Fn0
!i10b 1
Abehaviour
R2
R3
DEx4 work 6 mux5x1 0 22 zf<848V]YA_o8hLDig3OI3
l20
L18
VUb_EYUcR7EH6TZOc?dQkC1
R7
31
R8
R9
R10
R11
R12
!s100 RZjRDmAGh2ejbGhLFLZnE3
!i10b 1
Emux5x1_tb
Z13 w1357837053
R2
R3
R4
Z14 8Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_2/mux5x1_tb.vhd
Z15 FZ:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_2/mux5x1_tb.vhd
l0
L7
VKJiNJ7b;;2kYAOLn=`oQ93
!s100 8fQ9AcAiW7`dT:Lnb]VE;0
R7
31
!i10b 1
Z16 !s108 1357837151.147000
Z17 !s90 -reportprogress|300|-93|-work|work|Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_2/mux5x1_tb.vhd|
Z18 !s107 Z:/workspace/mestrado/sistemasVLSI/exercises/lab1_exp_2/mux5x1_tb.vhd|
R11
R12
Amux5x1_tb_arch
R2
R3
DEx4 work 9 mux5x1_tb 0 22 KJiNJ7b;;2kYAOLn=`oQ93
l24
L10
Vnd00WFiM^j_93nYi=m9e62
!s100 E;m_F0eOjPno[VYLl9U4g1
R7
31
!i10b 1
R16
R17
R18
R11
R12
