Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb  8 21:16:59 2023
| Host         : DESKTOP-N6LOO8D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CONV_timing_summary_routed.rpt -pb CONV_timing_summary_routed.pb -rpx CONV_timing_summary_routed.rpx -warn_on_violation
| Design       : CONV
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     93          
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (274)
5. checking no_input_delay (42)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 93 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cur_state_LV1_ff_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cur_state_LV1_ff_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cur_state_LV1_ff_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cur_state_LV2_ff_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cur_state_LV2_ff_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cur_state_LV2_ff_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (274)
--------------------------------------------------
 There are 274 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  336          inf        0.000                      0                  336           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           336 Endpoints
Min Delay           336 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cur_state_LV1_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu_out_ff_reg[43]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.684ns  (logic 5.997ns (40.841%)  route 8.687ns (59.159%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  cur_state_LV1_ff_reg[1]/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  cur_state_LV1_ff_reg[1]/Q
                         net (fo=60, routed)          1.435     1.704    cur_state_LV1_ff[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.053     1.757 f  cdata_wr_OBUF[18]_inst_i_2/O
                         net (fo=71, routed)          1.452     3.209    cdata_wr_OBUF[18]_inst_i_2_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.053     3.262 r  alu_out_ff2_i_16/O
                         net (fo=18, routed)          1.916     5.178    A[5]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[34])
                                                      3.255     8.433 r  alu_out_ff2__13/P[34]
                         net (fo=14, routed)          0.889     9.322    alu_out_ff2__13_n_71
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[24])
                                                      1.542    10.864 r  alu_out_ff2__14/P[24]
                         net (fo=1, routed)           0.869    11.733    alu_out_ff2__14_n_81
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.053    11.786 r  alu_out_ff[27]_i_25/O
                         net (fo=1, routed)           0.974    12.760    alu_out_ff[27]_i_25_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.053    12.813 r  alu_out_ff[27]_i_14/O
                         net (fo=1, routed)           0.647    13.460    p_0_out[24]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.513 r  alu_out_ff[27]_i_9/O
                         net (fo=1, routed)           0.000    13.513    alu_out_ff[27]_i_9_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.826 r  alu_out_ff_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.826    alu_out_ff_reg[27]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.884 r  alu_out_ff_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.884    alu_out_ff_reg[31]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.942 r  alu_out_ff_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    alu_out_ff_reg[35]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.000 r  alu_out_ff_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.000    alu_out_ff_reg[39]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.179 r  alu_out_ff_reg[43]_i_2/O[3]
                         net (fo=1, routed)           0.505    14.684    alu_out_ff_reg[43]_i_2_n_4
    SLICE_X9Y42          FDCE                                         r  alu_out_ff_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_LV1_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu_out_ff_reg[41]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.213ns  (logic 6.031ns (42.434%)  route 8.182ns (57.566%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  cur_state_LV1_ff_reg[1]/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  cur_state_LV1_ff_reg[1]/Q
                         net (fo=60, routed)          1.435     1.704    cur_state_LV1_ff[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.053     1.757 f  cdata_wr_OBUF[18]_inst_i_2/O
                         net (fo=71, routed)          1.452     3.209    cdata_wr_OBUF[18]_inst_i_2_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.053     3.262 r  alu_out_ff2_i_16/O
                         net (fo=18, routed)          1.916     5.178    A[5]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[34])
                                                      3.255     8.433 r  alu_out_ff2__13/P[34]
                         net (fo=14, routed)          0.889     9.322    alu_out_ff2__13_n_71
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[24])
                                                      1.542    10.864 r  alu_out_ff2__14/P[24]
                         net (fo=1, routed)           0.869    11.733    alu_out_ff2__14_n_81
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.053    11.786 r  alu_out_ff[27]_i_25/O
                         net (fo=1, routed)           0.974    12.760    alu_out_ff[27]_i_25_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.053    12.813 r  alu_out_ff[27]_i_14/O
                         net (fo=1, routed)           0.647    13.460    p_0_out[24]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.513 r  alu_out_ff[27]_i_9/O
                         net (fo=1, routed)           0.000    13.513    alu_out_ff[27]_i_9_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.826 r  alu_out_ff_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.826    alu_out_ff_reg[27]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.884 r  alu_out_ff_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.884    alu_out_ff_reg[31]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.942 r  alu_out_ff_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    alu_out_ff_reg[35]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.000 r  alu_out_ff_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.000    alu_out_ff_reg[39]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.213 r  alu_out_ff_reg[43]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.213    alu_out_ff_reg[43]_i_2_n_6
    SLICE_X13Y44         FDCE                                         r  alu_out_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_LV1_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu_out_ff_reg[37]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.155ns  (logic 5.973ns (42.198%)  route 8.182ns (57.802%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  cur_state_LV1_ff_reg[1]/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  cur_state_LV1_ff_reg[1]/Q
                         net (fo=60, routed)          1.435     1.704    cur_state_LV1_ff[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.053     1.757 f  cdata_wr_OBUF[18]_inst_i_2/O
                         net (fo=71, routed)          1.452     3.209    cdata_wr_OBUF[18]_inst_i_2_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.053     3.262 r  alu_out_ff2_i_16/O
                         net (fo=18, routed)          1.916     5.178    A[5]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[34])
                                                      3.255     8.433 r  alu_out_ff2__13/P[34]
                         net (fo=14, routed)          0.889     9.322    alu_out_ff2__13_n_71
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[24])
                                                      1.542    10.864 r  alu_out_ff2__14/P[24]
                         net (fo=1, routed)           0.869    11.733    alu_out_ff2__14_n_81
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.053    11.786 r  alu_out_ff[27]_i_25/O
                         net (fo=1, routed)           0.974    12.760    alu_out_ff[27]_i_25_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.053    12.813 r  alu_out_ff[27]_i_14/O
                         net (fo=1, routed)           0.647    13.460    p_0_out[24]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.513 r  alu_out_ff[27]_i_9/O
                         net (fo=1, routed)           0.000    13.513    alu_out_ff[27]_i_9_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.826 r  alu_out_ff_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.826    alu_out_ff_reg[27]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.884 r  alu_out_ff_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.884    alu_out_ff_reg[31]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.942 r  alu_out_ff_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    alu_out_ff_reg[35]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.155 r  alu_out_ff_reg[39]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.155    alu_out_ff_reg[39]_i_1_n_6
    SLICE_X13Y43         FDCE                                         r  alu_out_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_LV1_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu_out_ff_reg[40]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.139ns  (logic 5.957ns (42.133%)  route 8.182ns (57.867%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  cur_state_LV1_ff_reg[1]/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  cur_state_LV1_ff_reg[1]/Q
                         net (fo=60, routed)          1.435     1.704    cur_state_LV1_ff[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.053     1.757 f  cdata_wr_OBUF[18]_inst_i_2/O
                         net (fo=71, routed)          1.452     3.209    cdata_wr_OBUF[18]_inst_i_2_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.053     3.262 r  alu_out_ff2_i_16/O
                         net (fo=18, routed)          1.916     5.178    A[5]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[34])
                                                      3.255     8.433 r  alu_out_ff2__13/P[34]
                         net (fo=14, routed)          0.889     9.322    alu_out_ff2__13_n_71
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[24])
                                                      1.542    10.864 r  alu_out_ff2__14/P[24]
                         net (fo=1, routed)           0.869    11.733    alu_out_ff2__14_n_81
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.053    11.786 r  alu_out_ff[27]_i_25/O
                         net (fo=1, routed)           0.974    12.760    alu_out_ff[27]_i_25_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.053    12.813 r  alu_out_ff[27]_i_14/O
                         net (fo=1, routed)           0.647    13.460    p_0_out[24]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.513 r  alu_out_ff[27]_i_9/O
                         net (fo=1, routed)           0.000    13.513    alu_out_ff[27]_i_9_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.826 r  alu_out_ff_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.826    alu_out_ff_reg[27]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.884 r  alu_out_ff_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.884    alu_out_ff_reg[31]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.942 r  alu_out_ff_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    alu_out_ff_reg[35]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.000 r  alu_out_ff_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.000    alu_out_ff_reg[39]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    14.139 r  alu_out_ff_reg[43]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.139    alu_out_ff_reg[43]_i_2_n_7
    SLICE_X13Y44         FDCE                                         r  alu_out_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_LV1_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu_out_ff_reg[42]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.136ns  (logic 5.954ns (42.120%)  route 8.182ns (57.880%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  cur_state_LV1_ff_reg[1]/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  cur_state_LV1_ff_reg[1]/Q
                         net (fo=60, routed)          1.435     1.704    cur_state_LV1_ff[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.053     1.757 f  cdata_wr_OBUF[18]_inst_i_2/O
                         net (fo=71, routed)          1.452     3.209    cdata_wr_OBUF[18]_inst_i_2_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.053     3.262 r  alu_out_ff2_i_16/O
                         net (fo=18, routed)          1.916     5.178    A[5]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[34])
                                                      3.255     8.433 r  alu_out_ff2__13/P[34]
                         net (fo=14, routed)          0.889     9.322    alu_out_ff2__13_n_71
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[24])
                                                      1.542    10.864 r  alu_out_ff2__14/P[24]
                         net (fo=1, routed)           0.869    11.733    alu_out_ff2__14_n_81
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.053    11.786 r  alu_out_ff[27]_i_25/O
                         net (fo=1, routed)           0.974    12.760    alu_out_ff[27]_i_25_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.053    12.813 r  alu_out_ff[27]_i_14/O
                         net (fo=1, routed)           0.647    13.460    p_0_out[24]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.513 r  alu_out_ff[27]_i_9/O
                         net (fo=1, routed)           0.000    13.513    alu_out_ff[27]_i_9_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.826 r  alu_out_ff_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.826    alu_out_ff_reg[27]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.884 r  alu_out_ff_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.884    alu_out_ff_reg[31]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.942 r  alu_out_ff_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    alu_out_ff_reg[35]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    14.000 r  alu_out_ff_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.000    alu_out_ff_reg[39]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    14.136 r  alu_out_ff_reg[43]_i_2/O[2]
                         net (fo=1, routed)           0.000    14.136    alu_out_ff_reg[43]_i_2_n_5
    SLICE_X13Y44         FDCE                                         r  alu_out_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_LV1_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu_out_ff_reg[39]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.121ns  (logic 5.939ns (42.059%)  route 8.182ns (57.941%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  cur_state_LV1_ff_reg[1]/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  cur_state_LV1_ff_reg[1]/Q
                         net (fo=60, routed)          1.435     1.704    cur_state_LV1_ff[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.053     1.757 f  cdata_wr_OBUF[18]_inst_i_2/O
                         net (fo=71, routed)          1.452     3.209    cdata_wr_OBUF[18]_inst_i_2_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.053     3.262 r  alu_out_ff2_i_16/O
                         net (fo=18, routed)          1.916     5.178    A[5]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[34])
                                                      3.255     8.433 r  alu_out_ff2__13/P[34]
                         net (fo=14, routed)          0.889     9.322    alu_out_ff2__13_n_71
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[24])
                                                      1.542    10.864 r  alu_out_ff2__14/P[24]
                         net (fo=1, routed)           0.869    11.733    alu_out_ff2__14_n_81
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.053    11.786 r  alu_out_ff[27]_i_25/O
                         net (fo=1, routed)           0.974    12.760    alu_out_ff[27]_i_25_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.053    12.813 r  alu_out_ff[27]_i_14/O
                         net (fo=1, routed)           0.647    13.460    p_0_out[24]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.513 r  alu_out_ff[27]_i_9/O
                         net (fo=1, routed)           0.000    13.513    alu_out_ff[27]_i_9_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.826 r  alu_out_ff_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.826    alu_out_ff_reg[27]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.884 r  alu_out_ff_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.884    alu_out_ff_reg[31]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.942 r  alu_out_ff_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    alu_out_ff_reg[35]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.121 r  alu_out_ff_reg[39]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.121    alu_out_ff_reg[39]_i_1_n_4
    SLICE_X13Y43         FDCE                                         r  alu_out_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_LV1_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu_out_ff_reg[33]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.097ns  (logic 5.915ns (41.960%)  route 8.182ns (58.040%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  cur_state_LV1_ff_reg[1]/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  cur_state_LV1_ff_reg[1]/Q
                         net (fo=60, routed)          1.435     1.704    cur_state_LV1_ff[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.053     1.757 f  cdata_wr_OBUF[18]_inst_i_2/O
                         net (fo=71, routed)          1.452     3.209    cdata_wr_OBUF[18]_inst_i_2_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.053     3.262 r  alu_out_ff2_i_16/O
                         net (fo=18, routed)          1.916     5.178    A[5]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[34])
                                                      3.255     8.433 r  alu_out_ff2__13/P[34]
                         net (fo=14, routed)          0.889     9.322    alu_out_ff2__13_n_71
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[24])
                                                      1.542    10.864 r  alu_out_ff2__14/P[24]
                         net (fo=1, routed)           0.869    11.733    alu_out_ff2__14_n_81
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.053    11.786 r  alu_out_ff[27]_i_25/O
                         net (fo=1, routed)           0.974    12.760    alu_out_ff[27]_i_25_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.053    12.813 r  alu_out_ff[27]_i_14/O
                         net (fo=1, routed)           0.647    13.460    p_0_out[24]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.513 r  alu_out_ff[27]_i_9/O
                         net (fo=1, routed)           0.000    13.513    alu_out_ff[27]_i_9_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.826 r  alu_out_ff_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.826    alu_out_ff_reg[27]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.884 r  alu_out_ff_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.884    alu_out_ff_reg[31]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    14.097 r  alu_out_ff_reg[35]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.097    alu_out_ff_reg[35]_i_1_n_6
    SLICE_X13Y42         FDCE                                         r  alu_out_ff_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_LV1_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu_out_ff_reg[36]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.081ns  (logic 5.899ns (41.894%)  route 8.182ns (58.106%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  cur_state_LV1_ff_reg[1]/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  cur_state_LV1_ff_reg[1]/Q
                         net (fo=60, routed)          1.435     1.704    cur_state_LV1_ff[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.053     1.757 f  cdata_wr_OBUF[18]_inst_i_2/O
                         net (fo=71, routed)          1.452     3.209    cdata_wr_OBUF[18]_inst_i_2_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.053     3.262 r  alu_out_ff2_i_16/O
                         net (fo=18, routed)          1.916     5.178    A[5]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[34])
                                                      3.255     8.433 r  alu_out_ff2__13/P[34]
                         net (fo=14, routed)          0.889     9.322    alu_out_ff2__13_n_71
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[24])
                                                      1.542    10.864 r  alu_out_ff2__14/P[24]
                         net (fo=1, routed)           0.869    11.733    alu_out_ff2__14_n_81
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.053    11.786 r  alu_out_ff[27]_i_25/O
                         net (fo=1, routed)           0.974    12.760    alu_out_ff[27]_i_25_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.053    12.813 r  alu_out_ff[27]_i_14/O
                         net (fo=1, routed)           0.647    13.460    p_0_out[24]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.513 r  alu_out_ff[27]_i_9/O
                         net (fo=1, routed)           0.000    13.513    alu_out_ff[27]_i_9_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.826 r  alu_out_ff_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.826    alu_out_ff_reg[27]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.884 r  alu_out_ff_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.884    alu_out_ff_reg[31]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.942 r  alu_out_ff_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    alu_out_ff_reg[35]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    14.081 r  alu_out_ff_reg[39]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.081    alu_out_ff_reg[39]_i_1_n_7
    SLICE_X13Y43         FDCE                                         r  alu_out_ff_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_LV1_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu_out_ff_reg[38]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.078ns  (logic 5.896ns (41.882%)  route 8.182ns (58.118%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  cur_state_LV1_ff_reg[1]/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  cur_state_LV1_ff_reg[1]/Q
                         net (fo=60, routed)          1.435     1.704    cur_state_LV1_ff[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.053     1.757 f  cdata_wr_OBUF[18]_inst_i_2/O
                         net (fo=71, routed)          1.452     3.209    cdata_wr_OBUF[18]_inst_i_2_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.053     3.262 r  alu_out_ff2_i_16/O
                         net (fo=18, routed)          1.916     5.178    A[5]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[34])
                                                      3.255     8.433 r  alu_out_ff2__13/P[34]
                         net (fo=14, routed)          0.889     9.322    alu_out_ff2__13_n_71
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[24])
                                                      1.542    10.864 r  alu_out_ff2__14/P[24]
                         net (fo=1, routed)           0.869    11.733    alu_out_ff2__14_n_81
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.053    11.786 r  alu_out_ff[27]_i_25/O
                         net (fo=1, routed)           0.974    12.760    alu_out_ff[27]_i_25_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.053    12.813 r  alu_out_ff[27]_i_14/O
                         net (fo=1, routed)           0.647    13.460    p_0_out[24]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.513 r  alu_out_ff[27]_i_9/O
                         net (fo=1, routed)           0.000    13.513    alu_out_ff[27]_i_9_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.826 r  alu_out_ff_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.826    alu_out_ff_reg[27]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.884 r  alu_out_ff_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.884    alu_out_ff_reg[31]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.942 r  alu_out_ff_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.942    alu_out_ff_reg[35]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    14.078 r  alu_out_ff_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.078    alu_out_ff_reg[39]_i_1_n_5
    SLICE_X13Y43         FDCE                                         r  alu_out_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_LV1_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alu_out_ff_reg[35]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.063ns  (logic 5.881ns (41.820%)  route 8.182ns (58.180%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 FDCE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  cur_state_LV1_ff_reg[1]/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.269     0.269 r  cur_state_LV1_ff_reg[1]/Q
                         net (fo=60, routed)          1.435     1.704    cur_state_LV1_ff[1]
    SLICE_X0Y38          LUT6 (Prop_lut6_I4_O)        0.053     1.757 f  cdata_wr_OBUF[18]_inst_i_2/O
                         net (fo=71, routed)          1.452     3.209    cdata_wr_OBUF[18]_inst_i_2_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.053     3.262 r  alu_out_ff2_i_16/O
                         net (fo=18, routed)          1.916     5.178    A[5]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[5]_P[34])
                                                      3.255     8.433 r  alu_out_ff2__13/P[34]
                         net (fo=14, routed)          0.889     9.322    alu_out_ff2__13_n_71
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[24])
                                                      1.542    10.864 r  alu_out_ff2__14/P[24]
                         net (fo=1, routed)           0.869    11.733    alu_out_ff2__14_n_81
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.053    11.786 r  alu_out_ff[27]_i_25/O
                         net (fo=1, routed)           0.974    12.760    alu_out_ff[27]_i_25_n_0
    SLICE_X14Y41         LUT5 (Prop_lut5_I2_O)        0.053    12.813 r  alu_out_ff[27]_i_14/O
                         net (fo=1, routed)           0.647    13.460    p_0_out[24]
    SLICE_X13Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.513 r  alu_out_ff[27]_i_9/O
                         net (fo=1, routed)           0.000    13.513    alu_out_ff[27]_i_9_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    13.826 r  alu_out_ff_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.826    alu_out_ff_reg[27]_i_1_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.884 r  alu_out_ff_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.884    alu_out_ff_reg[31]_i_1_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    14.063 r  alu_out_ff_reg[35]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.063    alu_out_ff_reg[35]_i_1_n_4
    SLICE_X13Y42         FDCE                                         r  alu_out_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 offset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            offset_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.157ns (59.026%)  route 0.109ns (40.974%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE                         0.000     0.000 r  offset_cnt_reg[0]/C
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  offset_cnt_reg[0]/Q
                         net (fo=121, routed)         0.109     0.200    offset_cnt[0]
    SLICE_X4Y38          LUT6 (Prop_lut6_I3_O)        0.066     0.266 r  offset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.266    offset_cnt[2]_i_1_n_0
    SLICE_X4Y38          FDCE                                         r  offset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 offset_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            offset_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.157ns (58.805%)  route 0.110ns (41.195%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDCE                         0.000     0.000 r  offset_cnt_reg[0]/C
    SLICE_X4Y38          FDCE (Prop_fdce_C_Q)         0.091     0.091 r  offset_cnt_reg[0]/Q
                         net (fo=121, routed)         0.110     0.201    offset_cnt[0]
    SLICE_X4Y38          LUT6 (Prop_lut6_I2_O)        0.066     0.267 r  offset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.267    offset_cnt[3]_i_1_n_0
    SLICE_X4Y38          FDCE                                         r  offset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col_ptr_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            col_ptr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.128ns (45.750%)  route 0.152ns (54.250%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDPE                         0.000     0.000 r  col_ptr_reg[0]/C
    SLICE_X1Y36          FDPE (Prop_fdpe_C_Q)         0.100     0.100 f  col_ptr_reg[0]/Q
                         net (fo=28, routed)          0.152     0.252    col_ptr[0]
    SLICE_X1Y36          LUT2 (Prop_lut2_I1_O)        0.028     0.280 r  col_ptr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.280    col_ptr[0]_i_1_n_0
    SLICE_X1Y36          FDPE                                         r  col_ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_LV2_ff_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cur_state_LV2_ff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.343%)  route 0.161ns (55.657%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE                         0.000     0.000 r  cur_state_LV2_ff_reg[2]/C
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  cur_state_LV2_ff_reg[2]/Q
                         net (fo=25, routed)          0.161     0.261    cur_state_LV2_ff[2]
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.028     0.289 r  cur_state_LV2_ff[2]_i_1/O
                         net (fo=1, routed)           0.000     0.289    cur_state_LV2_ff[2]_i_1_n_0
    SLICE_X4Y45          FDCE                                         r  cur_state_LV2_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_ptr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            row_ptr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.129ns (44.314%)  route 0.162ns (55.686%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDCE                         0.000     0.000 r  row_ptr_reg[7]/C
    SLICE_X5Y38          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  row_ptr_reg[7]/Q
                         net (fo=9, routed)           0.162     0.262    row_ptr__0[7]
    SLICE_X5Y38          LUT4 (Prop_lut4_I3_O)        0.029     0.291 r  row_ptr[7]_i_2/O
                         net (fo=1, routed)           0.000     0.291    row_ptr[7]_i_2_n_0
    SLICE_X5Y38          FDCE                                         r  row_ptr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_ptr_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            row_ptr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.130ns (44.135%)  route 0.165ns (55.865%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE                         0.000     0.000 r  row_ptr_reg[0]/C
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  row_ptr_reg[0]/Q
                         net (fo=26, routed)          0.165     0.265    row_ptr__0[0]
    SLICE_X1Y38          LUT2 (Prop_lut2_I1_O)        0.030     0.295 r  row_ptr[1]_i_1/O
                         net (fo=2, routed)           0.000     0.295    row_ptr[1]_i_1_n_0
    SLICE_X1Y38          FDCE                                         r  row_ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col_ptr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_ptr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.447%)  route 0.174ns (57.553%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDCE                         0.000     0.000 r  col_ptr_reg[3]/C
    SLICE_X5Y35          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  col_ptr_reg[3]/Q
                         net (fo=21, routed)          0.174     0.274    col_ptr[3]
    SLICE_X5Y35          LUT4 (Prop_lut4_I3_O)        0.028     0.302 r  col_ptr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.302    col_ptr[3]_i_1_n_0
    SLICE_X5Y35          FDCE                                         r  col_ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_state_LV1_ff_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cur_state_LV1_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.377%)  route 0.174ns (57.623%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE                         0.000     0.000 r  cur_state_LV1_ff_reg[1]/C
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  cur_state_LV1_ff_reg[1]/Q
                         net (fo=60, routed)          0.174     0.274    cur_state_LV1_ff[1]
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.028     0.302 r  cur_state_LV1_ff[1]_i_1/O
                         net (fo=1, routed)           0.000     0.302    next_state_LV1[1]
    SLICE_X5Y39          FDCE                                         r  cur_state_LV1_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 col_ptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            col_ptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.129ns (42.464%)  route 0.175ns (57.536%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE                         0.000     0.000 r  col_ptr_reg[2]/C
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  col_ptr_reg[2]/Q
                         net (fo=24, routed)          0.175     0.275    col_ptr[2]
    SLICE_X1Y34          LUT3 (Prop_lut3_I2_O)        0.029     0.304 r  col_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.304    col_ptr[2]_i_1_n_0
    SLICE_X1Y34          FDCE                                         r  col_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_kernal_ff_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            cur_kernal_ff_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.146ns (47.548%)  route 0.161ns (52.452%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE                         0.000     0.000 r  cur_kernal_ff_reg/C
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.118     0.118 r  cur_kernal_ff_reg/Q
                         net (fo=58, routed)          0.161     0.279    cur_kernal_ff
    SLICE_X6Y36          LUT6 (Prop_lut6_I5_O)        0.028     0.307 r  cur_kernal_ff_i_1/O
                         net (fo=1, routed)           0.000     0.307    cur_kernal_ff_i_1_n_0
    SLICE_X6Y36          FDCE                                         r  cur_kernal_ff_reg/D
  -------------------------------------------------------------------    -------------------





