{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449625351218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449625351218 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 08:42:30 2015 " "Processing started: Wed Dec 09 08:42:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449625351218 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449625351218 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hardware -c hardware " "Command: quartus_map --read_settings_files=on --write_settings_files=off hardware -c hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449625351218 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449625352624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/up_down_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/up_down_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "../../Combined/up_down_counter.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/up_down_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../../Combined/top_level.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "../../Combined/shift_register.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/quantizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/quantizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 quantizer " "Found entity 1: quantizer" {  } { { "../../Combined/quantizer.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/quantizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/lut_toplevel.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/lut_toplevel.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_toplevel " "Found entity 1: LUT_toplevel" {  } { { "../../Combined/LUT_toplevel.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/LUT_toplevel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "../../Combined/LUT.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/hardware.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/hardware.v" { { "Info" "ISGN_ENTITY_NAME" "1 hardware " "Found entity 1: hardware" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../../Combined/encoder.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/clockdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/clockdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDIV " "Found entity 1: clockDIV" {  } { { "../../Combined/clockDIV.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/clockDIV.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/cda_top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/cda_top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 cda_top_level " "Found entity 1: cda_top_level" {  } { { "../../Combined/cda_top_level.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/cda_top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/ccd.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/ccd.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccd " "Found entity 1: ccd" {  } { { "../../Combined/ccd.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/ccd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/bcdto7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/bcdto7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcdto7seg " "Found entity 1: bcdto7seg" {  } { { "../../Combined/bcdto7seg.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcdto7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/ieeeedc-timhaf/combined/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /documents/ieeeedc-timhaf/combined/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../../Combined/bcd.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625352812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625352812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hardware " "Elaborating entity \"hardware\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449625352921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDIV clockDIV:newClock " "Elaborating entity \"clockDIV\" for hierarchy \"clockDIV:newClock\"" {  } { { "../../Combined/hardware.v" "newClock" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625352921 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "clockDIV.v(58) " "Verilog HDL Case Statement information at clockDIV.v(58): all case item expressions in this case statement are onehot" {  } { { "../../Combined/clockDIV.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/clockDIV.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449625352937 "|hardware|clockDIV:newClock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "quantizer quantizer:x1q " "Elaborating entity \"quantizer\" for hierarchy \"quantizer:x1q\"" {  } { { "../../Combined/hardware.v" "x1q" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625352937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:processor " "Elaborating entity \"top_level\" for hierarchy \"top_level:processor\"" {  } { { "../../Combined/hardware.v" "processor" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625352952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cda_top_level top_level:processor\|cda_top_level:cda12 " "Elaborating entity \"cda_top_level\" for hierarchy \"top_level:processor\|cda_top_level:cda12\"" {  } { { "../../Combined/top_level.v" "cda12" { Text "D:/Documents/ieeeedc-timHAF/Combined/top_level.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625352952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register top_level:processor\|cda_top_level:cda12\|shift_register:x2_shifted " "Elaborating entity \"shift_register\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|shift_register:x2_shifted\"" {  } { { "../../Combined/cda_top_level.v" "x2_shifted" { Text "D:/Documents/ieeeedc-timHAF/Combined/cda_top_level.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625352952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder top_level:processor\|cda_top_level:cda12\|encoder:encdr " "Elaborating entity \"encoder\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|encoder:encdr\"" {  } { { "../../Combined/cda_top_level.v" "encdr" { Text "D:/Documents/ieeeedc-timHAF/Combined/cda_top_level.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625352968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block " "Elaborating entity \"ccd\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block\"" {  } { { "../../Combined/cda_top_level.v" "ccd_block\[0\].ccd_block" { Text "D:/Documents/ieeeedc-timHAF/Combined/cda_top_level.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625352968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_down_counter top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block\|up_down_counter:updowncounter " "Elaborating entity \"up_down_counter\" for hierarchy \"top_level:processor\|cda_top_level:cda12\|ccd:ccd_block\[0\].ccd_block\|up_down_counter:updowncounter\"" {  } { { "../../Combined/ccd.v" "updowncounter" { Text "D:/Documents/ieeeedc-timHAF/Combined/ccd.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625352984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_toplevel top_level:processor\|LUT_toplevel:LUT " "Elaborating entity \"LUT_toplevel\" for hierarchy \"top_level:processor\|LUT_toplevel:LUT\"" {  } { { "../../Combined/top_level.v" "LUT" { Text "D:/Documents/ieeeedc-timHAF/Combined/top_level.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625355221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT top_level:processor\|LUT_toplevel:LUT\|LUT:LUT_x1 " "Elaborating entity \"LUT\" for hierarchy \"top_level:processor\|LUT_toplevel:LUT\|LUT:LUT_x1\"" {  } { { "../../Combined/LUT_toplevel.v" "LUT_x1" { Text "D:/Documents/ieeeedc-timHAF/Combined/LUT_toplevel.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625355237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:converter " "Elaborating entity \"bcd\" for hierarchy \"bcd:converter\"" {  } { { "../../Combined/hardware.v" "converter" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625355253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdto7seg bcdto7seg:seg0conv " "Elaborating entity \"bcdto7seg\" for hierarchy \"bcdto7seg:seg0conv\"" {  } { { "../../Combined/hardware.v" "seg0conv" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625355253 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Mod0\"" {  } { { "../../Combined/bcd.v" "Mod0" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625388806 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Mod1\"" {  } { { "../../Combined/bcd.v" "Mod1" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625388806 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Div0\"" {  } { { "../../Combined/bcd.v" "Div0" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625388806 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bcd:converter\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bcd:converter\|Div1\"" {  } { { "../../Combined/bcd.v" "Div1" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625388806 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449625388806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Mod0\"" {  } { { "../../Combined/bcd.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625388907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Mod0 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625388908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625388908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625388908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625388908 ""}  } { { "../../Combined/bcd.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449625388908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_55m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_55m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_55m " "Found entity 1: lpm_divide_55m" {  } { { "db/lpm_divide_55m.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/lpm_divide_55m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625389038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625389038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625389069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625389069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625389116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625389116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625389351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625389351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625389522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625389522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Mod1\"" {  } { { "../../Combined/bcd.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625389538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Mod1 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625389538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625389538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625389538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625389538 ""}  } { { "../../Combined/bcd.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449625389538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/lpm_divide_85m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625389710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625389710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625389726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625389726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_00f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_00f " "Found entity 1: alt_u_div_00f" {  } { { "db/alt_u_div_00f.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/alt_u_div_00f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625389788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625389788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Div0\"" {  } { { "../../Combined/bcd.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625389819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Div0 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625389819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625389819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625389819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625389819 ""}  } { { "../../Combined/bcd.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449625389819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625389991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625389991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625390022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625390022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625390054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625390054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd:converter\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bcd:converter\|lpm_divide:Div1\"" {  } { { "../../Combined/bcd.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625390085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bcd:converter\|lpm_divide:Div1 " "Instantiated megafunction \"bcd:converter\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625390085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625390085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625390085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449625390085 ""}  } { { "../../Combined/bcd.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/bcd.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449625390085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/db/lpm_divide_5dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449625390241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449625390241 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449625410725 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449625414306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625414306 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[6\] " "No output dependent on input pin \"x1\[6\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[5\] " "No output dependent on input pin \"x1\[5\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[4\] " "No output dependent on input pin \"x1\[4\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[3\] " "No output dependent on input pin \"x1\[3\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[2\] " "No output dependent on input pin \"x1\[2\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[1\] " "No output dependent on input pin \"x1\[1\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x1\[0\] " "No output dependent on input pin \"x1\[0\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[6\] " "No output dependent on input pin \"y1\[6\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[5\] " "No output dependent on input pin \"y1\[5\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[4\] " "No output dependent on input pin \"y1\[4\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[3\] " "No output dependent on input pin \"y1\[3\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[2\] " "No output dependent on input pin \"y1\[2\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[1\] " "No output dependent on input pin \"y1\[1\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y1\[0\] " "No output dependent on input pin \"y1\[0\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[6\] " "No output dependent on input pin \"y2\[6\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[5\] " "No output dependent on input pin \"y2\[5\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[4\] " "No output dependent on input pin \"y2\[4\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[3\] " "No output dependent on input pin \"y2\[3\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[2\] " "No output dependent on input pin \"y2\[2\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[1\] " "No output dependent on input pin \"y2\[1\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "y2\[0\] " "No output dependent on input pin \"y2\[0\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|y2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[6\] " "No output dependent on input pin \"x2\[6\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[5\] " "No output dependent on input pin \"x2\[5\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[4\] " "No output dependent on input pin \"x2\[4\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[3\] " "No output dependent on input pin \"x2\[3\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[2\] " "No output dependent on input pin \"x2\[2\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[1\] " "No output dependent on input pin \"x2\[1\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "x2\[0\] " "No output dependent on input pin \"x2\[0\]\"" {  } { { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449625416963 "|hardware|x2[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449625416963 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9274 " "Implemented 9274 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449625416978 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449625416978 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9214 " "Implemented 9214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449625416978 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449625416978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449625417213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 08:43:37 2015 " "Processing ended: Wed Dec 09 08:43:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449625417213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449625417213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449625417213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449625417213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449625419185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449625419185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 08:43:38 2015 " "Processing started: Wed Dec 09 08:43:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449625419185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449625419185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hardware -c hardware " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hardware -c hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449625419185 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449625420123 ""}
{ "Info" "0" "" "Project  = hardware" {  } {  } 0 0 "Project  = hardware" 0 0 "Fitter" 0 0 1449625420123 ""}
{ "Info" "0" "" "Revision = hardware" {  } {  } 0 0 "Revision = hardware" 0 0 "Fitter" 0 0 1449625420123 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1449625421217 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hardware EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"hardware\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449625421592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449625421654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449625421654 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449625422342 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449625422357 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449625423872 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449625423872 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449625423872 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/" { { 0 { 0 ""} 0 24975 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449625423923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/" { { 0 { 0 ""} 0 24976 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449625423923 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/" { { 0 { 0 ""} 0 24977 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449625423923 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449625423923 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hardware.sdc " "Synopsys Design Constraints File file not found: 'hardware.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449625427236 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1449625427236 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1449625427752 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449625429554 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../../Combined/hardware.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/hardware.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449625429554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockDIV:newClock\|state.01  " "Automatically promoted node clockDIV:newClock\|state.01 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449625429554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDIV:newClock\|nextState.01~0 " "Destination node clockDIV:newClock\|nextState.01~0" {  } { { "../../Combined/clockDIV.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/clockDIV.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockDIV:newClock|nextState.01~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/" { { 0 { 0 ""} 0 10317 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449625429554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDIV:newClock\|nextState.10~0 " "Destination node clockDIV:newClock\|nextState.10~0" {  } { { "../../Combined/clockDIV.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/clockDIV.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockDIV:newClock|nextState.10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/" { { 0 { 0 ""} 0 24441 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449625429554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449625429554 ""}  } { { "../../Combined/clockDIV.v" "" { Text "D:/Documents/ieeeedc-timHAF/Combined/clockDIV.v" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockDIV:newClock|state.01 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/" { { 0 { 0 ""} 0 1122 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449625429554 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449625432663 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449625432694 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449625432710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449625432741 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449625432804 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449625432835 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449625432835 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449625432882 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449625434214 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449625434245 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449625434245 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449625434823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449625440702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:19 " "Fitter placement preparation operations ending: elapsed time is 00:00:19" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449625459326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449625459514 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449625535588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:16 " "Fitter placement operations ending: elapsed time is 00:01:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449625535588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449625539891 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X44_Y12 X54_Y23 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } { { "loc" "" { Generic "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23"} 44 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449625557152 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449625557152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449625562608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1449625562624 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1449625562624 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "30.66 " "Total time spent on timing analysis during the Fitter is 30.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449625563265 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449625563343 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[0\] 0 " "Pin \"segment0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[1\] 0 " "Pin \"segment0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[2\] 0 " "Pin \"segment0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[3\] 0 " "Pin \"segment0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[4\] 0 " "Pin \"segment0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[5\] 0 " "Pin \"segment0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment0\[6\] 0 " "Pin \"segment0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[0\] 0 " "Pin \"segment1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[1\] 0 " "Pin \"segment1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[2\] 0 " "Pin \"segment1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[3\] 0 " "Pin \"segment1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[4\] 0 " "Pin \"segment1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[5\] 0 " "Pin \"segment1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment1\[6\] 0 " "Pin \"segment1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[0\] 0 " "Pin \"segment2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[1\] 0 " "Pin \"segment2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[2\] 0 " "Pin \"segment2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[3\] 0 " "Pin \"segment2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[4\] 0 " "Pin \"segment2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[5\] 0 " "Pin \"segment2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segment2\[6\] 0 " "Pin \"segment2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_x1 0 " "Pin \"msb_x1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_x2 0 " "Pin \"msb_x2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_y1 0 " "Pin \"msb_y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "msb_y2 0 " "Pin \"msb_y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1449625563940 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1449625563940 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449625568034 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449625569881 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449625574353 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449625576197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/output_files/hardware.fit.smsg " "Generated suppressed messages file D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/output_files/hardware.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449625579748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "805 " "Peak virtual memory: 805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449625584005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 08:46:24 2015 " "Processing ended: Wed Dec 09 08:46:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449625584005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:46 " "Elapsed time: 00:02:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449625584005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:44 " "Total CPU time (on all processors): 00:02:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449625584005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449625584005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449625585583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449625585583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 08:46:25 2015 " "Processing started: Wed Dec 09 08:46:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449625585583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449625585583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hardware -c hardware " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hardware -c hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449625585583 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449625590110 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449625590250 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449625591782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 08:46:31 2015 " "Processing ended: Wed Dec 09 08:46:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449625591782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449625591782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449625591782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449625591782 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449625592641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449625593856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449625593858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 08:46:32 2015 " "Processing started: Wed Dec 09 08:46:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449625593858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449625593858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hardware -c hardware " "Command: quartus_sta hardware -c hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449625593858 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449625594103 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449625595135 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449625595213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449625595213 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "hardware.sdc " "Synopsys Design Constraints File file not found: 'hardware.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449625597119 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1449625597119 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDIV:newClock\|state.01 clockDIV:newClock\|state.01 " "create_clock -period 1.000 -name clockDIV:newClock\|state.01 clockDIV:newClock\|state.01" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449625597291 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449625597291 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1449625597291 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449625597682 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1449625597713 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449625598275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.709 " "Worst-case setup slack is -14.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.709    -29790.972 clockDIV:newClock\|state.01  " "  -14.709    -29790.972 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.556       -12.391 clk  " "   -1.556       -12.391 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449625598275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.549 " "Worst-case hold slack is -2.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.549        -4.658 clk  " "   -2.549        -4.658 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clockDIV:newClock\|state.01  " "    0.391         0.000 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449625598432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449625598447 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449625598447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 clk  " "   -1.380       -11.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500     -7075.000 clockDIV:newClock\|state.01  " "   -0.500     -7075.000 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625598478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449625598478 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449625600536 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1449625600536 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1449625601646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.868 " "Worst-case setup slack is -5.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.868    -10735.227 clockDIV:newClock\|state.01  " "   -5.868    -10735.227 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178        -0.840 clk  " "   -0.178        -0.840 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449625601661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.592 " "Worst-case hold slack is -1.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592        -3.031 clk  " "   -1.592        -3.031 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601818 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clockDIV:newClock\|state.01  " "    0.215         0.000 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601818 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449625601818 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449625601833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1449625601849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -11.380 clk  " "   -1.380       -11.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500     -7075.000 clockDIV:newClock\|state.01  " "   -0.500     -7075.000 clockDIV:newClock\|state.01 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449625601865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449625601865 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1449625603787 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449625603967 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449625603967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "565 " "Peak virtual memory: 565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449625604639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 08:46:44 2015 " "Processing ended: Wed Dec 09 08:46:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449625604639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449625604639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449625604639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449625604639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449625606295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449625606311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 08:46:45 2015 " "Processing started: Wed Dec 09 08:46:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449625606311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449625606311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hardware -c hardware " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hardware -c hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449625606311 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "hardware.vo\", \"hardware_fast.vo hardware_v.sdo hardware_v_fast.sdo D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/simulation/modelsim/ simulation " "Generated files \"hardware.vo\", \"hardware_fast.vo\", \"hardware_v.sdo\" and \"hardware_v_fast.sdo\" in directory \"D:/Documents/ieeeedc-timHAF/Project Files for Combined/Altera DE2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1449625627541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449625627979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 08:47:07 2015 " "Processing ended: Wed Dec 09 08:47:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449625627979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449625627979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449625627979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449625627979 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 38 s " "Quartus II Full Compilation was successful. 0 errors, 38 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449625628863 ""}
