// Seed: 514448440
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input wor id_2,
    output wor id_3,
    input supply1 id_4
    , id_7,
    input tri1 id_5
);
  assign id_0 = -1;
  assign id_7 = {id_7{id_2}};
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    output logic id_4,
    output supply1 id_5,
    input tri0 id_6,
    input wire id_7
);
  always_ff @(id_7 or posedge id_3) $signed(72);
  ;
  logic [7:0] id_9;
  assign id_9[-1] = -1;
  bit id_10;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_7,
      id_1,
      id_3,
      id_0
  );
  assign modCall_1.id_5 = 0;
  wire [1 : 1] id_11;
  always @(posedge 1'b0)
    if (1) begin : LABEL_0
      id_10 <= -1;
    end else if (1 != -1) begin : LABEL_1
      if (1) id_4 <= -1;
    end
endmodule
