{"hands_on_practices": [{"introduction": "Before we can design with any logic family, we must first understand how its fundamental 'high' and 'low' voltage levels are defined. This first exercise guides you through an essential analysis of an ECL gate's internal structure—the differential amplifier and the emitter-follower output stage—to derive its key voltage parameters, such as the output low voltage ($V_{OL}$) and output high voltage ($V_{OH}$). Mastering this calculation provides the foundational knowledge needed to predict circuit behavior and ensure reliable operation. [@problem_id:1932341]", "problem": "An engineer is analyzing a high-speed digital circuit that utilizes a basic Emitter-Coupled Logic (ECL) gate. The gate is configured as a non-inverting buffer, comprising a single-input differential amplifier followed by an emitter-follower output stage. The differential amplifier consists of an input Bipolar Junction Transistor (BJT), $Q_{in}$, and a reference BJT, $Q_{ref}$, with their emitters connected to a common emitter resistor, $R_E$. The non-inverting output is taken from an emitter follower connected to the collector of the reference BJT, $Q_{ref}$.\n\nThe circuit operates under the following conditions and with the component values listed below:\n- Positive power supply voltage, $V_{CC} = 0.0$ V.\n- Negative power supply voltage, $V_{EE} = -5.2$ V.\n- The constant reference voltage applied to the base of $Q_{ref}$ is $V_{REF} = -1.3$ V.\n- The collector resistor connected to $V_{CC}$ for the reference transistor $Q_{ref}$ is $R_{C} = 300$ $\\Omega$.\n- The common emitter resistor connected to $V_{EE}$ is $R_E = 1.0$ k$\\Omega$.\n\nFor all BJTs in the circuit, assume the following idealized parameters:\n- The forward-active base-emitter voltage drop is constant, $V_{BE(on)} = 0.8$ V.\n- The common-base DC current gain is ideal, $\\alpha \\approx 1$.\n\nAssuming an ideal voltage transfer characteristic (VTC) with an infinitely sharp transition, calculate the four key voltage parameters for the non-inverting buffer's output: the output low voltage ($V_{OL}$), the output high voltage ($V_{OH}$), the input low threshold voltage ($V_{IL}$), and the input high threshold voltage ($V_{IH}$).\n\nExpress your answers in Volts. Present the four values in a single row matrix in the order ($V_{OL}$, $V_{OH}$, $V_{IL}$, $V_{IH}$).", "solution": "Because the buffer is non-inverting and the output is taken from an emitter follower driven by the collector of the reference transistor, the output levels are determined by the conduction state of $Q_{ref}$, and the switching threshold is set by the differential pair when the two base voltages are equal.\n\nAssume $V_{BE(on)}\\equiv V_{BE}$ is the same for all BJTs and $\\alpha\\approx 1$ so collector current equals the branch current.\n\nLow output state (input low, $Q_{ref}$ on, $Q_{in}$ off):\n- The common emitter node voltage is set by the conducting transistor $Q_{ref}$:\n$$\nV_{E}=V_{REF}-V_{BE}.\n$$\n- The tail current through $R_{E}$ is\n$$\nI_{T}=\\frac{V_{E}-V_{EE}}{R_{E}}=\\frac{V_{REF}-V_{BE}-V_{EE}}{R_{E}}.\n$$\n- The reference collector voltage with load $R_{C}$ to $V_{CC}$ is\n$$\nV_{C,ref,L}=V_{CC}-I_{T}R_{C}=V_{CC}-\\left(\\frac{V_{REF}-V_{BE}-V_{EE}}{R_{E}}\\right)R_{C}.\n$$\n- The emitter follower output is one $V_{BE}$ below its base (the collector node of $Q_{ref}$), hence\n$$\nV_{OL}=V_{C,ref,L}-V_{BE}=V_{CC}-\\left(\\frac{V_{REF}-V_{BE}-V_{EE}}{R_{E}}\\right)R_{C}-V_{BE}.\n$$\nSubstituting the given values $V_{CC}=0$, $V_{EE}=-5.2$, $V_{REF}=-1.3$, $R_{C}=300$, $R_{E}=1000$, $V_{BE}=0.8$:\n$$\nI_{T}=\\frac{-1.3-0.8-(-5.2)}{1000}=\\frac{3.1}{1000}=3.1\\times 10^{-3},\n$$\n$$\nV_{C,ref,L}=0-(3.1\\times 10^{-3})\\cdot 300=-0.93,\n$$\n$$\nV_{OL}=-0.93-0.8=-1.73.\n$$\n\nHigh output state (input high, $Q_{in}$ on, $Q_{ref}$ off):\n- With $Q_{ref}$ off, $I_{C,ref}\\approx 0$ so\n$$\nV_{C,ref,H}=V_{CC}.\n$$\n- The emitter follower output is\n$$\nV_{OH}=V_{C,ref,H}-V_{BE}=V_{CC}-V_{BE}=0-0.8=-0.8.\n$$\n\nInput thresholds under the ideal, infinitely sharp VTC assumption:\n- The differential pair switches when the two base voltages are equal, so the ideal threshold is\n$$\nV_{in}=V_{REF}.\n$$\n- Therefore,\n$$\nV_{IL}=V_{IH}=V_{REF}=-1.3.\n$$\n\nThus, the four key voltages in the required order are $V_{OL}=-1.73$, $V_{OH}=-0.8$, $V_{IL}=-1.3$, $V_{IH}=-1.3$.", "answer": "$$\\boxed{\\begin{pmatrix}-1.73 & -0.8 & -1.3 & -1.3\\end{pmatrix}}$$", "id": "1932341"}, {"introduction": "With an understanding of how logic levels are generated, we can address a critical system-level question: how resistant is the circuit to electrical noise? This practice shifts our focus from idealized circuit analysis to the practical world of datasheets and worst-case specifications. By calculating the noise margin, you will learn to quantify the voltage 'buffer' that prevents a valid logic signal from being corrupted by noise, a crucial metric for designing robust high-speed systems. [@problem_id:1932328]", "problem": "A digital systems engineer is tasked with evaluating a legacy high-speed processing board that utilizes the Emitter-Coupled Logic (ECL) family. To assess the system's resilience to noise on its signal lines, the engineer must calculate the noise margins based on the logic family's datasheet specifications.\n\nThe datasheet provides the following worst-case voltage levels for any ECL gate on the board, measured with respect to ground:\n\n*   Maximum input voltage to be recognized as a logic 'low', $V_{IL_{max}} = -1.475 \\text{ V}$.\n*   Minimum input voltage to be recognized as a logic 'high', $V_{IH_{min}} = -1.105 \\text{ V}$.\n*   Maximum output voltage produced for a logic 'low', $V_{OL_{max}} = -1.650 \\text{ V}$.\n*   Minimum output voltage produced for a logic 'high', $V_{OH_{min}} = -0.960 \\text{ V}$.\n\nBased on these specifications, calculate the low-level noise margin, $NM_L$. Express your answer in Volts, rounded to three significant figures.", "solution": "The low-level noise margin is defined as the difference between the maximum input voltage that is still recognized as a logic low and the maximum output voltage produced for a logic low. This ensures that any positive-going noise superimposed on a low-level output will not cause it to be misinterpreted at the input. By definition,\n$$\nNM_{L} = V_{IL_{max}} - V_{OL_{max}}.\n$$\nSubstituting the given worst-case values,\n$$\nNM_{L} = (-1.475\\ \\text{V}) - (-1.650\\ \\text{V}) = -1.475 + 1.650\\ \\text{V} = 0.175\\ \\text{V}.\n$$\nRounded to three significant figures, the result remains $0.175\\ \\text{V}$.", "answer": "$$\\boxed{0.175}$$", "id": "1932328"}, {"introduction": "Emitter-Coupled Logic is renowned for its exceptional speed, but this performance comes at the cost of high power consumption. This final practice delves into the heart of ECL's design philosophy by tasking you with deriving the Power-Delay Product (PDP), a fundamental figure of merit for any logic family. This analysis elegantly captures the intrinsic trade-off between switching speed and power draw, revealing why ECL remains a vital choice for applications where performance is paramount. [@problem_id:1932320]", "problem": "Consider a basic Emitter-Coupled Logic (ECL) inverter, which forms the fundamental building block of this high-speed logic family. The core of the inverter consists of a differential pair of Bipolar Junction Transistors (BJTs), $Q_1$ and $Q_2$. The input signal $V_{in}$ is applied to the base of $Q_1$, while a fixed reference voltage $V_{ref}$ is applied to the base of $Q_2$. The collectors of both transistors are connected to the ground potential ($V_{CC} = 0 \\text{ V}$) through identical load resistors, each with resistance $R_C$. The common emitters of the transistors are connected to a negative supply rail via an ideal constant current source that sinks a current $I_{EE}$.\n\nThe inverting output, $V_{out}$, is taken from the collector of the input transistor, $Q_1$. For this analysis, assume the transistors operate as ideal switches: when ON, the transistor passes the entire tail current $I_{EE}$; when OFF, it passes zero current. The total effective capacitance at the inverting output node, which includes all parasitic and load capacitances, is denoted by $C_L$.\n\nA key design constraint for this ECL family is to maintain a fixed logic swing, $\\Delta V = V_{OH} - V_{OL}$, to ensure reliable operation and prevent the transistors from entering saturation. This fixed swing is a characteristic parameter of the logic family. The entire circuit is powered by a total supply voltage of magnitude $V_S$, which represents the voltage difference between the $V_{CC}$ rail and the negative supply rail.\n\nBased on this model, derive an expression for the power-delay product (PDP) of this ECL inverter. Express your answer solely in terms of the fixed logic swing $\\Delta V$, the total supply voltage $V_S$, the load capacitance $C_L$, and fundamental mathematical constants. The parameters $I_{EE}$ and $R_C$ should not appear in your final expression.", "solution": "Define the output node voltage as $v(t)$ measured with respect to $V_{CC}=0$. With identical load resistors $R_{C}$ to $V_{CC}$ and an ideal tail current source $I_{EE}$, the steady-state output levels of the inverting node are obtained by current steering:\n- When $Q_{1}$ is OFF, no current flows through $R_{C}$, so $V_{OH}=0$.\n- When $Q_{1}$ is ON, the entire current $I_{EE}$ flows through $R_{C}$, so $V_{OL}=-I_{EE}R_{C}$.\nHence the fixed logic swing is\n$$\n\\Delta V \\equiv V_{OH}-V_{OL}=I_{EE}R_{C}.\n$$\n\nNext, write the node dynamics including the total load capacitance $C_{L}$.\n\n1) Falling transition (inverting output going from $0$ to $-\\,\\Delta V$ when $Q_{1}$ turns ON): KCL at the node gives\n$$\n\\frac{0-v}{R_{C}}=I_{EE}+C_{L}\\frac{dv}{dt}.\n$$\nThis can be written as\n$$\n\\frac{dv}{dt}+\\frac{1}{R_{C}C_{L}}v=-\\frac{I_{EE}}{C_{L}}.\n$$\nWith initial condition $v(0)=0$, the solution is\n$$\nv(t)=-I_{EE}R_{C}+\\left(0+I_{EE}R_{C}\\right)\\exp\\!\\left(-\\frac{t}{R_{C}C_{L}}\\right)\n=-\\Delta V\\left(1-\\exp\\!\\left(-\\frac{t}{\\tau}\\right)\\right),\n$$\nwhere $\\tau=R_{C}C_{L}$.\n\n2) Rising transition (inverting output going from $-\\,\\Delta V$ to $0$ when $Q_{1}$ turns OFF): KCL yields\n$$\n\\frac{0-v}{R_{C}}=C_{L}\\frac{dv}{dt},\n$$\nwhose solution with $v(0)=-\\Delta V$ is\n$$\nv(t)=-\\Delta V\\,\\exp\\!\\left(-\\frac{t}{\\tau}\\right),\n$$\nwith the same $\\tau=R_{C}C_{L}$.\n\nUsing the standard propagation-delay definition as the time to reach the mid-level $v=-\\Delta V/2$ for either transition, solve\n$$\n-\\frac{\\Delta V}{2}=-\\Delta V\\left(1-\\exp\\!\\left(-\\frac{t_{p}}{\\tau}\\right)\\right)\n\\quad\\text{or}\\quad\n-\\frac{\\Delta V}{2}=-\\Delta V\\,\\exp\\!\\left(-\\frac{t_{p}}{\\tau}\\right),\n$$\nboth of which give\n$$\nt_{p}=\\tau\\ln(2)=R_{C}C_{L}\\ln(2).\n$$\n\nThe static (average) power in ECL is set by the constant tail current and the total supply magnitude $V_{S}$, namely\n$$\nP_{\\text{avg}}=I_{EE}V_{S}.\n$$\n\nThe power-delay product is\n$$\n\\text{PDP}=P_{\\text{avg}}\\,t_{p}\n=\\left(I_{EE}V_{S}\\right)\\left(R_{C}C_{L}\\ln(2)\\right).\n$$\nEliminating $I_{EE}R_{C}$ in favor of the fixed swing $\\Delta V$ using $\\Delta V=I_{EE}R_{C}$, we obtain\n$$\n\\text{PDP}=V_{S}\\,\\Delta V\\,C_{L}\\,\\ln(2).\n$$\nThis expression depends only on $\\Delta V$, $V_{S}$, $C_{L}$, and the fundamental constant $\\ln(2)$, as required.", "answer": "$$\\boxed{V_{S}\\,\\Delta V\\,C_{L}\\,\\ln(2)}$$", "id": "1932320"}]}