#=======================================================================
# UCB VLSI FLOW: Makefile for dc-syn & fm-ver
#-----------------------------------------------------------------------
# Yunsup Lee (yunsup@cs.berkeley.edu)
#
# This makefile will use Synopsys Design Compiler to synthesize
# your RTL into a gate-level verilog netlist.
# This makefile will use Synopsys Formality to verify
# generated gate-level verilog netlist against your RTL implementation.
#

default: all
basedir  = ../..
refdir = $(basedir)/ref
include ../Makefrag

#--------------------------------------------------------------------
# Sources
#--------------------------------------------------------------------

# Verilog sources (do not include test harness!)

srcdir = $(basedir)/generated-src
vsrcs = \
        $(srcdir)/${TARGET}.v \

# Specify what the toplevel verilog module is

toplevel = ${MODEL}
testharness = ${MODEL}TestHarness_rtl
toplevelinst = hsOptFlowTop

#--------------------------------------------------------------------
# Build rules
#--------------------------------------------------------------------

dc_exec         := dc_shell-xg-t -64bit -topographical_mode
fm_exec         := fm_shell -64bit
build_suffix    := $(shell date +%Y-%m-%d_%H-%M)
build_dc_dir    := build-dc-$(build_suffix)
cur_build_dc_dir:= current-dc
reports_dir     := reports
results_dir     := results
log_dir         := log
stdcells_dir    := $(UCB_VLSI_HOME)/stdcells/$(UCB_STDCELLS)
db_cells_dir    := $(stdcells_dir)/db
mw_cells_dir    := $(stdcells_dir)/mw
techfile_dir    := $(stdcells_dir)/techfile
tluplus_dir     := $(stdcells_dir)/tluplus

dc_timestamp    := $(cur_build_dc_dir)/timestamp
dc_ddc          := $(cur_build_dc_dir)/$(results_dir)/$(toplevel).mapped.ddc
fm_rpt          := $(cur_build_dc_dir)/$(reports_dir)/$(toplevel).fmv_verify.rpt

vars_tcl        := setup/common_setup.tcl setup/dc_setup.tcl setup/dc_setup_filenames.tcl
makegen_tcl     := make_generated_vars.tcl

dc_tcl          := dc_scripts/dc.tcl
dc_retime_tcl   := dc_scripts/dc_retime.tcl
dc_misc_tcl     := dc_scripts/find_regs.tcl
fm_tcl          := dc_scripts/fm.tcl
constraints_tcl := setup/constraints.tcl

vars = \
	set DESIGN_NAME                 "$(toplevel)";\n \
        set STRIP_PATH                  "$(testharness)/$(toplevelinst)";\n \
	set ADDITIONAL_SEARCH_PATH      "$(db_cells_dir) ../$(srcdir) ../$(refdir)";\n \
	set TARGET_LIBRARY_FILES        "$(target_library_files) $(db_sram_libs)";\n \
	set MW_REFERENCE_LIB_DIRS       "$(addprefix $(mw_cells_dir)/, $(mw_ref_libs)) $(mw_sram_libs)";\n \
        set MIN_LIBRARY_FILES           "$(min_library)";\n \
	set TECH_FILE                   "$(techfile_dir)/techfile.tf";\n \
	set MAP_FILE                    "$(techfile_dir)/tech2itf.map";\n \
	set TLUPLUS_MAX_FILE            "$(tluplus_dir)/max.tluplus";\n \
	set TLUPLUS_MIN_FILE            "$(tluplus_dir)/min.tluplus";\n \
	set ALIB_DIR                    "$(UCB_VLSI_HOME)/stdcells/$(UCB_STDCELLS)/alib";\n \
	set RTL_SOURCE_FILES            "$(notdir $(vsrcs))";\n \
	set DCRM_CONSTRAINTS_INPUT_FILE "constraints.tcl";\n \
	set REPORTS_DIR                 "$(reports_dir)";\n \
	set RESULTS_DIR                 "$(results_dir)";\n \
	set CLOCK_PERIOD                "$(dc_clock_period)";\n \
	set CLOCK_UNCERTAINTY           "$(clock_uncertainty)";\n \
	set INPUT_DELAY                 "$(input_delay)";\n \
	set OUTPUT_DELAY                "$(output_delay)";\n \
	set PIPE_STAGES                 "$(PIPE_STAGES)";\n \
	set PIPE_OVERHEAD               "$(PIPE_OVERHEAD)";\n \
	set VOLTAGE                     "$(VOLTAGE)";\n \

$(dc_timestamp)-retime: Makefile $(vsrcs) $(vars_tcl) $(constraints_tcl) $(dc_retime_tcl) $(dc_misc_tcl)
	mkdir $(build_dc_dir)
	rm -f $(cur_build_dc_dir)-retime
	ln -s $(build_dc_dir) $(cur_build_dc_dir)-retime
	cp $(dc_retime_tcl) $(dc_misc_tcl) $(constraints_tcl) $(vars_tcl) $(cur_build_dc_dir)
	cp ../Makefrag $(cur_build_dc_dir)
	echo -e '$(vars)' > $(cur_build_dc_dir)/$(makegen_tcl)
	date > $(dc_timestamp)-retime

$(dc_ddc)-retime: $(dc_timestamp)-retime
	cd $(cur_build_dc_dir); \
	mkdir -p $(log_dir); \
	$(dc_exec) -f $(notdir $(dc_retime_tcl)) | tee $(log_dir)/dc.log; \
	cd ..

dc-retime: $(dc_ddc)-retime

define new-build-dir-cmds
	mkdir $(build_dc_dir)
	rm -f $(cur_build_dc_dir)
	ln -s $(build_dc_dir) $(cur_build_dc_dir)
	cp $(dc_tcl) $(dc_misc_tcl) $(constraints_tcl) $(vars_tcl) $(cur_build_dc_dir)
	cp ../Makefrag $(cur_build_dc_dir)
	echo -e '$(vars)' > $(cur_build_dc_dir)/$(makegen_tcl)
	date > $(dc_timestamp)
endef

new-build-dir:
	$(new-build-dir-cmds)

$(dc_timestamp): Makefile $(vsrcs) $(vars_tcl) $(constraints_tcl) $(dc_tcl) $(dc_misc_tcl)
	$(new-build-dir-cmds)

$(dc_ddc): $(dc_timestamp)
	cd $(cur_build_dc_dir); \
	mkdir -p $(log_dir); \
	$(dc_exec) -f $(notdir $(dc_tcl)) | tee $(log_dir)/dc.log; \
	cd ..

dc: $(dc_ddc)

$(fm_rpt): $(dc_ddc) $(fm_tcl)
	cp $(fm_tcl) $(constraints_tcl) $(vars_tcl) $(cur_build_dc_dir)
	echo -e '$(vars)' > $(cur_build_dc_dir)/$(makegen_tcl)
	cd $(cur_build_dc_dir); \
	mkdir -p $(log_dir); \
	$(fm_exec) -f $(notdir $(fm_tcl)) | tee $(log_dir)/fm.log; \
	cd ..

fm: $(fm_rpt)

#--------------------------------------------------------------------
# Default make target
#--------------------------------------------------------------------

.PHONY: dc fm

all: dc

#--------------------------------------------------------------------
# Clean up
#--------------------------------------------------------------------

junk +=

clean:
	rm -rf build* current* $(junk) *~ \#*
