# Arty A7 - 35T FPGA Projects

## Getting Started:
- Blink 4 LEDs

## TODO:
https://fy.chalmers.se/~f96hajo/fakernet/


## References:
### Vivado
https://www.xilinx.com/support/download.html

### Guides for Xilinx Tools
https://digilent.com/reference/programmable-logic/guides/start

### What is a constraints file?
https://digilent.com/reference/programmable-logic/guides/vivado-xdc-file?srsltid=AfmBOorGVWDHI5Cot5VDRePUU5yLTNtZv94BBfVhETvZXVHlaL4cVbhX

### Master XDC files for Digilent FPGA and Zynq boards
https://github.com/digilent/digilent-xdc

