

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0'
================================================================
* Date:           Thu Mar  9 21:36:29 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.534 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2| 10.000 ns | 10.000 ns |    2|    2| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      1|        0|       11|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       63|     -|
|Register             |        -|      -|       63|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|       63|       74|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_59_p2                 |     *    |      1|  0|   5|          16|           6|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      1|  0|  11|          19|          10|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |grp_fu_59_p0             |  15|          3|   16|         48|
    |grp_fu_59_p1             |  15|          3|    6|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         13|   25|         73|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_port_reg_data_V_read       |  16|   0|   16|          0|
    |res_0_V_write_assign_reg_113  |  16|   0|   16|          0|
    |sext_ln1118_reg_108           |  21|   0|   21|          0|
    |w2_V_load_1_reg_118           |   6|   0|    6|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  63|   0|   63|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2>.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2>.0.0.0 | return value |
|ap_start       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2>.0.0.0 | return value |
|ap_done        | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2>.0.0.0 | return value |
|ap_idle        | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2>.0.0.0 | return value |
|ap_ready       | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2>.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2>.0.0.0 | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2>.0.0.0 | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2>.0.0.0 | return value |
|data_V_read    |  in |   16|   ap_none  |                   data_V_read                  |    scalar    |
|w2_V_address0  | out |    1|  ap_memory |                      w2_V                      |     array    |
|w2_V_ce0       | out |    1|  ap_memory |                      w2_V                      |     array    |
|w2_V_q0        |  in |    6|  ap_memory |                      w2_V                      |     array    |
|w2_V_address1  | out |    1|  ap_memory |                      w2_V                      |     array    |
|w2_V_ce1       | out |    1|  ap_memory |                      w2_V                      |     array    |
|w2_V_q1        |  in |    6|  ap_memory |                      w2_V                      |     array    |
+---------------+-----+-----+------------+------------------------------------------------+--------------+

