INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/adder/adder.srcs/sim_1/new/adder_db.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_db
