#
# Octeon CN70XX CSR detail for Windriver Ejtag probes
#
# Copyright (c) 2016, Cavium Networks. All rights reserved.
#
(AGL_GMX_BAD_REG),11,Type=RSL,AGL,AGL_AGL_GMX_BAD_REG_HELP
T,Reserved-Reserved,1,29,Hex,8,AGL_AGL_GMX_BAD_REG_HELP,
O,TXPSH-TX FIFO overflow (RGMII0),Enable,Disable,30,1,AGL_AGL_GMX_BAD_REG_HELP,
O,TXPOP-TX FIFO underflow (RGMII0),Enable,Disable,31,1,AGL_AGL_GMX_BAD_REG_HELP,
O,OVRFLW-RX FIFO overflow (RGMII0),Enable,Disable,32,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,33,5,Hex,2,AGL_AGL_GMX_BAD_REG_HELP,
O,STATOVR-TX Statistics overflow,Enable,Disable,38,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,39,3,Hex,1,AGL_AGL_GMX_BAD_REG_HELP,
O,LOSTSTAT-TX Statistics data was over=written,Enable,Disable,42,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,43,19,Hex,5,AGL_AGL_GMX_BAD_REG_HELP,
O,OUT_OVR-Outbound data FIFO overflow,Enable,Disable,62,1,AGL_AGL_GMX_BAD_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,AGL_AGL_GMX_BAD_REG_HELP,

(AGL_GMX_BIST),2,Type=RSL,AGL,AGL_AGL_GMX_BIST_HELP
T,Reserved-Reserved,1,39,Hex,10,AGL_AGL_GMX_BIST_HELP,
T,STATUS-"BIST Results.,40,25,Hex,7,AGL_AGL_GMX_BIST_HELP,

(AGL_GMX_PRT0_CFG),13,Type=RSL,AGL,AGL_AGL_GMX_PRT0_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,AGL_AGL_GMX_PRT0_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,AGL_AGL_GMX_PRT0_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,BURST-Half=Duplex Burst Enable,Enable,Disable,58,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,TX_EN-Port enable.  Must be set for Octane to send,Enable,Disable,59,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,RX_EN-Port enable.  Must be set for Octane to receive,Enable,Disable,60,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,AGL_AGL_GMX_PRT0_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,AGL_AGL_GMX_PRT0_CFG_HELP,

(AGL_GMX_RX0_ADR_CAM0),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM0_HELP,

(AGL_GMX_RX0_ADR_CAM1),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM1_HELP,

(AGL_GMX_RX0_ADR_CAM2),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM2_HELP,

(AGL_GMX_RX0_ADR_CAM3),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM3_HELP,

(AGL_GMX_RX0_ADR_CAM4),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM4_HELP,

(AGL_GMX_RX0_ADR_CAM5),1,AGL_GMX_RX_ADR_CAM = Address Filtering Control,AGL,AGL_AGL_GMX_RX0_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,AGL_AGL_GMX_RX0_ADR_CAM5_HELP,

(AGL_GMX_RX0_ADR_CAM_EN),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_RX0_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,AGL_AGL_GMX_RX0_ADR_CAM_EN_HELP,

(AGL_GMX_RX0_ADR_CTL),4,Type=RSL,AGL,AGL_AGL_GMX_RX0_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_RX0_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,AGL_AGL_GMX_RX0_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,AGL_AGL_GMX_RX0_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,AGL_AGL_GMX_RX0_ADR_CTL_HELP,

(AGL_GMX_RX0_DECISION),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,AGL_AGL_GMX_RX0_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,AGL_AGL_GMX_RX0_DECISION_HELP,

(AGL_GMX_RX0_FRM_CHK),11,Type=RSL,AGL,AGL_AGL_GMX_RX0_FRM_CHK_HELP
T,Reserved-Reserved,1,54,Hex,14,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,NIBERR-Nibble error,Enable,Disable,55,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,RCVERR-Frame was received with packet data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX0_FRM_CHK_HELP,

(AGL_GMX_RX0_FRM_CTL),14,Type=RSL,AGL,AGL_AGL_GMX_RX0_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PAD_LEN-When set disables the length check for non=min,Enable,Disable,56,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,VLAN_LEN-When set disables the length check for VLAN pkts,Enable,Disable,57,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is less strict.,Enable,Disable,58,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,AGL_AGL_GMX_RX0_FRM_CTL_HELP,

(AGL_GMX_RX0_FRM_MAX),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_FRM_MAX_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_FRM_MAX_HELP,
T,LEN-Byte count for Max=sized frame check,49,16,Hex,4,AGL_AGL_GMX_RX0_FRM_MAX_HELP,

(AGL_GMX_RX0_FRM_MIN),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_FRM_MIN_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_FRM_MIN_HELP,
T,LEN-Byte count for Min=sized frame check,49,16,Hex,4,AGL_AGL_GMX_RX0_FRM_MIN_HELP,

(AGL_GMX_RX0_IFG),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_RX0_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,AGL_AGL_GMX_RX0_IFG_HELP,

(AGL_GMX_RX0_INT_EN),23,Type=RSL,AGL,AGL_AGL_GMX_RX0_INT_EN_HELP
T,Reserved-Reserved,1,34,Hex,9,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
T,Reserved-Reserved,36,9,Hex,3,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PHY_DUPX-Change in the RMGII inbound LinkDuplex,Enable,Disable,46,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PHY_SPD-Change in the RMGII inbound LinkSpeed,Enable,Disable,47,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PHY_LINK-Change in the RMGII inbound LinkStatus,Enable,Disable,48,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,RSVERR-Packet reserved opcodes,Enable,Disable,52,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble),Enable,Disable,55,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,RCVERR-Frame was received with RMGII Data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,AGL_AGL_GMX_RX0_INT_EN_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX0_INT_EN_HELP,

(AGL_GMX_RX0_INT_REG),23,Type=RSL,AGL,AGL_AGL_GMX_RX0_INT_REG_HELP
T,Reserved-Reserved,1,34,Hex,9,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
T,Reserved-Reserved,36,9,Hex,3,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PHY_DUPX-Change in the RGMII inbound LinkDuplex,Enable,Disable,46,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PHY_SPD-Change in the RGMII inbound LinkSpeed,Enable,Disable,47,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PHY_LINK-Change in the RGMII inbound LinkStatus,Enable,Disable,48,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,RSVERR-Packet reserved opcodes,Enable,Disable,52,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,NIBERR-Nibble error (hi_nibble != lo_nibble),Enable,Disable,55,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,RCVERR-Frame was received with Packet Data reception error,Enable,Disable,57,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,58,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,ALNERR-Frame was received with an alignment error,Enable,Disable,59,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,62,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,AGL_AGL_GMX_RX0_INT_REG_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,64,1,AGL_AGL_GMX_RX0_INT_REG_HELP,

(AGL_GMX_RX0_JABBER),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,AGL_AGL_GMX_RX0_JABBER_HELP,

(AGL_GMX_RX0_PAUSE_DROP_TIME),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_RX0_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,AGL_AGL_GMX_RX0_PAUSE_DROP_TIME_HELP,

(AGL_GMX_RX0_RX_INBND),4,AGL_GMX_RX_INBND = RGMII InBand Link Status,AGL,AGL_AGL_GMX_RX0_RX_INBND_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_RX0_RX_INBND_HELP,
O,DUPLEX-RGMII Inbound LinkDuplex,Enable,Disable,61,1,AGL_AGL_GMX_RX0_RX_INBND_HELP,
T,SPEED-RGMII Inbound LinkSpeed,62,2,Hex,1,AGL_AGL_GMX_RX0_RX_INBND_HELP,
O,STATUS-RGMII Inbound LinkStatus,Enable,Disable,64,1,AGL_AGL_GMX_RX0_RX_INBND_HELP,

(AGL_GMX_RX0_STATS_CTL),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_RX0_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,AGL_AGL_GMX_RX0_STATS_CTL_HELP,

(AGL_GMX_RX0_STATS_OCTS),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_HELP,

(AGL_GMX_RX0_STATS_OCTS_CTL),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_CTL_HELP,

(AGL_GMX_RX0_STATS_OCTS_DMAC),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_DMAC_HELP,

(AGL_GMX_RX0_STATS_OCTS_DRP),2,Type=RSL,AGL,AGL_AGL_GMX_RX0_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_RX0_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,AGL_AGL_GMX_RX0_STATS_OCTS_DRP_HELP,

(AGL_GMX_RX0_STATS_PKTS),2,Count of good received packets - packets that are not recognized as PAUSE,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_HELP,

(AGL_GMX_RX0_STATS_PKTS_BAD),2,Count of all packets received with some error that were not dropped,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_BAD_HELP,

(AGL_GMX_RX0_STATS_PKTS_CTL),2,Count of all packets received that were recognized as Flow Control or,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_CTL_HELP,

(AGL_GMX_RX0_STATS_PKTS_DMAC),2,Count of all packets received that were dropped by the dmac filter.,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DMAC_HELP,

(AGL_GMX_RX0_STATS_PKTS_DRP),2,Count of all packets received that were dropped due to a full receive,AGL,AGL_AGL_GMX_RX0_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,AGL_AGL_GMX_RX0_STATS_PKTS_DRP_HELP,

(AGL_GMX_RX0_UDD_SKP),4,Type=RSL,AGL,AGL_AGL_GMX_RX0_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,AGL_AGL_GMX_RX0_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,AGL_AGL_GMX_RX0_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,AGL_AGL_GMX_RX0_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,AGL_AGL_GMX_RX0_UDD_SKP_HELP,

(AGL_GMX_RX_BP_DROP0),2,Type=RSL,AGL,AGL_AGL_GMX_RX_BP_DROP0_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_RX_BP_DROP0_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,AGL_AGL_GMX_RX_BP_DROP0_HELP,

(AGL_GMX_RX_BP_OFF0),2,Type=RSL,AGL,AGL_AGL_GMX_RX_BP_OFF0_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_RX_BP_OFF0_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,AGL_AGL_GMX_RX_BP_OFF0_HELP,

(AGL_GMX_RX_BP_ON0),2,Type=RSL,AGL,AGL_AGL_GMX_RX_BP_ON0_HELP
T,Reserved-Reserved,1,55,Hex,14,AGL_AGL_GMX_RX_BP_ON0_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,AGL_AGL_GMX_RX_BP_ON0_HELP,

(AGL_GMX_RX_PRT_INFO),4,Type=RSL,AGL,AGL_AGL_GMX_RX_PRT_INFO_HELP
T,Reserved-Reserved,1,47,Hex,12,AGL_AGL_GMX_RX_PRT_INFO_HELP,
O,DROP-Port indication that data was dropped,Enable,Disable,48,1,AGL_AGL_GMX_RX_PRT_INFO_HELP,
T,Reserved-Reserved,49,15,Hex,4,AGL_AGL_GMX_RX_PRT_INFO_HELP,
O,COMMIT-Port indication that SOP was accepted,Enable,Disable,64,1,AGL_AGL_GMX_RX_PRT_INFO_HELP,

(AGL_GMX_RX_TX_STATUS),4,Type=RSL,AGL,AGL_AGL_GMX_RX_TX_STATUS_HELP
T,Reserved-Reserved,1,59,Hex,15,AGL_AGL_GMX_RX_TX_STATUS_HELP,
O,TX-Transmit data since last read,Enable,Disable,60,1,AGL_AGL_GMX_RX_TX_STATUS_HELP,
T,Reserved-Reserved,61,3,Hex,1,AGL_AGL_GMX_RX_TX_STATUS_HELP,
O,RX-Receive data since last read,Enable,Disable,64,1,AGL_AGL_GMX_RX_TX_STATUS_HELP,

(AGL_GMX_SMAC0),2,Type=RSL,AGL,AGL_AGL_GMX_SMAC0_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_SMAC0_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,AGL_AGL_GMX_SMAC0_HELP,

(AGL_GMX_STAT_BP),3,Type=RSL,AGL,AGL_AGL_GMX_STAT_BP_HELP
T,Reserved-Reserved,1,47,Hex,12,AGL_AGL_GMX_STAT_BP_HELP,
O,BP-Current TX stats BP state,Enable,Disable,48,1,AGL_AGL_GMX_STAT_BP_HELP,
T,CNT-Number of cycles that BP has been asserted,49,16,Hex,4,AGL_AGL_GMX_STAT_BP_HELP,

(AGL_GMX_TX0_APPEND),5,Type=RSL,AGL,AGL_AGL_GMX_TX0_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,AGL_AGL_GMX_TX0_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,AGL_AGL_GMX_TX0_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,AGL_AGL_GMX_TX0_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,AGL_AGL_GMX_TX0_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,AGL_AGL_GMX_TX0_APPEND_HELP,

(AGL_GMX_TX0_CLK),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_CLK_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_TX0_CLK_HELP,
T,CLK_CNT-Controls the RGMII TXC frequency,59,6,Hex,2,AGL_AGL_GMX_TX0_CLK_HELP,

(AGL_GMX_TX0_CTL),3,Type=RSL,AGL,AGL_AGL_GMX_TX0_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,AGL_AGL_GMX_TX0_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,AGL_AGL_GMX_TX0_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,AGL_AGL_GMX_TX0_CTL_HELP,

(AGL_GMX_TX0_MIN_PKT),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_TX0_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,AGL_AGL_GMX_TX0_MIN_PKT_HELP,

(AGL_GMX_TX0_PAUSE_PKT_INTERVAL),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a pause packet every (INTERVAL*512),49,16,Hex,4,AGL_AGL_GMX_TX0_PAUSE_PKT_INTERVAL_HELP,

(AGL_GMX_TX0_PAUSE_PKT_TIME),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed is outbnd pause pkts,49,16,Hex,4,AGL_AGL_GMX_TX0_PAUSE_PKT_TIME_HELP,

(AGL_GMX_TX0_PAUSE_TOGO),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,AGL_AGL_GMX_TX0_PAUSE_TOGO_HELP,

(AGL_GMX_TX0_PAUSE_ZERO),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_TX0_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,AGL_AGL_GMX_TX0_PAUSE_ZERO_HELP,

(AGL_GMX_TX0_SOFT_PAUSE),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX0_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,AGL_AGL_GMX_TX0_SOFT_PAUSE_HELP,

(AGL_GMX_TX0_STAT0),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT0_HELP,

(AGL_GMX_TX0_STAT1),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT1_HELP,

(AGL_GMX_TX0_STAT2),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_TX0_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,AGL_AGL_GMX_TX0_STAT2_HELP,

(AGL_GMX_TX0_STAT3),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT3_HELP,

(AGL_GMX_TX0_STAT4),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT4_HELP,

(AGL_GMX_TX0_STAT5),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT5_HELP,

(AGL_GMX_TX0_STAT6),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT6_HELP,

(AGL_GMX_TX0_STAT7),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT7_HELP,

(AGL_GMX_TX0_STAT8),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,AGL_AGL_GMX_TX0_STAT8_HELP,

(AGL_GMX_TX0_STAT9),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,AGL_AGL_GMX_TX0_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,AGL_AGL_GMX_TX0_STAT9_HELP,

(AGL_GMX_TX0_STATS_CTL),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_TX0_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,AGL_AGL_GMX_TX0_STATS_CTL_HELP,

(AGL_GMX_TX0_THRESH),2,Type=RSL,AGL,AGL_AGL_GMX_TX0_THRESH_HELP
T,Reserved-Reserved,1,58,Hex,15,AGL_AGL_GMX_TX0_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,59,6,Hex,2,AGL_AGL_GMX_TX0_THRESH_HELP,

(AGL_GMX_TX_BP),2,Type=RSL,AGL,AGL_AGL_GMX_TX_BP_HELP
T,Reserved-Reserved,1,63,Hex,16,AGL_AGL_GMX_TX_BP_HELP,
O,BP-Port BackPressure status,Enable,Disable,64,1,AGL_AGL_GMX_TX_BP_HELP,

(AGL_GMX_TX_COL_ATTEMPT),2,Type=RSL,AGL,AGL_AGL_GMX_TX_COL_ATTEMPT_HELP
T,Reserved-Reserved,1,59,Hex,15,AGL_AGL_GMX_TX_COL_ATTEMPT_HELP,
T,LIMIT-Collision Attempts,60,5,Hex,2,AGL_AGL_GMX_TX_COL_ATTEMPT_HELP,

(AGL_GMX_TX_IFG),3,Common,AGL,AGL_AGL_GMX_TX_IFG_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_TX_IFG_HELP,
T,IFG2-1/3 of the interframe gap timing,57,4,Hex,1,AGL_AGL_GMX_TX_IFG_HELP,
T,IFG1-2/3 of the interframe gap timing,61,4,Hex,1,AGL_AGL_GMX_TX_IFG_HELP,

(AGL_GMX_TX_INT_EN),12,Type=RSL,AGL,AGL_AGL_GMX_TX_INT_EN_HELP
T,Reserved-Reserved,1,43,Hex,11,AGL_AGL_GMX_TX_INT_EN_HELP,
O,PTP_LOST-A packet with a PTP request was not able to be,Enable,Disable,44,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,Reserved-Reserved,45,3,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
O,LATE_COL-TX Late Collision,Enable,Disable,48,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,Reserved-Reserved,49,3,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
O,XSDEF-TX Excessive deferral (halfdup mode only),Enable,Disable,52,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,Reserved-Reserved,53,3,Hex,1,AGL_AGL_GMX_TX_INT_EN_HELP,
O,XSCOL-TX Excessive collisions (halfdup mode only),Enable,Disable,56,1,AGL_AGL_GMX_TX_INT_EN_HELP,
T,Reserved-Reserved,57,5,Hex,2,AGL_AGL_GMX_TX_INT_EN_HELP,
O,UNDFLW-TX Underflow,Enable,Disable,62,1,AGL_AGL_GMX_TX_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,AGL_AGL_GMX_TX_INT_EN_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,AGL_AGL_GMX_TX_INT_EN_HELP,

(AGL_GMX_TX_INT_REG),12,Type=RSL,AGL,AGL_AGL_GMX_TX_INT_REG_HELP
T,Reserved-Reserved,1,43,Hex,11,AGL_AGL_GMX_TX_INT_REG_HELP,
O,PTP_LOST-A packet with a PTP request was not able to be,Enable,Disable,44,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,Reserved-Reserved,45,3,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
O,LATE_COL-TX Late Collision,Enable,Disable,48,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,Reserved-Reserved,49,3,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
O,XSDEF-TX Excessive deferral (halfdup mode only),Enable,Disable,52,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,AGL_AGL_GMX_TX_INT_REG_HELP,
O,XSCOL-TX Excessive collisions (halfdup mode only),Enable,Disable,56,1,AGL_AGL_GMX_TX_INT_REG_HELP,
T,Reserved-Reserved,57,5,Hex,2,AGL_AGL_GMX_TX_INT_REG_HELP,
O,UNDFLW-TX Underflow,Enable,Disable,62,1,AGL_AGL_GMX_TX_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,AGL_AGL_GMX_TX_INT_REG_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,AGL_AGL_GMX_TX_INT_REG_HELP,

(AGL_GMX_TX_JAM),2,Type=RSL,AGL,AGL_AGL_GMX_TX_JAM_HELP
T,Reserved-Reserved,1,56,Hex,14,AGL_AGL_GMX_TX_JAM_HELP,
T,JAM-Jam pattern,57,8,Hex,2,AGL_AGL_GMX_TX_JAM_HELP,

(AGL_GMX_TX_LFSR),2,Type=RSL,AGL,AGL_AGL_GMX_TX_LFSR_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX_LFSR_HELP,
T,LFSR-The current state of the LFSR used to feed random,49,16,Hex,4,AGL_AGL_GMX_TX_LFSR_HELP,

(AGL_GMX_TX_OVR_BP),6,Type=RSL,AGL,AGL_AGL_GMX_TX_OVR_BP_HELP
T,Reserved-Reserved,1,55,Hex,14,AGL_AGL_GMX_TX_OVR_BP_HELP,
O,EN-Per port Enable back pressure override,Enable,Disable,56,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
T,Reserved-Reserved,57,3,Hex,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
O,BP-Port BackPressure status to use,Enable,Disable,60,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
T,Reserved-Reserved,61,3,Hex,1,AGL_AGL_GMX_TX_OVR_BP_HELP,
O,IGN_FULL-Ignore the RX FIFO full when computing BP,Enable,Disable,64,1,AGL_AGL_GMX_TX_OVR_BP_HELP,

(AGL_GMX_TX_PAUSE_PKT_DMAC),2,Type=RSL,AGL,AGL_AGL_GMX_TX_PAUSE_PKT_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,AGL_AGL_GMX_TX_PAUSE_PKT_DMAC_HELP,
T,DMAC-The DMAC field placed is outbnd pause pkts,17,48,Hex,12,AGL_AGL_GMX_TX_PAUSE_PKT_DMAC_HELP,

(AGL_GMX_TX_PAUSE_PKT_TYPE),2,Type=RSL,AGL,AGL_AGL_GMX_TX_PAUSE_PKT_TYPE_HELP
T,Reserved-Reserved,1,48,Hex,12,AGL_AGL_GMX_TX_PAUSE_PKT_TYPE_HELP,
T,TYPE-The TYPE field placed is outbnd pause pkts,49,16,Hex,4,AGL_AGL_GMX_TX_PAUSE_PKT_TYPE_HELP,

(AGL_GMX_WOL_CTL),6,Type=RSL,AGL,AGL_AGL_GMX_WOL_CTL_HELP
T,Reserved-Reserved,1,31,Hex,8,AGL_AGL_GMX_WOL_CTL_HELP,
O,MAGIC_EN-Port enable for magic pkt WOL event detection.,Enable,Disable,32,1,AGL_AGL_GMX_WOL_CTL_HELP,
T,Reserved-Reserved,33,15,Hex,4,AGL_AGL_GMX_WOL_CTL_HELP,
O,DIRECT_EN-Port enable for directed pkt WOL event detection.,Enable,Disable,48,1,AGL_AGL_GMX_WOL_CTL_HELP,
T,Reserved-Reserved,49,15,Hex,4,AGL_AGL_GMX_WOL_CTL_HELP,
O,EN-Enter WOL mode.,Enable,Disable,64,1,AGL_AGL_GMX_WOL_CTL_HELP,

(AGL_PRT0_CTL),22,Type=RSL,AGL,AGL_AGL_PRT0_CTL_HELP
O,DRV_BYP-When set bypass the compensation controller and use,Enable,Disable,1,1,AGL_AGL_PRT0_CTL_HELP,
T,Reserved-Reserved,2,2,Hex,1,AGL_AGL_PRT0_CTL_HELP,
T,CMP_PCTL-PCTL drive strength from the HW compensation controller,4,5,Hex,2,AGL_AGL_PRT0_CTL_HELP,
T,Reserved-Reserved,9,3,Hex,1,AGL_AGL_PRT0_CTL_HELP,
T,CMP_NCTL-NCTL drive strength from the HW compensation controller,12,5,Hex,2,AGL_AGL_PRT0_CTL_HELP,
T,Reserved-Reserved,17,3,Hex,1,AGL_AGL_PRT0_CTL_HELP,
T,DRV_PCTL-PCTL drive strength to use in bypass mode.,20,5,Hex,2,AGL_AGL_PRT0_CTL_HELP,
T,Reserved-Reserved,25,3,Hex,1,AGL_AGL_PRT0_CTL_HELP,
T,DRV_NCTL-NCTL drive strength to use in bypass mode.,28,5,Hex,2,AGL_AGL_PRT0_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,AGL_AGL_PRT0_CTL_HELP,
T,CLK_SET-The clock delay as determined by the on board HW DLL,34,7,Hex,2,AGL_AGL_PRT0_CTL_HELP,
O,CLKRX_BYP-Bypass the RX clock delay setting,Enable,Disable,41,1,AGL_AGL_PRT0_CTL_HELP,
T,CLKRX_SET-RX clock delay setting to use in bypass mode,42,7,Hex,2,AGL_AGL_PRT0_CTL_HELP,
O,CLKTX_BYP-Bypass the TX clock delay setting,Enable,Disable,49,1,AGL_AGL_PRT0_CTL_HELP,
T,CLKTX_SET-TX clock delay setting to use in bypass mode,50,7,Hex,2,AGL_AGL_PRT0_CTL_HELP,
T,REFCLK_SEL-Select the refclk to use.  Normal RGMII specification requires a 125MHz oscillator.  In,57,2,Hex,1,AGL_AGL_PRT0_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,59,1,AGL_AGL_PRT0_CTL_HELP,
O,DLLRST-DLL Reset,Enable,Disable,60,1,AGL_AGL_PRT0_CTL_HELP,
O,COMP-Compensation Enable,Enable,Disable,61,1,AGL_AGL_PRT0_CTL_HELP,
O,ENABLE-Port Enable,Enable,Disable,62,1,AGL_AGL_PRT0_CTL_HELP,
O,CLKRST-DLL CLK Reset,Enable,Disable,63,1,AGL_AGL_PRT0_CTL_HELP,
O,MODE-Port Mode,Enable,Disable,64,1,AGL_AGL_PRT0_CTL_HELP,

(BCH_BIST_RESULT),4,This register provides access to internal BIST results. Each bit is the BIST result of an,BCH,BCH_BCH_BIST_RESULT_HELP
T,Reserved-Reserved,1,58,Hex,15,BCH_BCH_BIST_RESULT_HELP,
O,NCB_OUB-BIST result of the NCB_OUB memories.,Enable,Disable,59,1,BCH_BCH_BIST_RESULT_HELP,
O,NCB_INB-BIST result of the NCB_INB memories.,Enable,Disable,60,1,BCH_BCH_BIST_RESULT_HELP,
T,DAT-BIST result of the DAT memories.,61,4,Hex,1,BCH_BCH_BIST_RESULT_HELP,

(BCH_CMD_BUF),5,This register sets the command-buffer parameters.,BCH,BCH_BCH_CMD_BUF_HELP
T,Reserved-Reserved,1,6,Hex,2,BCH_BCH_CMD_BUF_HELP,
T,DWB-Number of DontWriteBacks.,7,9,Hex,3,BCH_BCH_CMD_BUF_HELP,
T,POOL-Free list used to free command buffer segments.,16,3,Hex,1,BCH_BCH_CMD_BUF_HELP,
T,SIZE-Number of uint64s per command buffer segment.,19,13,Hex,4,BCH_BCH_CMD_BUF_HELP,
T,PTR-Initial command buffer pointer[39:7] (128B=aligned).,32,33,Hex,9,BCH_BCH_CMD_BUF_HELP,

(BCH_CTL),9,Type=RSL,BCH,BCH_BCH_CTL_HELP
T,Reserved-Reserved,1,41,Hex,11,BCH_BCH_CTL_HELP,
O,FREE_ENA-Enable freeing of command buffers.,Enable,Disable,42,1,BCH_BCH_CTL_HELP,
T,EARLY_TERM-Threshold of zero delta iterations before declaring early termination.,43,4,Hex,1,BCH_BCH_CTL_HELP,
O,ONE_CMD-Execute a single operation at a time.  Diagnostic only.,Enable,Disable,47,1,BCH_BCH_CTL_HELP,
O,ERASE_DISABLE-When ERASE_DISABLE=0 erased blocks bypass the BCH correction.   The 16B result word,Enable,Disable,48,1,BCH_BCH_CTL_HELP,
T,Reserved-Reserved,49,10,Hex,3,BCH_BCH_CTL_HELP,
T,MAX_READ-Maximum number of outstanding data read commands. MAX_READ is a throttle to control IOB,59,4,Hex,1,BCH_BCH_CTL_HELP,
O,STORE_LE-Force STORE0 byte write address to little endian.,Enable,Disable,63,1,BCH_BCH_CTL_HELP,
O,RESET-Reset oneshot pulse (lasts for 4 cycles).,Enable,Disable,64,1,BCH_BCH_CTL_HELP,

(BCH_ERR_CFG),4,Type=RSL,BCH,BCH_BCH_ERR_CFG_HELP
T,Reserved-Reserved,1,46,Hex,12,BCH_BCH_ERR_CFG_HELP,
T,DAT_FLIP-Testing feature. Flip syndrome bits <1:0> on writes to the DAT ram to test single=bit or,47,2,Hex,1,BCH_BCH_ERR_CFG_HELP,
T,Reserved-Reserved,49,15,Hex,4,BCH_BCH_ERR_CFG_HELP,
O,DAT_COR_DIS-Disable ECC corrector on DAT RAM.,Enable,Disable,64,1,BCH_BCH_ERR_CFG_HELP,

(BCH_GEN_INT),4,Type=RSL,BCH,BCH_BCH_GEN_INT_HELP
T,Reserved-Reserved,1,61,Hex,16,BCH_BCH_GEN_INT_HELP,
O,DAT_DBE-An ECC uncorrectable error has occurred in the DAT RAM.,Enable,Disable,62,1,BCH_BCH_GEN_INT_HELP,
O,DAT_SBE-An ECC correctable error has occurred in the DAT RAM.,Enable,Disable,63,1,BCH_BCH_GEN_INT_HELP,
O,DOORBELL-Error bit indicating a doorbell count has overflowed.,Enable,Disable,64,1,BCH_BCH_GEN_INT_HELP,

(BCH_GEN_INT_EN),4,When a mask bit is set the corresponding interrupt is enabled.,BCH,BCH_BCH_GEN_INT_EN_HELP
T,Reserved-Reserved,1,61,Hex,16,BCH_BCH_GEN_INT_EN_HELP,
O,DAT_DBE-Interrupt=enable bit mask corresponding to the error mask in BCH_GEN_INT.,Enable,Disable,62,1,BCH_BCH_GEN_INT_EN_HELP,
O,DAT_SBE-Interrupt=enable bit mask corresponding to the error mask in BCH_GEN_INT.,Enable,Disable,63,1,BCH_BCH_GEN_INT_EN_HELP,
O,DOORBELL-Interrupt=enable bit mask corresponding to the error mask in BCH_GEN_INT.,Enable,Disable,64,1,BCH_BCH_GEN_INT_EN_HELP,

(CIU_BIST),2,Type=NCB,CIU,CIU_CIU_BIST_HELP
T,Reserved-Reserved,1,61,Hex,16,CIU_CIU_BIST_HELP,
T,BIST-BIST Results.,62,3,Hex,1,CIU_CIU_BIST_HELP,

(CIU_CIB_L2C_EN0),24,Type=NCB,CIU,CIU_CIU_CIB_L2C_EN0_HELP
T,Reserved-Reserved,1,41,Hex,11,CIU_CIU_CIB_L2C_EN0_HELP,
O,CBCX_INT_IOCCMDDBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,42,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,CBCX_INT_IOCCMDSBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,43,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,CBCX_INT_RSDDBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,44,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,CBCX_INT_RSDSBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,45,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,MCIX_INT_VBFDBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,46,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,MCIX_INT_VBFSBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,47,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_RTGDBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,48,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_RTGSBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,49,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_RDDISLMC-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,50,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_WRDISLMC-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,51,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_BIGRD-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,52,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_BIGWR-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,53,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_HOLERD-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,54,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_HOLEWR-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,55,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_NOWAY-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,56,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_TAGDBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,57,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_TAGSBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,58,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_FBFDBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,59,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_FBFSBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,60,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_SBFDBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,61,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_SBFSBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,62,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_L2DDBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,63,1,CIU_CIU_CIB_L2C_EN0_HELP,
O,TADX_INT_L2DSBE-Enable corresponding CIU_CIB_L2C_RAW bit.,Enable,Disable,64,1,CIU_CIU_CIB_L2C_EN0_HELP,

(CIU_CIB_L2C_RAW0),24,Type=NCB,CIU,CIU_CIU_CIB_L2C_RAW0_HELP
T,Reserved-Reserved,1,41,Hex,11,CIU_CIU_CIB_L2C_RAW0_HELP,
O,CBCX_INT_IOCCMDDBE-Set when L2C_CBC0_INT[IOCCMDDBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,42,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,CBCX_INT_IOCCMDSBE-Set when L2C_CBC0_INT[IOCCMDSBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,43,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,CBCX_INT_RSDDBE-Set when L2C_CBC0_INT[RSDDBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,44,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,CBCX_INT_RSDSBE-Set when L2C_CBC0_INT[RSDSBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,45,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,MCIX_INT_VBFDBE-Set when L2C_MCI0_INT[VBFDBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,46,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,MCIX_INT_VBFSBE-Set when L2C_MCI0_INT[VBFSBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,47,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_RTGDBE-Set when L2C_TAD0_INT[RTGDBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,48,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_RTGSBE-Set when L2C_TAD0_INT[RTGSBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,49,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_RDDISLMC-Set when L2C_TAD0_INT[RDDISLMC] set. Edge=sensitive interrupt so software should clear,Enable,Disable,50,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_WRDISLMC-Set when L2C_TAD0_INT[WRDISLMC] set. Edge=sensitive interrupt so software should clear,Enable,Disable,51,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_BIGRD-Set when L2C_TAD0_INT[BIGRD] set. Edge=sensitive interrupt so software should clear,Enable,Disable,52,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_BIGWR-Set when L2C_TAD0_INT[BIGWR] set. Edge=sensitive interrupt so software should clear,Enable,Disable,53,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_HOLERD-Set when L2C_TAD0_INT[HOLERD] set. Edge=sensitive interrupt so software should clear,Enable,Disable,54,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_HOLEWR-Set when L2C_TAD0_INT[HOLEWR] set. Edge=sensitive interrupt so software should clear,Enable,Disable,55,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_NOWAY-Set when L2C_TAD0_INT[NOWAY] set. Edge=sensitive interrupt so software should clear,Enable,Disable,56,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_TAGDBE-Set when L2C_TAD0_INT[TAGDBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,57,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_TAGSBE-Set when L2C_TAD0_INT[TAGSBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,58,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_FBFDBE-Set when L2C_TAD0_INT[FBFDBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,59,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_FBFSBE-Set when L2C_TAD0_INT[FBFSBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,60,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_SBFDBE-Set when L2C_TAD0_INT[SBFDBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,61,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_SBFSBE-Set when L2C_TAD0_INT[SBFSBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,62,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_L2DDBE-Set when L2C_TAD0_INT[L2DDBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,63,1,CIU_CIU_CIB_L2C_RAW0_HELP,
O,TADX_INT_L2DSBE-Set when L2C_TAD0_INT[L2DSBE] set. Edge=sensitive interrupt so software should clear,Enable,Disable,64,1,CIU_CIU_CIB_L2C_RAW0_HELP,

(CIU_CIB_LMC0_EN000),7,Type=NCB,CIU,CIU_CIU_CIB_LMC0_EN000_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_CIB_LMC0_EN000_HELP,
O,INT_DDR_ERR-Enable corresponding CIU_CIB_LMC_RAW bit.,Enable,Disable,53,1,CIU_CIU_CIB_LMC0_EN000_HELP,
O,INT_DLC_DED-Enable corresponding CIU_CIB_LMC_RAW bit.,Enable,Disable,54,1,CIU_CIU_CIB_LMC0_EN000_HELP,
O,INT_DLC_SEC-Enable corresponding CIU_CIB_LMC_RAW bit.,Enable,Disable,55,1,CIU_CIU_CIB_LMC0_EN000_HELP,
T,INT_DED_ERRX-Enable corresponding CIU_CIB_LMC_RAW bit.,56,4,Hex,1,CIU_CIU_CIB_LMC0_EN000_HELP,
T,INT_SEC_ERRX-Enable corresponding CIU_CIB_LMC_RAW bit.,60,4,Hex,1,CIU_CIU_CIB_LMC0_EN000_HELP,
O,INT_NXM_WR_ERR-Enable corresponding CIU_CIB_LMC_RAW bit.,Enable,Disable,64,1,CIU_CIU_CIB_LMC0_EN000_HELP,

(CIU_CIB_LMC0_RAW000),7,Type=NCB,CIU,CIU_CIU_CIB_LMC0_RAW000_HELP
T,Reserved-Reserved,1,52,Hex,13,CIU_CIU_CIB_LMC0_RAW000_HELP,
O,INT_DDR_ERR-Set when LMC0_INT[DDR_ERR] set. Edge=sensitive interrupt so software should clear,Enable,Disable,53,1,CIU_CIU_CIB_LMC0_RAW000_HELP,
O,INT_DLC_DED-Set when LMC0_INT[DLCRAM_DED_ERR] set. Edge=sensitive interrupt so software should clear,Enable,Disable,54,1,CIU_CIU_CIB_LMC0_RAW000_HELP,
O,INT_DLC_SEC-Set when LMC0_INT[DLCRAM_SEC_ERR] set. Edge=sensitive interrupt so software should clear,Enable,Disable,55,1,CIU_CIU_CIB_LMC0_RAW000_HELP,
T,INT_DED_ERRX-Set when LMC0_INT[DED_ERR<b>] set. Edge=sensitive interrupts so software should clear,56,4,Hex,1,CIU_CIU_CIB_LMC0_RAW000_HELP,
T,INT_SEC_ERRX-Set when LMC0_INT[SEC_ERR<b>] set. Edge=sensitive interrupts so software should clear,60,4,Hex,1,CIU_CIU_CIB_LMC0_RAW000_HELP,
O,INT_NXM_WR_ERR-Set when LMC0_INT[NXM_WR_ERR] set. Edge=sensitive interrupt so software should clear,Enable,Disable,64,1,CIU_CIU_CIB_LMC0_RAW000_HELP,

(CIU_CIB_OCLA0_EN000),11,Type=NCB,CIU,CIU_CIU_CIB_OCLA0_EN000_HELP
T,Reserved-Reserved,1,49,Hex,13,CIU_CIU_CIB_OCLA0_EN000_HELP,
O,STATE_DDRFULL-Enable corresponding CIU_CIB_OCLA_RAW bit.,Enable,Disable,50,1,CIU_CIU_CIB_OCLA0_EN000_HELP,
O,STATE_WMARK-Enable corresponding CIU_CIB_OCLA_RAW bit.,Enable,Disable,51,1,CIU_CIU_CIB_OCLA0_EN000_HELP,
O,STATE_OVERFULL-Enable corresponding CIU_CIB_OCLA_RAW bit.,Enable,Disable,52,1,CIU_CIU_CIB_OCLA0_EN000_HELP,
O,STATE_TRIGFULL-Enable corresponding CIU_CIB_OCLA_RAW bit.,Enable,Disable,53,1,CIU_CIU_CIB_OCLA0_EN000_HELP,
O,STATE_CAPTURED-Enable corresponding CIU_CIB_OCLA_RAW bit.,Enable,Disable,54,1,CIU_CIU_CIB_OCLA0_EN000_HELP,
O,STATE_FSM1_INT-Enable corresponding CIU_CIB_OCLA_RAW bit.,Enable,Disable,55,1,CIU_CIU_CIB_OCLA0_EN000_HELP,
O,STATE_FSM0_INT-Enable corresponding CIU_CIB_OCLA_RAW bit.,Enable,Disable,56,1,CIU_CIU_CIB_OCLA0_EN000_HELP,
T,STATE_MCDX-Enable corresponding CIU_CIB_OCLA_RAW bit.,57,3,Hex,1,CIU_CIU_CIB_OCLA0_EN000_HELP,
O,STATE_TRIG-Enable corresponding CIU_CIB_OCLA_RAW bit.,Enable,Disable,60,1,CIU_CIU_CIB_OCLA0_EN000_HELP,
T,STATE_OVFLX-Enable corresponding CIU_CIB_OCLA_RAW bit.,61,4,Hex,1,CIU_CIU_CIB_OCLA0_EN000_HELP,

(CIU_CIB_OCLA0_RAW000),11,Type=NCB,CIU,CIU_CIU_CIB_OCLA0_RAW000_HELP
T,Reserved-Reserved,1,49,Hex,13,CIU_CIU_CIB_OCLA0_RAW000_HELP,
O,STATE_DDRFULL-Set when OCLA0_STATE_INT[DDRFULL] set. Edge=sensitive interrupt so software should clear,Enable,Disable,50,1,CIU_CIU_CIB_OCLA0_RAW000_HELP,
O,STATE_WMARK-Set when OCLA0_STATE_INT[WMARK] set. Edge=sensitive interrupt so software should clear,Enable,Disable,51,1,CIU_CIU_CIB_OCLA0_RAW000_HELP,
O,STATE_OVERFULL-Set when OCLA0_STATE_INT[OVERFULL] set. Edge=sensitive interrupt so software should clear,Enable,Disable,52,1,CIU_CIU_CIB_OCLA0_RAW000_HELP,
O,STATE_TRIGFULL-Set when OCLA0_STATE_INT[TRIGFULL] set. Edge=sensitive interrupt so software should clear,Enable,Disable,53,1,CIU_CIU_CIB_OCLA0_RAW000_HELP,
O,STATE_CAPTURED-Set when OCLA0_STATE_INT[CAPTURED] set. Edge=sensitive interrupt so software should clear,Enable,Disable,54,1,CIU_CIU_CIB_OCLA0_RAW000_HELP,
O,STATE_FSM1_INT-Set when OCLA0_STATE_INT[FSM1_INT] set. Edge=sensitive interrupt so software should clear,Enable,Disable,55,1,CIU_CIU_CIB_OCLA0_RAW000_HELP,
O,STATE_FSM0_INT-Set when OCLA0_STATE_INT[FSM0_INT] set. Edge=sensitive interrupt so software should clear,Enable,Disable,56,1,CIU_CIU_CIB_OCLA0_RAW000_HELP,
T,STATE_MCDX-Set when OCLA0_STATE_INT[MCD<b>] set. Edge=sensitive interrupts so software should clear,57,3,Hex,1,CIU_CIU_CIB_OCLA0_RAW000_HELP,
O,STATE_TRIG-Set when OCLA0_STATE_INT[TRIG] set. Edge=sensitive interrupt so software should clear,Enable,Disable,60,1,CIU_CIU_CIB_OCLA0_RAW000_HELP,
T,STATE_OVFLX-Set when OCLA0_STATE_INT[OVFL<b>] set. Edge=sensitive interrupts so software should clear,61,4,Hex,1,CIU_CIU_CIB_OCLA0_RAW000_HELP,

(CIU_CIB_RST_EN0),3,Type=NCB,CIU,CIU_CIU_CIB_RST_EN0_HELP
T,Reserved-Reserved,1,58,Hex,15,CIU_CIU_CIB_RST_EN0_HELP,
T,INT_PERSTX-Enable corresponding CIU_CIB_RST_RAW bit.,59,3,Hex,1,CIU_CIU_CIB_RST_EN0_HELP,
T,INT_LINKX-Enable corresponding CIU_CIB_RST_RAW bit.,62,3,Hex,1,CIU_CIU_CIB_RST_EN0_HELP,

(CIU_CIB_RST_RAW0),3,Type=NCB,CIU,CIU_CIU_CIB_RST_RAW0_HELP
T,Reserved-Reserved,1,58,Hex,15,CIU_CIU_CIB_RST_RAW0_HELP,
T,INT_PERSTX-Set when RST_INT[PERST<a>] set. Edge=sensitive interrupts so software should clear,59,3,Hex,1,CIU_CIU_CIB_RST_RAW0_HELP,
T,INT_LINKX-Set when RST_INT[RST_LINK<a>] set. Edge=sensitive interrupts so software should clear,62,3,Hex,1,CIU_CIU_CIB_RST_RAW0_HELP,

(CIU_CIB_SATA_EN0),5,Type=NCB,CIU,CIU_CIU_CIB_SATA_EN0_HELP
T,Reserved-Reserved,1,60,Hex,15,CIU_CIU_CIB_SATA_EN0_HELP,
O,UAHC_PME_REQ_IP-Enable corresponding CIU_CIB_SATA_RAW bit.,Enable,Disable,61,1,CIU_CIU_CIB_SATA_EN0_HELP,
O,UAHC_INTRQ_IP-Enable corresponding CIU_CIB_SATA_RAW bit.,Enable,Disable,62,1,CIU_CIU_CIB_SATA_EN0_HELP,
O,INTSTAT_XM_BAD_DMA-Enable corresponding CIU_CIB_SATA_RAW bit.,Enable,Disable,63,1,CIU_CIU_CIB_SATA_EN0_HELP,
O,INTSTAT_XS_NCB_OOB-Enable corresponding CIU_CIB_SATA_RAW bit.,Enable,Disable,64,1,CIU_CIU_CIB_SATA_EN0_HELP,

(CIU_CIB_SATA_RAW0),5,Type=NCB,CIU,CIU_CIU_CIB_SATA_RAW0_HELP
T,Reserved-Reserved,1,60,Hex,15,CIU_CIU_CIB_SATA_RAW0_HELP,
O,UAHC_PME_REQ_IP-Summary for chip=internal level=sensitive interrupt that is asserted any of,Enable,Disable,61,1,CIU_CIU_CIB_SATA_RAW0_HELP,
O,UAHC_INTRQ_IP-Summary for chip=internal level=sensitive interrupt that is asserted when any bit in,Enable,Disable,62,1,CIU_CIU_CIB_SATA_RAW0_HELP,
O,INTSTAT_XM_BAD_DMA-Set when SATA_UCTL_INTSTAT[XM_BAD_DMA] set. Edge=sensitive interrupt so software should,Enable,Disable,63,1,CIU_CIU_CIB_SATA_RAW0_HELP,
O,INTSTAT_XS_NCB_OOB-Set when SATA_UCTL_INTSTAT[XS_NCB_OOB] set. Edge=sensitive interrupt so software should,Enable,Disable,64,1,CIU_CIU_CIB_SATA_RAW0_HELP,

(CIU_CIB_USBDRD0_EN000),12,Type=NCB,CIU,CIU_CIU_CIB_USBDRD0_EN000_HELP
T,Reserved-Reserved,1,53,Hex,14,CIU_CIU_CIB_USBDRD0_EN000_HELP,
O,UAHC_DEV_INT-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,54,1,CIU_CIU_CIB_USBDRD0_EN000_HELP,
O,UAHC_IMANX_IP-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,55,1,CIU_CIU_CIB_USBDRD0_EN000_HELP,
O,UAHC_USBSTS_HSE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,56,1,CIU_CIU_CIB_USBDRD0_EN000_HELP,
O,INTSTAT_RAM2_DBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,57,1,CIU_CIU_CIB_USBDRD0_EN000_HELP,
O,INTSTAT_RAM2_SBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,58,1,CIU_CIU_CIB_USBDRD0_EN000_HELP,
O,INTSTAT_RAM1_DBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,59,1,CIU_CIU_CIB_USBDRD0_EN000_HELP,
O,INTSTAT_RAM1_SBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,60,1,CIU_CIU_CIB_USBDRD0_EN000_HELP,
O,INTSTAT_RAM0_DBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,61,1,CIU_CIU_CIB_USBDRD0_EN000_HELP,
O,INTSTAT_RAM0_SBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,62,1,CIU_CIU_CIB_USBDRD0_EN000_HELP,
O,INTSTAT_XM_BAD_DMA-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,63,1,CIU_CIU_CIB_USBDRD0_EN000_HELP,
O,INTSTAT_XS_NCB_OOB-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,64,1,CIU_CIU_CIB_USBDRD0_EN000_HELP,

(CIU_CIB_USBDRD1_EN000),12,Type=NCB,CIU,CIU_CIU_CIB_USBDRD1_EN000_HELP
T,Reserved-Reserved,1,53,Hex,14,CIU_CIU_CIB_USBDRD1_EN000_HELP,
O,UAHC_DEV_INT-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,54,1,CIU_CIU_CIB_USBDRD1_EN000_HELP,
O,UAHC_IMANX_IP-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,55,1,CIU_CIU_CIB_USBDRD1_EN000_HELP,
O,UAHC_USBSTS_HSE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,56,1,CIU_CIU_CIB_USBDRD1_EN000_HELP,
O,INTSTAT_RAM2_DBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,57,1,CIU_CIU_CIB_USBDRD1_EN000_HELP,
O,INTSTAT_RAM2_SBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,58,1,CIU_CIU_CIB_USBDRD1_EN000_HELP,
O,INTSTAT_RAM1_DBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,59,1,CIU_CIU_CIB_USBDRD1_EN000_HELP,
O,INTSTAT_RAM1_SBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,60,1,CIU_CIU_CIB_USBDRD1_EN000_HELP,
O,INTSTAT_RAM0_DBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,61,1,CIU_CIU_CIB_USBDRD1_EN000_HELP,
O,INTSTAT_RAM0_SBE-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,62,1,CIU_CIU_CIB_USBDRD1_EN000_HELP,
O,INTSTAT_XM_BAD_DMA-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,63,1,CIU_CIU_CIB_USBDRD1_EN000_HELP,
O,INTSTAT_XS_NCB_OOB-Enable corresponding CIU_CIB_USBDRD(0..1)_RAW bit.,Enable,Disable,64,1,CIU_CIU_CIB_USBDRD1_EN000_HELP,

(CIU_CIB_USBDRD0_RAW000),12,Type=NCB,CIU,CIU_CIU_CIB_USBDRD0_RAW000_HELP
T,Reserved-Reserved,1,53,Hex,14,CIU_CIU_CIB_USBDRD0_RAW000_HELP,
O,UAHC_DEV_INT-Summary for chip=internal level=sensitive interrupt that is asserted when corresponding,Enable,Disable,54,1,CIU_CIU_CIB_USBDRD0_RAW000_HELP,
O,UAHC_IMANX_IP-Summary for chip=internal level=sensitive interrupt that is asserted when corresponding,Enable,Disable,55,1,CIU_CIU_CIB_USBDRD0_RAW000_HELP,
O,UAHC_USBSTS_HSE-Summary for chip=internal level=sensitive interrupt that is asserted when corresponding,Enable,Disable,56,1,CIU_CIU_CIB_USBDRD0_RAW000_HELP,
O,INTSTAT_RAM2_DBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM2_DBE] set. Edge=sensitive interrupt,Enable,Disable,57,1,CIU_CIU_CIB_USBDRD0_RAW000_HELP,
O,INTSTAT_RAM2_SBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM2_SBE] set. Edge=sensitive interrupt,Enable,Disable,58,1,CIU_CIU_CIB_USBDRD0_RAW000_HELP,
O,INTSTAT_RAM1_DBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM1_DBE] set. Edge=sensitive interrupt,Enable,Disable,59,1,CIU_CIU_CIB_USBDRD0_RAW000_HELP,
O,INTSTAT_RAM1_SBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM1_SBE] set. Edge=sensitive interrupt,Enable,Disable,60,1,CIU_CIU_CIB_USBDRD0_RAW000_HELP,
O,INTSTAT_RAM0_DBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM0_DBE] set. Edge=sensitive interrupt,Enable,Disable,61,1,CIU_CIU_CIB_USBDRD0_RAW000_HELP,
O,INTSTAT_RAM0_SBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM0_SBE] set. Edge=sensitive interrupt,Enable,Disable,62,1,CIU_CIU_CIB_USBDRD0_RAW000_HELP,
O,INTSTAT_XM_BAD_DMA-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[XM_BAD_DMA] set. Edge=sensitive,Enable,Disable,63,1,CIU_CIU_CIB_USBDRD0_RAW000_HELP,
O,INTSTAT_XS_NCB_OOB-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[XS_NCB_OOB] set. Edge=sensitive,Enable,Disable,64,1,CIU_CIU_CIB_USBDRD0_RAW000_HELP,

(CIU_CIB_USBDRD1_RAW000),12,Type=NCB,CIU,CIU_CIU_CIB_USBDRD1_RAW000_HELP
T,Reserved-Reserved,1,53,Hex,14,CIU_CIU_CIB_USBDRD1_RAW000_HELP,
O,UAHC_DEV_INT-Summary for chip=internal level=sensitive interrupt that is asserted when corresponding,Enable,Disable,54,1,CIU_CIU_CIB_USBDRD1_RAW000_HELP,
O,UAHC_IMANX_IP-Summary for chip=internal level=sensitive interrupt that is asserted when corresponding,Enable,Disable,55,1,CIU_CIU_CIB_USBDRD1_RAW000_HELP,
O,UAHC_USBSTS_HSE-Summary for chip=internal level=sensitive interrupt that is asserted when corresponding,Enable,Disable,56,1,CIU_CIU_CIB_USBDRD1_RAW000_HELP,
O,INTSTAT_RAM2_DBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM2_DBE] set. Edge=sensitive interrupt,Enable,Disable,57,1,CIU_CIU_CIB_USBDRD1_RAW000_HELP,
O,INTSTAT_RAM2_SBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM2_SBE] set. Edge=sensitive interrupt,Enable,Disable,58,1,CIU_CIU_CIB_USBDRD1_RAW000_HELP,
O,INTSTAT_RAM1_DBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM1_DBE] set. Edge=sensitive interrupt,Enable,Disable,59,1,CIU_CIU_CIB_USBDRD1_RAW000_HELP,
O,INTSTAT_RAM1_SBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM1_SBE] set. Edge=sensitive interrupt,Enable,Disable,60,1,CIU_CIU_CIB_USBDRD1_RAW000_HELP,
O,INTSTAT_RAM0_DBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM0_DBE] set. Edge=sensitive interrupt,Enable,Disable,61,1,CIU_CIU_CIB_USBDRD1_RAW000_HELP,
O,INTSTAT_RAM0_SBE-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[RAM0_SBE] set. Edge=sensitive interrupt,Enable,Disable,62,1,CIU_CIU_CIB_USBDRD1_RAW000_HELP,
O,INTSTAT_XM_BAD_DMA-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[XM_BAD_DMA] set. Edge=sensitive,Enable,Disable,63,1,CIU_CIU_CIB_USBDRD1_RAW000_HELP,
O,INTSTAT_XS_NCB_OOB-Set when corresponding USBDRD(0..1)_UCTL_INTSTAT[XS_NCB_OOB] set. Edge=sensitive,Enable,Disable,64,1,CIU_CIU_CIB_USBDRD1_RAW000_HELP,

(CIU_DINT),2,Type=NCB,CIU,CIU_CIU_DINT_HELP
T,Reserved-Reserved,1,60,Hex,15,CIU_CIU_DINT_HELP,
T,DINT-Send DINT pulse to PP vector,61,4,Hex,1,CIU_CIU_DINT_HELP,

(CIU_EN2_IO0_INT),8,CIU_EN2_IO0_INT is for PEM0 CIU_EN2_IO1_INT is reserved.,CIU,CIU_CIU_EN2_IO0_INT_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_IO0_INT_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_IO0_INT_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_IO0_INT_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_IO0_INT_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_IO0_INT_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_IO0_INT_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_IO0_INT_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO0_INT_HELP,

(CIU_EN2_IO1_INT),8,CIU_EN2_IO0_INT is for PEM0 CIU_EN2_IO1_INT is reserved.,CIU,CIU_CIU_EN2_IO1_INT_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_IO1_INT_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_IO1_INT_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_IO1_INT_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_IO1_INT_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_IO1_INT_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_IO1_INT_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_IO1_INT_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO1_INT_HELP,

(CIU_EN2_IO0_INT_W1C),8,CIU_EN2_IO0_INT_W1C is for PEM0 CIU_EN2_IO1_INT_W1C is reserved.,CIU,CIU_CIU_EN2_IO0_INT_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_IO0_INT_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_IO0_INT_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_IO0_INT_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_IO0_INT_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_IO0_INT_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_IO0_INT_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_IO0_INT_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO0_INT_W1C_HELP,

(CIU_EN2_IO1_INT_W1C),8,CIU_EN2_IO0_INT_W1C is for PEM0 CIU_EN2_IO1_INT_W1C is reserved.,CIU,CIU_CIU_EN2_IO1_INT_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_IO1_INT_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_IO1_INT_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_IO1_INT_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_IO1_INT_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_IO1_INT_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_IO1_INT_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_IO1_INT_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO1_INT_W1C_HELP,

(CIU_EN2_IO0_INT_W1S),8,CIU_EN2_IO0_INT_W1S is for PEM0 CIU_EN2_IO1_INT_W1S is reserved.,CIU,CIU_CIU_EN2_IO0_INT_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_IO0_INT_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_IO0_INT_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_IO0_INT_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_IO0_INT_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_IO0_INT_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_IO0_INT_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_IO0_INT_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO0_INT_W1S_HELP,

(CIU_EN2_IO1_INT_W1S),8,CIU_EN2_IO0_INT_W1S is for PEM0 CIU_EN2_IO1_INT_W1S is reserved.,CIU,CIU_CIU_EN2_IO1_INT_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_IO1_INT_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_IO1_INT_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_IO1_INT_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_IO1_INT_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_IO1_INT_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_IO1_INT_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_IO1_INT_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_IO1_INT_W1S_HELP,

(CIU_EN2_PP0_IP2),8,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP2_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP0_IP2_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP0_IP2_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP0_IP2_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP0_IP2_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP0_IP2_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP0_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP0_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP2_HELP,

(CIU_EN2_PP1_IP2),8,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP2_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP1_IP2_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP1_IP2_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP1_IP2_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP1_IP2_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP1_IP2_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP1_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP1_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP2_HELP,

(CIU_EN2_PP2_IP2),8,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP2_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP2_IP2_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP2_IP2_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP2_IP2_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP2_IP2_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP2_IP2_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP2_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP2_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP2_HELP,

(CIU_EN2_PP3_IP2),8,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP2_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP3_IP2_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP3_IP2_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP3_IP2_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP3_IP2_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP3_IP2_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP3_IP2_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP3_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP2_HELP,

(CIU_EN2_PP0_IP2_W1C),8,Write-1-to-clear version of the CIU_EN2_PP(IO)X_IPx(INT) register read back corresponding,CIU,CIU_CIU_EN2_PP0_IP2_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP0_IP2_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP0_IP2_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP0_IP2_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP0_IP2_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP0_IP2_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP0_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP0_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP2_W1C_HELP,

(CIU_EN2_PP1_IP2_W1C),8,Write-1-to-clear version of the CIU_EN2_PP(IO)X_IPx(INT) register read back corresponding,CIU,CIU_CIU_EN2_PP1_IP2_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP1_IP2_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP1_IP2_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP1_IP2_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP1_IP2_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP1_IP2_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP1_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP1_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP2_W1C_HELP,

(CIU_EN2_PP2_IP2_W1C),8,Write-1-to-clear version of the CIU_EN2_PP(IO)X_IPx(INT) register read back corresponding,CIU,CIU_CIU_EN2_PP2_IP2_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP2_IP2_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP2_IP2_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP2_IP2_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP2_IP2_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP2_IP2_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP2_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP2_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP2_W1C_HELP,

(CIU_EN2_PP3_IP2_W1C),8,Write-1-to-clear version of the CIU_EN2_PP(IO)X_IPx(INT) register read back corresponding,CIU,CIU_CIU_EN2_PP3_IP2_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP3_IP2_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP3_IP2_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP3_IP2_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP3_IP2_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP3_IP2_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP3_IP2_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP3_IP2_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP2_W1C_HELP,

(CIU_EN2_PP0_IP2_W1S),8,Write-1-to-set version of the CIU_EN2_PP(IO)X_IPx(INT) register read back corresponding,CIU,CIU_CIU_EN2_PP0_IP2_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP0_IP2_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP0_IP2_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP0_IP2_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP0_IP2_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP0_IP2_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP0_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP0_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP2_W1S_HELP,

(CIU_EN2_PP1_IP2_W1S),8,Write-1-to-set version of the CIU_EN2_PP(IO)X_IPx(INT) register read back corresponding,CIU,CIU_CIU_EN2_PP1_IP2_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP1_IP2_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP1_IP2_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP1_IP2_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP1_IP2_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP1_IP2_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP1_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP1_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP2_W1S_HELP,

(CIU_EN2_PP2_IP2_W1S),8,Write-1-to-set version of the CIU_EN2_PP(IO)X_IPx(INT) register read back corresponding,CIU,CIU_CIU_EN2_PP2_IP2_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP2_IP2_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP2_IP2_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP2_IP2_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP2_IP2_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP2_IP2_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP2_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP2_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP2_W1S_HELP,

(CIU_EN2_PP3_IP2_W1S),8,Write-1-to-set version of the CIU_EN2_PP(IO)X_IPx(INT) register read back corresponding,CIU,CIU_CIU_EN2_PP3_IP2_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP3_IP2_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP3_IP2_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP3_IP2_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP3_IP2_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP3_IP2_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP3_IP2_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP3_IP2_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP2_W1S_HELP,

(CIU_EN2_PP0_IP3),8,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP3_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP0_IP3_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP0_IP3_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP0_IP3_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP0_IP3_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP0_IP3_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP0_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP0_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP3_HELP,

(CIU_EN2_PP1_IP3),8,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP3_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP1_IP3_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP1_IP3_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP1_IP3_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP1_IP3_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP1_IP3_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP1_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP1_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP3_HELP,

(CIU_EN2_PP2_IP3),8,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP3_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP2_IP3_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP2_IP3_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP2_IP3_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP2_IP3_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP2_IP3_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP2_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP2_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP3_HELP,

(CIU_EN2_PP3_IP3),8,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP3_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP3_IP3_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP3_IP3_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP3_IP3_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP3_IP3_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP3_IP3_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP3_IP3_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP3_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP3_HELP,

(CIU_EN2_PP0_IP3_W1C),8,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP3_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP0_IP3_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP0_IP3_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP0_IP3_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP0_IP3_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP0_IP3_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP0_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP0_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP3_W1C_HELP,

(CIU_EN2_PP1_IP3_W1C),8,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP3_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP1_IP3_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP1_IP3_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP1_IP3_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP1_IP3_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP1_IP3_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP1_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP1_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP3_W1C_HELP,

(CIU_EN2_PP2_IP3_W1C),8,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP3_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP2_IP3_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP2_IP3_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP2_IP3_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP2_IP3_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP2_IP3_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP2_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP2_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP3_W1C_HELP,

(CIU_EN2_PP3_IP3_W1C),8,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP3_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP3_IP3_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP3_IP3_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP3_IP3_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP3_IP3_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP3_IP3_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP3_IP3_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP3_IP3_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP3_W1C_HELP,

(CIU_EN2_PP0_IP3_W1S),8,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP3_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP0_IP3_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP0_IP3_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP0_IP3_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP0_IP3_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP0_IP3_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP0_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP0_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP3_W1S_HELP,

(CIU_EN2_PP1_IP3_W1S),8,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP3_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP1_IP3_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP1_IP3_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP1_IP3_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP1_IP3_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP1_IP3_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP1_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP1_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP3_W1S_HELP,

(CIU_EN2_PP2_IP3_W1S),8,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP3_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP2_IP3_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP2_IP3_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP2_IP3_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP2_IP3_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP2_IP3_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP2_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP2_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP3_W1S_HELP,

(CIU_EN2_PP3_IP3_W1S),8,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP3_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP3_IP3_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP3_IP3_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP3_IP3_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP3_IP3_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP3_IP3_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP3_IP3_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP3_IP3_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP3_W1S_HELP,

(CIU_EN2_PP0_IP4),8,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP4_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP0_IP4_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP0_IP4_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP0_IP4_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP0_IP4_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP0_IP4_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP0_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP0_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP4_HELP,

(CIU_EN2_PP1_IP4),8,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP4_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP1_IP4_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP1_IP4_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP1_IP4_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP1_IP4_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP1_IP4_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP1_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP1_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP4_HELP,

(CIU_EN2_PP2_IP4),8,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP4_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP2_IP4_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP2_IP4_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP2_IP4_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP2_IP4_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP2_IP4_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP2_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP2_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP4_HELP,

(CIU_EN2_PP3_IP4),8,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP4_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP3_IP4_HELP,
O,BCH-BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP3_IP4_HELP,
O,AGL_DRP-AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP3_IP4_HELP,
O,OCLA-OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP3_IP4_HELP,
O,SATA-SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP3_IP4_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP3_IP4_HELP,
T,TIMER-General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP3_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP4_HELP,

(CIU_EN2_PP0_IP4_W1C),8,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP4_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP0_IP4_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP0_IP4_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP0_IP4_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP0_IP4_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP0_IP4_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP0_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP0_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP4_W1C_HELP,

(CIU_EN2_PP1_IP4_W1C),8,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP4_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP1_IP4_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP1_IP4_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP1_IP4_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP1_IP4_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP1_IP4_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP1_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP1_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP4_W1C_HELP,

(CIU_EN2_PP2_IP4_W1C),8,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP4_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP2_IP4_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP2_IP4_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP2_IP4_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP2_IP4_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP2_IP4_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP2_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP2_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP4_W1C_HELP,

(CIU_EN2_PP3_IP4_W1C),8,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP4_W1C_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP3_IP4_W1C_HELP,
O,BCH-Write 1 to clear BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP3_IP4_W1C_HELP,
O,AGL_DRP-Write 1 to clear AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP3_IP4_W1C_HELP,
O,OCLA-Write 1 to clear OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP3_IP4_W1C_HELP,
O,SATA-Write 1 to clear SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP3_IP4_W1C_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP3_IP4_W1C_HELP,
T,TIMER-Write 1 to clear General timer 4=9 interrupt enable,55,6,Hex,2,CIU_CIU_EN2_PP3_IP4_W1C_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP4_W1C_HELP,

(CIU_EN2_PP0_IP4_W1S),8,Type=NCB,CIU,CIU_CIU_EN2_PP0_IP4_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP0_IP4_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP0_IP4_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP0_IP4_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP0_IP4_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP0_IP4_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP0_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP0_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP0_IP4_W1S_HELP,

(CIU_EN2_PP1_IP4_W1S),8,Type=NCB,CIU,CIU_CIU_EN2_PP1_IP4_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP1_IP4_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP1_IP4_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP1_IP4_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP1_IP4_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP1_IP4_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP1_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP1_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP1_IP4_W1S_HELP,

(CIU_EN2_PP2_IP4_W1S),8,Type=NCB,CIU,CIU_CIU_EN2_PP2_IP4_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP2_IP4_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP2_IP4_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP2_IP4_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP2_IP4_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP2_IP4_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP2_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP2_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP2_IP4_W1S_HELP,

(CIU_EN2_PP3_IP4_W1S),8,Type=NCB,CIU,CIU_CIU_EN2_PP3_IP4_W1S_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_EN2_PP3_IP4_W1S_HELP,
O,BCH-Write 1 to set BCH interrupt enable,Enable,Disable,45,1,CIU_CIU_EN2_PP3_IP4_W1S_HELP,
O,AGL_DRP-Write 1 to set AGL_DRP interrupt enable,Enable,Disable,46,1,CIU_CIU_EN2_PP3_IP4_W1S_HELP,
O,OCLA-Write 1 to set OCLA interrupt enable,Enable,Disable,47,1,CIU_CIU_EN2_PP3_IP4_W1S_HELP,
O,SATA-Write 1 to set SATA interrupt enable,Enable,Disable,48,1,CIU_CIU_EN2_PP3_IP4_W1S_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_EN2_PP3_IP4_W1S_HELP,
T,TIMER-Write 1 to set General timer 4=9 interrupt enables,55,6,Hex,2,CIU_CIU_EN2_PP3_IP4_W1S_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_EN2_PP3_IP4_W1S_HELP,

(CIU_FUSE),2,Type=NCB,CIU,CIU_CIU_FUSE_HELP
T,Reserved-Reserved,1,60,Hex,15,CIU_CIU_FUSE_HELP,
T,FUSE-Physical PP is present,61,4,Hex,1,CIU_CIU_FUSE_HELP,

(CIU_GSTOP),2,Type=NCB,CIU,CIU_CIU_GSTOP_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_GSTOP_HELP,
O,GSTOP-GSTOP bit,Enable,Disable,64,1,CIU_CIU_GSTOP_HELP,

(CIU_INT0_EN0),21,CIU_INT0_EN0:  PP0/IP2,CIU,CIU_CIU_INT0_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT0_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT0_EN0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT0_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT0_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,MBOX-Two mailbox/PCIe interrupt enables,31,2,Hex,1,CIU_CIU_INT0_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN0_HELP,

(CIU_INT1_EN0),21,CIU_INT0_EN0:  PP0/IP2,CIU,CIU_CIU_INT1_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT1_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT1_EN0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT1_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT1_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,MBOX-Two mailbox/PCIe interrupt enables,31,2,Hex,1,CIU_CIU_INT1_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN0_HELP,

(CIU_INT2_EN0),21,CIU_INT0_EN0:  PP0/IP2,CIU,CIU_CIU_INT2_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT2_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT2_EN0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT2_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT2_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,MBOX-Two mailbox/PCIe interrupt enables,31,2,Hex,1,CIU_CIU_INT2_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN0_HELP,

(CIU_INT3_EN0),21,CIU_INT0_EN0:  PP0/IP2,CIU,CIU_CIU_INT3_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT3_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT3_EN0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT3_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT3_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,MBOX-Two mailbox/PCIe interrupt enables,31,2,Hex,1,CIU_CIU_INT3_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN0_HELP,

(CIU_INT4_EN0),21,CIU_INT0_EN0:  PP0/IP2,CIU,CIU_CIU_INT4_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT4_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT4_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT4_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT4_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT4_EN0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT4_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT4_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT4_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT4_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT4_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,MBOX-Two mailbox/PCIe interrupt enables,31,2,Hex,1,CIU_CIU_INT4_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT4_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT4_EN0_HELP,

(CIU_INT5_EN0),21,CIU_INT0_EN0:  PP0/IP2,CIU,CIU_CIU_INT5_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT5_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT5_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT5_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT5_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT5_EN0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT5_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT5_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT5_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT5_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT5_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,MBOX-Two mailbox/PCIe interrupt enables,31,2,Hex,1,CIU_CIU_INT5_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT5_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT5_EN0_HELP,

(CIU_INT6_EN0),21,CIU_INT0_EN0:  PP0/IP2,CIU,CIU_CIU_INT6_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT6_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT6_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT6_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT6_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT6_EN0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT6_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT6_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT6_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT6_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT6_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,MBOX-Two mailbox/PCIe interrupt enables,31,2,Hex,1,CIU_CIU_INT6_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT6_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT6_EN0_HELP,

(CIU_INT7_EN0),21,CIU_INT0_EN0:  PP0/IP2,CIU,CIU_CIU_INT7_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT7_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT7_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT7_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT7_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT7_EN0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT7_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT7_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT7_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT7_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT7_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,MBOX-Two mailbox/PCIe interrupt enables,31,2,Hex,1,CIU_CIU_INT7_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT7_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT7_EN0_HELP,

(CIU_INT32_EN0),21,CIU_INT0_EN0:  PP0/IP2,CIU,CIU_CIU_INT32_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT32_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT32_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT32_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT32_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT32_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT32_EN0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT32_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT32_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT32_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT32_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT32_EN0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,MBOX-Two mailbox/PCIe interrupt enables,31,2,Hex,1,CIU_CIU_INT32_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT32_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT32_EN0_HELP,

(CIU_INT33_EN0),21,CIU_INT0_EN0:  PP0/IP2,CIU,CIU_CIU_INT33_EN0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT33_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT33_EN0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT33_EN0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT33_EN0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT33_EN0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT33_EN0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT33_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT33_EN0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT33_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT33_EN0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT33_EN0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT33_EN0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT33_EN0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT33_EN0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT33_EN0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT33_EN0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT33_EN0_HELP,
T,MBOX-Two mailbox/PCIe interrupt enables,31,2,Hex,1,CIU_CIU_INT33_EN0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT33_EN0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT33_EN0_HELP,

(CIU_INT0_EN0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT0_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT0_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN0_W1C_HELP,

(CIU_INT1_EN0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT1_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT1_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN0_W1C_HELP,

(CIU_INT2_EN0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT2_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT2_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN0_W1C_HELP,

(CIU_INT3_EN0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT3_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT3_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN0_W1C_HELP,

(CIU_INT4_EN0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT4_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT4_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT4_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT4_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT4_EN0_W1C_HELP,

(CIU_INT5_EN0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT5_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT5_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT5_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT5_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT5_EN0_W1C_HELP,

(CIU_INT6_EN0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT6_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT6_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT6_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT6_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT6_EN0_W1C_HELP,

(CIU_INT7_EN0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT7_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT7_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT7_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT7_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT7_EN0_W1C_HELP,

(CIU_INT32_EN0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT32_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT32_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT32_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT32_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT32_EN0_W1C_HELP,

(CIU_INT33_EN0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT33_EN0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT33_EN0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT33_EN0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT33_EN0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT33_EN0_W1C_HELP,

(CIU_INT0_EN0_W1S),21,Write-1-to-set version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT0_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT0_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN0_W1S_HELP,

(CIU_INT1_EN0_W1S),21,Write-1-to-set version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT1_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT1_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN0_W1S_HELP,

(CIU_INT2_EN0_W1S),21,Write-1-to-set version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT2_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT2_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN0_W1S_HELP,

(CIU_INT3_EN0_W1S),21,Write-1-to-set version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT3_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT3_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN0_W1S_HELP,

(CIU_INT4_EN0_W1S),21,Write-1-to-set version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT4_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT4_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT4_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT4_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT4_EN0_W1S_HELP,

(CIU_INT5_EN0_W1S),21,Write-1-to-set version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT5_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT5_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT5_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT5_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT5_EN0_W1S_HELP,

(CIU_INT6_EN0_W1S),21,Write-1-to-set version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT6_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT6_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT6_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT6_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT6_EN0_W1S_HELP,

(CIU_INT7_EN0_W1S),21,Write-1-to-set version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT7_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT7_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT7_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT7_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT7_EN0_W1S_HELP,

(CIU_INT32_EN0_W1S),21,Write-1-to-set version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT32_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT32_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT32_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT32_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT32_EN0_W1S_HELP,

(CIU_INT33_EN0_W1S),21,Write-1-to-set version of the CIU_INTx_EN0 register read back corresponding CIU_INTx_EN0,CIU,CIU_CIU_INT33_EN0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT33_EN0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,MBOX-Write 1s to set mailbox/PCIe interrupt,31,2,Hex,1,CIU_CIU_INT33_EN0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT33_EN0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT33_EN0_W1S_HELP,

(CIU_INT0_EN1),35,Enables for CIU_SUM1_PPX_IPx  or CIU_SUM1_IOX_INT,CIU,CIU_CIU_INT0_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT0_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT0_EN1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT0_EN1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT0_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT0_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT0_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT0_EN1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector.,Enable,Disable,47,1,CIU_CIU_INT0_EN1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT0_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector.,61,4,Hex,1,CIU_CIU_INT0_EN1_HELP,

(CIU_INT1_EN1),35,Enables for CIU_SUM1_PPX_IPx  or CIU_SUM1_IOX_INT,CIU,CIU_CIU_INT1_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT1_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT1_EN1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT1_EN1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT1_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT1_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT1_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT1_EN1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector.,Enable,Disable,47,1,CIU_CIU_INT1_EN1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT1_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector.,61,4,Hex,1,CIU_CIU_INT1_EN1_HELP,

(CIU_INT2_EN1),35,Enables for CIU_SUM1_PPX_IPx  or CIU_SUM1_IOX_INT,CIU,CIU_CIU_INT2_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT2_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT2_EN1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT2_EN1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT2_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT2_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT2_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT2_EN1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector.,Enable,Disable,47,1,CIU_CIU_INT2_EN1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT2_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector.,61,4,Hex,1,CIU_CIU_INT2_EN1_HELP,

(CIU_INT3_EN1),35,Enables for CIU_SUM1_PPX_IPx  or CIU_SUM1_IOX_INT,CIU,CIU_CIU_INT3_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT3_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT3_EN1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT3_EN1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT3_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT3_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT3_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT3_EN1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector.,Enable,Disable,47,1,CIU_CIU_INT3_EN1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT3_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector.,61,4,Hex,1,CIU_CIU_INT3_EN1_HELP,

(CIU_INT4_EN1),35,Enables for CIU_SUM1_PPX_IPx  or CIU_SUM1_IOX_INT,CIU,CIU_CIU_INT4_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT4_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT4_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT4_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT4_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT4_EN1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT4_EN1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT4_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT4_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT4_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT4_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT4_EN1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT4_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT4_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT4_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT4_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT4_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT4_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT4_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT4_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT4_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT4_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT4_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT4_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT4_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT4_EN1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT4_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT4_EN1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector.,Enable,Disable,47,1,CIU_CIU_INT4_EN1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT4_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector.,61,4,Hex,1,CIU_CIU_INT4_EN1_HELP,

(CIU_INT5_EN1),35,Enables for CIU_SUM1_PPX_IPx  or CIU_SUM1_IOX_INT,CIU,CIU_CIU_INT5_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT5_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT5_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT5_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT5_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT5_EN1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT5_EN1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT5_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT5_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT5_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT5_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT5_EN1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT5_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT5_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT5_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT5_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT5_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT5_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT5_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT5_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT5_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT5_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT5_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT5_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT5_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT5_EN1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT5_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT5_EN1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector.,Enable,Disable,47,1,CIU_CIU_INT5_EN1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT5_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector.,61,4,Hex,1,CIU_CIU_INT5_EN1_HELP,

(CIU_INT6_EN1),35,Enables for CIU_SUM1_PPX_IPx  or CIU_SUM1_IOX_INT,CIU,CIU_CIU_INT6_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT6_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT6_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT6_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT6_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT6_EN1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT6_EN1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT6_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT6_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT6_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT6_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT6_EN1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT6_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT6_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT6_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT6_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT6_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT6_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT6_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT6_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT6_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT6_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT6_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT6_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT6_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT6_EN1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT6_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT6_EN1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector.,Enable,Disable,47,1,CIU_CIU_INT6_EN1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT6_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector.,61,4,Hex,1,CIU_CIU_INT6_EN1_HELP,

(CIU_INT7_EN1),35,Enables for CIU_SUM1_PPX_IPx  or CIU_SUM1_IOX_INT,CIU,CIU_CIU_INT7_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT7_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT7_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT7_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT7_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT7_EN1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT7_EN1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT7_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT7_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT7_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT7_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT7_EN1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT7_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT7_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT7_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT7_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT7_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT7_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT7_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT7_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT7_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT7_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT7_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT7_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT7_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT7_EN1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT7_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT7_EN1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector.,Enable,Disable,47,1,CIU_CIU_INT7_EN1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT7_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector.,61,4,Hex,1,CIU_CIU_INT7_EN1_HELP,

(CIU_INT32_EN1),35,Enables for CIU_SUM1_PPX_IPx  or CIU_SUM1_IOX_INT,CIU,CIU_CIU_INT32_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT32_EN1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT32_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT32_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT32_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT32_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT32_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT32_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT32_EN1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT32_EN1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT32_EN1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT32_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT32_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT32_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT32_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT32_EN1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT32_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT32_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT32_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT32_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT32_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT32_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT32_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT32_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT32_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT32_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT32_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT32_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT32_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT32_EN1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT32_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT32_EN1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector.,Enable,Disable,47,1,CIU_CIU_INT32_EN1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT32_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector.,61,4,Hex,1,CIU_CIU_INT32_EN1_HELP,

(CIU_INT33_EN1),35,Enables for CIU_SUM1_PPX_IPx  or CIU_SUM1_IOX_INT,CIU,CIU_CIU_INT33_EN1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT33_EN1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT33_EN1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT33_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT33_EN1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT33_EN1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT33_EN1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT33_EN1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT33_EN1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT33_EN1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT33_EN1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT33_EN1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT33_EN1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT33_EN1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT33_EN1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT33_EN1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT33_EN1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT33_EN1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT33_EN1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT33_EN1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT33_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT33_EN1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT33_EN1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT33_EN1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT33_EN1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT33_EN1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT33_EN1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT33_EN1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT33_EN1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT33_EN1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT33_EN1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT33_EN1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector.,Enable,Disable,47,1,CIU_CIU_INT33_EN1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT33_EN1_HELP,
T,WDOG-Watchdog summary interrupt enable vector.,61,4,Hex,1,CIU_CIU_INT33_EN1_HELP,

(CIU_INT0_EN1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT0_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT0_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT0_EN1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT0_EN1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT0_EN1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT0_EN1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT0_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT0_EN1_W1C_HELP,

(CIU_INT1_EN1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT1_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT1_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT1_EN1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT1_EN1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT1_EN1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT1_EN1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT1_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT1_EN1_W1C_HELP,

(CIU_INT2_EN1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT2_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT2_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT2_EN1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT2_EN1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT2_EN1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT2_EN1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT2_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT2_EN1_W1C_HELP,

(CIU_INT3_EN1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT3_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT3_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT3_EN1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT3_EN1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT3_EN1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT3_EN1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT3_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT3_EN1_W1C_HELP,

(CIU_INT4_EN1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT4_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT4_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT4_EN1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT4_EN1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT4_EN1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT4_EN1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT4_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT4_EN1_W1C_HELP,

(CIU_INT5_EN1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT5_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT5_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT5_EN1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT5_EN1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT5_EN1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT5_EN1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT5_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT5_EN1_W1C_HELP,

(CIU_INT6_EN1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT6_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT6_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT6_EN1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT6_EN1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT6_EN1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT6_EN1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT6_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT6_EN1_W1C_HELP,

(CIU_INT7_EN1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT7_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT7_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT7_EN1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT7_EN1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT7_EN1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT7_EN1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT7_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT7_EN1_W1C_HELP,

(CIU_INT32_EN1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT32_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT32_EN1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT32_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT32_EN1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT32_EN1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT32_EN1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT32_EN1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT32_EN1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT32_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT32_EN1_W1C_HELP,

(CIU_INT33_EN1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT33_EN1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT33_EN1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT33_EN1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT33_EN1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT33_EN1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT33_EN1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT33_EN1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT33_EN1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT33_EN1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT33_EN1_W1C_HELP,

(CIU_INT0_EN1_W1S),35,Write-1-to-set version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT0_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT0_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT0_EN1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT0_EN1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT0_EN1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT0_EN1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT0_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT0_EN1_W1S_HELP,

(CIU_INT1_EN1_W1S),35,Write-1-to-set version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT1_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT1_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT1_EN1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT1_EN1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT1_EN1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT1_EN1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT1_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT1_EN1_W1S_HELP,

(CIU_INT2_EN1_W1S),35,Write-1-to-set version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT2_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT2_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT2_EN1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT2_EN1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT2_EN1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT2_EN1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT2_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT2_EN1_W1S_HELP,

(CIU_INT3_EN1_W1S),35,Write-1-to-set version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT3_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT3_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT3_EN1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT3_EN1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT3_EN1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT3_EN1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT3_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT3_EN1_W1S_HELP,

(CIU_INT4_EN1_W1S),35,Write-1-to-set version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT4_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT4_EN1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT4_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT4_EN1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT4_EN1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT4_EN1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT4_EN1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT4_EN1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT4_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT4_EN1_W1S_HELP,

(CIU_INT5_EN1_W1S),35,Write-1-to-set version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT5_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT5_EN1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT5_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT5_EN1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT5_EN1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT5_EN1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT5_EN1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT5_EN1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT5_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT5_EN1_W1S_HELP,

(CIU_INT6_EN1_W1S),35,Write-1-to-set version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT6_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT6_EN1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT6_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT6_EN1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT6_EN1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT6_EN1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT6_EN1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT6_EN1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT6_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT6_EN1_W1S_HELP,

(CIU_INT7_EN1_W1S),35,Write-1-to-set version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT7_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT7_EN1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT7_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT7_EN1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT7_EN1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT7_EN1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT7_EN1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT7_EN1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT7_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT7_EN1_W1S_HELP,

(CIU_INT32_EN1_W1S),35,Write-1-to-set version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT32_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT32_EN1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT32_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT32_EN1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT32_EN1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT32_EN1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT32_EN1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT32_EN1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT32_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT32_EN1_W1S_HELP,

(CIU_INT33_EN1_W1S),35,Write-1-to-set version of the CIU_INTX_EN1 register read back corresponding CIU_INTX_EN1,CIU,CIU_CIU_INT33_EN1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT33_EN1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT33_EN1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT33_EN1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT33_EN1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT33_EN1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT33_EN1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT33_EN1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT33_EN1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT33_EN1_W1S_HELP,

(CIU_INT0_EN4_0),21,CIU_INT0_EN4_0:   PP0  /IP4,CIU,CIU_CIU_INT0_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt        enable,Enable,Disable,1,1,CIU_CIU_INT0_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT0_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT0_EN4_0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT0_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT0_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN4_0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT0_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN4_0_HELP,

(CIU_INT1_EN4_0),21,CIU_INT0_EN4_0:   PP0  /IP4,CIU,CIU_CIU_INT1_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt        enable,Enable,Disable,1,1,CIU_CIU_INT1_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT1_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT1_EN4_0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT1_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT1_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN4_0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT1_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN4_0_HELP,

(CIU_INT2_EN4_0),21,CIU_INT0_EN4_0:   PP0  /IP4,CIU,CIU_CIU_INT2_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt        enable,Enable,Disable,1,1,CIU_CIU_INT2_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT2_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT2_EN4_0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT2_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT2_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN4_0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT2_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN4_0_HELP,

(CIU_INT3_EN4_0),21,CIU_INT0_EN4_0:   PP0  /IP4,CIU,CIU_CIU_INT3_EN4_0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt        enable,Enable,Disable,1,1,CIU_CIU_INT3_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN4_0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN4_0_HELP,
O,POWIQ-POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN4_0_HELP,
O,TWSI2-2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT3_EN4_0_HELP,
O,MPI-MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT3_EN4_0_HELP,
O,PCM-PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT3_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT3_EN4_0_HELP,
T,TIMER-General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN4_0_HELP,
T,GMX_DRP-GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
O,TWSI-TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN4_0_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN4_0_HELP,
T,PCI_MSI-PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,PCI_INT-PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,UART-Two UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,MBOX-Two mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT3_EN4_0_HELP,
T,GPIO-16 GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN4_0_HELP,
T,WORKQ-16 work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN4_0_HELP,

(CIU_INT0_EN4_0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN4_0 register read back corresponding,CIU,CIU_CIU_INT0_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN4_0_W1C_HELP,

(CIU_INT1_EN4_0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN4_0 register read back corresponding,CIU,CIU_CIU_INT1_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN4_0_W1C_HELP,

(CIU_INT2_EN4_0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN4_0 register read back corresponding,CIU,CIU_CIU_INT2_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN4_0_W1C_HELP,

(CIU_INT3_EN4_0_W1C),21,Write-1-to-clear version of the CIU_INTx_EN4_0 register read back corresponding,CIU,CIU_CIU_INT3_EN4_0_W1C_HELP
O,BOOTDMA-Write 1 to clear Boot bus DMA engines Interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,IPDPPTHR-Write 1 to clear IPD per=port counter threshold interrupt enable,Enable,Disable,3,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,POWIQ-Write 1 to clear POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,TWSI2-Write 1 to clear 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,MPI-Write 1 to clear MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,PCM-Write 1 to clear PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,TIMER-Write 1 to clear General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,IPD_DRP-Write 1 to clear IPD QOS packet drop interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,GMX_DRP-Write 1 to clear GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,TWSI-Write 1 to clear TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,PCI_MSI-Write 1s to clear PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,PCI_INT-Write 1s to clear PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,UART-Write 1s to clear UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,MBOX-Write 1s to clear mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,GPIO-Write 1s to clear GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN4_0_W1C_HELP,
T,WORKQ-Write 1s to clear work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN4_0_W1C_HELP,

(CIU_INT0_EN4_0_W1S),21,Write-1-to-set version of the CIU_INTX_EN4_0 register read back corresponding CIU_INTX_EN4_0,CIU,CIU_CIU_INT0_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT0_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT0_EN4_0_W1S_HELP,

(CIU_INT1_EN4_0_W1S),21,Write-1-to-set version of the CIU_INTX_EN4_0 register read back corresponding CIU_INTX_EN4_0,CIU,CIU_CIU_INT1_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT1_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT1_EN4_0_W1S_HELP,

(CIU_INT2_EN4_0_W1S),21,Write-1-to-set version of the CIU_INTX_EN4_0 register read back corresponding CIU_INTX_EN4_0,CIU,CIU_CIU_INT2_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT2_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT2_EN4_0_W1S_HELP,

(CIU_INT3_EN4_0_W1S),21,Write-1-to-set version of the CIU_INTX_EN4_0 register read back corresponding CIU_INTX_EN4_0,CIU,CIU_CIU_INT3_EN4_0_W1S_HELP
O,BOOTDMA-Write 1 to set Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,IPDPPTHR-Write 1 to set IPD per=port counter threshold,Enable,Disable,3,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,POWIQ-Write 1 to set POW IQ interrupt enable,Enable,Disable,4,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,TWSI2-Write 1 to set 2nd TWSI Interrupt enable,Enable,Disable,5,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,MPI-Write 1 to set MPI/SPI interrupt enable,Enable,Disable,6,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,PCM-Write 1 to set PCM/TDM interrupt enable,Enable,Disable,7,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,TIMER-Write 1 to set General timer interrupt enables,9,4,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,IPD_DRP-Write 1 to set IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,GMX_DRP-Write 1 to set GMX packet drop interrupt enable,15,2,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,TWSI-Write 1 to set TWSI Interrupt enable,Enable,Disable,19,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,20,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,PCI_MSI-Write 1s to set PCIe MSI enables,21,4,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,PCI_INT-Write 1s to set PCIe INTA/B/C/D enables,25,4,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,UART-Write 1s to set UART interrupt enables,29,2,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,MBOX-Write 1s to set mailbox interrupt enables,31,2,Hex,1,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,GPIO-Write 1s to set GPIO interrupt enables,33,16,Hex,4,CIU_CIU_INT3_EN4_0_W1S_HELP,
T,WORKQ-Write 1s to set work queue interrupt enables,49,16,Hex,4,CIU_CIU_INT3_EN4_0_W1S_HELP,

(CIU_INT0_EN4_1),35,PPx/IP4 will be raised when...,CIU,CIU_CIU_INT0_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN4_1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT0_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN4_1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT0_EN4_1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT0_EN4_1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT0_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN4_1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT0_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN4_1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT0_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT0_EN4_1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector,Enable,Disable,47,1,CIU_CIU_INT0_EN4_1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT0_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,61,4,Hex,1,CIU_CIU_INT0_EN4_1_HELP,

(CIU_INT1_EN4_1),35,PPx/IP4 will be raised when...,CIU,CIU_CIU_INT1_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN4_1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT1_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN4_1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT1_EN4_1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT1_EN4_1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT1_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN4_1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT1_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN4_1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT1_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT1_EN4_1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector,Enable,Disable,47,1,CIU_CIU_INT1_EN4_1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT1_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,61,4,Hex,1,CIU_CIU_INT1_EN4_1_HELP,

(CIU_INT2_EN4_1),35,PPx/IP4 will be raised when...,CIU,CIU_CIU_INT2_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN4_1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT2_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN4_1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT2_EN4_1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT2_EN4_1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT2_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN4_1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT2_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN4_1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT2_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT2_EN4_1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector,Enable,Disable,47,1,CIU_CIU_INT2_EN4_1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT2_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,61,4,Hex,1,CIU_CIU_INT2_EN4_1_HELP,

(CIU_INT3_EN4_1),35,PPx/IP4 will be raised when...,CIU,CIU_CIU_INT3_EN4_1_HELP
O,RST-MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN4_1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT3_EN4_1_HELP,
O,LMC0-LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_1_HELP,
O,PEM2-PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN4_1_HELP,
O,PEM1-PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN4_1_HELP,
O,PEM0-PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN4_1_HELP,
O,PTP-PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN4_1_HELP,
O,AGL-AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN4_1_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT3_EN4_1_HELP,
O,DPI_DMA-DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT3_EN4_1_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT3_EN4_1_HELP,
O,AGX1-GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN4_1_HELP,
O,AGX0-GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN4_1_HELP,
O,DPI-DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN4_1_HELP,
O,SLI-SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN4_1_HELP,
O,USB-USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN4_1_HELP,
O,DFA-DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN4_1_HELP,
O,KEY-KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN4_1_HELP,
O,RAD-RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN4_1_HELP,
O,TIM-TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT3_EN4_1_HELP,
O,PKO-PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN4_1_HELP,
O,PIP-PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN4_1_HELP,
O,IPD-IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN4_1_HELP,
O,L2C-L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN4_1_HELP,
O,POW-POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN4_1_HELP,
O,FPA-FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN4_1_HELP,
O,IOB-IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN4_1_HELP,
O,MIO-MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN4_1_HELP,
O,NAND-NAND / EMMC Controller interrupt enable,Enable,Disable,45,1,CIU_CIU_INT3_EN4_1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT3_EN4_1_HELP,
O,USB1-USBDRD1 summary interrupt enable vector,Enable,Disable,47,1,CIU_CIU_INT3_EN4_1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT3_EN4_1_HELP,
T,WDOG-Watchdog summary interrupt enable vector,61,4,Hex,1,CIU_CIU_INT3_EN4_1_HELP,

(CIU_INT0_EN4_1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN4_1 register read back corresponding,CIU,CIU_CIU_INT0_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT0_EN4_1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT0_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT0_EN4_1_W1C_HELP,

(CIU_INT1_EN4_1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN4_1 register read back corresponding,CIU,CIU_CIU_INT1_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT1_EN4_1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT1_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT1_EN4_1_W1C_HELP,

(CIU_INT2_EN4_1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN4_1 register read back corresponding,CIU,CIU_CIU_INT2_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT2_EN4_1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT2_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT2_EN4_1_W1C_HELP,

(CIU_INT3_EN4_1_W1C),35,Write-1-to-clear version of the CIU_INTX_EN4_1 register read back corresponding,CIU,CIU_CIU_INT3_EN4_1_W1C_HELP
O,RST-Write 1 to clear MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,LMC0-Write 1 to clear LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,PEM2-Write 1 to clear PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,PEM1-Write 1 to clear PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,PEM0-Write 1 to clear PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,PTP-Write 1 to clear PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,AGL-Write 1 to clear AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,DPI_DMA-Write 1 to clear DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,AGX1-Write 1 to clear GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,AGX0-Write 1 to clear GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,DPI-Write 1 to clear DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,SLI-Write 1 to clear SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,USB-Write 1 to clear USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,DFA-Write 1 to clear DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,KEY-Write 1 to clear KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,RAD-Write 1 to clear RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,TIM-Write 1 to clear TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,PKO-Write 1 to clear PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,PIP-Write 1 to clear PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,IPD-Write 1 to clear IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,L2C-Write 1 to clear L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,POW-Write 1 to clear POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,FPA-Write 1 to clear FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,IOB-Write 1 to clear IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,MIO-Write 1 to clear MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,NAND-Write 1 to clear NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
O,USB1-Write 1s to clear USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT3_EN4_1_W1C_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT3_EN4_1_W1C_HELP,
T,WDOG-Write 1s to clear Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT3_EN4_1_W1C_HELP,

(CIU_INT0_EN4_1_W1S),35,Write-1-to-set version of the CIU_INTX_EN4_1 register read back corresponding CIU_INTX_EN4_1,CIU,CIU_CIU_INT0_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT0_EN4_1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT0_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT0_EN4_1_W1S_HELP,

(CIU_INT1_EN4_1_W1S),35,Write-1-to-set version of the CIU_INTX_EN4_1 register read back corresponding CIU_INTX_EN4_1,CIU,CIU_CIU_INT1_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT1_EN4_1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT1_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT1_EN4_1_W1S_HELP,

(CIU_INT2_EN4_1_W1S),35,Write-1-to-set version of the CIU_INTX_EN4_1 register read back corresponding CIU_INTX_EN4_1,CIU,CIU_CIU_INT2_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT2_EN4_1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT2_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT2_EN4_1_W1S_HELP,

(CIU_INT3_EN4_1_W1S),35,Write-1-to-set version of the CIU_INTX_EN4_1 register read back corresponding CIU_INTX_EN4_1,CIU,CIU_CIU_INT3_EN4_1_W1S_HELP
O,RST-Write 1 to set MIO RST interrupt enable,Enable,Disable,1,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,LMC0-Write 1 to set LMC0 interrupt enable,Enable,Disable,12,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,PEM2-Write 1 to set PEM2 interrupt enable,Enable,Disable,14,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,PEM1-Write 1 to set PEM1 interrupt enable,Enable,Disable,15,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,PEM0-Write 1 to set PEM0 interrupt enable,Enable,Disable,16,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,PTP-Write 1 to set PTP interrupt enable,Enable,Disable,17,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,AGL-Write 1 to set AGL interrupt enable,Enable,Disable,18,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,DPI_DMA-Write 1 to set DPI_DMA interrupt enable,Enable,Disable,24,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,AGX1-Write 1 to set GMX1 interrupt enable,Enable,Disable,27,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,AGX0-Write 1 to set GMX0 interrupt enable,Enable,Disable,28,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,DPI-Write 1 to set DPI interrupt enable,Enable,Disable,29,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,SLI-Write 1 to set SLI interrupt enable,Enable,Disable,30,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,USB-Write 1 to set USBDRD0 interrupt enable,Enable,Disable,31,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,DFA-Write 1 to set DFA interrupt enable,Enable,Disable,32,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,KEY-Write 1 to set KEY interrupt enable,Enable,Disable,33,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,RAD-Write 1 to set RAD interrupt enable,Enable,Disable,34,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,TIM-Write 1 to set TIM interrupt enable,Enable,Disable,35,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,PKO-Write 1 to set PKO interrupt enable,Enable,Disable,37,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,PIP-Write 1 to set PIP interrupt enable,Enable,Disable,38,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,IPD-Write 1 to set IPD interrupt enable,Enable,Disable,39,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,L2C-Write 1 to set L2C interrupt enable,Enable,Disable,40,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,POW-Write 1 to set POW err interrupt enable,Enable,Disable,41,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,FPA-Write 1 to set FPA interrupt enable,Enable,Disable,42,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,IOB-Write 1 to set IOB interrupt enable,Enable,Disable,43,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,MIO-Write 1 to set MIO boot interrupt enable,Enable,Disable,44,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,NAND-Write 1 to set NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
O,USB1-Write 1s to set USBDRD1 summary interrupt enable,Enable,Disable,47,1,CIU_CIU_INT3_EN4_1_W1S_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT3_EN4_1_W1S_HELP,
T,WDOG-Write 1s to set Watchdog summary interrupt enable,61,4,Hex,1,CIU_CIU_INT3_EN4_1_W1S_HELP,

(CIU_INT0_SUM0),21,The remaining IP4 summary bits will be CIU_INTX_SUM4.,CIU,CIU_CIU_INT0_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT0_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT0_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT0_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT0_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT0_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT0_SUM0_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=11,31,2,Hex,1,CIU_CIU_INT0_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_SUM0_HELP,

(CIU_INT1_SUM0),21,The remaining IP4 summary bits will be CIU_INTX_SUM4.,CIU,CIU_CIU_INT1_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT1_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT1_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT1_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT1_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT1_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT1_SUM0_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=11,31,2,Hex,1,CIU_CIU_INT1_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_SUM0_HELP,

(CIU_INT2_SUM0),21,The remaining IP4 summary bits will be CIU_INTX_SUM4.,CIU,CIU_CIU_INT2_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT2_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT2_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT2_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT2_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT2_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT2_SUM0_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=11,31,2,Hex,1,CIU_CIU_INT2_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_SUM0_HELP,

(CIU_INT3_SUM0),21,The remaining IP4 summary bits will be CIU_INTX_SUM4.,CIU,CIU_CIU_INT3_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT3_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT3_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT3_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT3_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT3_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT3_SUM0_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=11,31,2,Hex,1,CIU_CIU_INT3_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_SUM0_HELP,

(CIU_INT4_SUM0),21,The remaining IP4 summary bits will be CIU_INTX_SUM4.,CIU,CIU_CIU_INT4_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT4_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT4_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT4_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT4_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT4_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT4_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT4_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT4_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT4_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT4_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT4_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT4_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT4_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT4_SUM0_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=11,31,2,Hex,1,CIU_CIU_INT4_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT4_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT4_SUM0_HELP,

(CIU_INT5_SUM0),21,The remaining IP4 summary bits will be CIU_INTX_SUM4.,CIU,CIU_CIU_INT5_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT5_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT5_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT5_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT5_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT5_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT5_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT5_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT5_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT5_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT5_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT5_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT5_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT5_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT5_SUM0_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=11,31,2,Hex,1,CIU_CIU_INT5_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT5_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT5_SUM0_HELP,

(CIU_INT6_SUM0),21,The remaining IP4 summary bits will be CIU_INTX_SUM4.,CIU,CIU_CIU_INT6_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT6_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT6_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT6_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT6_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT6_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT6_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT6_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT6_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT6_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT6_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT6_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT6_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT6_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT6_SUM0_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=11,31,2,Hex,1,CIU_CIU_INT6_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT6_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT6_SUM0_HELP,

(CIU_INT7_SUM0),21,The remaining IP4 summary bits will be CIU_INTX_SUM4.,CIU,CIU_CIU_INT7_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT7_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT7_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT7_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT7_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT7_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT7_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT7_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT7_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT7_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT7_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT7_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT7_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT7_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT7_SUM0_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=11,31,2,Hex,1,CIU_CIU_INT7_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT7_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT7_SUM0_HELP,

(CIU_INT32_SUM0),21,The remaining IP4 summary bits will be CIU_INTX_SUM4.,CIU,CIU_CIU_INT32_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT32_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT32_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT32_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT32_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT32_SUM0_HELP,
O,MPI-MPI/SPI interrupt Set when MPI transaction,Enable,Disable,6,1,CIU_CIU_INT32_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT32_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT32_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT32_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT32_SUM0_HELP,
T,GMX_DRP-GMX0/1 packet drop interrupt,15,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT32_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT32_SUM0_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=11,31,2,Hex,1,CIU_CIU_INT32_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT32_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT32_SUM0_HELP,

(CIU_INT0_SUM4),21,CIU_INT0_SUM4:   PP0  /IP4,CIU,CIU_CIU_INT0_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT0_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT0_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT0_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT0_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT0_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT0_SUM4_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT0_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT0_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts,9,4,Hex,1,CIU_CIU_INT0_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT0_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT0_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT0_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT0_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT0_SUM4_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=5,31,2,Hex,1,CIU_CIU_INT0_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT0_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT0_SUM4_HELP,

(CIU_INT1_SUM4),21,CIU_INT0_SUM4:   PP0  /IP4,CIU,CIU_CIU_INT1_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT1_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT1_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT1_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT1_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT1_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT1_SUM4_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT1_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT1_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts,9,4,Hex,1,CIU_CIU_INT1_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT1_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT1_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT1_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT1_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT1_SUM4_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=5,31,2,Hex,1,CIU_CIU_INT1_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT1_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT1_SUM4_HELP,

(CIU_INT2_SUM4),21,CIU_INT0_SUM4:   PP0  /IP4,CIU,CIU_CIU_INT2_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT2_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT2_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT2_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT2_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT2_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT2_SUM4_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT2_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT2_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts,9,4,Hex,1,CIU_CIU_INT2_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT2_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT2_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT2_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT2_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT2_SUM4_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=5,31,2,Hex,1,CIU_CIU_INT2_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT2_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT2_SUM4_HELP,

(CIU_INT3_SUM4),21,CIU_INT0_SUM4:   PP0  /IP4,CIU,CIU_CIU_INT3_SUM4_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT3_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT3_SUM4_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT3_SUM4_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT3_SUM4_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT3_SUM4_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT3_SUM4_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT3_SUM4_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT3_SUM4_HELP,
T,TIMER-General timer 0=3 interrupts,9,4,Hex,1,CIU_CIU_INT3_SUM4_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT3_SUM4_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT3_SUM4_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT3_SUM4_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT3_SUM4_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT3_SUM4_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,MBOX-Two mailbox interrupts        for entries 0=5,31,2,Hex,1,CIU_CIU_INT3_SUM4_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT3_SUM4_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT3_SUM4_HELP,

(CIU_INT33_SUM0),21,This bit is associated with CIU_INTX_SUM0. Reserved for o70 for future expansion.,CIU,CIU_CIU_INT33_SUM0_HELP
O,BOOTDMA-Boot bus DMA engines Interrupt,Enable,Disable,1,1,CIU_CIU_INT33_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,CIU_CIU_INT33_SUM0_HELP,
O,IPDPPTHR-IPD per=port counter threshold interrupt,Enable,Disable,3,1,CIU_CIU_INT33_SUM0_HELP,
O,POWIQ-POW IQ interrupt,Enable,Disable,4,1,CIU_CIU_INT33_SUM0_HELP,
O,TWSI2-2nd TWSI Interrupt,Enable,Disable,5,1,CIU_CIU_INT33_SUM0_HELP,
O,MPI-MPI/SPI interrupt,Enable,Disable,6,1,CIU_CIU_INT33_SUM0_HELP,
O,PCM-PCM/TDM interrupt,Enable,Disable,7,1,CIU_CIU_INT33_SUM0_HELP,
O,Reserved-Reserved,Enable,Disable,8,1,CIU_CIU_INT33_SUM0_HELP,
T,TIMER-General timer 0=3 interrupts.,9,4,Hex,1,CIU_CIU_INT33_SUM0_HELP,
O,SUM2-SUM2&EN2 SUMMARY bit,Enable,Disable,13,1,CIU_CIU_INT33_SUM0_HELP,
O,IPD_DRP-IPD QOS packet drop interrupt,Enable,Disable,14,1,CIU_CIU_INT33_SUM0_HELP,
T,GMX_DRP-GMX packet drop interrupt,15,2,Hex,1,CIU_CIU_INT33_SUM0_HELP,
T,Reserved-Reserved,17,2,Hex,1,CIU_CIU_INT33_SUM0_HELP,
O,TWSI-TWSI Interrupt,Enable,Disable,19,1,CIU_CIU_INT33_SUM0_HELP,
O,WDOG_SUM-SUM1&EN1 summary bit,Enable,Disable,20,1,CIU_CIU_INT33_SUM0_HELP,
T,PCI_MSI-PCIe MSI,21,4,Hex,1,CIU_CIU_INT33_SUM0_HELP,
T,PCI_INT-PCIe INTA/B/C/D,25,4,Hex,1,CIU_CIU_INT33_SUM0_HELP,
T,UART-Two UART interrupts,29,2,Hex,1,CIU_CIU_INT33_SUM0_HELP,
T,MBOX-A read=only copy of CIU_PCI_INTA[INT],31,2,Hex,1,CIU_CIU_INT33_SUM0_HELP,
T,GPIO-16 GPIO interrupts,33,16,Hex,4,CIU_CIU_INT33_SUM0_HELP,
T,WORKQ-16 work queue interrupts,49,16,Hex,4,CIU_CIU_INT33_SUM0_HELP,

(CIU_INT_SUM1),33,is kept to keep backward compatible.,CIU,CIU_CIU_INT_SUM1_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_INT_SUM1_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_INT_SUM1_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_INT_SUM1_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_INT_SUM1_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_INT_SUM1_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_INT_SUM1_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_INT_SUM1_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_INT_SUM1_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_INT_SUM1_HELP,
T,Reserved-Reserved,19,8,Hex,2,CIU_CIU_INT_SUM1_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_INT_SUM1_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_INT_SUM1_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_INT_SUM1_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_INT_SUM1_HELP,
O,USB-USBDRD0 Interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_INT_SUM1_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_INT_SUM1_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_INT_SUM1_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_INT_SUM1_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_INT_SUM1_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_INT_SUM1_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_INT_SUM1_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_INT_SUM1_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_INT_SUM1_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_INT_SUM1_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_INT_SUM1_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_INT_SUM1_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_INT_SUM1_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_INT_SUM1_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_INT_SUM1_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_INT_SUM1_HELP,
O,USB1-USBDRD1 Interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_INT_SUM1_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_INT_SUM1_HELP,
T,WDOG-Watchdog interrupts. Bit 0 for PP0 watchdog and Bit n for PPn.,61,4,Hex,1,CIU_CIU_INT_SUM1_HELP,

(CIU_INTR_SLOWDOWN),2,Type=NCB,CIU,CIU_CIU_INTR_SLOWDOWN_HELP
T,Reserved-Reserved,1,61,Hex,16,CIU_CIU_INTR_SLOWDOWN_HELP,
T,CTL-Slow down CIU interrupt walker processing time. IRQ2/3/4 for all 48 cores are sent to the,62,3,Hex,1,CIU_CIU_INTR_SLOWDOWN_HELP,

(CIU_MBOX_CLR0),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR0_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR0_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR0_HELP,

(CIU_MBOX_CLR1),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR1_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR1_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR1_HELP,

(CIU_MBOX_CLR2),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR2_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR2_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR2_HELP,

(CIU_MBOX_CLR3),2,Type=NCB,CIU,CIU_CIU_MBOX_CLR3_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_CLR3_HELP,
T,BITS-On writes clr corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_CLR3_HELP,

(CIU_MBOX_SET0),2,Type=NCB,CIU,CIU_CIU_MBOX_SET0_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET0_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET0_HELP,

(CIU_MBOX_SET1),2,Type=NCB,CIU,CIU_CIU_MBOX_SET1_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET1_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET1_HELP,

(CIU_MBOX_SET2),2,Type=NCB,CIU,CIU_CIU_MBOX_SET2_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET2_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET2_HELP,

(CIU_MBOX_SET3),2,Type=NCB,CIU,CIU_CIU_MBOX_SET3_HELP
T,Reserved-Reserved,1,32,Hex,8,CIU_CIU_MBOX_SET3_HELP,
T,BITS-On writes set corresponding bit in MBOX register,33,32,Hex,8,CIU_CIU_MBOX_SET3_HELP,

(CIU_NMI),2,Type=NCB,CIU,CIU_CIU_NMI_HELP
T,Reserved-Reserved,1,60,Hex,15,CIU_CIU_NMI_HELP,
T,NMI-Send NMI pulse to PP vector,61,4,Hex,1,CIU_CIU_NMI_HELP,

(CIU_PCI_INTA),2,Type=NCB,CIU,CIU_CIU_PCI_INTA_HELP
T,Reserved-Reserved,1,62,Hex,16,CIU_CIU_PCI_INTA_HELP,
T,INTR-PCIe interrupt,63,2,Hex,1,CIU_CIU_PCI_INTA_HELP,

(CIU_PP_DBG),2,Type=NCB,CIU,CIU_CIU_PP_DBG_HELP
T,Reserved-Reserved,1,60,Hex,15,CIU_CIU_PP_DBG_HELP,
T,PPDBG-Debug[DM] value for each PP,61,4,Hex,1,CIU_CIU_PP_DBG_HELP,

(CIU_PP_POKE0),1,for CIU_WDOG,CIU,CIU_CIU_PP_POKE0_HELP
T,POKE-Any write to a CIU_PP_POKE register clears any pending interrupt generated,1,64,Hex,16,CIU_CIU_PP_POKE0_HELP,

(CIU_PP_POKE1),1,for CIU_WDOG,CIU,CIU_CIU_PP_POKE1_HELP
T,POKE-Any write to a CIU_PP_POKE register clears any pending interrupt generated,1,64,Hex,16,CIU_CIU_PP_POKE1_HELP,

(CIU_PP_POKE2),1,for CIU_WDOG,CIU,CIU_CIU_PP_POKE2_HELP
T,POKE-Any write to a CIU_PP_POKE register clears any pending interrupt generated,1,64,Hex,16,CIU_CIU_PP_POKE2_HELP,

(CIU_PP_POKE3),1,for CIU_WDOG,CIU,CIU_CIU_PP_POKE3_HELP
T,POKE-Any write to a CIU_PP_POKE register clears any pending interrupt generated,1,64,Hex,16,CIU_CIU_PP_POKE3_HELP,

(CIU_PP_RST),3,Contains the reset control for each PP.  Value of '1' will hold a PP in reset '0' will,CIU,CIU_CIU_PP_RST_HELP
T,Reserved-Reserved,1,60,Hex,15,CIU_CIU_PP_RST_HELP,
T,RST-Reset for PP's 3=1,61,3,Hex,1,CIU_CIU_PP_RST_HELP,
O,RST0-Reset for PP0,Enable,Disable,64,1,CIU_CIU_PP_RST_HELP,

(CIU_PP_RST_PENDING),2,This register contains the reset status for each core. A 1 indicated the core is waiting to,CIU,CIU_CIU_PP_RST_PENDING_HELP
T,Reserved-Reserved,1,16,Hex,4,CIU_CIU_PP_RST_PENDING_HELP,
T,PEND-Core waiting on reset to deassert complete.  This register always returns zero on 70xx Pass 1.,17,48,Hex,12,CIU_CIU_PP_RST_PENDING_HELP,

(CIU_SOFT_BIST),2,Type=NCB,CIU,CIU_CIU_SOFT_BIST_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_SOFT_BIST_HELP,
O,SOFT_BIST-Reserved.,Enable,Disable,64,1,CIU_CIU_SOFT_BIST_HELP,

(CIU_SUM1_IO0_INT),35,CIU_SUM1_IO0_INT is for PEM0 CIU_SUM1_IO1_INT is reserved.,CIU,CIU_CIU_SUM1_IO0_INT_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_IO0_INT_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_IO0_INT_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_IO0_INT_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_IO0_INT_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_IO0_INT_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_IO0_INT_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_IO0_INT_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_IO0_INT_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_IO0_INT_HELP,

(CIU_SUM1_IO1_INT),35,CIU_SUM1_IO0_INT is for PEM0 CIU_SUM1_IO1_INT is reserved.,CIU,CIU_CIU_SUM1_IO1_INT_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_IO1_INT_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_IO1_INT_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_IO1_INT_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_IO1_INT_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_IO1_INT_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_IO1_INT_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_IO1_INT_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_IO1_INT_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_IO1_INT_HELP,

(CIU_SUM1_PP0_IP2),35,SUM1 becomes per IPx in o65/6 and afterwards. Only Field <40> DPI_DMA will have,CIU,CIU_CIU_SUM1_PP0_IP2_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP0_IP2_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP0_IP2_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP0_IP2_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP0_IP2_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP0_IP2_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP0_IP2_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP0_IP2_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP0_IP2_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP0_IP2_HELP,

(CIU_SUM1_PP1_IP2),35,SUM1 becomes per IPx in o65/6 and afterwards. Only Field <40> DPI_DMA will have,CIU,CIU_CIU_SUM1_PP1_IP2_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP1_IP2_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP1_IP2_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP1_IP2_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP1_IP2_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP1_IP2_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP1_IP2_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP1_IP2_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP1_IP2_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP1_IP2_HELP,

(CIU_SUM1_PP2_IP2),35,SUM1 becomes per IPx in o65/6 and afterwards. Only Field <40> DPI_DMA will have,CIU,CIU_CIU_SUM1_PP2_IP2_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP2_IP2_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP2_IP2_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP2_IP2_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP2_IP2_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP2_IP2_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP2_IP2_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP2_IP2_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP2_IP2_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP2_IP2_HELP,

(CIU_SUM1_PP3_IP2),35,SUM1 becomes per IPx in o65/6 and afterwards. Only Field <40> DPI_DMA will have,CIU,CIU_CIU_SUM1_PP3_IP2_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP3_IP2_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP3_IP2_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP3_IP2_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP3_IP2_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP3_IP2_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP3_IP2_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP3_IP2_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP3_IP2_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP3_IP2_HELP,

(CIU_SUM1_PP0_IP3),35,Type=NCB,CIU,CIU_CIU_SUM1_PP0_IP3_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP0_IP3_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP0_IP3_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP0_IP3_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP0_IP3_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP0_IP3_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP0_IP3_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP0_IP3_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP0_IP3_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP0_IP3_HELP,

(CIU_SUM1_PP1_IP3),35,Type=NCB,CIU,CIU_CIU_SUM1_PP1_IP3_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP1_IP3_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP1_IP3_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP1_IP3_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP1_IP3_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP1_IP3_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP1_IP3_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP1_IP3_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP1_IP3_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP1_IP3_HELP,

(CIU_SUM1_PP2_IP3),35,Type=NCB,CIU,CIU_CIU_SUM1_PP2_IP3_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP2_IP3_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP2_IP3_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP2_IP3_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP2_IP3_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP2_IP3_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP2_IP3_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP2_IP3_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP2_IP3_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP2_IP3_HELP,

(CIU_SUM1_PP3_IP3),35,Type=NCB,CIU,CIU_CIU_SUM1_PP3_IP3_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP3_IP3_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP3_IP3_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP3_IP3_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP3_IP3_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP3_IP3_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP3_IP3_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP3_IP3_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP3_IP3_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP3_IP3_HELP,

(CIU_SUM1_PP0_IP4),35,Type=NCB,CIU,CIU_CIU_SUM1_PP0_IP4_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP0_IP4_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP0_IP4_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP0_IP4_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP0_IP4_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP0_IP4_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP0_IP4_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP0_IP4_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP0_IP4_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP0_IP4_HELP,

(CIU_SUM1_PP1_IP4),35,Type=NCB,CIU,CIU_CIU_SUM1_PP1_IP4_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP1_IP4_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP1_IP4_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP1_IP4_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP1_IP4_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP1_IP4_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP1_IP4_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP1_IP4_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP1_IP4_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP1_IP4_HELP,

(CIU_SUM1_PP2_IP4),35,Type=NCB,CIU,CIU_CIU_SUM1_PP2_IP4_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP2_IP4_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP2_IP4_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP2_IP4_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP2_IP4_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP2_IP4_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP2_IP4_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP2_IP4_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP2_IP4_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP2_IP4_HELP,

(CIU_SUM1_PP3_IP4),35,Type=NCB,CIU,CIU_CIU_SUM1_PP3_IP4_HELP
O,RST-RST interrupt. Value equals ((CIU_CIB_RST_RAW & CIU_CIB_RST_EN) != 0).,Enable,Disable,1,1,CIU_CIU_SUM1_PP3_IP4_HELP,
T,Reserved-Reserved,2,10,Hex,3,CIU_CIU_SUM1_PP3_IP4_HELP,
O,LMC0-LMC0 interrupt. Value equals ((CIU_CIB_LMC(0)_RAW & CIU_CIB_LMC(0)_EN) != 0).,Enable,Disable,12,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,PEM2-PEM2 interrupt,Enable,Disable,14,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,PEM1-PEM1 interrupt,Enable,Disable,15,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,PEM0-PEM0 interrupt,Enable,Disable,16,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,PTP-PTP interrupt,Enable,Disable,17,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,AGL-AGL interrupt,Enable,Disable,18,1,CIU_CIU_SUM1_PP3_IP4_HELP,
T,Reserved-Reserved,19,5,Hex,2,CIU_CIU_SUM1_PP3_IP4_HELP,
O,DPI_DMA-DPI DMA instruction completion interrupt.,Enable,Disable,24,1,CIU_CIU_SUM1_PP3_IP4_HELP,
T,Reserved-Reserved,25,2,Hex,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,AGX1-GMX1 interrupt,Enable,Disable,27,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,AGX0-GMX0 interrupt,Enable,Disable,28,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,DPI-DPI interrupt,Enable,Disable,29,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,SLI-SLI interrupt,Enable,Disable,30,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,USB-USBDRD0 interrupt.  Value equals ((CIU_CIB_USBDRD(0)_RAW & CIU_CIB_USBDRD(0)_EN) != 0).,Enable,Disable,31,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,DFA-DFA interrupt,Enable,Disable,32,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,KEY-KEY interrupt,Enable,Disable,33,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,RAD-RAD interrupt,Enable,Disable,34,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,TIM-TIM interrupt,Enable,Disable,35,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,PKO-PKO interrupt,Enable,Disable,37,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,PIP-PIP interrupt,Enable,Disable,38,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,IPD-IPD interrupt,Enable,Disable,39,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,L2C-L2C interrupt. Value equals ((CIU_CIB_L2C_RAW & CIU_CIB_L2C_EN) != 0).,Enable,Disable,40,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,POW-POW err interrupt,Enable,Disable,41,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,FPA-FPA interrupt,Enable,Disable,42,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,IOB-IOB interrupt,Enable,Disable,43,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,MIO-MIO boot interrupt,Enable,Disable,44,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,NAND-NAND / EMMC Controller interrupt,Enable,Disable,45,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,Reserved-Reserved,Enable,Disable,46,1,CIU_CIU_SUM1_PP3_IP4_HELP,
O,USB1-USBDRD1 interrupt.  Value equals ((CIU_CIB_USBDRD(1)_RAW & CIU_CIB_USBDRD(1)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM1_PP3_IP4_HELP,
T,Reserved-Reserved,48,13,Hex,4,CIU_CIU_SUM1_PP3_IP4_HELP,
T,WDOG-Watchdog interrupts bit 0 is watchdog for PP0 ... bit x for PPx.,61,4,Hex,1,CIU_CIU_SUM1_PP3_IP4_HELP,

(CIU_SUM2_IO0_INT),8,CIU_SUM2_IO0_INT is for PEM0 CIU_SUM2_IO1_INT is reserved.,CIU,CIU_CIU_SUM2_IO0_INT_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_IO0_INT_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_IO0_INT_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_IO0_INT_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_IO0_INT_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_IO0_INT_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_IO0_INT_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_IO0_INT_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_IO0_INT_HELP,

(CIU_SUM2_IO1_INT),8,CIU_SUM2_IO0_INT is for PEM0 CIU_SUM2_IO1_INT is reserved.,CIU,CIU_CIU_SUM2_IO1_INT_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_IO1_INT_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_IO1_INT_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_IO1_INT_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_IO1_INT_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_IO1_INT_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_IO1_INT_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_IO1_INT_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_IO1_INT_HELP,

(CIU_SUM2_PP0_IP2),8,Only TIMER field may have different value per PP(IP).,CIU,CIU_CIU_SUM2_PP0_IP2_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP0_IP2_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP0_IP2_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP0_IP2_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP0_IP2_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP0_IP2_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP0_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP0_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP0_IP2_HELP,

(CIU_SUM2_PP1_IP2),8,Only TIMER field may have different value per PP(IP).,CIU,CIU_CIU_SUM2_PP1_IP2_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP1_IP2_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP1_IP2_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP1_IP2_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP1_IP2_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP1_IP2_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP1_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP1_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP1_IP2_HELP,

(CIU_SUM2_PP2_IP2),8,Only TIMER field may have different value per PP(IP).,CIU,CIU_CIU_SUM2_PP2_IP2_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP2_IP2_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP2_IP2_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP2_IP2_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP2_IP2_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP2_IP2_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP2_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP2_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP2_IP2_HELP,

(CIU_SUM2_PP3_IP2),8,Only TIMER field may have different value per PP(IP).,CIU,CIU_CIU_SUM2_PP3_IP2_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP3_IP2_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP3_IP2_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP3_IP2_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP3_IP2_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP3_IP2_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP3_IP2_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP3_IP2_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP3_IP2_HELP,

(CIU_SUM2_PP0_IP3),8,Type=NCB,CIU,CIU_CIU_SUM2_PP0_IP3_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP0_IP3_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP0_IP3_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP0_IP3_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP0_IP3_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP0_IP3_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP0_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP0_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP0_IP3_HELP,

(CIU_SUM2_PP1_IP3),8,Type=NCB,CIU,CIU_CIU_SUM2_PP1_IP3_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP1_IP3_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP1_IP3_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP1_IP3_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP1_IP3_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP1_IP3_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP1_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP1_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP1_IP3_HELP,

(CIU_SUM2_PP2_IP3),8,Type=NCB,CIU,CIU_CIU_SUM2_PP2_IP3_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP2_IP3_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP2_IP3_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP2_IP3_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP2_IP3_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP2_IP3_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP2_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP2_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP2_IP3_HELP,

(CIU_SUM2_PP3_IP3),8,Type=NCB,CIU,CIU_CIU_SUM2_PP3_IP3_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP3_IP3_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP3_IP3_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP3_IP3_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP3_IP3_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP3_IP3_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP3_IP3_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP3_IP3_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP3_IP3_HELP,

(CIU_SUM2_PP0_IP4),8,Type=NCB,CIU,CIU_CIU_SUM2_PP0_IP4_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP0_IP4_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP0_IP4_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP0_IP4_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP0_IP4_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP0_IP4_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP0_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP0_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP0_IP4_HELP,

(CIU_SUM2_PP1_IP4),8,Type=NCB,CIU,CIU_CIU_SUM2_PP1_IP4_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP1_IP4_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP1_IP4_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP1_IP4_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP1_IP4_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP1_IP4_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP1_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP1_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP1_IP4_HELP,

(CIU_SUM2_PP2_IP4),8,Type=NCB,CIU,CIU_CIU_SUM2_PP2_IP4_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP2_IP4_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP2_IP4_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP2_IP4_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP2_IP4_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP2_IP4_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP2_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP2_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP2_IP4_HELP,

(CIU_SUM2_PP3_IP4),8,Type=NCB,CIU,CIU_CIU_SUM2_PP3_IP4_HELP
T,Reserved-Reserved,1,44,Hex,11,CIU_CIU_SUM2_PP3_IP4_HELP,
O,BCH-BCH interrupt. See BCH_GEN_INT.,Enable,Disable,45,1,CIU_CIU_SUM2_PP3_IP4_HELP,
O,AGL_DRP-AGL parket drop interrupt. Set any time AGL drops a packet.,Enable,Disable,46,1,CIU_CIU_SUM2_PP3_IP4_HELP,
O,OCLA-OCLA interrupt summary. Value equals ((CIU_CIB_OCLA(0)_RAW & CIU_CIB_OCLA(0)_EN) != 0).,Enable,Disable,47,1,CIU_CIU_SUM2_PP3_IP4_HELP,
O,SATA-SATA interrupt summary. Value equals ((CIU_CIB_SATA(0)_RAW & CIU_CIB_SATA(0)_EN) != 0).,Enable,Disable,48,1,CIU_CIU_SUM2_PP3_IP4_HELP,
T,Reserved-Reserved,49,6,Hex,2,CIU_CIU_SUM2_PP3_IP4_HELP,
T,TIMER-General timer 4=9 interrupts.,55,6,Hex,2,CIU_CIU_SUM2_PP3_IP4_HELP,
T,Reserved-Reserved,61,4,Hex,1,CIU_CIU_SUM2_PP3_IP4_HELP,

(CIU_TIM0),3,Type=NCB,CIU,CIU_CIU_TIM0_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM0_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM0_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM0_HELP,

(CIU_TIM1),3,Type=NCB,CIU,CIU_CIU_TIM1_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM1_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM1_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM1_HELP,

(CIU_TIM2),3,Type=NCB,CIU,CIU_CIU_TIM2_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM2_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM2_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM2_HELP,

(CIU_TIM3),3,Type=NCB,CIU,CIU_CIU_TIM3_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM3_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM3_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM3_HELP,

(CIU_TIM4),3,Type=NCB,CIU,CIU_CIU_TIM4_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM4_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM4_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM4_HELP,

(CIU_TIM5),3,Type=NCB,CIU,CIU_CIU_TIM5_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM5_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM5_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM5_HELP,

(CIU_TIM6),3,Type=NCB,CIU,CIU_CIU_TIM6_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM6_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM6_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM6_HELP,

(CIU_TIM7),3,Type=NCB,CIU,CIU_CIU_TIM7_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM7_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM7_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM7_HELP,

(CIU_TIM8),3,Type=NCB,CIU,CIU_CIU_TIM8_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM8_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM8_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM8_HELP,

(CIU_TIM9),3,Type=NCB,CIU,CIU_CIU_TIM9_HELP
T,Reserved-Reserved,1,27,Hex,7,CIU_CIU_TIM9_HELP,
O,ONE_SHOT-One=shot mode,Enable,Disable,28,1,CIU_CIU_TIM9_HELP,
T,LEN-Timeout length in core clock cycles,29,36,Hex,9,CIU_CIU_TIM9_HELP,

(CIU_TIM_MULTI_CAST),2,Type=NCB,CIU,CIU_CIU_TIM_MULTI_CAST_HELP
T,Reserved-Reserved,1,63,Hex,16,CIU_CIU_TIM_MULTI_CAST_HELP,
O,EN-General Timer Interrupt Mutli=Cast mode:,Enable,Disable,64,1,CIU_CIU_TIM_MULTI_CAST_HELP,

(CIU_WDOG0),7,Type=NCB,CIU,CIU_CIU_WDOG0_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG0_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG0_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG0_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG0_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG0_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG0_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG0_HELP,

(CIU_WDOG1),7,Type=NCB,CIU,CIU_CIU_WDOG1_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG1_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG1_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG1_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG1_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG1_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG1_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG1_HELP,

(CIU_WDOG2),7,Type=NCB,CIU,CIU_CIU_WDOG2_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG2_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG2_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG2_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG2_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG2_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG2_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG2_HELP,

(CIU_WDOG3),7,Type=NCB,CIU,CIU_CIU_WDOG3_HELP
T,Reserved-Reserved,1,18,Hex,5,CIU_CIU_WDOG3_HELP,
O,GSTOPEN-GSTOPEN,Enable,Disable,19,1,CIU_CIU_WDOG3_HELP,
O,DSTOP-DSTOP,Enable,Disable,20,1,CIU_CIU_WDOG3_HELP,
T,CNT-Number of 256=cycle intervals until next watchdog,21,24,Hex,6,CIU_CIU_WDOG3_HELP,
T,LEN-Watchdog time expiration length,45,16,Hex,4,CIU_CIU_WDOG3_HELP,
T,STATE-Watchdog state,61,2,Hex,1,CIU_CIU_WDOG3_HELP,
T,MODE-Watchdog mode,63,2,Hex,1,CIU_CIU_WDOG3_HELP,

(DFA_BIST0),10,Description:,DFA,DFA_DFA_BIST0_HELP
T,Reserved-Reserved,1,39,Hex,10,DFA_DFA_BIST0_HELP,
O,GFB-Bist Results for GFB RAM(s) (per=cluster),Enable,Disable,40,1,DFA_DFA_BIST0_HELP,
T,Reserved-Reserved,41,6,Hex,2,DFA_DFA_BIST0_HELP,
T,STX-Bist Results for STX0 RAM(s),47,2,Hex,1,DFA_DFA_BIST0_HELP,
T,Reserved-Reserved,49,6,Hex,2,DFA_DFA_BIST0_HELP,
T,DTX-Bist Results for DTX0 RAM(s),55,2,Hex,1,DFA_DFA_BIST0_HELP,
T,Reserved-Reserved,57,3,Hex,1,DFA_DFA_BIST0_HELP,
O,RDF-Bist Results for RWB RAM(s) (per=cluster),Enable,Disable,60,1,DFA_DFA_BIST0_HELP,
T,Reserved-Reserved,61,3,Hex,1,DFA_DFA_BIST0_HELP,
O,PDB-Bist Results for PDB RAM(s) (per=cluster),Enable,Disable,64,1,DFA_DFA_BIST0_HELP,

(DFA_BIST1),14,Description:,DFA,DFA_DFA_BIST1_HELP
T,Reserved-Reserved,1,44,Hex,11,DFA_DFA_BIST1_HELP,
O,DLC0RAM-DLC0 Bist Results,Enable,Disable,45,1,DFA_DFA_BIST1_HELP,
T,Reserved-Reserved,46,6,Hex,2,DFA_DFA_BIST1_HELP,
O,RAM3-"Cluster#0 Bist Results for RAM3 RAM,Enable,Disable,52,1,DFA_DFA_BIST1_HELP,
O,RAM2-"Cluster#0 Bist Results for RAM2 RAM,Enable,Disable,53,1,DFA_DFA_BIST1_HELP,
O,RAM1-"Cluster#0 Bist Results for RAM1 RAM,Enable,Disable,54,1,DFA_DFA_BIST1_HELP,
O,CRQ-Bist Results for CRQ RAM,Enable,Disable,55,1,DFA_DFA_BIST1_HELP,
O,GUTV-Bist Results for GUTV RAM,Enable,Disable,56,1,DFA_DFA_BIST1_HELP,
T,Reserved-Reserved,57,3,Hex,1,DFA_DFA_BIST1_HELP,
O,GUTP-Bist Results for GUTP RAMs,Enable,Disable,60,1,DFA_DFA_BIST1_HELP,
O,NCD-Bist Results for NCD RAM,Enable,Disable,61,1,DFA_DFA_BIST1_HELP,
O,GIF-Bist Results for GIF RAM,Enable,Disable,62,1,DFA_DFA_BIST1_HELP,
O,GIB-Bist Results for GIB RAM,Enable,Disable,63,1,DFA_DFA_BIST1_HELP,
O,GFU-Bist Results for GFU RAM,Enable,Disable,64,1,DFA_DFA_BIST1_HELP,

(DFA_CONFIG),7,Specify the RSL base addresses for the block,DFA,DFA_DFA_CONFIG_HELP
T,Reserved-Reserved,1,53,Hex,14,DFA_DFA_CONFIG_HELP,
O,DLCCLEAR_BIST-When DLCSTART_BIST is written 0=>1 if DLCCLEAR_BIST=1 all,Enable,Disable,54,1,DFA_DFA_CONFIG_HELP,
O,DLCSTART_BIST-When software writes DLCSTART_BIST=0=>1 a BiST is executed,Enable,Disable,55,1,DFA_DFA_CONFIG_HELP,
O,REPL_ENA-Replication Mode Enable,Enable,Disable,56,1,DFA_DFA_CONFIG_HELP,
T,CLMSKCRIP-Cluster Cripple Mask,57,4,Hex,1,DFA_DFA_CONFIG_HELP,
T,CLDTECRIP-"Encoding which represents \#of DTEs to cripple for each,61,3,Hex,1,DFA_DFA_CONFIG_HELP,
O,DTECLKDIS-DFA Clock Disable Source,Enable,Disable,64,1,DFA_DFA_CONFIG_HELP,

(DFA_CONTROL),7,Description:,DFA,DFA_DFA_CONTROL_HELP
T,Reserved-Reserved,1,54,Hex,14,DFA_DFA_CONTROL_HELP,
T,SBDNUM-"SBD Debug Entry#,55,4,Hex,1,DFA_DFA_CONTROL_HELP,
O,SBDLCK-DFA Scoreboard LOCK Strobe,Enable,Disable,59,1,DFA_DFA_CONTROL_HELP,
T,Reserved-Reserved,60,2,Hex,1,DFA_DFA_CONTROL_HELP,
O,PMODE-NCB=NRP Arbiter Mode,Enable,Disable,62,1,DFA_DFA_CONTROL_HELP,
O,QMODE-NCB=NRQ Arbiter Mode,Enable,Disable,63,1,DFA_DFA_CONTROL_HELP,
O,IMODE-NCB=Inbound Arbiter,Enable,Disable,64,1,DFA_DFA_CONTROL_HELP,

(DFA_DBELL),2,Description:,DFA,DFA_DFA_DBELL_HELP
T,Reserved-Reserved,1,44,Hex,11,DFA_DFA_DBELL_HELP,
T,DBELL-Represents the cumulative total of pending,45,20,Hex,5,DFA_DFA_DBELL_HELP,

(DFA_DEBUG0),1,"*FOR INTERNAL USE ONLY*,DFA,DFA_DFA_DEBUG0_HELP
T,SBD0-"DFA ScoreBoard \#0 Data,1,64,Hex,16,DFA_DFA_DEBUG0_HELP,

(DFA_DEBUG1),1,"*FOR INTERNAL USE ONLY*,DFA,DFA_DFA_DEBUG1_HELP
T,SBD1-"DFA ScoreBoard \#1 Data,1,64,Hex,16,DFA_DFA_DEBUG1_HELP,

(DFA_DEBUG2),1,Description: When the DFA_CONTROL[SBDLCK] bit is written '1' the contents of this register,DFA,DFA_DFA_DEBUG2_HELP
T,SBD2-"DFA ScoreBoard \#2 Data,1,64,Hex,16,DFA_DFA_DEBUG2_HELP,

(DFA_DEBUG3),1,Description: When the DFA_CONTROL[SBDLCK] bit is written '1' the contents of this register,DFA,DFA_DFA_DEBUG3_HELP
T,SBD3-"DFA ScoreBoard \#3 Data,1,64,Hex,16,DFA_DFA_DEBUG3_HELP,

(DFA_DIFCTL),5,Description:,DFA,DFA_DFA_DIFCTL_HELP
T,Reserved-Reserved,1,38,Hex,10,DFA_DFA_DIFCTL_HELP,
T,MSEGBASE-Memory Segmentation Base Address,39,6,Hex,2,DFA_DFA_DIFCTL_HELP,
T,DWBCNT-"Represents the \# of cache lines in the instruction,45,8,Hex,2,DFA_DFA_DIFCTL_HELP,
T,POOL-Represents the 3bit buffer pool=id  used by DFA HW,53,3,Hex,1,DFA_DFA_DIFCTL_HELP,
T,SIZE-"Represents the \# of 32B instructions contained,56,9,Hex,3,DFA_DFA_DIFCTL_HELP,

(DFA_DIFRDPTR),3,Description:,DFA,DFA_DFA_DIFRDPTR_HELP
T,Reserved-Reserved,1,24,Hex,6,DFA_DFA_DIFRDPTR_HELP,
T,RDPTR-Represents the 32B=aligned address of the current,25,35,Hex,9,DFA_DFA_DIFRDPTR_HELP,
T,Reserved-Reserved,60,5,Hex,2,DFA_DFA_DIFRDPTR_HELP,

(DFA_DTCFADR),6,"Description: DFA Node Cache Failing Address/Control Error Capture information,DFA,DFA_DFA_DTCFADR_HELP
T,Reserved-Reserved,1,20,Hex,5,DFA_DFA_DTCFADR_HELP,
T,RAM3FADR-DFA RAM3 Failing Address,21,12,Hex,3,DFA_DFA_DTCFADR_HELP,
T,Reserved-Reserved,33,7,Hex,2,DFA_DFA_DTCFADR_HELP,
T,RAM2FADR-DFA RAM2 Failing Address,40,9,Hex,3,DFA_DFA_DTCFADR_HELP,
T,Reserved-Reserved,49,2,Hex,1,DFA_DFA_DTCFADR_HELP,
T,RAM1FADR-DFA RAM1 Failing Address,51,14,Hex,4,DFA_DFA_DTCFADR_HELP,

(DFA_ERROR),9,Description:,DFA,DFA_DFA_ERROR_HELP
T,Reserved-Reserved,1,45,Hex,12,DFA_DFA_ERROR_HELP,
O,REPLERR-DFA Illegal Replication Factor Error,Enable,Disable,46,1,DFA_DFA_ERROR_HELP,
O,DFANXM-DFA Non=existent Memory Access,Enable,Disable,47,1,DFA_DFA_ERROR_HELP,
O,CNDRD-If any of the cluster's detected a Parity error on RAM1,Enable,Disable,48,1,DFA_DFA_ERROR_HELP,
T,Reserved-Reserved,49,2,Hex,1,DFA_DFA_ERROR_HELP,
O,DLC0_OVFERR-DLC0 Fifo Overflow Error Detected,Enable,Disable,51,1,DFA_DFA_ERROR_HELP,
T,Reserved-Reserved,52,9,Hex,3,DFA_DFA_ERROR_HELP,
T,DC0PERR-"Cluster#0 RAM[3:1] Parity Error Detected,61,3,Hex,1,DFA_DFA_ERROR_HELP,
O,DBLOVF-Doorbell Overflow detected = Status bit,Enable,Disable,64,1,DFA_DFA_ERROR_HELP,

(DFA_INTMSK),8,Description:,DFA,DFA_DFA_INTMSK_HELP
T,Reserved-Reserved,1,45,Hex,12,DFA_DFA_INTMSK_HELP,
O,REPLERRENA-DFA Illegal Replication Factor Interrupt Enable,Enable,Disable,46,1,DFA_DFA_INTMSK_HELP,
O,DFANXMENA-DFA Non=existent Memory Access Interrupt Enable,Enable,Disable,47,1,DFA_DFA_INTMSK_HELP,
T,Reserved-Reserved,48,3,Hex,1,DFA_DFA_INTMSK_HELP,
O,DLC0_OVFENA-DLC0 Fifo Overflow Error Interrupt Enable,Enable,Disable,51,1,DFA_DFA_INTMSK_HELP,
T,Reserved-Reserved,52,9,Hex,3,DFA_DFA_INTMSK_HELP,
T,DC0PENA-RAM[3:1] Parity Error Enabled Node Cluster \#0,61,3,Hex,1,DFA_DFA_INTMSK_HELP,
O,DBLINA-Doorbell Overflow Interrupt Enable bit.,Enable,Disable,64,1,DFA_DFA_INTMSK_HELP,

(DFA_MEMHIDAT),1,Description:,DFA,DFA_DFA_MEMHIDAT_HELP
T,HIDAT-DFA Hi=QW of Write data during NCB=Direct DFM DDR3,1,64,Hex,16,DFA_DFA_MEMHIDAT_HELP,

(DFA_PFC0_CNT),1,"*FOR INTERNAL USE ONLY*,DFA,DFA_DFA_PFC0_CNT_HELP
T,PFCNT0-"Performance Counter \#0,1,64,Hex,16,DFA_DFA_PFC0_CNT_HELP,

(DFA_PFC0_CTL),5,"*FOR INTERNAL USE ONLY*,DFA,DFA_DFA_PFC0_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,DFA_DFA_PFC0_CTL_HELP,
T,EVSEL-"Performance Counter#0 Event Selector,51,6,Hex,2,DFA_DFA_PFC0_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,DFA_DFA_PFC0_CTL_HELP,
T,CLDTE-"Performance Counter#0 Cluster DTE Selector,59,4,Hex,1,DFA_DFA_PFC0_CTL_HELP,
T,CLNUM-"Performance Counter#0 Cluster Selector,63,2,Hex,1,DFA_DFA_PFC0_CTL_HELP,

(DFA_PFC1_CNT),1,"*FOR INTERNAL USE ONLY*,DFA,DFA_DFA_PFC1_CNT_HELP
T,PFCNT1-"Performance Counter \#1,1,64,Hex,16,DFA_DFA_PFC1_CNT_HELP,

(DFA_PFC1_CTL),5,"*FOR INTERNAL USE ONLY*,DFA,DFA_DFA_PFC1_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,DFA_DFA_PFC1_CTL_HELP,
T,EVSEL-Performance counter 1 event selector.  See events enumerated by DFA_PFC0_CTL[EVSEL].,51,6,Hex,2,DFA_DFA_PFC1_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,DFA_DFA_PFC1_CTL_HELP,
T,CLDTE-"Performance Counter#1 Cluster DTE Selector,59,4,Hex,1,DFA_DFA_PFC1_CTL_HELP,
T,CLNUM-"Performance Counter#1 Cluster Selector,63,2,Hex,1,DFA_DFA_PFC1_CTL_HELP,

(DFA_PFC2_CNT),1,"*FOR INTERNAL USE ONLY*,DFA,DFA_DFA_PFC2_CNT_HELP
T,PFCNT2-"Performance Counter \#2,1,64,Hex,16,DFA_DFA_PFC2_CNT_HELP,

(DFA_PFC2_CTL),5,"*FOR INTERNAL USE ONLY*,DFA,DFA_DFA_PFC2_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,DFA_DFA_PFC2_CTL_HELP,
T,EVSEL-Performance counter 2 event selector.  See events enumerated by DFA_PFC0_CTL[EVSEL].,51,6,Hex,2,DFA_DFA_PFC2_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,DFA_DFA_PFC2_CTL_HELP,
T,CLDTE-"Performance Counter#2 Cluster DTE Selector,59,4,Hex,1,DFA_DFA_PFC2_CTL_HELP,
T,CLNUM-"Performance Counter#2 Cluster Selector,63,2,Hex,1,DFA_DFA_PFC2_CTL_HELP,

(DFA_PFC3_CNT),1,"*FOR INTERNAL USE ONLY*,DFA,DFA_DFA_PFC3_CNT_HELP
T,PFCNT3-"Performance Counter \#3,1,64,Hex,16,DFA_DFA_PFC3_CNT_HELP,

(DFA_PFC3_CTL),5,"*FOR INTERNAL USE ONLY*,DFA,DFA_DFA_PFC3_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,DFA_DFA_PFC3_CTL_HELP,
T,EVSEL-Performance counter 3 event selector.  See events enumerated by DFA_PFC0_CTL[EVSEL].,51,6,Hex,2,DFA_DFA_PFC3_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,DFA_DFA_PFC3_CTL_HELP,
T,CLDTE-"Performance Counter#3 Cluster DTE Selector,59,4,Hex,1,DFA_DFA_PFC3_CTL_HELP,
T,CLNUM-"Performance Counter#3 Cluster Selector,63,2,Hex,1,DFA_DFA_PFC3_CTL_HELP,

(DFA_PFC_GCTL),18,"*FOR INTERNAL USE ONLY*,DFA,DFA_DFA_PFC_GCTL_HELP
T,Reserved-Reserved,1,35,Hex,9,DFA_DFA_PFC_GCTL_HELP,
T,VGID-"Virtual Graph Id#,36,8,Hex,2,DFA_DFA_PFC_GCTL_HELP,
O,PMODE-"Select Mode,Enable,Disable,44,1,DFA_DFA_PFC_GCTL_HELP,
T,EDNODE-Ending DNODE Selector,45,2,Hex,1,DFA_DFA_PFC_GCTL_HELP,
T,ENODE-Ending Node Selector,47,3,Hex,1,DFA_DFA_PFC_GCTL_HELP,
T,SNODE-Starting Node Selector,50,3,Hex,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT3RCLR-"Performance Counter \#3 Read Clear,Enable,Disable,53,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT2RCLR-"Performance Counter \#2 Read Clear,Enable,Disable,54,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT1RCLR-"Performance Counter \#1 Read Clear,Enable,Disable,55,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT0RCLR-"Performance Counter \#0 Read Clear,Enable,Disable,56,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT3WCLR-"Performance Counter \#3 Write Clear,Enable,Disable,57,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT2WCLR-"Performance Counter \#2 Write Clear,Enable,Disable,58,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT1WCLR-"Performance Counter \#1 Write Clear,Enable,Disable,59,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT0WCLR-"Performance Counter \#0 Write Clear,Enable,Disable,60,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT3ENA-"Performance Counter 3 Enable,Enable,Disable,61,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT2ENA-"Performance Counter 2 Enable,Enable,Disable,62,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT1ENA-"Performance Counter 1 Enable,Enable,Disable,63,1,DFA_DFA_PFC_GCTL_HELP,
O,CNT0ENA-"Performance Counter 0 Enable,Enable,Disable,64,1,DFA_DFA_PFC_GCTL_HELP,

(DPI_BIST_STATUS),2,Type=NCB,DPI,DPI_DPI_BIST_STATUS_HELP
T,Reserved-Reserved,1,17,Hex,5,DPI_DPI_BIST_STATUS_HELP,
T,BIST-BIST Results.,18,47,Hex,12,DPI_DPI_BIST_STATUS_HELP,

(DPI_CTL),2,Type=NCB,DPI,DPI_DPI_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,DPI_DPI_CTL_HELP,
O,EN-Turns on the DMA and Packet state machines,Enable,Disable,64,1,DPI_DPI_CTL_HELP,

(DPI_DMA0_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA0_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA0_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA0_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA0_COUNTS_HELP,

(DPI_DMA1_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA1_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA1_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA1_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA1_COUNTS_HELP,

(DPI_DMA2_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA2_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA2_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA2_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA2_COUNTS_HELP,

(DPI_DMA3_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA3_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA3_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA3_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA3_COUNTS_HELP,

(DPI_DMA4_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA4_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA4_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA4_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA4_COUNTS_HELP,

(DPI_DMA5_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA5_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA5_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA5_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA5_COUNTS_HELP,

(DPI_DMA6_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA6_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA6_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA6_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA6_COUNTS_HELP,

(DPI_DMA7_COUNTS),3,DPI_DMA[0..7]_COUNTS = DMA Instruction Counts,DPI,DPI_DPI_DMA7_COUNTS_HELP
T,Reserved-Reserved,1,25,Hex,7,DPI_DPI_DMA7_COUNTS_HELP,
T,FCNT-Number of words in the Instruction FIFO locally,26,7,Hex,2,DPI_DPI_DMA7_COUNTS_HELP,
T,DBELL-Number of available words of Instructions to read.,33,32,Hex,8,DPI_DPI_DMA7_COUNTS_HELP,

(DPI_DMA0_DBELL),2,The door bell register for DMA[0..7] queue.,DPI,DPI_DPI_DMA0_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA0_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA0_DBELL_HELP,

(DPI_DMA1_DBELL),2,The door bell register for DMA[0..7] queue.,DPI,DPI_DPI_DMA1_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA1_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA1_DBELL_HELP,

(DPI_DMA2_DBELL),2,The door bell register for DMA[0..7] queue.,DPI,DPI_DPI_DMA2_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA2_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA2_DBELL_HELP,

(DPI_DMA3_DBELL),2,The door bell register for DMA[0..7] queue.,DPI,DPI_DPI_DMA3_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA3_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA3_DBELL_HELP,

(DPI_DMA4_DBELL),2,The door bell register for DMA[0..7] queue.,DPI,DPI_DPI_DMA4_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA4_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA4_DBELL_HELP,

(DPI_DMA5_DBELL),2,The door bell register for DMA[0..7] queue.,DPI,DPI_DPI_DMA5_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA5_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA5_DBELL_HELP,

(DPI_DMA6_DBELL),2,The door bell register for DMA[0..7] queue.,DPI,DPI_DPI_DMA6_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA6_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA6_DBELL_HELP,

(DPI_DMA7_DBELL),2,The door bell register for DMA[0..7] queue.,DPI,DPI_DPI_DMA7_DBELL_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA7_DBELL_HELP,
T,DBELL-The value written to this register is added to the,49,16,Hex,4,DPI_DPI_DMA7_DBELL_HELP,

(DPI_DMA0_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA0_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA0_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA0_ERR_RSP_STATUS_HELP,

(DPI_DMA1_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA1_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA1_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA1_ERR_RSP_STATUS_HELP,

(DPI_DMA2_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA2_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA2_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA2_ERR_RSP_STATUS_HELP,

(DPI_DMA3_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA3_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA3_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA3_ERR_RSP_STATUS_HELP,

(DPI_DMA4_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA4_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA4_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA4_ERR_RSP_STATUS_HELP,

(DPI_DMA5_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA5_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA5_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA5_ERR_RSP_STATUS_HELP,

(DPI_DMA6_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA6_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA6_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA6_ERR_RSP_STATUS_HELP,

(DPI_DMA7_ERR_RSP_STATUS),2,Type=NCB,DPI,DPI_DPI_DMA7_ERR_RSP_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_DMA7_ERR_RSP_STATUS_HELP,
T,STATUS-QUE captures the ErrorResponse status of the last,59,6,Hex,2,DPI_DPI_DMA7_ERR_RSP_STATUS_HELP,

(DPI_DMA0_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA0_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA0_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA0_IBUFF_SADDR_HELP,

(DPI_DMA1_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA1_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA1_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA1_IBUFF_SADDR_HELP,

(DPI_DMA2_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA2_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA2_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA2_IBUFF_SADDR_HELP,

(DPI_DMA3_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA3_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA3_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA3_IBUFF_SADDR_HELP,

(DPI_DMA4_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA4_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA4_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA4_IBUFF_SADDR_HELP,

(DPI_DMA5_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA5_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA5_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA5_IBUFF_SADDR_HELP,

(DPI_DMA6_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA6_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA6_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA6_IBUFF_SADDR_HELP,

(DPI_DMA7_IBUFF_SADDR),7,DPI_DMA[0..7]_IBUFF_SADDR = DMA Instruction Buffer Starting Address,DPI,DPI_DPI_DMA7_IBUFF_SADDR_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
T,CSIZE-The size in 8B words of the DMA Instruction Chunk.,3,14,Hex,4,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
T,Reserved-Reserved,17,7,Hex,2,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
O,IDLE-DMA Request Queue is IDLE,Enable,Disable,24,1,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
T,Reserved-Reserved,25,4,Hex,1,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
T,SADDR-The 128 byte aligned starting or chunk address.,29,29,Hex,8,DPI_DPI_DMA7_IBUFF_SADDR_HELP,
T,Reserved-Reserved,58,7,Hex,2,DPI_DPI_DMA7_IBUFF_SADDR_HELP,

(DPI_DMA0_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA0_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA0_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA0_IFLIGHT_HELP,

(DPI_DMA1_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA1_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA1_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA1_IFLIGHT_HELP,

(DPI_DMA2_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA2_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA2_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA2_IFLIGHT_HELP,

(DPI_DMA3_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA3_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA3_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA3_IFLIGHT_HELP,

(DPI_DMA4_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA4_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA4_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA4_IFLIGHT_HELP,

(DPI_DMA5_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA5_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA5_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA5_IFLIGHT_HELP,

(DPI_DMA6_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA6_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA6_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA6_IFLIGHT_HELP,

(DPI_DMA7_IFLIGHT),2,Type=NCB,DPI,DPI_DPI_DMA7_IFLIGHT_HELP
T,Reserved-Reserved,1,61,Hex,16,DPI_DPI_DMA7_IFLIGHT_HELP,
T,CNT-The number of instructions from a given queue that,62,3,Hex,1,DPI_DPI_DMA7_IFLIGHT_HELP,

(DPI_DMA0_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA0_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA0_NADDR_HELP,
T,ADDR-"The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA0_NADDR_HELP,

(DPI_DMA1_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA1_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA1_NADDR_HELP,
T,ADDR-"The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA1_NADDR_HELP,

(DPI_DMA2_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA2_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA2_NADDR_HELP,
T,ADDR-"The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA2_NADDR_HELP,

(DPI_DMA3_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA3_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA3_NADDR_HELP,
T,ADDR-"The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA3_NADDR_HELP,

(DPI_DMA4_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA4_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA4_NADDR_HELP,
T,ADDR-"The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA4_NADDR_HELP,

(DPI_DMA5_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA5_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA5_NADDR_HELP,
T,ADDR-"The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA5_NADDR_HELP,

(DPI_DMA6_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA6_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA6_NADDR_HELP,
T,ADDR-"The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA6_NADDR_HELP,

(DPI_DMA7_NADDR),2,DPI_DMA[0..7]_NADDR = DMA Next Ichunk Address,DPI,DPI_DPI_DMA7_NADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,DPI_DPI_DMA7_NADDR_HELP,
T,ADDR-"The next L2C address to read DMA# instructions,29,36,Hex,9,DPI_DPI_DMA7_NADDR_HELP,

(DPI_DMA0_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA0_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA0_REQBNK0_HELP,

(DPI_DMA1_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA1_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA1_REQBNK0_HELP,

(DPI_DMA2_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA2_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA2_REQBNK0_HELP,

(DPI_DMA3_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA3_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA3_REQBNK0_HELP,

(DPI_DMA4_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA4_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA4_REQBNK0_HELP,

(DPI_DMA5_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA5_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA5_REQBNK0_HELP,

(DPI_DMA6_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA6_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA6_REQBNK0_HELP,

(DPI_DMA7_REQBNK0),1,DPI_DMA[0..7]_REQBNK0 = DMA Request State Bank0,DPI,DPI_DPI_DMA7_REQBNK0_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA7_REQBNK0_HELP,

(DPI_DMA0_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA0_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA0_REQBNK1_HELP,

(DPI_DMA1_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA1_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA1_REQBNK1_HELP,

(DPI_DMA2_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA2_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA2_REQBNK1_HELP,

(DPI_DMA3_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA3_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA3_REQBNK1_HELP,

(DPI_DMA4_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA4_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA4_REQBNK1_HELP,

(DPI_DMA5_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA5_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA5_REQBNK1_HELP,

(DPI_DMA6_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA6_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA6_REQBNK1_HELP,

(DPI_DMA7_REQBNK1),1,DPI_DMA[0..7]_REQBNK1 = DMA Request State Bank1,DPI,DPI_DPI_DMA7_REQBNK1_HELP
T,STATE-State,1,64,Hex,16,DPI_DPI_DMA7_REQBNK1_HELP,

(DPI_DMA_CONTROL),20,Controls operation of the DMA IN/OUT.,DPI,DPI_DPI_DMA_CONTROL_HELP
T,Reserved-Reserved,1,2,Hex,1,DPI_DPI_DMA_CONTROL_HELP,
O,DICI_MODE-DMA Instruction Completion Interrupt Mode,Enable,Disable,3,1,DPI_DPI_DMA_CONTROL_HELP,
O,PKT_EN1-Enables the 2nd packet interface.,Enable,Disable,4,1,DPI_DPI_DMA_CONTROL_HELP,
O,FFP_DIS-Force forward progress disable,Enable,Disable,5,1,DPI_DPI_DMA_CONTROL_HELP,
O,COMMIT_MODE-DMA Engine Commit Mode,Enable,Disable,6,1,DPI_DPI_DMA_CONTROL_HELP,
O,PKT_HP-High=Priority Mode for Packet Interface.,Enable,Disable,7,1,DPI_DPI_DMA_CONTROL_HELP,
O,PKT_EN-Enables 1st the packet interface.,Enable,Disable,8,1,DPI_DPI_DMA_CONTROL_HELP,
T,Reserved-Reserved,9,2,Hex,1,DPI_DPI_DMA_CONTROL_HELP,
T,DMA_ENB-DMA engine enable. Enables the operation of the,11,6,Hex,2,DPI_DPI_DMA_CONTROL_HELP,
T,Reserved-Reserved,17,14,Hex,4,DPI_DPI_DMA_CONTROL_HELP,
O,B0_LEND-When set '1' and the DPI is in the mode to write,Enable,Disable,31,1,DPI_DPI_DMA_CONTROL_HELP,
O,DWB_DENB-When set '1' DPI will send a value in the DWB,Enable,Disable,32,1,DPI_DPI_DMA_CONTROL_HELP,
T,DWB_ICHK-When Instruction Chunks for DMA operations are,33,9,Hex,3,DPI_DPI_DMA_CONTROL_HELP,
T,FPA_QUE-The FPA queue that the instruction=chunk page will,42,3,Hex,1,DPI_DPI_DMA_CONTROL_HELP,
O,O_ADD1-When set '1' 1 will be added to the SLI_DMAX_CNT,Enable,Disable,45,1,DPI_DPI_DMA_CONTROL_HELP,
O,O_RO-Relaxed Ordering Mode for DMA.,Enable,Disable,46,1,DPI_DPI_DMA_CONTROL_HELP,
O,O_NS-Nosnoop For DMA.,Enable,Disable,47,1,DPI_DPI_DMA_CONTROL_HELP,
T,O_ES-Endian Swap Mode for DMA.,48,2,Hex,1,DPI_DPI_DMA_CONTROL_HELP,
O,O_MODE-Select PCI_POINTER MODE to be used.,Enable,Disable,50,1,DPI_DPI_DMA_CONTROL_HELP,
T,Reserved-Reserved,51,14,Hex,4,DPI_DPI_DMA_CONTROL_HELP,

(DPI_DMA_ENG0_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG0_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG0_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG0_EN_HELP,

(DPI_DMA_ENG1_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG1_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG1_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG1_EN_HELP,

(DPI_DMA_ENG2_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG2_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG2_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG2_EN_HELP,

(DPI_DMA_ENG3_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG3_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG3_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG3_EN_HELP,

(DPI_DMA_ENG4_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG4_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG4_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG4_EN_HELP,

(DPI_DMA_ENG5_EN),2,Type=NCB,DPI,DPI_DPI_DMA_ENG5_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_DMA_ENG5_EN_HELP,
T,QEN-Controls which logical instruction queues can be,57,8,Hex,2,DPI_DPI_DMA_ENG5_EN_HELP,

(DPI_DMA_PP0_CNT),2,DPI_DMA_PP[0..3]_CNT  = DMA per PP Instr Done Counter,DPI,DPI_DPI_DMA_PP0_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA_PP0_CNT_HELP,
T,CNT-Counter incremented according to conditions,49,16,Hex,4,DPI_DPI_DMA_PP0_CNT_HELP,

(DPI_DMA_PP1_CNT),2,DPI_DMA_PP[0..3]_CNT  = DMA per PP Instr Done Counter,DPI,DPI_DPI_DMA_PP1_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA_PP1_CNT_HELP,
T,CNT-Counter incremented according to conditions,49,16,Hex,4,DPI_DPI_DMA_PP1_CNT_HELP,

(DPI_DMA_PP2_CNT),2,DPI_DMA_PP[0..3]_CNT  = DMA per PP Instr Done Counter,DPI,DPI_DPI_DMA_PP2_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA_PP2_CNT_HELP,
T,CNT-Counter incremented according to conditions,49,16,Hex,4,DPI_DPI_DMA_PP2_CNT_HELP,

(DPI_DMA_PP3_CNT),2,DPI_DMA_PP[0..3]_CNT  = DMA per PP Instr Done Counter,DPI,DPI_DPI_DMA_PP3_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,DPI_DPI_DMA_PP3_CNT_HELP,
T,CNT-Counter incremented according to conditions,49,16,Hex,4,DPI_DPI_DMA_PP3_CNT_HELP,

(DPI_ENG0_BUF),5,Type=NCB,DPI,DPI_DPI_ENG0_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG0_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG0_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG0_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG0_BUF_HELP,
T,BLKS-The size of the DMA engine FIFO. The sum of the allocated FIFOs across all six,61,4,Hex,1,DPI_DPI_ENG0_BUF_HELP,

(DPI_ENG1_BUF),5,Type=NCB,DPI,DPI_DPI_ENG1_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG1_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG1_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG1_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG1_BUF_HELP,
T,BLKS-The size of the DMA engine FIFO. The sum of the allocated FIFOs across all six,61,4,Hex,1,DPI_DPI_ENG1_BUF_HELP,

(DPI_ENG2_BUF),5,Type=NCB,DPI,DPI_DPI_ENG2_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG2_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG2_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG2_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG2_BUF_HELP,
T,BLKS-The size of the DMA engine FIFO. The sum of the allocated FIFOs across all six,61,4,Hex,1,DPI_DPI_ENG2_BUF_HELP,

(DPI_ENG3_BUF),5,Type=NCB,DPI,DPI_DPI_ENG3_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG3_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG3_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG3_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG3_BUF_HELP,
T,BLKS-The size of the DMA engine FIFO. The sum of the allocated FIFOs across all six,61,4,Hex,1,DPI_DPI_ENG3_BUF_HELP,

(DPI_ENG4_BUF),5,Type=NCB,DPI,DPI_DPI_ENG4_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG4_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG4_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG4_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG4_BUF_HELP,
T,BLKS-The size of the DMA engine FIFO. The sum of the allocated FIFOs across all six,61,4,Hex,1,DPI_DPI_ENG4_BUF_HELP,

(DPI_ENG5_BUF),5,Type=NCB,DPI,DPI_DPI_ENG5_BUF_HELP
T,Reserved-Reserved,1,27,Hex,7,DPI_DPI_ENG5_BUF_HELP,
T,COMPBLKS-Computed engine block size,28,5,Hex,2,DPI_DPI_ENG5_BUF_HELP,
T,Reserved-Reserved,33,23,Hex,6,DPI_DPI_ENG5_BUF_HELP,
T,BASE-The base address in 512B blocks of the engine fifo,56,5,Hex,2,DPI_DPI_ENG5_BUF_HELP,
T,BLKS-The size of the DMA engine FIFO. The sum of the allocated FIFOs across all six,61,4,Hex,1,DPI_DPI_ENG5_BUF_HELP,

(DPI_INFO_REG),5,Type=NCB,DPI,DPI_DPI_INFO_REG_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_INFO_REG_HELP,
T,FFP-Force Forward Progress Indicator,57,4,Hex,1,DPI_DPI_INFO_REG_HELP,
T,Reserved-Reserved,61,2,Hex,1,DPI_DPI_INFO_REG_HELP,
O,NCB-NCB Register Access,Enable,Disable,63,1,DPI_DPI_INFO_REG_HELP,
O,RSL-RSL Register Access,Enable,Disable,64,1,DPI_DPI_INFO_REG_HELP,

(DPI_INT_EN),17,Type=NCB,DPI,DPI_DPI_INT_EN_HELP
T,Reserved-Reserved,1,36,Hex,9,DPI_DPI_INT_EN_HELP,
O,SPRT3_RST-DMA instruction was dropped because the source or,Enable,Disable,37,1,DPI_DPI_INT_EN_HELP,
O,SPRT2_RST-DMA instruction was dropped because the source or,Enable,Disable,38,1,DPI_DPI_INT_EN_HELP,
O,SPRT1_RST-DMA instruction was dropped because the source or,Enable,Disable,39,1,DPI_DPI_INT_EN_HELP,
O,SPRT0_RST-DMA instruction was dropped because the source or,Enable,Disable,40,1,DPI_DPI_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,DPI_DPI_INT_EN_HELP,
O,REQ_BADFIL-DMA instruction unexpected fill,Enable,Disable,42,1,DPI_DPI_INT_EN_HELP,
O,REQ_INULL-DMA instruction filled with NULL pointer,Enable,Disable,43,1,DPI_DPI_INT_EN_HELP,
O,REQ_ANULL-DMA instruction filled with bad instruction,Enable,Disable,44,1,DPI_DPI_INT_EN_HELP,
O,REQ_UNDFLW-DMA instruction FIFO underflow,Enable,Disable,45,1,DPI_DPI_INT_EN_HELP,
O,REQ_OVRFLW-DMA instruction FIFO overflow,Enable,Disable,46,1,DPI_DPI_INT_EN_HELP,
O,REQ_BADLEN-DMA instruction fetch with length,Enable,Disable,47,1,DPI_DPI_INT_EN_HELP,
O,REQ_BADADR-DMA instruction fetch with bad pointer,Enable,Disable,48,1,DPI_DPI_INT_EN_HELP,
T,DMADBO-DMAx doorbell overflow.,49,8,Hex,2,DPI_DPI_INT_EN_HELP,
T,Reserved-Reserved,57,6,Hex,2,DPI_DPI_INT_EN_HELP,
O,NFOVR-CSR Fifo Overflow,Enable,Disable,63,1,DPI_DPI_INT_EN_HELP,
O,NDERR-NCB Decode Error,Enable,Disable,64,1,DPI_DPI_INT_EN_HELP,

(DPI_INT_REG),17,Type=NCB,DPI,DPI_DPI_INT_REG_HELP
T,Reserved-Reserved,1,36,Hex,9,DPI_DPI_INT_REG_HELP,
O,SPRT3_RST-DMA instruction was dropped because the source or,Enable,Disable,37,1,DPI_DPI_INT_REG_HELP,
O,SPRT2_RST-DMA instruction was dropped because the source or,Enable,Disable,38,1,DPI_DPI_INT_REG_HELP,
O,SPRT1_RST-DMA instruction was dropped because the source or,Enable,Disable,39,1,DPI_DPI_INT_REG_HELP,
O,SPRT0_RST-DMA instruction was dropped because the source or,Enable,Disable,40,1,DPI_DPI_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,DPI_DPI_INT_REG_HELP,
O,REQ_BADFIL-DMA instruction unexpected fill,Enable,Disable,42,1,DPI_DPI_INT_REG_HELP,
O,REQ_INULL-DMA instruction filled with NULL pointer,Enable,Disable,43,1,DPI_DPI_INT_REG_HELP,
O,REQ_ANULL-DMA instruction filled with bad instruction,Enable,Disable,44,1,DPI_DPI_INT_REG_HELP,
O,REQ_UNDFLW-DMA instruction FIFO underflow,Enable,Disable,45,1,DPI_DPI_INT_REG_HELP,
O,REQ_OVRFLW-DMA instruction FIFO overflow,Enable,Disable,46,1,DPI_DPI_INT_REG_HELP,
O,REQ_BADLEN-DMA instruction fetch with length,Enable,Disable,47,1,DPI_DPI_INT_REG_HELP,
O,REQ_BADADR-DMA instruction fetch with bad pointer,Enable,Disable,48,1,DPI_DPI_INT_REG_HELP,
T,DMADBO-DMAx doorbell overflow.,49,8,Hex,2,DPI_DPI_INT_REG_HELP,
T,Reserved-Reserved,57,6,Hex,2,DPI_DPI_INT_REG_HELP,
O,NFOVR-CSR Fifo Overflow,Enable,Disable,63,1,DPI_DPI_INT_REG_HELP,
O,NDERR-NCB Decode Error,Enable,Disable,64,1,DPI_DPI_INT_REG_HELP,

(DPI_NCB0_CFG),2,Type=NCB,DPI,DPI_DPI_NCB0_CFG_HELP
T,Reserved-Reserved,1,58,Hex,15,DPI_DPI_NCB0_CFG_HELP,
T,MOLR-Max Outstanding Load Requests,59,6,Hex,2,DPI_DPI_NCB0_CFG_HELP,

(DPI_PINT_INFO),4,DPI Packet Interrupt Info.,DPI,DPI_DPI_PINT_INFO_HELP
T,Reserved-Reserved,1,50,Hex,13,DPI_DPI_PINT_INFO_HELP,
T,IINFO-Packet Instruction Doorbell count overflow info,51,6,Hex,2,DPI_DPI_PINT_INFO_HELP,
T,Reserved-Reserved,57,2,Hex,1,DPI_DPI_PINT_INFO_HELP,
T,SINFO-Packet Scatterlist Doorbell count overflow info,59,6,Hex,2,DPI_DPI_PINT_INFO_HELP,

(DPI_PKT_ERR_RSP),2,Type=NCB,DPI,DPI_DPI_PKT_ERR_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DPI_DPI_PKT_ERR_RSP_HELP,
O,PKTERR-Indicates that an ErrorResponse was received from,Enable,Disable,64,1,DPI_DPI_PKT_ERR_RSP_HELP,

(DPI_REQ_ERR_RSP),2,Type=NCB,DPI,DPI_DPI_REQ_ERR_RSP_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_REQ_ERR_RSP_HELP,
T,QERR-Indicates which instruction queue received an,57,8,Hex,2,DPI_DPI_REQ_ERR_RSP_HELP,

(DPI_REQ_ERR_RSP_EN),2,Type=NCB,DPI,DPI_DPI_REQ_ERR_RSP_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_REQ_ERR_RSP_EN_HELP,
T,EN-Indicates which instruction queues should stop,57,8,Hex,2,DPI_DPI_REQ_ERR_RSP_EN_HELP,

(DPI_REQ_ERR_RST),2,Type=NCB,DPI,DPI_DPI_REQ_ERR_RST_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_REQ_ERR_RST_HELP,
T,QERR-Indicates which instruction queue dropped an,57,8,Hex,2,DPI_DPI_REQ_ERR_RST_HELP,

(DPI_REQ_ERR_RST_EN),2,Type=NCB,DPI,DPI_DPI_REQ_ERR_RST_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_REQ_ERR_RST_EN_HELP,
T,EN-Indicates which instruction queues should stop,57,8,Hex,2,DPI_DPI_REQ_ERR_RST_EN_HELP,

(DPI_REQ_ERR_SKIP_COMP),4,Type=NCB,DPI,DPI_DPI_REQ_ERR_SKIP_COMP_HELP
T,Reserved-Reserved,1,40,Hex,10,DPI_DPI_REQ_ERR_SKIP_COMP_HELP,
T,EN_RST-Indicates which instruction queue should skip the,41,8,Hex,2,DPI_DPI_REQ_ERR_SKIP_COMP_HELP,
T,Reserved-Reserved,49,8,Hex,2,DPI_DPI_REQ_ERR_SKIP_COMP_HELP,
T,EN_RSP-Indicates which instruction queue should skip the,57,8,Hex,2,DPI_DPI_REQ_ERR_SKIP_COMP_HELP,

(DPI_REQ_GBL_EN),2,Type=NCB,DPI,DPI_DPI_REQ_GBL_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,DPI_DPI_REQ_GBL_EN_HELP,
T,QEN-Indicates which instruction queues are enabled and,57,8,Hex,2,DPI_DPI_REQ_GBL_EN_HELP,

(DPI_SLI_PRT0_CFG),12,DPI_SLI_PRTx_CFG = DPI SLI Port Configuration,DPI,DPI_DPI_SLI_PRT0_CFG_HELP
T,Reserved-Reserved,1,39,Hex,10,DPI_DPI_SLI_PRT0_CFG_HELP,
O,HALT-When set HALT indicates that the MAC has detected,Enable,Disable,40,1,DPI_DPI_SLI_PRT0_CFG_HELP,
T,Reserved-Reserved,41,7,Hex,2,DPI_DPI_SLI_PRT0_CFG_HELP,
O,RD_MODE-Read Mode,Enable,Disable,48,1,DPI_DPI_SLI_PRT0_CFG_HELP,
T,Reserved-Reserved,49,2,Hex,1,DPI_DPI_SLI_PRT0_CFG_HELP,
T,MOLR-Max Outstanding Load Requests,51,6,Hex,2,DPI_DPI_SLI_PRT0_CFG_HELP,
O,MPS_LIM-MAC memory space write requests cannot cross the,Enable,Disable,57,1,DPI_DPI_SLI_PRT0_CFG_HELP,
T,Reserved-Reserved,58,2,Hex,1,DPI_DPI_SLI_PRT0_CFG_HELP,
O,MPS-Max Payload Size,Enable,Disable,60,1,DPI_DPI_SLI_PRT0_CFG_HELP,
O,MRRS_LIM-MAC memory space read requests cannot cross the,Enable,Disable,61,1,DPI_DPI_SLI_PRT0_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,DPI_DPI_SLI_PRT0_CFG_HELP,
T,MRRS-Max Read Request Size,63,2,Hex,1,DPI_DPI_SLI_PRT0_CFG_HELP,

(DPI_SLI_PRT1_CFG),12,DPI_SLI_PRTx_CFG = DPI SLI Port Configuration,DPI,DPI_DPI_SLI_PRT1_CFG_HELP
T,Reserved-Reserved,1,39,Hex,10,DPI_DPI_SLI_PRT1_CFG_HELP,
O,HALT-When set HALT indicates that the MAC has detected,Enable,Disable,40,1,DPI_DPI_SLI_PRT1_CFG_HELP,
T,Reserved-Reserved,41,7,Hex,2,DPI_DPI_SLI_PRT1_CFG_HELP,
O,RD_MODE-Read Mode,Enable,Disable,48,1,DPI_DPI_SLI_PRT1_CFG_HELP,
T,Reserved-Reserved,49,2,Hex,1,DPI_DPI_SLI_PRT1_CFG_HELP,
T,MOLR-Max Outstanding Load Requests,51,6,Hex,2,DPI_DPI_SLI_PRT1_CFG_HELP,
O,MPS_LIM-MAC memory space write requests cannot cross the,Enable,Disable,57,1,DPI_DPI_SLI_PRT1_CFG_HELP,
T,Reserved-Reserved,58,2,Hex,1,DPI_DPI_SLI_PRT1_CFG_HELP,
O,MPS-Max Payload Size,Enable,Disable,60,1,DPI_DPI_SLI_PRT1_CFG_HELP,
O,MRRS_LIM-MAC memory space read requests cannot cross the,Enable,Disable,61,1,DPI_DPI_SLI_PRT1_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,DPI_DPI_SLI_PRT1_CFG_HELP,
T,MRRS-Max Read Request Size,63,2,Hex,1,DPI_DPI_SLI_PRT1_CFG_HELP,

(DPI_SLI_PRT2_CFG),12,DPI_SLI_PRTx_CFG = DPI SLI Port Configuration,DPI,DPI_DPI_SLI_PRT2_CFG_HELP
T,Reserved-Reserved,1,39,Hex,10,DPI_DPI_SLI_PRT2_CFG_HELP,
O,HALT-When set HALT indicates that the MAC has detected,Enable,Disable,40,1,DPI_DPI_SLI_PRT2_CFG_HELP,
T,Reserved-Reserved,41,7,Hex,2,DPI_DPI_SLI_PRT2_CFG_HELP,
O,RD_MODE-Read Mode,Enable,Disable,48,1,DPI_DPI_SLI_PRT2_CFG_HELP,
T,Reserved-Reserved,49,2,Hex,1,DPI_DPI_SLI_PRT2_CFG_HELP,
T,MOLR-Max Outstanding Load Requests,51,6,Hex,2,DPI_DPI_SLI_PRT2_CFG_HELP,
O,MPS_LIM-MAC memory space write requests cannot cross the,Enable,Disable,57,1,DPI_DPI_SLI_PRT2_CFG_HELP,
T,Reserved-Reserved,58,2,Hex,1,DPI_DPI_SLI_PRT2_CFG_HELP,
O,MPS-Max Payload Size,Enable,Disable,60,1,DPI_DPI_SLI_PRT2_CFG_HELP,
O,MRRS_LIM-MAC memory space read requests cannot cross the,Enable,Disable,61,1,DPI_DPI_SLI_PRT2_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,DPI_DPI_SLI_PRT2_CFG_HELP,
T,MRRS-Max Read Request Size,63,2,Hex,1,DPI_DPI_SLI_PRT2_CFG_HELP,

(DPI_SLI_PRT0_ERR),2,DPI_SLI_PRTx_ERR = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT0_ERR_HELP
T,ADDR-Address of the failed load request.,1,61,Hex,16,DPI_DPI_SLI_PRT0_ERR_HELP,
T,Reserved-Reserved,62,3,Hex,1,DPI_DPI_SLI_PRT0_ERR_HELP,

(DPI_SLI_PRT1_ERR),2,DPI_SLI_PRTx_ERR = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT1_ERR_HELP
T,ADDR-Address of the failed load request.,1,61,Hex,16,DPI_DPI_SLI_PRT1_ERR_HELP,
T,Reserved-Reserved,62,3,Hex,1,DPI_DPI_SLI_PRT1_ERR_HELP,

(DPI_SLI_PRT2_ERR),2,DPI_SLI_PRTx_ERR = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT2_ERR_HELP
T,ADDR-Address of the failed load request.,1,61,Hex,16,DPI_DPI_SLI_PRT2_ERR_HELP,
T,Reserved-Reserved,62,3,Hex,1,DPI_DPI_SLI_PRT2_ERR_HELP,

(DPI_SLI_PRT0_ERR_INFO),6,DPI_SLI_PRTx_ERR_INFO = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT0_ERR_INFO_HELP
T,Reserved-Reserved,1,55,Hex,14,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,
O,LOCK-DPI_SLI_PRTx_ERR and DPI_SLI_PRTx_ERR_INFO have,Enable,Disable,56,1,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,
T,Reserved-Reserved,57,3,Hex,1,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,
O,TYPE-Type of transaction that caused the ErrorResponse.,Enable,Disable,60,1,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,
T,REQQ-Request queue that made the failed load request.,62,3,Hex,1,DPI_DPI_SLI_PRT0_ERR_INFO_HELP,

(DPI_SLI_PRT1_ERR_INFO),6,DPI_SLI_PRTx_ERR_INFO = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT1_ERR_INFO_HELP
T,Reserved-Reserved,1,55,Hex,14,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,
O,LOCK-DPI_SLI_PRTx_ERR and DPI_SLI_PRTx_ERR_INFO have,Enable,Disable,56,1,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,
T,Reserved-Reserved,57,3,Hex,1,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,
O,TYPE-Type of transaction that caused the ErrorResponse.,Enable,Disable,60,1,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,
T,REQQ-Request queue that made the failed load request.,62,3,Hex,1,DPI_DPI_SLI_PRT1_ERR_INFO_HELP,

(DPI_SLI_PRT2_ERR_INFO),6,DPI_SLI_PRTx_ERR_INFO = DPI SLI Port Error Info,DPI,DPI_DPI_SLI_PRT2_ERR_INFO_HELP
T,Reserved-Reserved,1,55,Hex,14,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,
O,LOCK-DPI_SLI_PRTx_ERR and DPI_SLI_PRTx_ERR_INFO have,Enable,Disable,56,1,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,
T,Reserved-Reserved,57,3,Hex,1,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,
O,TYPE-Type of transaction that caused the ErrorResponse.,Enable,Disable,60,1,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,
T,REQQ-Request queue that made the failed load request.,62,3,Hex,1,DPI_DPI_SLI_PRT2_ERR_INFO_HELP,

(DTX_AGL_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_AGL_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_AGL_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_AGL_BCST_RSP_HELP,

(DTX_AGL_CTL),5,Type=RSL,DTX,DTX_DTX_AGL_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_AGL_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_AGL_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_AGL_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_AGL_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_AGL_CTL_HELP,

(DTX_AGL_DAT0),2,Type=RSL,DTX,DTX_DTX_AGL_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_AGL_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_AGL_DAT0_HELP,

(DTX_AGL_DAT1),2,Type=RSL,DTX,DTX_DTX_AGL_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_AGL_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_AGL_DAT1_HELP,

(DTX_AGL_ENA0),2,Type=RSL,DTX,DTX_DTX_AGL_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_AGL_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_AGL_ENA0_HELP,

(DTX_AGL_ENA1),2,Type=RSL,DTX,DTX_DTX_AGL_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_AGL_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_AGL_ENA1_HELP,

(DTX_AGL_SEL0),2,Type=RSL,DTX,DTX_DTX_AGL_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_AGL_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_AGL_SEL0_HELP,

(DTX_AGL_SEL1),2,Type=RSL,DTX,DTX_DTX_AGL_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_AGL_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_AGL_SEL1_HELP,

(DTX_BROADCAST_CTL),5,Type=RSL,DTX,DTX_DTX_BROADCAST_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_BROADCAST_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_BROADCAST_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_BROADCAST_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_BROADCAST_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_BROADCAST_CTL_HELP,

(DTX_BROADCAST_ENA0),2,Type=RSL,DTX,DTX_DTX_BROADCAST_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_BROADCAST_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_BROADCAST_ENA0_HELP,

(DTX_BROADCAST_ENA1),2,Type=RSL,DTX,DTX_DTX_BROADCAST_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_BROADCAST_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_BROADCAST_ENA1_HELP,

(DTX_BROADCAST_SEL0),2,Type=RSL,DTX,DTX_DTX_BROADCAST_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_BROADCAST_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_BROADCAST_SEL0_HELP,

(DTX_BROADCAST_SEL1),2,Type=RSL,DTX,DTX_DTX_BROADCAST_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_BROADCAST_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_BROADCAST_SEL1_HELP,

(DTX_DFA_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_DFA_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_DFA_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_DFA_BCST_RSP_HELP,

(DTX_DFA_CTL),5,Type=RSL,DTX,DTX_DTX_DFA_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_DFA_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_DFA_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_DFA_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_DFA_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_DFA_CTL_HELP,

(DTX_DFA_DAT0),2,Type=RSL,DTX,DTX_DTX_DFA_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_DFA_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_DFA_DAT0_HELP,

(DTX_DFA_DAT1),2,Type=RSL,DTX,DTX_DTX_DFA_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_DFA_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_DFA_DAT1_HELP,

(DTX_DFA_ENA0),2,Type=RSL,DTX,DTX_DTX_DFA_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_DFA_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_DFA_ENA0_HELP,

(DTX_DFA_ENA1),2,Type=RSL,DTX,DTX_DTX_DFA_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_DFA_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_DFA_ENA1_HELP,

(DTX_DFA_SEL0),2,Type=RSL,DTX,DTX_DTX_DFA_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_DFA_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_DFA_SEL0_HELP,

(DTX_DFA_SEL1),2,Type=RSL,DTX,DTX_DTX_DFA_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_DFA_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_DFA_SEL1_HELP,

(DTX_DPI_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_DPI_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_DPI_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_DPI_BCST_RSP_HELP,

(DTX_DPI_CTL),5,Type=RSL,DTX,DTX_DTX_DPI_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_DPI_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_DPI_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_DPI_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_DPI_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_DPI_CTL_HELP,

(DTX_DPI_DAT0),2,Type=RSL,DTX,DTX_DTX_DPI_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_DPI_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_DPI_DAT0_HELP,

(DTX_DPI_DAT1),2,Type=RSL,DTX,DTX_DTX_DPI_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_DPI_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_DPI_DAT1_HELP,

(DTX_DPI_ENA0),2,Type=RSL,DTX,DTX_DTX_DPI_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_DPI_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_DPI_ENA0_HELP,

(DTX_DPI_ENA1),2,Type=RSL,DTX,DTX_DTX_DPI_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_DPI_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_DPI_ENA1_HELP,

(DTX_DPI_SEL0),2,Type=RSL,DTX,DTX_DTX_DPI_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_DPI_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_DPI_SEL0_HELP,

(DTX_DPI_SEL1),2,Type=RSL,DTX,DTX_DTX_DPI_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_DPI_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_DPI_SEL1_HELP,

(DTX_FPA_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_FPA_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_FPA_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_FPA_BCST_RSP_HELP,

(DTX_FPA_CTL),5,Type=RSL,DTX,DTX_DTX_FPA_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_FPA_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_FPA_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_FPA_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_FPA_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_FPA_CTL_HELP,

(DTX_FPA_DAT0),2,Type=RSL,DTX,DTX_DTX_FPA_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_FPA_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_FPA_DAT0_HELP,

(DTX_FPA_DAT1),2,Type=RSL,DTX,DTX_DTX_FPA_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_FPA_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_FPA_DAT1_HELP,

(DTX_FPA_ENA0),2,Type=RSL,DTX,DTX_DTX_FPA_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_FPA_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_FPA_ENA0_HELP,

(DTX_FPA_ENA1),2,Type=RSL,DTX,DTX_DTX_FPA_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_FPA_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_FPA_ENA1_HELP,

(DTX_FPA_SEL0),2,Type=RSL,DTX,DTX_DTX_FPA_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_FPA_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_FPA_SEL0_HELP,

(DTX_FPA_SEL1),2,Type=RSL,DTX,DTX_DTX_FPA_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_FPA_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_FPA_SEL1_HELP,

(DTX_GMX0_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_GMX0_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_GMX0_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_GMX0_BCST_RSP_HELP,

(DTX_GMX1_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_GMX1_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_GMX1_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_GMX1_BCST_RSP_HELP,

(DTX_GMX0_CTL),5,Type=RSL,DTX,DTX_DTX_GMX0_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_GMX0_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_GMX0_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_GMX0_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_GMX0_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_GMX0_CTL_HELP,

(DTX_GMX1_CTL),5,Type=RSL,DTX,DTX_DTX_GMX1_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_GMX1_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_GMX1_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_GMX1_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_GMX1_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_GMX1_CTL_HELP,

(DTX_GMX0_DAT000),2,Type=RSL,DTX,DTX_DTX_GMX0_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_GMX0_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_GMX0_DAT000_HELP,

(DTX_GMX0_DAT001),2,Type=RSL,DTX,DTX_DTX_GMX0_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_GMX0_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_GMX0_DAT001_HELP,

(DTX_GMX1_DAT000),2,Type=RSL,DTX,DTX_DTX_GMX1_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_GMX1_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_GMX1_DAT000_HELP,

(DTX_GMX1_DAT001),2,Type=RSL,DTX,DTX_DTX_GMX1_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_GMX1_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_GMX1_DAT001_HELP,

(DTX_GMX0_ENA000),2,Type=RSL,DTX,DTX_DTX_GMX0_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_GMX0_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_GMX0_ENA000_HELP,

(DTX_GMX0_ENA001),2,Type=RSL,DTX,DTX_DTX_GMX0_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_GMX0_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_GMX0_ENA001_HELP,

(DTX_GMX1_ENA000),2,Type=RSL,DTX,DTX_DTX_GMX1_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_GMX1_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_GMX1_ENA000_HELP,

(DTX_GMX1_ENA001),2,Type=RSL,DTX,DTX_DTX_GMX1_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_GMX1_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_GMX1_ENA001_HELP,

(DTX_GMX0_SEL000),2,Type=RSL,DTX,DTX_DTX_GMX0_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_GMX0_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_GMX0_SEL000_HELP,

(DTX_GMX0_SEL001),2,Type=RSL,DTX,DTX_DTX_GMX0_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_GMX0_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_GMX0_SEL001_HELP,

(DTX_GMX1_SEL000),2,Type=RSL,DTX,DTX_DTX_GMX1_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_GMX1_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_GMX1_SEL000_HELP,

(DTX_GMX1_SEL001),2,Type=RSL,DTX,DTX_DTX_GMX1_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_GMX1_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_GMX1_SEL001_HELP,

(DTX_IOB_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_IOB_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_IOB_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_IOB_BCST_RSP_HELP,

(DTX_IOB_CTL),5,Type=RSL,DTX,DTX_DTX_IOB_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_IOB_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_IOB_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_IOB_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_IOB_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_IOB_CTL_HELP,

(DTX_IOB_DAT0),2,Type=RSL,DTX,DTX_DTX_IOB_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_IOB_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_IOB_DAT0_HELP,

(DTX_IOB_DAT1),2,Type=RSL,DTX,DTX_DTX_IOB_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_IOB_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_IOB_DAT1_HELP,

(DTX_IOB_ENA0),2,Type=RSL,DTX,DTX_DTX_IOB_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_IOB_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_IOB_ENA0_HELP,

(DTX_IOB_ENA1),2,Type=RSL,DTX,DTX_DTX_IOB_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_IOB_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_IOB_ENA1_HELP,

(DTX_IOB_SEL0),2,Type=RSL,DTX,DTX_DTX_IOB_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_IOB_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_IOB_SEL0_HELP,

(DTX_IOB_SEL1),2,Type=RSL,DTX,DTX_DTX_IOB_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_IOB_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_IOB_SEL1_HELP,

(DTX_IPD_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_IPD_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_IPD_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_IPD_BCST_RSP_HELP,

(DTX_IPD_CTL),5,Type=RSL,DTX,DTX_DTX_IPD_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_IPD_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_IPD_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_IPD_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_IPD_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_IPD_CTL_HELP,

(DTX_IPD_DAT0),2,Type=RSL,DTX,DTX_DTX_IPD_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_IPD_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_IPD_DAT0_HELP,

(DTX_IPD_DAT1),2,Type=RSL,DTX,DTX_DTX_IPD_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_IPD_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_IPD_DAT1_HELP,

(DTX_IPD_ENA0),2,Type=RSL,DTX,DTX_DTX_IPD_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_IPD_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_IPD_ENA0_HELP,

(DTX_IPD_ENA1),2,Type=RSL,DTX,DTX_DTX_IPD_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_IPD_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_IPD_ENA1_HELP,

(DTX_IPD_SEL0),2,Type=RSL,DTX,DTX_DTX_IPD_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_IPD_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_IPD_SEL0_HELP,

(DTX_IPD_SEL1),2,Type=RSL,DTX,DTX_DTX_IPD_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_IPD_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_IPD_SEL1_HELP,

(DTX_KEY_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_KEY_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_KEY_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_KEY_BCST_RSP_HELP,

(DTX_KEY_CTL),5,Type=RSL,DTX,DTX_DTX_KEY_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_KEY_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_KEY_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_KEY_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_KEY_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_KEY_CTL_HELP,

(DTX_KEY_DAT0),2,Type=RSL,DTX,DTX_DTX_KEY_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_KEY_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_KEY_DAT0_HELP,

(DTX_KEY_DAT1),2,Type=RSL,DTX,DTX_DTX_KEY_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_KEY_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_KEY_DAT1_HELP,

(DTX_KEY_ENA0),2,Type=RSL,DTX,DTX_DTX_KEY_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_KEY_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_KEY_ENA0_HELP,

(DTX_KEY_ENA1),2,Type=RSL,DTX,DTX_DTX_KEY_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_KEY_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_KEY_ENA1_HELP,

(DTX_KEY_SEL0),2,Type=RSL,DTX,DTX_DTX_KEY_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_KEY_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_KEY_SEL0_HELP,

(DTX_KEY_SEL1),2,Type=RSL,DTX,DTX_DTX_KEY_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_KEY_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_KEY_SEL1_HELP,

(DTX_L2C_CBC0_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_L2C_CBC0_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_L2C_CBC0_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_L2C_CBC0_BCST_RSP_HELP,

(DTX_L2C_CBC0_CTL),5,Type=RSL,DTX,DTX_DTX_L2C_CBC0_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_L2C_CBC0_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_L2C_CBC0_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_L2C_CBC0_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_L2C_CBC0_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_L2C_CBC0_CTL_HELP,

(DTX_L2C_CBC0_DAT000),2,Type=RSL,DTX,DTX_DTX_L2C_CBC0_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_CBC0_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_L2C_CBC0_DAT000_HELP,

(DTX_L2C_CBC0_DAT001),2,Type=RSL,DTX,DTX_DTX_L2C_CBC0_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_CBC0_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_L2C_CBC0_DAT001_HELP,

(DTX_L2C_CBC0_ENA000),2,Type=RSL,DTX,DTX_DTX_L2C_CBC0_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_CBC0_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_L2C_CBC0_ENA000_HELP,

(DTX_L2C_CBC0_ENA001),2,Type=RSL,DTX,DTX_DTX_L2C_CBC0_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_CBC0_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_L2C_CBC0_ENA001_HELP,

(DTX_L2C_CBC0_SEL000),2,Type=RSL,DTX,DTX_DTX_L2C_CBC0_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_L2C_CBC0_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_L2C_CBC0_SEL000_HELP,

(DTX_L2C_CBC0_SEL001),2,Type=RSL,DTX,DTX_DTX_L2C_CBC0_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_L2C_CBC0_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_L2C_CBC0_SEL001_HELP,

(DTX_L2C_MCI0_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_L2C_MCI0_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_L2C_MCI0_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_L2C_MCI0_BCST_RSP_HELP,

(DTX_L2C_MCI0_CTL),5,Type=RSL,DTX,DTX_DTX_L2C_MCI0_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_L2C_MCI0_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_L2C_MCI0_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_L2C_MCI0_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_L2C_MCI0_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_L2C_MCI0_CTL_HELP,

(DTX_L2C_MCI0_DAT000),2,Type=RSL,DTX,DTX_DTX_L2C_MCI0_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_MCI0_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_L2C_MCI0_DAT000_HELP,

(DTX_L2C_MCI0_DAT001),2,Type=RSL,DTX,DTX_DTX_L2C_MCI0_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_MCI0_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_L2C_MCI0_DAT001_HELP,

(DTX_L2C_MCI0_ENA000),2,Type=RSL,DTX,DTX_DTX_L2C_MCI0_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_MCI0_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_L2C_MCI0_ENA000_HELP,

(DTX_L2C_MCI0_ENA001),2,Type=RSL,DTX,DTX_DTX_L2C_MCI0_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_MCI0_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_L2C_MCI0_ENA001_HELP,

(DTX_L2C_MCI0_SEL000),2,Type=RSL,DTX,DTX_DTX_L2C_MCI0_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_L2C_MCI0_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_L2C_MCI0_SEL000_HELP,

(DTX_L2C_MCI0_SEL001),2,Type=RSL,DTX,DTX_DTX_L2C_MCI0_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_L2C_MCI0_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_L2C_MCI0_SEL001_HELP,

(DTX_L2C_TAD0_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_L2C_TAD0_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_L2C_TAD0_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_L2C_TAD0_BCST_RSP_HELP,

(DTX_L2C_TAD0_CTL),5,Type=RSL,DTX,DTX_DTX_L2C_TAD0_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_L2C_TAD0_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_L2C_TAD0_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_L2C_TAD0_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_L2C_TAD0_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_L2C_TAD0_CTL_HELP,

(DTX_L2C_TAD0_DAT000),2,Type=RSL,DTX,DTX_DTX_L2C_TAD0_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_TAD0_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_L2C_TAD0_DAT000_HELP,

(DTX_L2C_TAD0_DAT001),2,Type=RSL,DTX,DTX_DTX_L2C_TAD0_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_TAD0_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_L2C_TAD0_DAT001_HELP,

(DTX_L2C_TAD0_ENA000),2,Type=RSL,DTX,DTX_DTX_L2C_TAD0_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_TAD0_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_L2C_TAD0_ENA000_HELP,

(DTX_L2C_TAD0_ENA001),2,Type=RSL,DTX,DTX_DTX_L2C_TAD0_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_L2C_TAD0_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_L2C_TAD0_ENA001_HELP,

(DTX_L2C_TAD0_SEL000),2,Type=RSL,DTX,DTX_DTX_L2C_TAD0_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_L2C_TAD0_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_L2C_TAD0_SEL000_HELP,

(DTX_L2C_TAD0_SEL001),2,Type=RSL,DTX,DTX_DTX_L2C_TAD0_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_L2C_TAD0_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_L2C_TAD0_SEL001_HELP,

(DTX_LMC0_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_LMC0_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_LMC0_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_LMC0_BCST_RSP_HELP,

(DTX_LMC0_CTL),5,Type=RSL,DTX,DTX_DTX_LMC0_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_LMC0_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_LMC0_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_LMC0_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_LMC0_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_LMC0_CTL_HELP,

(DTX_LMC0_DAT000),2,Type=RSL,DTX,DTX_DTX_LMC0_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_LMC0_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_LMC0_DAT000_HELP,

(DTX_LMC0_DAT001),2,Type=RSL,DTX,DTX_DTX_LMC0_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_LMC0_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_LMC0_DAT001_HELP,

(DTX_LMC0_ENA000),2,Type=RSL,DTX,DTX_DTX_LMC0_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_LMC0_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_LMC0_ENA000_HELP,

(DTX_LMC0_ENA001),2,Type=RSL,DTX,DTX_DTX_LMC0_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_LMC0_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_LMC0_ENA001_HELP,

(DTX_LMC0_SEL000),2,Type=RSL,DTX,DTX_DTX_LMC0_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_LMC0_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_LMC0_SEL000_HELP,

(DTX_LMC0_SEL001),2,Type=RSL,DTX,DTX_DTX_LMC0_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_LMC0_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_LMC0_SEL001_HELP,

(DTX_MIO_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_MIO_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_MIO_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_MIO_BCST_RSP_HELP,

(DTX_MIO_CTL),5,Type=RSL,DTX,DTX_DTX_MIO_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_MIO_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_MIO_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_MIO_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_MIO_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_MIO_CTL_HELP,

(DTX_MIO_DAT0),2,Type=RSL,DTX,DTX_DTX_MIO_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_MIO_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_MIO_DAT0_HELP,

(DTX_MIO_DAT1),2,Type=RSL,DTX,DTX_DTX_MIO_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_MIO_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_MIO_DAT1_HELP,

(DTX_MIO_ENA0),2,Type=RSL,DTX,DTX_DTX_MIO_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_MIO_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_MIO_ENA0_HELP,

(DTX_MIO_ENA1),2,Type=RSL,DTX,DTX_DTX_MIO_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_MIO_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_MIO_ENA1_HELP,

(DTX_MIO_SEL0),2,Type=RSL,DTX,DTX_DTX_MIO_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_MIO_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_MIO_SEL0_HELP,

(DTX_MIO_SEL1),2,Type=RSL,DTX,DTX_DTX_MIO_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_MIO_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_MIO_SEL1_HELP,

(DTX_PCS0_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_PCS0_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_PCS0_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_PCS0_BCST_RSP_HELP,

(DTX_PCS1_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_PCS1_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_PCS1_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_PCS1_BCST_RSP_HELP,

(DTX_PCS0_CTL),5,Type=RSL,DTX,DTX_DTX_PCS0_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_PCS0_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_PCS0_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_PCS0_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_PCS0_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_PCS0_CTL_HELP,

(DTX_PCS1_CTL),5,Type=RSL,DTX,DTX_DTX_PCS1_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_PCS1_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_PCS1_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_PCS1_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_PCS1_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_PCS1_CTL_HELP,

(DTX_PCS0_DAT000),2,Type=RSL,DTX,DTX_DTX_PCS0_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PCS0_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PCS0_DAT000_HELP,

(DTX_PCS0_DAT001),2,Type=RSL,DTX,DTX_DTX_PCS0_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PCS0_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PCS0_DAT001_HELP,

(DTX_PCS1_DAT000),2,Type=RSL,DTX,DTX_DTX_PCS1_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PCS1_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PCS1_DAT000_HELP,

(DTX_PCS1_DAT001),2,Type=RSL,DTX,DTX_DTX_PCS1_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PCS1_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PCS1_DAT001_HELP,

(DTX_PCS0_ENA000),2,Type=RSL,DTX,DTX_DTX_PCS0_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PCS0_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PCS0_ENA000_HELP,

(DTX_PCS0_ENA001),2,Type=RSL,DTX,DTX_DTX_PCS0_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PCS0_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PCS0_ENA001_HELP,

(DTX_PCS1_ENA000),2,Type=RSL,DTX,DTX_DTX_PCS1_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PCS1_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PCS1_ENA000_HELP,

(DTX_PCS1_ENA001),2,Type=RSL,DTX,DTX_DTX_PCS1_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PCS1_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PCS1_ENA001_HELP,

(DTX_PCS0_SEL000),2,Type=RSL,DTX,DTX_DTX_PCS0_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PCS0_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PCS0_SEL000_HELP,

(DTX_PCS0_SEL001),2,Type=RSL,DTX,DTX_DTX_PCS0_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PCS0_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PCS0_SEL001_HELP,

(DTX_PCS1_SEL000),2,Type=RSL,DTX,DTX_DTX_PCS1_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PCS1_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PCS1_SEL000_HELP,

(DTX_PCS1_SEL001),2,Type=RSL,DTX,DTX_DTX_PCS1_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PCS1_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PCS1_SEL001_HELP,

(DTX_PEM0_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_PEM0_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_PEM0_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_PEM0_BCST_RSP_HELP,

(DTX_PEM1_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_PEM1_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_PEM1_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_PEM1_BCST_RSP_HELP,

(DTX_PEM2_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_PEM2_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_PEM2_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_PEM2_BCST_RSP_HELP,

(DTX_PEM0_CTL),5,Type=RSL,DTX,DTX_DTX_PEM0_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_PEM0_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_PEM0_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_PEM0_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_PEM0_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_PEM0_CTL_HELP,

(DTX_PEM1_CTL),5,Type=RSL,DTX,DTX_DTX_PEM1_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_PEM1_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_PEM1_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_PEM1_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_PEM1_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_PEM1_CTL_HELP,

(DTX_PEM2_CTL),5,Type=RSL,DTX,DTX_DTX_PEM2_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_PEM2_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_PEM2_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_PEM2_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_PEM2_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_PEM2_CTL_HELP,

(DTX_PEM0_DAT000),2,Type=RSL,DTX,DTX_DTX_PEM0_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM0_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PEM0_DAT000_HELP,

(DTX_PEM0_DAT001),2,Type=RSL,DTX,DTX_DTX_PEM0_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM0_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PEM0_DAT001_HELP,

(DTX_PEM1_DAT000),2,Type=RSL,DTX,DTX_DTX_PEM1_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM1_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PEM1_DAT000_HELP,

(DTX_PEM1_DAT001),2,Type=RSL,DTX,DTX_DTX_PEM1_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM1_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PEM1_DAT001_HELP,

(DTX_PEM2_DAT000),2,Type=RSL,DTX,DTX_DTX_PEM2_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM2_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PEM2_DAT000_HELP,

(DTX_PEM2_DAT001),2,Type=RSL,DTX,DTX_DTX_PEM2_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM2_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PEM2_DAT001_HELP,

(DTX_PEM0_ENA000),2,Type=RSL,DTX,DTX_DTX_PEM0_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM0_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PEM0_ENA000_HELP,

(DTX_PEM0_ENA001),2,Type=RSL,DTX,DTX_DTX_PEM0_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM0_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PEM0_ENA001_HELP,

(DTX_PEM1_ENA000),2,Type=RSL,DTX,DTX_DTX_PEM1_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM1_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PEM1_ENA000_HELP,

(DTX_PEM1_ENA001),2,Type=RSL,DTX,DTX_DTX_PEM1_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM1_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PEM1_ENA001_HELP,

(DTX_PEM2_ENA000),2,Type=RSL,DTX,DTX_DTX_PEM2_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM2_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PEM2_ENA000_HELP,

(DTX_PEM2_ENA001),2,Type=RSL,DTX,DTX_DTX_PEM2_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PEM2_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PEM2_ENA001_HELP,

(DTX_PEM0_SEL000),2,Type=RSL,DTX,DTX_DTX_PEM0_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PEM0_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PEM0_SEL000_HELP,

(DTX_PEM0_SEL001),2,Type=RSL,DTX,DTX_DTX_PEM0_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PEM0_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PEM0_SEL001_HELP,

(DTX_PEM1_SEL000),2,Type=RSL,DTX,DTX_DTX_PEM1_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PEM1_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PEM1_SEL000_HELP,

(DTX_PEM1_SEL001),2,Type=RSL,DTX,DTX_DTX_PEM1_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PEM1_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PEM1_SEL001_HELP,

(DTX_PEM2_SEL000),2,Type=RSL,DTX,DTX_DTX_PEM2_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PEM2_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PEM2_SEL000_HELP,

(DTX_PEM2_SEL001),2,Type=RSL,DTX,DTX_DTX_PEM2_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PEM2_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PEM2_SEL001_HELP,

(DTX_PIP_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_PIP_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_PIP_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_PIP_BCST_RSP_HELP,

(DTX_PIP_CTL),5,Type=RSL,DTX,DTX_DTX_PIP_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_PIP_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_PIP_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_PIP_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_PIP_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_PIP_CTL_HELP,

(DTX_PIP_DAT0),2,Type=RSL,DTX,DTX_DTX_PIP_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PIP_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PIP_DAT0_HELP,

(DTX_PIP_DAT1),2,Type=RSL,DTX,DTX_DTX_PIP_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PIP_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PIP_DAT1_HELP,

(DTX_PIP_ENA0),2,Type=RSL,DTX,DTX_DTX_PIP_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PIP_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PIP_ENA0_HELP,

(DTX_PIP_ENA1),2,Type=RSL,DTX,DTX_DTX_PIP_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PIP_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PIP_ENA1_HELP,

(DTX_PIP_SEL0),2,Type=RSL,DTX,DTX_DTX_PIP_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PIP_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PIP_SEL0_HELP,

(DTX_PIP_SEL1),2,Type=RSL,DTX,DTX_DTX_PIP_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PIP_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PIP_SEL1_HELP,

(DTX_PKO_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_PKO_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_PKO_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_PKO_BCST_RSP_HELP,

(DTX_PKO_CTL),5,Type=RSL,DTX,DTX_DTX_PKO_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_PKO_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_PKO_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_PKO_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_PKO_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_PKO_CTL_HELP,

(DTX_PKO_DAT0),2,Type=RSL,DTX,DTX_DTX_PKO_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PKO_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PKO_DAT0_HELP,

(DTX_PKO_DAT1),2,Type=RSL,DTX,DTX_DTX_PKO_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PKO_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_PKO_DAT1_HELP,

(DTX_PKO_ENA0),2,Type=RSL,DTX,DTX_DTX_PKO_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PKO_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PKO_ENA0_HELP,

(DTX_PKO_ENA1),2,Type=RSL,DTX,DTX_DTX_PKO_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_PKO_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_PKO_ENA1_HELP,

(DTX_PKO_SEL0),2,Type=RSL,DTX,DTX_DTX_PKO_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PKO_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PKO_SEL0_HELP,

(DTX_PKO_SEL1),2,Type=RSL,DTX,DTX_DTX_PKO_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_PKO_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_PKO_SEL1_HELP,

(DTX_POW_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_POW_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_POW_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_POW_BCST_RSP_HELP,

(DTX_POW_CTL),5,Type=RSL,DTX,DTX_DTX_POW_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_POW_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_POW_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_POW_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_POW_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_POW_CTL_HELP,

(DTX_POW_DAT0),2,Type=RSL,DTX,DTX_DTX_POW_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_POW_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_POW_DAT0_HELP,

(DTX_POW_DAT1),2,Type=RSL,DTX,DTX_DTX_POW_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_POW_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_POW_DAT1_HELP,

(DTX_POW_ENA0),2,Type=RSL,DTX,DTX_DTX_POW_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_POW_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_POW_ENA0_HELP,

(DTX_POW_ENA1),2,Type=RSL,DTX,DTX_DTX_POW_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_POW_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_POW_ENA1_HELP,

(DTX_POW_SEL0),2,Type=RSL,DTX,DTX_DTX_POW_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_POW_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_POW_SEL0_HELP,

(DTX_POW_SEL1),2,Type=RSL,DTX,DTX_DTX_POW_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_POW_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_POW_SEL1_HELP,

(DTX_RST_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_RST_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_RST_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_RST_BCST_RSP_HELP,

(DTX_RST_CTL),5,Type=RSL,DTX,DTX_DTX_RST_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_RST_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_RST_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_RST_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_RST_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_RST_CTL_HELP,

(DTX_RST_DAT0),2,Type=RSL,DTX,DTX_DTX_RST_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_RST_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_RST_DAT0_HELP,

(DTX_RST_DAT1),2,Type=RSL,DTX,DTX_DTX_RST_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_RST_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_RST_DAT1_HELP,

(DTX_RST_ENA0),2,Type=RSL,DTX,DTX_DTX_RST_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_RST_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_RST_ENA0_HELP,

(DTX_RST_ENA1),2,Type=RSL,DTX,DTX_DTX_RST_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_RST_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_RST_ENA1_HELP,

(DTX_RST_SEL0),2,Type=RSL,DTX,DTX_DTX_RST_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_RST_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_RST_SEL0_HELP,

(DTX_RST_SEL1),2,Type=RSL,DTX,DTX_DTX_RST_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_RST_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_RST_SEL1_HELP,

(DTX_SATA_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_SATA_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_SATA_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_SATA_BCST_RSP_HELP,

(DTX_SATA_CTL),5,Type=RSL,DTX,DTX_DTX_SATA_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_SATA_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_SATA_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_SATA_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_SATA_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_SATA_CTL_HELP,

(DTX_SATA_DAT0),2,Type=RSL,DTX,DTX_DTX_SATA_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_SATA_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_SATA_DAT0_HELP,

(DTX_SATA_DAT1),2,Type=RSL,DTX,DTX_DTX_SATA_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_SATA_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_SATA_DAT1_HELP,

(DTX_SATA_ENA0),2,Type=RSL,DTX,DTX_DTX_SATA_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_SATA_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_SATA_ENA0_HELP,

(DTX_SATA_ENA1),2,Type=RSL,DTX,DTX_DTX_SATA_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_SATA_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_SATA_ENA1_HELP,

(DTX_SATA_SEL0),2,Type=RSL,DTX,DTX_DTX_SATA_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_SATA_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_SATA_SEL0_HELP,

(DTX_SATA_SEL1),2,Type=RSL,DTX,DTX_DTX_SATA_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_SATA_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_SATA_SEL1_HELP,

(DTX_SLI_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_SLI_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_SLI_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_SLI_BCST_RSP_HELP,

(DTX_SLI_CTL),5,Type=RSL,DTX,DTX_DTX_SLI_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_SLI_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_SLI_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_SLI_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_SLI_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_SLI_CTL_HELP,

(DTX_SLI_DAT0),2,Type=RSL,DTX,DTX_DTX_SLI_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_SLI_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_SLI_DAT0_HELP,

(DTX_SLI_DAT1),2,Type=RSL,DTX,DTX_DTX_SLI_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_SLI_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_SLI_DAT1_HELP,

(DTX_SLI_ENA0),2,Type=RSL,DTX,DTX_DTX_SLI_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_SLI_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_SLI_ENA0_HELP,

(DTX_SLI_ENA1),2,Type=RSL,DTX,DTX_DTX_SLI_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_SLI_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_SLI_ENA1_HELP,

(DTX_SLI_SEL0),2,Type=RSL,DTX,DTX_DTX_SLI_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_SLI_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_SLI_SEL0_HELP,

(DTX_SLI_SEL1),2,Type=RSL,DTX,DTX_DTX_SLI_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_SLI_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_SLI_SEL1_HELP,

(DTX_TIM_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_TIM_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_TIM_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_TIM_BCST_RSP_HELP,

(DTX_TIM_CTL),5,Type=RSL,DTX,DTX_DTX_TIM_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_TIM_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_TIM_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_TIM_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_TIM_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_TIM_CTL_HELP,

(DTX_TIM_DAT0),2,Type=RSL,DTX,DTX_DTX_TIM_DAT0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_TIM_DAT0_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_TIM_DAT0_HELP,

(DTX_TIM_DAT1),2,Type=RSL,DTX,DTX_DTX_TIM_DAT1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_TIM_DAT1_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_TIM_DAT1_HELP,

(DTX_TIM_ENA0),2,Type=RSL,DTX,DTX_DTX_TIM_ENA0_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_TIM_ENA0_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_TIM_ENA0_HELP,

(DTX_TIM_ENA1),2,Type=RSL,DTX,DTX_DTX_TIM_ENA1_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_TIM_ENA1_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_TIM_ENA1_HELP,

(DTX_TIM_SEL0),2,Type=RSL,DTX,DTX_DTX_TIM_SEL0_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_TIM_SEL0_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_TIM_SEL0_HELP,

(DTX_TIM_SEL1),2,Type=RSL,DTX,DTX_DTX_TIM_SEL1_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_TIM_SEL1_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_TIM_SEL1_HELP,

(DTX_USBDRD0_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_USBDRD0_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_USBDRD0_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_USBDRD0_BCST_RSP_HELP,

(DTX_USBDRD1_BCST_RSP),2,Type=RSL,DTX,DTX_DTX_USBDRD1_BCST_RSP_HELP
T,Reserved-Reserved,1,63,Hex,16,DTX_DTX_USBDRD1_BCST_RSP_HELP,
O,ENA-Enable this DTX instance as the responder to DTX broadcast read/write operations.,Enable,Disable,64,1,DTX_DTX_USBDRD1_BCST_RSP_HELP,

(DTX_USBDRD0_CTL),5,Type=RSL,DTX,DTX_DTX_USBDRD0_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_USBDRD0_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_USBDRD0_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_USBDRD0_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_USBDRD0_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_USBDRD0_CTL_HELP,

(DTX_USBDRD1_CTL),5,Type=RSL,DTX,DTX_DTX_USBDRD1_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,DTX_DTX_USBDRD1_CTL_HELP,
O,ACTIVE-Force block's gated clocks on so that the state of idle signals may be captured.,Enable,Disable,60,1,DTX_DTX_USBDRD1_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,DTX_DTX_USBDRD1_CTL_HELP,
O,ECHOEN-Drive debug bus with the value in DTX_MIO_ENA(0..1) instead of normal block debug data.,Enable,Disable,63,1,DTX_DTX_USBDRD1_CTL_HELP,
O,SWAP-Swap the high and low 36=bit debug bus outputs.,Enable,Disable,64,1,DTX_DTX_USBDRD1_CTL_HELP,

(DTX_USBDRD0_DAT000),2,Type=RSL,DTX,DTX_DTX_USBDRD0_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_USBDRD0_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_USBDRD0_DAT000_HELP,

(DTX_USBDRD0_DAT001),2,Type=RSL,DTX,DTX_DTX_USBDRD0_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_USBDRD0_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_USBDRD0_DAT001_HELP,

(DTX_USBDRD1_DAT000),2,Type=RSL,DTX,DTX_DTX_USBDRD1_DAT000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_USBDRD1_DAT000_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_USBDRD1_DAT000_HELP,

(DTX_USBDRD1_DAT001),2,Type=RSL,DTX,DTX_DTX_USBDRD1_DAT001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_USBDRD1_DAT001_HELP,
T,RAW-Raw debug data captured by the DTX before the ENA is applied. This gives the ability to,29,36,Hex,9,DTX_DTX_USBDRD1_DAT001_HELP,

(DTX_USBDRD0_ENA000),2,Type=RSL,DTX,DTX_DTX_USBDRD0_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_USBDRD0_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_USBDRD0_ENA000_HELP,

(DTX_USBDRD0_ENA001),2,Type=RSL,DTX,DTX_DTX_USBDRD0_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_USBDRD0_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_USBDRD0_ENA001_HELP,

(DTX_USBDRD1_ENA000),2,Type=RSL,DTX,DTX_DTX_USBDRD1_ENA000_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_USBDRD1_ENA000_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_USBDRD1_ENA000_HELP,

(DTX_USBDRD1_ENA001),2,Type=RSL,DTX,DTX_DTX_USBDRD1_ENA001_HELP
T,Reserved-Reserved,1,28,Hex,7,DTX_DTX_USBDRD1_ENA001_HELP,
T,ENA-Output enable vector of which bits to drive onto the low/high 36=bit debug buses. Normally,29,36,Hex,9,DTX_DTX_USBDRD1_ENA001_HELP,

(DTX_USBDRD0_SEL000),2,Type=RSL,DTX,DTX_DTX_USBDRD0_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_USBDRD0_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_USBDRD0_SEL000_HELP,

(DTX_USBDRD0_SEL001),2,Type=RSL,DTX,DTX_DTX_USBDRD0_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_USBDRD0_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_USBDRD0_SEL001_HELP,

(DTX_USBDRD1_SEL000),2,Type=RSL,DTX,DTX_DTX_USBDRD1_SEL000_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_USBDRD1_SEL000_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_USBDRD1_SEL000_HELP,

(DTX_USBDRD1_SEL001),2,Type=RSL,DTX,DTX_DTX_USBDRD1_SEL001_HELP
T,Reserved-Reserved,1,40,Hex,10,DTX_DTX_USBDRD1_SEL001_HELP,
T,VALUE-Debug select. Selects which signals to drive onto low/high 36=bit debug buses.,41,24,Hex,6,DTX_DTX_USBDRD1_SEL001_HELP,

(FPA_ADDR_RANGE_ERROR),3,When an address is sent to a pool that does not fall in the start and end address spcified by,FPA,FPA_FPA_ADDR_RANGE_ERROR_HELP
T,Reserved-Reserved,1,26,Hex,7,FPA_FPA_ADDR_RANGE_ERROR_HELP,
T,POOL-Pool address sent to.,27,5,Hex,2,FPA_FPA_ADDR_RANGE_ERROR_HELP,
T,ADDR-Failing address.,32,33,Hex,9,FPA_FPA_ADDR_RANGE_ERROR_HELP,

(FPA_BIST_STATUS),6,The result of the BIST run on the FPA memories.,FPA,FPA_FPA_BIST_STATUS_HELP
T,Reserved-Reserved,1,59,Hex,15,FPA_FPA_BIST_STATUS_HELP,
O,FRD-fpa_frd  memory bist status.,Enable,Disable,60,1,FPA_FPA_BIST_STATUS_HELP,
O,FPF0-fpa_fpf0 memory bist status.,Enable,Disable,61,1,FPA_FPA_BIST_STATUS_HELP,
O,FPF1-fpa_fpf1 memory bist status.,Enable,Disable,62,1,FPA_FPA_BIST_STATUS_HELP,
O,FFR-fpa_ffr  memory bist status.,Enable,Disable,63,1,FPA_FPA_BIST_STATUS_HELP,
O,FDR-fpa_fdr  memory bist status.,Enable,Disable,64,1,FPA_FPA_BIST_STATUS_HELP,

(FPA_CTL_STATUS),10,The FPA's interrupt enable register.,FPA,FPA_FPA_CTL_STATUS_HELP
T,Reserved-Reserved,1,43,Hex,11,FPA_FPA_CTL_STATUS_HELP,
O,FREE_EN-Enables the setting of the INT_SUM_[FREE*] bits.,Enable,Disable,44,1,FPA_FPA_CTL_STATUS_HELP,
O,RET_OFF-When set NCB devices returning pointer will be,Enable,Disable,45,1,FPA_FPA_CTL_STATUS_HELP,
O,REQ_OFF-When set NCB devices requesting pointers will be,Enable,Disable,46,1,FPA_FPA_CTL_STATUS_HELP,
O,RESET-When set causes a reset of the FPA with the,Enable,Disable,47,1,FPA_FPA_CTL_STATUS_HELP,
O,USE_LDT-When clear '0' the FPA will use LDT to load,Enable,Disable,48,1,FPA_FPA_CTL_STATUS_HELP,
O,USE_STT-When clear '0' the FPA will use STT to store,Enable,Disable,49,1,FPA_FPA_CTL_STATUS_HELP,
O,ENB-Must be set to 1 AFTER writing all config registers,Enable,Disable,50,1,FPA_FPA_CTL_STATUS_HELP,
T,MEM1_ERR-Causes a flip of the ECC bit associated 38:32,51,7,Hex,2,FPA_FPA_CTL_STATUS_HELP,
T,MEM0_ERR-Causes a flip of the ECC bit associated 38:32,58,7,Hex,2,FPA_FPA_CTL_STATUS_HELP,

(FPA_FPF1_MARKS),3,"The high and low watermark register that determines when we write and read free pages from,FPA,FPA_FPA_FPF1_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF1_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF1_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF1_MARKS_HELP,

(FPA_FPF2_MARKS),3,"The high and low watermark register that determines when we write and read free pages from,FPA,FPA_FPA_FPF2_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF2_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF2_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF2_MARKS_HELP,

(FPA_FPF3_MARKS),3,"The high and low watermark register that determines when we write and read free pages from,FPA,FPA_FPA_FPF3_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF3_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF3_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF3_MARKS_HELP,

(FPA_FPF4_MARKS),3,"The high and low watermark register that determines when we write and read free pages from,FPA,FPA_FPA_FPF4_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF4_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF4_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF4_MARKS_HELP,

(FPA_FPF5_MARKS),3,"The high and low watermark register that determines when we write and read free pages from,FPA,FPA_FPA_FPF5_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF5_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF5_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF5_MARKS_HELP,

(FPA_FPF6_MARKS),3,"The high and low watermark register that determines when we write and read free pages from,FPA,FPA_FPA_FPF6_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF6_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF6_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF6_MARKS_HELP,

(FPA_FPF7_MARKS),3,"The high and low watermark register that determines when we write and read free pages from,FPA,FPA_FPA_FPF7_MARKS_HELP
T,Reserved-Reserved,1,42,Hex,11,FPA_FPA_FPF7_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,43,11,Hex,3,FPA_FPA_FPF7_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,54,11,Hex,3,FPA_FPA_FPF7_MARKS_HELP,

(FPA_FPF1_SIZE),2,"FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF1_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF1_SIZE_HELP,
T,FPF_SIZ-"The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF1_SIZE_HELP,

(FPA_FPF2_SIZE),2,"FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF2_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF2_SIZE_HELP,
T,FPF_SIZ-"The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF2_SIZE_HELP,

(FPA_FPF3_SIZE),2,"FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF3_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF3_SIZE_HELP,
T,FPF_SIZ-"The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF3_SIZE_HELP,

(FPA_FPF4_SIZE),2,"FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF4_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF4_SIZE_HELP,
T,FPF_SIZ-"The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF4_SIZE_HELP,

(FPA_FPF5_SIZE),2,"FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF5_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF5_SIZE_HELP,
T,FPF_SIZ-"The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF5_SIZE_HELP,

(FPA_FPF6_SIZE),2,"FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF6_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF6_SIZE_HELP,
T,FPF_SIZ-"The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF6_SIZE_HELP,

(FPA_FPF7_SIZE),2,"FPA_FPFX_SIZE = FPA's Queue 1-7 Free Page FIFO Size,FPA,FPA_FPA_FPF7_SIZE_HELP
T,Reserved-Reserved,1,53,Hex,14,FPA_FPA_FPF7_SIZE_HELP,
T,FPF_SIZ-"The number of entries assigned in the FPA FIFO,54,11,Hex,3,FPA_FPA_FPF7_SIZE_HELP,

(FPA_FPF0_MARKS),3,"The high and low watermark register that determines when we write and read free pages from,FPA,FPA_FPA_FPF0_MARKS_HELP
T,Reserved-Reserved,1,40,Hex,10,FPA_FPA_FPF0_MARKS_HELP,
T,FPF_WR-When the number of free=page=pointers in a,41,12,Hex,3,FPA_FPA_FPF0_MARKS_HELP,
T,FPF_RD-When the number of free=page=pointers in a,53,12,Hex,3,FPA_FPA_FPF0_MARKS_HELP,

(FPA_FPF0_SIZE),2,"The number of page pointers that will be kept local to the FPA for this Queue. FPA Queues are,FPA,FPA_FPA_FPF0_SIZE_HELP
T,Reserved-Reserved,1,52,Hex,13,FPA_FPA_FPF0_SIZE_HELP,
T,FPF_SIZ-"The number of entries assigned in the FPA FIFO,53,12,Hex,3,FPA_FPA_FPF0_SIZE_HELP,

(FPA_INT_ENB),47,The FPA's interrupt enable register.,FPA,FPA_FPA_INT_ENB_HELP
T,Reserved-Reserved,1,14,Hex,4,FPA_FPA_INT_ENB_HELP,
O,PADDR_E-When set (1) and bit 49 of the FPA_INT_SUM,Enable,Disable,15,1,FPA_FPA_INT_ENB_HELP,
T,RES_44-Reserved.,16,5,Hex,2,FPA_FPA_INT_ENB_HELP,
O,FREE7-When set (1) and bit 43 of the FPA_INT_SUM,Enable,Disable,21,1,FPA_FPA_INT_ENB_HELP,
O,FREE6-When set (1) and bit 42 of the FPA_INT_SUM,Enable,Disable,22,1,FPA_FPA_INT_ENB_HELP,
O,FREE5-When set (1) and bit 41 of the FPA_INT_SUM,Enable,Disable,23,1,FPA_FPA_INT_ENB_HELP,
O,FREE4-When set (1) and bit 40 of the FPA_INT_SUM,Enable,Disable,24,1,FPA_FPA_INT_ENB_HELP,
O,FREE3-When set (1) and bit 39 of the FPA_INT_SUM,Enable,Disable,25,1,FPA_FPA_INT_ENB_HELP,
O,FREE2-When set (1) and bit 38 of the FPA_INT_SUM,Enable,Disable,26,1,FPA_FPA_INT_ENB_HELP,
O,FREE1-When set (1) and bit 37 of the FPA_INT_SUM,Enable,Disable,27,1,FPA_FPA_INT_ENB_HELP,
O,FREE0-When set (1) and bit 36 of the FPA_INT_SUM,Enable,Disable,28,1,FPA_FPA_INT_ENB_HELP,
O,POOL7TH-When set (1) and bit 35 of the FPA_INT_SUM,Enable,Disable,29,1,FPA_FPA_INT_ENB_HELP,
O,POOL6TH-When set (1) and bit 34 of the FPA_INT_SUM,Enable,Disable,30,1,FPA_FPA_INT_ENB_HELP,
O,POOL5TH-When set (1) and bit 33 of the FPA_INT_SUM,Enable,Disable,31,1,FPA_FPA_INT_ENB_HELP,
O,POOL4TH-When set (1) and bit 32 of the FPA_INT_SUM,Enable,Disable,32,1,FPA_FPA_INT_ENB_HELP,
O,POOL3TH-When set (1) and bit 31 of the FPA_INT_SUM,Enable,Disable,33,1,FPA_FPA_INT_ENB_HELP,
O,POOL2TH-When set (1) and bit 30 of the FPA_INT_SUM,Enable,Disable,34,1,FPA_FPA_INT_ENB_HELP,
O,POOL1TH-When set (1) and bit 29 of the FPA_INT_SUM,Enable,Disable,35,1,FPA_FPA_INT_ENB_HELP,
O,POOL0TH-When set (1) and bit 28 of the FPA_INT_SUM,Enable,Disable,36,1,FPA_FPA_INT_ENB_HELP,
O,Q7_PERR-When set (1) and bit 27 of the FPA_INT_SUM,Enable,Disable,37,1,FPA_FPA_INT_ENB_HELP,
O,Q7_COFF-When set (1) and bit 26 of the FPA_INT_SUM,Enable,Disable,38,1,FPA_FPA_INT_ENB_HELP,
O,Q7_UND-When set (1) and bit 25 of the FPA_INT_SUM,Enable,Disable,39,1,FPA_FPA_INT_ENB_HELP,
O,Q6_PERR-When set (1) and bit 24 of the FPA_INT_SUM,Enable,Disable,40,1,FPA_FPA_INT_ENB_HELP,
O,Q6_COFF-When set (1) and bit 23 of the FPA_INT_SUM,Enable,Disable,41,1,FPA_FPA_INT_ENB_HELP,
O,Q6_UND-When set (1) and bit 22 of the FPA_INT_SUM,Enable,Disable,42,1,FPA_FPA_INT_ENB_HELP,
O,Q5_PERR-When set (1) and bit 21 of the FPA_INT_SUM,Enable,Disable,43,1,FPA_FPA_INT_ENB_HELP,
O,Q5_COFF-When set (1) and bit 20 of the FPA_INT_SUM,Enable,Disable,44,1,FPA_FPA_INT_ENB_HELP,
O,Q5_UND-When set (1) and bit 19 of the FPA_INT_SUM,Enable,Disable,45,1,FPA_FPA_INT_ENB_HELP,
O,Q4_PERR-When set (1) and bit 18 of the FPA_INT_SUM,Enable,Disable,46,1,FPA_FPA_INT_ENB_HELP,
O,Q4_COFF-When set (1) and bit 17 of the FPA_INT_SUM,Enable,Disable,47,1,FPA_FPA_INT_ENB_HELP,
O,Q4_UND-When set (1) and bit 16 of the FPA_INT_SUM,Enable,Disable,48,1,FPA_FPA_INT_ENB_HELP,
O,Q3_PERR-When set (1) and bit 15 of the FPA_INT_SUM,Enable,Disable,49,1,FPA_FPA_INT_ENB_HELP,
O,Q3_COFF-When set (1) and bit 14 of the FPA_INT_SUM,Enable,Disable,50,1,FPA_FPA_INT_ENB_HELP,
O,Q3_UND-When set (1) and bit 13 of the FPA_INT_SUM,Enable,Disable,51,1,FPA_FPA_INT_ENB_HELP,
O,Q2_PERR-When set (1) and bit 12 of the FPA_INT_SUM,Enable,Disable,52,1,FPA_FPA_INT_ENB_HELP,
O,Q2_COFF-When set (1) and bit 11 of the FPA_INT_SUM,Enable,Disable,53,1,FPA_FPA_INT_ENB_HELP,
O,Q2_UND-When set (1) and bit 10 of the FPA_INT_SUM,Enable,Disable,54,1,FPA_FPA_INT_ENB_HELP,
O,Q1_PERR-When set (1) and bit 9 of the FPA_INT_SUM,Enable,Disable,55,1,FPA_FPA_INT_ENB_HELP,
O,Q1_COFF-When set (1) and bit 8 of the FPA_INT_SUM,Enable,Disable,56,1,FPA_FPA_INT_ENB_HELP,
O,Q1_UND-When set (1) and bit 7 of the FPA_INT_SUM,Enable,Disable,57,1,FPA_FPA_INT_ENB_HELP,
O,Q0_PERR-When set (1) and bit 6 of the FPA_INT_SUM,Enable,Disable,58,1,FPA_FPA_INT_ENB_HELP,
O,Q0_COFF-When set (1) and bit 5 of the FPA_INT_SUM,Enable,Disable,59,1,FPA_FPA_INT_ENB_HELP,
O,Q0_UND-When set (1) and bit 4 of the FPA_INT_SUM,Enable,Disable,60,1,FPA_FPA_INT_ENB_HELP,
O,FED1_DBE-When set (1) and bit 3 of the FPA_INT_SUM,Enable,Disable,61,1,FPA_FPA_INT_ENB_HELP,
O,FED1_SBE-When set (1) and bit 2 of the FPA_INT_SUM,Enable,Disable,62,1,FPA_FPA_INT_ENB_HELP,
O,FED0_DBE-When set (1) and bit 1 of the FPA_INT_SUM,Enable,Disable,63,1,FPA_FPA_INT_ENB_HELP,
O,FED0_SBE-When set (1) and bit 0 of the FPA_INT_SUM,Enable,Disable,64,1,FPA_FPA_INT_ENB_HELP,

(FPA_INT_SUM),47,Contains the different interrupt summary bits of the FPA.,FPA,FPA_FPA_INT_SUM_HELP
T,Reserved-Reserved,1,14,Hex,4,FPA_FPA_INT_SUM_HELP,
O,PADDR_E-Set when a pointer address does not fall in the,Enable,Disable,15,1,FPA_FPA_INT_SUM_HELP,
T,Reserved-Reserved,16,5,Hex,2,FPA_FPA_INT_SUM_HELP,
O,FREE7-When a pointer for POOL7 is freed bit is set.,Enable,Disable,21,1,FPA_FPA_INT_SUM_HELP,
O,FREE6-When a pointer for POOL6 is freed bit is set.,Enable,Disable,22,1,FPA_FPA_INT_SUM_HELP,
O,FREE5-When a pointer for POOL5 is freed bit is set.,Enable,Disable,23,1,FPA_FPA_INT_SUM_HELP,
O,FREE4-When a pointer for POOL4 is freed bit is set.,Enable,Disable,24,1,FPA_FPA_INT_SUM_HELP,
O,FREE3-When a pointer for POOL3 is freed bit is set.,Enable,Disable,25,1,FPA_FPA_INT_SUM_HELP,
O,FREE2-When a pointer for POOL2 is freed bit is set.,Enable,Disable,26,1,FPA_FPA_INT_SUM_HELP,
O,FREE1-When a pointer for POOL1 is freed bit is set.,Enable,Disable,27,1,FPA_FPA_INT_SUM_HELP,
O,FREE0-When a pointer for POOL0 is freed bit is set.,Enable,Disable,28,1,FPA_FPA_INT_SUM_HELP,
O,POOL7TH-Set when FPA_QUE7_AVAILABLE is equal to,Enable,Disable,29,1,FPA_FPA_INT_SUM_HELP,
O,POOL6TH-Set when FPA_QUE6_AVAILABLE is equal to,Enable,Disable,30,1,FPA_FPA_INT_SUM_HELP,
O,POOL5TH-Set when FPA_QUE5_AVAILABLE is equal to,Enable,Disable,31,1,FPA_FPA_INT_SUM_HELP,
O,POOL4TH-Set when FPA_QUE4_AVAILABLE is equal to,Enable,Disable,32,1,FPA_FPA_INT_SUM_HELP,
O,POOL3TH-Set when FPA_QUE3_AVAILABLE is equal to,Enable,Disable,33,1,FPA_FPA_INT_SUM_HELP,
O,POOL2TH-Set when FPA_QUE2_AVAILABLE is equal to,Enable,Disable,34,1,FPA_FPA_INT_SUM_HELP,
O,POOL1TH-Set when FPA_QUE1_AVAILABLE is equal to,Enable,Disable,35,1,FPA_FPA_INT_SUM_HELP,
O,POOL0TH-Set when FPA_QUE0_AVAILABLE is equal to,Enable,Disable,36,1,FPA_FPA_INT_SUM_HELP,
O,Q7_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,37,1,FPA_FPA_INT_SUM_HELP,
O,Q7_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,38,1,FPA_FPA_INT_SUM_HELP,
O,Q7_UND-Set when a Queue0 page count available goes,Enable,Disable,39,1,FPA_FPA_INT_SUM_HELP,
O,Q6_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,40,1,FPA_FPA_INT_SUM_HELP,
O,Q6_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,41,1,FPA_FPA_INT_SUM_HELP,
O,Q6_UND-Set when a Queue0 page count available goes,Enable,Disable,42,1,FPA_FPA_INT_SUM_HELP,
O,Q5_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,43,1,FPA_FPA_INT_SUM_HELP,
O,Q5_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,44,1,FPA_FPA_INT_SUM_HELP,
O,Q5_UND-Set when a Queue0 page count available goes,Enable,Disable,45,1,FPA_FPA_INT_SUM_HELP,
O,Q4_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,46,1,FPA_FPA_INT_SUM_HELP,
O,Q4_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,47,1,FPA_FPA_INT_SUM_HELP,
O,Q4_UND-Set when a Queue0 page count available goes,Enable,Disable,48,1,FPA_FPA_INT_SUM_HELP,
O,Q3_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,49,1,FPA_FPA_INT_SUM_HELP,
O,Q3_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,50,1,FPA_FPA_INT_SUM_HELP,
O,Q3_UND-Set when a Queue0 page count available goes,Enable,Disable,51,1,FPA_FPA_INT_SUM_HELP,
O,Q2_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,52,1,FPA_FPA_INT_SUM_HELP,
O,Q2_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,53,1,FPA_FPA_INT_SUM_HELP,
O,Q2_UND-Set when a Queue0 page count available goes,Enable,Disable,54,1,FPA_FPA_INT_SUM_HELP,
O,Q1_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,55,1,FPA_FPA_INT_SUM_HELP,
O,Q1_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,56,1,FPA_FPA_INT_SUM_HELP,
O,Q1_UND-Set when a Queue0 page count available goes,Enable,Disable,57,1,FPA_FPA_INT_SUM_HELP,
O,Q0_PERR-Set when a Queue0 pointer read from the stack in,Enable,Disable,58,1,FPA_FPA_INT_SUM_HELP,
O,Q0_COFF-Set when a Queue0 stack end tag is present and,Enable,Disable,59,1,FPA_FPA_INT_SUM_HELP,
O,Q0_UND-Set when a Queue0 page count available goes,Enable,Disable,60,1,FPA_FPA_INT_SUM_HELP,
O,FED1_DBE-Set when a Double Bit Error is detected in FPF1.,Enable,Disable,61,1,FPA_FPA_INT_SUM_HELP,
O,FED1_SBE-Set when a Single Bit Error is detected in FPF1.,Enable,Disable,62,1,FPA_FPA_INT_SUM_HELP,
O,FED0_DBE-Set when a Double Bit Error is detected in FPF0.,Enable,Disable,63,1,FPA_FPA_INT_SUM_HELP,
O,FED0_SBE-Set when a Single Bit Error is detected in FPF0.,Enable,Disable,64,1,FPA_FPA_INT_SUM_HELP,

(FPA_PACKET_THRESHOLD),2,When the value of FPA_QUE0_AVAILABLE[QUE_SIZ] is Less than the value of this register a low,FPA,FPA_FPA_PACKET_THRESHOLD_HELP
T,Reserved-Reserved,1,32,Hex,8,FPA_FPA_PACKET_THRESHOLD_HELP,
T,THRESH-Packet Threshold.,33,32,Hex,8,FPA_FPA_PACKET_THRESHOLD_HELP,

(FPA_POOL0_END_ADDR),2,FPA_POOLX_END_ADDR = FPA's Pool-X Ending Addres,FPA,FPA_FPA_POOL0_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL0_END_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL0_END_ADDR_HELP,

(FPA_POOL1_END_ADDR),2,FPA_POOLX_END_ADDR = FPA's Pool-X Ending Addres,FPA,FPA_FPA_POOL1_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL1_END_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL1_END_ADDR_HELP,

(FPA_POOL2_END_ADDR),2,FPA_POOLX_END_ADDR = FPA's Pool-X Ending Addres,FPA,FPA_FPA_POOL2_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL2_END_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL2_END_ADDR_HELP,

(FPA_POOL3_END_ADDR),2,FPA_POOLX_END_ADDR = FPA's Pool-X Ending Addres,FPA,FPA_FPA_POOL3_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL3_END_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL3_END_ADDR_HELP,

(FPA_POOL4_END_ADDR),2,FPA_POOLX_END_ADDR = FPA's Pool-X Ending Addres,FPA,FPA_FPA_POOL4_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL4_END_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL4_END_ADDR_HELP,

(FPA_POOL5_END_ADDR),2,FPA_POOLX_END_ADDR = FPA's Pool-X Ending Addres,FPA,FPA_FPA_POOL5_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL5_END_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL5_END_ADDR_HELP,

(FPA_POOL6_END_ADDR),2,FPA_POOLX_END_ADDR = FPA's Pool-X Ending Addres,FPA,FPA_FPA_POOL6_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL6_END_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL6_END_ADDR_HELP,

(FPA_POOL7_END_ADDR),2,FPA_POOLX_END_ADDR = FPA's Pool-X Ending Addres,FPA,FPA_FPA_POOL7_END_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL7_END_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL7_END_ADDR_HELP,

(FPA_POOL0_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL0_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL0_START_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL0_START_ADDR_HELP,

(FPA_POOL1_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL1_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL1_START_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL1_START_ADDR_HELP,

(FPA_POOL2_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL2_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL2_START_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL2_START_ADDR_HELP,

(FPA_POOL3_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL3_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL3_START_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL3_START_ADDR_HELP,

(FPA_POOL4_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL4_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL4_START_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL4_START_ADDR_HELP,

(FPA_POOL5_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL5_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL5_START_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL5_START_ADDR_HELP,

(FPA_POOL6_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL6_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL6_START_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL6_START_ADDR_HELP,

(FPA_POOL7_START_ADDR),2,FPA_POOLX_START_ADDR = FPA's Pool-X Starting Addres,FPA,FPA_FPA_POOL7_START_ADDR_HELP
T,Reserved-Reserved,1,31,Hex,8,FPA_FPA_POOL7_START_ADDR_HELP,
T,ADDR-Address<39:7>.,32,33,Hex,9,FPA_FPA_POOL7_START_ADDR_HELP,

(FPA_POOL0_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL0_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL0_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL0_THRESHOLD_HELP,

(FPA_POOL1_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL1_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL1_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL1_THRESHOLD_HELP,

(FPA_POOL2_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL2_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL2_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL2_THRESHOLD_HELP,

(FPA_POOL3_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL3_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL3_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL3_THRESHOLD_HELP,

(FPA_POOL4_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL4_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL4_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL4_THRESHOLD_HELP,

(FPA_POOL5_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL5_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL5_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL5_THRESHOLD_HELP,

(FPA_POOL6_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL6_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL6_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL6_THRESHOLD_HELP,

(FPA_POOL7_THRESHOLD),2,FPA_POOLX_THRESHOLD = FPA's Pool 0-7 Threshold,FPA,FPA_FPA_POOL7_THRESHOLD_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_POOL7_THRESHOLD_HELP,
T,THRESH-The Threshold.,36,29,Hex,8,FPA_FPA_POOL7_THRESHOLD_HELP,

(FPA_QUE0_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE0_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE0_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE0_AVAILABLE_HELP,

(FPA_QUE1_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE1_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE1_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE1_AVAILABLE_HELP,

(FPA_QUE2_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE2_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE2_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE2_AVAILABLE_HELP,

(FPA_QUE3_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE3_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE3_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE3_AVAILABLE_HELP,

(FPA_QUE4_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE4_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE4_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE4_AVAILABLE_HELP,

(FPA_QUE5_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE5_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE5_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE5_AVAILABLE_HELP,

(FPA_QUE6_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE6_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE6_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE6_AVAILABLE_HELP,

(FPA_QUE7_AVAILABLE),2,FPA_QUEX_PAGES_AVAILABLE = FPA's Queue 0-7 Free Page Available Register,FPA,FPA_FPA_QUE7_AVAILABLE_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE7_AVAILABLE_HELP,
T,QUE_SIZ-The number of free pages available in this Queue.,36,29,Hex,8,FPA_FPA_QUE7_AVAILABLE_HELP,

(FPA_QUE0_PAGE_INDEX),2,The present index page for queue 0 of the FPA.,FPA,FPA_FPA_QUE0_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE0_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE0_PAGE_INDEX_HELP,

(FPA_QUE1_PAGE_INDEX),2,The present index page for queue 0 of the FPA.,FPA,FPA_FPA_QUE1_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE1_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE1_PAGE_INDEX_HELP,

(FPA_QUE2_PAGE_INDEX),2,The present index page for queue 0 of the FPA.,FPA,FPA_FPA_QUE2_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE2_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE2_PAGE_INDEX_HELP,

(FPA_QUE3_PAGE_INDEX),2,The present index page for queue 0 of the FPA.,FPA,FPA_FPA_QUE3_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE3_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE3_PAGE_INDEX_HELP,

(FPA_QUE4_PAGE_INDEX),2,The present index page for queue 0 of the FPA.,FPA,FPA_FPA_QUE4_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE4_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE4_PAGE_INDEX_HELP,

(FPA_QUE5_PAGE_INDEX),2,The present index page for queue 0 of the FPA.,FPA,FPA_FPA_QUE5_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE5_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE5_PAGE_INDEX_HELP,

(FPA_QUE6_PAGE_INDEX),2,The present index page for queue 0 of the FPA.,FPA,FPA_FPA_QUE6_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE6_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE6_PAGE_INDEX_HELP,

(FPA_QUE7_PAGE_INDEX),2,The present index page for queue 0 of the FPA.,FPA,FPA_FPA_QUE7_PAGE_INDEX_HELP
T,Reserved-Reserved,1,39,Hex,10,FPA_FPA_QUE7_PAGE_INDEX_HELP,
T,PG_NUM-Page number.,40,25,Hex,7,FPA_FPA_QUE7_PAGE_INDEX_HELP,

(FPA_QUE_ACT),3,"When a INT_SUM[PERR#] occurs this will be latched with the value read from L2C.,FPA,FPA_FPA_QUE_ACT_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE_ACT_HELP,
T,ACT_QUE-FPA=queue=number read from memory.,36,3,Hex,1,FPA_FPA_QUE_ACT_HELP,
T,ACT_INDX-Page number read from memory.,39,26,Hex,7,FPA_FPA_QUE_ACT_HELP,

(FPA_QUE_EXP),3,"When a INT_SUM[PERR#] occurs this will be latched with the expected value.,FPA,FPA_FPA_QUE_EXP_HELP
T,Reserved-Reserved,1,35,Hex,9,FPA_FPA_QUE_EXP_HELP,
T,EXP_QUE-Expected fpa=queue=number read from memory.,36,3,Hex,1,FPA_FPA_QUE_EXP_HELP,
T,EXP_INDX-Expected page number read from memory.,39,26,Hex,7,FPA_FPA_QUE_EXP_HELP,

(FPA_WQE_THRESHOLD),2,"When the value of FPA_QUE#_AVAILABLE[QUE_SIZ] (\# is determined by the value of,FPA,FPA_FPA_WQE_THRESHOLD_HELP
T,Reserved-Reserved,1,32,Hex,8,FPA_FPA_WQE_THRESHOLD_HELP,
T,THRESH-WQE Threshold.,33,32,Hex,8,FPA_FPA_WQE_THRESHOLD_HELP,

(GMX0_BAD_REG),7,Type=RSL,GMX,GMX_GMX0_BAD_REG_HELP
T,Reserved-Reserved,1,33,Hex,9,GMX_GMX0_BAD_REG_HELP,
T,INB_NXA-Inbound port > GMX_RX_PRTS,34,4,Hex,1,GMX_GMX0_BAD_REG_HELP,
O,STATOVR-TX Statistics overflow,Enable,Disable,38,1,GMX_GMX0_BAD_REG_HELP,
T,LOSTSTAT-TX Statistics data was over=written,39,4,Hex,1,GMX_GMX0_BAD_REG_HELP,
T,Reserved-Reserved,43,16,Hex,4,GMX_GMX0_BAD_REG_HELP,
T,OUT_OVR-Outbound data FIFO overflow (per port),59,4,Hex,1,GMX_GMX0_BAD_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,GMX_GMX0_BAD_REG_HELP,

(GMX1_BAD_REG),7,Type=RSL,GMX,GMX_GMX1_BAD_REG_HELP
T,Reserved-Reserved,1,33,Hex,9,GMX_GMX1_BAD_REG_HELP,
T,INB_NXA-Inbound port > GMX_RX_PRTS,34,4,Hex,1,GMX_GMX1_BAD_REG_HELP,
O,STATOVR-TX Statistics overflow,Enable,Disable,38,1,GMX_GMX1_BAD_REG_HELP,
T,LOSTSTAT-TX Statistics data was over=written,39,4,Hex,1,GMX_GMX1_BAD_REG_HELP,
T,Reserved-Reserved,43,16,Hex,4,GMX_GMX1_BAD_REG_HELP,
T,OUT_OVR-Outbound data FIFO overflow (per port),59,4,Hex,1,GMX_GMX1_BAD_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,GMX_GMX1_BAD_REG_HELP,

(GMX0_BIST),2,Type=RSL,GMX,GMX_GMX0_BIST_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX0_BIST_HELP,
T,STATUS-"BIST Results.,40,25,Hex,7,GMX_GMX0_BIST_HELP,

(GMX1_BIST),2,Type=RSL,GMX,GMX_GMX1_BIST_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX1_BIST_HELP,
T,STATUS-"BIST Results.,40,25,Hex,7,GMX_GMX1_BIST_HELP,

(GMX0_CLK_EN),2,DON'T PUT IN HRM*,GMX,GMX_GMX0_CLK_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_CLK_EN_HELP,
O,CLK_EN-Force the clock enables on,Enable,Disable,64,1,GMX_GMX0_CLK_EN_HELP,

(GMX1_CLK_EN),2,DON'T PUT IN HRM*,GMX,GMX_GMX1_CLK_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_CLK_EN_HELP,
O,CLK_EN-Force the clock enables on,Enable,Disable,64,1,GMX_GMX1_CLK_EN_HELP,

(GMX0_HG2_CONTROL),5,Type=RSL,GMX,GMX_GMX0_HG2_CONTROL_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX0_HG2_CONTROL_HELP,
O,HG2TX_EN-Enable Transmission of HG2 phys and logl messages,Enable,Disable,46,1,GMX_GMX0_HG2_CONTROL_HELP,
O,HG2RX_EN-Enable extraction and processing of HG2 message,Enable,Disable,47,1,GMX_GMX0_HG2_CONTROL_HELP,
O,PHYS_EN-1 bit physical link pause enable for recevied,Enable,Disable,48,1,GMX_GMX0_HG2_CONTROL_HELP,
T,LOGL_EN-16 bit xof enables for recevied HiGig2 messages,49,16,Hex,4,GMX_GMX0_HG2_CONTROL_HELP,

(GMX1_HG2_CONTROL),5,Type=RSL,GMX,GMX_GMX1_HG2_CONTROL_HELP
T,Reserved-Reserved,1,45,Hex,12,GMX_GMX1_HG2_CONTROL_HELP,
O,HG2TX_EN-Enable Transmission of HG2 phys and logl messages,Enable,Disable,46,1,GMX_GMX1_HG2_CONTROL_HELP,
O,HG2RX_EN-Enable extraction and processing of HG2 message,Enable,Disable,47,1,GMX_GMX1_HG2_CONTROL_HELP,
O,PHYS_EN-1 bit physical link pause enable for recevied,Enable,Disable,48,1,GMX_GMX1_HG2_CONTROL_HELP,
T,LOGL_EN-16 bit xof enables for recevied HiGig2 messages,49,16,Hex,4,GMX_GMX1_HG2_CONTROL_HELP,

(GMX0_INF_MODE),5,Type=RSL,GMX,GMX_GMX0_INF_MODE_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_INF_MODE_HELP,
T,MODE-Interface Operating Mode.  Enumerated by GMX_INF_MODE_E.,59,2,Hex,1,GMX_GMX0_INF_MODE_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX0_INF_MODE_HELP,
O,EN-Interface Enable,Enable,Disable,63,1,GMX_GMX0_INF_MODE_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX0_INF_MODE_HELP,

(GMX1_INF_MODE),5,Type=RSL,GMX,GMX_GMX1_INF_MODE_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_INF_MODE_HELP,
T,MODE-Interface Operating Mode.  Enumerated by GMX_INF_MODE_E.,59,2,Hex,1,GMX_GMX1_INF_MODE_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX1_INF_MODE_HELP,
O,EN-Interface Enable,Enable,Disable,63,1,GMX_GMX1_INF_MODE_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,GMX_GMX1_INF_MODE_HELP,

(GMX0_NXA_ADR),2,Type=RSL,GMX,GMX_GMX0_NXA_ADR_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_NXA_ADR_HELP,
T,PRT-Logged address for NXA exceptions,59,6,Hex,2,GMX_GMX0_NXA_ADR_HELP,

(GMX1_NXA_ADR),2,Type=RSL,GMX,GMX_GMX1_NXA_ADR_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_NXA_ADR_HELP,
T,PRT-Logged address for NXA exceptions,59,6,Hex,2,GMX_GMX1_NXA_ADR_HELP,

(GMX0_PRT000_CBFC_CTL),8,** HG2 message CSRs end,GMX,GMX_GMX0_PRT000_CBFC_CTL_HELP
T,PHYS_EN-Determines which ports will have physical,1,16,Hex,4,GMX_GMX0_PRT000_CBFC_CTL_HELP,
T,LOGL_EN-Determines which ports will have logical,17,16,Hex,4,GMX_GMX0_PRT000_CBFC_CTL_HELP,
T,PHYS_BP-When RX_EN is set and the HW is backpressuring any,33,16,Hex,4,GMX_GMX0_PRT000_CBFC_CTL_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,BCK_EN-Forward CBFC Pause information to BP block,Enable,Disable,61,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,DRP_EN-Drop Control CBFC Pause Frames,Enable,Disable,62,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,TX_EN-When set allow for CBFC Pause Packets,Enable,Disable,63,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,
O,RX_EN-When set allow for CBFC Pause Packets,Enable,Disable,64,1,GMX_GMX0_PRT000_CBFC_CTL_HELP,

(GMX1_PRT000_CBFC_CTL),8,** HG2 message CSRs end,GMX,GMX_GMX1_PRT000_CBFC_CTL_HELP
T,PHYS_EN-Determines which ports will have physical,1,16,Hex,4,GMX_GMX1_PRT000_CBFC_CTL_HELP,
T,LOGL_EN-Determines which ports will have logical,17,16,Hex,4,GMX_GMX1_PRT000_CBFC_CTL_HELP,
T,PHYS_BP-When RX_EN is set and the HW is backpressuring any,33,16,Hex,4,GMX_GMX1_PRT000_CBFC_CTL_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,BCK_EN-Forward CBFC Pause information to BP block,Enable,Disable,61,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,DRP_EN-Drop Control CBFC Pause Frames,Enable,Disable,62,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,TX_EN-When set allow for CBFC Pause Packets,Enable,Disable,63,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,
O,RX_EN-When set allow for CBFC Pause Packets,Enable,Disable,64,1,GMX_GMX1_PRT000_CBFC_CTL_HELP,

(GMX0_PRT000_CFG),10,Type=RSL,GMX,GMX_GMX0_PRT000_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT000_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT000_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT000_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT000_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT000_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT000_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT000_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT000_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT000_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT000_CFG_HELP,

(GMX0_PRT001_CFG),10,Type=RSL,GMX,GMX_GMX0_PRT001_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT001_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT001_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT001_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT001_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT001_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT001_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT001_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT001_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT001_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT001_CFG_HELP,

(GMX0_PRT002_CFG),10,Type=RSL,GMX,GMX_GMX0_PRT002_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT002_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT002_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT002_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT002_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT002_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT002_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT002_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT002_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT002_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT002_CFG_HELP,

(GMX0_PRT003_CFG),10,Type=RSL,GMX,GMX_GMX0_PRT003_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX0_PRT003_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX0_PRT003_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX0_PRT003_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX0_PRT003_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX0_PRT003_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX0_PRT003_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX0_PRT003_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX0_PRT003_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX0_PRT003_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX0_PRT003_CFG_HELP,

(GMX1_PRT000_CFG),10,Type=RSL,GMX,GMX_GMX1_PRT000_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT000_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT000_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT000_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT000_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT000_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT000_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT000_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT000_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT000_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT000_CFG_HELP,

(GMX1_PRT001_CFG),10,Type=RSL,GMX,GMX_GMX1_PRT001_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT001_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT001_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT001_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT001_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT001_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT001_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT001_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT001_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT001_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT001_CFG_HELP,

(GMX1_PRT002_CFG),10,Type=RSL,GMX,GMX_GMX1_PRT002_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT002_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT002_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT002_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT002_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT002_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT002_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT002_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT002_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT002_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT002_CFG_HELP,

(GMX1_PRT003_CFG),10,Type=RSL,GMX,GMX_GMX1_PRT003_CFG_HELP
T,Reserved-Reserved,1,50,Hex,13,GMX_GMX1_PRT003_CFG_HELP,
O,TX_IDLE-TX Machine is idle,Enable,Disable,51,1,GMX_GMX1_PRT003_CFG_HELP,
O,RX_IDLE-RX Machine is idle,Enable,Disable,52,1,GMX_GMX1_PRT003_CFG_HELP,
T,Reserved-Reserved,53,3,Hex,1,GMX_GMX1_PRT003_CFG_HELP,
O,SPEED_MSB-Link Speed MSB [SPEED_MSB:SPEED],Enable,Disable,56,1,GMX_GMX1_PRT003_CFG_HELP,
T,Reserved-Reserved,57,4,Hex,1,GMX_GMX1_PRT003_CFG_HELP,
O,SLOTTIME-Slot Time for Half=Duplex operation,Enable,Disable,61,1,GMX_GMX1_PRT003_CFG_HELP,
O,DUPLEX-Duplex,Enable,Disable,62,1,GMX_GMX1_PRT003_CFG_HELP,
O,SPEED-Link Speed LSB [SPEED_MSB:SPEED],Enable,Disable,63,1,GMX_GMX1_PRT003_CFG_HELP,
O,EN-Link Enable,Enable,Disable,64,1,GMX_GMX1_PRT003_CFG_HELP,

(GMX0_QSGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_QSGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_QSGMII_CTL_HELP,
O,DISPARITY-When set enables enables the running disparity check at the receiver.  Due to the nature,Enable,Disable,64,1,GMX_GMX0_QSGMII_CTL_HELP,

(GMX1_QSGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_QSGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_QSGMII_CTL_HELP,
O,DISPARITY-When set enables enables the running disparity check at the receiver.  Due to the nature,Enable,Disable,64,1,GMX_GMX1_QSGMII_CTL_HELP,

(GMX0_RX000_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM0_HELP,

(GMX0_RX001_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM0_HELP,

(GMX0_RX002_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM0_HELP,

(GMX0_RX003_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM0_HELP,

(GMX1_RX000_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM0_HELP,

(GMX1_RX001_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM0_HELP,

(GMX1_RX002_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM0_HELP,

(GMX1_RX003_ADR_CAM0),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM0_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM0_HELP,

(GMX0_RX000_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM1_HELP,

(GMX0_RX001_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM1_HELP,

(GMX0_RX002_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM1_HELP,

(GMX0_RX003_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM1_HELP,

(GMX1_RX000_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM1_HELP,

(GMX1_RX001_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM1_HELP,

(GMX1_RX002_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM1_HELP,

(GMX1_RX003_ADR_CAM1),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM1_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM1_HELP,

(GMX0_RX000_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM2_HELP,

(GMX0_RX001_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM2_HELP,

(GMX0_RX002_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM2_HELP,

(GMX0_RX003_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM2_HELP,

(GMX1_RX000_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM2_HELP,

(GMX1_RX001_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM2_HELP,

(GMX1_RX002_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM2_HELP,

(GMX1_RX003_ADR_CAM2),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM2_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM2_HELP,

(GMX0_RX000_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM3_HELP,

(GMX0_RX001_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM3_HELP,

(GMX0_RX002_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM3_HELP,

(GMX0_RX003_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM3_HELP,

(GMX1_RX000_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM3_HELP,

(GMX1_RX001_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM3_HELP,

(GMX1_RX002_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM3_HELP,

(GMX1_RX003_ADR_CAM3),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM3_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM3_HELP,

(GMX0_RX000_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM4_HELP,

(GMX0_RX001_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM4_HELP,

(GMX0_RX002_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM4_HELP,

(GMX0_RX003_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM4_HELP,

(GMX1_RX000_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM4_HELP,

(GMX1_RX001_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM4_HELP,

(GMX1_RX002_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM4_HELP,

(GMX1_RX003_ADR_CAM4),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM4_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM4_HELP,

(GMX0_RX000_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX000_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX000_ADR_CAM5_HELP,

(GMX0_RX001_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX001_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX001_ADR_CAM5_HELP,

(GMX0_RX002_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX002_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX002_ADR_CAM5_HELP,

(GMX0_RX003_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX0_RX003_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX0_RX003_ADR_CAM5_HELP,

(GMX1_RX000_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX000_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX000_ADR_CAM5_HELP,

(GMX1_RX001_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX001_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX001_ADR_CAM5_HELP,

(GMX1_RX002_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX002_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX002_ADR_CAM5_HELP,

(GMX1_RX003_ADR_CAM5),1,GMX_RX_ADR_CAM = Address Filtering Control,GMX,GMX_GMX1_RX003_ADR_CAM5_HELP
T,ADR-The DMAC address to match on,1,64,Hex,16,GMX_GMX1_RX003_ADR_CAM5_HELP,

(GMX0_RX000_ADR_CAM_ALL_EN),2,Type=RSL,GMX,GMX_GMX0_RX000_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX0_RX000_ADR_CAM_ALL_EN_HELP,

(GMX0_RX001_ADR_CAM_ALL_EN),2,Type=RSL,GMX,GMX_GMX0_RX001_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX0_RX001_ADR_CAM_ALL_EN_HELP,

(GMX0_RX002_ADR_CAM_ALL_EN),2,Type=RSL,GMX,GMX_GMX0_RX002_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX0_RX002_ADR_CAM_ALL_EN_HELP,

(GMX0_RX003_ADR_CAM_ALL_EN),2,Type=RSL,GMX,GMX_GMX0_RX003_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX0_RX003_ADR_CAM_ALL_EN_HELP,

(GMX1_RX000_ADR_CAM_ALL_EN),2,Type=RSL,GMX,GMX_GMX1_RX000_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX1_RX000_ADR_CAM_ALL_EN_HELP,

(GMX1_RX001_ADR_CAM_ALL_EN),2,Type=RSL,GMX,GMX_GMX1_RX001_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX1_RX001_ADR_CAM_ALL_EN_HELP,

(GMX1_RX002_ADR_CAM_ALL_EN),2,Type=RSL,GMX,GMX_GMX1_RX002_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX1_RX002_ADR_CAM_ALL_EN_HELP,

(GMX1_RX003_ADR_CAM_ALL_EN),2,Type=RSL,GMX,GMX_GMX1_RX003_ADR_CAM_ALL_EN_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_ADR_CAM_ALL_EN_HELP,
T,EN-CAM Entry Enables,33,32,Hex,8,GMX_GMX1_RX003_ADR_CAM_ALL_EN_HELP,

(GMX0_RX000_ADR_CAM_EN),2,Type=RSL,GMX,GMX_GMX0_RX000_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX000_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX000_ADR_CAM_EN_HELP,

(GMX0_RX001_ADR_CAM_EN),2,Type=RSL,GMX,GMX_GMX0_RX001_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX001_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX001_ADR_CAM_EN_HELP,

(GMX0_RX002_ADR_CAM_EN),2,Type=RSL,GMX,GMX_GMX0_RX002_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX002_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX002_ADR_CAM_EN_HELP,

(GMX0_RX003_ADR_CAM_EN),2,Type=RSL,GMX,GMX_GMX0_RX003_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_RX003_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX0_RX003_ADR_CAM_EN_HELP,

(GMX1_RX000_ADR_CAM_EN),2,Type=RSL,GMX,GMX_GMX1_RX000_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX000_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX000_ADR_CAM_EN_HELP,

(GMX1_RX001_ADR_CAM_EN),2,Type=RSL,GMX,GMX_GMX1_RX001_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX001_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX001_ADR_CAM_EN_HELP,

(GMX1_RX002_ADR_CAM_EN),2,Type=RSL,GMX,GMX_GMX1_RX002_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX002_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX002_ADR_CAM_EN_HELP,

(GMX1_RX003_ADR_CAM_EN),2,Type=RSL,GMX,GMX_GMX1_RX003_ADR_CAM_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_RX003_ADR_CAM_EN_HELP,
T,EN-CAM Entry Enables,57,8,Hex,2,GMX_GMX1_RX003_ADR_CAM_EN_HELP,

(GMX0_RX000_ADR_CTL),4,Type=RSL,GMX,GMX_GMX0_RX000_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX000_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX000_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX000_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX000_ADR_CTL_HELP,

(GMX0_RX001_ADR_CTL),4,Type=RSL,GMX,GMX_GMX0_RX001_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX001_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX001_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX001_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX001_ADR_CTL_HELP,

(GMX0_RX002_ADR_CTL),4,Type=RSL,GMX,GMX_GMX0_RX002_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX002_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX002_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX002_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX002_ADR_CTL_HELP,

(GMX0_RX003_ADR_CTL),4,Type=RSL,GMX,GMX_GMX0_RX003_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX003_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX0_RX003_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX0_RX003_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX0_RX003_ADR_CTL_HELP,

(GMX1_RX000_ADR_CTL),4,Type=RSL,GMX,GMX_GMX1_RX000_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX000_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX000_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX000_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX000_ADR_CTL_HELP,

(GMX1_RX001_ADR_CTL),4,Type=RSL,GMX,GMX_GMX1_RX001_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX001_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX001_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX001_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX001_ADR_CTL_HELP,

(GMX1_RX002_ADR_CTL),4,Type=RSL,GMX,GMX_GMX1_RX002_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX002_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX002_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX002_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX002_ADR_CTL_HELP,

(GMX1_RX003_ADR_CTL),4,Type=RSL,GMX,GMX_GMX1_RX003_ADR_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX003_ADR_CTL_HELP,
O,CAM_MODE-Allow or deny DMAC address filter,Enable,Disable,61,1,GMX_GMX1_RX003_ADR_CTL_HELP,
T,MCST-Multicast Mode,62,2,Hex,1,GMX_GMX1_RX003_ADR_CTL_HELP,
O,BCST-Accept All Broadcast Packets,Enable,Disable,64,1,GMX_GMX1_RX003_ADR_CTL_HELP,

(GMX0_RX000_DECISION),2,Type=RSL,GMX,GMX_GMX0_RX000_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX000_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX000_DECISION_HELP,

(GMX0_RX001_DECISION),2,Type=RSL,GMX,GMX_GMX0_RX001_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX001_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX001_DECISION_HELP,

(GMX0_RX002_DECISION),2,Type=RSL,GMX,GMX_GMX0_RX002_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX002_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX002_DECISION_HELP,

(GMX0_RX003_DECISION),2,Type=RSL,GMX,GMX_GMX0_RX003_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_RX003_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX0_RX003_DECISION_HELP,

(GMX1_RX000_DECISION),2,Type=RSL,GMX,GMX_GMX1_RX000_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX000_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX000_DECISION_HELP,

(GMX1_RX001_DECISION),2,Type=RSL,GMX,GMX_GMX1_RX001_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX001_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX001_DECISION_HELP,

(GMX1_RX002_DECISION),2,Type=RSL,GMX,GMX_GMX1_RX002_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX002_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX002_DECISION_HELP,

(GMX1_RX003_DECISION),2,Type=RSL,GMX,GMX_GMX1_RX003_DECISION_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_RX003_DECISION_HELP,
T,CNT-The byte count to decide when to accept or filter,60,5,Hex,2,GMX_GMX1_RX003_DECISION_HELP,

(GMX0_RX000_FRM_CHK),9,Type=RSL,GMX,GMX_GMX0_RX000_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX000_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX000_FRM_CHK_HELP,

(GMX0_RX001_FRM_CHK),9,Type=RSL,GMX,GMX_GMX0_RX001_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX001_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX001_FRM_CHK_HELP,

(GMX0_RX002_FRM_CHK),9,Type=RSL,GMX,GMX_GMX0_RX002_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX002_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX002_FRM_CHK_HELP,

(GMX0_RX003_FRM_CHK),9,Type=RSL,GMX,GMX_GMX0_RX003_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX003_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX003_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX003_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX003_FRM_CHK_HELP,

(GMX1_RX000_FRM_CHK),9,Type=RSL,GMX,GMX_GMX1_RX000_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX000_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX000_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX000_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX000_FRM_CHK_HELP,

(GMX1_RX001_FRM_CHK),9,Type=RSL,GMX,GMX_GMX1_RX001_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX001_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX001_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX001_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX001_FRM_CHK_HELP,

(GMX1_RX002_FRM_CHK),9,Type=RSL,GMX,GMX_GMX1_RX002_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX002_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX002_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX002_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX002_FRM_CHK_HELP,

(GMX1_RX003_FRM_CHK),9,Type=RSL,GMX,GMX_GMX1_RX003_FRM_CHK_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX003_FRM_CHK_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX003_FRM_CHK_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX003_FRM_CHK_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX003_FRM_CHK_HELP,

(GMX0_RX000_FRM_CTL),13,Type=RSL,GMX,GMX_GMX0_RX000_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX000_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX000_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX0_RX000_FRM_CTL_HELP,

(GMX0_RX001_FRM_CTL),13,Type=RSL,GMX,GMX_GMX0_RX001_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX001_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX001_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX0_RX001_FRM_CTL_HELP,

(GMX0_RX002_FRM_CTL),13,Type=RSL,GMX,GMX_GMX0_RX002_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX002_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX002_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX0_RX002_FRM_CTL_HELP,

(GMX0_RX003_FRM_CTL),13,Type=RSL,GMX,GMX_GMX0_RX003_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX0_RX003_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX0_RX003_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX0_RX003_FRM_CTL_HELP,

(GMX1_RX000_FRM_CTL),13,Type=RSL,GMX,GMX_GMX1_RX000_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX000_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX000_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX1_RX000_FRM_CTL_HELP,

(GMX1_RX001_FRM_CTL),13,Type=RSL,GMX,GMX_GMX1_RX001_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX001_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX001_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX1_RX001_FRM_CTL_HELP,

(GMX1_RX002_FRM_CTL),13,Type=RSL,GMX,GMX_GMX1_RX002_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX002_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX002_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX1_RX002_FRM_CTL_HELP,

(GMX1_RX003_FRM_CTL),13,Type=RSL,GMX,GMX_GMX1_RX003_FRM_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PTP_MODE-Timestamp mode,Enable,Disable,52,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,NULL_DIS-When set do not modify the MOD bits on NULL ticks,Enable,Disable,54,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_ALIGN-When set PREAMBLE parser aligns the the SFD byte,Enable,Disable,55,1,GMX_GMX1_RX003_FRM_CTL_HELP,
T,Reserved-Reserved,56,2,Hex,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_FREE-When set PREAMBLE checking is  less strict.,Enable,Disable,58,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_SMAC-Control Pause Frames can match station SMAC,Enable,Disable,59,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_MCST-Control Pause Frames can match globally assign,Enable,Disable,60,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_BCK-Forward pause information to TX block,Enable,Disable,61,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,CTL_DRP-Drop Control Pause Frames,Enable,Disable,62,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_STRP-Strip off the preamble (when present),Enable,Disable,63,1,GMX_GMX1_RX003_FRM_CTL_HELP,
O,PRE_CHK-This port is configured to send a valid 802.3,Enable,Disable,64,1,GMX_GMX1_RX003_FRM_CTL_HELP,

(GMX0_RX000_IFG),2,Type=RSL,GMX,GMX_GMX0_RX000_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX000_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX000_IFG_HELP,

(GMX0_RX001_IFG),2,Type=RSL,GMX,GMX_GMX0_RX001_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX001_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX001_IFG_HELP,

(GMX0_RX002_IFG),2,Type=RSL,GMX,GMX_GMX0_RX002_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX002_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX002_IFG_HELP,

(GMX0_RX003_IFG),2,Type=RSL,GMX,GMX_GMX0_RX003_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_RX003_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX0_RX003_IFG_HELP,

(GMX1_RX000_IFG),2,Type=RSL,GMX,GMX_GMX1_RX000_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX000_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX000_IFG_HELP,

(GMX1_RX001_IFG),2,Type=RSL,GMX,GMX_GMX1_RX001_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX001_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX001_IFG_HELP,

(GMX1_RX002_IFG),2,Type=RSL,GMX,GMX_GMX1_RX002_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX002_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX002_IFG_HELP,

(GMX1_RX003_IFG),2,Type=RSL,GMX,GMX_GMX1_RX003_IFG_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_RX003_IFG_HELP,
T,IFG-Min IFG (in IFG*8 bits) between packets used to,61,4,Hex,1,GMX_GMX1_RX003_IFG_HELP,

(GMX0_RX000_INT_EN),28,Type=RSL,GMX,GMX_GMX0_RX000_INT_EN_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX0_RX000_INT_EN_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX0_RX000_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX000_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX000_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX000_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX000_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX000_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX000_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX000_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX000_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX000_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX000_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX000_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX000_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX000_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX000_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX000_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX000_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX000_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX000_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX000_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX000_INT_EN_HELP,

(GMX0_RX001_INT_EN),28,Type=RSL,GMX,GMX_GMX0_RX001_INT_EN_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX0_RX001_INT_EN_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX0_RX001_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX001_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX001_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX001_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX001_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX001_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX001_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX001_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX001_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX001_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX001_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX001_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX001_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX001_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX001_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX001_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX001_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX001_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX001_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX001_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX001_INT_EN_HELP,

(GMX0_RX002_INT_EN),28,Type=RSL,GMX,GMX_GMX0_RX002_INT_EN_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX0_RX002_INT_EN_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX0_RX002_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX002_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX002_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX002_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX002_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX002_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX002_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX002_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX002_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX002_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX002_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX002_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX002_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX002_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX002_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX002_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX002_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX002_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX002_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX002_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX002_INT_EN_HELP,

(GMX0_RX003_INT_EN),28,Type=RSL,GMX,GMX_GMX0_RX003_INT_EN_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX0_RX003_INT_EN_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX0_RX003_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX0_RX003_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX0_RX003_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX003_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX003_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX003_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX003_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX003_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX003_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX003_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX003_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX003_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX003_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX003_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX003_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX003_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX003_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX003_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX003_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX003_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX003_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX003_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX003_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX003_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX003_INT_EN_HELP,

(GMX1_RX000_INT_EN),28,Type=RSL,GMX,GMX_GMX1_RX000_INT_EN_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX1_RX000_INT_EN_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX1_RX000_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX000_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX000_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX000_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX000_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX000_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX000_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX000_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX000_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX000_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX000_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX000_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX000_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX000_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX000_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX000_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX000_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX000_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX000_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX000_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX000_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX000_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX000_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX000_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX000_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX000_INT_EN_HELP,

(GMX1_RX001_INT_EN),28,Type=RSL,GMX,GMX_GMX1_RX001_INT_EN_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX1_RX001_INT_EN_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX1_RX001_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX001_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX001_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX001_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX001_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX001_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX001_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX001_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX001_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX001_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX001_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX001_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX001_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX001_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX001_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX001_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX001_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX001_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX001_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX001_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX001_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX001_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX001_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX001_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX001_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX001_INT_EN_HELP,

(GMX1_RX002_INT_EN),28,Type=RSL,GMX,GMX_GMX1_RX002_INT_EN_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX1_RX002_INT_EN_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX1_RX002_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX002_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX002_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX002_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX002_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX002_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX002_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX002_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX002_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX002_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX002_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX002_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX002_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX002_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX002_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX002_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX002_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX002_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX002_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX002_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX002_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX002_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX002_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX002_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX002_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX002_INT_EN_HELP,

(GMX1_RX003_INT_EN),28,Type=RSL,GMX,GMX_GMX1_RX003_INT_EN_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX1_RX003_INT_EN_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX1_RX003_INT_EN_HELP,
O,HG2CC-HiGig2 CRC8 or Control char error interrupt enable,Enable,Disable,36,1,GMX_GMX1_RX003_INT_EN_HELP,
O,HG2FLD-HiGig2 Bad field error interrupt enable,Enable,Disable,37,1,GMX_GMX1_RX003_INT_EN_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX003_INT_EN_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX003_INT_EN_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX003_INT_EN_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX003_INT_EN_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX003_INT_EN_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX003_INT_EN_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX003_INT_EN_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX003_INT_EN_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX003_INT_EN_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX003_INT_EN_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX003_INT_EN_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX003_INT_EN_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX003_INT_EN_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX003_INT_EN_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX003_INT_EN_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX003_INT_EN_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX003_INT_EN_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX003_INT_EN_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX003_INT_EN_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX003_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX003_INT_EN_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX003_INT_EN_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX003_INT_EN_HELP,

(GMX0_RX000_INT_REG),28,Type=RSL,GMX,GMX_GMX0_RX000_INT_REG_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX0_RX000_INT_REG_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX0_RX000_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX000_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX000_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX000_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX000_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX000_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX000_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX000_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX000_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX000_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX000_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX000_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX000_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX000_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX000_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX000_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX000_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX000_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX000_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX000_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX000_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX000_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX000_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX000_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX000_INT_REG_HELP,

(GMX0_RX001_INT_REG),28,Type=RSL,GMX,GMX_GMX0_RX001_INT_REG_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX0_RX001_INT_REG_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX0_RX001_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX001_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX001_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX001_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX001_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX001_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX001_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX001_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX001_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX001_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX001_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX001_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX001_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX001_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX001_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX001_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX001_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX001_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX001_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX001_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX001_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX001_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX001_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX001_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX001_INT_REG_HELP,

(GMX0_RX002_INT_REG),28,Type=RSL,GMX,GMX_GMX0_RX002_INT_REG_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX0_RX002_INT_REG_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX0_RX002_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX002_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX002_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX002_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX002_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX002_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX002_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX002_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX002_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX002_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX002_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX002_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX002_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX002_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX002_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX002_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX002_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX002_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX002_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX002_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX002_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX002_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX002_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX002_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX002_INT_REG_HELP,

(GMX0_RX003_INT_REG),28,Type=RSL,GMX,GMX_GMX0_RX003_INT_REG_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX0_RX003_INT_REG_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX0_RX003_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX0_RX003_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX0_RX003_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX0_RX003_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX0_RX003_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX0_RX003_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX0_RX003_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX0_RX003_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX0_RX003_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX0_RX003_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX0_RX003_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX0_RX003_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX0_RX003_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX0_RX003_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX0_RX003_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX0_RX003_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX0_RX003_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX0_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX0_RX003_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX0_RX003_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX0_RX003_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX0_RX003_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX0_RX003_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX0_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX0_RX003_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX0_RX003_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX0_RX003_INT_REG_HELP,

(GMX1_RX000_INT_REG),28,Type=RSL,GMX,GMX_GMX1_RX000_INT_REG_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX1_RX000_INT_REG_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX1_RX000_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX000_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX000_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX000_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX000_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX000_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX000_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX000_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX000_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX000_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX000_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX000_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX000_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX000_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX000_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX000_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX000_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX000_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX000_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX000_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX000_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX000_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX000_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX000_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX000_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX000_INT_REG_HELP,

(GMX1_RX001_INT_REG),28,Type=RSL,GMX,GMX_GMX1_RX001_INT_REG_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX1_RX001_INT_REG_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX1_RX001_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX001_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX001_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX001_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX001_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX001_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX001_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX001_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX001_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX001_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX001_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX001_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX001_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX001_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX001_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX001_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX001_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX001_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX001_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX001_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX001_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX001_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX001_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX001_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX001_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX001_INT_REG_HELP,

(GMX1_RX002_INT_REG),28,Type=RSL,GMX,GMX_GMX1_RX002_INT_REG_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX1_RX002_INT_REG_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX1_RX002_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX002_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX002_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX002_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX002_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX002_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX002_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX002_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX002_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX002_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX002_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX002_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX002_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX002_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX002_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX002_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX002_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX002_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX002_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX002_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX002_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX002_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX002_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX002_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX002_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX002_INT_REG_HELP,

(GMX1_RX003_INT_REG),28,Type=RSL,GMX,GMX_GMX1_RX003_INT_REG_HELP
T,Reserved-Reserved,1,34,Hex,9,GMX_GMX1_RX003_INT_REG_HELP,
O,WOL-A Wake=on=LAN event has occurred,Enable,Disable,35,1,GMX_GMX1_RX003_INT_REG_HELP,
O,HG2CC-HiGig2 received message CRC or Control char  error,Enable,Disable,36,1,GMX_GMX1_RX003_INT_REG_HELP,
O,HG2FLD-HiGig2 received message field error as below,Enable,Disable,37,1,GMX_GMX1_RX003_INT_REG_HELP,
O,UNDAT-Unexpected Data,Enable,Disable,38,1,GMX_GMX1_RX003_INT_REG_HELP,
O,UNEOP-Unexpected EOP,Enable,Disable,39,1,GMX_GMX1_RX003_INT_REG_HELP,
O,UNSOP-Unexpected SOP,Enable,Disable,40,1,GMX_GMX1_RX003_INT_REG_HELP,
O,BAD_TERM-Frame is terminated by control character other,Enable,Disable,41,1,GMX_GMX1_RX003_INT_REG_HELP,
O,BAD_SEQ-Reserved Sequence Deteted,Enable,Disable,42,1,GMX_GMX1_RX003_INT_REG_HELP,
O,REM_FAULT-Remote Fault Sequence Deteted,Enable,Disable,43,1,GMX_GMX1_RX003_INT_REG_HELP,
O,LOC_FAULT-Local Fault Sequence Deteted,Enable,Disable,44,1,GMX_GMX1_RX003_INT_REG_HELP,
O,PAUSE_DRP-Pause packet was dropped due to full GMX RX FIFO,Enable,Disable,45,1,GMX_GMX1_RX003_INT_REG_HELP,
T,Reserved-Reserved,46,3,Hex,1,GMX_GMX1_RX003_INT_REG_HELP,
O,IFGERR-Interframe Gap Violation,Enable,Disable,49,1,GMX_GMX1_RX003_INT_REG_HELP,
O,COLDET-Collision Detection,Enable,Disable,50,1,GMX_GMX1_RX003_INT_REG_HELP,
O,FALERR-False carrier error or extend error after slottime,Enable,Disable,51,1,GMX_GMX1_RX003_INT_REG_HELP,
O,RSVERR-Reserved opcodes,Enable,Disable,52,1,GMX_GMX1_RX003_INT_REG_HELP,
O,PCTERR-Bad Preamble / Protocol,Enable,Disable,53,1,GMX_GMX1_RX003_INT_REG_HELP,
O,OVRERR-Internal Data Aggregation Overflow,Enable,Disable,54,1,GMX_GMX1_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,55,1,GMX_GMX1_RX003_INT_REG_HELP,
O,SKPERR-Skipper error,Enable,Disable,56,1,GMX_GMX1_RX003_INT_REG_HELP,
O,RCVERR-Frame was received with Data reception error,Enable,Disable,57,1,GMX_GMX1_RX003_INT_REG_HELP,
T,Reserved-Reserved,58,2,Hex,1,GMX_GMX1_RX003_INT_REG_HELP,
O,FCSERR-Frame was received with FCS/CRC error,Enable,Disable,60,1,GMX_GMX1_RX003_INT_REG_HELP,
O,JABBER-Frame was received with length > sys_length,Enable,Disable,61,1,GMX_GMX1_RX003_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,62,1,GMX_GMX1_RX003_INT_REG_HELP,
O,CAREXT-Carrier extend error,Enable,Disable,63,1,GMX_GMX1_RX003_INT_REG_HELP,
O,MINERR-Pause Frame was received with length<minFrameSize,Enable,Disable,64,1,GMX_GMX1_RX003_INT_REG_HELP,

(GMX0_RX000_JABBER),2,Type=RSL,GMX,GMX_GMX0_RX000_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX000_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX000_JABBER_HELP,

(GMX0_RX001_JABBER),2,Type=RSL,GMX,GMX_GMX0_RX001_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX001_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX001_JABBER_HELP,

(GMX0_RX002_JABBER),2,Type=RSL,GMX,GMX_GMX0_RX002_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX002_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX002_JABBER_HELP,

(GMX0_RX003_JABBER),2,Type=RSL,GMX,GMX_GMX0_RX003_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX003_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX0_RX003_JABBER_HELP,

(GMX1_RX000_JABBER),2,Type=RSL,GMX,GMX_GMX1_RX000_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX000_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX000_JABBER_HELP,

(GMX1_RX001_JABBER),2,Type=RSL,GMX,GMX_GMX1_RX001_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX001_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX001_JABBER_HELP,

(GMX1_RX002_JABBER),2,Type=RSL,GMX,GMX_GMX1_RX002_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX002_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX002_JABBER_HELP,

(GMX1_RX003_JABBER),2,Type=RSL,GMX,GMX_GMX1_RX003_JABBER_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX003_JABBER_HELP,
T,CNT-Byte count for jabber check,49,16,Hex,4,GMX_GMX1_RX003_JABBER_HELP,

(GMX0_RX000_PAUSE_DROP_TIME),2,Type=RSL,GMX,GMX_GMX0_RX000_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX000_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX000_PAUSE_DROP_TIME_HELP,

(GMX0_RX001_PAUSE_DROP_TIME),2,Type=RSL,GMX,GMX_GMX0_RX001_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX001_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX001_PAUSE_DROP_TIME_HELP,

(GMX0_RX002_PAUSE_DROP_TIME),2,Type=RSL,GMX,GMX_GMX0_RX002_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX002_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX002_PAUSE_DROP_TIME_HELP,

(GMX0_RX003_PAUSE_DROP_TIME),2,Type=RSL,GMX,GMX_GMX0_RX003_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_RX003_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX0_RX003_PAUSE_DROP_TIME_HELP,

(GMX1_RX000_PAUSE_DROP_TIME),2,Type=RSL,GMX,GMX_GMX1_RX000_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX000_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX000_PAUSE_DROP_TIME_HELP,

(GMX1_RX001_PAUSE_DROP_TIME),2,Type=RSL,GMX,GMX_GMX1_RX001_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX001_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX001_PAUSE_DROP_TIME_HELP,

(GMX1_RX002_PAUSE_DROP_TIME),2,Type=RSL,GMX,GMX_GMX1_RX002_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX002_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX002_PAUSE_DROP_TIME_HELP,

(GMX1_RX003_PAUSE_DROP_TIME),2,Type=RSL,GMX,GMX_GMX1_RX003_PAUSE_DROP_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_RX003_PAUSE_DROP_TIME_HELP,
T,STATUS-Time extracted from the dropped PAUSE packet,49,16,Hex,4,GMX_GMX1_RX003_PAUSE_DROP_TIME_HELP,

(GMX0_RX000_STATS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX000_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX000_STATS_CTL_HELP,

(GMX0_RX001_STATS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX001_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX001_STATS_CTL_HELP,

(GMX0_RX002_STATS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX002_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX002_STATS_CTL_HELP,

(GMX0_RX003_STATS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RX003_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_RX003_STATS_CTL_HELP,

(GMX1_RX000_STATS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX000_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX000_STATS_CTL_HELP,

(GMX1_RX001_STATS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX001_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX001_STATS_CTL_HELP,

(GMX1_RX002_STATS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX002_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX002_STATS_CTL_HELP,

(GMX1_RX003_STATS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RX003_STATS_CTL_HELP,
O,RD_CLR-RX Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_RX003_STATS_CTL_HELP,

(GMX0_RX000_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_HELP,

(GMX0_RX001_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_HELP,

(GMX0_RX002_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_HELP,

(GMX0_RX003_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_HELP,

(GMX1_RX000_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_HELP,

(GMX1_RX001_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_HELP,

(GMX1_RX002_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_HELP,

(GMX1_RX003_STATS_OCTS),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_HELP,
T,CNT-Octet count of received good packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_HELP,

(GMX0_RX000_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_CTL_HELP,

(GMX0_RX001_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_CTL_HELP,

(GMX0_RX002_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_CTL_HELP,

(GMX0_RX003_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_CTL_HELP,

(GMX1_RX000_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_CTL_HELP,

(GMX1_RX001_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_CTL_HELP,

(GMX1_RX002_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_CTL_HELP,

(GMX1_RX003_STATS_OCTS_CTL),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_CTL_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_CTL_HELP,
T,CNT-Octet count of received pause packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_CTL_HELP,

(GMX0_RX000_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_DMAC_HELP,

(GMX0_RX001_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_DMAC_HELP,

(GMX0_RX002_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_DMAC_HELP,

(GMX0_RX003_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_DMAC_HELP,

(GMX1_RX000_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_DMAC_HELP,

(GMX1_RX001_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_DMAC_HELP,

(GMX1_RX002_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_DMAC_HELP,

(GMX1_RX003_STATS_OCTS_DMAC),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_DMAC_HELP,
T,CNT-Octet count of filtered dmac packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_DMAC_HELP,

(GMX0_RX000_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX000_STATS_OCTS_DRP_HELP,

(GMX0_RX001_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX001_STATS_OCTS_DRP_HELP,

(GMX0_RX002_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX002_STATS_OCTS_DRP_HELP,

(GMX0_RX003_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX0_RX003_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX003_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX0_RX003_STATS_OCTS_DRP_HELP,

(GMX1_RX000_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX000_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX000_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX000_STATS_OCTS_DRP_HELP,

(GMX1_RX001_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX001_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX001_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX001_STATS_OCTS_DRP_HELP,

(GMX1_RX002_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX002_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX002_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX002_STATS_OCTS_DRP_HELP,

(GMX1_RX003_STATS_OCTS_DRP),2,Type=RSL,GMX,GMX_GMX1_RX003_STATS_OCTS_DRP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX003_STATS_OCTS_DRP_HELP,
T,CNT-Octet count of dropped packets,17,48,Hex,12,GMX_GMX1_RX003_STATS_OCTS_DRP_HELP,

(GMX0_RX000_STATS_PKTS),2,Count of good received packets - packets that are not recognized as PAUSE,GMX,GMX_GMX0_RX000_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_HELP,

(GMX0_RX001_STATS_PKTS),2,Count of good received packets - packets that are not recognized as PAUSE,GMX,GMX_GMX0_RX001_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_HELP,

(GMX0_RX002_STATS_PKTS),2,Count of good received packets - packets that are not recognized as PAUSE,GMX,GMX_GMX0_RX002_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_HELP,

(GMX0_RX003_STATS_PKTS),2,Count of good received packets - packets that are not recognized as PAUSE,GMX,GMX_GMX0_RX003_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_HELP,

(GMX1_RX000_STATS_PKTS),2,Count of good received packets - packets that are not recognized as PAUSE,GMX,GMX_GMX1_RX000_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_HELP,

(GMX1_RX001_STATS_PKTS),2,Count of good received packets - packets that are not recognized as PAUSE,GMX,GMX_GMX1_RX001_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_HELP,

(GMX1_RX002_STATS_PKTS),2,Count of good received packets - packets that are not recognized as PAUSE,GMX,GMX_GMX1_RX002_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_HELP,

(GMX1_RX003_STATS_PKTS),2,Count of good received packets - packets that are not recognized as PAUSE,GMX,GMX_GMX1_RX003_STATS_PKTS_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_HELP,
T,CNT-Count of received good packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_HELP,

(GMX0_RX000_STATS_PKTS_BAD),2,Count of all packets received with some error that were not dropped,GMX,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_BAD_HELP,

(GMX0_RX001_STATS_PKTS_BAD),2,Count of all packets received with some error that were not dropped,GMX,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_BAD_HELP,

(GMX0_RX002_STATS_PKTS_BAD),2,Count of all packets received with some error that were not dropped,GMX,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_BAD_HELP,

(GMX0_RX003_STATS_PKTS_BAD),2,Count of all packets received with some error that were not dropped,GMX,GMX_GMX0_RX003_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_BAD_HELP,

(GMX1_RX000_STATS_PKTS_BAD),2,Count of all packets received with some error that were not dropped,GMX,GMX_GMX1_RX000_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_BAD_HELP,

(GMX1_RX001_STATS_PKTS_BAD),2,Count of all packets received with some error that were not dropped,GMX,GMX_GMX1_RX001_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_BAD_HELP,

(GMX1_RX002_STATS_PKTS_BAD),2,Count of all packets received with some error that were not dropped,GMX,GMX_GMX1_RX002_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_BAD_HELP,

(GMX1_RX003_STATS_PKTS_BAD),2,Count of all packets received with some error that were not dropped,GMX,GMX_GMX1_RX003_STATS_PKTS_BAD_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_BAD_HELP,
T,CNT-Count of bad packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_BAD_HELP,

(GMX0_RX000_STATS_PKTS_CTL),2,Count of all packets received that were recognized as Flow Control or,GMX,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_CTL_HELP,

(GMX0_RX001_STATS_PKTS_CTL),2,Count of all packets received that were recognized as Flow Control or,GMX,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_CTL_HELP,

(GMX0_RX002_STATS_PKTS_CTL),2,Count of all packets received that were recognized as Flow Control or,GMX,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_CTL_HELP,

(GMX0_RX003_STATS_PKTS_CTL),2,Count of all packets received that were recognized as Flow Control or,GMX,GMX_GMX0_RX003_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_CTL_HELP,

(GMX1_RX000_STATS_PKTS_CTL),2,Count of all packets received that were recognized as Flow Control or,GMX,GMX_GMX1_RX000_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_CTL_HELP,

(GMX1_RX001_STATS_PKTS_CTL),2,Count of all packets received that were recognized as Flow Control or,GMX,GMX_GMX1_RX001_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_CTL_HELP,

(GMX1_RX002_STATS_PKTS_CTL),2,Count of all packets received that were recognized as Flow Control or,GMX,GMX_GMX1_RX002_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_CTL_HELP,

(GMX1_RX003_STATS_PKTS_CTL),2,Count of all packets received that were recognized as Flow Control or,GMX,GMX_GMX1_RX003_STATS_PKTS_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_CTL_HELP,
T,CNT-Count of received pause packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_CTL_HELP,

(GMX0_RX000_STATS_PKTS_DMAC),2,Count of all packets received that were dropped by the dmac filter.,GMX,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DMAC_HELP,

(GMX0_RX001_STATS_PKTS_DMAC),2,Count of all packets received that were dropped by the dmac filter.,GMX,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DMAC_HELP,

(GMX0_RX002_STATS_PKTS_DMAC),2,Count of all packets received that were dropped by the dmac filter.,GMX,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DMAC_HELP,

(GMX0_RX003_STATS_PKTS_DMAC),2,Count of all packets received that were dropped by the dmac filter.,GMX,GMX_GMX0_RX003_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DMAC_HELP,

(GMX1_RX000_STATS_PKTS_DMAC),2,Count of all packets received that were dropped by the dmac filter.,GMX,GMX_GMX1_RX000_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DMAC_HELP,

(GMX1_RX001_STATS_PKTS_DMAC),2,Count of all packets received that were dropped by the dmac filter.,GMX,GMX_GMX1_RX001_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DMAC_HELP,

(GMX1_RX002_STATS_PKTS_DMAC),2,Count of all packets received that were dropped by the dmac filter.,GMX,GMX_GMX1_RX002_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DMAC_HELP,

(GMX1_RX003_STATS_PKTS_DMAC),2,Count of all packets received that were dropped by the dmac filter.,GMX,GMX_GMX1_RX003_STATS_PKTS_DMAC_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DMAC_HELP,
T,CNT-Count of filtered dmac packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DMAC_HELP,

(GMX0_RX000_STATS_PKTS_DRP),2,Count of all packets received that were dropped due to a full receive FIFO.,GMX,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX000_STATS_PKTS_DRP_HELP,

(GMX0_RX001_STATS_PKTS_DRP),2,Count of all packets received that were dropped due to a full receive FIFO.,GMX,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX001_STATS_PKTS_DRP_HELP,

(GMX0_RX002_STATS_PKTS_DRP),2,Count of all packets received that were dropped due to a full receive FIFO.,GMX,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX002_STATS_PKTS_DRP_HELP,

(GMX0_RX003_STATS_PKTS_DRP),2,Count of all packets received that were dropped due to a full receive FIFO.,GMX,GMX_GMX0_RX003_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX0_RX003_STATS_PKTS_DRP_HELP,

(GMX1_RX000_STATS_PKTS_DRP),2,Count of all packets received that were dropped due to a full receive FIFO.,GMX,GMX_GMX1_RX000_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX000_STATS_PKTS_DRP_HELP,

(GMX1_RX001_STATS_PKTS_DRP),2,Count of all packets received that were dropped due to a full receive FIFO.,GMX,GMX_GMX1_RX001_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX001_STATS_PKTS_DRP_HELP,

(GMX1_RX002_STATS_PKTS_DRP),2,Count of all packets received that were dropped due to a full receive FIFO.,GMX,GMX_GMX1_RX002_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX002_STATS_PKTS_DRP_HELP,

(GMX1_RX003_STATS_PKTS_DRP),2,Count of all packets received that were dropped due to a full receive FIFO.,GMX,GMX_GMX1_RX003_STATS_PKTS_DRP_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DRP_HELP,
T,CNT-Count of dropped packets,33,32,Hex,8,GMX_GMX1_RX003_STATS_PKTS_DRP_HELP,

(GMX0_RX000_UDD_SKP),4,Type=RSL,GMX,GMX_GMX0_RX000_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX000_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX000_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX000_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX000_UDD_SKP_HELP,

(GMX0_RX001_UDD_SKP),4,Type=RSL,GMX,GMX_GMX0_RX001_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX001_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX001_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX001_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX001_UDD_SKP_HELP,

(GMX0_RX002_UDD_SKP),4,Type=RSL,GMX,GMX_GMX0_RX002_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX002_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX002_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX002_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX002_UDD_SKP_HELP,

(GMX0_RX003_UDD_SKP),4,Type=RSL,GMX,GMX_GMX0_RX003_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX003_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX0_RX003_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_RX003_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX0_RX003_UDD_SKP_HELP,

(GMX1_RX000_UDD_SKP),4,Type=RSL,GMX,GMX_GMX1_RX000_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX000_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX000_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX000_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX000_UDD_SKP_HELP,

(GMX1_RX001_UDD_SKP),4,Type=RSL,GMX,GMX_GMX1_RX001_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX001_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX001_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX001_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX001_UDD_SKP_HELP,

(GMX1_RX002_UDD_SKP),4,Type=RSL,GMX,GMX_GMX1_RX002_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX002_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX002_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX002_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX002_UDD_SKP_HELP,

(GMX1_RX003_UDD_SKP),4,Type=RSL,GMX,GMX_GMX1_RX003_UDD_SKP_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX003_UDD_SKP_HELP,
O,FCSSEL-Include the skip bytes in the FCS calculation,Enable,Disable,56,1,GMX_GMX1_RX003_UDD_SKP_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_RX003_UDD_SKP_HELP,
T,LEN-Amount of User=defined data before the start of,58,7,Hex,2,GMX_GMX1_RX003_UDD_SKP_HELP,

(GMX0_RX_BP_DROP000),2,Type=RSL,GMX,GMX_GMX0_RX_BP_DROP000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP000_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP000_HELP,

(GMX0_RX_BP_DROP001),2,Type=RSL,GMX,GMX_GMX0_RX_BP_DROP001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP001_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP001_HELP,

(GMX0_RX_BP_DROP002),2,Type=RSL,GMX,GMX_GMX0_RX_BP_DROP002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP002_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP002_HELP,

(GMX0_RX_BP_DROP003),2,Type=RSL,GMX,GMX_GMX0_RX_BP_DROP003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_DROP003_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX0_RX_BP_DROP003_HELP,

(GMX1_RX_BP_DROP000),2,Type=RSL,GMX,GMX_GMX1_RX_BP_DROP000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP000_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP000_HELP,

(GMX1_RX_BP_DROP001),2,Type=RSL,GMX,GMX_GMX1_RX_BP_DROP001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP001_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP001_HELP,

(GMX1_RX_BP_DROP002),2,Type=RSL,GMX,GMX_GMX1_RX_BP_DROP002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP002_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP002_HELP,

(GMX1_RX_BP_DROP003),2,Type=RSL,GMX,GMX_GMX1_RX_BP_DROP003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_DROP003_HELP,
T,MARK-Number of 8B ticks to reserve in the RX FIFO.,59,6,Hex,2,GMX_GMX1_RX_BP_DROP003_HELP,

(GMX0_RX_BP_OFF000),2,Type=RSL,GMX,GMX_GMX0_RX_BP_OFF000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF000_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF000_HELP,

(GMX0_RX_BP_OFF001),2,Type=RSL,GMX,GMX_GMX0_RX_BP_OFF001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF001_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF001_HELP,

(GMX0_RX_BP_OFF002),2,Type=RSL,GMX,GMX_GMX0_RX_BP_OFF002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF002_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF002_HELP,

(GMX0_RX_BP_OFF003),2,Type=RSL,GMX,GMX_GMX0_RX_BP_OFF003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX0_RX_BP_OFF003_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX0_RX_BP_OFF003_HELP,

(GMX1_RX_BP_OFF000),2,Type=RSL,GMX,GMX_GMX1_RX_BP_OFF000_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF000_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF000_HELP,

(GMX1_RX_BP_OFF001),2,Type=RSL,GMX,GMX_GMX1_RX_BP_OFF001_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF001_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF001_HELP,

(GMX1_RX_BP_OFF002),2,Type=RSL,GMX,GMX_GMX1_RX_BP_OFF002_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF002_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF002_HELP,

(GMX1_RX_BP_OFF003),2,Type=RSL,GMX,GMX_GMX1_RX_BP_OFF003_HELP
T,Reserved-Reserved,1,58,Hex,15,GMX_GMX1_RX_BP_OFF003_HELP,
T,MARK-Water mark (8B ticks) to deassert backpressure,59,6,Hex,2,GMX_GMX1_RX_BP_OFF003_HELP,

(GMX0_RX_BP_ON000),2,Type=RSL,GMX,GMX_GMX0_RX_BP_ON000_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON000_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON000_HELP,

(GMX0_RX_BP_ON001),2,Type=RSL,GMX,GMX_GMX0_RX_BP_ON001_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON001_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON001_HELP,

(GMX0_RX_BP_ON002),2,Type=RSL,GMX,GMX_GMX0_RX_BP_ON002_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON002_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON002_HELP,

(GMX0_RX_BP_ON003),2,Type=RSL,GMX,GMX_GMX0_RX_BP_ON003_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_RX_BP_ON003_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX0_RX_BP_ON003_HELP,

(GMX1_RX_BP_ON000),2,Type=RSL,GMX,GMX_GMX1_RX_BP_ON000_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON000_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON000_HELP,

(GMX1_RX_BP_ON001),2,Type=RSL,GMX,GMX_GMX1_RX_BP_ON001_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON001_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON001_HELP,

(GMX1_RX_BP_ON002),2,Type=RSL,GMX,GMX_GMX1_RX_BP_ON002_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON002_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON002_HELP,

(GMX1_RX_BP_ON003),2,Type=RSL,GMX,GMX_GMX1_RX_BP_ON003_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_RX_BP_ON003_HELP,
T,MARK-Hiwater mark (8B ticks) for backpressure.,56,9,Hex,3,GMX_GMX1_RX_BP_ON003_HELP,

(GMX0_RX_HG2_STATUS),4,** HG2 message CSRs,GMX,GMX_GMX0_RX_HG2_STATUS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,
T,PHTIM2GO-Physical time to go for removal of physical link,17,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,
T,XOF-16 bit xof back pressure vector from HiGig2 msg pkt,33,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,
T,LGTIM2GO-Logical packet flow back pressure time remaining,49,16,Hex,4,GMX_GMX0_RX_HG2_STATUS_HELP,

(GMX1_RX_HG2_STATUS),4,** HG2 message CSRs,GMX,GMX_GMX1_RX_HG2_STATUS_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,
T,PHTIM2GO-Physical time to go for removal of physical link,17,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,
T,XOF-16 bit xof back pressure vector from HiGig2 msg pkt,33,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,
T,LGTIM2GO-Logical packet flow back pressure time remaining,49,16,Hex,4,GMX_GMX1_RX_HG2_STATUS_HELP,

(GMX0_RX_PRT_INFO),4,Type=RSL,GMX,GMX_GMX0_RX_PRT_INFO_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX0_RX_PRT_INFO_HELP,
T,DROP-Per port indication that data was dropped,45,4,Hex,1,GMX_GMX0_RX_PRT_INFO_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX0_RX_PRT_INFO_HELP,
T,COMMIT-Per port indication that SOP was accepted,61,4,Hex,1,GMX_GMX0_RX_PRT_INFO_HELP,

(GMX1_RX_PRT_INFO),4,Type=RSL,GMX,GMX_GMX1_RX_PRT_INFO_HELP
T,Reserved-Reserved,1,44,Hex,11,GMX_GMX1_RX_PRT_INFO_HELP,
T,DROP-Per port indication that data was dropped,45,4,Hex,1,GMX_GMX1_RX_PRT_INFO_HELP,
T,Reserved-Reserved,49,12,Hex,3,GMX_GMX1_RX_PRT_INFO_HELP,
T,COMMIT-Per port indication that SOP was accepted,61,4,Hex,1,GMX_GMX1_RX_PRT_INFO_HELP,

(GMX0_RX_PRTS),2,Type=RSL,GMX,GMX_GMX0_RX_PRTS_HELP
T,Reserved-Reserved,1,61,Hex,16,GMX_GMX0_RX_PRTS_HELP,
T,PRTS-In SGMII/1000Base=X mode the RX buffer can be,62,3,Hex,1,GMX_GMX0_RX_PRTS_HELP,

(GMX1_RX_PRTS),2,Type=RSL,GMX,GMX_GMX1_RX_PRTS_HELP
T,Reserved-Reserved,1,61,Hex,16,GMX_GMX1_RX_PRTS_HELP,
T,PRTS-In SGMII/1000Base=X mode the RX buffer can be,62,3,Hex,1,GMX_GMX1_RX_PRTS_HELP,

(GMX0_RX_XAUI_BAD_COL),5,Type=RSL,GMX,GMX_GMX0_RX_XAUI_BAD_COL_HELP
T,Reserved-Reserved,1,24,Hex,6,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
O,VAL-Set when GMX_RX_INT_REG[PCTERR] is set.,Enable,Disable,25,1,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
T,STATE-When GMX_RX_INT_REG[PCTERR] is set STATE will,26,3,Hex,1,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
T,LANE_RXC-When GMX_RX_INT_REG[PCTERR] is set LANE_RXC will,29,4,Hex,1,GMX_GMX0_RX_XAUI_BAD_COL_HELP,
T,LANE_RXD-When GMX_RX_INT_REG[PCTERR] is set LANE_RXD will,33,32,Hex,8,GMX_GMX0_RX_XAUI_BAD_COL_HELP,

(GMX1_RX_XAUI_BAD_COL),5,Type=RSL,GMX,GMX_GMX1_RX_XAUI_BAD_COL_HELP
T,Reserved-Reserved,1,24,Hex,6,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
O,VAL-Set when GMX_RX_INT_REG[PCTERR] is set.,Enable,Disable,25,1,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
T,STATE-When GMX_RX_INT_REG[PCTERR] is set STATE will,26,3,Hex,1,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
T,LANE_RXC-When GMX_RX_INT_REG[PCTERR] is set LANE_RXC will,29,4,Hex,1,GMX_GMX1_RX_XAUI_BAD_COL_HELP,
T,LANE_RXD-When GMX_RX_INT_REG[PCTERR] is set LANE_RXD will,33,32,Hex,8,GMX_GMX1_RX_XAUI_BAD_COL_HELP,

(GMX0_RX_XAUI_CTL),2,Type=RSL,GMX,GMX_GMX0_RX_XAUI_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_RX_XAUI_CTL_HELP,
T,STATUS-Link Status,63,2,Hex,1,GMX_GMX0_RX_XAUI_CTL_HELP,

(GMX1_RX_XAUI_CTL),2,Type=RSL,GMX,GMX_GMX1_RX_XAUI_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_RX_XAUI_CTL_HELP,
T,STATUS-Link Status,63,2,Hex,1,GMX_GMX1_RX_XAUI_CTL_HELP,

(GMX0_RXAUI_CTL),2,Type=RSL,GMX,GMX_GMX0_RXAUI_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_RXAUI_CTL_HELP,
O,DISPARITY-Selects which disparity calculation to use when,Enable,Disable,64,1,GMX_GMX0_RXAUI_CTL_HELP,

(GMX1_RXAUI_CTL),2,Type=RSL,GMX,GMX_GMX1_RXAUI_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_RXAUI_CTL_HELP,
O,DISPARITY-Selects which disparity calculation to use when,Enable,Disable,64,1,GMX_GMX1_RXAUI_CTL_HELP,

(GMX0_SMAC000),2,Type=RSL,GMX,GMX_GMX0_SMAC000_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC000_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC000_HELP,

(GMX0_SMAC001),2,Type=RSL,GMX,GMX_GMX0_SMAC001_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC001_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC001_HELP,

(GMX0_SMAC002),2,Type=RSL,GMX,GMX_GMX0_SMAC002_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC002_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC002_HELP,

(GMX0_SMAC003),2,Type=RSL,GMX,GMX_GMX0_SMAC003_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_SMAC003_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX0_SMAC003_HELP,

(GMX1_SMAC000),2,Type=RSL,GMX,GMX_GMX1_SMAC000_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC000_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC000_HELP,

(GMX1_SMAC001),2,Type=RSL,GMX,GMX_GMX1_SMAC001_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC001_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC001_HELP,

(GMX1_SMAC002),2,Type=RSL,GMX,GMX_GMX1_SMAC002_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC002_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC002_HELP,

(GMX1_SMAC003),2,Type=RSL,GMX,GMX_GMX1_SMAC003_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_SMAC003_HELP,
T,SMAC-The SMAC field is used for generating and,17,48,Hex,12,GMX_GMX1_SMAC003_HELP,

(GMX0_STAT_BP),3,Type=RSL,GMX,GMX_GMX0_STAT_BP_HELP
T,Reserved-Reserved,1,47,Hex,12,GMX_GMX0_STAT_BP_HELP,
O,BP-Current TX stats BP state,Enable,Disable,48,1,GMX_GMX0_STAT_BP_HELP,
T,CNT-Number of cycles that BP has been asserted,49,16,Hex,4,GMX_GMX0_STAT_BP_HELP,

(GMX1_STAT_BP),3,Type=RSL,GMX,GMX_GMX1_STAT_BP_HELP
T,Reserved-Reserved,1,47,Hex,12,GMX_GMX1_STAT_BP_HELP,
O,BP-Current TX stats BP state,Enable,Disable,48,1,GMX_GMX1_STAT_BP_HELP,
T,CNT-Number of cycles that BP has been asserted,49,16,Hex,4,GMX_GMX1_STAT_BP_HELP,

(GMX0_TB_REG),2,DON'T PUT IN HRM*,GMX,GMX_GMX0_TB_REG_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TB_REG_HELP,
O,WR_MAGIC-Enter stats model magic mode,Enable,Disable,64,1,GMX_GMX0_TB_REG_HELP,

(GMX1_TB_REG),2,DON'T PUT IN HRM*,GMX,GMX_GMX1_TB_REG_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TB_REG_HELP,
O,WR_MAGIC-Enter stats model magic mode,Enable,Disable,64,1,GMX_GMX1_TB_REG_HELP,

(GMX0_TX000_APPEND),5,Type=RSL,GMX,GMX_GMX0_TX000_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX000_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX000_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX000_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX000_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX000_APPEND_HELP,

(GMX0_TX001_APPEND),5,Type=RSL,GMX,GMX_GMX0_TX001_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX001_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX001_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX001_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX001_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX001_APPEND_HELP,

(GMX0_TX002_APPEND),5,Type=RSL,GMX,GMX_GMX0_TX002_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX002_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX002_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX002_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX002_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX002_APPEND_HELP,

(GMX0_TX003_APPEND),5,Type=RSL,GMX,GMX_GMX0_TX003_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX003_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX0_TX003_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX0_TX003_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX0_TX003_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX0_TX003_APPEND_HELP,

(GMX1_TX000_APPEND),5,Type=RSL,GMX,GMX_GMX1_TX000_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX000_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX000_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX000_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX000_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX000_APPEND_HELP,

(GMX1_TX001_APPEND),5,Type=RSL,GMX,GMX_GMX1_TX001_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX001_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX001_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX001_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX001_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX001_APPEND_HELP,

(GMX1_TX002_APPEND),5,Type=RSL,GMX,GMX_GMX1_TX002_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX002_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX002_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX002_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX002_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX002_APPEND_HELP,

(GMX1_TX003_APPEND),5,Type=RSL,GMX,GMX_GMX1_TX003_APPEND_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX003_APPEND_HELP,
O,FORCE_FCS-Append the Ethernet FCS on each pause packet,Enable,Disable,61,1,GMX_GMX1_TX003_APPEND_HELP,
O,FCS-Append the Ethernet FCS on each packet,Enable,Disable,62,1,GMX_GMX1_TX003_APPEND_HELP,
O,PAD-Append PAD bytes such that min sized,Enable,Disable,63,1,GMX_GMX1_TX003_APPEND_HELP,
O,PREAMBLE-Prepend the Ethernet preamble on each transfer,Enable,Disable,64,1,GMX_GMX1_TX003_APPEND_HELP,

(GMX0_TX000_BCK_CRDT),2,gmi_tx_bck to gmi_tx_out credit count register,GMX,GMX_GMX0_TX000_BCK_CRDT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX000_BCK_CRDT_HELP,
T,CNT-Transmit BCK to OUT credit count,61,4,Hex,1,GMX_GMX0_TX000_BCK_CRDT_HELP,

(GMX0_TX001_BCK_CRDT),2,gmi_tx_bck to gmi_tx_out credit count register,GMX,GMX_GMX0_TX001_BCK_CRDT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX001_BCK_CRDT_HELP,
T,CNT-Transmit BCK to OUT credit count,61,4,Hex,1,GMX_GMX0_TX001_BCK_CRDT_HELP,

(GMX0_TX002_BCK_CRDT),2,gmi_tx_bck to gmi_tx_out credit count register,GMX,GMX_GMX0_TX002_BCK_CRDT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX002_BCK_CRDT_HELP,
T,CNT-Transmit BCK to OUT credit count,61,4,Hex,1,GMX_GMX0_TX002_BCK_CRDT_HELP,

(GMX0_TX003_BCK_CRDT),2,gmi_tx_bck to gmi_tx_out credit count register,GMX,GMX_GMX0_TX003_BCK_CRDT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX003_BCK_CRDT_HELP,
T,CNT-Transmit BCK to OUT credit count,61,4,Hex,1,GMX_GMX0_TX003_BCK_CRDT_HELP,

(GMX1_TX000_BCK_CRDT),2,gmi_tx_bck to gmi_tx_out credit count register,GMX,GMX_GMX1_TX000_BCK_CRDT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX000_BCK_CRDT_HELP,
T,CNT-Transmit BCK to OUT credit count,61,4,Hex,1,GMX_GMX1_TX000_BCK_CRDT_HELP,

(GMX1_TX001_BCK_CRDT),2,gmi_tx_bck to gmi_tx_out credit count register,GMX,GMX_GMX1_TX001_BCK_CRDT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX001_BCK_CRDT_HELP,
T,CNT-Transmit BCK to OUT credit count,61,4,Hex,1,GMX_GMX1_TX001_BCK_CRDT_HELP,

(GMX1_TX002_BCK_CRDT),2,gmi_tx_bck to gmi_tx_out credit count register,GMX,GMX_GMX1_TX002_BCK_CRDT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX002_BCK_CRDT_HELP,
T,CNT-Transmit BCK to OUT credit count,61,4,Hex,1,GMX_GMX1_TX002_BCK_CRDT_HELP,

(GMX1_TX003_BCK_CRDT),2,gmi_tx_bck to gmi_tx_out credit count register,GMX,GMX_GMX1_TX003_BCK_CRDT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX003_BCK_CRDT_HELP,
T,CNT-Transmit BCK to OUT credit count,61,4,Hex,1,GMX_GMX1_TX003_BCK_CRDT_HELP,

(GMX0_TX000_BURST),2,Type=RSL,GMX,GMX_GMX0_TX000_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX000_BURST_HELP,

(GMX0_TX001_BURST),2,Type=RSL,GMX,GMX_GMX0_TX001_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX001_BURST_HELP,

(GMX0_TX002_BURST),2,Type=RSL,GMX,GMX_GMX0_TX002_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX002_BURST_HELP,

(GMX0_TX003_BURST),2,Type=RSL,GMX,GMX_GMX0_TX003_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX0_TX003_BURST_HELP,

(GMX1_TX000_BURST),2,Type=RSL,GMX,GMX_GMX1_TX000_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX000_BURST_HELP,

(GMX1_TX001_BURST),2,Type=RSL,GMX,GMX_GMX1_TX001_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX001_BURST_HELP,

(GMX1_TX002_BURST),2,Type=RSL,GMX,GMX_GMX1_TX002_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX002_BURST_HELP,

(GMX1_TX003_BURST),2,Type=RSL,GMX,GMX_GMX1_TX003_BURST_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_BURST_HELP,
T,BURST-Burst (refer to 802.3 to set correctly),49,16,Hex,4,GMX_GMX1_TX003_BURST_HELP,

(GMX0_TX000_CBFC_XOFF),2,Type=RSL,GMX,GMX_GMX0_TX000_CBFC_XOFF_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_CBFC_XOFF_HELP,
T,XOFF-Which ports to backpressure,49,16,Hex,4,GMX_GMX0_TX000_CBFC_XOFF_HELP,

(GMX1_TX000_CBFC_XOFF),2,Type=RSL,GMX,GMX_GMX1_TX000_CBFC_XOFF_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_CBFC_XOFF_HELP,
T,XOFF-Which ports to backpressure,49,16,Hex,4,GMX_GMX1_TX000_CBFC_XOFF_HELP,

(GMX0_TX000_CBFC_XON),2,Type=RSL,GMX,GMX_GMX0_TX000_CBFC_XON_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_CBFC_XON_HELP,
T,XON-Which ports to stop backpressure,49,16,Hex,4,GMX_GMX0_TX000_CBFC_XON_HELP,

(GMX1_TX000_CBFC_XON),2,Type=RSL,GMX,GMX_GMX1_TX000_CBFC_XON_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_CBFC_XON_HELP,
T,XON-Which ports to stop backpressure,49,16,Hex,4,GMX_GMX1_TX000_CBFC_XON_HELP,

(GMX0_TX000_CTL),3,Type=RSL,GMX,GMX_GMX0_TX000_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX000_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX000_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX000_CTL_HELP,

(GMX0_TX001_CTL),3,Type=RSL,GMX,GMX_GMX0_TX001_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX001_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX001_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX001_CTL_HELP,

(GMX0_TX002_CTL),3,Type=RSL,GMX,GMX_GMX0_TX002_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX002_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX002_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX002_CTL_HELP,

(GMX0_TX003_CTL),3,Type=RSL,GMX,GMX_GMX0_TX003_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX0_TX003_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX0_TX003_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX0_TX003_CTL_HELP,

(GMX1_TX000_CTL),3,Type=RSL,GMX,GMX_GMX1_TX000_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX000_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX000_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX000_CTL_HELP,

(GMX1_TX001_CTL),3,Type=RSL,GMX,GMX_GMX1_TX001_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX001_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX001_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX001_CTL_HELP,

(GMX1_TX002_CTL),3,Type=RSL,GMX,GMX_GMX1_TX002_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX002_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX002_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX002_CTL_HELP,

(GMX1_TX003_CTL),3,Type=RSL,GMX,GMX_GMX1_TX003_CTL_HELP
T,Reserved-Reserved,1,62,Hex,16,GMX_GMX1_TX003_CTL_HELP,
O,XSDEF_EN-Enables the excessive deferral check for stats,Enable,Disable,63,1,GMX_GMX1_TX003_CTL_HELP,
O,XSCOL_EN-Enables the excessive collision check for stats,Enable,Disable,64,1,GMX_GMX1_TX003_CTL_HELP,

(GMX0_TX000_JAM_MODE),2,Type=RSL,GMX,GMX_GMX0_TX000_JAM_MODE_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_JAM_MODE_HELP,
O,MODE-When forming halfdup JAM packets use either the incoming SOP or CRS event to begin packet,Enable,Disable,64,1,GMX_GMX0_TX000_JAM_MODE_HELP,

(GMX0_TX001_JAM_MODE),2,Type=RSL,GMX,GMX_GMX0_TX001_JAM_MODE_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_JAM_MODE_HELP,
O,MODE-When forming halfdup JAM packets use either the incoming SOP or CRS event to begin packet,Enable,Disable,64,1,GMX_GMX0_TX001_JAM_MODE_HELP,

(GMX0_TX002_JAM_MODE),2,Type=RSL,GMX,GMX_GMX0_TX002_JAM_MODE_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_JAM_MODE_HELP,
O,MODE-When forming halfdup JAM packets use either the incoming SOP or CRS event to begin packet,Enable,Disable,64,1,GMX_GMX0_TX002_JAM_MODE_HELP,

(GMX0_TX003_JAM_MODE),2,Type=RSL,GMX,GMX_GMX0_TX003_JAM_MODE_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX003_JAM_MODE_HELP,
O,MODE-When forming halfdup JAM packets use either the incoming SOP or CRS event to begin packet,Enable,Disable,64,1,GMX_GMX0_TX003_JAM_MODE_HELP,

(GMX1_TX000_JAM_MODE),2,Type=RSL,GMX,GMX_GMX1_TX000_JAM_MODE_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX000_JAM_MODE_HELP,
O,MODE-When forming halfdup JAM packets use either the incoming SOP or CRS event to begin packet,Enable,Disable,64,1,GMX_GMX1_TX000_JAM_MODE_HELP,

(GMX1_TX001_JAM_MODE),2,Type=RSL,GMX,GMX_GMX1_TX001_JAM_MODE_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX001_JAM_MODE_HELP,
O,MODE-When forming halfdup JAM packets use either the incoming SOP or CRS event to begin packet,Enable,Disable,64,1,GMX_GMX1_TX001_JAM_MODE_HELP,

(GMX1_TX002_JAM_MODE),2,Type=RSL,GMX,GMX_GMX1_TX002_JAM_MODE_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX002_JAM_MODE_HELP,
O,MODE-When forming halfdup JAM packets use either the incoming SOP or CRS event to begin packet,Enable,Disable,64,1,GMX_GMX1_TX002_JAM_MODE_HELP,

(GMX1_TX003_JAM_MODE),2,Type=RSL,GMX,GMX_GMX1_TX003_JAM_MODE_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX003_JAM_MODE_HELP,
O,MODE-When forming halfdup JAM packets use either the incoming SOP or CRS event to begin packet,Enable,Disable,64,1,GMX_GMX1_TX003_JAM_MODE_HELP,

(GMX0_TX000_MIN_PKT),2,Type=RSL,GMX,GMX_GMX0_TX000_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX000_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX000_MIN_PKT_HELP,

(GMX0_TX001_MIN_PKT),2,Type=RSL,GMX,GMX_GMX0_TX001_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX001_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX001_MIN_PKT_HELP,

(GMX0_TX002_MIN_PKT),2,Type=RSL,GMX,GMX_GMX0_TX002_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX002_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX002_MIN_PKT_HELP,

(GMX0_TX003_MIN_PKT),2,Type=RSL,GMX,GMX_GMX0_TX003_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX003_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX0_TX003_MIN_PKT_HELP,

(GMX1_TX000_MIN_PKT),2,Type=RSL,GMX,GMX_GMX1_TX000_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX000_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX000_MIN_PKT_HELP,

(GMX1_TX001_MIN_PKT),2,Type=RSL,GMX,GMX_GMX1_TX001_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX001_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX001_MIN_PKT_HELP,

(GMX1_TX002_MIN_PKT),2,Type=RSL,GMX,GMX_GMX1_TX002_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX002_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX002_MIN_PKT_HELP,

(GMX1_TX003_MIN_PKT),2,Type=RSL,GMX,GMX_GMX1_TX003_MIN_PKT_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX003_MIN_PKT_HELP,
T,MIN_SIZE-Min frame in bytes before the FCS is applied,57,8,Hex,2,GMX_GMX1_TX003_MIN_PKT_HELP,

(GMX0_TX000_PAUSE_PKT_INTERVAL),2,Type=RSL,GMX,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX000_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX001_PAUSE_PKT_INTERVAL),2,Type=RSL,GMX,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX001_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX002_PAUSE_PKT_INTERVAL),2,Type=RSL,GMX,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX002_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX003_PAUSE_PKT_INTERVAL),2,Type=RSL,GMX,GMX_GMX0_TX003_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX0_TX003_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX000_PAUSE_PKT_INTERVAL),2,Type=RSL,GMX,GMX_GMX1_TX000_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX000_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX001_PAUSE_PKT_INTERVAL),2,Type=RSL,GMX,GMX_GMX1_TX001_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX001_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX002_PAUSE_PKT_INTERVAL),2,Type=RSL,GMX,GMX_GMX1_TX002_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX002_PAUSE_PKT_INTERVAL_HELP,

(GMX1_TX003_PAUSE_PKT_INTERVAL),2,Type=RSL,GMX,GMX_GMX1_TX003_PAUSE_PKT_INTERVAL_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_PAUSE_PKT_INTERVAL_HELP,
T,INTERVAL-Arbitrate for a 802.3 pause packet HiGig2 message,49,16,Hex,4,GMX_GMX1_TX003_PAUSE_PKT_INTERVAL_HELP,

(GMX0_TX000_PAUSE_PKT_TIME),2,Type=RSL,GMX,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX000_PAUSE_PKT_TIME_HELP,

(GMX0_TX001_PAUSE_PKT_TIME),2,Type=RSL,GMX,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX001_PAUSE_PKT_TIME_HELP,

(GMX0_TX002_PAUSE_PKT_TIME),2,Type=RSL,GMX,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX002_PAUSE_PKT_TIME_HELP,

(GMX0_TX003_PAUSE_PKT_TIME),2,Type=RSL,GMX,GMX_GMX0_TX003_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX0_TX003_PAUSE_PKT_TIME_HELP,

(GMX1_TX000_PAUSE_PKT_TIME),2,Type=RSL,GMX,GMX_GMX1_TX000_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX000_PAUSE_PKT_TIME_HELP,

(GMX1_TX001_PAUSE_PKT_TIME),2,Type=RSL,GMX,GMX_GMX1_TX001_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX001_PAUSE_PKT_TIME_HELP,

(GMX1_TX002_PAUSE_PKT_TIME),2,Type=RSL,GMX,GMX_GMX1_TX002_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX002_PAUSE_PKT_TIME_HELP,

(GMX1_TX003_PAUSE_PKT_TIME),2,Type=RSL,GMX,GMX_GMX1_TX003_PAUSE_PKT_TIME_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_PAUSE_PKT_TIME_HELP,
T,TIME-The pause_time field placed in outbnd 802.3 pause,49,16,Hex,4,GMX_GMX1_TX003_PAUSE_PKT_TIME_HELP,

(GMX0_TX000_PAUSE_TOGO),3,Type=RSL,GMX,GMX_GMX0_TX000_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX000_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX000_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX000_PAUSE_TOGO_HELP,

(GMX0_TX001_PAUSE_TOGO),3,Type=RSL,GMX,GMX_GMX0_TX001_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX001_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX001_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX001_PAUSE_TOGO_HELP,

(GMX0_TX002_PAUSE_TOGO),3,Type=RSL,GMX,GMX_GMX0_TX002_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX002_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX002_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX002_PAUSE_TOGO_HELP,

(GMX0_TX003_PAUSE_TOGO),3,Type=RSL,GMX,GMX_GMX0_TX003_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX003_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX0_TX003_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX0_TX003_PAUSE_TOGO_HELP,

(GMX1_TX000_PAUSE_TOGO),3,Type=RSL,GMX,GMX_GMX1_TX000_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX000_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX000_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX000_PAUSE_TOGO_HELP,

(GMX1_TX001_PAUSE_TOGO),3,Type=RSL,GMX,GMX_GMX1_TX001_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX001_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX001_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX001_PAUSE_TOGO_HELP,

(GMX1_TX002_PAUSE_TOGO),3,Type=RSL,GMX,GMX_GMX1_TX002_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX002_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX002_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX002_PAUSE_TOGO_HELP,

(GMX1_TX003_PAUSE_TOGO),3,Type=RSL,GMX,GMX_GMX1_TX003_PAUSE_TOGO_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX003_PAUSE_TOGO_HELP,
T,MSG_TIME-Amount of time remaining to backpressure,33,16,Hex,4,GMX_GMX1_TX003_PAUSE_TOGO_HELP,
T,TIME-Amount of time remaining to backpressure,49,16,Hex,4,GMX_GMX1_TX003_PAUSE_TOGO_HELP,

(GMX0_TX000_PAUSE_ZERO),2,Type=RSL,GMX,GMX_GMX0_TX000_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX000_PAUSE_ZERO_HELP,

(GMX0_TX001_PAUSE_ZERO),2,Type=RSL,GMX,GMX_GMX0_TX001_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX001_PAUSE_ZERO_HELP,

(GMX0_TX002_PAUSE_ZERO),2,Type=RSL,GMX,GMX_GMX0_TX002_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX002_PAUSE_ZERO_HELP,

(GMX0_TX003_PAUSE_ZERO),2,Type=RSL,GMX,GMX_GMX0_TX003_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX003_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX0_TX003_PAUSE_ZERO_HELP,

(GMX1_TX000_PAUSE_ZERO),2,Type=RSL,GMX,GMX_GMX1_TX000_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX000_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX000_PAUSE_ZERO_HELP,

(GMX1_TX001_PAUSE_ZERO),2,Type=RSL,GMX,GMX_GMX1_TX001_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX001_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX001_PAUSE_ZERO_HELP,

(GMX1_TX002_PAUSE_ZERO),2,Type=RSL,GMX,GMX_GMX1_TX002_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX002_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX002_PAUSE_ZERO_HELP,

(GMX1_TX003_PAUSE_ZERO),2,Type=RSL,GMX,GMX_GMX1_TX003_PAUSE_ZERO_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX003_PAUSE_ZERO_HELP,
O,SEND-When backpressure condition clear send PAUSE,Enable,Disable,64,1,GMX_GMX1_TX003_PAUSE_ZERO_HELP,

(GMX0_TX000_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX000_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX000_SGMII_CTL_HELP,

(GMX0_TX001_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX001_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX001_SGMII_CTL_HELP,

(GMX0_TX002_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX002_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX002_SGMII_CTL_HELP,

(GMX0_TX003_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX0_TX003_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX003_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX0_TX003_SGMII_CTL_HELP,

(GMX1_TX000_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX000_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX000_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX000_SGMII_CTL_HELP,

(GMX1_TX001_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX001_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX001_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX001_SGMII_CTL_HELP,

(GMX1_TX002_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX002_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX002_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX002_SGMII_CTL_HELP,

(GMX1_TX003_SGMII_CTL),2,Type=RSL,GMX,GMX_GMX1_TX003_SGMII_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX003_SGMII_CTL_HELP,
O,ALIGN-Align the transmission to even cycles,Enable,Disable,64,1,GMX_GMX1_TX003_SGMII_CTL_HELP,

(GMX0_TX000_SLOT),2,Type=RSL,GMX,GMX_GMX0_TX000_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX000_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX000_SLOT_HELP,

(GMX0_TX001_SLOT),2,Type=RSL,GMX,GMX_GMX0_TX001_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX001_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX001_SLOT_HELP,

(GMX0_TX002_SLOT),2,Type=RSL,GMX,GMX_GMX0_TX002_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX002_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX002_SLOT_HELP,

(GMX0_TX003_SLOT),2,Type=RSL,GMX,GMX_GMX0_TX003_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX0_TX003_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX0_TX003_SLOT_HELP,

(GMX1_TX000_SLOT),2,Type=RSL,GMX,GMX_GMX1_TX000_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX000_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX000_SLOT_HELP,

(GMX1_TX001_SLOT),2,Type=RSL,GMX,GMX_GMX1_TX001_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX001_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX001_SLOT_HELP,

(GMX1_TX002_SLOT),2,Type=RSL,GMX,GMX_GMX1_TX002_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX002_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX002_SLOT_HELP,

(GMX1_TX003_SLOT),2,Type=RSL,GMX,GMX_GMX1_TX003_SLOT_HELP
T,Reserved-Reserved,1,54,Hex,14,GMX_GMX1_TX003_SLOT_HELP,
T,SLOT-Slottime (refer to 802.3 to set correctly),55,10,Hex,3,GMX_GMX1_TX003_SLOT_HELP,

(GMX0_TX000_SOFT_PAUSE),2,Type=RSL,GMX,GMX_GMX0_TX000_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX000_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX000_SOFT_PAUSE_HELP,

(GMX0_TX001_SOFT_PAUSE),2,Type=RSL,GMX,GMX_GMX0_TX001_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX001_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX001_SOFT_PAUSE_HELP,

(GMX0_TX002_SOFT_PAUSE),2,Type=RSL,GMX,GMX_GMX0_TX002_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX002_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX002_SOFT_PAUSE_HELP,

(GMX0_TX003_SOFT_PAUSE),2,Type=RSL,GMX,GMX_GMX0_TX003_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX003_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX0_TX003_SOFT_PAUSE_HELP,

(GMX1_TX000_SOFT_PAUSE),2,Type=RSL,GMX,GMX_GMX1_TX000_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX000_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX000_SOFT_PAUSE_HELP,

(GMX1_TX001_SOFT_PAUSE),2,Type=RSL,GMX,GMX_GMX1_TX001_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX001_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX001_SOFT_PAUSE_HELP,

(GMX1_TX002_SOFT_PAUSE),2,Type=RSL,GMX,GMX_GMX1_TX002_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX002_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX002_SOFT_PAUSE_HELP,

(GMX1_TX003_SOFT_PAUSE),2,Type=RSL,GMX,GMX_GMX1_TX003_SOFT_PAUSE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX003_SOFT_PAUSE_HELP,
T,TIME-Back off the TX bus for (TIME*512) bit=times,49,16,Hex,4,GMX_GMX1_TX003_SOFT_PAUSE_HELP,

(GMX0_TX000_STAT0),2,Type=RSL,GMX,GMX_GMX0_TX000_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX000_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX000_STAT0_HELP,

(GMX0_TX001_STAT0),2,Type=RSL,GMX,GMX_GMX0_TX001_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX001_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX001_STAT0_HELP,

(GMX0_TX002_STAT0),2,Type=RSL,GMX,GMX_GMX0_TX002_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX002_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX002_STAT0_HELP,

(GMX0_TX003_STAT0),2,Type=RSL,GMX,GMX_GMX0_TX003_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX0_TX003_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX0_TX003_STAT0_HELP,

(GMX1_TX000_STAT0),2,Type=RSL,GMX,GMX_GMX1_TX000_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX000_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX000_STAT0_HELP,

(GMX1_TX001_STAT0),2,Type=RSL,GMX,GMX_GMX1_TX001_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX001_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX001_STAT0_HELP,

(GMX1_TX002_STAT0),2,Type=RSL,GMX,GMX_GMX1_TX002_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX002_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX002_STAT0_HELP,

(GMX1_TX003_STAT0),2,Type=RSL,GMX,GMX_GMX1_TX003_STAT0_HELP
T,XSDEF-Number of packets dropped (never successfully,1,32,Hex,8,GMX_GMX1_TX003_STAT0_HELP,
T,XSCOL-Number of packets dropped (never successfully,33,32,Hex,8,GMX_GMX1_TX003_STAT0_HELP,

(GMX0_TX000_STAT1),2,Type=RSL,GMX,GMX_GMX0_TX000_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX000_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX000_STAT1_HELP,

(GMX0_TX001_STAT1),2,Type=RSL,GMX,GMX_GMX0_TX001_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX001_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX001_STAT1_HELP,

(GMX0_TX002_STAT1),2,Type=RSL,GMX,GMX_GMX0_TX002_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX002_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX002_STAT1_HELP,

(GMX0_TX003_STAT1),2,Type=RSL,GMX,GMX_GMX0_TX003_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX0_TX003_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX0_TX003_STAT1_HELP,

(GMX1_TX000_STAT1),2,Type=RSL,GMX,GMX_GMX1_TX000_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX000_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX000_STAT1_HELP,

(GMX1_TX001_STAT1),2,Type=RSL,GMX,GMX_GMX1_TX001_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX001_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX001_STAT1_HELP,

(GMX1_TX002_STAT1),2,Type=RSL,GMX,GMX_GMX1_TX002_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX002_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX002_STAT1_HELP,

(GMX1_TX003_STAT1),2,Type=RSL,GMX,GMX_GMX1_TX003_STAT1_HELP
T,SCOL-Number of packets sent with a single collision,1,32,Hex,8,GMX_GMX1_TX003_STAT1_HELP,
T,MCOL-Number of packets sent with multiple collisions,33,32,Hex,8,GMX_GMX1_TX003_STAT1_HELP,

(GMX0_TX000_STAT2),2,Type=RSL,GMX,GMX_GMX0_TX000_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX000_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX000_STAT2_HELP,

(GMX0_TX001_STAT2),2,Type=RSL,GMX,GMX_GMX0_TX001_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX001_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX001_STAT2_HELP,

(GMX0_TX002_STAT2),2,Type=RSL,GMX,GMX_GMX0_TX002_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX002_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX002_STAT2_HELP,

(GMX0_TX003_STAT2),2,Type=RSL,GMX,GMX_GMX0_TX003_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX003_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX0_TX003_STAT2_HELP,

(GMX1_TX000_STAT2),2,Type=RSL,GMX,GMX_GMX1_TX000_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX000_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX000_STAT2_HELP,

(GMX1_TX001_STAT2),2,Type=RSL,GMX,GMX_GMX1_TX001_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX001_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX001_STAT2_HELP,

(GMX1_TX002_STAT2),2,Type=RSL,GMX,GMX_GMX1_TX002_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX002_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX002_STAT2_HELP,

(GMX1_TX003_STAT2),2,Type=RSL,GMX,GMX_GMX1_TX003_STAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX003_STAT2_HELP,
T,OCTS-Number of total octets sent on the interface.,17,48,Hex,12,GMX_GMX1_TX003_STAT2_HELP,

(GMX0_TX000_STAT3),2,Type=RSL,GMX,GMX_GMX0_TX000_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX000_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX000_STAT3_HELP,

(GMX0_TX001_STAT3),2,Type=RSL,GMX,GMX_GMX0_TX001_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX001_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX001_STAT3_HELP,

(GMX0_TX002_STAT3),2,Type=RSL,GMX,GMX_GMX0_TX002_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX002_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX002_STAT3_HELP,

(GMX0_TX003_STAT3),2,Type=RSL,GMX,GMX_GMX0_TX003_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX0_TX003_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX0_TX003_STAT3_HELP,

(GMX1_TX000_STAT3),2,Type=RSL,GMX,GMX_GMX1_TX000_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX000_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX000_STAT3_HELP,

(GMX1_TX001_STAT3),2,Type=RSL,GMX,GMX_GMX1_TX001_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX001_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX001_STAT3_HELP,

(GMX1_TX002_STAT3),2,Type=RSL,GMX,GMX_GMX1_TX002_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX002_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX002_STAT3_HELP,

(GMX1_TX003_STAT3),2,Type=RSL,GMX,GMX_GMX1_TX003_STAT3_HELP
T,Reserved-Reserved,1,32,Hex,8,GMX_GMX1_TX003_STAT3_HELP,
T,PKTS-Number of total frames sent on the interface.,33,32,Hex,8,GMX_GMX1_TX003_STAT3_HELP,

(GMX0_TX000_STAT4),2,Type=RSL,GMX,GMX_GMX0_TX000_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX000_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX000_STAT4_HELP,

(GMX0_TX001_STAT4),2,Type=RSL,GMX,GMX_GMX0_TX001_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX001_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX001_STAT4_HELP,

(GMX0_TX002_STAT4),2,Type=RSL,GMX,GMX_GMX0_TX002_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX002_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX002_STAT4_HELP,

(GMX0_TX003_STAT4),2,Type=RSL,GMX,GMX_GMX0_TX003_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX0_TX003_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX0_TX003_STAT4_HELP,

(GMX1_TX000_STAT4),2,Type=RSL,GMX,GMX_GMX1_TX000_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX000_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX000_STAT4_HELP,

(GMX1_TX001_STAT4),2,Type=RSL,GMX,GMX_GMX1_TX001_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX001_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX001_STAT4_HELP,

(GMX1_TX002_STAT4),2,Type=RSL,GMX,GMX_GMX1_TX002_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX002_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX002_STAT4_HELP,

(GMX1_TX003_STAT4),2,Type=RSL,GMX,GMX_GMX1_TX003_STAT4_HELP
T,HIST1-Number of packets sent with an octet count of 64.,1,32,Hex,8,GMX_GMX1_TX003_STAT4_HELP,
T,HIST0-Number of packets sent with an octet count,33,32,Hex,8,GMX_GMX1_TX003_STAT4_HELP,

(GMX0_TX000_STAT5),2,Type=RSL,GMX,GMX_GMX0_TX000_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX000_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT5_HELP,

(GMX0_TX001_STAT5),2,Type=RSL,GMX,GMX_GMX0_TX001_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX001_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT5_HELP,

(GMX0_TX002_STAT5),2,Type=RSL,GMX,GMX_GMX0_TX002_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX002_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT5_HELP,

(GMX0_TX003_STAT5),2,Type=RSL,GMX,GMX_GMX0_TX003_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX003_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX003_STAT5_HELP,

(GMX1_TX000_STAT5),2,Type=RSL,GMX,GMX_GMX1_TX000_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX000_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX000_STAT5_HELP,

(GMX1_TX001_STAT5),2,Type=RSL,GMX,GMX_GMX1_TX001_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX001_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX001_STAT5_HELP,

(GMX1_TX002_STAT5),2,Type=RSL,GMX,GMX_GMX1_TX002_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX002_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX002_STAT5_HELP,

(GMX1_TX003_STAT5),2,Type=RSL,GMX,GMX_GMX1_TX003_STAT5_HELP
T,HIST3-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX003_STAT5_HELP,
T,HIST2-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX003_STAT5_HELP,

(GMX0_TX000_STAT6),2,Type=RSL,GMX,GMX_GMX0_TX000_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX000_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT6_HELP,

(GMX0_TX001_STAT6),2,Type=RSL,GMX,GMX_GMX0_TX001_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX001_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT6_HELP,

(GMX0_TX002_STAT6),2,Type=RSL,GMX,GMX_GMX0_TX002_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX002_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT6_HELP,

(GMX0_TX003_STAT6),2,Type=RSL,GMX,GMX_GMX0_TX003_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX0_TX003_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX003_STAT6_HELP,

(GMX1_TX000_STAT6),2,Type=RSL,GMX,GMX_GMX1_TX000_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX000_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX000_STAT6_HELP,

(GMX1_TX001_STAT6),2,Type=RSL,GMX,GMX_GMX1_TX001_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX001_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX001_STAT6_HELP,

(GMX1_TX002_STAT6),2,Type=RSL,GMX,GMX_GMX1_TX002_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX002_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX002_STAT6_HELP,

(GMX1_TX003_STAT6),2,Type=RSL,GMX,GMX_GMX1_TX003_STAT6_HELP
T,HIST5-Number of packets sent with an octet count of,1,32,Hex,8,GMX_GMX1_TX003_STAT6_HELP,
T,HIST4-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX003_STAT6_HELP,

(GMX0_TX000_STAT7),2,Type=RSL,GMX,GMX_GMX0_TX000_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX000_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX000_STAT7_HELP,

(GMX0_TX001_STAT7),2,Type=RSL,GMX,GMX_GMX0_TX001_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX001_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX001_STAT7_HELP,

(GMX0_TX002_STAT7),2,Type=RSL,GMX,GMX_GMX0_TX002_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX002_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX002_STAT7_HELP,

(GMX0_TX003_STAT7),2,Type=RSL,GMX,GMX_GMX0_TX003_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX0_TX003_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX0_TX003_STAT7_HELP,

(GMX1_TX000_STAT7),2,Type=RSL,GMX,GMX_GMX1_TX000_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX000_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX000_STAT7_HELP,

(GMX1_TX001_STAT7),2,Type=RSL,GMX,GMX_GMX1_TX001_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX001_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX001_STAT7_HELP,

(GMX1_TX002_STAT7),2,Type=RSL,GMX,GMX_GMX1_TX002_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX002_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX002_STAT7_HELP,

(GMX1_TX003_STAT7),2,Type=RSL,GMX,GMX_GMX1_TX003_STAT7_HELP
T,HIST7-Number of packets sent with an octet count,1,32,Hex,8,GMX_GMX1_TX003_STAT7_HELP,
T,HIST6-Number of packets sent with an octet count of,33,32,Hex,8,GMX_GMX1_TX003_STAT7_HELP,

(GMX0_TX000_STAT8),2,Type=RSL,GMX,GMX_GMX0_TX000_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX000_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX000_STAT8_HELP,

(GMX0_TX001_STAT8),2,Type=RSL,GMX,GMX_GMX0_TX001_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX001_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX001_STAT8_HELP,

(GMX0_TX002_STAT8),2,Type=RSL,GMX,GMX_GMX0_TX002_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX002_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX002_STAT8_HELP,

(GMX0_TX003_STAT8),2,Type=RSL,GMX,GMX_GMX0_TX003_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX0_TX003_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX0_TX003_STAT8_HELP,

(GMX1_TX000_STAT8),2,Type=RSL,GMX,GMX_GMX1_TX000_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX000_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX000_STAT8_HELP,

(GMX1_TX001_STAT8),2,Type=RSL,GMX,GMX_GMX1_TX001_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX001_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX001_STAT8_HELP,

(GMX1_TX002_STAT8),2,Type=RSL,GMX,GMX_GMX1_TX002_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX002_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX002_STAT8_HELP,

(GMX1_TX003_STAT8),2,Type=RSL,GMX,GMX_GMX1_TX003_STAT8_HELP
T,MCST-Number of packets sent to multicast DMAC.,1,32,Hex,8,GMX_GMX1_TX003_STAT8_HELP,
T,BCST-Number of packets sent to broadcast DMAC.,33,32,Hex,8,GMX_GMX1_TX003_STAT8_HELP,

(GMX0_TX000_STAT9),2,Type=RSL,GMX,GMX_GMX0_TX000_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX000_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX000_STAT9_HELP,

(GMX0_TX001_STAT9),2,Type=RSL,GMX,GMX_GMX0_TX001_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX001_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX001_STAT9_HELP,

(GMX0_TX002_STAT9),2,Type=RSL,GMX,GMX_GMX0_TX002_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX002_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX002_STAT9_HELP,

(GMX0_TX003_STAT9),2,Type=RSL,GMX,GMX_GMX0_TX003_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX0_TX003_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX0_TX003_STAT9_HELP,

(GMX1_TX000_STAT9),2,Type=RSL,GMX,GMX_GMX1_TX000_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX000_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX000_STAT9_HELP,

(GMX1_TX001_STAT9),2,Type=RSL,GMX,GMX_GMX1_TX001_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX001_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX001_STAT9_HELP,

(GMX1_TX002_STAT9),2,Type=RSL,GMX,GMX_GMX1_TX002_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX002_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX002_STAT9_HELP,

(GMX1_TX003_STAT9),2,Type=RSL,GMX,GMX_GMX1_TX003_STAT9_HELP
T,UNDFLW-Number of underflow packets,1,32,Hex,8,GMX_GMX1_TX003_STAT9_HELP,
T,CTL-Number of Control packets (PAUSE flow control),33,32,Hex,8,GMX_GMX1_TX003_STAT9_HELP,

(GMX0_TX000_STATS_CTL),2,Type=RSL,GMX,GMX_GMX0_TX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX000_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX000_STATS_CTL_HELP,

(GMX0_TX001_STATS_CTL),2,Type=RSL,GMX,GMX_GMX0_TX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX001_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX001_STATS_CTL_HELP,

(GMX0_TX002_STATS_CTL),2,Type=RSL,GMX,GMX_GMX0_TX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX002_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX002_STATS_CTL_HELP,

(GMX0_TX003_STATS_CTL),2,Type=RSL,GMX,GMX_GMX0_TX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX0_TX003_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX0_TX003_STATS_CTL_HELP,

(GMX1_TX000_STATS_CTL),2,Type=RSL,GMX,GMX_GMX1_TX000_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX000_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX000_STATS_CTL_HELP,

(GMX1_TX001_STATS_CTL),2,Type=RSL,GMX,GMX_GMX1_TX001_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX001_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX001_STATS_CTL_HELP,

(GMX1_TX002_STATS_CTL),2,Type=RSL,GMX,GMX_GMX1_TX002_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX002_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX002_STATS_CTL_HELP,

(GMX1_TX003_STATS_CTL),2,Type=RSL,GMX,GMX_GMX1_TX003_STATS_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,GMX_GMX1_TX003_STATS_CTL_HELP,
O,RD_CLR-Stats registers will clear on reads,Enable,Disable,64,1,GMX_GMX1_TX003_STATS_CTL_HELP,

(GMX0_TX000_THRESH),2,Per Port,GMX,GMX_GMX0_TX000_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX000_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX000_THRESH_HELP,

(GMX0_TX001_THRESH),2,Per Port,GMX,GMX_GMX0_TX001_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX001_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX001_THRESH_HELP,

(GMX0_TX002_THRESH),2,Per Port,GMX,GMX_GMX0_TX002_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX002_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX002_THRESH_HELP,

(GMX0_TX003_THRESH),2,Per Port,GMX,GMX_GMX0_TX003_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX0_TX003_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX0_TX003_THRESH_HELP,

(GMX1_TX000_THRESH),2,Per Port,GMX,GMX_GMX1_TX000_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX000_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX000_THRESH_HELP,

(GMX1_TX001_THRESH),2,Per Port,GMX,GMX_GMX1_TX001_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX001_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX001_THRESH_HELP,

(GMX1_TX002_THRESH),2,Per Port,GMX,GMX_GMX1_TX002_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX002_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX002_THRESH_HELP,

(GMX1_TX003_THRESH),2,Per Port,GMX,GMX_GMX1_TX003_THRESH_HELP
T,Reserved-Reserved,1,55,Hex,14,GMX_GMX1_TX003_THRESH_HELP,
T,CNT-Number of 16B ticks to accumulate in the TX FIFO,56,9,Hex,3,GMX_GMX1_TX003_THRESH_HELP,

(GMX0_TX_BP),2,Type=RSL,GMX,GMX_GMX0_TX_BP_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX_BP_HELP,
T,BP-Per port BackPressure status,61,4,Hex,1,GMX_GMX0_TX_BP_HELP,

(GMX1_TX_BP),2,Type=RSL,GMX,GMX_GMX1_TX_BP_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX_BP_HELP,
T,BP-Per port BackPressure status,61,4,Hex,1,GMX_GMX1_TX_BP_HELP,

(GMX0_TX_COL_ATTEMPT),2,Type=RSL,GMX,GMX_GMX0_TX_COL_ATTEMPT_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_TX_COL_ATTEMPT_HELP,
T,LIMIT-Collision Attempts,60,5,Hex,2,GMX_GMX0_TX_COL_ATTEMPT_HELP,

(GMX1_TX_COL_ATTEMPT),2,Type=RSL,GMX,GMX_GMX1_TX_COL_ATTEMPT_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_TX_COL_ATTEMPT_HELP,
T,LIMIT-Collision Attempts,60,5,Hex,2,GMX_GMX1_TX_COL_ATTEMPT_HELP,

(GMX0_TX_CORRUPT),2,Type=RSL,GMX,GMX_GMX0_TX_CORRUPT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX0_TX_CORRUPT_HELP,
T,CORRUPT-Per port error propagation,61,4,Hex,1,GMX_GMX0_TX_CORRUPT_HELP,

(GMX1_TX_CORRUPT),2,Type=RSL,GMX,GMX_GMX1_TX_CORRUPT_HELP
T,Reserved-Reserved,1,60,Hex,15,GMX_GMX1_TX_CORRUPT_HELP,
T,CORRUPT-Per port error propagation,61,4,Hex,1,GMX_GMX1_TX_CORRUPT_HELP,

(GMX0_TX_HG2_REG1),2,Type=RSL,GMX,GMX_GMX0_TX_HG2_REG1_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_HG2_REG1_HELP,
T,TX_XOF-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX0_TX_HG2_REG1_HELP,

(GMX1_TX_HG2_REG1),2,Type=RSL,GMX,GMX_GMX1_TX_HG2_REG1_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_HG2_REG1_HELP,
T,TX_XOF-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX1_TX_HG2_REG1_HELP,

(GMX0_TX_HG2_REG2),2,Type=RSL,GMX,GMX_GMX0_TX_HG2_REG2_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_HG2_REG2_HELP,
T,TX_XON-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX0_TX_HG2_REG2_HELP,

(GMX1_TX_HG2_REG2),2,Type=RSL,GMX,GMX_GMX1_TX_HG2_REG2_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_HG2_REG2_HELP,
T,TX_XON-TX HiGig2 message for logical link pause when any,49,16,Hex,4,GMX_GMX1_TX_HG2_REG2_HELP,

(GMX0_TX_IFG),3,Type=RSL,GMX,GMX_GMX0_TX_IFG_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX_IFG_HELP,
T,IFG2-1/3 of the interframe gap timing (in IFG2*8 bits),57,4,Hex,1,GMX_GMX0_TX_IFG_HELP,
T,IFG1-2/3 of the interframe gap timing (in IFG1*8 bits),61,4,Hex,1,GMX_GMX0_TX_IFG_HELP,

(GMX1_TX_IFG),3,Type=RSL,GMX,GMX_GMX1_TX_IFG_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX_IFG_HELP,
T,IFG2-1/3 of the interframe gap timing (in IFG2*8 bits),57,4,Hex,1,GMX_GMX1_TX_IFG_HELP,
T,IFG1-2/3 of the interframe gap timing (in IFG1*8 bits),61,4,Hex,1,GMX_GMX1_TX_IFG_HELP,

(GMX0_TX_INT_EN),10,Type=RSL,GMX,GMX_GMX0_TX_INT_EN_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX0_TX_INT_EN_HELP,
O,XCHANGE-XAUI link status changed = this denotes a change,Enable,Disable,40,1,GMX_GMX0_TX_INT_EN_HELP,
T,PTP_LOST-A packet with a PTP request was not able to be,41,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX0_TX_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX0_TX_INT_EN_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX0_TX_INT_EN_HELP,

(GMX1_TX_INT_EN),10,Type=RSL,GMX,GMX_GMX1_TX_INT_EN_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX1_TX_INT_EN_HELP,
O,XCHANGE-XAUI link status changed = this denotes a change,Enable,Disable,40,1,GMX_GMX1_TX_INT_EN_HELP,
T,PTP_LOST-A packet with a PTP request was not able to be,41,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX1_TX_INT_EN_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX1_TX_INT_EN_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX1_TX_INT_EN_HELP,

(GMX0_TX_INT_REG),10,Type=RSL,GMX,GMX_GMX0_TX_INT_REG_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX0_TX_INT_REG_HELP,
O,XCHANGE-XAUI link status changed = this denotes a change,Enable,Disable,40,1,GMX_GMX0_TX_INT_REG_HELP,
T,PTP_LOST-A packet with a PTP request was not able to be,41,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX0_TX_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX0_TX_INT_REG_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX0_TX_INT_REG_HELP,

(GMX1_TX_INT_REG),10,Type=RSL,GMX,GMX_GMX1_TX_INT_REG_HELP
T,Reserved-Reserved,1,39,Hex,10,GMX_GMX1_TX_INT_REG_HELP,
O,XCHANGE-XAUI link status changed = this denotes a change,Enable,Disable,40,1,GMX_GMX1_TX_INT_REG_HELP,
T,PTP_LOST-A packet with a PTP request was not able to be,41,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,LATE_COL-TX Late Collision,45,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,XSDEF-TX Excessive deferral,49,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,XSCOL-TX Excessive collisions,53,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,Reserved-Reserved,57,2,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
T,UNDFLW-TX Underflow,59,4,Hex,1,GMX_GMX1_TX_INT_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GMX_GMX1_TX_INT_REG_HELP,
O,PKO_NXA-Port address out=of=range from PKO Interface,Enable,Disable,64,1,GMX_GMX1_TX_INT_REG_HELP,

(GMX0_TX_JAM),2,Type=RSL,GMX,GMX_GMX0_TX_JAM_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX0_TX_JAM_HELP,
T,JAM-Jam pattern,57,8,Hex,2,GMX_GMX0_TX_JAM_HELP,

(GMX1_TX_JAM),2,Type=RSL,GMX,GMX_GMX1_TX_JAM_HELP
T,Reserved-Reserved,1,56,Hex,14,GMX_GMX1_TX_JAM_HELP,
T,JAM-Jam pattern,57,8,Hex,2,GMX_GMX1_TX_JAM_HELP,

(GMX0_TX_LFSR),2,Type=RSL,GMX,GMX_GMX0_TX_LFSR_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_LFSR_HELP,
T,LFSR-The current state of the LFSR used to feed random,49,16,Hex,4,GMX_GMX0_TX_LFSR_HELP,

(GMX1_TX_LFSR),2,Type=RSL,GMX,GMX_GMX1_TX_LFSR_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_LFSR_HELP,
T,LFSR-The current state of the LFSR used to feed random,49,16,Hex,4,GMX_GMX1_TX_LFSR_HELP,

(GMX0_TX_OVR_BP),6,Type=RSL,GMX,GMX_GMX0_TX_OVR_BP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX_OVR_BP_HELP,
T,TX_PRT_BP-Per port BP sent to PKO,17,16,Hex,4,GMX_GMX0_TX_OVR_BP_HELP,
T,Reserved-Reserved,33,20,Hex,5,GMX_GMX0_TX_OVR_BP_HELP,
T,EN-Per port Enable back pressure override,53,4,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,
T,BP-Per port BackPressure status to use,57,4,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,
T,IGN_FULL-Ignore the RX FIFO full when computing BP,61,4,Hex,1,GMX_GMX0_TX_OVR_BP_HELP,

(GMX1_TX_OVR_BP),6,Type=RSL,GMX,GMX_GMX1_TX_OVR_BP_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX_OVR_BP_HELP,
T,TX_PRT_BP-Per port BP sent to PKO,17,16,Hex,4,GMX_GMX1_TX_OVR_BP_HELP,
T,Reserved-Reserved,33,20,Hex,5,GMX_GMX1_TX_OVR_BP_HELP,
T,EN-Per port Enable back pressure override,53,4,Hex,1,GMX_GMX1_TX_OVR_BP_HELP,
T,BP-Per port BackPressure status to use,57,4,Hex,1,GMX_GMX1_TX_OVR_BP_HELP,
T,IGN_FULL-Ignore the RX FIFO full when computing BP,61,4,Hex,1,GMX_GMX1_TX_OVR_BP_HELP,

(GMX0_TX_PAUSE_PKT_DMAC),2,Type=RSL,GMX,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP,
T,DMAC-The DMAC field placed is outbnd pause pkts,17,48,Hex,12,GMX_GMX0_TX_PAUSE_PKT_DMAC_HELP,

(GMX1_TX_PAUSE_PKT_DMAC),2,Type=RSL,GMX,GMX_GMX1_TX_PAUSE_PKT_DMAC_HELP
T,Reserved-Reserved,1,16,Hex,4,GMX_GMX1_TX_PAUSE_PKT_DMAC_HELP,
T,DMAC-The DMAC field placed is outbnd pause pkts,17,48,Hex,12,GMX_GMX1_TX_PAUSE_PKT_DMAC_HELP,

(GMX0_TX_PAUSE_PKT_TYPE),2,Type=RSL,GMX,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP,
T,TYPE-The TYPE field placed is outbnd pause pkts,49,16,Hex,4,GMX_GMX0_TX_PAUSE_PKT_TYPE_HELP,

(GMX1_TX_PAUSE_PKT_TYPE),2,Type=RSL,GMX,GMX_GMX1_TX_PAUSE_PKT_TYPE_HELP
T,Reserved-Reserved,1,48,Hex,12,GMX_GMX1_TX_PAUSE_PKT_TYPE_HELP,
T,TYPE-The TYPE field placed is outbnd pause pkts,49,16,Hex,4,GMX_GMX1_TX_PAUSE_PKT_TYPE_HELP,

(GMX0_TX_PRTS),2,Common,GMX,GMX_GMX0_TX_PRTS_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_TX_PRTS_HELP,
T,PRTS-Number of ports allowed on the interface,60,5,Hex,2,GMX_GMX0_TX_PRTS_HELP,

(GMX1_TX_PRTS),2,Common,GMX,GMX_GMX1_TX_PRTS_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_TX_PRTS_HELP,
T,PRTS-Number of ports allowed on the interface,60,5,Hex,2,GMX_GMX1_TX_PRTS_HELP,

(GMX0_TX_XAUI_CTL),9,Type=RSL,GMX,GMX_GMX0_TX_XAUI_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX0_TX_XAUI_CTL_HELP,
T,HG_PAUSE_HGI-HGI Field for HW generated HiGig pause packets,54,2,Hex,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,HG_EN-Enable HiGig Mode,Enable,Disable,56,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,LS_BYP-Bypass the link status as determined by the XGMII,Enable,Disable,58,1,GMX_GMX0_TX_XAUI_CTL_HELP,
T,LS-Link Status,59,2,Hex,1,GMX_GMX0_TX_XAUI_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,UNI_EN-Enable Unidirectional Mode (IEEE Clause 66),Enable,Disable,63,1,GMX_GMX0_TX_XAUI_CTL_HELP,
O,DIC_EN-Enable the deficit idle counter for IFG averaging,Enable,Disable,64,1,GMX_GMX0_TX_XAUI_CTL_HELP,

(GMX1_TX_XAUI_CTL),9,Type=RSL,GMX,GMX_GMX1_TX_XAUI_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,GMX_GMX1_TX_XAUI_CTL_HELP,
T,HG_PAUSE_HGI-HGI Field for HW generated HiGig pause packets,54,2,Hex,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,HG_EN-Enable HiGig Mode,Enable,Disable,56,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,LS_BYP-Bypass the link status as determined by the XGMII,Enable,Disable,58,1,GMX_GMX1_TX_XAUI_CTL_HELP,
T,LS-Link Status,59,2,Hex,1,GMX_GMX1_TX_XAUI_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,UNI_EN-Enable Unidirectional Mode (IEEE Clause 66),Enable,Disable,63,1,GMX_GMX1_TX_XAUI_CTL_HELP,
O,DIC_EN-Enable the deficit idle counter for IFG averaging,Enable,Disable,64,1,GMX_GMX1_TX_XAUI_CTL_HELP,

(GMX0_WOL_CTL),6,Type=RSL,GMX,GMX_GMX0_WOL_CTL_HELP
T,Reserved-Reserved,1,28,Hex,7,GMX_GMX0_WOL_CTL_HELP,
T,MAGIC_EN-Port enable for magic pkt WOL event detection.,29,4,Hex,1,GMX_GMX0_WOL_CTL_HELP,
T,Reserved-Reserved,33,12,Hex,3,GMX_GMX0_WOL_CTL_HELP,
T,DIRECT_EN-Port enable for directed pkt WOL event detection.,45,4,Hex,1,GMX_GMX0_WOL_CTL_HELP,
T,Reserved-Reserved,49,15,Hex,4,GMX_GMX0_WOL_CTL_HELP,
O,EN-Enter WOL mode.,Enable,Disable,64,1,GMX_GMX0_WOL_CTL_HELP,

(GMX1_WOL_CTL),6,Type=RSL,GMX,GMX_GMX1_WOL_CTL_HELP
T,Reserved-Reserved,1,28,Hex,7,GMX_GMX1_WOL_CTL_HELP,
T,MAGIC_EN-Port enable for magic pkt WOL event detection.,29,4,Hex,1,GMX_GMX1_WOL_CTL_HELP,
T,Reserved-Reserved,33,12,Hex,3,GMX_GMX1_WOL_CTL_HELP,
T,DIRECT_EN-Port enable for directed pkt WOL event detection.,45,4,Hex,1,GMX_GMX1_WOL_CTL_HELP,
T,Reserved-Reserved,49,15,Hex,4,GMX_GMX1_WOL_CTL_HELP,
O,EN-Enter WOL mode.,Enable,Disable,64,1,GMX_GMX1_WOL_CTL_HELP,

(GMX0_XAUI_EXT_LOOPBACK),3,Type=RSL,GMX,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP,
O,EN-Loopback enable,Enable,Disable,60,1,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP,
T,THRESH-Threshhold on the TX FIFO,61,4,Hex,1,GMX_GMX0_XAUI_EXT_LOOPBACK_HELP,

(GMX1_XAUI_EXT_LOOPBACK),3,Type=RSL,GMX,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP
T,Reserved-Reserved,1,59,Hex,15,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP,
O,EN-Loopback enable,Enable,Disable,60,1,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP,
T,THRESH-Threshhold on the TX FIFO,61,4,Hex,1,GMX_GMX1_XAUI_EXT_LOOPBACK_HELP,

(GPIO_BIT_CFG0),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG0_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG0_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG0_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG0_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG0_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG0_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG0_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG0_HELP,

(GPIO_BIT_CFG1),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG1_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG1_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG1_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG1_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG1_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG1_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG1_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG1_HELP,

(GPIO_BIT_CFG2),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG2_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG2_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG2_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG2_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG2_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG2_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG2_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG2_HELP,

(GPIO_BIT_CFG3),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG3_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG3_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG3_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG3_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG3_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG3_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG3_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG3_HELP,

(GPIO_BIT_CFG4),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG4_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG4_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG4_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG4_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG4_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG4_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG4_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG4_HELP,

(GPIO_BIT_CFG5),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG5_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG5_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG5_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG5_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG5_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG5_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG5_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG5_HELP,

(GPIO_BIT_CFG6),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG6_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG6_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG6_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG6_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG6_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG6_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG6_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG6_HELP,

(GPIO_BIT_CFG7),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG7_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG7_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG7_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG7_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG7_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG7_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG7_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG7_HELP,

(GPIO_BIT_CFG8),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG8_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG8_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG8_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG8_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG8_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG8_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG8_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG8_HELP,

(GPIO_BIT_CFG9),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG9_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG9_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG9_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG9_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG9_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG9_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG9_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG9_HELP,

(GPIO_BIT_CFG10),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG10_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG10_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG10_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG10_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG10_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG10_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG10_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG10_HELP,

(GPIO_BIT_CFG11),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG11_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG11_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG11_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG11_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG11_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG11_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG11_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG11_HELP,

(GPIO_BIT_CFG12),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG12_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG12_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG12_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG12_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG12_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG12_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG12_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG12_HELP,

(GPIO_BIT_CFG13),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG13_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG13_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG13_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG13_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG13_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG13_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG13_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG13_HELP,

(GPIO_BIT_CFG14),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG14_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG14_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG14_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG14_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG14_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG14_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG14_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG14_HELP,

(GPIO_BIT_CFG15),9,Type=NCB,GPIO,GPIO_GPIO_BIT_CFG15_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_BIT_CFG15_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_BIT_CFG15_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_BIT_CFG15_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_BIT_CFG15_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_BIT_CFG15_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_BIT_CFG15_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_BIT_CFG15_HELP,

(GPIO_CLK_GEN0),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN0_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN0_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN0_HELP,

(GPIO_CLK_GEN1),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN1_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN1_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN1_HELP,

(GPIO_CLK_GEN2),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN2_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN2_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN2_HELP,

(GPIO_CLK_GEN3),2,Type=NCB,GPIO,GPIO_GPIO_CLK_GEN3_HELP
T,Reserved-Reserved,1,32,Hex,8,GPIO_GPIO_CLK_GEN3_HELP,
T,N-Determines the frequency of the GPIO clk generator,33,32,Hex,8,GPIO_GPIO_CLK_GEN3_HELP,

(GPIO_CLK_SYNCE0),6,Type=NCB,GPIO,GPIO_GPIO_CLK_SYNCE0_HELP
T,Reserved-Reserved,1,54,Hex,14,GPIO_GPIO_CLK_SYNCE0_HELP,
T,DLM_SEL-Selects clock source from,55,2,Hex,1,GPIO_GPIO_CLK_SYNCE0_HELP,
T,Reserved-Reserved,57,5,Hex,2,GPIO_GPIO_CLK_SYNCE0_HELP,
O,DIV-GPIO internal clock divider setting relative to QLM SERDES CLOCK_SYNCE. The maximum,Enable,Disable,62,1,GPIO_GPIO_CLK_SYNCE0_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GPIO_GPIO_CLK_SYNCE0_HELP,
O,LANE_SEL-Selects which RX lane clock from DLMx to use as,Enable,Disable,64,1,GPIO_GPIO_CLK_SYNCE0_HELP,

(GPIO_CLK_SYNCE1),6,Type=NCB,GPIO,GPIO_GPIO_CLK_SYNCE1_HELP
T,Reserved-Reserved,1,54,Hex,14,GPIO_GPIO_CLK_SYNCE1_HELP,
T,DLM_SEL-Selects clock source from,55,2,Hex,1,GPIO_GPIO_CLK_SYNCE1_HELP,
T,Reserved-Reserved,57,5,Hex,2,GPIO_GPIO_CLK_SYNCE1_HELP,
O,DIV-GPIO internal clock divider setting relative to QLM SERDES CLOCK_SYNCE. The maximum,Enable,Disable,62,1,GPIO_GPIO_CLK_SYNCE1_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GPIO_GPIO_CLK_SYNCE1_HELP,
O,LANE_SEL-Selects which RX lane clock from DLMx to use as,Enable,Disable,64,1,GPIO_GPIO_CLK_SYNCE1_HELP,

(GPIO_INT_CLR),2,Interrupts are limited to GPIO bits 15:0,GPIO,GPIO_GPIO_INT_CLR_HELP
T,Reserved-Reserved,1,48,Hex,12,GPIO_GPIO_INT_CLR_HELP,
T,TYPE-Clear the interrupt rising edge detector,49,16,Hex,4,GPIO_GPIO_INT_CLR_HELP,

(GPIO_MULTI_CAST),2,GPIO<7..4> have the option of operating in GPIO Interrupt Multicast mode.  In this mode,GPIO,GPIO_GPIO_MULTI_CAST_HELP
T,Reserved-Reserved,1,63,Hex,16,GPIO_GPIO_MULTI_CAST_HELP,
O,EN-Enable GPIO Interrupt Multicast mode,Enable,Disable,64,1,GPIO_GPIO_MULTI_CAST_HELP,

(GPIO_OCLA_EXTEN_TRIG),3,Type=NCB,GPIO,GPIO_GPIO_OCLA_EXTEN_TRIG_HELP
T,Reserved-Reserved,1,58,Hex,15,GPIO_GPIO_OCLA_EXTEN_TRIG_HELP,
O,M_TRIG-Manual Trigger.  Used only when SEL=1F.,Enable,Disable,59,1,GPIO_GPIO_OCLA_EXTEN_TRIG_HELP,
T,SEL-Selects the GPIO(0..19) input pin or Manual Trigger to use in the OCLA coprocessor for triggering.,60,5,Hex,2,GPIO_GPIO_OCLA_EXTEN_TRIG_HELP,

(GPIO_RX_DAT),2,Type=NCB,GPIO,GPIO_GPIO_RX_DAT_HELP
T,Reserved-Reserved,1,44,Hex,11,GPIO_GPIO_RX_DAT_HELP,
T,DAT-GPIO Read Data,45,20,Hex,5,GPIO_GPIO_RX_DAT_HELP,

(GPIO_SATA_CTL),6,Select GPIO0-19 received data (GPIO_RX_DAT[DAT]) routing to SATA.,GPIO,GPIO_GPIO_SATA_CTL_HELP
T,Reserved-Reserved,1,39,Hex,10,GPIO_GPIO_SATA_CTL_HELP,
T,SEL4-Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for SATA,40,5,Hex,2,GPIO_GPIO_SATA_CTL_HELP,
T,SEL3-Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for SATA,45,5,Hex,2,GPIO_GPIO_SATA_CTL_HELP,
T,SEL2-Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for SATA,50,5,Hex,2,GPIO_GPIO_SATA_CTL_HELP,
T,SEL1-Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for SATA,55,5,Hex,2,GPIO_GPIO_SATA_CTL_HELP,
T,SEL0-Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for SATA,60,5,Hex,2,GPIO_GPIO_SATA_CTL_HELP,

(GPIO_TX_CLR),2,Type=NCB,GPIO,GPIO_GPIO_TX_CLR_HELP
T,Reserved-Reserved,1,44,Hex,11,GPIO_GPIO_TX_CLR_HELP,
T,CLR-Bit mask to indicate which GPIO_TX_DAT bits to set,45,20,Hex,5,GPIO_GPIO_TX_CLR_HELP,

(GPIO_TX_SET),2,Type=NCB,GPIO,GPIO_GPIO_TX_SET_HELP
T,Reserved-Reserved,1,44,Hex,11,GPIO_GPIO_TX_SET_HELP,
T,SET-Bit mask to indicate which GPIO_TX_DAT bits to set,45,20,Hex,5,GPIO_GPIO_TX_SET_HELP,

(GPIO_USBH_CTL),4,Select GPIO0-19 received data (GPIO_RX_DAT[DAT]) routing to USB.,GPIO,GPIO_GPIO_USBH_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,GPIO_GPIO_USBH_CTL_HELP,
T,SEL-Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) for USB0,52,5,Hex,2,GPIO_GPIO_USBH_CTL_HELP,
T,Reserved-Reserved,57,3,Hex,1,GPIO_GPIO_USBH_CTL_HELP,
T,SEL1-Selects the GPIO(0..19) received data (GPIO_RX_DAT[DAT]) USB1,60,5,Hex,2,GPIO_GPIO_USBH_CTL_HELP,

(GPIO_XBIT_CFG16),9,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG16_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_XBIT_CFG16_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_XBIT_CFG16_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_XBIT_CFG16_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_XBIT_CFG16_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_XBIT_CFG16_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_XBIT_CFG16_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_XBIT_CFG16_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG16_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG16_HELP,

(GPIO_XBIT_CFG17),9,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG17_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_XBIT_CFG17_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_XBIT_CFG17_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_XBIT_CFG17_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_XBIT_CFG17_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_XBIT_CFG17_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_XBIT_CFG17_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_XBIT_CFG17_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG17_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG17_HELP,

(GPIO_XBIT_CFG18),9,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG18_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_XBIT_CFG18_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_XBIT_CFG18_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_XBIT_CFG18_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_XBIT_CFG18_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_XBIT_CFG18_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_XBIT_CFG18_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_XBIT_CFG18_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG18_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG18_HELP,

(GPIO_XBIT_CFG19),9,Type=NCB,GPIO,GPIO_GPIO_XBIT_CFG19_HELP
T,Reserved-Reserved,1,43,Hex,11,GPIO_GPIO_XBIT_CFG19_HELP,
T,OUTPUT_SEL-Selects GPIO output. When [TX_OE] is set selects,44,5,Hex,2,GPIO_GPIO_XBIT_CFG19_HELP,
T,Reserved-Reserved,49,4,Hex,1,GPIO_GPIO_XBIT_CFG19_HELP,
T,FIL_SEL-Filter select. Global counter bit=select (controls sample rate).,53,4,Hex,1,GPIO_GPIO_XBIT_CFG19_HELP,
T,FIL_CNT-Filter count. Specifies the number of consecutive samples (FIL_CNT+1) to change state.,57,4,Hex,1,GPIO_GPIO_XBIT_CFG19_HELP,
O,INT_TYPE-Type of interrupt,Enable,Disable,61,1,GPIO_GPIO_XBIT_CFG19_HELP,
O,INT_EN-Bit mask to indicate which bits to raise interrupt,Enable,Disable,62,1,GPIO_GPIO_XBIT_CFG19_HELP,
O,RX_XOR-Invert the GPIO pin,Enable,Disable,63,1,GPIO_GPIO_XBIT_CFG19_HELP,
O,TX_OE-Drive the GPIO pin as an output pin,Enable,Disable,64,1,GPIO_GPIO_XBIT_CFG19_HELP,

(GSER0_DLM000_LOOPBK_EN),4,DLM0 Tx-to-Rx Loopback Enable.,GSER,GSER_GSER0_DLM000_LOOPBK_EN_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_LOOPBK_EN_HELP,
O,LANE1_LOOPBK_EN-Lane 1 Tx=to=Rx Loopback Enable.  When this signal is,Enable,Disable,56,1,GSER_GSER0_DLM000_LOOPBK_EN_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_LOOPBK_EN_HELP,
O,LANE0_LOOPBK_EN-Lane 0 Tx=to=Rx Loopback Enable.  When this signal is,Enable,Disable,64,1,GSER_GSER0_DLM000_LOOPBK_EN_HELP,

(GSER0_DLM000_LOS_BIAS),2,DLM Loss-of-Signal Detector Threshold Level Control.,GSER,GSER_GSER0_DLM000_LOS_BIAS_HELP
T,Reserved-Reserved,1,61,Hex,16,GSER_GSER0_DLM000_LOS_BIAS_HELP,
T,LOS_BIAS-A positive binary bit setting change results in a,62,3,Hex,1,GSER_GSER0_DLM000_LOS_BIAS_HELP,

(GSER0_DLM001_LOS_BIAS),2,DLM Loss-of-Signal Detector Threshold Level Control.,GSER,GSER_GSER0_DLM001_LOS_BIAS_HELP
T,Reserved-Reserved,1,61,Hex,16,GSER_GSER0_DLM001_LOS_BIAS_HELP,
T,LOS_BIAS-A positive binary bit setting change results in a,62,3,Hex,1,GSER_GSER0_DLM001_LOS_BIAS_HELP,

(GSER0_DLM002_LOS_BIAS),2,DLM Loss-of-Signal Detector Threshold Level Control.,GSER,GSER_GSER0_DLM002_LOS_BIAS_HELP
T,Reserved-Reserved,1,61,Hex,16,GSER_GSER0_DLM002_LOS_BIAS_HELP,
T,LOS_BIAS-A positive binary bit setting change results in a,62,3,Hex,1,GSER_GSER0_DLM002_LOS_BIAS_HELP,

(GSER0_DLM000_LOS_LEVEL),2,DLM Loss-of-Signal Sensitivity Level Contol.,GSER,GSER_GSER0_DLM000_LOS_LEVEL_HELP
T,Reserved-Reserved,1,59,Hex,15,GSER_GSER0_DLM000_LOS_LEVEL_HELP,
T,LOS_LEVEL-Sets the sesitivity level for the Loss=of=Signal,60,5,Hex,2,GSER_GSER0_DLM000_LOS_LEVEL_HELP,

(GSER0_DLM001_LOS_LEVEL),2,DLM Loss-of-Signal Sensitivity Level Contol.,GSER,GSER_GSER0_DLM001_LOS_LEVEL_HELP
T,Reserved-Reserved,1,59,Hex,15,GSER_GSER0_DLM001_LOS_LEVEL_HELP,
T,LOS_LEVEL-Sets the sesitivity level for the Loss=of=Signal,60,5,Hex,2,GSER_GSER0_DLM001_LOS_LEVEL_HELP,

(GSER0_DLM002_LOS_LEVEL),2,DLM Loss-of-Signal Sensitivity Level Contol.,GSER,GSER_GSER0_DLM002_LOS_LEVEL_HELP
T,Reserved-Reserved,1,59,Hex,15,GSER_GSER0_DLM002_LOS_LEVEL_HELP,
T,LOS_LEVEL-Sets the sesitivity level for the Loss=of=Signal,60,5,Hex,2,GSER_GSER0_DLM002_LOS_LEVEL_HELP,

(GSER0_DLM000_MISC_STATUS),4,DLM0 Miscellaneous Status.,GSER,GSER_GSER0_DLM000_MISC_STATUS_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_MISC_STATUS_HELP,
O,TX1_UFLOW-When set indicates transmit FIFO underflow,Enable,Disable,56,1,GSER_GSER0_DLM000_MISC_STATUS_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_MISC_STATUS_HELP,
O,TX0_UFLOW-When set indicates transmit FIFO underflow,Enable,Disable,64,1,GSER_GSER0_DLM000_MISC_STATUS_HELP,

(GSER0_DLM000_MPLL_EN),2,DLM0 PHY PLL Enable.,GSER,GSER_GSER0_DLM000_MPLL_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM000_MPLL_EN_HELP,
O,MPLL_EN-When deasserted the MPLL is off and the PHY is in P2 state.,Enable,Disable,64,1,GSER_GSER0_DLM000_MPLL_EN_HELP,

(GSER0_DLM000_MPLL_HALF_RATE),2,DLM MPLL Low-Power Mode Enable.,GSER,GSER_GSER0_DLM000_MPLL_HALF_RATE_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM000_MPLL_HALF_RATE_HELP,
O,MPLL_HALF_RATE-Enables a low=power mode feature for the MPLL block.  This signal,Enable,Disable,64,1,GSER_GSER0_DLM000_MPLL_HALF_RATE_HELP,

(GSER0_DLM001_MPLL_HALF_RATE),2,DLM MPLL Low-Power Mode Enable.,GSER,GSER_GSER0_DLM001_MPLL_HALF_RATE_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM001_MPLL_HALF_RATE_HELP,
O,MPLL_HALF_RATE-Enables a low=power mode feature for the MPLL block.  This signal,Enable,Disable,64,1,GSER_GSER0_DLM001_MPLL_HALF_RATE_HELP,

(GSER0_DLM002_MPLL_HALF_RATE),2,DLM MPLL Low-Power Mode Enable.,GSER,GSER_GSER0_DLM002_MPLL_HALF_RATE_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM002_MPLL_HALF_RATE_HELP,
O,MPLL_HALF_RATE-Enables a low=power mode feature for the MPLL block.  This signal,Enable,Disable,64,1,GSER_GSER0_DLM002_MPLL_HALF_RATE_HELP,

(GSER0_DLM000_MPLL_MULTIPLIER),2,DLM MPLL Frequency Multiplier Control.,GSER,GSER_GSER0_DLM000_MPLL_MULTIPLIER_HELP
T,Reserved-Reserved,1,57,Hex,15,GSER_GSER0_DLM000_MPLL_MULTIPLIER_HELP,
T,MPLL_MULTIPLIER-Multiples the reference clock to a frequency suitable for,58,7,Hex,2,GSER_GSER0_DLM000_MPLL_MULTIPLIER_HELP,

(GSER0_DLM001_MPLL_MULTIPLIER),2,DLM MPLL Frequency Multiplier Control.,GSER,GSER_GSER0_DLM001_MPLL_MULTIPLIER_HELP
T,Reserved-Reserved,1,57,Hex,15,GSER_GSER0_DLM001_MPLL_MULTIPLIER_HELP,
T,MPLL_MULTIPLIER-Multiples the reference clock to a frequency suitable for,58,7,Hex,2,GSER_GSER0_DLM001_MPLL_MULTIPLIER_HELP,

(GSER0_DLM002_MPLL_MULTIPLIER),2,DLM MPLL Frequency Multiplier Control.,GSER,GSER_GSER0_DLM002_MPLL_MULTIPLIER_HELP
T,Reserved-Reserved,1,57,Hex,15,GSER_GSER0_DLM002_MPLL_MULTIPLIER_HELP,
T,MPLL_MULTIPLIER-Multiples the reference clock to a frequency suitable for,58,7,Hex,2,GSER_GSER0_DLM002_MPLL_MULTIPLIER_HELP,

(GSER0_DLM000_MPLL_STATUS),2,DLM PLL Lock Status.,GSER,GSER_GSER0_DLM000_MPLL_STATUS_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM000_MPLL_STATUS_HELP,
O,MPLL_STATUS-This is the lock status of the PHY PLL.  When asserted,Enable,Disable,64,1,GSER_GSER0_DLM000_MPLL_STATUS_HELP,

(GSER0_DLM001_MPLL_STATUS),2,DLM PLL Lock Status.,GSER,GSER_GSER0_DLM001_MPLL_STATUS_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM001_MPLL_STATUS_HELP,
O,MPLL_STATUS-This is the lock status of the PHY PLL.  When asserted,Enable,Disable,64,1,GSER_GSER0_DLM001_MPLL_STATUS_HELP,

(GSER0_DLM002_MPLL_STATUS),2,DLM PLL Lock Status.,GSER,GSER_GSER0_DLM002_MPLL_STATUS_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM002_MPLL_STATUS_HELP,
O,MPLL_STATUS-This is the lock status of the PHY PLL.  When asserted,Enable,Disable,64,1,GSER_GSER0_DLM002_MPLL_STATUS_HELP,

(GSER0_DLM000_PHY_RESET),2,DLM Core and State Machine Reset.,GSER,GSER_GSER0_DLM000_PHY_RESET_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM000_PHY_RESET_HELP,
O,PHY_RESET-Resets the core and all state machines with the exception of the,Enable,Disable,64,1,GSER_GSER0_DLM000_PHY_RESET_HELP,

(GSER0_DLM001_PHY_RESET),2,DLM Core and State Machine Reset.,GSER,GSER_GSER0_DLM001_PHY_RESET_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM001_PHY_RESET_HELP,
O,PHY_RESET-Resets the core and all state machines with the exception of the,Enable,Disable,64,1,GSER_GSER0_DLM001_PHY_RESET_HELP,

(GSER0_DLM002_PHY_RESET),2,DLM Core and State Machine Reset.,GSER,GSER_GSER0_DLM002_PHY_RESET_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM002_PHY_RESET_HELP,
O,PHY_RESET-Resets the core and all state machines with the exception of the,Enable,Disable,64,1,GSER_GSER0_DLM002_PHY_RESET_HELP,

(GSER0_DLM000_REF_CLKDIV2),2,DLM Input Reference Clock Divider Control.,GSER,GSER_GSER0_DLM000_REF_CLKDIV2_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM000_REF_CLKDIV2_HELP,
O,REF_CLKDIV2-If the input reference clock is greater than 100Mhz this signal must,Enable,Disable,64,1,GSER_GSER0_DLM000_REF_CLKDIV2_HELP,

(GSER0_DLM001_REF_CLKDIV2),2,DLM Input Reference Clock Divider Control.,GSER,GSER_GSER0_DLM001_REF_CLKDIV2_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM001_REF_CLKDIV2_HELP,
O,REF_CLKDIV2-If the input reference clock is greater than 100Mhz this signal must,Enable,Disable,64,1,GSER_GSER0_DLM001_REF_CLKDIV2_HELP,

(GSER0_DLM002_REF_CLKDIV2),2,DLM Input Reference Clock Divider Control.,GSER,GSER_GSER0_DLM002_REF_CLKDIV2_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM002_REF_CLKDIV2_HELP,
O,REF_CLKDIV2-If the input reference clock is greater than 100Mhz this signal must,Enable,Disable,64,1,GSER_GSER0_DLM002_REF_CLKDIV2_HELP,

(GSER0_DLM000_REF_SSP_EN),2,DLM0 Reference Clock Enable for the PHY.,GSER,GSER_GSER0_DLM000_REF_SSP_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM000_REF_SSP_EN_HELP,
O,REF_SSP_EN-Enables the PHY's internal reference clock.,Enable,Disable,64,1,GSER_GSER0_DLM000_REF_SSP_EN_HELP,

(GSER0_DLM000_REF_USE_PAD),2,DLM Select Reference Clock.,GSER,GSER_GSER0_DLM000_REF_USE_PAD_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM000_REF_USE_PAD_HELP,
O,REF_USE_PAD-When asserted selects the external ref_pad_clk_[pm],Enable,Disable,64,1,GSER_GSER0_DLM000_REF_USE_PAD_HELP,

(GSER0_DLM001_REF_USE_PAD),2,DLM Select Reference Clock.,GSER,GSER_GSER0_DLM001_REF_USE_PAD_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM001_REF_USE_PAD_HELP,
O,REF_USE_PAD-When asserted selects the external ref_pad_clk_[pm],Enable,Disable,64,1,GSER_GSER0_DLM001_REF_USE_PAD_HELP,

(GSER0_DLM002_REF_USE_PAD),2,DLM Select Reference Clock.,GSER,GSER_GSER0_DLM002_REF_USE_PAD_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM002_REF_USE_PAD_HELP,
O,REF_USE_PAD-When asserted selects the external ref_pad_clk_[pm],Enable,Disable,64,1,GSER_GSER0_DLM002_REF_USE_PAD_HELP,

(GSER0_DLM000_REFCLK_SEL),2,DLM Reference Clock Select.,GSER,GSER_GSER0_DLM000_REFCLK_SEL_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM000_REFCLK_SEL_HELP,
O,REFCLK_SEL-When clear selects common reference clock 0.,Enable,Disable,64,1,GSER_GSER0_DLM000_REFCLK_SEL_HELP,

(GSER0_DLM001_REFCLK_SEL),2,DLM Reference Clock Select.,GSER,GSER_GSER0_DLM001_REFCLK_SEL_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM001_REFCLK_SEL_HELP,
O,REFCLK_SEL-When clear selects common reference clock 0.,Enable,Disable,64,1,GSER_GSER0_DLM001_REFCLK_SEL_HELP,

(GSER0_DLM002_REFCLK_SEL),2,DLM Reference Clock Select.,GSER,GSER_GSER0_DLM002_REFCLK_SEL_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM002_REFCLK_SEL_HELP,
O,REFCLK_SEL-When clear selects common reference clock 0.,Enable,Disable,64,1,GSER_GSER0_DLM002_REFCLK_SEL_HELP,

(GSER0_DLM000_RX_DATA_EN),4,DLM Receiver Enable.,GSER,GSER_GSER0_DLM000_RX_DATA_EN_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_RX_DATA_EN_HELP,
O,RX1_DATA_EN-Enables the clock and data recovery logic fir Lane 1.,Enable,Disable,56,1,GSER_GSER0_DLM000_RX_DATA_EN_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_RX_DATA_EN_HELP,
O,RX0_DATA_EN-Enables the clock and data recovery logic for Lane 0.,Enable,Disable,64,1,GSER_GSER0_DLM000_RX_DATA_EN_HELP,

(GSER0_DLM000_RX_EQ),4,DLM Receiver Equalization Setting.,GSER,GSER_GSER0_DLM000_RX_EQ_HELP
T,Reserved-Reserved,1,53,Hex,14,GSER_GSER0_DLM000_RX_EQ_HELP,
T,RX1_EQ-Selects the amount of equalization in the Lane 1 receiver.,54,3,Hex,1,GSER_GSER0_DLM000_RX_EQ_HELP,
T,Reserved-Reserved,57,5,Hex,2,GSER_GSER0_DLM000_RX_EQ_HELP,
T,RX0_EQ-Selects the amount of equalization in the Lane 0 receiver.,62,3,Hex,1,GSER_GSER0_DLM000_RX_EQ_HELP,

(GSER0_DLM001_RX_EQ),4,DLM Receiver Equalization Setting.,GSER,GSER_GSER0_DLM001_RX_EQ_HELP
T,Reserved-Reserved,1,53,Hex,14,GSER_GSER0_DLM001_RX_EQ_HELP,
T,RX1_EQ-Selects the amount of equalization in the Lane 1 receiver.,54,3,Hex,1,GSER_GSER0_DLM001_RX_EQ_HELP,
T,Reserved-Reserved,57,5,Hex,2,GSER_GSER0_DLM001_RX_EQ_HELP,
T,RX0_EQ-Selects the amount of equalization in the Lane 0 receiver.,62,3,Hex,1,GSER_GSER0_DLM001_RX_EQ_HELP,

(GSER0_DLM002_RX_EQ),4,DLM Receiver Equalization Setting.,GSER,GSER_GSER0_DLM002_RX_EQ_HELP
T,Reserved-Reserved,1,53,Hex,14,GSER_GSER0_DLM002_RX_EQ_HELP,
T,RX1_EQ-Selects the amount of equalization in the Lane 1 receiver.,54,3,Hex,1,GSER_GSER0_DLM002_RX_EQ_HELP,
T,Reserved-Reserved,57,5,Hex,2,GSER_GSER0_DLM002_RX_EQ_HELP,
T,RX0_EQ-Selects the amount of equalization in the Lane 0 receiver.,62,3,Hex,1,GSER_GSER0_DLM002_RX_EQ_HELP,

(GSER0_DLM000_RX_LOS_EN),4,DLM Loss of Signal Detector Enable.,GSER,GSER_GSER0_DLM000_RX_LOS_EN_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_RX_LOS_EN_HELP,
O,RX1_LOS_EN-Lane 1 Loss of Signal Detector Enable.,Enable,Disable,56,1,GSER_GSER0_DLM000_RX_LOS_EN_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_RX_LOS_EN_HELP,
O,RX0_LOS_EN-Lane 0 Loss of Signal Detector Enable.,Enable,Disable,64,1,GSER_GSER0_DLM000_RX_LOS_EN_HELP,

(GSER0_DLM000_RX_PLL_EN),4,DLM0 DPLL Enable.,GSER,GSER_GSER0_DLM000_RX_PLL_EN_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_RX_PLL_EN_HELP,
O,RX1_PLL_EN-Lane 1 Receiver DPLL Enable.,Enable,Disable,56,1,GSER_GSER0_DLM000_RX_PLL_EN_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_RX_PLL_EN_HELP,
O,RX0_PLL_EN-Lane 0 Receiver DPLL Enable.,Enable,Disable,64,1,GSER_GSER0_DLM000_RX_PLL_EN_HELP,

(GSER0_DLM000_RX_RATE),4,DLM0 Rx Data Rate.,GSER,GSER_GSER0_DLM000_RX_RATE_HELP
T,Reserved-Reserved,1,54,Hex,14,GSER_GSER0_DLM000_RX_RATE_HELP,
T,RX1_RATE-Lane 1 Rx Data Rate,55,2,Hex,1,GSER_GSER0_DLM000_RX_RATE_HELP,
T,Reserved-Reserved,57,6,Hex,2,GSER_GSER0_DLM000_RX_RATE_HELP,
T,RX0_RATE-Lane 0 Rx Data Rate,63,2,Hex,1,GSER_GSER0_DLM000_RX_RATE_HELP,

(GSER0_DLM000_RX_RESET),4,DLM0 Receiver Reset.,GSER,GSER_GSER0_DLM000_RX_RESET_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_RX_RESET_HELP,
O,RX1_RESET-Lane 1 Receiver Reset.,Enable,Disable,56,1,GSER_GSER0_DLM000_RX_RESET_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_RX_RESET_HELP,
O,RX0_RESET-Lane 0 Receiver Reset.,Enable,Disable,64,1,GSER_GSER0_DLM000_RX_RESET_HELP,

(GSER0_DLM000_RX_STATUS),4,DLM Receive DPLL State Indicator.,GSER,GSER_GSER0_DLM000_RX_STATUS_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_RX_STATUS_HELP,
O,RX1_STATUS-Indicates the current state of the Lane 1 receiver DPLL and clock.,Enable,Disable,56,1,GSER_GSER0_DLM000_RX_STATUS_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_RX_STATUS_HELP,
O,RX0_STATUS-Indicates the current state of the Lane 0 receiver DPLL and clock.,Enable,Disable,64,1,GSER_GSER0_DLM000_RX_STATUS_HELP,

(GSER0_DLM001_RX_STATUS),4,DLM Receive DPLL State Indicator.,GSER,GSER_GSER0_DLM001_RX_STATUS_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM001_RX_STATUS_HELP,
O,RX1_STATUS-Indicates the current state of the Lane 1 receiver DPLL and clock.,Enable,Disable,56,1,GSER_GSER0_DLM001_RX_STATUS_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM001_RX_STATUS_HELP,
O,RX0_STATUS-Indicates the current state of the Lane 0 receiver DPLL and clock.,Enable,Disable,64,1,GSER_GSER0_DLM001_RX_STATUS_HELP,

(GSER0_DLM002_RX_STATUS),4,DLM Receive DPLL State Indicator.,GSER,GSER_GSER0_DLM002_RX_STATUS_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM002_RX_STATUS_HELP,
O,RX1_STATUS-Indicates the current state of the Lane 1 receiver DPLL and clock.,Enable,Disable,56,1,GSER_GSER0_DLM002_RX_STATUS_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM002_RX_STATUS_HELP,
O,RX0_STATUS-Indicates the current state of the Lane 0 receiver DPLL and clock.,Enable,Disable,64,1,GSER_GSER0_DLM002_RX_STATUS_HELP,

(GSER0_DLM000_RX_TERM_EN),4,DLM0 PMA Receiver Termination.,GSER,GSER_GSER0_DLM000_RX_TERM_EN_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_RX_TERM_EN_HELP,
O,RX1_TERM_EN-Lane 1 PMA Receiver Termination.,Enable,Disable,56,1,GSER_GSER0_DLM000_RX_TERM_EN_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_RX_TERM_EN_HELP,
O,RX0_TERM_EN-Lane 0 PMA Receiver Termination.,Enable,Disable,64,1,GSER_GSER0_DLM000_RX_TERM_EN_HELP,

(GSER0_DLM000_TEST_BYPASS),2,DLM Test Bypass.,GSER,GSER_GSER0_DLM000_TEST_BYPASS_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM000_TEST_BYPASS_HELP,
O,TEST_BYPASS-When asserted all circuits Power=Down but leave Reference Clock,Enable,Disable,64,1,GSER_GSER0_DLM000_TEST_BYPASS_HELP,

(GSER0_DLM001_TEST_BYPASS),2,DLM Test Bypass.,GSER,GSER_GSER0_DLM001_TEST_BYPASS_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM001_TEST_BYPASS_HELP,
O,TEST_BYPASS-When asserted all circuits Power=Down but leave Reference Clock,Enable,Disable,64,1,GSER_GSER0_DLM001_TEST_BYPASS_HELP,

(GSER0_DLM002_TEST_BYPASS),2,DLM Test Bypass.,GSER,GSER_GSER0_DLM002_TEST_BYPASS_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM002_TEST_BYPASS_HELP,
O,TEST_BYPASS-When asserted all circuits Power=Down but leave Reference Clock,Enable,Disable,64,1,GSER_GSER0_DLM002_TEST_BYPASS_HELP,

(GSER0_DLM000_TEST_POWERDOWN),2,DLM Test Powerdown.,GSER,GSER_GSER0_DLM000_TEST_POWERDOWN_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM000_TEST_POWERDOWN_HELP,
O,TEST_POWERDOWN-When asserted Powers down all circuitry in the PHY for IDDQ testing.,Enable,Disable,64,1,GSER_GSER0_DLM000_TEST_POWERDOWN_HELP,

(GSER0_DLM001_TEST_POWERDOWN),2,DLM Test Powerdown.,GSER,GSER_GSER0_DLM001_TEST_POWERDOWN_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM001_TEST_POWERDOWN_HELP,
O,TEST_POWERDOWN-When asserted Powers down all circuitry in the PHY for IDDQ testing.,Enable,Disable,64,1,GSER_GSER0_DLM001_TEST_POWERDOWN_HELP,

(GSER0_DLM002_TEST_POWERDOWN),2,DLM Test Powerdown.,GSER,GSER_GSER0_DLM002_TEST_POWERDOWN_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_DLM002_TEST_POWERDOWN_HELP,
O,TEST_POWERDOWN-When asserted Powers down all circuitry in the PHY for IDDQ testing.,Enable,Disable,64,1,GSER_GSER0_DLM002_TEST_POWERDOWN_HELP,

(GSER0_DLM000_TX_AMPLITUDE),4,DLM0 Tx Amplitude (Full Swing Mode).,GSER,GSER_GSER0_DLM000_TX_AMPLITUDE_HELP
T,Reserved-Reserved,1,49,Hex,13,GSER_GSER0_DLM000_TX_AMPLITUDE_HELP,
T,TX1_AMPLITUDE-This static value sets the lanuch amplitude of the Lane 1 transmitter,50,7,Hex,2,GSER_GSER0_DLM000_TX_AMPLITUDE_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GSER_GSER0_DLM000_TX_AMPLITUDE_HELP,
T,TX0_AMPLITUDE-This static value sets the lanuch amplitude of the Lane 0 transmitter,58,7,Hex,2,GSER_GSER0_DLM000_TX_AMPLITUDE_HELP,

(GSER0_DLM000_TX_CM_EN),4,DLM0 Transmit Common-Mode Control Enable.,GSER,GSER_GSER0_DLM000_TX_CM_EN_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_TX_CM_EN_HELP,
O,TX1_CM_EN-Enables the Lane 1 transmitter's common mode hold circuitry.,Enable,Disable,56,1,GSER_GSER0_DLM000_TX_CM_EN_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_TX_CM_EN_HELP,
O,TX0_CM_EN-Enables the lane 0 transmitter's common mode hold circuitry.,Enable,Disable,64,1,GSER_GSER0_DLM000_TX_CM_EN_HELP,

(GSER0_DLM000_TX_DATA_EN),4,DLM0 Transmit Driver Enable.,GSER,GSER_GSER0_DLM000_TX_DATA_EN_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_TX_DATA_EN_HELP,
O,TX1_DATA_EN-Enables the Lane 1 primary transmitter driver for serial data.,Enable,Disable,56,1,GSER_GSER0_DLM000_TX_DATA_EN_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_TX_DATA_EN_HELP,
O,TX0_DATA_EN-Enables the Lane 0 primary transmitter driver for serial data.,Enable,Disable,64,1,GSER_GSER0_DLM000_TX_DATA_EN_HELP,

(GSER0_DLM000_TX_EN),4,DLM Transmit Clocking and Data Sampling Enable.,GSER,GSER_GSER0_DLM000_TX_EN_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_TX_EN_HELP,
O,TX1_EN-Enables the Lane 1 transmit clock path and Tx word alignment.,Enable,Disable,56,1,GSER_GSER0_DLM000_TX_EN_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_TX_EN_HELP,
O,TX0_EN-Enables the Lane 0 transmit clock path and Tx word alignment.,Enable,Disable,64,1,GSER_GSER0_DLM000_TX_EN_HELP,

(GSER0_DLM000_TX_PREEMPH),4,DLM0 Tx Deemphasis.,GSER,GSER_GSER0_DLM000_TX_PREEMPH_HELP
T,Reserved-Reserved,1,49,Hex,13,GSER_GSER0_DLM000_TX_PREEMPH_HELP,
T,TX1_PREEMPH-Sets the Lane 1 Tx driver de=emphasis value to meet the Tx eye mask.,50,7,Hex,2,GSER_GSER0_DLM000_TX_PREEMPH_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,GSER_GSER0_DLM000_TX_PREEMPH_HELP,
T,TX0_PREEMPH-Sets the Lane 0 Tx driver de=emphasis value to meet the Tx eye mask.,58,7,Hex,2,GSER_GSER0_DLM000_TX_PREEMPH_HELP,

(GSER0_DLM000_TX_RATE),4,DLM0 Tx Data Rate.,GSER,GSER_GSER0_DLM000_TX_RATE_HELP
T,Reserved-Reserved,1,54,Hex,14,GSER_GSER0_DLM000_TX_RATE_HELP,
T,TX1_RATE-Selects the Lane 1 baud rate for the transmit path.,55,2,Hex,1,GSER_GSER0_DLM000_TX_RATE_HELP,
T,Reserved-Reserved,57,6,Hex,2,GSER_GSER0_DLM000_TX_RATE_HELP,
T,TX0_RATE-Selects the Lane 0 baud rate for the transmit path.,63,2,Hex,1,GSER_GSER0_DLM000_TX_RATE_HELP,

(GSER0_DLM000_TX_RESET),4,DLM0 Tx Reset.,GSER,GSER_GSER0_DLM000_TX_RESET_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_DLM000_TX_RESET_HELP,
O,TX1_RESET-Resets all Lane 1 transmitter settings and state machines.,Enable,Disable,56,1,GSER_GSER0_DLM000_TX_RESET_HELP,
T,Reserved-Reserved,57,7,Hex,2,GSER_GSER0_DLM000_TX_RESET_HELP,
O,TX0_RESET-Resets all Lane 0 transmitter settings and state machines.,Enable,Disable,64,1,GSER_GSER0_DLM000_TX_RESET_HELP,

(GSER0_DLM000_TX_STATUS),6,DLM Transmit Common Mode Control Status.,GSER,GSER_GSER0_DLM000_TX_STATUS_HELP
T,Reserved-Reserved,1,54,Hex,14,GSER_GSER0_DLM000_TX_STATUS_HELP,
O,TX1_CM_STATUS-When asserted the Lane 1 transmitter differential pair is held to half,Enable,Disable,55,1,GSER_GSER0_DLM000_TX_STATUS_HELP,
O,TX1_STATUS-Signals when the Lane 1 transmitter is ready to properly sample the,Enable,Disable,56,1,GSER_GSER0_DLM000_TX_STATUS_HELP,
T,Reserved-Reserved,57,6,Hex,2,GSER_GSER0_DLM000_TX_STATUS_HELP,
O,TX0_CM_STATUS-When asserted the Lane 0 transmitter differential pair is held to half,Enable,Disable,63,1,GSER_GSER0_DLM000_TX_STATUS_HELP,
O,TX0_STATUS-Signals when the Lane 0 transmitter is ready to properly sample the,Enable,Disable,64,1,GSER_GSER0_DLM000_TX_STATUS_HELP,

(GSER0_DLM001_TX_STATUS),6,DLM Transmit Common Mode Control Status.,GSER,GSER_GSER0_DLM001_TX_STATUS_HELP
T,Reserved-Reserved,1,54,Hex,14,GSER_GSER0_DLM001_TX_STATUS_HELP,
O,TX1_CM_STATUS-When asserted the Lane 1 transmitter differential pair is held to half,Enable,Disable,55,1,GSER_GSER0_DLM001_TX_STATUS_HELP,
O,TX1_STATUS-Signals when the Lane 1 transmitter is ready to properly sample the,Enable,Disable,56,1,GSER_GSER0_DLM001_TX_STATUS_HELP,
T,Reserved-Reserved,57,6,Hex,2,GSER_GSER0_DLM001_TX_STATUS_HELP,
O,TX0_CM_STATUS-When asserted the Lane 0 transmitter differential pair is held to half,Enable,Disable,63,1,GSER_GSER0_DLM001_TX_STATUS_HELP,
O,TX0_STATUS-Signals when the Lane 0 transmitter is ready to properly sample the,Enable,Disable,64,1,GSER_GSER0_DLM001_TX_STATUS_HELP,

(GSER0_DLM002_TX_STATUS),6,DLM Transmit Common Mode Control Status.,GSER,GSER_GSER0_DLM002_TX_STATUS_HELP
T,Reserved-Reserved,1,54,Hex,14,GSER_GSER0_DLM002_TX_STATUS_HELP,
O,TX1_CM_STATUS-When asserted the Lane 1 transmitter differential pair is held to half,Enable,Disable,55,1,GSER_GSER0_DLM002_TX_STATUS_HELP,
O,TX1_STATUS-Signals when the Lane 1 transmitter is ready to properly sample the,Enable,Disable,56,1,GSER_GSER0_DLM002_TX_STATUS_HELP,
T,Reserved-Reserved,57,6,Hex,2,GSER_GSER0_DLM002_TX_STATUS_HELP,
O,TX0_CM_STATUS-When asserted the Lane 0 transmitter differential pair is held to half,Enable,Disable,63,1,GSER_GSER0_DLM002_TX_STATUS_HELP,
O,TX0_STATUS-Signals when the Lane 0 transmitter is ready to properly sample the,Enable,Disable,64,1,GSER_GSER0_DLM002_TX_STATUS_HELP,

(GSER0_DLM000_TX_TERM_OFFSET),4,DLM Transmitter Termination Offset.,GSER,GSER_GSER0_DLM000_TX_TERM_OFFSET_HELP
T,Reserved-Reserved,1,51,Hex,13,GSER_GSER0_DLM000_TX_TERM_OFFSET_HELP,
T,TX1_TERM_OFFSET-Applies an offset to the Lande 1 resistor calibration value.  Not to be,52,5,Hex,2,GSER_GSER0_DLM000_TX_TERM_OFFSET_HELP,
T,Reserved-Reserved,57,3,Hex,1,GSER_GSER0_DLM000_TX_TERM_OFFSET_HELP,
T,TX0_TERM_OFFSET-Applies an offset to the Lane 0 resistor calibration value.  Not to be,60,5,Hex,2,GSER_GSER0_DLM000_TX_TERM_OFFSET_HELP,

(GSER0_DLM001_TX_TERM_OFFSET),4,DLM Transmitter Termination Offset.,GSER,GSER_GSER0_DLM001_TX_TERM_OFFSET_HELP
T,Reserved-Reserved,1,51,Hex,13,GSER_GSER0_DLM001_TX_TERM_OFFSET_HELP,
T,TX1_TERM_OFFSET-Applies an offset to the Lande 1 resistor calibration value.  Not to be,52,5,Hex,2,GSER_GSER0_DLM001_TX_TERM_OFFSET_HELP,
T,Reserved-Reserved,57,3,Hex,1,GSER_GSER0_DLM001_TX_TERM_OFFSET_HELP,
T,TX0_TERM_OFFSET-Applies an offset to the Lane 0 resistor calibration value.  Not to be,60,5,Hex,2,GSER_GSER0_DLM001_TX_TERM_OFFSET_HELP,

(GSER0_DLM002_TX_TERM_OFFSET),4,DLM Transmitter Termination Offset.,GSER,GSER_GSER0_DLM002_TX_TERM_OFFSET_HELP
T,Reserved-Reserved,1,51,Hex,13,GSER_GSER0_DLM002_TX_TERM_OFFSET_HELP,
T,TX1_TERM_OFFSET-Applies an offset to the Lande 1 resistor calibration value.  Not to be,52,5,Hex,2,GSER_GSER0_DLM002_TX_TERM_OFFSET_HELP,
T,Reserved-Reserved,57,3,Hex,1,GSER_GSER0_DLM002_TX_TERM_OFFSET_HELP,
T,TX0_TERM_OFFSET-Applies an offset to the Lane 0 resistor calibration value.  Not to be,60,5,Hex,2,GSER_GSER0_DLM002_TX_TERM_OFFSET_HELP,

(GSER0_PCIE_PCS_CLK_REQ),2,PCIE PIPE Clock Required,GSER,GSER_GSER0_PCIE_PCS_CLK_REQ_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_PCIE_PCS_CLK_REQ_HELP,
O,CLK_REQ-When asserted indicates that the external logic requires the PHY's,Enable,Disable,64,1,GSER_GSER0_PCIE_PCS_CLK_REQ_HELP,

(GSER0_PCIE_PIPE000_TXDEEMPH),2,PCIE PIPE Transmitter De-emphasis.,GSER,GSER_GSER0_PCIE_PIPE000_TXDEEMPH_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_PCIE_PIPE000_TXDEEMPH_HELP,
O,PIPE_TXDEEMPH-Selects Transmitter De=emphasis.,Enable,Disable,64,1,GSER_GSER0_PCIE_PIPE000_TXDEEMPH_HELP,

(GSER0_PCIE_PIPE001_TXDEEMPH),2,PCIE PIPE Transmitter De-emphasis.,GSER,GSER_GSER0_PCIE_PIPE001_TXDEEMPH_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_PCIE_PIPE001_TXDEEMPH_HELP,
O,PIPE_TXDEEMPH-Selects Transmitter De=emphasis.,Enable,Disable,64,1,GSER_GSER0_PCIE_PIPE001_TXDEEMPH_HELP,

(GSER0_PCIE_PIPE002_TXDEEMPH),2,PCIE PIPE Transmitter De-emphasis.,GSER,GSER_GSER0_PCIE_PIPE002_TXDEEMPH_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_PCIE_PIPE002_TXDEEMPH_HELP,
O,PIPE_TXDEEMPH-Selects Transmitter De=emphasis.,Enable,Disable,64,1,GSER_GSER0_PCIE_PIPE002_TXDEEMPH_HELP,

(GSER0_PCIE_PIPE003_TXDEEMPH),2,PCIE PIPE Transmitter De-emphasis.,GSER,GSER_GSER0_PCIE_PIPE003_TXDEEMPH_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_PCIE_PIPE003_TXDEEMPH_HELP,
O,PIPE_TXDEEMPH-Selects Transmitter De=emphasis.,Enable,Disable,64,1,GSER_GSER0_PCIE_PIPE003_TXDEEMPH_HELP,

(GSER0_PCIE_PIPE_COM_CLK),2,PCIE Select Common Clock Mode for Receive Data Path.,GSER,GSER_GSER0_PCIE_PIPE_COM_CLK_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_PCIE_PIPE_COM_CLK_HELP,
O,COM_CLK-When both ends of a PCIe link share a common reference clock the,Enable,Disable,64,1,GSER_GSER0_PCIE_PIPE_COM_CLK_HELP,

(GSER0_PCIE_PIPE_CRST),2,PCIE PIPE Cold Reset.,GSER,GSER_GSER0_PCIE_PIPE_CRST_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_PCIE_PIPE_CRST_HELP,
O,PIPE_CRST-PCIE PIPE Async Cold Reset Contol.,Enable,Disable,64,1,GSER_GSER0_PCIE_PIPE_CRST_HELP,

(GSER0_PCIE_PIPE_PORT_LOOPBK),5,PCIE Tx-to-Rx Loopback Enable.,GSER,GSER_GSER0_PCIE_PIPE_PORT_LOOPBK_HELP
T,Reserved-Reserved,1,60,Hex,15,GSER_GSER0_PCIE_PIPE_PORT_LOOPBK_HELP,
O,PIPE3_LOOPBK-When this signal is asserted data from the PIPE3 transmit predriver,Enable,Disable,61,1,GSER_GSER0_PCIE_PIPE_PORT_LOOPBK_HELP,
O,PIPE2_LOOPBK-When this signal is asserted data from the PIPE2 transmit predriver,Enable,Disable,62,1,GSER_GSER0_PCIE_PIPE_PORT_LOOPBK_HELP,
O,PIPE1_LOOPBK-When this signal is asserted data from the PIPE1 transmit predriver,Enable,Disable,63,1,GSER_GSER0_PCIE_PIPE_PORT_LOOPBK_HELP,
O,PIPE0_LOOPBK-When this signal is asserted data from the PIPE0 transmit predriver,Enable,Disable,64,1,GSER_GSER0_PCIE_PIPE_PORT_LOOPBK_HELP,

(GSER0_PCIE_PIPE_PORT_SEL),3,PCIE PIPE Enable Request.,GSER,GSER_GSER0_PCIE_PIPE_PORT_SEL_HELP
T,Reserved-Reserved,1,61,Hex,16,GSER_GSER0_PCIE_PIPE_PORT_SEL_HELP,
O,CFG_PEM1_DLM2-The PIPE (Pipe1 or Pipe2) and PHY (DLM1 or DLM2) configuration for PEM1,Enable,Disable,62,1,GSER_GSER0_PCIE_PIPE_PORT_SEL_HELP,
T,PIPE_PORT_SEL-PIPE enable request.  Change only when phy_reset is asserted.,63,2,Hex,1,GSER_GSER0_PCIE_PIPE_PORT_SEL_HELP,

(GSER0_PCIE_PIPE_RST),5,PCIE PIPE Reset.,GSER,GSER_GSER0_PCIE_PIPE_RST_HELP
T,Reserved-Reserved,1,60,Hex,15,GSER_GSER0_PCIE_PIPE_RST_HELP,
O,PIPE3_RST-Pipe 3 Reset.  Setting this bit will put Pipe 3 into reset.,Enable,Disable,61,1,GSER_GSER0_PCIE_PIPE_RST_HELP,
O,PIPE2_RST-Pipe 2 Reset.  Setting this bit will put Pipe 2 into reset.,Enable,Disable,62,1,GSER_GSER0_PCIE_PIPE_RST_HELP,
O,PIPE1_RST-Pipe 1 Reset.  Setting this bit will put Pipe 1 into reset.,Enable,Disable,63,1,GSER_GSER0_PCIE_PIPE_RST_HELP,
O,PIPE0_RST-Pipe 0 Reset.  Setting this bit will put Pipe 0 into reset.,Enable,Disable,64,1,GSER_GSER0_PCIE_PIPE_RST_HELP,

(GSER0_PCIE_PIPE_RST_STS),5,PCIE PIPE Status Reset.,GSER,GSER_GSER0_PCIE_PIPE_RST_STS_HELP
T,Reserved-Reserved,1,60,Hex,15,GSER_GSER0_PCIE_PIPE_RST_STS_HELP,
O,PIPE3_RST-Reflects the current state of the pipe3_rst_n which includes,Enable,Disable,61,1,GSER_GSER0_PCIE_PIPE_RST_STS_HELP,
O,PIPE2_RST-Reflects the current state of the pipe2_rst_n which includes,Enable,Disable,62,1,GSER_GSER0_PCIE_PIPE_RST_STS_HELP,
O,PIPE1_RST-Reflects the current state of the pipe1_rst_n which includes,Enable,Disable,63,1,GSER_GSER0_PCIE_PIPE_RST_STS_HELP,
O,PIPE0_RST-Reflects the current state of the pipe0_rst_n which includes,Enable,Disable,64,1,GSER_GSER0_PCIE_PIPE_RST_STS_HELP,

(GSER0_PCIE_PIPE_STATUS),5,PCIE PIPE Status.,GSER,GSER_GSER0_PCIE_PIPE_STATUS_HELP
T,Reserved-Reserved,1,60,Hex,15,GSER_GSER0_PCIE_PIPE_STATUS_HELP,
O,PIPE3_CLKREQN-When asserted indicates that the PCS/PHY layer is in a mode where,Enable,Disable,61,1,GSER_GSER0_PCIE_PIPE_STATUS_HELP,
O,PIPE2_CLKREQN-When asserted indicates that the PCS/PHY layer is in a mode where,Enable,Disable,62,1,GSER_GSER0_PCIE_PIPE_STATUS_HELP,
O,PIPE1_CLKREQN-When asserted indicates that the PCS/PHY layer is in a mode where,Enable,Disable,63,1,GSER_GSER0_PCIE_PIPE_STATUS_HELP,
O,PIPE0_CLKREQN-When asserted indicates that the PCS/PHY layer is in a mode where,Enable,Disable,64,1,GSER_GSER0_PCIE_PIPE_STATUS_HELP,

(GSER0_PCIE_TX_DEEMPH_GEN1),2,PCIE Tx De-emphasis at 3.5 dB.,GSER,GSER_GSER0_PCIE_TX_DEEMPH_GEN1_HELP
T,Reserved-Reserved,1,58,Hex,15,GSER_GSER0_PCIE_TX_DEEMPH_GEN1_HELP,
T,TX_DEEMPH_GEN1-This static value sets the launch amplitude of the transmitter,59,6,Hex,2,GSER_GSER0_PCIE_TX_DEEMPH_GEN1_HELP,

(GSER0_PCIE_TX_DEEMPH_GEN2_3P5DB),2,PCIE Tx De-emphasis at 3.5 dB.,GSER,GSER_GSER0_PCIE_TX_DEEMPH_GEN2_3P5DB_HELP
T,Reserved-Reserved,1,58,Hex,15,GSER_GSER0_PCIE_TX_DEEMPH_GEN2_3P5DB_HELP,
T,TX_DEEMPH_GEN2_3P5DB-This static value sets the Tx driver deemphasis value in the case where,59,6,Hex,2,GSER_GSER0_PCIE_TX_DEEMPH_GEN2_3P5DB_HELP,

(GSER0_PCIE_TX_DEEMPH_GEN2_6DB),2,PCIE Tx De-emphasis at 6 dB.,GSER,GSER_GSER0_PCIE_TX_DEEMPH_GEN2_6DB_HELP
T,Reserved-Reserved,1,58,Hex,15,GSER_GSER0_PCIE_TX_DEEMPH_GEN2_6DB_HELP,
T,TX_DEEMPH_GEN2_6DB-This static value sets the Tx driver deemphasis value in the case where,59,6,Hex,2,GSER_GSER0_PCIE_TX_DEEMPH_GEN2_6DB_HELP,

(GSER0_PCIE_TX_SWING_FULL),2,PCIE Tx Amplitude (Full Swing Mode).,GSER,GSER_GSER0_PCIE_TX_SWING_FULL_HELP
T,Reserved-Reserved,1,57,Hex,15,GSER_GSER0_PCIE_TX_SWING_FULL_HELP,
T,TX_SWING_HI-This static value sets the launch amplitude of the transmitter when,58,7,Hex,2,GSER_GSER0_PCIE_TX_SWING_FULL_HELP,

(GSER0_PCIE_TX_SWING_LOW),2,PCIE Tx Amplitude (Low Swing Mode).,GSER,GSER_GSER0_PCIE_TX_SWING_LOW_HELP
T,Reserved-Reserved,1,57,Hex,15,GSER_GSER0_PCIE_TX_SWING_LOW_HELP,
T,TX_SWING_LO-This static value sets the launch amplitude of the transmitter when,58,7,Hex,2,GSER_GSER0_PCIE_TX_SWING_LOW_HELP,

(GSER0_PCIE_TX_VBOOST_LVL),2,PCIE Tx Voltage Boost Level.,GSER,GSER_GSER0_PCIE_TX_VBOOST_LVL_HELP
T,Reserved-Reserved,1,61,Hex,16,GSER_GSER0_PCIE_TX_VBOOST_LVL_HELP,
T,TX_VBOOST_LVL-Controls the launch amplitude only when VPTX is less than the launch,62,3,Hex,1,GSER_GSER0_PCIE_TX_VBOOST_LVL_HELP,

(GSER0_PHY000_IDCODE_HI),2,PHY Version Hi.,GSER,GSER_GSER0_PHY000_IDCODE_HI_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY000_IDCODE_HI_HELP,
T,IDCODE_HI-The PHY version high.,49,16,Hex,4,GSER_GSER0_PHY000_IDCODE_HI_HELP,

(GSER0_PHY001_IDCODE_HI),2,PHY Version Hi.,GSER,GSER_GSER0_PHY001_IDCODE_HI_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY001_IDCODE_HI_HELP,
T,IDCODE_HI-The PHY version high.,49,16,Hex,4,GSER_GSER0_PHY001_IDCODE_HI_HELP,

(GSER0_PHY002_IDCODE_HI),2,PHY Version Hi.,GSER,GSER_GSER0_PHY002_IDCODE_HI_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY002_IDCODE_HI_HELP,
T,IDCODE_HI-The PHY version high.,49,16,Hex,4,GSER_GSER0_PHY002_IDCODE_HI_HELP,

(GSER0_PHY000_IDCODE_LO),2,PHY Version Low.,GSER,GSER_GSER0_PHY000_IDCODE_LO_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY000_IDCODE_LO_HELP,
T,IDCODE_LO-The PHY version low.,49,16,Hex,4,GSER_GSER0_PHY000_IDCODE_LO_HELP,

(GSER0_PHY001_IDCODE_LO),2,PHY Version Low.,GSER,GSER_GSER0_PHY001_IDCODE_LO_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY001_IDCODE_LO_HELP,
T,IDCODE_LO-The PHY version low.,49,16,Hex,4,GSER_GSER0_PHY001_IDCODE_LO_HELP,

(GSER0_PHY002_IDCODE_LO),2,PHY Version Low.,GSER,GSER_GSER0_PHY002_IDCODE_LO_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY002_IDCODE_LO_HELP,
T,IDCODE_LO-The PHY version low.,49,16,Hex,4,GSER_GSER0_PHY002_IDCODE_LO_HELP,

(GSER0_PHY000_LANE0_LOOPBACK),9,PHY Lane 0 Loopback Control.,GSER,GSER_GSER0_PHY000_LANE0_LOOPBACK_HELP
T,Reserved-Reserved,1,56,Hex,14,GSER_GSER0_PHY000_LANE0_LOOPBACK_HELP,
O,OVRD_TX_LB-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY000_LANE0_LOOPBACK_HELP,
O,TX_LB_EN_REG-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY000_LANE0_LOOPBACK_HELP,
O,ATB_VPTX-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY000_LANE0_LOOPBACK_HELP,
O,ATB_VREG_TX-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE0_LOOPBACK_HELP,
O,ATB_VDCCP-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY000_LANE0_LOOPBACK_HELP,
O,ATB_VDCCM-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY000_LANE0_LOOPBACK_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GSER_GSER0_PHY000_LANE0_LOOPBACK_HELP,
O,SEL_PMIX_CLK-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY000_LANE0_LOOPBACK_HELP,

(GSER0_PHY001_LANE0_LOOPBACK),9,PHY Lane 0 Loopback Control.,GSER,GSER_GSER0_PHY001_LANE0_LOOPBACK_HELP
T,Reserved-Reserved,1,56,Hex,14,GSER_GSER0_PHY001_LANE0_LOOPBACK_HELP,
O,OVRD_TX_LB-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY001_LANE0_LOOPBACK_HELP,
O,TX_LB_EN_REG-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY001_LANE0_LOOPBACK_HELP,
O,ATB_VPTX-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY001_LANE0_LOOPBACK_HELP,
O,ATB_VREG_TX-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE0_LOOPBACK_HELP,
O,ATB_VDCCP-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY001_LANE0_LOOPBACK_HELP,
O,ATB_VDCCM-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY001_LANE0_LOOPBACK_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GSER_GSER0_PHY001_LANE0_LOOPBACK_HELP,
O,SEL_PMIX_CLK-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY001_LANE0_LOOPBACK_HELP,

(GSER0_PHY002_LANE0_LOOPBACK),9,PHY Lane 0 Loopback Control.,GSER,GSER_GSER0_PHY002_LANE0_LOOPBACK_HELP
T,Reserved-Reserved,1,56,Hex,14,GSER_GSER0_PHY002_LANE0_LOOPBACK_HELP,
O,OVRD_TX_LB-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY002_LANE0_LOOPBACK_HELP,
O,TX_LB_EN_REG-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY002_LANE0_LOOPBACK_HELP,
O,ATB_VPTX-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY002_LANE0_LOOPBACK_HELP,
O,ATB_VREG_TX-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE0_LOOPBACK_HELP,
O,ATB_VDCCP-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY002_LANE0_LOOPBACK_HELP,
O,ATB_VDCCM-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY002_LANE0_LOOPBACK_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GSER_GSER0_PHY002_LANE0_LOOPBACK_HELP,
O,SEL_PMIX_CLK-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY002_LANE0_LOOPBACK_HELP,

(GSER0_PHY000_LANE0_RX_LBERT_CTL),3,PHY LANE0 RX LBERT Control.,GSER,GSER_GSER0_PHY000_LANE0_RX_LBERT_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,GSER_GSER0_PHY000_LANE0_RX_LBERT_CTL_HELP,
O,SYNC-Synchronizes pattern matcher with incoming data.  A write of a 1,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE0_RX_LBERT_CTL_HELP,
T,MODE-Pattern to match.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY000_LANE0_RX_LBERT_CTL_HELP,

(GSER0_PHY001_LANE0_RX_LBERT_CTL),3,PHY LANE0 RX LBERT Control.,GSER,GSER_GSER0_PHY001_LANE0_RX_LBERT_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,GSER_GSER0_PHY001_LANE0_RX_LBERT_CTL_HELP,
O,SYNC-Synchronizes pattern matcher with incoming data.  A write of a 1,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE0_RX_LBERT_CTL_HELP,
T,MODE-Pattern to match.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY001_LANE0_RX_LBERT_CTL_HELP,

(GSER0_PHY002_LANE0_RX_LBERT_CTL),3,PHY LANE0 RX LBERT Control.,GSER,GSER_GSER0_PHY002_LANE0_RX_LBERT_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,GSER_GSER0_PHY002_LANE0_RX_LBERT_CTL_HELP,
O,SYNC-Synchronizes pattern matcher with incoming data.  A write of a 1,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE0_RX_LBERT_CTL_HELP,
T,MODE-Pattern to match.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY002_LANE0_RX_LBERT_CTL_HELP,

(GSER0_PHY000_LANE0_RX_LBERT_ERR),3,PHY LANE0 RX LBERT Error.,GSER,GSER_GSER0_PHY000_LANE0_RX_LBERT_ERR_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY000_LANE0_RX_LBERT_ERR_HELP,
O,OV14-If this bit is set and COUNT[15] is also set signals a overflow of counter.,Enable,Disable,49,1,GSER_GSER0_PHY000_LANE0_RX_LBERT_ERR_HELP,
T,COUNT-Current error count if OV14 field is active then multiply count,50,15,Hex,4,GSER_GSER0_PHY000_LANE0_RX_LBERT_ERR_HELP,

(GSER0_PHY001_LANE0_RX_LBERT_ERR),3,PHY LANE0 RX LBERT Error.,GSER,GSER_GSER0_PHY001_LANE0_RX_LBERT_ERR_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY001_LANE0_RX_LBERT_ERR_HELP,
O,OV14-If this bit is set and COUNT[15] is also set signals a overflow of counter.,Enable,Disable,49,1,GSER_GSER0_PHY001_LANE0_RX_LBERT_ERR_HELP,
T,COUNT-Current error count if OV14 field is active then multiply count,50,15,Hex,4,GSER_GSER0_PHY001_LANE0_RX_LBERT_ERR_HELP,

(GSER0_PHY002_LANE0_RX_LBERT_ERR),3,PHY LANE0 RX LBERT Error.,GSER,GSER_GSER0_PHY002_LANE0_RX_LBERT_ERR_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY002_LANE0_RX_LBERT_ERR_HELP,
O,OV14-If this bit is set and COUNT[15] is also set signals a overflow of counter.,Enable,Disable,49,1,GSER_GSER0_PHY002_LANE0_RX_LBERT_ERR_HELP,
T,COUNT-Current error count if OV14 field is active then multiply count,50,15,Hex,4,GSER_GSER0_PHY002_LANE0_RX_LBERT_ERR_HELP,

(GSER0_PHY000_LANE0_RX_OVRD_IN_LO),15,PHY LANE0 TX Override Input Low,GSER,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,50,Hex,13,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN_OVRD-For diagnostic use only.,Enable,Disable,51,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN-For diagnostic use only.,Enable,Disable,52,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_INVERT-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY000_LANE0_RX_OVRD_IN_LO_HELP,

(GSER0_PHY001_LANE0_RX_OVRD_IN_LO),15,PHY LANE0 TX Override Input Low,GSER,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,50,Hex,13,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN_OVRD-For diagnostic use only.,Enable,Disable,51,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN-For diagnostic use only.,Enable,Disable,52,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_INVERT-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY001_LANE0_RX_OVRD_IN_LO_HELP,

(GSER0_PHY002_LANE0_RX_OVRD_IN_LO),15,PHY LANE0 TX Override Input Low,GSER,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,50,Hex,13,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN_OVRD-For diagnostic use only.,Enable,Disable,51,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN-For diagnostic use only.,Enable,Disable,52,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,
O,RX_INVERT-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY002_LANE0_RX_OVRD_IN_LO_HELP,

(GSER0_PHY000_LANE0_TX_LBERT_CTL),4,PHY LANE0 TX LBERT Control.,GSER,GSER_GSER0_PHY000_LANE0_TX_LBERT_CTL_HELP
T,Reserved-Reserved,1,49,Hex,13,GSER_GSER0_PHY000_LANE0_TX_LBERT_CTL_HELP,
T,PAT0-10=bit pattern for modes that use this field.  Ignored for,50,10,Hex,3,GSER_GSER0_PHY000_LANE0_TX_LBERT_CTL_HELP,
O,TRIG_ERR-Single shot inversion of the LSB of the current symbol.,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE0_TX_LBERT_CTL_HELP,
T,MODE-Pattern to generate.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY000_LANE0_TX_LBERT_CTL_HELP,

(GSER0_PHY001_LANE0_TX_LBERT_CTL),4,PHY LANE0 TX LBERT Control.,GSER,GSER_GSER0_PHY001_LANE0_TX_LBERT_CTL_HELP
T,Reserved-Reserved,1,49,Hex,13,GSER_GSER0_PHY001_LANE0_TX_LBERT_CTL_HELP,
T,PAT0-10=bit pattern for modes that use this field.  Ignored for,50,10,Hex,3,GSER_GSER0_PHY001_LANE0_TX_LBERT_CTL_HELP,
O,TRIG_ERR-Single shot inversion of the LSB of the current symbol.,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE0_TX_LBERT_CTL_HELP,
T,MODE-Pattern to generate.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY001_LANE0_TX_LBERT_CTL_HELP,

(GSER0_PHY002_LANE0_TX_LBERT_CTL),4,PHY LANE0 TX LBERT Control.,GSER,GSER_GSER0_PHY002_LANE0_TX_LBERT_CTL_HELP
T,Reserved-Reserved,1,49,Hex,13,GSER_GSER0_PHY002_LANE0_TX_LBERT_CTL_HELP,
T,PAT0-10=bit pattern for modes that use this field.  Ignored for,50,10,Hex,3,GSER_GSER0_PHY002_LANE0_TX_LBERT_CTL_HELP,
O,TRIG_ERR-Single shot inversion of the LSB of the current symbol.,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE0_TX_LBERT_CTL_HELP,
T,MODE-Pattern to generate.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY002_LANE0_TX_LBERT_CTL_HELP,

(GSER0_PHY000_LANE0_TX_OVRD_IN_HI),10,PHY LANE0 TX Override Input High,GSER,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_HI_HELP
T,Reserved-Reserved,1,54,Hex,14,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_RESET_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_RESET-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_NYQUIST_DATA-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN_OVRD-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_RATE_OVRD-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_HI_HELP,
T,TX_RATE-For diagnostic use only.,63,2,Hex,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_HI_HELP,

(GSER0_PHY001_LANE0_TX_OVRD_IN_HI),10,PHY LANE0 TX Override Input High,GSER,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_HI_HELP
T,Reserved-Reserved,1,54,Hex,14,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_RESET_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_RESET-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_NYQUIST_DATA-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN_OVRD-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_RATE_OVRD-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_HI_HELP,
T,TX_RATE-For diagnostic use only.,63,2,Hex,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_HI_HELP,

(GSER0_PHY002_LANE0_TX_OVRD_IN_HI),10,PHY LANE0 TX Override Input High,GSER,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_HI_HELP
T,Reserved-Reserved,1,54,Hex,14,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_RESET_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_RESET-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_NYQUIST_DATA-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN_OVRD-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_HI_HELP,
O,TX_RATE_OVRD-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_HI_HELP,
T,TX_RATE-For diagnostic use only.,63,2,Hex,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_HI_HELP,

(GSER0_PHY000_LANE0_TX_OVRD_IN_LO),13,PHY LANE0 TX Override Input Low,GSER,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_INVERT-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY000_LANE0_TX_OVRD_IN_LO_HELP,

(GSER0_PHY001_LANE0_TX_OVRD_IN_LO),13,PHY LANE0 TX Override Input Low,GSER,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_INVERT-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY001_LANE0_TX_OVRD_IN_LO_HELP,

(GSER0_PHY002_LANE0_TX_OVRD_IN_LO),13,PHY LANE0 TX Override Input Low,GSER,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,TX_INVERT-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY002_LANE0_TX_OVRD_IN_LO_HELP,

(GSER0_PHY000_LANE0_TXDEBUG),4,PHY LANE0 TX DEBUG.,GSER,GSER_GSER0_PHY000_LANE0_TXDEBUG_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY000_LANE0_TXDEBUG_HELP,
T,RXDET_MEAS_TIME-Time to wait for rxdet measurement.,53,8,Hex,2,GSER_GSER0_PHY000_LANE0_TXDEBUG_HELP,
O,DETRX_ALWAYS-Always signals 1 for rx_detect ignoring analog.,Enable,Disable,61,1,GSER_GSER0_PHY000_LANE0_TXDEBUG_HELP,
T,DTB_SEL-Selects data to drive on the DTB.,62,3,Hex,1,GSER_GSER0_PHY000_LANE0_TXDEBUG_HELP,

(GSER0_PHY001_LANE0_TXDEBUG),4,PHY LANE0 TX DEBUG.,GSER,GSER_GSER0_PHY001_LANE0_TXDEBUG_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY001_LANE0_TXDEBUG_HELP,
T,RXDET_MEAS_TIME-Time to wait for rxdet measurement.,53,8,Hex,2,GSER_GSER0_PHY001_LANE0_TXDEBUG_HELP,
O,DETRX_ALWAYS-Always signals 1 for rx_detect ignoring analog.,Enable,Disable,61,1,GSER_GSER0_PHY001_LANE0_TXDEBUG_HELP,
T,DTB_SEL-Selects data to drive on the DTB.,62,3,Hex,1,GSER_GSER0_PHY001_LANE0_TXDEBUG_HELP,

(GSER0_PHY002_LANE0_TXDEBUG),4,PHY LANE0 TX DEBUG.,GSER,GSER_GSER0_PHY002_LANE0_TXDEBUG_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY002_LANE0_TXDEBUG_HELP,
T,RXDET_MEAS_TIME-Time to wait for rxdet measurement.,53,8,Hex,2,GSER_GSER0_PHY002_LANE0_TXDEBUG_HELP,
O,DETRX_ALWAYS-Always signals 1 for rx_detect ignoring analog.,Enable,Disable,61,1,GSER_GSER0_PHY002_LANE0_TXDEBUG_HELP,
T,DTB_SEL-Selects data to drive on the DTB.,62,3,Hex,1,GSER_GSER0_PHY002_LANE0_TXDEBUG_HELP,

(GSER0_PHY000_LANE1_LOOPBACK),9,PHY Lane 1 Loopback Control.,GSER,GSER_GSER0_PHY000_LANE1_LOOPBACK_HELP
T,Reserved-Reserved,1,56,Hex,14,GSER_GSER0_PHY000_LANE1_LOOPBACK_HELP,
O,OVRD_TX_LB-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY000_LANE1_LOOPBACK_HELP,
O,TX_LB_EN_REG-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY000_LANE1_LOOPBACK_HELP,
O,ATB_VPTX-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY000_LANE1_LOOPBACK_HELP,
O,ATB_VREG_TX-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE1_LOOPBACK_HELP,
O,ATB_VDCCP-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY000_LANE1_LOOPBACK_HELP,
O,ATB_VDCCM-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY000_LANE1_LOOPBACK_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GSER_GSER0_PHY000_LANE1_LOOPBACK_HELP,
O,SEL_PMIX_CLK-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY000_LANE1_LOOPBACK_HELP,

(GSER0_PHY001_LANE1_LOOPBACK),9,PHY Lane 1 Loopback Control.,GSER,GSER_GSER0_PHY001_LANE1_LOOPBACK_HELP
T,Reserved-Reserved,1,56,Hex,14,GSER_GSER0_PHY001_LANE1_LOOPBACK_HELP,
O,OVRD_TX_LB-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY001_LANE1_LOOPBACK_HELP,
O,TX_LB_EN_REG-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY001_LANE1_LOOPBACK_HELP,
O,ATB_VPTX-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY001_LANE1_LOOPBACK_HELP,
O,ATB_VREG_TX-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE1_LOOPBACK_HELP,
O,ATB_VDCCP-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY001_LANE1_LOOPBACK_HELP,
O,ATB_VDCCM-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY001_LANE1_LOOPBACK_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GSER_GSER0_PHY001_LANE1_LOOPBACK_HELP,
O,SEL_PMIX_CLK-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY001_LANE1_LOOPBACK_HELP,

(GSER0_PHY002_LANE1_LOOPBACK),9,PHY Lane 1 Loopback Control.,GSER,GSER_GSER0_PHY002_LANE1_LOOPBACK_HELP
T,Reserved-Reserved,1,56,Hex,14,GSER_GSER0_PHY002_LANE1_LOOPBACK_HELP,
O,OVRD_TX_LB-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY002_LANE1_LOOPBACK_HELP,
O,TX_LB_EN_REG-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY002_LANE1_LOOPBACK_HELP,
O,ATB_VPTX-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY002_LANE1_LOOPBACK_HELP,
O,ATB_VREG_TX-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE1_LOOPBACK_HELP,
O,ATB_VDCCP-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY002_LANE1_LOOPBACK_HELP,
O,ATB_VDCCM-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY002_LANE1_LOOPBACK_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,GSER_GSER0_PHY002_LANE1_LOOPBACK_HELP,
O,SEL_PMIX_CLK-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY002_LANE1_LOOPBACK_HELP,

(GSER0_PHY000_LANE1_RX_LBERT_CTL),3,PHY LANE1 TX LBERT Control.,GSER,GSER_GSER0_PHY000_LANE1_RX_LBERT_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,GSER_GSER0_PHY000_LANE1_RX_LBERT_CTL_HELP,
O,SYNC-Synchronizes pattern matcher with incoming data.  A write of a 1,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE1_RX_LBERT_CTL_HELP,
T,MODE-Pattern to match.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY000_LANE1_RX_LBERT_CTL_HELP,

(GSER0_PHY001_LANE1_RX_LBERT_CTL),3,PHY LANE1 TX LBERT Control.,GSER,GSER_GSER0_PHY001_LANE1_RX_LBERT_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,GSER_GSER0_PHY001_LANE1_RX_LBERT_CTL_HELP,
O,SYNC-Synchronizes pattern matcher with incoming data.  A write of a 1,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE1_RX_LBERT_CTL_HELP,
T,MODE-Pattern to match.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY001_LANE1_RX_LBERT_CTL_HELP,

(GSER0_PHY002_LANE1_RX_LBERT_CTL),3,PHY LANE1 TX LBERT Control.,GSER,GSER_GSER0_PHY002_LANE1_RX_LBERT_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,GSER_GSER0_PHY002_LANE1_RX_LBERT_CTL_HELP,
O,SYNC-Synchronizes pattern matcher with incoming data.  A write of a 1,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE1_RX_LBERT_CTL_HELP,
T,MODE-Pattern to match.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY002_LANE1_RX_LBERT_CTL_HELP,

(GSER0_PHY000_LANE1_RX_LBERT_ERR),3,PHY LANE1 RX LBERT Error.,GSER,GSER_GSER0_PHY000_LANE1_RX_LBERT_ERR_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY000_LANE1_RX_LBERT_ERR_HELP,
O,OV14-If this bit is set and COUNT[15] is also set signals a overflow of counter.,Enable,Disable,49,1,GSER_GSER0_PHY000_LANE1_RX_LBERT_ERR_HELP,
T,COUNT-Current error count if OV14 field is active then multiply count,50,15,Hex,4,GSER_GSER0_PHY000_LANE1_RX_LBERT_ERR_HELP,

(GSER0_PHY001_LANE1_RX_LBERT_ERR),3,PHY LANE1 RX LBERT Error.,GSER,GSER_GSER0_PHY001_LANE1_RX_LBERT_ERR_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY001_LANE1_RX_LBERT_ERR_HELP,
O,OV14-If this bit is set and COUNT[15] is also set signals a overflow of counter.,Enable,Disable,49,1,GSER_GSER0_PHY001_LANE1_RX_LBERT_ERR_HELP,
T,COUNT-Current error count if OV14 field is active then multiply count,50,15,Hex,4,GSER_GSER0_PHY001_LANE1_RX_LBERT_ERR_HELP,

(GSER0_PHY002_LANE1_RX_LBERT_ERR),3,PHY LANE1 RX LBERT Error.,GSER,GSER_GSER0_PHY002_LANE1_RX_LBERT_ERR_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY002_LANE1_RX_LBERT_ERR_HELP,
O,OV14-If this bit is set and COUNT[15] is also set signals a overflow of counter.,Enable,Disable,49,1,GSER_GSER0_PHY002_LANE1_RX_LBERT_ERR_HELP,
T,COUNT-Current error count if OV14 field is active then multiply count,50,15,Hex,4,GSER_GSER0_PHY002_LANE1_RX_LBERT_ERR_HELP,

(GSER0_PHY000_LANE1_RX_OVRD_IN_LO),15,PHY LANE1 TX Override Input Low,GSER,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,50,Hex,13,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN_OVRD-For diagnostic use only.,Enable,Disable,51,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN-For diagnostic use only.,Enable,Disable,52,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_INVERT-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY000_LANE1_RX_OVRD_IN_LO_HELP,

(GSER0_PHY001_LANE1_RX_OVRD_IN_LO),15,PHY LANE1 TX Override Input Low,GSER,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,50,Hex,13,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN_OVRD-For diagnostic use only.,Enable,Disable,51,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN-For diagnostic use only.,Enable,Disable,52,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_INVERT-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY001_LANE1_RX_OVRD_IN_LO_HELP,

(GSER0_PHY002_LANE1_RX_OVRD_IN_LO),15,PHY LANE1 TX Override Input Low,GSER,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,50,Hex,13,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN_OVRD-For diagnostic use only.,Enable,Disable,51,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_LOS_EN-For diagnostic use only.,Enable,Disable,52,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_TERM_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_BIT_SHIFT_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_ALIGN_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_PLL_EN-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,
O,RX_INVERT-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY002_LANE1_RX_OVRD_IN_LO_HELP,

(GSER0_PHY000_LANE1_TX_LBERT_CTL),4,PHY LANE1 RX LBERT Control.,GSER,GSER_GSER0_PHY000_LANE1_TX_LBERT_CTL_HELP
T,Reserved-Reserved,1,49,Hex,13,GSER_GSER0_PHY000_LANE1_TX_LBERT_CTL_HELP,
T,PAT0-10=bit pattern for modes that use this field.  Ignored for,50,10,Hex,3,GSER_GSER0_PHY000_LANE1_TX_LBERT_CTL_HELP,
O,TRIG_ERR-Single shot inversion of the LSB of the current symbol.,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE1_TX_LBERT_CTL_HELP,
T,MODE-Pattern to generate.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY000_LANE1_TX_LBERT_CTL_HELP,

(GSER0_PHY001_LANE1_TX_LBERT_CTL),4,PHY LANE1 RX LBERT Control.,GSER,GSER_GSER0_PHY001_LANE1_TX_LBERT_CTL_HELP
T,Reserved-Reserved,1,49,Hex,13,GSER_GSER0_PHY001_LANE1_TX_LBERT_CTL_HELP,
T,PAT0-10=bit pattern for modes that use this field.  Ignored for,50,10,Hex,3,GSER_GSER0_PHY001_LANE1_TX_LBERT_CTL_HELP,
O,TRIG_ERR-Single shot inversion of the LSB of the current symbol.,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE1_TX_LBERT_CTL_HELP,
T,MODE-Pattern to generate.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY001_LANE1_TX_LBERT_CTL_HELP,

(GSER0_PHY002_LANE1_TX_LBERT_CTL),4,PHY LANE1 RX LBERT Control.,GSER,GSER_GSER0_PHY002_LANE1_TX_LBERT_CTL_HELP
T,Reserved-Reserved,1,49,Hex,13,GSER_GSER0_PHY002_LANE1_TX_LBERT_CTL_HELP,
T,PAT0-10=bit pattern for modes that use this field.  Ignored for,50,10,Hex,3,GSER_GSER0_PHY002_LANE1_TX_LBERT_CTL_HELP,
O,TRIG_ERR-Single shot inversion of the LSB of the current symbol.,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE1_TX_LBERT_CTL_HELP,
T,MODE-Pattern to generate.  When changing modes the field must be set to zero,61,4,Hex,1,GSER_GSER0_PHY002_LANE1_TX_LBERT_CTL_HELP,

(GSER0_PHY000_LANE1_TX_OVRD_IN_HI),10,PHY LANE1 TX Override Input High,GSER,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_HI_HELP
T,Reserved-Reserved,1,54,Hex,14,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_RESET_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_RESET-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_NYQUIST_DATA-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN_OVRD-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_RATE_OVRD-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_HI_HELP,
T,TX_RATE-For diagnostic use only.,63,2,Hex,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_HI_HELP,

(GSER0_PHY001_LANE1_TX_OVRD_IN_HI),10,PHY LANE1 TX Override Input High,GSER,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_HI_HELP
T,Reserved-Reserved,1,54,Hex,14,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_RESET_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_RESET-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_NYQUIST_DATA-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN_OVRD-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_RATE_OVRD-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_HI_HELP,
T,TX_RATE-For diagnostic use only.,63,2,Hex,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_HI_HELP,

(GSER0_PHY002_LANE1_TX_OVRD_IN_HI),10,PHY LANE1 TX Override Input High,GSER,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_HI_HELP
T,Reserved-Reserved,1,54,Hex,14,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_VBOOST_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_RESET_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_RESET-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_NYQUIST_DATA-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN_OVRD-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_CLK_OUT_EN-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_HI_HELP,
O,TX_RATE_OVRD-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_HI_HELP,
T,TX_RATE-For diagnostic use only.,63,2,Hex,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_HI_HELP,

(GSER0_PHY000_LANE1_TX_OVRD_IN_LO),13,PHY LANE1 TX Override Input Low,GSER,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_INVERT-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY000_LANE1_TX_OVRD_IN_LO_HELP,

(GSER0_PHY001_LANE1_TX_OVRD_IN_LO),13,PHY LANE1 TX Override Input Low,GSER,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_INVERT-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY001_LANE1_TX_OVRD_IN_LO_HELP,

(GSER0_PHY002_LANE1_TX_OVRD_IN_LO),13,PHY LANE1 TX Override Input Low,GSER,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN_OVRD-For diagnostic use only.,Enable,Disable,53,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_BEACON_EN-For diagnostic use only.,Enable,Disable,54,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN_OVRD-For diagnostic use only.,Enable,Disable,55,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_CM_EN-For diagnostic use only.,Enable,Disable,56,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_EN_OVRD-For diagnostic use only.,Enable,Disable,57,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_EN-For diagnostic use only.,Enable,Disable,58,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN_OVRD-For diagnostic use only.,Enable,Disable,59,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_DATA_EN-For diagnostic use only.,Enable,Disable,60,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_INVERT_OVRD-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,TX_INVERT-For diagnostic use only.,Enable,Disable,62,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN_OVRD-For diagnostic use only.,Enable,Disable,63,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,
O,LOOPBK_EN-For diagnostic use only.,Enable,Disable,64,1,GSER_GSER0_PHY002_LANE1_TX_OVRD_IN_LO_HELP,

(GSER0_PHY000_LANE1_TXDEBUG),4,PHY LANE1 TX DEBUG.,GSER,GSER_GSER0_PHY000_LANE1_TXDEBUG_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY000_LANE1_TXDEBUG_HELP,
T,RXDET_MEAS_TIME-For diagnostic use only.,53,8,Hex,2,GSER_GSER0_PHY000_LANE1_TXDEBUG_HELP,
O,DETRX_ALWAYS-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY000_LANE1_TXDEBUG_HELP,
T,DTB_SEL-For diagnostic use only.,62,3,Hex,1,GSER_GSER0_PHY000_LANE1_TXDEBUG_HELP,

(GSER0_PHY001_LANE1_TXDEBUG),4,PHY LANE1 TX DEBUG.,GSER,GSER_GSER0_PHY001_LANE1_TXDEBUG_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY001_LANE1_TXDEBUG_HELP,
T,RXDET_MEAS_TIME-For diagnostic use only.,53,8,Hex,2,GSER_GSER0_PHY001_LANE1_TXDEBUG_HELP,
O,DETRX_ALWAYS-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY001_LANE1_TXDEBUG_HELP,
T,DTB_SEL-For diagnostic use only.,62,3,Hex,1,GSER_GSER0_PHY001_LANE1_TXDEBUG_HELP,

(GSER0_PHY002_LANE1_TXDEBUG),4,PHY LANE1 TX DEBUG.,GSER,GSER_GSER0_PHY002_LANE1_TXDEBUG_HELP
T,Reserved-Reserved,1,52,Hex,13,GSER_GSER0_PHY002_LANE1_TXDEBUG_HELP,
T,RXDET_MEAS_TIME-For diagnostic use only.,53,8,Hex,2,GSER_GSER0_PHY002_LANE1_TXDEBUG_HELP,
O,DETRX_ALWAYS-For diagnostic use only.,Enable,Disable,61,1,GSER_GSER0_PHY002_LANE1_TXDEBUG_HELP,
T,DTB_SEL-For diagnostic use only.,62,3,Hex,1,GSER_GSER0_PHY002_LANE1_TXDEBUG_HELP,

(GSER0_PHY000_OVRD_IN_LO),11,PHY Overide Input Low Register.,GSER,GSER_GSER0_PHY000_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY000_OVRD_IN_LO_HELP,
O,RES_ACK_IN_OVRD-Overide enable for RES_ACK_IN input.,Enable,Disable,49,1,GSER_GSER0_PHY000_OVRD_IN_LO_HELP,
O,RES_ACK_IN-Overide value for RES_ACK_IN input.,Enable,Disable,50,1,GSER_GSER0_PHY000_OVRD_IN_LO_HELP,
O,RES_REQ_IN_OVRD-Overide enable for RES_REW_IN input.,Enable,Disable,51,1,GSER_GSER0_PHY000_OVRD_IN_LO_HELP,
O,RES_REQ_IN-Overide value for RES_REQ_IN input.,Enable,Disable,52,1,GSER_GSER0_PHY000_OVRD_IN_LO_HELP,
O,RTUNE_REQ_OVRD-Overide enable for RTUNE_REQ input.,Enable,Disable,53,1,GSER_GSER0_PHY000_OVRD_IN_LO_HELP,
O,RTUNE_REQ-Overide value for RTUNE_REQ input.,Enable,Disable,54,1,GSER_GSER0_PHY000_OVRD_IN_LO_HELP,
O,MPLL_MULTIPLIER_OVRD-Overide enable for MPLL_MULTIPLIER.,Enable,Disable,55,1,GSER_GSER0_PHY000_OVRD_IN_LO_HELP,
T,MPLL_MULTIPLIER-Overide value for MPLL_MULTIPLIER inputs.,56,7,Hex,2,GSER_GSER0_PHY000_OVRD_IN_LO_HELP,
O,MPLL_EN_OVRD-Overide enable for MPLL_EN input.,Enable,Disable,63,1,GSER_GSER0_PHY000_OVRD_IN_LO_HELP,
O,MPLL_EN-Overide value for MPLL_EN input.,Enable,Disable,64,1,GSER_GSER0_PHY000_OVRD_IN_LO_HELP,

(GSER0_PHY001_OVRD_IN_LO),11,PHY Overide Input Low Register.,GSER,GSER_GSER0_PHY001_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY001_OVRD_IN_LO_HELP,
O,RES_ACK_IN_OVRD-Overide enable for RES_ACK_IN input.,Enable,Disable,49,1,GSER_GSER0_PHY001_OVRD_IN_LO_HELP,
O,RES_ACK_IN-Overide value for RES_ACK_IN input.,Enable,Disable,50,1,GSER_GSER0_PHY001_OVRD_IN_LO_HELP,
O,RES_REQ_IN_OVRD-Overide enable for RES_REW_IN input.,Enable,Disable,51,1,GSER_GSER0_PHY001_OVRD_IN_LO_HELP,
O,RES_REQ_IN-Overide value for RES_REQ_IN input.,Enable,Disable,52,1,GSER_GSER0_PHY001_OVRD_IN_LO_HELP,
O,RTUNE_REQ_OVRD-Overide enable for RTUNE_REQ input.,Enable,Disable,53,1,GSER_GSER0_PHY001_OVRD_IN_LO_HELP,
O,RTUNE_REQ-Overide value for RTUNE_REQ input.,Enable,Disable,54,1,GSER_GSER0_PHY001_OVRD_IN_LO_HELP,
O,MPLL_MULTIPLIER_OVRD-Overide enable for MPLL_MULTIPLIER.,Enable,Disable,55,1,GSER_GSER0_PHY001_OVRD_IN_LO_HELP,
T,MPLL_MULTIPLIER-Overide value for MPLL_MULTIPLIER inputs.,56,7,Hex,2,GSER_GSER0_PHY001_OVRD_IN_LO_HELP,
O,MPLL_EN_OVRD-Overide enable for MPLL_EN input.,Enable,Disable,63,1,GSER_GSER0_PHY001_OVRD_IN_LO_HELP,
O,MPLL_EN-Overide value for MPLL_EN input.,Enable,Disable,64,1,GSER_GSER0_PHY001_OVRD_IN_LO_HELP,

(GSER0_PHY002_OVRD_IN_LO),11,PHY Overide Input Low Register.,GSER,GSER_GSER0_PHY002_OVRD_IN_LO_HELP
T,Reserved-Reserved,1,48,Hex,12,GSER_GSER0_PHY002_OVRD_IN_LO_HELP,
O,RES_ACK_IN_OVRD-Overide enable for RES_ACK_IN input.,Enable,Disable,49,1,GSER_GSER0_PHY002_OVRD_IN_LO_HELP,
O,RES_ACK_IN-Overide value for RES_ACK_IN input.,Enable,Disable,50,1,GSER_GSER0_PHY002_OVRD_IN_LO_HELP,
O,RES_REQ_IN_OVRD-Overide enable for RES_REW_IN input.,Enable,Disable,51,1,GSER_GSER0_PHY002_OVRD_IN_LO_HELP,
O,RES_REQ_IN-Overide value for RES_REQ_IN input.,Enable,Disable,52,1,GSER_GSER0_PHY002_OVRD_IN_LO_HELP,
O,RTUNE_REQ_OVRD-Overide enable for RTUNE_REQ input.,Enable,Disable,53,1,GSER_GSER0_PHY002_OVRD_IN_LO_HELP,
O,RTUNE_REQ-Overide value for RTUNE_REQ input.,Enable,Disable,54,1,GSER_GSER0_PHY002_OVRD_IN_LO_HELP,
O,MPLL_MULTIPLIER_OVRD-Overide enable for MPLL_MULTIPLIER.,Enable,Disable,55,1,GSER_GSER0_PHY002_OVRD_IN_LO_HELP,
T,MPLL_MULTIPLIER-Overide value for MPLL_MULTIPLIER inputs.,56,7,Hex,2,GSER_GSER0_PHY002_OVRD_IN_LO_HELP,
O,MPLL_EN_OVRD-Overide enable for MPLL_EN input.,Enable,Disable,63,1,GSER_GSER0_PHY002_OVRD_IN_LO_HELP,
O,MPLL_EN-Overide value for MPLL_EN input.,Enable,Disable,64,1,GSER_GSER0_PHY002_OVRD_IN_LO_HELP,

(GSER0_SATA_CFG),2,SATA Config Enable.,GSER,GSER_GSER0_SATA_CFG_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_SATA_CFG_HELP,
O,SATA_EN-When set DLM2 is configured for SATA (as opposed to PCIE).,Enable,Disable,64,1,GSER_GSER0_SATA_CFG_HELP,

(GSER0_SATA_LANE_RST),3,Lane Reset Control.,GSER,GSER_GSER0_SATA_LANE_RST_HELP
T,Reserved-Reserved,1,62,Hex,16,GSER_GSER0_SATA_LANE_RST_HELP,
O,L1_RST-Independent reset for Lane 1.,Enable,Disable,63,1,GSER_GSER0_SATA_LANE_RST_HELP,
O,L0_RST-Independent reset for Lane 0.,Enable,Disable,64,1,GSER_GSER0_SATA_LANE_RST_HELP,

(GSER0_SATA_P0_TX_AMP_GEN001),2,SATA Lane 0 Tx Launch Amplitude at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P0_TX_AMP_GEN001_HELP
T,Reserved-Reserved,1,57,Hex,15,GSER_GSER0_SATA_P0_TX_AMP_GEN001_HELP,
T,TX_AMP_GEN-This status value sets the TX driver launch amplitude in the,58,7,Hex,2,GSER_GSER0_SATA_P0_TX_AMP_GEN001_HELP,

(GSER0_SATA_P0_TX_AMP_GEN002),2,SATA Lane 0 Tx Launch Amplitude at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P0_TX_AMP_GEN002_HELP
T,Reserved-Reserved,1,57,Hex,15,GSER_GSER0_SATA_P0_TX_AMP_GEN002_HELP,
T,TX_AMP_GEN-This status value sets the TX driver launch amplitude in the,58,7,Hex,2,GSER_GSER0_SATA_P0_TX_AMP_GEN002_HELP,

(GSER0_SATA_P0_TX_AMP_GEN003),2,SATA Lane 0 Tx Launch Amplitude at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P0_TX_AMP_GEN003_HELP
T,Reserved-Reserved,1,57,Hex,15,GSER_GSER0_SATA_P0_TX_AMP_GEN003_HELP,
T,TX_AMP_GEN-This status value sets the TX driver launch amplitude in the,58,7,Hex,2,GSER_GSER0_SATA_P0_TX_AMP_GEN003_HELP,

(GSER0_SATA_P0_TX_PREEMPH_GEN001),2,SATA Lane 0 Tx Pre-emphasis at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P0_TX_PREEMPH_GEN001_HELP
T,Reserved-Reserved,1,58,Hex,15,GSER_GSER0_SATA_P0_TX_PREEMPH_GEN001_HELP,
T,TX_PREEMPH-This static value sets the TX driver de=emphasis value in the,59,6,Hex,2,GSER_GSER0_SATA_P0_TX_PREEMPH_GEN001_HELP,

(GSER0_SATA_P0_TX_PREEMPH_GEN002),2,SATA Lane 0 Tx Pre-emphasis at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P0_TX_PREEMPH_GEN002_HELP
T,Reserved-Reserved,1,58,Hex,15,GSER_GSER0_SATA_P0_TX_PREEMPH_GEN002_HELP,
T,TX_PREEMPH-This static value sets the TX driver de=emphasis value in the,59,6,Hex,2,GSER_GSER0_SATA_P0_TX_PREEMPH_GEN002_HELP,

(GSER0_SATA_P0_TX_PREEMPH_GEN003),2,SATA Lane 0 Tx Pre-emphasis at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P0_TX_PREEMPH_GEN003_HELP
T,Reserved-Reserved,1,58,Hex,15,GSER_GSER0_SATA_P0_TX_PREEMPH_GEN003_HELP,
T,TX_PREEMPH-This static value sets the TX driver de=emphasis value in the,59,6,Hex,2,GSER_GSER0_SATA_P0_TX_PREEMPH_GEN003_HELP,

(GSER0_SATA_P1_TX_AMP_GEN001),2,SATA Lane 1 Tx Launch Amplitude at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P1_TX_AMP_GEN001_HELP
T,Reserved-Reserved,1,57,Hex,15,GSER_GSER0_SATA_P1_TX_AMP_GEN001_HELP,
T,TX_AMP_GEN-This status value sets the Tx driver launch amplitude in the,58,7,Hex,2,GSER_GSER0_SATA_P1_TX_AMP_GEN001_HELP,

(GSER0_SATA_P1_TX_AMP_GEN002),2,SATA Lane 1 Tx Launch Amplitude at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P1_TX_AMP_GEN002_HELP
T,Reserved-Reserved,1,57,Hex,15,GSER_GSER0_SATA_P1_TX_AMP_GEN002_HELP,
T,TX_AMP_GEN-This status value sets the Tx driver launch amplitude in the,58,7,Hex,2,GSER_GSER0_SATA_P1_TX_AMP_GEN002_HELP,

(GSER0_SATA_P1_TX_AMP_GEN003),2,SATA Lane 1 Tx Launch Amplitude at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P1_TX_AMP_GEN003_HELP
T,Reserved-Reserved,1,57,Hex,15,GSER_GSER0_SATA_P1_TX_AMP_GEN003_HELP,
T,TX_AMP_GEN-This status value sets the Tx driver launch amplitude in the,58,7,Hex,2,GSER_GSER0_SATA_P1_TX_AMP_GEN003_HELP,

(GSER0_SATA_P1_TX_PREEMPH_GEN001),2,SATA Lane 0 Tx Pre-emphasis at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P1_TX_PREEMPH_GEN001_HELP
T,Reserved-Reserved,1,58,Hex,15,GSER_GSER0_SATA_P1_TX_PREEMPH_GEN001_HELP,
T,TX_PREEMPH-This static value sets the Tx driver de=emphasis value in the,59,6,Hex,2,GSER_GSER0_SATA_P1_TX_PREEMPH_GEN001_HELP,

(GSER0_SATA_P1_TX_PREEMPH_GEN002),2,SATA Lane 0 Tx Pre-emphasis at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P1_TX_PREEMPH_GEN002_HELP
T,Reserved-Reserved,1,58,Hex,15,GSER_GSER0_SATA_P1_TX_PREEMPH_GEN002_HELP,
T,TX_PREEMPH-This static value sets the Tx driver de=emphasis value in the,59,6,Hex,2,GSER_GSER0_SATA_P1_TX_PREEMPH_GEN002_HELP,

(GSER0_SATA_P1_TX_PREEMPH_GEN003),2,SATA Lane 0 Tx Pre-emphasis at Gen 12 and 3 Speeds.,GSER,GSER_GSER0_SATA_P1_TX_PREEMPH_GEN003_HELP
T,Reserved-Reserved,1,58,Hex,15,GSER_GSER0_SATA_P1_TX_PREEMPH_GEN003_HELP,
T,TX_PREEMPH-This static value sets the Tx driver de=emphasis value in the,59,6,Hex,2,GSER_GSER0_SATA_P1_TX_PREEMPH_GEN003_HELP,

(GSER0_SATA_REF_SSP_EN),2,SATA Reference Clock Enable for the PHY.,GSER,GSER_GSER0_SATA_REF_SSP_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_SATA_REF_SSP_EN_HELP,
O,REF_SSP_EN-Reference Clock Enable for the PHY.,Enable,Disable,64,1,GSER_GSER0_SATA_REF_SSP_EN_HELP,

(GSER0_SATA_RX_INVERT),3,SATA Receive Polarity Inversion.,GSER,GSER_GSER0_SATA_RX_INVERT_HELP
T,Reserved-Reserved,1,62,Hex,16,GSER_GSER0_SATA_RX_INVERT_HELP,
O,RX1_INVERT-Instructs the PHY to perform a polarity inversion on the Lane 1,Enable,Disable,63,1,GSER_GSER0_SATA_RX_INVERT_HELP,
O,RX0_INVERT-0: PHY does not performs polarity inversion,Enable,Disable,64,1,GSER_GSER0_SATA_RX_INVERT_HELP,

(GSER0_SATA_SSC_CLK_SEL),2,SATA Spread Spectrum Reference Clock Shifting.,GSER,GSER_GSER0_SATA_SSC_CLK_SEL_HELP
T,Reserved-Reserved,1,55,Hex,14,GSER_GSER0_SATA_SSC_CLK_SEL_HELP,
T,SSC_CLK_SEL-Enables non=standard oscillator frequencies to generate targeted,56,9,Hex,3,GSER_GSER0_SATA_SSC_CLK_SEL_HELP,

(GSER0_SATA_SSC_EN),2,SATA Spread Spectrum Disable.,GSER,GSER_GSER0_SATA_SSC_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,GSER_GSER0_SATA_SSC_EN_HELP,
O,SSC_EN-Enables spread spectrum clock production (0.5% down=spread,Enable,Disable,64,1,GSER_GSER0_SATA_SSC_EN_HELP,

(GSER0_SATA_SSC_RANGE),2,SATA Spread Spectrum Range.,GSER,GSER_GSER0_SATA_SSC_RANGE_HELP
T,Reserved-Reserved,1,61,Hex,16,GSER_GSER0_SATA_SSC_RANGE_HELP,
T,SSC_RANGE-Selects the range of spread spectrum modulation when SSC_EN is,62,3,Hex,1,GSER_GSER0_SATA_SSC_RANGE_HELP,

(GSER0_SATA_STATUS),3,SATA PHY Ready Status.,GSER,GSER_GSER0_SATA_STATUS_HELP
T,Reserved-Reserved,1,62,Hex,16,GSER_GSER0_SATA_STATUS_HELP,
O,P1_RDY-PHY Lane 1 is ready to send and receive data.,Enable,Disable,63,1,GSER_GSER0_SATA_STATUS_HELP,
O,P0_RDY-PHY Lane 0 is ready to send and receive data.,Enable,Disable,64,1,GSER_GSER0_SATA_STATUS_HELP,

(GSER0_SATA_TX_INVERT),3,SATA Transmit Polarity Inversion.,GSER,GSER_GSER0_SATA_TX_INVERT_HELP
T,Reserved-Reserved,1,62,Hex,16,GSER_GSER0_SATA_TX_INVERT_HELP,
O,TX1_INVERT-Instructs the PHY to perform a polarity inversion on the Lane 1,Enable,Disable,63,1,GSER_GSER0_SATA_TX_INVERT_HELP,
O,TX0_INVERT-Instructs the PHY to perform a polarity inversion on the Lane 0,Enable,Disable,64,1,GSER_GSER0_SATA_TX_INVERT_HELP,

(IOB_BIST_STATUS),24,The result of the BIST run on the IOB memories.,IOB,IOB_IOB_BIST_STATUS_HELP
T,Reserved-Reserved,1,41,Hex,11,IOB_IOB_BIST_STATUS_HELP,
O,XMDFIF-xmdfif_bist_status,Enable,Disable,42,1,IOB_IOB_BIST_STATUS_HELP,
O,XMCFIF-xmcfif_bist_status,Enable,Disable,43,1,IOB_IOB_BIST_STATUS_HELP,
O,IORFIF-iorfif_bist_status,Enable,Disable,44,1,IOB_IOB_BIST_STATUS_HELP,
O,RSDFIF-rsdfif_bist_status,Enable,Disable,45,1,IOB_IOB_BIST_STATUS_HELP,
O,IOCFIF-iocfif_bist_status,Enable,Disable,46,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNRCB-icnr_cb_reg_fifo_bist_status (icnr_tag_cb_cmd_fifo1),Enable,Disable,47,1,IOB_IOB_BIST_STATUS_HELP,
O,ICR0-icr_bist_req_fifo0_status (icr_req_fifoa0 & icr_req_fifob0),Enable,Disable,48,1,IOB_IOB_BIST_STATUS_HELP,
O,ICR1-icr_bist_req_fifo1_status (icr_req_fifo1),Enable,Disable,49,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNR1-Reserved.,Enable,Disable,50,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNR0-icnr_reg_mem0_bist_status (icnr_reg_mem),Enable,Disable,51,1,IOB_IOB_BIST_STATUS_HELP,
O,IBDR0-ibdr_bist_req_fifo0_status (bnc_req_fifo),Enable,Disable,52,1,IOB_IOB_BIST_STATUS_HELP,
O,IBDR1-Reserved.,Enable,Disable,53,1,IOB_IOB_BIST_STATUS_HELP,
O,IBR0-ibr_bist_rsp_fifo0_status (bnc_rsp_fifo0),Enable,Disable,54,1,IOB_IOB_BIST_STATUS_HELP,
O,IBR1-ibr_bist_rsp_fifo1_status (bnc_rsp_fifoa1),Enable,Disable,55,1,IOB_IOB_BIST_STATUS_HELP,
O,ICNRT-icnr_tag_cb_reg_fifo_bist_status (icnr_tag_cb_cmd_fifo),Enable,Disable,56,1,IOB_IOB_BIST_STATUS_HELP,
O,IBRQ0-ibrq_bist_req_fifo0_status (bnc_req_fifoa),Enable,Disable,57,1,IOB_IOB_BIST_STATUS_HELP,
O,IBRQ1-ibrq_bist_req_fifo1_status (bnc_req_fifob),Enable,Disable,58,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRN0-icr_ncb_bist_mem0_status (icr_ncb_mema0 & icr_ncb_memb0),Enable,Disable,59,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRN1-icr_ncb_bist_mem1_status (icr_ncb_mema1 & icr_ncb_memb1),Enable,Disable,60,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRP0-icr_pko_bist_mem0_status (icr_pko_mema0 & icr_pko_memb0),Enable,Disable,61,1,IOB_IOB_BIST_STATUS_HELP,
O,ICRP1-icr_pko_bist_mem1_status (icr_pko_mema1 & icr_pko_memb1),Enable,Disable,62,1,IOB_IOB_BIST_STATUS_HELP,
O,IBD-ibd_bist_mem0_status (ibd_fifo0),Enable,Disable,63,1,IOB_IOB_BIST_STATUS_HELP,
O,ICD-icd_ncb_fifo_bist_status (icd_ncb_fifo),Enable,Disable,64,1,IOB_IOB_BIST_STATUS_HELP,

(IOB_CHIP_CUR_PWR),2,Type=RSL,IOB,IOB_IOB_CHIP_CUR_PWR_HELP
T,Reserved-Reserved,1,56,Hex,14,IOB_IOB_CHIP_CUR_PWR_HELP,
T,CURRENT_POWER_SETTING-Global throttling value currently being used.,57,8,Hex,2,IOB_IOB_CHIP_CUR_PWR_HELP,

(IOB_CHIP_GLB_PWR_THROTTLE),5,Controls the min/max power settings.,IOB,IOB_IOB_CHIP_GLB_PWR_THROTTLE_HELP
T,Reserved-Reserved,1,30,Hex,8,IOB_IOB_CHIP_GLB_PWR_THROTTLE_HELP,
T,PWR_BW-Configures the reaction time of the closed=loop feedback,31,2,Hex,1,IOB_IOB_CHIP_GLB_PWR_THROTTLE_HELP,
T,PWR_MAX-Maximum allowed CURRENT_POWER_SETTING value. PWR_MAX must,33,8,Hex,2,IOB_IOB_CHIP_GLB_PWR_THROTTLE_HELP,
T,PWR_MIN-Minimum allowed CURRENT_POWER_SETTING value. PWR_MIN must,41,8,Hex,2,IOB_IOB_CHIP_GLB_PWR_THROTTLE_HELP,
T,PWR_SETTING-A power limiter for the chip.,49,16,Hex,4,IOB_IOB_CHIP_GLB_PWR_THROTTLE_HELP,

(IOB_CHIP_PWR_OUT),4,Power numbers from the various partitions on the chip.,IOB,IOB_IOB_CHIP_PWR_OUT_HELP
T,CPU_PWR-An estimate of the current CPU core complex power consumption.,1,16,Hex,4,IOB_IOB_CHIP_PWR_OUT_HELP,
T,CHIP_POWER-An estimate of the current total power consumption by the chip.,17,16,Hex,4,IOB_IOB_CHIP_PWR_OUT_HELP,
T,COPROC_POWER-An estimate of the current coprocessor power consumption.,33,16,Hex,4,IOB_IOB_CHIP_PWR_OUT_HELP,
T,AVG_CHIP_POWER-An average of CHIP_POWER calculated using an IIR filter with,49,16,Hex,4,IOB_IOB_CHIP_PWR_OUT_HELP,

(IOB_CTL_STATUS),8,IOB Control Status = IOB Control and Status Register,IOB,IOB_IOB_CTL_STATUS_HELP
T,Reserved-Reserved,1,54,Hex,14,IOB_IOB_CTL_STATUS_HELP,
T,XMC_PER-IBC XMC PUSH EARLY,55,4,Hex,1,IOB_IOB_CTL_STATUS_HELP,
O,RR_MODE-When set to '1' will enable Round=Robin mode of next,Enable,Disable,59,1,IOB_IOB_CTL_STATUS_HELP,
O,RSV4-Reserved.,Enable,Disable,60,1,IOB_IOB_CTL_STATUS_HELP,
O,RSV3-Reserved.,Enable,Disable,61,1,IOB_IOB_CTL_STATUS_HELP,
O,PKO_ENB-Toggles the endian style of the FAU for the PKO.,Enable,Disable,62,1,IOB_IOB_CTL_STATUS_HELP,
O,DWB_ENB-Enables the DWB function of the IOB.,Enable,Disable,63,1,IOB_IOB_CTL_STATUS_HELP,
O,FAU_END-Toggles the endian style of the FAU. '0' is for,Enable,Disable,64,1,IOB_IOB_CTL_STATUS_HELP,

(IOB_DWB_PRI_CNT),3,DWB To CMB Priority Counter = Don't Write Back to CMB Priority Counter Enable and Timer Value,IOB,IOB_IOB_DWB_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_DWB_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_DWB_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_DWB_PRI_CNT_HELP,

(IOB_FAU_TIMEOUT),3,FAU Timeout = Fetch and Add Unit Tag-Switch Timeout,IOB,IOB_IOB_FAU_TIMEOUT_HELP
T,Reserved-Reserved,1,51,Hex,13,IOB_IOB_FAU_TIMEOUT_HELP,
O,TOUT_ENB-The enable for the FAU timeout feature.,Enable,Disable,52,1,IOB_IOB_FAU_TIMEOUT_HELP,
T,TOUT_VAL-When a tag request arrives from the PP a timer is,53,12,Hex,3,IOB_IOB_FAU_TIMEOUT_HELP,

(IOB_I2C_PRI_CNT),3,IPD To CMB Store Priority Counter = IPD to CMB Store Priority Counter Enable and Timer Value,IOB,IOB_IOB_I2C_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_I2C_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_I2C_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_I2C_PRI_CNT_HELP,

(IOB_INB_CONTROL_MATCH),5,Match pattern for the inbound control to set the INB_MATCH_BIT.,IOB,IOB_IOB_INB_CONTROL_MATCH_HELP
T,Reserved-Reserved,1,35,Hex,9,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,MASK-Pattern to match on the inbound NCB.,36,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,OPC-Pattern to match on the inbound NCB.,44,4,Hex,1,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,DST-Pattern to match on the inbound NCB.,48,9,Hex,3,IOB_IOB_INB_CONTROL_MATCH_HELP,
T,SRC-Pattern to match on the inbound NCB.,57,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_HELP,

(IOB_INB_CONTROL_MATCH_ENB),5,Enables the match of the corresponding bit in the IOB_INB_CONTROL_MATCH reister.,IOB,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP
T,Reserved-Reserved,1,35,Hex,9,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,MASK-Pattern to match on the inbound NCB.,36,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,OPC-Pattern to match on the inbound NCB.,44,4,Hex,1,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,DST-Pattern to match on the inbound NCB.,48,9,Hex,3,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,
T,SRC-Pattern to match on the inbound NCB.,57,8,Hex,2,IOB_IOB_INB_CONTROL_MATCH_ENB_HELP,

(IOB_INB_DATA_MATCH),1,Match pattern for the inbound data to set the INB_MATCH_BIT.,IOB,IOB_IOB_INB_DATA_MATCH_HELP
T,DATA-Pattern to match on the inbound NCB.,1,64,Hex,16,IOB_IOB_INB_DATA_MATCH_HELP,

(IOB_INB_DATA_MATCH_ENB),1,Enables the match of the corresponding bit in the IOB_INB_DATA_MATCH reister.,IOB,IOB_IOB_INB_DATA_MATCH_ENB_HELP
T,DATA-Bit to enable match of.,1,64,Hex,16,IOB_IOB_INB_DATA_MATCH_ENB_HELP,

(IOB_INT_ENB),9,The IOB's interrupt enable register.,IOB,IOB_IOB_INT_ENB_HELP
T,Reserved-Reserved,1,56,Hex,14,IOB_IOB_INT_ENB_HELP,
O,OUTB_MAT-When set (1) and bit 7 of the IOB_INT_SUM,Enable,Disable,57,1,IOB_IOB_INT_ENB_HELP,
O,INB_MAT-When set (1) and bit 6 of the IOB_INT_SUM,Enable,Disable,58,1,IOB_IOB_INT_ENB_HELP,
O,P_DAT-When set (1) and bit 5 of the IOB_INT_SUM,Enable,Disable,59,1,IOB_IOB_INT_ENB_HELP,
O,NP_DAT-When set (1) and bit 4 of the IOB_INT_SUM,Enable,Disable,60,1,IOB_IOB_INT_ENB_HELP,
O,P_EOP-When set (1) and bit 3 of the IOB_INT_SUM,Enable,Disable,61,1,IOB_IOB_INT_ENB_HELP,
O,P_SOP-When set (1) and bit 2 of the IOB_INT_SUM,Enable,Disable,62,1,IOB_IOB_INT_ENB_HELP,
O,NP_EOP-When set (1) and bit 1 of the IOB_INT_SUM,Enable,Disable,63,1,IOB_IOB_INT_ENB_HELP,
O,NP_SOP-When set (1) and bit 0 of the IOB_INT_SUM,Enable,Disable,64,1,IOB_IOB_INT_ENB_HELP,

(IOB_INT_SUM),9,Contains the diffrent interrupt summary bits of the IOB.,IOB,IOB_IOB_INT_SUM_HELP
T,Reserved-Reserved,1,56,Hex,14,IOB_IOB_INT_SUM_HELP,
O,OUTB_MAT-Was a match on the outbound bus to the inb pattern,Enable,Disable,57,1,IOB_IOB_INT_SUM_HELP,
O,INB_MAT-Was a match on the inbound bus to the inb pattern,Enable,Disable,58,1,IOB_IOB_INT_SUM_HELP,
O,P_DAT-Set when a data arrives before a SOP for the same,Enable,Disable,59,1,IOB_IOB_INT_SUM_HELP,
O,NP_DAT-Set when a data arrives before a SOP for the same,Enable,Disable,60,1,IOB_IOB_INT_SUM_HELP,
O,P_EOP-Set when a EOP is followed by an EOP for the same,Enable,Disable,61,1,IOB_IOB_INT_SUM_HELP,
O,P_SOP-Set when a SOP is followed by an SOP for the same,Enable,Disable,62,1,IOB_IOB_INT_SUM_HELP,
O,NP_EOP-Set when a EOP is followed by an EOP for the same,Enable,Disable,63,1,IOB_IOB_INT_SUM_HELP,
O,NP_SOP-Set when a SOP is followed by an SOP for the same,Enable,Disable,64,1,IOB_IOB_INT_SUM_HELP,

(IOB_N2C_L2C_PRI_CNT),3,NCB To CMB L2C Priority Counter = NCB to CMB L2C Priority Counter Enable and Timer Value,IOB,IOB_IOB_N2C_L2C_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_N2C_L2C_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_N2C_L2C_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_N2C_L2C_PRI_CNT_HELP,

(IOB_N2C_RSP_PRI_CNT),3,NCB To CMB Response Priority Counter = NCB to CMB Response Priority Counter Enable and Timer,IOB,IOB_IOB_N2C_RSP_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_N2C_RSP_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_N2C_RSP_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_N2C_RSP_PRI_CNT_HELP,

(IOB_OUTB_COM_PRI_CNT),3,Commit To NCB Priority Counter = Commit to NCB Priority Counter Enable and Timer Value,IOB,IOB_IOB_OUTB_COM_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_OUTB_COM_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of NCB access priority,Enable,Disable,49,1,IOB_IOB_OUTB_COM_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_OUTB_COM_PRI_CNT_HELP,

(IOB_OUTB_CONTROL_MATCH),5,Match pattern for the outbound control to set the OUTB_MATCH_BIT.,IOB,IOB_IOB_OUTB_CONTROL_MATCH_HELP
T,Reserved-Reserved,1,38,Hex,10,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,MASK-Pattern to match on the outbound NCB.,39,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
O,EOT-Pattern to match on the outbound NCB.,Enable,Disable,47,1,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,DST-Pattern to match on the outbound NCB.,48,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_HELP,
T,SRC-Pattern to match on the outbound NCB.,56,9,Hex,3,IOB_IOB_OUTB_CONTROL_MATCH_HELP,

(IOB_OUTB_CONTROL_MATCH_ENB),5,Enables the match of the corresponding bit in the IOB_OUTB_CONTROL_MATCH reister.,IOB,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP
T,Reserved-Reserved,1,38,Hex,10,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,MASK-Pattern to match on the outbound NCB.,39,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
O,EOT-Pattern to match on the outbound NCB.,Enable,Disable,47,1,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,DST-Pattern to match on the outbound NCB.,48,8,Hex,2,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,
T,SRC-Pattern to match on the outbound NCB.,56,9,Hex,3,IOB_IOB_OUTB_CONTROL_MATCH_ENB_HELP,

(IOB_OUTB_DATA_MATCH),1,Match pattern for the outbound data to set the OUTB_MATCH_BIT.,IOB,IOB_IOB_OUTB_DATA_MATCH_HELP
T,DATA-Pattern to match on the outbound NCB.,1,64,Hex,16,IOB_IOB_OUTB_DATA_MATCH_HELP,

(IOB_OUTB_DATA_MATCH_ENB),1,Enables the match of the corresponding bit in the IOB_OUTB_DATA_MATCH reister.,IOB,IOB_IOB_OUTB_DATA_MATCH_ENB_HELP
T,DATA-Bit to enable match of.,1,64,Hex,16,IOB_IOB_OUTB_DATA_MATCH_ENB_HELP,

(IOB_OUTB_FPA_PRI_CNT),3,FPA To NCB Priority Counter = FPA Returns to NCB Priority Counter Enable and Timer Value,IOB,IOB_IOB_OUTB_FPA_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_OUTB_FPA_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of NCB access priority,Enable,Disable,49,1,IOB_IOB_OUTB_FPA_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_OUTB_FPA_PRI_CNT_HELP,

(IOB_OUTB_REQ_PRI_CNT),3,Request To NCB Priority Counter = Request to NCB Priority Counter Enable and Timer Value,IOB,IOB_IOB_OUTB_REQ_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_OUTB_REQ_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of NCB access priority,Enable,Disable,49,1,IOB_IOB_OUTB_REQ_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_OUTB_REQ_PRI_CNT_HELP,

(IOB_P2C_REQ_PRI_CNT),3,PKO To CMB Response Priority Counter = PKO to CMB Response Priority Counter Enable and Timer,IOB,IOB_IOB_P2C_REQ_PRI_CNT_HELP
T,Reserved-Reserved,1,48,Hex,12,IOB_IOB_P2C_REQ_PRI_CNT_HELP,
O,CNT_ENB-Enables the raising of CMB access priority,Enable,Disable,49,1,IOB_IOB_P2C_REQ_PRI_CNT_HELP,
T,CNT_VAL-Number of core clocks to wait before raising,50,15,Hex,4,IOB_IOB_P2C_REQ_PRI_CNT_HELP,

(IOB_PKT_ERR),3,Provides status about the failing packet recevie error.,IOB,IOB_IOB_PKT_ERR_HELP
T,Reserved-Reserved,1,52,Hex,13,IOB_IOB_PKT_ERR_HELP,
T,VPORT-When IOB_INT_SUM[3:0] bit is set this field,53,6,Hex,2,IOB_IOB_PKT_ERR_HELP,
T,PORT-When IOB_INT_SUM[3:0] bit is set this field,59,6,Hex,2,IOB_IOB_PKT_ERR_HELP,

(IOB_PP_BIST_STATUS),2,The result of the BIST run on the PPs.,IOB,IOB_IOB_PP_BIST_STATUS_HELP
T,Reserved-Reserved,1,60,Hex,15,IOB_IOB_PP_BIST_STATUS_HELP,
T,PP_BSTAT-BIST Status of PPs. Bit vector position is the number of the PP (i.e. PP0 == PP_BSTAT[0]).,61,4,Hex,1,IOB_IOB_PP_BIST_STATUS_HELP,

(IOB_TO_CMB_CREDITS),4,Controls the number of reads and writes that may be outstanding to the L2C (via the CMB).,IOB,IOB_IOB_TO_CMB_CREDITS_HELP
T,Reserved-Reserved,1,55,Hex,14,IOB_IOB_TO_CMB_CREDITS_HELP,
T,PKO_RD-Number of PKO reads that can be out to L2C where,56,3,Hex,1,IOB_IOB_TO_CMB_CREDITS_HELP,
T,NCB_RD-Number of NCB reads that can be out to L2C where,59,3,Hex,1,IOB_IOB_TO_CMB_CREDITS_HELP,
T,NCB_WR-Number of NCB/PKI writes that can be out to L2C,62,3,Hex,1,IOB_IOB_TO_CMB_CREDITS_HELP,

(IPD_1ST_MBUFF_SKIP),2,The number of words that the IPD will skip when writing the first MBUFF.,IPD,IPD_IPD_1ST_MBUFF_SKIP_HELP
T,Reserved-Reserved,1,58,Hex,15,IPD_IPD_1ST_MBUFF_SKIP_HELP,
T,SKIP_SZ-The number of 8=byte words from the top of the,59,6,Hex,2,IPD_IPD_1ST_MBUFF_SKIP_HELP,

(IPD_1ST_NEXT_PTR_BACK),2,IPD_1st_NEXT_PTR_BACK = IPD First Next Pointer Back Values,IPD,IPD_IPD_1ST_NEXT_PTR_BACK_HELP
T,Reserved-Reserved,1,60,Hex,15,IPD_IPD_1ST_NEXT_PTR_BACK_HELP,
T,BACK-Used to find head of buffer from the nxt=hdr=ptr.,61,4,Hex,1,IPD_IPD_1ST_NEXT_PTR_BACK_HELP,

(IPD_2ND_NEXT_PTR_BACK),2,Contains the Back Field for use in creating the Next Pointer Header for the First MBUF,IPD,IPD_IPD_2ND_NEXT_PTR_BACK_HELP
T,Reserved-Reserved,1,60,Hex,15,IPD_IPD_2ND_NEXT_PTR_BACK_HELP,
T,BACK-Used to find head of buffer from the nxt=hdr=ptr.,61,4,Hex,1,IPD_IPD_2ND_NEXT_PTR_BACK_HELP,

(IPD_BIST_STATUS),19,BIST Status for IPD's Memories.,IPD,IPD_IPD_BIST_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_BIST_STATUS_HELP,
O,CSR_MEM-CSR Register Memory Bist Status.,Enable,Disable,47,1,IPD_IPD_BIST_STATUS_HELP,
O,CSR_NCMD-CSR NCB Commands Memory Bist Status.,Enable,Disable,48,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_WQED-PWQ PIP WQE DONE Memory Bist Status.,Enable,Disable,49,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_WP1-PWQ WQE PAGE1 PTR Memory Bist Status.,Enable,Disable,50,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ_POW-PWQ POW MEM Memory Bist Status.,Enable,Disable,51,1,IPD_IPD_BIST_STATUS_HELP,
O,IPQ_PBE1-IPQ PBE1 Memory Bist Status.,Enable,Disable,52,1,IPD_IPD_BIST_STATUS_HELP,
O,IPQ_PBE0-IPQ PBE0 Memory Bist Status.,Enable,Disable,53,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM3-PBM3 Memory Bist Status.,Enable,Disable,54,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM2-PBM2 Memory Bist Status.,Enable,Disable,55,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM1-PBM1 Memory Bist Status.,Enable,Disable,56,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM0-PBM0 Memory Bist Status.,Enable,Disable,57,1,IPD_IPD_BIST_STATUS_HELP,
O,PBM_WORD-PBM_WORD Memory Bist Status.,Enable,Disable,58,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ1-PWQ1 Memory Bist Status.,Enable,Disable,59,1,IPD_IPD_BIST_STATUS_HELP,
O,PWQ0-PWQ0 Memory Bist Status.,Enable,Disable,60,1,IPD_IPD_BIST_STATUS_HELP,
O,PRC_OFF-PRC_OFF Memory Bist Status.,Enable,Disable,61,1,IPD_IPD_BIST_STATUS_HELP,
O,IPD_OLD-IPD_OLD Memory Bist Status.,Enable,Disable,62,1,IPD_IPD_BIST_STATUS_HELP,
O,IPD_NEW-IPD_NEW Memory Bist Status.,Enable,Disable,63,1,IPD_IPD_BIST_STATUS_HELP,
O,PWP-PWP Memory Bist Status.,Enable,Disable,64,1,IPD_IPD_BIST_STATUS_HELP,

(IPD_BP_PRT_RED_END),2,When IPD applies backpressure to a PORT and the corresponding bit in this register is set,IPD,IPD_IPD_BP_PRT_RED_END_HELP
T,Reserved-Reserved,1,16,Hex,4,IPD_IPD_BP_PRT_RED_END_HELP,
T,PRT_ENB-The port corresponding to the bit position in this,17,48,Hex,12,IPD_IPD_BP_PRT_RED_END_HELP,

(IPD_CLK_COUNT),1,Counts the number of core clocks periods since the de-asserition of reset.,IPD,IPD_IPD_CLK_COUNT_HELP
T,CLK_CNT-This counter will be zeroed when reset is applied,1,64,Hex,16,IPD_IPD_CLK_COUNT_HELP,

(IPD_CTL_STATUS),18,The number of words in a MBUFF used for packet data store.,IPD,IPD_IPD_CTL_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_CTL_STATUS_HELP,
O,USE_SOP-When '1' the SOP sent by the MAC will be used in,Enable,Disable,47,1,IPD_IPD_CTL_STATUS_HELP,
O,RST_DONE-When '0' IPD has finished reset. No access,Enable,Disable,48,1,IPD_IPD_CTL_STATUS_HELP,
O,CLKEN-Controls the conditional clocking within IPD,Enable,Disable,49,1,IPD_IPD_CTL_STATUS_HELP,
O,NO_WPTR-When set '1' the WQE pointers will not be used and,Enable,Disable,50,1,IPD_IPD_CTL_STATUS_HELP,
O,PQ_APKT-When set IPD_PORT_QOS_X_CNT WILL be incremented,Enable,Disable,51,1,IPD_IPD_CTL_STATUS_HELP,
O,PQ_NABUF-When set IPD_PORT_QOS_X_CNT WILL NOT be,Enable,Disable,52,1,IPD_IPD_CTL_STATUS_HELP,
O,IPD_FULL-When clear '0' the IPD acts normaly.,Enable,Disable,53,1,IPD_IPD_CTL_STATUS_HELP,
O,PKT_OFF-When clear '0' the IPD working normaly,Enable,Disable,54,1,IPD_IPD_CTL_STATUS_HELP,
O,LEN_M8-Setting of this bit will subtract 8 from the,Enable,Disable,55,1,IPD_IPD_CTL_STATUS_HELP,
O,RESET-When set '1' causes a reset of the IPD except,Enable,Disable,56,1,IPD_IPD_CTL_STATUS_HELP,
O,ADDPKT-When IPD_CTL_STATUS[ADDPKT] is set,Enable,Disable,57,1,IPD_IPD_CTL_STATUS_HELP,
O,NADDBUF-When IPD_CTL_STATUS[NADDBUF] is set,Enable,Disable,58,1,IPD_IPD_CTL_STATUS_HELP,
O,PKT_LEND-Changes PKT to little endian writes to L2C,Enable,Disable,59,1,IPD_IPD_CTL_STATUS_HELP,
O,WQE_LEND-Changes WQE to little endian writes to L2C,Enable,Disable,60,1,IPD_IPD_CTL_STATUS_HELP,
O,PBP_EN-Port back pressure enable. When set '1' enables,Enable,Disable,61,1,IPD_IPD_CTL_STATUS_HELP,
T,OPC_MODE-0 ==> All packet data (and next buffer pointers),62,2,Hex,1,IPD_IPD_CTL_STATUS_HELP,
O,IPD_EN-When set '1' enable the operation of the IPD.,Enable,Disable,64,1,IPD_IPD_CTL_STATUS_HELP,

(IPD_INT_ENB),13,IPD_INTERRUPT_ENB = IPD Interrupt Enable Register,IPD,IPD_IPD_INT_ENB_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_INT_ENB_HELP,
O,PQ_SUB-Allows an interrupt to be sent when the,Enable,Disable,53,1,IPD_IPD_INT_ENB_HELP,
O,PQ_ADD-Allows an interrupt to be sent when the,Enable,Disable,54,1,IPD_IPD_INT_ENB_HELP,
O,BC_OVR-Allows an interrupt to be sent when the,Enable,Disable,55,1,IPD_IPD_INT_ENB_HELP,
O,D_COLL-Allows an interrupt to be sent when the,Enable,Disable,56,1,IPD_IPD_INT_ENB_HELP,
O,C_COLL-Allows an interrupt to be sent when the,Enable,Disable,57,1,IPD_IPD_INT_ENB_HELP,
O,CC_OVR-Allows an interrupt to be sent when the,Enable,Disable,58,1,IPD_IPD_INT_ENB_HELP,
O,DC_OVR-Allows an interrupt to be sent when the,Enable,Disable,59,1,IPD_IPD_INT_ENB_HELP,
O,BP_SUB-Enables interrupts when a backpressure subtract,Enable,Disable,60,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR3-Enable parity error interrupts for bits,Enable,Disable,61,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR2-Enable parity error interrupts for bits,Enable,Disable,62,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR1-Enable parity error interrupts for bits,Enable,Disable,63,1,IPD_IPD_INT_ENB_HELP,
O,PRC_PAR0-Enable parity error interrupts for bits,Enable,Disable,64,1,IPD_IPD_INT_ENB_HELP,

(IPD_INT_SUM),13,IPD_INTERRUPT_SUM = IPD Interrupt Summary Register,IPD,IPD_IPD_INT_SUM_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_INT_SUM_HELP,
O,PQ_SUB-Set when a port=qos does an sub to the count,Enable,Disable,53,1,IPD_IPD_INT_SUM_HELP,
O,PQ_ADD-Set when a port=qos does an add to the count,Enable,Disable,54,1,IPD_IPD_INT_SUM_HELP,
O,BC_OVR-Set when the byte=count to send to IOB overflows.,Enable,Disable,55,1,IPD_IPD_INT_SUM_HELP,
O,D_COLL-Set when the packet/WQE data to be sent to IOB,Enable,Disable,56,1,IPD_IPD_INT_SUM_HELP,
O,C_COLL-Set when the packet/WQE commands to be sent to IOB,Enable,Disable,57,1,IPD_IPD_INT_SUM_HELP,
O,CC_OVR-Set when the command credits to the IOB overflow.,Enable,Disable,58,1,IPD_IPD_INT_SUM_HELP,
O,DC_OVR-Set when the data credits to the IOB overflow.,Enable,Disable,59,1,IPD_IPD_INT_SUM_HELP,
O,BP_SUB-Set when a backpressure subtract is done with a,Enable,Disable,60,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR3-Set when a parity error is dected for bits,Enable,Disable,61,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR2-Set when a parity error is dected for bits,Enable,Disable,62,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR1-Set when a parity error is dected for bits,Enable,Disable,63,1,IPD_IPD_INT_SUM_HELP,
O,PRC_PAR0-Set when a parity error is dected for bits,Enable,Disable,64,1,IPD_IPD_INT_SUM_HELP,

(IPD_NOT_1ST_MBUFF_SKIP),2,The number of words that the IPD will skip when writing any MBUFF that is not the first.,IPD,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP
T,Reserved-Reserved,1,58,Hex,15,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP,
T,SKIP_SZ-The number of 8=byte words from the top of any,59,6,Hex,2,IPD_IPD_NOT_1ST_MBUFF_SKIP_HELP,

(IPD_PACKET_MBUFF_SIZE),2,The number of words in a MBUFF used for packet data store.,IPD,IPD_IPD_PACKET_MBUFF_SIZE_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_PACKET_MBUFF_SIZE_HELP,
T,MB_SIZE-The number of 8=byte words in a MBUF.,53,12,Hex,3,IPD_IPD_PACKET_MBUFF_SIZE_HELP,

(IPD_PKT_PTR_VALID),2,The value of the packet-pointer fetched and in the valid register.,IPD,IPD_IPD_PKT_PTR_VALID_HELP
T,Reserved-Reserved,1,35,Hex,9,IPD_IPD_PKT_PTR_VALID_HELP,
T,PTR-Pointer value.,36,29,Hex,8,IPD_IPD_PKT_PTR_VALID_HELP,

(IPD_PORT0_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT0_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT0_BP_PAGE_CNT_HELP,

(IPD_PORT1_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT1_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT1_BP_PAGE_CNT_HELP,

(IPD_PORT2_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT2_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT2_BP_PAGE_CNT_HELP,

(IPD_PORT3_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT3_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT3_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT3_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT3_BP_PAGE_CNT_HELP,

(IPD_PORT16_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT16_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT16_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT16_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT16_BP_PAGE_CNT_HELP,

(IPD_PORT17_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT17_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT17_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT17_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT17_BP_PAGE_CNT_HELP,

(IPD_PORT18_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT18_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT18_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT18_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT18_BP_PAGE_CNT_HELP,

(IPD_PORT19_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT19_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT19_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT19_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT19_BP_PAGE_CNT_HELP,

(IPD_PORT24_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT24_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT24_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT24_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT24_BP_PAGE_CNT_HELP,

(IPD_PORT32_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT32_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT32_BP_PAGE_CNT_HELP,

(IPD_PORT33_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT33_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT33_BP_PAGE_CNT_HELP,

(IPD_PORT34_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT34_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT34_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT34_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT34_BP_PAGE_CNT_HELP,

(IPD_PORT35_BP_PAGE_CNT),3,IPD_PORTX_BP_PAGE_CNT = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT35_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT35_BP_PAGE_CNT_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT35_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT35_BP_PAGE_CNT_HELP,

(IPD_PORT36_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT36_BP_PAGE_CNT2_HELP,

(IPD_PORT37_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT37_BP_PAGE_CNT2_HELP,

(IPD_PORT38_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT38_BP_PAGE_CNT2_HELP,

(IPD_PORT39_BP_PAGE_CNT2),3,IPD_PORTX_BP_PAGE_CNT2 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT39_BP_PAGE_CNT2_HELP,

(IPD_PORT40_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT40_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT40_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT40_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT40_BP_PAGE_CNT3_HELP,

(IPD_PORT41_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT41_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT41_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT41_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT41_BP_PAGE_CNT3_HELP,

(IPD_PORT42_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT42_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT42_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT42_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT42_BP_PAGE_CNT3_HELP,

(IPD_PORT43_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT43_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT43_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT43_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT43_BP_PAGE_CNT3_HELP,

(IPD_PORT44_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT44_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT44_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT44_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT44_BP_PAGE_CNT3_HELP,

(IPD_PORT45_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT45_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT45_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT45_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT45_BP_PAGE_CNT3_HELP,

(IPD_PORT46_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT46_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT46_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT46_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT46_BP_PAGE_CNT3_HELP,

(IPD_PORT47_BP_PAGE_CNT3),3,IPD_PORTX_BP_PAGE_CNT3 = IPD Port Backpressure Page Count,IPD,IPD_IPD_PORT47_BP_PAGE_CNT3_HELP
T,Reserved-Reserved,1,46,Hex,12,IPD_IPD_PORT47_BP_PAGE_CNT3_HELP,
O,BP_ENB-When set '1' BP will be applied if '0' BP will,Enable,Disable,47,1,IPD_IPD_PORT47_BP_PAGE_CNT3_HELP,
T,PAGE_CNT-The number of page pointers assigned to,48,17,Hex,5,IPD_IPD_PORT47_BP_PAGE_CNT3_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR36),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR36_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR36_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR36_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR37),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR37_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR37_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR37_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR38),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR38_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR38_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR38_HELP,

(IPD_PORT_BP_COUNTERS2_PAIR39),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS2_PAIR39_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS2_PAIR39_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS2_PAIR39_HELP,

(IPD_PORT_BP_COUNTERS3_PAIR40),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS3_PAIR40_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS3_PAIR40_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS3_PAIR40_HELP,

(IPD_PORT_BP_COUNTERS3_PAIR41),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS3_PAIR41_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS3_PAIR41_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS3_PAIR41_HELP,

(IPD_PORT_BP_COUNTERS3_PAIR42),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS3_PAIR42_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS3_PAIR42_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS3_PAIR42_HELP,

(IPD_PORT_BP_COUNTERS3_PAIR43),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS3_PAIR43_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS3_PAIR43_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS3_PAIR43_HELP,

(IPD_PORT_BP_COUNTERS4_PAIR44),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS4_PAIR44_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS4_PAIR44_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS4_PAIR44_HELP,

(IPD_PORT_BP_COUNTERS4_PAIR45),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS4_PAIR45_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS4_PAIR45_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS4_PAIR45_HELP,

(IPD_PORT_BP_COUNTERS4_PAIR46),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS4_PAIR46_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS4_PAIR46_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS4_PAIR46_HELP,

(IPD_PORT_BP_COUNTERS4_PAIR47),2,See also IPD_PORT_BP_COUNTERS_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS4_PAIR47_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS4_PAIR47_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS4_PAIR47_HELP,

(IPD_PORT_BP_COUNTERS_PAIR0),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR0_HELP,

(IPD_PORT_BP_COUNTERS_PAIR1),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR1_HELP,

(IPD_PORT_BP_COUNTERS_PAIR2),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR2_HELP,

(IPD_PORT_BP_COUNTERS_PAIR3),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR3_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR3_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR3_HELP,

(IPD_PORT_BP_COUNTERS_PAIR16),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR16_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR16_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR16_HELP,

(IPD_PORT_BP_COUNTERS_PAIR17),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR17_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR17_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR17_HELP,

(IPD_PORT_BP_COUNTERS_PAIR18),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR18_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR18_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR18_HELP,

(IPD_PORT_BP_COUNTERS_PAIR19),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR19_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR19_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR19_HELP,

(IPD_PORT_BP_COUNTERS_PAIR24),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR24_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR24_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR24_HELP,

(IPD_PORT_BP_COUNTERS_PAIR32),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR32_HELP,

(IPD_PORT_BP_COUNTERS_PAIR33),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR33_HELP,

(IPD_PORT_BP_COUNTERS_PAIR34),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR34_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR34_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR34_HELP,

(IPD_PORT_BP_COUNTERS_PAIR35),2,See also IPD_PORT_BP_COUNTERS2_PAIRX,IPD,IPD_IPD_PORT_BP_COUNTERS_PAIR35_HELP
T,Reserved-Reserved,1,39,Hex,10,IPD_IPD_PORT_BP_COUNTERS_PAIR35_HELP,
T,CNT_VAL-Number of MBUFs being used by data on this port.,40,25,Hex,7,IPD_IPD_PORT_BP_COUNTERS_PAIR35_HELP,

(IPD_PORT_QOS_0_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_0_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_0_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_0_CNT_HELP,

(IPD_PORT_QOS_1_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_1_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_1_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_1_CNT_HELP,

(IPD_PORT_QOS_2_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_2_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_2_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_2_CNT_HELP,

(IPD_PORT_QOS_3_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_3_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_3_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_3_CNT_HELP,

(IPD_PORT_QOS_4_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_4_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_4_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_4_CNT_HELP,

(IPD_PORT_QOS_5_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_5_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_5_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_5_CNT_HELP,

(IPD_PORT_QOS_6_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_6_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_6_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_6_CNT_HELP,

(IPD_PORT_QOS_7_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_7_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_7_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_7_CNT_HELP,

(IPD_PORT_QOS_8_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_8_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_8_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_8_CNT_HELP,

(IPD_PORT_QOS_9_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_9_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_9_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_9_CNT_HELP,

(IPD_PORT_QOS_10_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_10_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_10_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_10_CNT_HELP,

(IPD_PORT_QOS_11_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_11_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_11_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_11_CNT_HELP,

(IPD_PORT_QOS_12_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_12_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_12_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_12_CNT_HELP,

(IPD_PORT_QOS_13_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_13_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_13_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_13_CNT_HELP,

(IPD_PORT_QOS_14_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_14_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_14_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_14_CNT_HELP,

(IPD_PORT_QOS_15_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_15_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_15_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_15_CNT_HELP,

(IPD_PORT_QOS_16_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_16_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_16_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_16_CNT_HELP,

(IPD_PORT_QOS_17_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_17_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_17_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_17_CNT_HELP,

(IPD_PORT_QOS_18_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_18_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_18_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_18_CNT_HELP,

(IPD_PORT_QOS_19_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_19_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_19_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_19_CNT_HELP,

(IPD_PORT_QOS_20_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_20_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_20_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_20_CNT_HELP,

(IPD_PORT_QOS_21_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_21_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_21_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_21_CNT_HELP,

(IPD_PORT_QOS_22_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_22_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_22_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_22_CNT_HELP,

(IPD_PORT_QOS_23_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_23_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_23_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_23_CNT_HELP,

(IPD_PORT_QOS_24_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_24_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_24_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_24_CNT_HELP,

(IPD_PORT_QOS_25_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_25_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_25_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_25_CNT_HELP,

(IPD_PORT_QOS_26_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_26_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_26_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_26_CNT_HELP,

(IPD_PORT_QOS_27_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_27_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_27_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_27_CNT_HELP,

(IPD_PORT_QOS_28_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_28_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_28_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_28_CNT_HELP,

(IPD_PORT_QOS_29_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_29_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_29_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_29_CNT_HELP,

(IPD_PORT_QOS_30_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_30_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_30_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_30_CNT_HELP,

(IPD_PORT_QOS_31_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_31_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_31_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_31_CNT_HELP,

(IPD_PORT_QOS_128_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_128_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_128_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_128_CNT_HELP,

(IPD_PORT_QOS_129_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_129_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_129_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_129_CNT_HELP,

(IPD_PORT_QOS_130_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_130_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_130_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_130_CNT_HELP,

(IPD_PORT_QOS_131_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_131_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_131_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_131_CNT_HELP,

(IPD_PORT_QOS_132_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_132_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_132_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_132_CNT_HELP,

(IPD_PORT_QOS_133_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_133_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_133_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_133_CNT_HELP,

(IPD_PORT_QOS_134_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_134_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_134_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_134_CNT_HELP,

(IPD_PORT_QOS_135_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_135_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_135_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_135_CNT_HELP,

(IPD_PORT_QOS_136_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_136_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_136_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_136_CNT_HELP,

(IPD_PORT_QOS_137_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_137_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_137_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_137_CNT_HELP,

(IPD_PORT_QOS_138_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_138_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_138_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_138_CNT_HELP,

(IPD_PORT_QOS_139_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_139_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_139_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_139_CNT_HELP,

(IPD_PORT_QOS_140_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_140_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_140_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_140_CNT_HELP,

(IPD_PORT_QOS_141_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_141_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_141_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_141_CNT_HELP,

(IPD_PORT_QOS_142_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_142_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_142_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_142_CNT_HELP,

(IPD_PORT_QOS_143_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_143_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_143_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_143_CNT_HELP,

(IPD_PORT_QOS_144_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_144_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_144_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_144_CNT_HELP,

(IPD_PORT_QOS_145_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_145_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_145_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_145_CNT_HELP,

(IPD_PORT_QOS_146_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_146_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_146_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_146_CNT_HELP,

(IPD_PORT_QOS_147_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_147_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_147_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_147_CNT_HELP,

(IPD_PORT_QOS_148_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_148_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_148_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_148_CNT_HELP,

(IPD_PORT_QOS_149_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_149_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_149_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_149_CNT_HELP,

(IPD_PORT_QOS_150_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_150_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_150_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_150_CNT_HELP,

(IPD_PORT_QOS_151_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_151_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_151_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_151_CNT_HELP,

(IPD_PORT_QOS_152_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_152_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_152_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_152_CNT_HELP,

(IPD_PORT_QOS_153_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_153_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_153_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_153_CNT_HELP,

(IPD_PORT_QOS_154_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_154_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_154_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_154_CNT_HELP,

(IPD_PORT_QOS_155_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_155_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_155_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_155_CNT_HELP,

(IPD_PORT_QOS_156_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_156_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_156_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_156_CNT_HELP,

(IPD_PORT_QOS_157_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_157_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_157_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_157_CNT_HELP,

(IPD_PORT_QOS_158_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_158_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_158_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_158_CNT_HELP,

(IPD_PORT_QOS_159_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_159_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_159_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_159_CNT_HELP,

(IPD_PORT_QOS_192_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_192_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_192_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_192_CNT_HELP,

(IPD_PORT_QOS_193_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_193_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_193_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_193_CNT_HELP,

(IPD_PORT_QOS_194_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_194_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_194_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_194_CNT_HELP,

(IPD_PORT_QOS_195_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_195_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_195_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_195_CNT_HELP,

(IPD_PORT_QOS_196_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_196_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_196_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_196_CNT_HELP,

(IPD_PORT_QOS_197_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_197_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_197_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_197_CNT_HELP,

(IPD_PORT_QOS_198_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_198_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_198_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_198_CNT_HELP,

(IPD_PORT_QOS_199_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_199_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_199_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_199_CNT_HELP,

(IPD_PORT_QOS_256_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_256_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_256_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_256_CNT_HELP,

(IPD_PORT_QOS_257_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_257_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_257_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_257_CNT_HELP,

(IPD_PORT_QOS_258_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_258_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_258_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_258_CNT_HELP,

(IPD_PORT_QOS_259_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_259_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_259_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_259_CNT_HELP,

(IPD_PORT_QOS_260_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_260_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_260_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_260_CNT_HELP,

(IPD_PORT_QOS_261_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_261_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_261_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_261_CNT_HELP,

(IPD_PORT_QOS_262_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_262_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_262_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_262_CNT_HELP,

(IPD_PORT_QOS_263_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_263_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_263_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_263_CNT_HELP,

(IPD_PORT_QOS_264_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_264_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_264_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_264_CNT_HELP,

(IPD_PORT_QOS_265_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_265_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_265_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_265_CNT_HELP,

(IPD_PORT_QOS_266_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_266_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_266_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_266_CNT_HELP,

(IPD_PORT_QOS_267_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_267_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_267_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_267_CNT_HELP,

(IPD_PORT_QOS_268_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_268_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_268_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_268_CNT_HELP,

(IPD_PORT_QOS_269_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_269_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_269_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_269_CNT_HELP,

(IPD_PORT_QOS_270_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_270_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_270_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_270_CNT_HELP,

(IPD_PORT_QOS_271_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_271_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_271_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_271_CNT_HELP,

(IPD_PORT_QOS_272_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_272_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_272_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_272_CNT_HELP,

(IPD_PORT_QOS_273_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_273_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_273_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_273_CNT_HELP,

(IPD_PORT_QOS_274_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_274_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_274_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_274_CNT_HELP,

(IPD_PORT_QOS_275_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_275_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_275_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_275_CNT_HELP,

(IPD_PORT_QOS_276_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_276_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_276_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_276_CNT_HELP,

(IPD_PORT_QOS_277_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_277_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_277_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_277_CNT_HELP,

(IPD_PORT_QOS_278_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_278_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_278_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_278_CNT_HELP,

(IPD_PORT_QOS_279_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_279_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_279_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_279_CNT_HELP,

(IPD_PORT_QOS_280_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_280_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_280_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_280_CNT_HELP,

(IPD_PORT_QOS_281_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_281_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_281_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_281_CNT_HELP,

(IPD_PORT_QOS_282_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_282_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_282_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_282_CNT_HELP,

(IPD_PORT_QOS_283_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_283_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_283_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_283_CNT_HELP,

(IPD_PORT_QOS_284_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_284_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_284_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_284_CNT_HELP,

(IPD_PORT_QOS_285_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_285_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_285_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_285_CNT_HELP,

(IPD_PORT_QOS_286_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_286_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_286_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_286_CNT_HELP,

(IPD_PORT_QOS_287_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_287_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_287_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_287_CNT_HELP,

(IPD_PORT_QOS_288_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_288_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_288_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_288_CNT_HELP,

(IPD_PORT_QOS_289_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_289_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_289_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_289_CNT_HELP,

(IPD_PORT_QOS_290_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_290_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_290_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_290_CNT_HELP,

(IPD_PORT_QOS_291_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_291_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_291_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_291_CNT_HELP,

(IPD_PORT_QOS_292_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_292_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_292_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_292_CNT_HELP,

(IPD_PORT_QOS_293_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_293_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_293_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_293_CNT_HELP,

(IPD_PORT_QOS_294_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_294_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_294_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_294_CNT_HELP,

(IPD_PORT_QOS_295_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_295_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_295_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_295_CNT_HELP,

(IPD_PORT_QOS_296_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_296_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_296_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_296_CNT_HELP,

(IPD_PORT_QOS_297_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_297_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_297_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_297_CNT_HELP,

(IPD_PORT_QOS_298_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_298_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_298_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_298_CNT_HELP,

(IPD_PORT_QOS_299_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_299_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_299_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_299_CNT_HELP,

(IPD_PORT_QOS_300_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_300_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_300_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_300_CNT_HELP,

(IPD_PORT_QOS_301_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_301_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_301_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_301_CNT_HELP,

(IPD_PORT_QOS_302_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_302_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_302_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_302_CNT_HELP,

(IPD_PORT_QOS_303_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_303_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_303_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_303_CNT_HELP,

(IPD_PORT_QOS_304_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_304_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_304_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_304_CNT_HELP,

(IPD_PORT_QOS_305_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_305_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_305_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_305_CNT_HELP,

(IPD_PORT_QOS_306_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_306_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_306_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_306_CNT_HELP,

(IPD_PORT_QOS_307_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_307_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_307_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_307_CNT_HELP,

(IPD_PORT_QOS_308_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_308_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_308_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_308_CNT_HELP,

(IPD_PORT_QOS_309_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_309_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_309_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_309_CNT_HELP,

(IPD_PORT_QOS_310_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_310_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_310_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_310_CNT_HELP,

(IPD_PORT_QOS_311_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_311_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_311_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_311_CNT_HELP,

(IPD_PORT_QOS_312_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_312_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_312_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_312_CNT_HELP,

(IPD_PORT_QOS_313_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_313_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_313_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_313_CNT_HELP,

(IPD_PORT_QOS_314_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_314_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_314_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_314_CNT_HELP,

(IPD_PORT_QOS_315_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_315_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_315_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_315_CNT_HELP,

(IPD_PORT_QOS_316_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_316_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_316_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_316_CNT_HELP,

(IPD_PORT_QOS_317_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_317_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_317_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_317_CNT_HELP,

(IPD_PORT_QOS_318_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_318_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_318_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_318_CNT_HELP,

(IPD_PORT_QOS_319_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_319_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_319_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_319_CNT_HELP,

(IPD_PORT_QOS_320_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_320_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_320_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_320_CNT_HELP,

(IPD_PORT_QOS_321_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_321_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_321_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_321_CNT_HELP,

(IPD_PORT_QOS_322_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_322_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_322_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_322_CNT_HELP,

(IPD_PORT_QOS_323_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_323_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_323_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_323_CNT_HELP,

(IPD_PORT_QOS_324_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_324_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_324_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_324_CNT_HELP,

(IPD_PORT_QOS_325_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_325_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_325_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_325_CNT_HELP,

(IPD_PORT_QOS_326_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_326_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_326_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_326_CNT_HELP,

(IPD_PORT_QOS_327_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_327_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_327_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_327_CNT_HELP,

(IPD_PORT_QOS_328_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_328_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_328_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_328_CNT_HELP,

(IPD_PORT_QOS_329_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_329_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_329_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_329_CNT_HELP,

(IPD_PORT_QOS_330_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_330_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_330_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_330_CNT_HELP,

(IPD_PORT_QOS_331_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_331_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_331_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_331_CNT_HELP,

(IPD_PORT_QOS_332_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_332_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_332_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_332_CNT_HELP,

(IPD_PORT_QOS_333_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_333_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_333_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_333_CNT_HELP,

(IPD_PORT_QOS_334_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_334_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_334_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_334_CNT_HELP,

(IPD_PORT_QOS_335_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_335_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_335_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_335_CNT_HELP,

(IPD_PORT_QOS_336_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_336_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_336_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_336_CNT_HELP,

(IPD_PORT_QOS_337_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_337_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_337_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_337_CNT_HELP,

(IPD_PORT_QOS_338_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_338_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_338_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_338_CNT_HELP,

(IPD_PORT_QOS_339_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_339_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_339_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_339_CNT_HELP,

(IPD_PORT_QOS_340_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_340_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_340_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_340_CNT_HELP,

(IPD_PORT_QOS_341_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_341_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_341_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_341_CNT_HELP,

(IPD_PORT_QOS_342_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_342_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_342_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_342_CNT_HELP,

(IPD_PORT_QOS_343_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_343_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_343_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_343_CNT_HELP,

(IPD_PORT_QOS_344_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_344_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_344_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_344_CNT_HELP,

(IPD_PORT_QOS_345_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_345_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_345_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_345_CNT_HELP,

(IPD_PORT_QOS_346_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_346_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_346_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_346_CNT_HELP,

(IPD_PORT_QOS_347_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_347_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_347_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_347_CNT_HELP,

(IPD_PORT_QOS_348_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_348_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_348_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_348_CNT_HELP,

(IPD_PORT_QOS_349_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_349_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_349_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_349_CNT_HELP,

(IPD_PORT_QOS_350_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_350_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_350_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_350_CNT_HELP,

(IPD_PORT_QOS_351_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_351_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_351_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_351_CNT_HELP,

(IPD_PORT_QOS_352_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_352_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_352_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_352_CNT_HELP,

(IPD_PORT_QOS_353_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_353_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_353_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_353_CNT_HELP,

(IPD_PORT_QOS_354_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_354_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_354_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_354_CNT_HELP,

(IPD_PORT_QOS_355_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_355_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_355_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_355_CNT_HELP,

(IPD_PORT_QOS_356_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_356_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_356_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_356_CNT_HELP,

(IPD_PORT_QOS_357_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_357_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_357_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_357_CNT_HELP,

(IPD_PORT_QOS_358_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_358_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_358_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_358_CNT_HELP,

(IPD_PORT_QOS_359_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_359_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_359_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_359_CNT_HELP,

(IPD_PORT_QOS_360_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_360_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_360_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_360_CNT_HELP,

(IPD_PORT_QOS_361_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_361_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_361_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_361_CNT_HELP,

(IPD_PORT_QOS_362_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_362_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_362_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_362_CNT_HELP,

(IPD_PORT_QOS_363_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_363_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_363_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_363_CNT_HELP,

(IPD_PORT_QOS_364_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_364_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_364_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_364_CNT_HELP,

(IPD_PORT_QOS_365_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_365_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_365_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_365_CNT_HELP,

(IPD_PORT_QOS_366_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_366_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_366_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_366_CNT_HELP,

(IPD_PORT_QOS_367_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_367_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_367_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_367_CNT_HELP,

(IPD_PORT_QOS_368_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_368_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_368_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_368_CNT_HELP,

(IPD_PORT_QOS_369_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_369_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_369_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_369_CNT_HELP,

(IPD_PORT_QOS_370_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_370_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_370_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_370_CNT_HELP,

(IPD_PORT_QOS_371_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_371_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_371_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_371_CNT_HELP,

(IPD_PORT_QOS_372_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_372_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_372_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_372_CNT_HELP,

(IPD_PORT_QOS_373_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_373_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_373_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_373_CNT_HELP,

(IPD_PORT_QOS_374_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_374_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_374_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_374_CNT_HELP,

(IPD_PORT_QOS_375_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_375_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_375_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_375_CNT_HELP,

(IPD_PORT_QOS_376_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_376_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_376_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_376_CNT_HELP,

(IPD_PORT_QOS_377_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_377_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_377_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_377_CNT_HELP,

(IPD_PORT_QOS_378_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_378_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_378_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_378_CNT_HELP,

(IPD_PORT_QOS_379_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_379_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_379_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_379_CNT_HELP,

(IPD_PORT_QOS_380_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_380_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_380_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_380_CNT_HELP,

(IPD_PORT_QOS_381_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_381_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_381_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_381_CNT_HELP,

(IPD_PORT_QOS_382_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_382_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_382_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_382_CNT_HELP,

(IPD_PORT_QOS_383_CNT),2,IPD_PORT_QOS_X_CNT = IPD PortX QOS-0 Count,IPD,IPD_IPD_PORT_QOS_383_CNT_HELP
T,WMARK-When the field CNT after being modified is equal to,1,32,Hex,8,IPD_IPD_PORT_QOS_383_CNT_HELP,
T,CNT-The packet related count that is incremented as,33,32,Hex,8,IPD_IPD_PORT_QOS_383_CNT_HELP,

(IPD_PORT_QOS_INT0),1,See the description for IPD_PORT_QOS_X_CNT,IPD,IPD_IPD_PORT_QOS_INT0_HELP
T,INTR-Interrupt bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT0_HELP,

(IPD_PORT_QOS_INT2),1,See the description for IPD_PORT_QOS_X_CNT,IPD,IPD_IPD_PORT_QOS_INT2_HELP
T,INTR-Interrupt bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT2_HELP,

(IPD_PORT_QOS_INT3),1,See the description for IPD_PORT_QOS_X_CNT,IPD,IPD_IPD_PORT_QOS_INT3_HELP
T,INTR-Interrupt bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT3_HELP,

(IPD_PORT_QOS_INT4),1,See the description for IPD_PORT_QOS_X_CNT,IPD,IPD_IPD_PORT_QOS_INT4_HELP
T,INTR-Interrupt bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT4_HELP,

(IPD_PORT_QOS_INT_ENB0),1,"When the IPD_PORT_QOS_INTX[\#] is '1' and IPD_PORT_QOS_INT_ENBX[\#] is '1' a interrupt will be,IPD,IPD_IPD_PORT_QOS_INT_ENB0_HELP
T,ENB-Enable bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT_ENB0_HELP,

(IPD_PORT_QOS_INT_ENB2),1,"When the IPD_PORT_QOS_INTX[\#] is '1' and IPD_PORT_QOS_INT_ENBX[\#] is '1' a interrupt will be,IPD,IPD_IPD_PORT_QOS_INT_ENB2_HELP
T,ENB-Enable bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT_ENB2_HELP,

(IPD_PORT_QOS_INT_ENB3),1,"When the IPD_PORT_QOS_INTX[\#] is '1' and IPD_PORT_QOS_INT_ENBX[\#] is '1' a interrupt will be,IPD,IPD_IPD_PORT_QOS_INT_ENB3_HELP
T,ENB-Enable bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT_ENB3_HELP,

(IPD_PORT_QOS_INT_ENB4),1,"When the IPD_PORT_QOS_INTX[\#] is '1' and IPD_PORT_QOS_INT_ENBX[\#] is '1' a interrupt will be,IPD,IPD_IPD_PORT_QOS_INT_ENB4_HELP
T,ENB-Enable bits.,1,64,Hex,16,IPD_IPD_PORT_QOS_INT_ENB4_HELP,

(IPD_PRC_HOLD_PTR_FIFO_CTL),6,Allows reading of the Page-Pointers stored in the IPD's PRC Holding Fifo.,IPD,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,25,Hex,7,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,MAX_PKT-Maximum number of Packet=Pointers that COULD be,26,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,PRADDR-Present Packet=Pointer read address.,29,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,PTR-The output of the prc=holding=fifo.,32,29,Hex,8,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable that controls the,Enable,Disable,61,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the holding.,62,3,Hex,1,IPD_IPD_PRC_HOLD_PTR_FIFO_CTL_HELP,

(IPD_PRC_PORT_PTR_FIFO_CTL),5,Allows reading of the Page-Pointers stored in the IPD's PRC PORT Fifo.,IPD,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,20,Hex,5,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,MAX_PKT-Maximum number of Packet=Pointers that are in,21,7,Hex,2,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,PTR-The output of the prc=port=ptr=fifo.,28,29,Hex,8,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable to the read port of the,Enable,Disable,57,1,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the port,58,7,Hex,2,IPD_IPD_PRC_PORT_PTR_FIFO_CTL_HELP,

(IPD_PTR_COUNT),6,Shows the number of WQE and Packet Page Pointers stored in the IPD.,IPD,IPD_IPD_PTR_COUNT_HELP
T,Reserved-Reserved,1,45,Hex,12,IPD_IPD_PTR_COUNT_HELP,
O,PKTV_CNT-PKT Ptr Valid.,Enable,Disable,46,1,IPD_IPD_PTR_COUNT_HELP,
O,WQEV_CNT-WQE Ptr Valid. This value is '1' when a WQE,Enable,Disable,47,1,IPD_IPD_PTR_COUNT_HELP,
T,PFIF_CNT-See PKT_PCNT.,48,3,Hex,1,IPD_IPD_PTR_COUNT_HELP,
T,PKT_PCNT-This value plus PFIF_CNT plus,51,7,Hex,2,IPD_IPD_PTR_COUNT_HELP,
T,WQE_PCNT-Number of page pointers for WQE storage that are,58,7,Hex,2,IPD_IPD_PTR_COUNT_HELP,

(IPD_PWP_PTR_FIFO_CTL),7,Allows reading of the Page-Pointers stored in the IPD's PWP Fifo.,IPD,IPD_IPD_PWP_PTR_FIFO_CTL_HELP
T,Reserved-Reserved,1,3,Hex,1,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,MAX_CNTS-Maximum number of Packet=Pointers or WQE=Pointers,4,7,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,WRADDR-Present FIFO WQE Read address.,11,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,PRADDR-Present FIFO Packet Read address.,19,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,PTR-The output of the pwp_fifo.,27,29,Hex,8,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
O,CENA-Active low Chip Enable to the read port of the,Enable,Disable,56,1,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,
T,RADDR-Sets the address to read from in the pwp_fifo.,57,8,Hex,2,IPD_IPD_PWP_PTR_FIFO_CTL_HELP,

(IPD_QOS0_RED_MARKS),2,Set the pass-drop marks for qos level.,IPD,IPD_IPD_QOS0_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS0_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS0_RED_MARKS_HELP,

(IPD_QOS1_RED_MARKS),2,Set the pass-drop marks for qos level.,IPD,IPD_IPD_QOS1_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS1_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS1_RED_MARKS_HELP,

(IPD_QOS2_RED_MARKS),2,Set the pass-drop marks for qos level.,IPD,IPD_IPD_QOS2_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS2_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS2_RED_MARKS_HELP,

(IPD_QOS3_RED_MARKS),2,Set the pass-drop marks for qos level.,IPD,IPD_IPD_QOS3_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS3_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS3_RED_MARKS_HELP,

(IPD_QOS4_RED_MARKS),2,Set the pass-drop marks for qos level.,IPD,IPD_IPD_QOS4_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS4_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS4_RED_MARKS_HELP,

(IPD_QOS5_RED_MARKS),2,Set the pass-drop marks for qos level.,IPD,IPD_IPD_QOS5_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS5_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS5_RED_MARKS_HELP,

(IPD_QOS6_RED_MARKS),2,Set the pass-drop marks for qos level.,IPD,IPD_IPD_QOS6_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS6_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS6_RED_MARKS_HELP,

(IPD_QOS7_RED_MARKS),2,Set the pass-drop marks for qos level.,IPD,IPD_IPD_QOS7_RED_MARKS_HELP
T,DROP-Packets will be dropped when the average value of,1,32,Hex,8,IPD_IPD_QOS7_RED_MARKS_HELP,
T,PASS-Packets will be passed when the average value of,33,32,Hex,8,IPD_IPD_QOS7_RED_MARKS_HELP,

(IPD_QUE0_FREE_PAGE_CNT),2,Number of Free-Page Pointer that are available for use in the FPA for Queue-0.,IPD,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP,
T,Q0_PCNT-Number of Queue=0 Page Pointers Available.,33,32,Hex,8,IPD_IPD_QUE0_FREE_PAGE_CNT_HELP,

(IPD_RED_PORT_ENABLE),3,Set the pass-drop marks for qos level.,IPD,IPD_IPD_RED_PORT_ENABLE_HELP
T,PRB_DLY-Number (core clocks periods + 68) * 8 to wait,1,14,Hex,4,IPD_IPD_RED_PORT_ENABLE_HELP,
T,AVG_DLY-Number (core clocks periods + 10) * 8 to wait,15,14,Hex,4,IPD_IPD_RED_PORT_ENABLE_HELP,
T,PRT_ENB-The bit position will enable the corresponding,29,36,Hex,9,IPD_IPD_RED_PORT_ENABLE_HELP,

(IPD_RED_PORT_ENABLE2),2,Set the pass-drop marks for qos level.,IPD,IPD_IPD_RED_PORT_ENABLE2_HELP
T,Reserved-Reserved,1,52,Hex,13,IPD_IPD_RED_PORT_ENABLE2_HELP,
T,PRT_ENB-Bits 11=0 corresponds to ports 47=36. These bits,53,12,Hex,3,IPD_IPD_RED_PORT_ENABLE2_HELP,

(IPD_RED_QUE0_PARAM),5,Value control the Passing and Dropping of packets by the red engine for QOS Level-0.,IPD,IPD_IPD_RED_QUE0_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE0_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE0_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE0_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE0_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE0_PARAM_HELP,

(IPD_RED_QUE1_PARAM),5,Value control the Passing and Dropping of packets by the red engine for QOS Level-0.,IPD,IPD_IPD_RED_QUE1_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE1_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE1_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE1_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE1_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE1_PARAM_HELP,

(IPD_RED_QUE2_PARAM),5,Value control the Passing and Dropping of packets by the red engine for QOS Level-0.,IPD,IPD_IPD_RED_QUE2_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE2_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE2_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE2_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE2_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE2_PARAM_HELP,

(IPD_RED_QUE3_PARAM),5,Value control the Passing and Dropping of packets by the red engine for QOS Level-0.,IPD,IPD_IPD_RED_QUE3_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE3_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE3_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE3_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE3_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE3_PARAM_HELP,

(IPD_RED_QUE4_PARAM),5,Value control the Passing and Dropping of packets by the red engine for QOS Level-0.,IPD,IPD_IPD_RED_QUE4_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE4_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE4_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE4_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE4_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE4_PARAM_HELP,

(IPD_RED_QUE5_PARAM),5,Value control the Passing and Dropping of packets by the red engine for QOS Level-0.,IPD,IPD_IPD_RED_QUE5_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE5_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE5_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE5_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE5_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE5_PARAM_HELP,

(IPD_RED_QUE6_PARAM),5,Value control the Passing and Dropping of packets by the red engine for QOS Level-0.,IPD,IPD_IPD_RED_QUE6_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE6_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE6_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE6_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE6_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE6_PARAM_HELP,

(IPD_RED_QUE7_PARAM),5,Value control the Passing and Dropping of packets by the red engine for QOS Level-0.,IPD,IPD_IPD_RED_QUE7_PARAM_HELP
T,Reserved-Reserved,1,15,Hex,4,IPD_IPD_RED_QUE7_PARAM_HELP,
O,USE_PCNT-When set '1' red will use the actual Packet=Page,Enable,Disable,16,1,IPD_IPD_RED_QUE7_PARAM_HELP,
T,NEW_CON-This value is used control how much of the present,17,8,Hex,2,IPD_IPD_RED_QUE7_PARAM_HELP,
T,AVG_CON-This value is used control how much of the present,25,8,Hex,2,IPD_IPD_RED_QUE7_PARAM_HELP,
T,PRB_CON-Used in computing the probability of a packet being,33,32,Hex,8,IPD_IPD_RED_QUE7_PARAM_HELP,

(IPD_SUB_PORT_BP_PAGE_CNT),3,Will add the value to the indicated port count register the number of pages supplied. The,IPD,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP
T,Reserved-Reserved,1,33,Hex,9,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,
T,PORT-The port to add the PAGE_CNT field to.,34,6,Hex,2,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,
T,PAGE_CNT-The number of page pointers to add to,40,25,Hex,7,IPD_IPD_SUB_PORT_BP_PAGE_CNT_HELP,

(IPD_SUB_PORT_FCS),4,When set '1' the port corresponding to the bit set will subtract 4 bytes from the end of,IPD,IPD_IPD_SUB_PORT_FCS_HELP
T,Reserved-Reserved,1,24,Hex,6,IPD_IPD_SUB_PORT_FCS_HELP,
T,PORT_BIT2-When set '1' the port corresponding to the bit,25,4,Hex,1,IPD_IPD_SUB_PORT_FCS_HELP,
T,Reserved-Reserved,29,4,Hex,1,IPD_IPD_SUB_PORT_FCS_HELP,
T,PORT_BIT-When set '1' the port corresponding to the bit,33,32,Hex,8,IPD_IPD_SUB_PORT_FCS_HELP,

(IPD_SUB_PORT_QOS_CNT),3,Will add the value (CNT) to the indicated Port-QOS register (PORT_QOS). The value added must,IPD,IPD_IPD_SUB_PORT_QOS_CNT_HELP
T,Reserved-Reserved,1,23,Hex,6,IPD_IPD_SUB_PORT_QOS_CNT_HELP,
T,PORT_QOS-The port to add the CNT field to.,24,9,Hex,3,IPD_IPD_SUB_PORT_QOS_CNT_HELP,
T,CNT-The value to be added to the register selected,33,32,Hex,8,IPD_IPD_SUB_PORT_QOS_CNT_HELP,

(IPD_WQE_FPA_QUEUE),2,Which FPA Queue (0-7) to fetch page-pointers from for WQE's,IPD,IPD_IPD_WQE_FPA_QUEUE_HELP
T,Reserved-Reserved,1,61,Hex,16,IPD_IPD_WQE_FPA_QUEUE_HELP,
T,WQE_POOL-Which FPA Queue to fetch page=pointers,62,3,Hex,1,IPD_IPD_WQE_FPA_QUEUE_HELP,

(IPD_WQE_PTR_VALID),2,The value of the WQE-pointer fetched and in the valid register.,IPD,IPD_IPD_WQE_PTR_VALID_HELP
T,Reserved-Reserved,1,35,Hex,9,IPD_IPD_WQE_PTR_VALID_HELP,
T,PTR-Pointer value.,36,29,Hex,8,IPD_IPD_WQE_PTR_VALID_HELP,

(KEY_BIST_REG),3,The KEY's BIST status for memories.,KEY,KEY_KEY_BIST_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,KEY_KEY_BIST_REG_HELP,
O,RRC-RRC bist status.,Enable,Disable,63,1,KEY_KEY_BIST_REG_HELP,
O,MEM-MEM bist status.,Enable,Disable,64,1,KEY_KEY_BIST_REG_HELP,

(KEY_CTL_STATUS),3,The KEY's interrupt enable register.,KEY,KEY_KEY_CTL_STATUS_HELP
T,Reserved-Reserved,1,61,Hex,16,KEY_KEY_CTL_STATUS_HELP,
T,KEY_FSYN-Flips the syndrome of the KEY MEM.,62,2,Hex,1,KEY_KEY_CTL_STATUS_HELP,
O,KEY_CDIS-Turns off the correction disable of the key mem,Enable,Disable,64,1,KEY_KEY_CTL_STATUS_HELP,

(KEY_INT_ENB),3,The KEY's interrupt enable register.,KEY,KEY_KEY_INT_ENB_HELP
T,Reserved-Reserved,1,62,Hex,16,KEY_KEY_INT_ENB_HELP,
O,KEY_DBE-When set (1) and bit 1 of the KEY_INT_SUM,Enable,Disable,63,1,KEY_KEY_INT_ENB_HELP,
O,KEY_SBE-When set (1) and bit 0 of the KEY_INT_SUM,Enable,Disable,64,1,KEY_KEY_INT_ENB_HELP,

(KEY_INT_SUM),3,Contains the diffrent interrupt summary bits of the KEY.,KEY,KEY_KEY_INT_SUM_HELP
T,Reserved-Reserved,1,62,Hex,16,KEY_KEY_INT_SUM_HELP,
O,KEY_DBE-N/A,Enable,Disable,63,1,KEY_KEY_INT_SUM_HELP,
O,KEY_SBE-N/A,Enable,Disable,64,1,KEY_KEY_INT_SUM_HELP,

(L2C_BIG_CTL),4,Type=RSL,L2C,L2C_L2C_BIG_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,L2C_L2C_BIG_CTL_HELP,
T,MAXDRAM-Amount of configured DRAM.,57,4,Hex,1,L2C_L2C_BIG_CTL_HELP,
T,Reserved-Reserved,61,3,Hex,1,L2C_L2C_BIG_CTL_HELP,
O,DISBIG-Disable the BIG/HOLE logic. When set the BIG/HOLE is logic disabled completely. When,Enable,Disable,64,1,L2C_L2C_BIG_CTL_HELP,

(L2C_CBC0_BIST_STATUS),3,Type=RSL,L2C,L2C_L2C_CBC0_BIST_STATUS_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2C_CBC0_BIST_STATUS_HELP,
T,IOCCMDFL-BIST failure status for IOCCMD0=1.,31,2,Hex,1,L2C_L2C_CBC0_BIST_STATUS_HELP,
T,RSDFL-BIST failure status for RSDQW0=31.,33,32,Hex,8,L2C_L2C_CBC0_BIST_STATUS_HELP,

(L2C_CBC0_INT),5,This register is for CBC-based interrupts.,L2C,L2C_L2C_CBC0_INT_HELP
T,Reserved-Reserved,1,60,Hex,15,L2C_L2C_CBC0_INT_HELP,
O,IOCCMDDBE-IOCCMD double=bit error occurred. See L2C_CBC(0..3)_IOCERR for logged information.,Enable,Disable,61,1,L2C_L2C_CBC0_INT_HELP,
O,IOCCMDSBE-IOCCMD single=bit error occurred. See L2C_CBC(0..3)_IOCERR for logged information.,Enable,Disable,62,1,L2C_L2C_CBC0_INT_HELP,
O,RSDDBE-RSD double=bit error occurred. See L2C_CBC()_RSDERR for logged information.,Enable,Disable,63,1,L2C_L2C_CBC0_INT_HELP,
O,RSDSBE-RSD single=bit error occurred. See L2C_CBC()_RSDERR for logged information.,Enable,Disable,64,1,L2C_L2C_CBC0_INT_HELP,

(L2C_CBC0_IOCERR),6,This register records error information for all CBC IOC errors.,L2C,L2C_L2C_CBC0_IOCERR_HELP
O,CMDDBE-INDEX/SYN corresponds to a double=bit IOCCMD ECC error.,Enable,Disable,1,1,L2C_L2C_CBC0_IOCERR_HELP,
O,CMDSBE-INDEX/SYN corresponds to a single=bit IOCCMD ECC error.,Enable,Disable,2,1,L2C_L2C_CBC0_IOCERR_HELP,
T,Reserved-Reserved,3,22,Hex,6,L2C_L2C_CBC0_IOCERR_HELP,
T,SYN-Error syndrome.,25,8,Hex,2,L2C_L2C_CBC0_IOCERR_HELP,
T,Reserved-Reserved,33,29,Hex,8,L2C_L2C_CBC0_IOCERR_HELP,
T,XMCNUM-Indicates the XMC that had the error.,62,3,Hex,1,L2C_L2C_CBC0_IOCERR_HELP,

(L2C_CBC0_RSDERR),8,This register records error information for all CBC RSD errors.,L2C,L2C_L2C_CBC0_RSDERR_HELP
O,RSDDBE-INDEX/SYN corresponds to a double=bit RSD ECC error,Enable,Disable,1,1,L2C_L2C_CBC0_RSDERR_HELP,
O,RSDSBE-INDEX/SYN corresponds to a single=bit RSD ECC error,Enable,Disable,2,1,L2C_L2C_CBC0_RSDERR_HELP,
T,Reserved-Reserved,3,22,Hex,6,L2C_L2C_CBC0_RSDERR_HELP,
T,SYN-Error syndrome.,25,8,Hex,2,L2C_L2C_CBC0_RSDERR_HELP,
T,Reserved-Reserved,33,23,Hex,6,L2C_L2C_CBC0_RSDERR_HELP,
T,TADNUM-Indicates the TAD FIFO containing the error.,56,3,Hex,1,L2C_L2C_CBC0_RSDERR_HELP,
T,QWNUM-Indicates the QW containing the error.,59,2,Hex,1,L2C_L2C_CBC0_RSDERR_HELP,
T,RSDNUM-Indicates the RSD that had the error.,61,4,Hex,1,L2C_L2C_CBC0_RSDERR_HELP,

(L2C_COP0_ADR),7,Provides the address of the COP0 register to read/write when L2C_COP0_DAT is accessed.,L2C,L2C_L2C_COP0_ADR_HELP
T,Reserved-Reserved,1,40,Hex,10,L2C_L2C_COP0_ADR_HELP,
T,PPID-Core to access; use 0xFF for broadcast write. Broadcast reads are unpredictable.,41,8,Hex,2,L2C_L2C_COP0_ADR_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,L2C_L2C_COP0_ADR_HELP,
T,MBZ-Must be written to zero.,50,6,Hex,2,L2C_L2C_COP0_ADR_HELP,
O,ROOT-If 1 root register is accessed if 0 guest register is accessed.,Enable,Disable,56,1,L2C_L2C_COP0_ADR_HELP,
T,RD-COP0 register number.,57,5,Hex,2,L2C_L2C_COP0_ADR_HELP,
T,SEL-COP0 select.,62,3,Hex,1,L2C_L2C_COP0_ADR_HELP,

(L2C_COP0_DAT),1,Provides data access for the COP0 register specified by the L2C_COP0_ADR register.,L2C,L2C_L2C_COP0_DAT_HELP
T,DATA-Data to write to specified COP0 register or return data for a read.,1,64,Hex,16,L2C_L2C_COP0_DAT_HELP,

(L2C_CTL),13,Type=RSL,L2C,L2C_L2C_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_CTL_HELP,
T,OCLA_QOS-QOS level for the transactions from OCLA to L2C.,33,3,Hex,1,L2C_L2C_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,36,1,L2C_L2C_CTL_HELP,
O,DISSTGL2I-Disable STGL2Is from changing the tags.,Enable,Disable,37,1,L2C_L2C_CTL_HELP,
T,Reserved-Reserved,38,2,Hex,1,L2C_L2C_CTL_HELP,
O,DISCCLK-Disable conditional clocking in L2C PNR blocks.,Enable,Disable,40,1,L2C_L2C_CTL_HELP,
T,Reserved-Reserved,41,8,Hex,2,L2C_L2C_CTL_HELP,
O,RSP_ARB_MODE-Arbitration mode for RSC/RSD bus. 0 = round=robin; 1 = static priority.,Enable,Disable,49,1,L2C_L2C_CTL_HELP,
O,XMC_ARB_MODE-Arbitration mode for ADD bus QOS queues. 0 = fully determined through QOS 1 = QOS0,Enable,Disable,50,1,L2C_L2C_CTL_HELP,
T,RDF_CNT-Defines the sample point of the LMC response data in the DDR=clock/core=clock crossing.,51,8,Hex,2,L2C_L2C_CTL_HELP,
T,Reserved-Reserved,59,4,Hex,1,L2C_L2C_CTL_HELP,
O,DISECC-Tag and data ECC disable.,Enable,Disable,63,1,L2C_L2C_CTL_HELP,
O,DISIDXALIAS-Index alias disable.,Enable,Disable,64,1,L2C_L2C_CTL_HELP,

(L2C_ECC_CTL),6,Flip ECC bits to generate single-bit or double-bit ECC errors in all instances of a given,L2C,L2C_L2C_ECC_CTL_HELP
T,Reserved-Reserved,1,54,Hex,14,L2C_L2C_ECC_CTL_HELP,
T,L2DFLIP-Generate an ECC error in the L2D. See note above.,55,2,Hex,1,L2C_L2C_ECC_CTL_HELP,
T,L2TFLIP-Generate an ECC error in the L2T.,57,2,Hex,1,L2C_L2C_ECC_CTL_HELP,
T,RDFFLIP-Generate an ECC error in RDF memory.,59,2,Hex,1,L2C_L2C_ECC_CTL_HELP,
T,XMDFLIP-Generate an ECC error in all corresponding CBC XMD memories.,61,2,Hex,1,L2C_L2C_ECC_CTL_HELP,
T,IOCCMDFLIP-Generate an ECC error in all corresponding IOCCMD memories.,63,2,Hex,1,L2C_L2C_ECC_CTL_HELP,

(L2C_INV0_PFC),1,Type=RSL,L2C,L2C_L2C_INV0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_INV0_PFC_HELP,

(L2C_IOC0_PFC),1,Type=RSL,L2C,L2C_L2C_IOC0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_IOC0_PFC_HELP,

(L2C_IOR0_PFC),1,Type=RSL,L2C,L2C_L2C_IOR0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_IOR0_PFC_HELP,

(L2C_MCI0_BIST_STATUS),4,If clear BIST is desired [CLEAR_BIST] must be written to 1 before [START_BIST] is written to,L2C,L2C_L2C_MCI0_BIST_STATUS_HELP
O,START_BIST-When written to 1 starts BIST. Remains 1 until BIST is complete.,Enable,Disable,1,1,L2C_L2C_MCI0_BIST_STATUS_HELP,
O,CLEAR_BIST-When BIST is triggered run clear BIST.,Enable,Disable,2,1,L2C_L2C_MCI0_BIST_STATUS_HELP,
T,Reserved-Reserved,3,60,Hex,15,L2C_L2C_MCI0_BIST_STATUS_HELP,
T,VBFFL-BIST failure status for VBF0=1. For 70xx VBFFL[1] will always be 0.,63,2,Hex,1,L2C_L2C_MCI0_BIST_STATUS_HELP,

(L2C_MCI0_ERR),11,This register records error information for all MCI errors.,L2C,L2C_L2C_MCI0_ERR_HELP
O,VBFDBE1-INDEX/SYN1 corresponds to a double=bit VBF ECC error.,Enable,Disable,1,1,L2C_L2C_MCI0_ERR_HELP,
O,VBFDBE0-INDEX/SYN0 corresponds to a double=bit VBF ECC error.,Enable,Disable,2,1,L2C_L2C_MCI0_ERR_HELP,
O,VBFSBE1-INDEX/SYN1 corresponds to a single=bit VBF ECC error.,Enable,Disable,3,1,L2C_L2C_MCI0_ERR_HELP,
O,VBFSBE0-INDEX/SYN0 corresponds to a single=bit VBF ECC error.,Enable,Disable,4,1,L2C_L2C_MCI0_ERR_HELP,
T,Reserved-Reserved,5,12,Hex,3,L2C_L2C_MCI0_ERR_HELP,
T,SYN1-Error syndrome for QW1 (<127:64>).,17,8,Hex,2,L2C_L2C_MCI0_ERR_HELP,
T,SYN0-Error syndrome for QW0 (<63:0>).,25,8,Hex,2,L2C_L2C_MCI0_ERR_HELP,
T,Reserved-Reserved,33,20,Hex,5,L2C_L2C_MCI0_ERR_HELP,
O,VBF4-When 1 errors were from VBF (4+a) when 0 from VBF (0+a).,Enable,Disable,53,1,L2C_L2C_MCI0_ERR_HELP,
T,INDEX-VBF index which was read and had the error(s).,54,7,Hex,2,L2C_L2C_MCI0_ERR_HELP,
T,Reserved-Reserved,61,4,Hex,1,L2C_L2C_MCI0_ERR_HELP,

(L2C_MCI0_INT),3,This register is for MCI-based interrupts.,L2C,L2C_L2C_MCI0_INT_HELP
T,Reserved-Reserved,1,62,Hex,16,L2C_L2C_MCI0_INT_HELP,
O,VBFDBE-VBF double=bit error occurred. See L2C_MCI()_ERR for logged information.,Enable,Disable,63,1,L2C_L2C_MCI0_INT_HELP,
O,VBFSBE-VBF single=bit error occurred. See L2C_MCI()_ERR for logged information.,Enable,Disable,64,1,L2C_L2C_MCI0_INT_HELP,

(L2C_QOS_IOB0),4,Type=RSL,L2C,L2C_L2C_QOS_IOB0_HELP
T,Reserved-Reserved,1,57,Hex,15,L2C_L2C_QOS_IOB0_HELP,
T,DWBLVL-QOS level for DWB commands.,58,3,Hex,1,L2C_L2C_QOS_IOB0_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,L2C_L2C_QOS_IOB0_HELP,
T,LVL-QOS level for non=DWB commands.,62,3,Hex,1,L2C_L2C_QOS_IOB0_HELP,

(L2C_QOS_PP0),2,Type=RSL,L2C,L2C_L2C_QOS_PP0_HELP
T,Reserved-Reserved,1,61,Hex,16,L2C_L2C_QOS_PP0_HELP,
T,LVL-QOS level to use for this core.,62,3,Hex,1,L2C_L2C_QOS_PP0_HELP,

(L2C_QOS_PP1),2,Type=RSL,L2C,L2C_L2C_QOS_PP1_HELP
T,Reserved-Reserved,1,61,Hex,16,L2C_L2C_QOS_PP1_HELP,
T,LVL-QOS level to use for this core.,62,3,Hex,1,L2C_L2C_QOS_PP1_HELP,

(L2C_QOS_PP2),2,Type=RSL,L2C,L2C_L2C_QOS_PP2_HELP
T,Reserved-Reserved,1,61,Hex,16,L2C_L2C_QOS_PP2_HELP,
T,LVL-QOS level to use for this core.,62,3,Hex,1,L2C_L2C_QOS_PP2_HELP,

(L2C_QOS_PP3),2,Type=RSL,L2C,L2C_L2C_QOS_PP3_HELP
T,Reserved-Reserved,1,61,Hex,16,L2C_L2C_QOS_PP3_HELP,
T,LVL-QOS level to use for this core.,62,3,Hex,1,L2C_L2C_QOS_PP3_HELP,

(L2C_QOS_WGT),8,Type=RSL,L2C,L2C_L2C_QOS_WGT_HELP
T,WGT7-Weight for QOS level 7.,1,8,Hex,2,L2C_L2C_QOS_WGT_HELP,
T,WGT6-Weight for QOS level 6.,9,8,Hex,2,L2C_L2C_QOS_WGT_HELP,
T,WGT5-Weight for QOS level 5.,17,8,Hex,2,L2C_L2C_QOS_WGT_HELP,
T,WGT4-Weight for QOS level 4.,25,8,Hex,2,L2C_L2C_QOS_WGT_HELP,
T,WGT3-Weight for QOS level 3.,33,8,Hex,2,L2C_L2C_QOS_WGT_HELP,
T,WGT2-Weight for QOS level 2.,41,8,Hex,2,L2C_L2C_QOS_WGT_HELP,
T,WGT1-Weight for QOS level 1.,49,8,Hex,2,L2C_L2C_QOS_WGT_HELP,
T,WGT0-Weight for QOS level 0.,57,8,Hex,2,L2C_L2C_QOS_WGT_HELP,

(L2C_RSC0_PFC),1,Type=RSL,L2C,L2C_L2C_RSC0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_RSC0_PFC_HELP,

(L2C_RSD0_PFC),1,Type=RSL,L2C,L2C_L2C_RSD0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_RSD0_PFC_HELP,

(L2C_TAD0_DLL),4,This register provides the parameters for DLL observability.,L2C,L2C_L2C_TAD0_DLL_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_TAD0_DLL_HELP,
T,DLL_SETTING-DLL setting.,49,12,Hex,3,L2C_L2C_TAD0_DLL_HELP,
T,DLL_STATE-DLL state.,61,3,Hex,1,L2C_L2C_TAD0_DLL_HELP,
O,DLL_LOCK-DLL lock: 1 = locked 0 = unlocked.,Enable,Disable,64,1,L2C_L2C_TAD0_DLL_HELP,

(L2C_TAD0_ERR),9,This register records error information for HOLE* and BIG* interrupts. The first non-BIGRD,L2C,L2C_L2C_TAD0_ERR_HELP
O,BIGRD-Logged information is for a BIGRD error.,Enable,Disable,1,1,L2C_L2C_TAD0_ERR_HELP,
O,BIGWR-Logged information is for a BIGWR error.,Enable,Disable,2,1,L2C_L2C_TAD0_ERR_HELP,
O,HOLERD-Logged information is for a HOLERD error.,Enable,Disable,3,1,L2C_L2C_TAD0_ERR_HELP,
O,HOLEWR-Logged information is for a HOLEWR error.,Enable,Disable,4,1,L2C_L2C_TAD0_ERR_HELP,
T,Reserved-Reserved,5,2,Hex,1,L2C_L2C_TAD0_ERR_HELP,
T,CMD-XMC command of request causing error.,7,7,Hex,2,L2C_L2C_TAD0_ERR_HELP,
T,SOURCE-XMC 'source' of request causing error. If SOURCE<6>==0 SOURCE<5:0> = PPID else,14,7,Hex,2,L2C_L2C_TAD0_ERR_HELP,
T,NODE-Always zero.,21,4,Hex,1,L2C_L2C_TAD0_ERR_HELP,
T,ADDR-XMC address causing the error. This field is the physical address after hole removal and,25,40,Hex,10,L2C_L2C_TAD0_ERR_HELP,

(L2C_TAD0_INT),20,This register is for TAD-based interrupts.,L2C,L2C_L2C_TAD0_INT_HELP
T,Reserved-Reserved,1,30,Hex,8,L2C_L2C_TAD0_INT_HELP,
O,RTGDBE-RTG double=bit error,Enable,Disable,31,1,L2C_L2C_TAD0_INT_HELP,
O,RTGSBE-RTG single=bit error,Enable,Disable,32,1,L2C_L2C_TAD0_INT_HELP,
T,Reserved-Reserved,33,15,Hex,4,L2C_L2C_TAD0_INT_HELP,
O,WRDISLMC-Illegal write to disabled LMC error. A DRAM write arrived before the LMC(s) were enabled.,Enable,Disable,48,1,L2C_L2C_TAD0_INT_HELP,
O,RDDISLMC-Illegal read to disabled LMC error. A DRAM read arrived before the LMC(s) were enabled.,Enable,Disable,49,1,L2C_L2C_TAD0_INT_HELP,
O,BIGRD-Read reference past L2C_BIG_CTL[MAXDRAM] occurred.,Enable,Disable,50,1,L2C_L2C_TAD0_INT_HELP,
O,BIGWR-Write reference past L2C_BIG_CTL[MAXDRAM] occurred.,Enable,Disable,51,1,L2C_L2C_TAD0_INT_HELP,
O,HOLERD-Read reference to 256MB hole occurred.,Enable,Disable,52,1,L2C_L2C_TAD0_INT_HELP,
O,HOLEWR-Write reference to 256MB hole occurred.,Enable,Disable,53,1,L2C_L2C_TAD0_INT_HELP,
O,NOWAY-No way was available for allocation. L2C sets [NOWAY] during its processing of a,Enable,Disable,54,1,L2C_L2C_TAD0_INT_HELP,
O,TAGDBE-TAG double=bit error occurred. See L2C_TTG()_ERR for logged information.,Enable,Disable,55,1,L2C_L2C_TAD0_INT_HELP,
O,TAGSBE-TAG single=bit error occurred. See L2C_TTG()_ERR for logged information.,Enable,Disable,56,1,L2C_L2C_TAD0_INT_HELP,
T,Reserved-Reserved,57,2,Hex,1,L2C_L2C_TAD0_INT_HELP,
O,FBFDBE-FBF double=bit error occurred. See L2C_TQD()_ERR for logged information.,Enable,Disable,59,1,L2C_L2C_TAD0_INT_HELP,
O,FBFSBE-FBF single=bit error occurred. See L2C_TQD()_ERR for logged information.,Enable,Disable,60,1,L2C_L2C_TAD0_INT_HELP,
O,SBFDBE-SBF double=bit error occurred. See L2C_TQD()_ERR for logged information.,Enable,Disable,61,1,L2C_L2C_TAD0_INT_HELP,
O,SBFSBE-SBF single=bit error occurred. See L2C_TQD()_ERR for logged information.,Enable,Disable,62,1,L2C_L2C_TAD0_INT_HELP,
O,L2DDBE-L2D double=bit error occurred. See L2C_TQD()_ERR for logged information.,Enable,Disable,63,1,L2C_L2C_TAD0_INT_HELP,
O,L2DSBE-L2D single=bit error occurred. See L2C_TQD()_ERR for logged information.,Enable,Disable,64,1,L2C_L2C_TAD0_INT_HELP,

(L2C_TAD0_PFC000),1,Type=RSL,L2C,L2C_L2C_TAD0_PFC000_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_TAD0_PFC000_HELP,

(L2C_TAD0_PFC001),1,Type=RSL,L2C,L2C_L2C_TAD0_PFC001_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_TAD0_PFC001_HELP,

(L2C_TAD0_PFC002),1,Type=RSL,L2C,L2C_L2C_TAD0_PFC002_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_TAD0_PFC002_HELP,

(L2C_TAD0_PFC003),1,Type=RSL,L2C,L2C_L2C_TAD0_PFC003_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_TAD0_PFC003_HELP,

(L2C_TAD0_PRF),5,All four counters are equivalent and can use any of the defined selects.,L2C,L2C_L2C_TAD0_PRF_HELP
T,Reserved-Reserved,1,32,Hex,8,L2C_L2C_TAD0_PRF_HELP,
T,CNT3SEL-Selects event to count for L2C_TAD(0..0)_PFC3. Enumerated by L2C_TAD_PRF_SEL_E.,33,8,Hex,2,L2C_L2C_TAD0_PRF_HELP,
T,CNT2SEL-Selects event to count for L2C_TAD(0..0)_PFC2. Enumerated by L2C_TAD_PRF_SEL_E.,41,8,Hex,2,L2C_L2C_TAD0_PRF_HELP,
T,CNT1SEL-Selects event to count for L2C_TAD(0..0)_PFC1. Enumerated by L2C_TAD_PRF_SEL_E.,49,8,Hex,2,L2C_L2C_TAD0_PRF_HELP,
T,CNT0SEL-Selects event to count for L2C_TAD(0..0)_PFC0. Enumerated by L2C_TAD_PRF_SEL_E.,57,8,Hex,2,L2C_L2C_TAD0_PRF_HELP,

(L2C_TAD0_TAG),11,This register holds the tag information for LTGL2I and STGL2I commands.,L2C,L2C_L2C_TAD0_TAG_HELP
T,SBLKDTY-Sub=block dirty bits.,1,4,Hex,1,L2C_L2C_TAD0_TAG_HELP,
T,Reserved-Reserved,5,4,Hex,1,L2C_L2C_TAD0_TAG_HELP,
T,BUSINFO-The businfo bits. Legal values: when [55]==1 we are in idmode and [54:50] must be 0,9,8,Hex,2,L2C_L2C_TAD0_TAG_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,L2C_L2C_TAD0_TAG_HELP,
T,ECC-The tag ECC,18,7,Hex,2,L2C_L2C_TAD0_TAG_HELP,
T,TAG-The tag. The tag is the corresponding bits from the L2C+LMC internal L2/DRAM byte address.,25,23,Hex,6,L2C_L2C_TAD0_TAG_HELP,
T,Reserved-Reserved,48,13,Hex,4,L2C_L2C_TAD0_TAG_HELP,
O,USED-The LRU use bit. If setting [LOCK] the USE bit should also be set or the operation,Enable,Disable,61,1,L2C_L2C_TAD0_TAG_HELP,
O,VALID-The valid bit,Enable,Disable,62,1,L2C_L2C_TAD0_TAG_HELP,
O,DIRTY-The dirty bit,Enable,Disable,63,1,L2C_L2C_TAD0_TAG_HELP,
O,LOCK-The lock bit. If setting [LOCK] the USE bit should also be set or the operation is,Enable,Disable,64,1,L2C_L2C_TAD0_TAG_HELP,

(L2C_TAD_CTL),6,(1a) If MAXLFB is != 0 VBF_THRESH should be less than MAXLFB.,L2C,L2C_L2C_TAD_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,L2C_L2C_TAD_CTL_HELP,
T,VBF_THRESH-VBF threshold. When the number of in=use VBFs exceeds this number the L2C TAD increases,54,3,Hex,1,L2C_L2C_TAD_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,L2C_L2C_TAD_CTL_HELP,
T,MAXVBF-Maximum VABs/LFBs in use at once (0 means 16 1=15 as expected).,58,3,Hex,1,L2C_L2C_TAD_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,L2C_L2C_TAD_CTL_HELP,
T,MAXLFB-Maximum VABs/LFBs in use at once (0 means 8 1=7 as expected),62,3,Hex,1,L2C_L2C_TAD_CTL_HELP,

(L2C_TBF0_BIST_STATUS),4,Type=RSL,L2C,L2C_L2C_TBF0_BIST_STATUS_HELP
T,VBFFL-BIST failure status for VBF ([QD7H1QD7H0 ...  QD0H1 QD0H0]),1,16,Hex,4,L2C_L2C_TBF0_BIST_STATUS_HELP,
T,SBFFL-BIST failure status for SBF ([QD7H1QD7H0 ...  QD0H1 QD0H0]),17,16,Hex,4,L2C_L2C_TBF0_BIST_STATUS_HELP,
T,FBFRSPFL-BIST failure status for FBF RSP port ([QD7H1QD7H0 ...  QD0H1 QD0H0]),33,16,Hex,4,L2C_L2C_TBF0_BIST_STATUS_HELP,
T,FBFWRPFL-BIST failure status for FBF WRP port ([QD7H1QD7H0 ...  QD0H1 QD0H0]),49,16,Hex,4,L2C_L2C_TBF0_BIST_STATUS_HELP,

(L2C_TDT0_BIST_STATUS),2,Type=RSL,L2C,L2C_L2C_TDT0_BIST_STATUS_HELP
T,Reserved-Reserved,1,48,Hex,12,L2C_L2C_TDT0_BIST_STATUS_HELP,
T,L2DFL-BIST failure status for L2D ([QD7H1QD7H0 ...  QD0H1 QD0H0]),49,16,Hex,4,L2C_L2C_TDT0_BIST_STATUS_HELP,

(L2C_TQD0_ERR),12,This register records error information for all L2D/SBF/FBF errors.,L2C,L2C_L2C_TQD0_ERR_HELP
O,L2DDBE-L2DIDX/SYN corresponds to a double=bit L2D ECC error.,Enable,Disable,1,1,L2C_L2C_TQD0_ERR_HELP,
O,SBFDBE-L2DIDX/SYN corresponds to a double=bit SBF ECC error.,Enable,Disable,2,1,L2C_L2C_TQD0_ERR_HELP,
O,FBFDBE-L2DIDX/SYN corresponds to a double=bit FBF ECC error.,Enable,Disable,3,1,L2C_L2C_TQD0_ERR_HELP,
O,L2DSBE-L2DIDX/SYN corresponds to a single=bit L2D ECC error.,Enable,Disable,4,1,L2C_L2C_TQD0_ERR_HELP,
O,SBFSBE-L2DIDX/SYN corresponds to a single=bit SBF ECC error.,Enable,Disable,5,1,L2C_L2C_TQD0_ERR_HELP,
O,FBFSBE-L2DIDX/SYN corresponds to a single=bit FBF ECC error.,Enable,Disable,6,1,L2C_L2C_TQD0_ERR_HELP,
T,Reserved-Reserved,7,18,Hex,5,L2C_L2C_TQD0_ERR_HELP,
T,SYN-Error syndrome.,25,8,Hex,2,L2C_L2C_TQD0_ERR_HELP,
T,Reserved-Reserved,33,14,Hex,4,L2C_L2C_TQD0_ERR_HELP,
T,QDNUM-Quad containing the error.,47,3,Hex,1,L2C_L2C_TQD0_ERR_HELP,
O,QDHLF-Quad half of the containing the error.,Enable,Disable,50,1,L2C_L2C_TQD0_ERR_HELP,
T,L2DIDX-Index within the quad=half containing the error,51,14,Hex,4,L2C_L2C_TQD0_ERR_HELP,

(L2C_TTG0_BIST_STATUS),6,Type=RSL,L2C,L2C_L2C_TTG0_BIST_STATUS_HELP
T,Reserved-Reserved,1,16,Hex,4,L2C_L2C_TTG0_BIST_STATUS_HELP,
T,RTGFL-Always zero for 70xx.,17,16,Hex,4,L2C_L2C_TTG0_BIST_STATUS_HELP,
T,Reserved-Reserved,33,14,Hex,4,L2C_L2C_TTG0_BIST_STATUS_HELP,
O,LRULFBFL-BIST failure status for LRULFB memory,Enable,Disable,47,1,L2C_L2C_TTG0_BIST_STATUS_HELP,
O,LRUFL-BIST failure status for tag LRU.,Enable,Disable,48,1,L2C_L2C_TTG0_BIST_STATUS_HELP,
T,TAGFL-BIST failure status for TAG ways.,49,16,Hex,4,L2C_L2C_TTG0_BIST_STATUS_HELP,

(L2C_TTG0_ERR),9,Error info for all TAG SBE/DBE/NOWAY errors.,L2C,L2C_L2C_TTG0_ERR_HELP
O,TAGDBE-Information refers to a double=bit TAG ECC error.,Enable,Disable,1,1,L2C_L2C_TTG0_ERR_HELP,
O,TAGSBE-Information refers to a single=bit TAG ECC error.,Enable,Disable,2,1,L2C_L2C_TTG0_ERR_HELP,
O,NOWAY-Information refers to a NOWAY error.,Enable,Disable,3,1,L2C_L2C_TTG0_ERR_HELP,
T,Reserved-Reserved,4,22,Hex,6,L2C_L2C_TTG0_ERR_HELP,
T,SYN-Syndrome for the single=bit error.,26,7,Hex,2,L2C_L2C_TTG0_ERR_HELP,
T,Reserved-Reserved,33,13,Hex,4,L2C_L2C_TTG0_ERR_HELP,
T,WAY-Way of the L2 block containing the error,46,2,Hex,1,L2C_L2C_TTG0_ERR_HELP,
T,L2IDX-Index of the L2 block containing the error,48,10,Hex,3,L2C_L2C_TTG0_ERR_HELP,
T,Reserved-Reserved,58,7,Hex,2,L2C_L2C_TTG0_ERR_HELP,

(L2C_WPAR_IOB0),2,Type=RSL,L2C,L2C_L2C_WPAR_IOB0_HELP
T,Reserved-Reserved,1,60,Hex,15,L2C_L2C_WPAR_IOB0_HELP,
T,MASK-Way partitioning mask (1 means do not use). The read value of [MASK] includes bits set,61,4,Hex,1,L2C_L2C_WPAR_IOB0_HELP,

(L2C_WPAR_PP0),2,Type=RSL,L2C,L2C_L2C_WPAR_PP0_HELP
T,Reserved-Reserved,1,60,Hex,15,L2C_L2C_WPAR_PP0_HELP,
T,MASK-Way partitioning mask (1 means do not use). The read value of [MASK] includes bits set,61,4,Hex,1,L2C_L2C_WPAR_PP0_HELP,

(L2C_WPAR_PP1),2,Type=RSL,L2C,L2C_L2C_WPAR_PP1_HELP
T,Reserved-Reserved,1,60,Hex,15,L2C_L2C_WPAR_PP1_HELP,
T,MASK-Way partitioning mask (1 means do not use). The read value of [MASK] includes bits set,61,4,Hex,1,L2C_L2C_WPAR_PP1_HELP,

(L2C_WPAR_PP2),2,Type=RSL,L2C,L2C_L2C_WPAR_PP2_HELP
T,Reserved-Reserved,1,60,Hex,15,L2C_L2C_WPAR_PP2_HELP,
T,MASK-Way partitioning mask (1 means do not use). The read value of [MASK] includes bits set,61,4,Hex,1,L2C_L2C_WPAR_PP2_HELP,

(L2C_WPAR_PP3),2,Type=RSL,L2C,L2C_L2C_WPAR_PP3_HELP
T,Reserved-Reserved,1,60,Hex,15,L2C_L2C_WPAR_PP3_HELP,
T,MASK-Way partitioning mask (1 means do not use). The read value of [MASK] includes bits set,61,4,Hex,1,L2C_L2C_WPAR_PP3_HELP,

(L2C_XMC0_PFC),1,Type=RSL,L2C,L2C_L2C_XMC0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_XMC0_PFC_HELP,

(L2C_XMC_CMD),6,Note the following:,L2C,L2C_L2C_XMC_CMD_HELP
O,INUSE-Set to 1 by hardware upon receiving a write; cleared when command has issued (not,Enable,Disable,1,1,L2C_L2C_XMC_CMD_HELP,
T,CMD-Command to use for simulated ADD bus request. A new request can be accepted.,2,7,Hex,2,L2C_L2C_XMC_CMD_HELP,
T,Reserved-Reserved,9,9,Hex,3,L2C_L2C_XMC_CMD_HELP,
T,QOS-QOS level to use for simulated ADD bus request.,18,3,Hex,1,L2C_L2C_XMC_CMD_HELP,
T,NODE-Must be zero.,21,4,Hex,1,L2C_L2C_XMC_CMD_HELP,
T,ADDR-Address to use for simulated ADD bus request. (The address written to L2C_XMC_CMD is a,25,40,Hex,10,L2C_L2C_XMC_CMD_HELP,

(L2C_XMD0_PFC),1,Type=RSL,L2C,L2C_L2C_XMD0_PFC_HELP
T,COUNT-Current counter value,1,64,Hex,16,L2C_L2C_XMD0_PFC_HELP,

(LMC0_BIST_CTL),5,This register has fields to control BIST operation.,LMC,LMC_LMC0_BIST_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,LMC_LMC0_BIST_CTL_HELP,
O,DLCRAM_BIST_STATUS-Reserved.,Enable,Disable,61,1,LMC_LMC0_BIST_CTL_HELP,
O,DLCRAM_BIST_DONE-Reserved.,Enable,Disable,62,1,LMC_LMC0_BIST_CTL_HELP,
O,START_BIST-Reserved.,Enable,Disable,63,1,LMC_LMC0_BIST_CTL_HELP,
O,CLEAR_BIST-Reserved.,Enable,Disable,64,1,LMC_LMC0_BIST_CTL_HELP,

(LMC0_CHAR_CTL),11,This register provides an assortment of various control fields needed to characterize the DDR3,LMC,LMC_LMC0_CHAR_CTL_HELP
T,Reserved-Reserved,1,11,Hex,3,LMC_LMC0_CHAR_CTL_HELP,
O,DQ_CHAR_CHECK_LOCK-Indicates if a lock has been achieved. Is set to 1 only if a lock is achieved during the,Enable,Disable,12,1,LMC_LMC0_CHAR_CTL_HELP,
O,DQ_CHAR_CHECK_ENABLE-Enable DQ pattern check. The transition from disabled to enabled clears,Enable,Disable,13,1,LMC_LMC0_CHAR_CTL_HELP,
T,DQ_CHAR_BIT_SEL-Select a bit within the byte for DQ characterization pattern check.,14,3,Hex,1,LMC_LMC0_CHAR_CTL_HELP,
T,DQ_CHAR_BYTE_SEL-Select a byte of data for DQ characterization pattern check.,17,4,Hex,1,LMC_LMC0_CHAR_CTL_HELP,
O,DR-Pattern at data rate (not clock rate).,Enable,Disable,21,1,LMC_LMC0_CHAR_CTL_HELP,
O,SKEW_ON-Skew adjacent bits.,Enable,Disable,22,1,LMC_LMC0_CHAR_CTL_HELP,
O,EN-Enable characterization.,Enable,Disable,23,1,LMC_LMC0_CHAR_CTL_HELP,
O,SEL-Pattern select: 0 = PRBS 1 = programmable pattern.,Enable,Disable,24,1,LMC_LMC0_CHAR_CTL_HELP,
T,PROG-Programmable pattern.,25,8,Hex,2,LMC_LMC0_CHAR_CTL_HELP,
T,PRBS-PRBS polynomial.,33,32,Hex,8,LMC_LMC0_CHAR_CTL_HELP,

(LMC0_CHAR_DQ_ERR_COUNT),2,This register is used to initiate the various control sequences in the LMC.,LMC,LMC_LMC0_CHAR_DQ_ERR_COUNT_HELP
T,Reserved-Reserved,1,24,Hex,6,LMC_LMC0_CHAR_DQ_ERR_COUNT_HELP,
T,DQ_ERR_COUNT-DQ error count.,25,40,Hex,10,LMC_LMC0_CHAR_DQ_ERR_COUNT_HELP,

(LMC0_CHAR_MASK0),1,This register provides an assortment of various control fields needed to characterize the DDR3,LMC,LMC_LMC0_CHAR_MASK0_HELP
T,MASK-Mask for DQ0<63:0>.,1,64,Hex,16,LMC_LMC0_CHAR_MASK0_HELP,

(LMC0_CHAR_MASK1),2,This register provides an assortment of various control fields needed to characterize the DDR3,LMC,LMC_LMC0_CHAR_MASK1_HELP
T,Reserved-Reserved,1,56,Hex,14,LMC_LMC0_CHAR_MASK1_HELP,
T,MASK-Mask for DQ0<71:64>.,57,8,Hex,2,LMC_LMC0_CHAR_MASK1_HELP,

(LMC0_CHAR_MASK2),1,This register provides an assortment of various control fields needed to characterize the DDR3,LMC,LMC_LMC0_CHAR_MASK2_HELP
T,MASK-Mask for DQ1<63:0>.,1,64,Hex,16,LMC_LMC0_CHAR_MASK2_HELP,

(LMC0_CHAR_MASK3),2,This register provides an assortment of various control fields needed to characterize the DDR3,LMC,LMC_LMC0_CHAR_MASK3_HELP
T,Reserved-Reserved,1,56,Hex,14,LMC_LMC0_CHAR_MASK3_HELP,
T,MASK-Mask for DQ1<71:64>.,57,8,Hex,2,LMC_LMC0_CHAR_MASK3_HELP,

(LMC0_CHAR_MASK4),16,This register is an assortment of various control fields needed to characterize the DDR3 interface.,LMC,LMC_LMC0_CHAR_MASK4_HELP
T,Reserved-Reserved,1,19,Hex,5,LMC_LMC0_CHAR_MASK4_HELP,
T,DBI_MASK-Mask for DBI/DQS<1>.,20,9,Hex,3,LMC_LMC0_CHAR_MASK4_HELP,
O,PAR_MASK-Mask for PAR.,Enable,Disable,29,1,LMC_LMC0_CHAR_MASK4_HELP,
O,ACT_N_MASK-Mask for ACT_N.,Enable,Disable,30,1,LMC_LMC0_CHAR_MASK4_HELP,
O,A17_MASK-Mask for A17.,Enable,Disable,31,1,LMC_LMC0_CHAR_MASK4_HELP,
O,RESET_N_MASK-Mask for RESET_L.,Enable,Disable,32,1,LMC_LMC0_CHAR_MASK4_HELP,
T,A_MASK-Mask for A<15:0>.,33,16,Hex,4,LMC_LMC0_CHAR_MASK4_HELP,
T,BA_MASK-Mask for BA<2:0>.,49,3,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,
O,WE_N_MASK-Mask for WE_N.,Enable,Disable,52,1,LMC_LMC0_CHAR_MASK4_HELP,
O,CAS_N_MASK-Mask for CAS_N.,Enable,Disable,53,1,LMC_LMC0_CHAR_MASK4_HELP,
O,RAS_N_MASK-Mask for RAS_N.,Enable,Disable,54,1,LMC_LMC0_CHAR_MASK4_HELP,
T,ODT1_MASK-Mask for ODT1.,55,2,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,
T,ODT0_MASK-Mask for ODT0.,57,2,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,
T,CS1_N_MASK-Mask for CS1_N.,59,2,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,
T,CS0_N_MASK-Mask for CS0_N.,61,2,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,
T,CKE_MASK-Mask for CKE*.,63,2,Hex,1,LMC_LMC0_CHAR_MASK4_HELP,

(LMC0_COMP_CTL2),15,Type=RSL,LMC,LMC_LMC0_COMP_CTL2_HELP
T,Reserved-Reserved,1,13,Hex,4,LMC_LMC0_COMP_CTL2_HELP,
O,RCLK_CHAR_MODE-Reserved.,Enable,Disable,14,1,LMC_LMC0_COMP_CTL2_HELP,
T,DDR__PTUNE-DDR PCTL from compensation circuit. The encoded value provides debug information for the,15,5,Hex,2,LMC_LMC0_COMP_CTL2_HELP,
T,DDR__NTUNE-DDR NCTL from compensation circuit. The encoded value provides debug information for the,20,5,Hex,2,LMC_LMC0_COMP_CTL2_HELP,
T,PTUNE_OFFSET-Ptune offset value. This is a signed value where the MSB is a sign bit with zero,25,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
T,NTUNE_OFFSET-Ntune offset value. This is a signed value where the MSB is a sign bit with zero,29,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
O,M180-Reserved; must be zero.,Enable,Disable,33,1,LMC_LMC0_COMP_CTL2_HELP,
O,BYP-Bypass mode. When set [PTUNE][NTUNE] are the compensation setting. When clear,Enable,Disable,34,1,LMC_LMC0_COMP_CTL2_HELP,
T,PTUNE-PCTL impedance control in bypass mode.,35,5,Hex,2,LMC_LMC0_COMP_CTL2_HELP,
T,NTUNE-NCTL impedance control in bypass mode.,40,5,Hex,2,LMC_LMC0_COMP_CTL2_HELP,
T,RODT_CTL-RODT NCTL impedance control bits. This field controls ODT values during a memory read.,45,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
T,CONTROL_CTL-Drive strength control for DDR_DIMMx_CS*_L/DDR_DIMMx_ODT_* /DDR_DIMMx_CKE* drivers.,49,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
T,CMD_CTL-Drive strength control for DDR_RAS_L_A<16>/DDR_CAS_L_A<15>/DDR_WE_L_A<14>/DDR_A<13:0>/DDR_,53,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
T,CK_CTL-"Drive strength control for DDR_CK_*_P/N drivers.,57,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,
T,DQX_CTL-Drive strength control for DDR_DQ* /DDR_CB* /DDR_DQS_*_P/N drivers.,61,4,Hex,1,LMC_LMC0_COMP_CTL2_HELP,

(LMC0_CONFIG),24,This register controls certain parameters required for memory configuration. Note the,LMC,LMC_LMC0_CONFIG_HELP
O,Reserved-Reserved,Enable,Disable,1,1,LMC_LMC0_CONFIG_HELP,
O,BG2_ENABLE-BG2 pin is active for DDR4 mode. Only has an effect when LMC(0..0)_CONFIG[MODEDDR4] = 1.,Enable,Disable,2,1,LMC_LMC0_CONFIG_HELP,
O,MODE_X4DEV-Always reads as 0 for CN70XX devices there is no x4 device support.,Enable,Disable,3,1,LMC_LMC0_CONFIG_HELP,
O,MODE32B-Always reads as 1 for CN70XX devices only 32b mode is supported.,Enable,Disable,4,1,LMC_LMC0_CONFIG_HELP,
O,SCRZ-Hide LMC(0..0)_SCRAMBLE_CFG0 and LMC(0..0)_SCRAMBLE_CFG1 when set.,Enable,Disable,5,1,LMC_LMC0_CONFIG_HELP,
O,EARLY_UNLOAD_D1_R1-Reserved MBZ.,Enable,Disable,6,1,LMC_LMC0_CONFIG_HELP,
O,EARLY_UNLOAD_D1_R0-Reserved MBZ.,Enable,Disable,7,1,LMC_LMC0_CONFIG_HELP,
O,EARLY_UNLOAD_D0_R1-Reserved MBZ.,Enable,Disable,8,1,LMC_LMC0_CONFIG_HELP,
O,EARLY_UNLOAD_D0_R0-Reserved MBZ.,Enable,Disable,9,1,LMC_LMC0_CONFIG_HELP,
T,INIT_STATUS-Indicates status of initialization. INIT_STATUS[n] = 1 implies rank n has been,10,4,Hex,1,LMC_LMC0_CONFIG_HELP,
T,MIRRMASK-"Mask determining which ranks are address=mirrored.,14,4,Hex,1,LMC_LMC0_CONFIG_HELP,
T,RANKMASK-Mask to select rank to be leveled/initialized. To write=level/read=level/initialize rank,18,4,Hex,1,LMC_LMC0_CONFIG_HELP,
O,RANK_ENA-"RANK enable (for use with dual=rank DIMMs).,Enable,Disable,22,1,LMC_LMC0_CONFIG_HELP,
O,SREF_WITH_DLL-Self=refresh entry/exit write mode registers. When set self=refresh entry sequence writes,Enable,Disable,23,1,LMC_LMC0_CONFIG_HELP,
O,EARLY_DQX-Set this bit to send DQx signals one CK cycle earlier for the case when the shortest DQx,Enable,Disable,24,1,LMC_LMC0_CONFIG_HELP,
T,REF_ZQCS_INT-Refresh interval is represented in number of 512 CK cycle increments. ZQCS interval is,25,22,Hex,6,LMC_LMC0_CONFIG_HELP,
O,RESET-Reset one=shot pulse for LMC(0..0)_OPS_CNT LMC(0..0)_IFB_CNT and LMC(0..0)_DCLK_CNT,Enable,Disable,47,1,LMC_LMC0_CONFIG_HELP,
O,ECC_ADR-Include memory reference address in the ECC calculation.,Enable,Disable,48,1,LMC_LMC0_CONFIG_HELP,
T,FORCEWRITE-Force the oldest outstanding write to complete after having waited for 2^[FORCEWRITE] CK,49,4,Hex,1,LMC_LMC0_CONFIG_HELP,
T,IDLEPOWER-Enter precharge power=down mode after the memory controller has been idle for,53,3,Hex,1,LMC_LMC0_CONFIG_HELP,
T,PBANK_LSB-"DIMM address bit select. Reverting to the explanation for ROW_LSB PBANK_LSB would be:,56,4,Hex,1,LMC_LMC0_CONFIG_HELP,
T,ROW_LSB-Row address bit select.,60,3,Hex,1,LMC_LMC0_CONFIG_HELP,
O,ECC_ENA-ECC enable. When set enables the 8b ECC check/correct logic. Should be 1 when used with,Enable,Disable,63,1,LMC_LMC0_CONFIG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,LMC_LMC0_CONFIG_HELP,

(LMC0_CONTROL),26,Type=RSL,LMC,LMC_LMC0_CONTROL_HELP
O,SCRAMBLE_ENA-When set will enable the scramble/descramble logic.,Enable,Disable,1,1,LMC_LMC0_CONTROL_HELP,
T,THRCNT-Fine count.,2,12,Hex,3,LMC_LMC0_CONTROL_HELP,
T,PERSUB-Offset for DFA rate=matching.,14,8,Hex,2,LMC_LMC0_CONTROL_HELP,
T,THRMAX-Fine rate matching max bucket size. In conjunction with the coarse rate matching logic,22,4,Hex,1,LMC_LMC0_CONTROL_HELP,
T,CRM_CNT-Coarse count.,26,5,Hex,2,LMC_LMC0_CONTROL_HELP,
T,CRM_THR-Coarse rate matching threshold.,31,5,Hex,2,LMC_LMC0_CONTROL_HELP,
T,CRM_MAX-Coarse rate matching max bucket size. The coarse rate matching logic is used to control,36,5,Hex,2,LMC_LMC0_CONTROL_HELP,
O,RODT_BPRCH-When set the turn=off time for the ODT pin during a read command is delayed an additional,Enable,Disable,41,1,LMC_LMC0_CONTROL_HELP,
O,WODT_BPRCH-When set the turn=off time for the ODT pin during a write command is delayed an,Enable,Disable,42,1,LMC_LMC0_CONTROL_HELP,
T,BPRCH-"Back porch enable. When set the turn=on time for the default DDR#_DQ* /DDR#_DQS_*_P/N,43,2,Hex,1,LMC_LMC0_CONTROL_HELP,
O,EXT_ZQCS_DIS-Disable (external) auto=ZQCS calibration. When clear LMC runs external ZQ calibration,Enable,Disable,45,1,LMC_LMC0_CONTROL_HELP,
O,INT_ZQCS_DIS-Disable (internal) auto=ZQCS calibration. When clear LMC runs internal ZQ calibration,Enable,Disable,46,1,LMC_LMC0_CONTROL_HELP,
O,AUTO_DCLKDIS-When 1 LMC automatically shuts off its internal clock to conserve power when there is no,Enable,Disable,47,1,LMC_LMC0_CONTROL_HELP,
O,XOR_BANK-If (XOR_BANK == 1) then,Enable,Disable,48,1,LMC_LMC0_CONTROL_HELP,
T,MAX_WRITE_BATCH-Maximum number of consecutive write operations to service before forcing read operations,49,4,Hex,1,LMC_LMC0_CONTROL_HELP,
O,NXM_WRITE_EN-NXM write mode. When clear LMC discards write operations to addresses that don't exist in,Enable,Disable,53,1,LMC_LMC0_CONTROL_HELP,
O,ELEV_PRIO_DIS-Disable elevate priority logic. When set write operations are sent in regardless of,Enable,Disable,54,1,LMC_LMC0_CONTROL_HELP,
O,INORDER_WR-Send write operations in order (regardless of priority).,Enable,Disable,55,1,LMC_LMC0_CONTROL_HELP,
O,INORDER_RD-Send read operations in order (regardless of priority).,Enable,Disable,56,1,LMC_LMC0_CONTROL_HELP,
O,THROTTLE_WR-When set use at most one IFB for write operations.,Enable,Disable,57,1,LMC_LMC0_CONTROL_HELP,
O,THROTTLE_RD-When set use at most one IFB for read operations.,Enable,Disable,58,1,LMC_LMC0_CONTROL_HELP,
T,FPRCH2-"Front porch enable. When set the turn=off time for the default DDR#_DQ* /DDR#_DQS_*_P/N,59,2,Hex,1,LMC_LMC0_CONTROL_HELP,
O,POCAS-Reserved; must be zero.,Enable,Disable,61,1,LMC_LMC0_CONTROL_HELP,
O,DDR2T-Turn on the DDR 2T mode. 2 CK=cycle window for CMD and address. This mode helps relieve,Enable,Disable,62,1,LMC_LMC0_CONTROL_HELP,
O,BWCNT-Bus utilization counter clear. Clears the LMC(0..0)_OPS_CNT LMC(0..0)_IFB_CNT and,Enable,Disable,63,1,LMC_LMC0_CONTROL_HELP,
O,RDIMM_ENA-Reserved MBZ.,Enable,Disable,64,1,LMC_LMC0_CONTROL_HELP,

(LMC0_DCLK_CNT),1,Type=RSL,LMC,LMC_LMC0_DCLK_CNT_HELP
T,DCLKCNT-Performance counter. A 64=bit counter that increments every CK cycle.,1,64,Hex,16,LMC_LMC0_DCLK_CNT_HELP,

(LMC0_DDR4_DIMM_CTL),3,This register is used only when LMC(0..0)_CONTROL[RDIMM_ENA] = 1. During an RCW initialization,LMC,LMC_LMC0_DDR4_DIMM_CTL_HELP
T,Reserved-Reserved,1,42,Hex,11,LMC_LMC0_DDR4_DIMM_CTL_HELP,
T,DDR4_DIMM1_WMASK-DIMM1 write mask. If (DIMM1_WMASK[n] = 1) write DIMM1.RCn.,43,11,Hex,3,LMC_LMC0_DDR4_DIMM_CTL_HELP,
T,DDR4_DIMM0_WMASK-DIMM0 write mask. If (DIMM0_WMASK[n] = 1) write DIMM0.RCn.,54,11,Hex,3,LMC_LMC0_DDR4_DIMM_CTL_HELP,

(LMC0_DDR_PLL_CTL),13,This register controls the DDR_CK frequency. For details refer to CK Speed Programming. See,LMC,LMC_LMC0_DDR_PLL_CTL_HELP
T,Reserved-Reserved,1,33,Hex,9,LMC_LMC0_DDR_PLL_CTL_HELP,
O,PHY_DCOK-Set to power up PHY logic after setting LMC(0..0)_DDR_PLL_CTL[DDR4_MODE].,Enable,Disable,34,1,LMC_LMC0_DDR_PLL_CTL_HELP,
O,DDR4_MODE-DDR4 mode select (0 for DDR3).,Enable,Disable,35,1,LMC_LMC0_DDR_PLL_CTL_HELP,
O,PLL_FBSLIP-PLL FBSLIP indication.,Enable,Disable,36,1,LMC_LMC0_DDR_PLL_CTL_HELP,
O,PLL_LOCK-PLL LOCK indication.,Enable,Disable,37,1,LMC_LMC0_DDR_PLL_CTL_HELP,
O,PLL_RFSLIP-PLL RFSLIP indication.,Enable,Disable,38,1,LMC_LMC0_DDR_PLL_CTL_HELP,
T,CLKR-PLL post=divider control.,39,2,Hex,1,LMC_LMC0_DDR_PLL_CTL_HELP,
O,JTG_TEST_MODE-Reserved; must be zero.,Enable,Disable,41,1,LMC_LMC0_DDR_PLL_CTL_HELP,
O,DDR_DIV_RESET-DDR postscalar divider reset.,Enable,Disable,42,1,LMC_LMC0_DDR_PLL_CTL_HELP,
T,DDR_PS_EN-DDR postscalar divide ratio. Determines the LMC CK speed.,43,4,Hex,1,LMC_LMC0_DDR_PLL_CTL_HELP,
T,Reserved-Reserved,47,10,Hex,3,LMC_LMC0_DDR_PLL_CTL_HELP,
O,RESET_N-PLL reset,Enable,Disable,57,1,LMC_LMC0_DDR_PLL_CTL_HELP,
T,CLKF-Multiply reference by CLKF. 32 <= CLKF <= 64. LMC PLL frequency = 50 * CLKF. min = 1.6,58,7,Hex,2,LMC_LMC0_DDR_PLL_CTL_HELP,

(LMC0_DIMM000_DDR4_PARAMS0),8,This register contains values to be programmed into the extra DDR4 control words in the,LMC,LMC_LMC0_DIMM000_DDR4_PARAMS0_HELP
T,RC8X-RC8x.,1,8,Hex,2,LMC_LMC0_DIMM000_DDR4_PARAMS0_HELP,
T,RC7X-RC7x.,9,8,Hex,2,LMC_LMC0_DIMM000_DDR4_PARAMS0_HELP,
T,RC6X-RC6x.,17,8,Hex,2,LMC_LMC0_DIMM000_DDR4_PARAMS0_HELP,
T,RC5X-RC5x.,25,8,Hex,2,LMC_LMC0_DIMM000_DDR4_PARAMS0_HELP,
T,RC4X-RC4x.,33,8,Hex,2,LMC_LMC0_DIMM000_DDR4_PARAMS0_HELP,
T,RC3X-RC3x.,41,8,Hex,2,LMC_LMC0_DIMM000_DDR4_PARAMS0_HELP,
T,RC2X-RC2x.,49,8,Hex,2,LMC_LMC0_DIMM000_DDR4_PARAMS0_HELP,
T,RC1X-RC1x.,57,8,Hex,2,LMC_LMC0_DIMM000_DDR4_PARAMS0_HELP,

(LMC0_DIMM001_DDR4_PARAMS0),8,This register contains values to be programmed into the extra DDR4 control words in the,LMC,LMC_LMC0_DIMM001_DDR4_PARAMS0_HELP
T,RC8X-RC8x.,1,8,Hex,2,LMC_LMC0_DIMM001_DDR4_PARAMS0_HELP,
T,RC7X-RC7x.,9,8,Hex,2,LMC_LMC0_DIMM001_DDR4_PARAMS0_HELP,
T,RC6X-RC6x.,17,8,Hex,2,LMC_LMC0_DIMM001_DDR4_PARAMS0_HELP,
T,RC5X-RC5x.,25,8,Hex,2,LMC_LMC0_DIMM001_DDR4_PARAMS0_HELP,
T,RC4X-RC4x.,33,8,Hex,2,LMC_LMC0_DIMM001_DDR4_PARAMS0_HELP,
T,RC3X-RC3x.,41,8,Hex,2,LMC_LMC0_DIMM001_DDR4_PARAMS0_HELP,
T,RC2X-RC2x.,49,8,Hex,2,LMC_LMC0_DIMM001_DDR4_PARAMS0_HELP,
T,RC1X-RC1x.,57,8,Hex,2,LMC_LMC0_DIMM001_DDR4_PARAMS0_HELP,

(LMC0_DIMM000_DDR4_PARAMS1),4,This register contains values to be programmed into the extra DDR4 control words in the,LMC,LMC_LMC0_DIMM000_DDR4_PARAMS1_HELP
T,Reserved-Reserved,1,40,Hex,10,LMC_LMC0_DIMM000_DDR4_PARAMS1_HELP,
T,RCBX-RCBx.,41,8,Hex,2,LMC_LMC0_DIMM000_DDR4_PARAMS1_HELP,
T,RCAX-RCAx.,49,8,Hex,2,LMC_LMC0_DIMM000_DDR4_PARAMS1_HELP,
T,RC9X-RC9x.,57,8,Hex,2,LMC_LMC0_DIMM000_DDR4_PARAMS1_HELP,

(LMC0_DIMM001_DDR4_PARAMS1),4,This register contains values to be programmed into the extra DDR4 control words in the,LMC,LMC_LMC0_DIMM001_DDR4_PARAMS1_HELP
T,Reserved-Reserved,1,40,Hex,10,LMC_LMC0_DIMM001_DDR4_PARAMS1_HELP,
T,RCBX-RCBx.,41,8,Hex,2,LMC_LMC0_DIMM001_DDR4_PARAMS1_HELP,
T,RCAX-RCAx.,49,8,Hex,2,LMC_LMC0_DIMM001_DDR4_PARAMS1_HELP,
T,RC9X-RC9x.,57,8,Hex,2,LMC_LMC0_DIMM001_DDR4_PARAMS1_HELP,

(LMC0_DIMM000_PARAMS),16,This register contains values to be programmed into each control word in the corresponding,LMC,LMC_LMC0_DIMM000_PARAMS_HELP
T,RC15-RC15 Reserved.,1,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC14-RC14 Reserved.,5,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC13-RC13 Reserved.,9,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC12-RC12 Reserved.,13,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC11-RC11 Encoding for RDIMM operating VDD.,17,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC10-RC10 Encoding for RDIMM operating speed.,21,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC9-RC9 Power savings settings control word.,25,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC8-RC8 Additional IBT settings control word.,29,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC7-RC7 Reserved.,33,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC6-RC6 Reserved.,37,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC5-RC5 CK driver characteristics control word.,41,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC4-RC4 Control signals driver characteristics control word.,45,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC3-RC3 CA signals driver characteristics control word.,49,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC2-RC2 Timing control word.,53,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC1-RC1 Clock driver enable control word.,57,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,
T,RC0-RC0 Global features control word.,61,4,Hex,1,LMC_LMC0_DIMM000_PARAMS_HELP,

(LMC0_DIMM001_PARAMS),16,This register contains values to be programmed into each control word in the corresponding,LMC,LMC_LMC0_DIMM001_PARAMS_HELP
T,RC15-RC15 Reserved.,1,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC14-RC14 Reserved.,5,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC13-RC13 Reserved.,9,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC12-RC12 Reserved.,13,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC11-RC11 Encoding for RDIMM operating VDD.,17,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC10-RC10 Encoding for RDIMM operating speed.,21,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC9-RC9 Power savings settings control word.,25,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC8-RC8 Additional IBT settings control word.,29,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC7-RC7 Reserved.,33,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC6-RC6 Reserved.,37,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC5-RC5 CK driver characteristics control word.,41,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC4-RC4 Control signals driver characteristics control word.,45,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC3-RC3 CA signals driver characteristics control word.,49,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC2-RC2 Timing control word.,53,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC1-RC1 Clock driver enable control word.,57,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,
T,RC0-RC0 Global features control word.,61,4,Hex,1,LMC_LMC0_DIMM001_PARAMS_HELP,

(LMC0_DIMM_CTL),5,Note that this CSR is only used when LMC(0..0)_CONTROL[RDIMM_ENA] = 1. During a power-up/init,LMC,LMC_LMC0_DIMM_CTL_HELP
T,Reserved-Reserved,1,18,Hex,5,LMC_LMC0_DIMM_CTL_HELP,
O,PARITY-"Parity. The Par_In input of a registered DIMM should be tied off. LMC adjusts the value,Enable,Disable,19,1,LMC_LMC0_DIMM_CTL_HELP,
T,TCWS-LMC waits for this time period before and after a RDIMM control word access during a,20,13,Hex,4,LMC_LMC0_DIMM_CTL_HELP,
T,DIMM1_WMASK-DIMM1 write mask. If (DIMM1_WMASK[n] = 1) write DIMM1.RCn.,33,16,Hex,4,LMC_LMC0_DIMM_CTL_HELP,
T,DIMM0_WMASK-DIMM0 write mask. If (DIMM0_WMASK[n] = 1) write DIMM0.RCn.,49,16,Hex,4,LMC_LMC0_DIMM_CTL_HELP,

(LMC0_DLL_CTL2),7,See LMC Initialization Sequence for the initialization sequence.,LMC,LMC_LMC0_DLL_CTL2_HELP
T,Reserved-Reserved,1,47,Hex,12,LMC_LMC0_DLL_CTL2_HELP,
O,INTF_EN-Interface enable.,Enable,Disable,48,1,LMC_LMC0_DLL_CTL2_HELP,
O,DLL_BRINGUP-DLL bring up.,Enable,Disable,49,1,LMC_LMC0_DLL_CTL2_HELP,
O,DRESET-System=memory=clock domain reset. The reset signal that is used by the system=memory=clock,Enable,Disable,50,1,LMC_LMC0_DLL_CTL2_HELP,
O,QUAD_DLL_ENA-DLL enable.,Enable,Disable,51,1,LMC_LMC0_DLL_CTL2_HELP,
T,BYP_SEL-Reserved; must be zero.,52,4,Hex,1,LMC_LMC0_DLL_CTL2_HELP,
T,BYP_SETTING-Reserved; must be zero.,56,9,Hex,3,LMC_LMC0_DLL_CTL2_HELP,

(LMC0_DLL_CTL3),16,Type=RSL,LMC,LMC_LMC0_DLL_CTL3_HELP
T,Reserved-Reserved,1,20,Hex,5,LMC_LMC0_DLL_CTL3_HELP,
O,DCLK90_FWD-Reserved; must be zero.,Enable,Disable,21,1,LMC_LMC0_DLL_CTL3_HELP,
O,DDR_90_DLY_BYP-Reserved; must be zero.,Enable,Disable,22,1,LMC_LMC0_DLL_CTL3_HELP,
O,DCLK90_RECAL_DIS-Disable periodic recalibration of DDR90 delay line in.,Enable,Disable,23,1,LMC_LMC0_DLL_CTL3_HELP,
O,DCLK90_BYP_SEL-Bypass setting select for DDR90 delay line.,Enable,Disable,24,1,LMC_LMC0_DLL_CTL3_HELP,
T,DCLK90_BYP_SETTING-Bypass setting for DDR90 delay line.,25,9,Hex,3,LMC_LMC0_DLL_CTL3_HELP,
O,DLL_FAST-Reserved; must be zero.,Enable,Disable,34,1,LMC_LMC0_DLL_CTL3_HELP,
T,DLL90_SETTING-Reserved; must be zero.,35,9,Hex,3,LMC_LMC0_DLL_CTL3_HELP,
O,FINE_TUNE_MODE-DLL fine tune mode. 0 = disabled; 1 = enable. When enabled calibrate internal PHY DLL,Enable,Disable,44,1,LMC_LMC0_DLL_CTL3_HELP,
O,DLL_MODE-Reserved; must be zero.,Enable,Disable,45,1,LMC_LMC0_DLL_CTL3_HELP,
T,DLL90_BYTE_SEL-Observe DLL settings for selected byte.,46,4,Hex,1,LMC_LMC0_DLL_CTL3_HELP,
O,OFFSET_ENA-Reserved; must be zero.,Enable,Disable,50,1,LMC_LMC0_DLL_CTL3_HELP,
O,LOAD_OFFSET-Reserved; must be zero.,Enable,Disable,51,1,LMC_LMC0_DLL_CTL3_HELP,
T,MODE_SEL-Reserved; must be zero.,52,2,Hex,1,LMC_LMC0_DLL_CTL3_HELP,
T,BYTE_SEL-Reserved; must be zero.,54,4,Hex,1,LMC_LMC0_DLL_CTL3_HELP,
T,OFFSET-Reserved; must be zero.,58,7,Hex,2,LMC_LMC0_DLL_CTL3_HELP,

(LMC0_DUAL_MEMCFG),4,This register controls certain parameters of dual-memory configuration.,LMC,LMC_LMC0_DUAL_MEMCFG_HELP
T,Reserved-Reserved,1,45,Hex,12,LMC_LMC0_DUAL_MEMCFG_HELP,
T,ROW_LSB-Encoding used to determine which memory address bit position represents the low order DDR,46,3,Hex,1,LMC_LMC0_DUAL_MEMCFG_HELP,
T,Reserved-Reserved,49,12,Hex,3,LMC_LMC0_DUAL_MEMCFG_HELP,
T,CS_MASK-Chip=select mask. This mask corresponds to the four chip=select signals for a memory,61,4,Hex,1,LMC_LMC0_DUAL_MEMCFG_HELP,

(LMC0_ECC_SYND),5,Type=RSL,LMC,LMC_LMC0_ECC_SYND_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN3-MRD ECC Syndrome Quad3. MRDSYN3 corresponds to DQ[63:0]_c1_p1 or in 32=bit mode,33,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN2-MRD ECC Syndrome Quad2. MRDSYN2 corresponds to DQ[63:0]_c1_p0 or in 32=bit mode,41,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN1-MRD ECC Syndrome Quad1. MRDSYN1 corresponds to DQ[63:0]_c0_p1 or in 32=bit mode,49,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,
T,MRDSYN0-MRD ECC Syndrome Quad0. MRDSYN0 corresponds to DQ[63:0]_c0_p0 or in 32=bit mode,57,8,Hex,2,LMC_LMC0_ECC_SYND_HELP,

(LMC0_EXT_CONFIG),13,This register has additional configuration and control bits for the LMC.,LMC,LMC_LMC0_EXT_CONFIG_HELP
T,Reserved-Reserved,1,43,Hex,11,LMC_LMC0_EXT_CONFIG_HELP,
O,VREFINT_SEQ_DESKEW-Personality bit to change the operation of what is normally the internal Vref training,Enable,Disable,44,1,LMC_LMC0_EXT_CONFIG_HELP,
O,READ_ENA_BPRCH-Enable pad receiver one cycle longer than normal during read operations.,Enable,Disable,45,1,LMC_LMC0_EXT_CONFIG_HELP,
O,READ_ENA_FPRCH-Enable pad receiver starting one cycle earlier than normal during read operations.,Enable,Disable,46,1,LMC_LMC0_EXT_CONFIG_HELP,
O,SLOT_CTL_RESET_FORCE-Write 1 to reset the slot=control override for all slot=control registers. After writing a,Enable,Disable,47,1,LMC_LMC0_EXT_CONFIG_HELP,
T,REF_INT_LSBS-Refresh=interval value least=significant bits. The default is 0x0; but it can be set to a,48,9,Hex,3,LMC_LMC0_EXT_CONFIG_HELP,
O,DRIVE_ENA_BPRCH-Drive DQx for one cycle longer than normal during write operations.,Enable,Disable,57,1,LMC_LMC0_EXT_CONFIG_HELP,
O,DRIVE_ENA_FPRCH-Drive DQx starting one cycle earlier than normal during write operations.,Enable,Disable,58,1,LMC_LMC0_EXT_CONFIG_HELP,
T,DLCRAM_FLIP_SYND-Reserved.,59,2,Hex,1,LMC_LMC0_EXT_CONFIG_HELP,
O,DLCRAM_COR_DIS-Reserved.,Enable,Disable,61,1,LMC_LMC0_EXT_CONFIG_HELP,
O,DLC_NXM_RD-When set enable NXM events for HFA read operations.,Enable,Disable,62,1,LMC_LMC0_EXT_CONFIG_HELP,
O,L2C_NXM_RD-When set enable NXM events for L2C read operations.,Enable,Disable,63,1,LMC_LMC0_EXT_CONFIG_HELP,
O,L2C_NXM_WR-When set enable NXM events for L2C write operations.,Enable,Disable,64,1,LMC_LMC0_EXT_CONFIG_HELP,

(LMC0_FADR),7,This register only captures the first transaction with ECC errors. A DED error can over-write,LMC,LMC_LMC0_FADR_HELP
T,Reserved-Reserved,1,24,Hex,6,LMC_LMC0_FADR_HELP,
T,FILL_ORDER-Fill order for failing transaction.,25,2,Hex,1,LMC_LMC0_FADR_HELP,
O,FDIMM-Failing DIMM number. CN70XX/CN71XX only supports one DIMM so this bit will always,Enable,Disable,27,1,LMC_LMC0_FADR_HELP,
O,FBUNK-Failing rank number.,Enable,Disable,28,1,LMC_LMC0_FADR_HELP,
T,FBANK-Failing bank number. Bits <3:0>.,29,4,Hex,1,LMC_LMC0_FADR_HELP,
T,FROW-Failing row address. Bits <17:0>.,33,18,Hex,5,LMC_LMC0_FADR_HELP,
T,FCOL-Failing column address <13:0>. Technically represents the address of the 64b data that,51,14,Hex,4,LMC_LMC0_FADR_HELP,

(LMC0_IFB_CNT),1,Type=RSL,LMC,LMC_LMC0_IFB_CNT_HELP
T,IFBCNT-Performance counter. 64=bit counter that increments every CK cycle that there is something,1,64,Hex,16,LMC_LMC0_IFB_CNT_HELP,

(LMC0_INT),7,Type=RSL,LMC,LMC_LMC0_INT_HELP
T,Reserved-Reserved,1,52,Hex,13,LMC_LMC0_INT_HELP,
O,DDR_ERR-Reserved.,Enable,Disable,53,1,LMC_LMC0_INT_HELP,
O,DLCRAM_DED_ERR-Reserved.,Enable,Disable,54,1,LMC_LMC0_INT_HELP,
O,DLCRAM_SEC_ERR-Reserved.,Enable,Disable,55,1,LMC_LMC0_INT_HELP,
T,DED_ERR-Double error detected (DED) of Rd Data.,56,4,Hex,1,LMC_LMC0_INT_HELP,
T,SEC_ERR-Single error (corrected) of Rd Data.,60,4,Hex,1,LMC_LMC0_INT_HELP,
O,NXM_WR_ERR-Write to nonexistent memory.,Enable,Disable,64,1,LMC_LMC0_INT_HELP,

(LMC0_INT_EN),7,Type=RSL,LMC,LMC_LMC0_INT_EN_HELP
T,Reserved-Reserved,1,58,Hex,15,LMC_LMC0_INT_EN_HELP,
O,DDR_ERROR_ALERT_ENA-Reserved.,Enable,Disable,59,1,LMC_LMC0_INT_EN_HELP,
O,DLCRAM_DED_ENA-Reserved.,Enable,Disable,60,1,LMC_LMC0_INT_EN_HELP,
O,DLCRAM_SEC_ENA-Reserved.,Enable,Disable,61,1,LMC_LMC0_INT_EN_HELP,
O,INTR_DED_ENA-ECC double error detect (DED) interrupt enable bit. When set the memory controller raises,Enable,Disable,62,1,LMC_LMC0_INT_EN_HELP,
O,INTR_SEC_ENA-ECC single error correct (SEC) interrupt enable bit. When set the memory controller,Enable,Disable,63,1,LMC_LMC0_INT_EN_HELP,
O,INTR_NXM_WR_ENA-Nonwrite error interrupt enable bit. When set the memory controller raises a processor,Enable,Disable,64,1,LMC_LMC0_INT_EN_HELP,

(LMC0_MODEREG_PARAMS0),16,These parameters are written into the DDR3 MR0 MR1 MR2 and MR3 registers.,LMC,LMC_LMC0_MODEREG_PARAMS0_HELP
T,Reserved-Reserved,1,39,Hex,10,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,PPD-DLL control for precharge powerdown.,Enable,Disable,40,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,WRP-Write recovery for auto precharge. Should be programmed to be equal to or greater than,41,3,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,DLLR-DLL reset. LMC writes this value to MR0[DLL] in the selected DDR3 parts during power=,Enable,Disable,44,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,TM-Test mode. LMC writes this value to MR0[TM] in the selected DDR3 parts during power=,Enable,Disable,45,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,RBT-Read burst. Type 1 = interleaved (fixed). LMC writes this value to MR0[RBT] in the,Enable,Disable,46,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,CL-CAS latency.,47,4,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,BL-Burst length.,51,2,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,QOFF-Qoff enable. 0: enable; 1: disable.,Enable,Disable,53,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,TDQS-TDQS enable. 0: disable. LMC writes this value to MR1[TDQS] in the DDR3 parts in the,Enable,Disable,54,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,WLEV-Write leveling enable. 0: disable. LMC writes MR1[Level]=0 in the DDR3 parts in the,Enable,Disable,55,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,AL-Reserved; must be zero.,56,2,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,DLL-DLL Enable. 0: enable; 1: disable. LMC writes this value to MR1[DLL] in the selected DDR3,Enable,Disable,58,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
O,MPR-MPR. LMC writes this value to MR3[MPR] in the selected DDR3 parts during power=up/init,Enable,Disable,59,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,MPRLOC-MPR location. LMC writes this value to MR3[MPRLoc] in the selected DDR3 parts during,60,2,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,
T,CWL-CAS write latency.,62,3,Hex,1,LMC_LMC0_MODEREG_PARAMS0_HELP,

(LMC0_MODEREG_PARAMS1),25,These parameters are written into the DDR3 MR0 MR1 MR2 and MR3 registers.,LMC,LMC_LMC0_MODEREG_PARAMS1_HELP
T,Reserved-Reserved,1,16,Hex,4,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_NOM_11-Reserved.,17,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,DIC_11-Reserved.,20,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_WR_11-Reserved.,22,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,SRT_11-Reserved.,Enable,Disable,24,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,ASR_11-Reserved.,Enable,Disable,25,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,PASR_11-Reserved.,26,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_NOM_10-Reserved.,29,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,DIC_10-Reserved.,32,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_WR_10-Reserved.,34,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,SRT_10-Reserved.,Enable,Disable,36,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,ASR_10-Reserved.,Enable,Disable,37,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,PASR_10-Reserved.,38,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_NOM_01-RTT_NOM rank 1. LMC writes this value to MR1[RTT_NOM] in the rank 1 (i.e. DIMM0_CS1) DDR3,41,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,DIC_01-Output driver impedance control rank 1. LMC writes this value to MR1[D.I.C.] in the rank 1,44,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_WR_01-RTT_WR rank 1. LMC writes this value to MR2[RTT_WR] in the rank 1 (i.e. DIMM0_CS1) DDR3,46,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,SRT_01-Self=refresh temperature range rank 1. LMC writes this value to MR2[SRT] in the rank 1,Enable,Disable,48,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,ASR_01-Auto self=refresh rank 1. LMC writes this value to MR2[ASR] in the rank 1 (i.e. DIMM0_CS1),Enable,Disable,49,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,PASR_01-Partial array self=refresh rank 1. LMC writes this value to MR2[PASR] in the rank 1 (i.e.,50,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_NOM_00-RTT_NOM rank 0. LMC writes this value to MR1[RTT_NOM] in the rank 0 (i.e. DIMM0_CS0) DDR3,53,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,DIC_00-Output driver impedance control rank 0. LMC writes this value to MR1[D.I.C.] in the rank 0,56,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,RTT_WR_00-RTT_WR rank 0. LMC writes this value to MR2[RTT_WR] in the rank 0 (i.e. DIMM0_CS0) DDR3,58,2,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,SRT_00-Self=refresh temperature range rank 0. LMC writes this value to MR2[SRT] in the rank 0,Enable,Disable,60,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
O,ASR_00-Auto self=refresh rank 0. LMC writes this value to MR2[ASR] in the rank 0 (i.e. DIMM0_CS0),Enable,Disable,61,1,LMC_LMC0_MODEREG_PARAMS1_HELP,
T,PASR_00-Partial array self=refresh rank 0. LMC writes this value to MR2[PASR] in the rank 0 (i.e.,62,3,Hex,1,LMC_LMC0_MODEREG_PARAMS1_HELP,

(LMC0_MODEREG_PARAMS2),14,These parameters are written into the DDR4 mode registers.,LMC,LMC_LMC0_MODEREG_PARAMS2_HELP
T,Reserved-Reserved,1,23,Hex,6,LMC_LMC0_MODEREG_PARAMS2_HELP,
O,VREFDQ_TRAIN_EN-Vref training mode enable used for all ranks.,Enable,Disable,24,1,LMC_LMC0_MODEREG_PARAMS2_HELP,
O,VREF_RANGE_11-VREF range for rank 3.  Not used in CN70XX/CN71XX.,Enable,Disable,25,1,LMC_LMC0_MODEREG_PARAMS2_HELP,
T,VREF_VALUE_11-VREF value for rank 3.  Not used in CN70XX/CN71XX.,26,6,Hex,2,LMC_LMC0_MODEREG_PARAMS2_HELP,
T,RTT_PARK_11-RTT park value for rank 3.  Not used in CN70XX/CN71XX.,32,3,Hex,1,LMC_LMC0_MODEREG_PARAMS2_HELP,
O,VREF_RANGE_10-VREF range for rank 2.  Not used in CN70XX/CN71XX.,Enable,Disable,35,1,LMC_LMC0_MODEREG_PARAMS2_HELP,
T,VREF_VALUE_10-VREF value for rank 2.  Not used in CN70XX/CN71XX.,36,6,Hex,2,LMC_LMC0_MODEREG_PARAMS2_HELP,
T,RTT_PARK_10-RTT park value for rank 2.  Not used in CN70XX/CN71XX.,42,3,Hex,1,LMC_LMC0_MODEREG_PARAMS2_HELP,
O,VREF_RANGE_01-VREF range for rank 1.,Enable,Disable,45,1,LMC_LMC0_MODEREG_PARAMS2_HELP,
T,VREF_VALUE_01-VREF value for rank 1.,46,6,Hex,2,LMC_LMC0_MODEREG_PARAMS2_HELP,
T,RTT_PARK_01-RTT park value for rank 1.,52,3,Hex,1,LMC_LMC0_MODEREG_PARAMS2_HELP,
O,VREF_RANGE_00-VREF range for rank 0.,Enable,Disable,55,1,LMC_LMC0_MODEREG_PARAMS2_HELP,
T,VREF_VALUE_00-VREF value for rank 0.,56,6,Hex,2,LMC_LMC0_MODEREG_PARAMS2_HELP,
T,RTT_PARK_00-RTT park value for rank 0.,62,3,Hex,1,LMC_LMC0_MODEREG_PARAMS2_HELP,

(LMC0_MODEREG_PARAMS3),23,These parameters are written into the DDR4 mode registers.,LMC,LMC_LMC0_MODEREG_PARAMS3_HELP
T,Reserved-Reserved,1,31,Hex,8,LMC_LMC0_MODEREG_PARAMS3_HELP,
T,MPR_FMT-MPR format.,32,2,Hex,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
T,WR_CMD_LAT-Write command latency when CRC and DM are both enabled.,34,2,Hex,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
T,FGRM-Fine granularity refresh mode.,36,3,Hex,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,TEMP_SENSE-Temperature sensor readout enable.,Enable,Disable,39,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,PDA-Per DRAM addressability.,Enable,Disable,40,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,GD-Gear=down mode.,Enable,Disable,41,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,CRC-CRC mode.,Enable,Disable,42,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
T,LPASR-LP auto self refresh.,43,2,Hex,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
T,TCCD_L-TCCD_L timing parameter:,45,3,Hex,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,RD_DBI-Read DBI must be 0.,Enable,Disable,48,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,WR_DBI-Write DBI must be 0.,Enable,Disable,49,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,DM-Data mask enable.,Enable,Disable,50,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,CA_PAR_PERS-Command/address persistent parity error mode.,Enable,Disable,51,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,ODT_PD-ODT in PD mode.,Enable,Disable,52,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
T,PAR_LAT_MODE-Parity latency mode.,53,3,Hex,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,WR_PREAMBLE-Write preamble 0 = one nCK 1 = two nCK.,Enable,Disable,56,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,RD_PREAMBLE-Write preamble 0 = one nCK 1 = two nCK.,Enable,Disable,57,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,SRE_ABORT-Self refresh abort.,Enable,Disable,58,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
T,CAL-CS=to=CMD/ADDR latency mode (cycles).,59,3,Hex,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,VREF_MON-Internal VREF monitor: 0 = disable 1 = enable.,Enable,Disable,62,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,TC_REF-Temperature controlled refresh range: 0 = normal 1 = extended.,Enable,Disable,63,1,LMC_LMC0_MODEREG_PARAMS3_HELP,
O,MAX_PD-Maximum power=down mode: 0 = disable 1 = enable.,Enable,Disable,64,1,LMC_LMC0_MODEREG_PARAMS3_HELP,

(LMC0_MPR_DATA0),1,This register provides bits <63:0> of MPR data register.,LMC,LMC_LMC0_MPR_DATA0_HELP
T,MPR_DATA-MPR data bits<63:0>. Bits<7:0> represent the MPR data for the lowest=order *4 device (*4,1,64,Hex,16,LMC_LMC0_MPR_DATA0_HELP,

(LMC0_MPR_DATA1),1,This register provides bits <127:64> of MPR data register.,LMC,LMC_LMC0_MPR_DATA1_HELP
T,MPR_DATA-MPR data bits<127:64>. Bits<7:0> represent the MPR data for *4 device 8; bits<15:8>,1,64,Hex,16,LMC_LMC0_MPR_DATA1_HELP,

(LMC0_MPR_DATA2),2,This register provides bits <143:128> of MPR data register.,LMC,LMC_LMC0_MPR_DATA2_HELP
T,Reserved-Reserved,1,48,Hex,12,LMC_LMC0_MPR_DATA2_HELP,
T,MPR_DATA-MPR data bits<143:128>. Bits<7:0> represent the MPR data for *4 device 16; bits<15:8>,49,16,Hex,4,LMC_LMC0_MPR_DATA2_HELP,

(LMC0_MR_MPR_CTL),11,This register sets timing parameters for DDR4.,LMC,LMC_LMC0_MR_MPR_CTL_HELP
T,Reserved-Reserved,1,12,Hex,3,LMC_LMC0_MR_MPR_CTL_HELP,
O,MPR_WHOLE_BYTE_ENABLE-Reserved.,Enable,Disable,13,1,LMC_LMC0_MR_MPR_CTL_HELP,
T,MPR_BYTE_SELECT-Reserved.,14,4,Hex,1,LMC_LMC0_MR_MPR_CTL_HELP,
T,MPR_BIT_SELECT-Select which of four bits to read for each nibble of DRAM data. Typically all four bits,18,2,Hex,1,LMC_LMC0_MR_MPR_CTL_HELP,
O,MPR_WR-MPR sequence will perform a write operation when set.,Enable,Disable,20,1,LMC_LMC0_MR_MPR_CTL_HELP,
T,MPR_LOC-MPR location select for MPR sequence. Only makes a difference for DDR4.,21,2,Hex,1,LMC_LMC0_MR_MPR_CTL_HELP,
O,MR_WR_PDA_ENABLE-PDA write enable. When set MRW operations use PDA enabled by MR_WR_PDA_MASK per device.,Enable,Disable,23,1,LMC_LMC0_MR_MPR_CTL_HELP,
T,MR_WR_PDA_MASK-PDA mask. If MR_WR_PDA_ENABLE = 1 and there is a 1 in the bit for this mask value then,24,18,Hex,5,LMC_LMC0_MR_MPR_CTL_HELP,
T,MR_WR_RANK-Selects the DRAM rank for either MRW or MPR sequences.  For CN70XX/CN71XX this must be,42,2,Hex,1,LMC_LMC0_MR_MPR_CTL_HELP,
T,MR_WR_SEL-Selects which MR to write with the MR write sequence.,44,3,Hex,1,LMC_LMC0_MR_MPR_CTL_HELP,
T,MR_WR_ADDR-Sets a value for A<17:0> for MR write operations. Note that many of these bits must be 0,47,18,Hex,5,LMC_LMC0_MR_MPR_CTL_HELP,

(LMC0_NXM),7,Following is the decoding for mem_msb/rank:,LMC,LMC_LMC0_NXM_HELP
T,Reserved-Reserved,1,40,Hex,10,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D1_R1-Reserved.,41,4,Hex,1,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D1_R0-Reserved.,45,4,Hex,1,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D0_R1-Max row MSB for DIMM0 RANK1/DIMM0 in single ranked.,49,4,Hex,1,LMC_LMC0_NXM_HELP,
T,MEM_MSB_D0_R0-Max row MSB for DIMM0 RANK0.,53,4,Hex,1,LMC_LMC0_NXM_HELP,
T,Reserved-Reserved,57,4,Hex,1,LMC_LMC0_NXM_HELP,
T,CS_MASK-Chip select mask. This mask corresponds to the four chip selects for a memory,61,4,Hex,1,LMC_LMC0_NXM_HELP,

(LMC0_NXM_FADR),4,This register captures only the first transaction with a NXM error while an interrupt is,LMC,LMC_LMC0_NXM_FADR_HELP
T,Reserved-Reserved,1,25,Hex,7,LMC_LMC0_NXM_FADR_HELP,
O,NXM_SRC-Indicates the source of the operation that caused a NXM error:,Enable,Disable,26,1,LMC_LMC0_NXM_FADR_HELP,
O,NXM_TYPE-Indicates the type of operation that caused NXM error:,Enable,Disable,27,1,LMC_LMC0_NXM_FADR_HELP,
T,NXM_FADDR-Failing L2C=LMC address. Bits<3:0> are always 0s for an HFA access and bits<4:0> are,28,37,Hex,10,LMC_LMC0_NXM_FADR_HELP,

(LMC0_OPS_CNT),1,Type=RSL,LMC,LMC_LMC0_OPS_CNT_HELP
T,OPSCNT-Performance counter. A 64=bit counter that increments when the DDR3 data bus is being,1,64,Hex,16,LMC_LMC0_OPS_CNT_HELP,

(LMC0_PHY_CTL),29,Type=RSL,LMC,LMC_LMC0_PHY_CTL_HELP
T,Reserved-Reserved,1,13,Hex,4,LMC_LMC0_PHY_CTL_HELP,
O,PHY_RESET-Reserved.,Enable,Disable,14,1,LMC_LMC0_PHY_CTL_HELP,
O,DSK_DBG_RD_COMPLETE-Reserved.,Enable,Disable,15,1,LMC_LMC0_PHY_CTL_HELP,
T,DSK_DBG_RD_DATA-Reserved.,16,10,Hex,3,LMC_LMC0_PHY_CTL_HELP,
O,DSK_DBG_RD_START-Reserved.,Enable,Disable,26,1,LMC_LMC0_PHY_CTL_HELP,
T,DSK_DBG_CLK_SCALER-Reserved.,27,2,Hex,1,LMC_LMC0_PHY_CTL_HELP,
T,DSK_DBG_OFFSET-Reserved.,29,2,Hex,1,LMC_LMC0_PHY_CTL_HELP,
O,DSK_DBG_NUM_BITS_SEL-Reserved.,Enable,Disable,31,1,LMC_LMC0_PHY_CTL_HELP,
T,DSK_DBG_BYTE_SEL-Reserved.,32,4,Hex,1,LMC_LMC0_PHY_CTL_HELP,
T,DSK_DBG_BIT_SEL-Reserved.,36,4,Hex,1,LMC_LMC0_PHY_CTL_HELP,
O,DBI_MODE_ENA-Enable DBI mode for PHY must be 0.  DBI mode not supported,Enable,Disable,40,1,LMC_LMC0_PHY_CTL_HELP,
O,DDR_ERROR_N_ENA-Reserved.,Enable,Disable,41,1,LMC_LMC0_PHY_CTL_HELP,
O,REF_PIN_ON-Reserved.,Enable,Disable,42,1,LMC_LMC0_PHY_CTL_HELP,
O,DAC_ON-Reserved.,Enable,Disable,43,1,LMC_LMC0_PHY_CTL_HELP,
O,INT_PAD_LOOPBACK_ENA-Reserved.,Enable,Disable,44,1,LMC_LMC0_PHY_CTL_HELP,
O,INT_PHY_LOOPBACK_ENA-Reserved.,Enable,Disable,45,1,LMC_LMC0_PHY_CTL_HELP,
O,PHY_DSK_RESET-PHY deskew reset. When set the deskew reset signal goes active if the Vrefint/deskew,Enable,Disable,46,1,LMC_LMC0_PHY_CTL_HELP,
O,PHY_DSK_BYP-PHY deskew bypass.,Enable,Disable,47,1,LMC_LMC0_PHY_CTL_HELP,
O,PHY_PWR_SAVE_DISABLE-DDR PHY power save disable.,Enable,Disable,48,1,LMC_LMC0_PHY_CTL_HELP,
O,TEN-DDR PHY test enable pin.,Enable,Disable,49,1,LMC_LMC0_PHY_CTL_HELP,
O,RX_ALWAYS_ON-Reserved; must be zero.,Enable,Disable,50,1,LMC_LMC0_PHY_CTL_HELP,
O,LV_MODE-Reserved; must be zero.,Enable,Disable,51,1,LMC_LMC0_PHY_CTL_HELP,
O,CK_TUNE1-Reserved; must be zero.,Enable,Disable,52,1,LMC_LMC0_PHY_CTL_HELP,
T,CK_DLYOUT1-Reserved; must be zero.,53,4,Hex,1,LMC_LMC0_PHY_CTL_HELP,
O,CK_TUNE0-Reserved; must be zero.,Enable,Disable,57,1,LMC_LMC0_PHY_CTL_HELP,
T,CK_DLYOUT0-Reserved; must be zero.,58,4,Hex,1,LMC_LMC0_PHY_CTL_HELP,
O,LOOPBACK-Reserved; must be zero.,Enable,Disable,62,1,LMC_LMC0_PHY_CTL_HELP,
O,LOOPBACK_POS-Reserved; must be zero.,Enable,Disable,63,1,LMC_LMC0_PHY_CTL_HELP,
O,TS_STAGGER-TS stagger mode. This mode configures output drivers with two=stage drive strength to,Enable,Disable,64,1,LMC_LMC0_PHY_CTL_HELP,

(LMC0_RESET_CTL),5,Specify the RSL base addresses for the block.,LMC,LMC_LMC0_RESET_CTL_HELP
T,Reserved-Reserved,1,60,Hex,15,LMC_LMC0_RESET_CTL_HELP,
O,DDR3PSV-Set by hardware to indicate DRAM contents were preserved during warm or soft reset.,Enable,Disable,61,1,LMC_LMC0_RESET_CTL_HELP,
O,DDR3PSOFT-Memory reset. 1 = Enable preserve mode during soft reset.,Enable,Disable,62,1,LMC_LMC0_RESET_CTL_HELP,
O,DDR3PWARM-Memory reset. 1 = Enable preserve mode during warm reset.,Enable,Disable,63,1,LMC_LMC0_RESET_CTL_HELP,
O,DDR3RST-"Memory reset. 0 = Reset asserted; 1 = Reset deasserted.,Enable,Disable,64,1,LMC_LMC0_RESET_CTL_HELP,

(LMC0_RLEVEL_CTL),12,Type=RSL,LMC,LMC_LMC0_RLEVEL_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,LMC_LMC0_RLEVEL_CTL_HELP,
T,PATTERN-Sets the data pattern used to match in read=leveling operations.,33,8,Hex,2,LMC_LMC0_RLEVEL_CTL_HELP,
T,Reserved-Reserved,41,2,Hex,1,LMC_LMC0_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_3-When set unload the PHY silo one cycle later during read=leveling if,Enable,Disable,43,1,LMC_LMC0_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_2-When set unload the PHY silo one cycle later during read=leveling if,Enable,Disable,44,1,LMC_LMC0_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_1-When set unload the PHY silo one cycle later during read=leveling if,Enable,Disable,45,1,LMC_LMC0_RLEVEL_CTL_HELP,
O,DELAY_UNLOAD_0-When set unload the PHY silo one cycle later during read=leveling if,Enable,Disable,46,1,LMC_LMC0_RLEVEL_CTL_HELP,
T,BITMASK-Mask to select bit lanes on which read=leveling feedback is returned when [OR_DIS] is set to 1.,47,8,Hex,2,LMC_LMC0_RLEVEL_CTL_HELP,
O,OR_DIS-Disable ORing of bits in a byte lane when computing the read=leveling bitmask. [OR_DIS],Enable,Disable,55,1,LMC_LMC0_RLEVEL_CTL_HELP,
O,OFFSET_EN-When set LMC attempts to select the read=leveling setting that is,Enable,Disable,56,1,LMC_LMC0_RLEVEL_CTL_HELP,
T,OFFSET-The offset used when LMC(0..0)_RLEVEL_CTL[OFFSET] is set.,57,4,Hex,1,LMC_LMC0_RLEVEL_CTL_HELP,
T,BYTE-0 <= BYTE <= 8. Byte index for which bitmask results are saved in LMC(0..0)_RLEVEL_DBG.,61,4,Hex,1,LMC_LMC0_RLEVEL_CTL_HELP,

(LMC0_RLEVEL_DBG),1,A given read of LMC(0..0)_RLEVEL_DBG returns the read-leveling pass/fail results for all,LMC,LMC_LMC0_RLEVEL_DBG_HELP
T,BITMASK-Bitmask generated during read level settings sweep. BITMASK[n] = 0 means read level,1,64,Hex,16,LMC_LMC0_RLEVEL_DBG_HELP,

(LMC0_RLEVEL_RANK000),11,Four of these CSRs exist per LMC one for each rank. Because CN70XX/CN71XX only support two,LMC,LMC_LMC0_RLEVEL_RANK000_HELP
T,Reserved-Reserved,1,8,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,STATUS-Indicates status of the read=leveling and where the BYTEn programmings in <53:0> came,9,2,Hex,1,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE8-"Read level setting.,11,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE7-"Read level setting.,17,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE6-"Read level setting.,23,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE5-"Read level setting.,29,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE4-"Read level setting.,35,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE3-Read level setting.,41,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE2-Read level setting.,47,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE1-Read level setting.,53,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,
T,BYTE0-Read level setting.,59,6,Hex,2,LMC_LMC0_RLEVEL_RANK000_HELP,

(LMC0_RLEVEL_RANK001),11,Four of these CSRs exist per LMC one for each rank. Because CN70XX/CN71XX only support two,LMC,LMC_LMC0_RLEVEL_RANK001_HELP
T,Reserved-Reserved,1,8,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,STATUS-Indicates status of the read=leveling and where the BYTEn programmings in <53:0> came,9,2,Hex,1,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE8-"Read level setting.,11,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE7-"Read level setting.,17,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE6-"Read level setting.,23,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE5-"Read level setting.,29,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE4-"Read level setting.,35,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE3-Read level setting.,41,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE2-Read level setting.,47,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE1-Read level setting.,53,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,
T,BYTE0-Read level setting.,59,6,Hex,2,LMC_LMC0_RLEVEL_RANK001_HELP,

(LMC0_RLEVEL_RANK002),11,Four of these CSRs exist per LMC one for each rank. Because CN70XX/CN71XX only support two,LMC,LMC_LMC0_RLEVEL_RANK002_HELP
T,Reserved-Reserved,1,8,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,STATUS-Indicates status of the read=leveling and where the BYTEn programmings in <53:0> came,9,2,Hex,1,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE8-"Read level setting.,11,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE7-"Read level setting.,17,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE6-"Read level setting.,23,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE5-"Read level setting.,29,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE4-"Read level setting.,35,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE3-Read level setting.,41,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE2-Read level setting.,47,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE1-Read level setting.,53,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,
T,BYTE0-Read level setting.,59,6,Hex,2,LMC_LMC0_RLEVEL_RANK002_HELP,

(LMC0_RLEVEL_RANK003),11,Four of these CSRs exist per LMC one for each rank. Because CN70XX/CN71XX only support two,LMC,LMC_LMC0_RLEVEL_RANK003_HELP
T,Reserved-Reserved,1,8,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,STATUS-Indicates status of the read=leveling and where the BYTEn programmings in <53:0> came,9,2,Hex,1,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE8-"Read level setting.,11,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE7-"Read level setting.,17,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE6-"Read level setting.,23,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE5-"Read level setting.,29,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE4-"Read level setting.,35,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE3-Read level setting.,41,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE2-Read level setting.,47,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE1-Read level setting.,53,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,
T,BYTE0-Read level setting.,59,6,Hex,2,LMC_LMC0_RLEVEL_RANK003_HELP,

(LMC0_RODT_MASK),8,System designers may desire to terminate DQ/DQS lines for higher frequency DDR operations,LMC,LMC_LMC0_RODT_MASK_HELP
T,Reserved-Reserved,1,36,Hex,9,LMC_LMC0_RODT_MASK_HELP,
T,RODT_D1_R1-Reserved.,37,4,Hex,1,LMC_LMC0_RODT_MASK_HELP,
T,Reserved-Reserved,41,4,Hex,1,LMC_LMC0_RODT_MASK_HELP,
T,RODT_D1_R0-Reserved.,45,4,Hex,1,LMC_LMC0_RODT_MASK_HELP,
T,Reserved-Reserved,49,4,Hex,1,LMC_LMC0_RODT_MASK_HELP,
T,RODT_D0_R1-Read ODT mask DIMM0 RANK1/DIMM0 in SingleRanked. If RANK_ENA=1 [RODT_D0_R1]<1> must be,53,4,Hex,1,LMC_LMC0_RODT_MASK_HELP,
T,Reserved-Reserved,57,4,Hex,1,LMC_LMC0_RODT_MASK_HELP,
T,RODT_D0_R0-Read ODT mask DIMM0 RANK0. If RANK_ENA=1 [RODT_D0_R0]<0> must be zero. Otherwise,61,4,Hex,1,LMC_LMC0_RODT_MASK_HELP,

(LMC0_SCRAMBLE_CFG0),1,Type=RSL,LMC,LMC_LMC0_SCRAMBLE_CFG0_HELP
T,KEY-Scramble key for data.,1,64,Hex,16,LMC_LMC0_SCRAMBLE_CFG0_HELP,

(LMC0_SCRAMBLE_CFG1),1,These registers set the aliasing that uses the lowest legal chip select(s).,LMC,LMC_LMC0_SCRAMBLE_CFG1_HELP
T,KEY-Scramble key for addresses.,1,64,Hex,16,LMC_LMC0_SCRAMBLE_CFG1_HELP,

(LMC0_SCRAMBLED_FADR),7,LMC(0..0)_FADR captures the failing pre-scrambled address location (split into DIMM bunk,LMC,LMC_LMC0_SCRAMBLED_FADR_HELP
T,Reserved-Reserved,1,24,Hex,6,LMC_LMC0_SCRAMBLED_FADR_HELP,
T,FILL_ORDER-Fill order for failing transaction.,25,2,Hex,1,LMC_LMC0_SCRAMBLED_FADR_HELP,
O,FDIMM-Failing DIMM number.,Enable,Disable,27,1,LMC_LMC0_SCRAMBLED_FADR_HELP,
O,FBUNK-Failing rank number.,Enable,Disable,28,1,LMC_LMC0_SCRAMBLED_FADR_HELP,
T,FBANK-Failing bank number. Bits <3:0>.,29,4,Hex,1,LMC_LMC0_SCRAMBLED_FADR_HELP,
T,FROW-Failing row address. Bits <17:0>.,33,18,Hex,5,LMC_LMC0_SCRAMBLED_FADR_HELP,
T,FCOL-Failing column address <13:0>. Technically represents the address of the 128b data that,51,14,Hex,4,LMC_LMC0_SCRAMBLED_FADR_HELP,

(LMC0_SEQ_CTL),4,This register is used to initiate the various control sequences in the LMC.,LMC,LMC_LMC0_SEQ_CTL_HELP
T,Reserved-Reserved,1,58,Hex,15,LMC_LMC0_SEQ_CTL_HELP,
O,SEQ_COMPLETE-Sequence complete. This bit is cleared when [INIT_START] is set to a 1 and then is set to,Enable,Disable,59,1,LMC_LMC0_SEQ_CTL_HELP,
T,SEQ_SEL-Selects the sequence that LMC runs after a 0=>1 transition on INIT_START.,60,4,Hex,1,LMC_LMC0_SEQ_CTL_HELP,
O,INIT_START-A 0=>1 transition starts the DDR memory sequence that is selected by SEQ_SEL. This,Enable,Disable,64,1,LMC_LMC0_SEQ_CTL_HELP,

(LMC0_SLOT_CTL0),9,This register is an assortment of control fields needed by the memory controller. If software,LMC,LMC_LMC0_SLOT_CTL0_HELP
T,Reserved-Reserved,1,16,Hex,4,LMC_LMC0_SLOT_CTL0_HELP,
T,W2W_L_INIT-Write=to=write spacing control for back=to=back write followed by write cache block,17,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,
T,W2R_L_INIT-Write=to=read spacing control for back=to=back write followed by read cache block accesses,23,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,
T,R2W_L_INIT-Read=to=write spacing control for back=to=back read followed by write cache block accesses,29,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,
T,R2R_L_INIT-Read=to=read spacing control for back=to=back read followed by read cache block accesses,35,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,
T,W2W_INIT-Write=to=write spacing control for back=to=back write followed by write cache block,41,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,
T,W2R_INIT-Write=to=read spacing control for back=to=back write followed by read cache block accesses,47,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,
T,R2W_INIT-Read=to=write spacing control for back=to=back read followed by write cache block accesses,53,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,
T,R2R_INIT-Read=to=read spacing control for back=to=back read followed by read cache block accesses,59,6,Hex,2,LMC_LMC0_SLOT_CTL0_HELP,

(LMC0_SLOT_CTL1),5,This register is an assortment of control fields needed by the memory controller. If software,LMC,LMC_LMC0_SLOT_CTL1_HELP
T,Reserved-Reserved,1,40,Hex,10,LMC_LMC0_SLOT_CTL1_HELP,
T,W2W_XRANK_INIT-Write=to=write spacing control for back=to=back write followed by write cache block,41,6,Hex,2,LMC_LMC0_SLOT_CTL1_HELP,
T,W2R_XRANK_INIT-Write=to=read spacing control for back=to=back write followed by read cache block accesses,47,6,Hex,2,LMC_LMC0_SLOT_CTL1_HELP,
T,R2W_XRANK_INIT-Read=to=write spacing control for back=to=back read followed by write cache block accesses,53,6,Hex,2,LMC_LMC0_SLOT_CTL1_HELP,
T,R2R_XRANK_INIT-Read=to=read spacing control for back=to=back read followed by read cache block accesses,59,6,Hex,2,LMC_LMC0_SLOT_CTL1_HELP,

(LMC0_SLOT_CTL2),5,This register still exists in CN70XX/CN71XX but is not used because it only supports 2 ranks.,LMC,LMC_LMC0_SLOT_CTL2_HELP
T,Reserved-Reserved,1,40,Hex,10,LMC_LMC0_SLOT_CTL2_HELP,
T,W2W_XDIMM_INIT-Write=to=write spacing control for back=to=back write followed by write cache block,41,6,Hex,2,LMC_LMC0_SLOT_CTL2_HELP,
T,W2R_XDIMM_INIT-Write=to=read spacing control for back=to=back write followed by read cache block accesses,47,6,Hex,2,LMC_LMC0_SLOT_CTL2_HELP,
T,R2W_XDIMM_INIT-Read=to=write spacing control for back=to=back read followed by write cache block accesses,53,6,Hex,2,LMC_LMC0_SLOT_CTL2_HELP,
T,R2R_XDIMM_INIT-Read=to=read spacing control for back=to=back read followed by read cache block accesses,59,6,Hex,2,LMC_LMC0_SLOT_CTL2_HELP,

(LMC0_TIMING_PARAMS0),11,Type=RSL,LMC,LMC_LMC0_TIMING_PARAMS0_HELP
T,Reserved-Reserved,1,16,Hex,4,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TCKSRE-Indicates TCKSRE constraints. Set this field as follows:,17,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TRP-Indicates TRP constraints. Set TRP as follows:,21,5,Hex,2,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TZQINIT-Indicates TZQINIT constraints. Set this field as follows:,26,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TDLLK-Indicates TDLLK constraints. Set this field as follows:,30,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TMOD-Indicates tMOD constraints. Set this field as follows:,34,5,Hex,2,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TMRD-Indicates TMRD constraints. Set this field as follows:,39,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TXPR-Indicates TXPR constraints. Set this field as follows:,43,6,Hex,2,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TCKE-Indicates TCKE constraints. Set this field as follows:,49,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,TZQCS-Indicates TZQCS constraints. Set this field as follows:,53,4,Hex,1,LMC_LMC0_TIMING_PARAMS0_HELP,
T,Reserved-Reserved,57,8,Hex,2,LMC_LMC0_TIMING_PARAMS0_HELP,

(LMC0_TIMING_PARAMS1),12,Type=RSL,LMC,LMC_LMC0_TIMING_PARAMS1_HELP
T,Reserved-Reserved,1,15,Hex,4,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TXPDLL-Indicates TXPDLL constraints. Set this field as follows:,16,5,Hex,2,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TFAW-Indicates TFAW constraints. Set this field as follows:,21,5,Hex,2,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TWLDQSEN-Indicates TWLDQSEN constraints. Set this field as follows:,26,4,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TWLMRD-Indicates TWLMRD constraints. Set this field as follows:,30,4,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TXP-Indicates TXP constraints. Set this field as follows:,34,3,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TRRD-Indicates TRRD constraints. Set this field as follows:,37,3,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TRFC-Indicates TRFC constraints. Set this field as follows:,40,7,Hex,2,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TWTR-Indicates TWTR constraints. Set this field as follows:,47,4,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TRCD-Indicates TRCD constraints. Set this field as follows:,51,4,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TRAS-Indicates TRAS constraints. Set TRAS (CSR field) as follows:,55,6,Hex,2,LMC_LMC0_TIMING_PARAMS1_HELP,
T,TMPRR-Indicates TMPRR constraints. Set this field as follows:,61,4,Hex,1,LMC_LMC0_TIMING_PARAMS1_HELP,

(LMC0_TIMING_PARAMS2),5,This register sets timing parameters for DDR4.,LMC,LMC_LMC0_TIMING_PARAMS2_HELP
T,Reserved-Reserved,1,49,Hex,13,LMC_LMC0_TIMING_PARAMS2_HELP,
T,TRTP-Specifies the TRTP parameter in cycles. Set this field as follows:,50,4,Hex,1,LMC_LMC0_TIMING_PARAMS2_HELP,
T,T_RW_OP_MAX-Specifies the maximum delay for a read or write operation to complete used to set the,54,4,Hex,1,LMC_LMC0_TIMING_PARAMS2_HELP,
T,TWTR_L-Specifies TWTR_L constraints. Set this field as follows:,58,4,Hex,1,LMC_LMC0_TIMING_PARAMS2_HELP,
T,TRRD_L-Specifies TRRD_L constraints. Set this field as follows:,62,3,Hex,1,LMC_LMC0_TIMING_PARAMS2_HELP,

(LMC0_WLEVEL_CTL),6,Type=RSL,LMC,LMC_LMC0_WLEVEL_CTL_HELP
T,Reserved-Reserved,1,42,Hex,11,LMC_LMC0_WLEVEL_CTL_HELP,
T,RTT_NOM-LMC writes a decoded value to MR1[Rtt_Nom] of the rank during write leveling. Per JEDEC,43,3,Hex,1,LMC_LMC0_WLEVEL_CTL_HELP,
T,BITMASK-Mask to select bit lanes on which write=leveling feedback is returned when OR_DIS is set to 1.,46,8,Hex,2,LMC_LMC0_WLEVEL_CTL_HELP,
O,OR_DIS-Disable ORing of bits in a byte lane when computing the write=leveling bitmask.,Enable,Disable,54,1,LMC_LMC0_WLEVEL_CTL_HELP,
O,SSET-Run write=leveling on the current setting only.,Enable,Disable,55,1,LMC_LMC0_WLEVEL_CTL_HELP,
T,LANEMASK-One=shot mask to select byte lane to be leveled by the write=leveling sequence. Used with,56,9,Hex,3,LMC_LMC0_WLEVEL_CTL_HELP,

(LMC0_WLEVEL_DBG),3,A given write of LMC(0..0)_WLEVEL_DBG returns the write-leveling pass/fail results for all,LMC,LMC_LMC0_WLEVEL_DBG_HELP
T,Reserved-Reserved,1,52,Hex,13,LMC_LMC0_WLEVEL_DBG_HELP,
T,BITMASK-Bitmask generated during write level settings sweep. If LMC(0..0)_WLEVEL_CTL[SSET]=0,53,8,Hex,2,LMC_LMC0_WLEVEL_DBG_HELP,
T,BYTE-0 <= BYTE <= 8.,61,4,Hex,1,LMC_LMC0_WLEVEL_DBG_HELP,

(LMC0_WLEVEL_RANK000),11,Four of these CSRs exist per LMC one for each rank. Because CN70XX/CN71XX only supports 2,LMC,LMC_LMC0_WLEVEL_RANK000_HELP
T,Reserved-Reserved,1,17,Hex,5,LMC_LMC0_WLEVEL_RANK000_HELP,
T,STATUS-Indicates status of the write=leveling and where the BYTE* programmings in <44:0> came,18,2,Hex,1,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE8-"Write level setting. Bit 0 of BYTE8 must be zero during normal operation. When ECC DRAM,20,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE7-Write level setting. Bit 0 of [BYTE7] must be zero during normal operation.,25,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE6-Write level setting. Bit 0 of [BYTE6] must be zero during normal operation.,30,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE5-Write level setting. Bit 0 of [BYTE5] must be zero during normal operation.,35,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE4-Write level setting. Bit 0 of [BYTE4] must be zero during normal operation.,40,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE3-Write level setting. Bit 0 of [BYTE3] must be zero during normal operation.,45,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE2-Write level setting. Bit 0 of [BYTE2] must be zero during normal operation.,50,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE1-Write level setting. Bit 0 of [BYTE1] must be zero during normal operation.,55,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,
T,BYTE0-Write level setting. Bit 0 of [BYTE0] must be zero during normal operation.,60,5,Hex,2,LMC_LMC0_WLEVEL_RANK000_HELP,

(LMC0_WLEVEL_RANK001),11,Four of these CSRs exist per LMC one for each rank. Because CN70XX/CN71XX only supports 2,LMC,LMC_LMC0_WLEVEL_RANK001_HELP
T,Reserved-Reserved,1,17,Hex,5,LMC_LMC0_WLEVEL_RANK001_HELP,
T,STATUS-Indicates status of the write=leveling and where the BYTE* programmings in <44:0> came,18,2,Hex,1,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE8-"Write level setting. Bit 0 of BYTE8 must be zero during normal operation. When ECC DRAM,20,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE7-Write level setting. Bit 0 of [BYTE7] must be zero during normal operation.,25,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE6-Write level setting. Bit 0 of [BYTE6] must be zero during normal operation.,30,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE5-Write level setting. Bit 0 of [BYTE5] must be zero during normal operation.,35,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE4-Write level setting. Bit 0 of [BYTE4] must be zero during normal operation.,40,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE3-Write level setting. Bit 0 of [BYTE3] must be zero during normal operation.,45,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE2-Write level setting. Bit 0 of [BYTE2] must be zero during normal operation.,50,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE1-Write level setting. Bit 0 of [BYTE1] must be zero during normal operation.,55,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,
T,BYTE0-Write level setting. Bit 0 of [BYTE0] must be zero during normal operation.,60,5,Hex,2,LMC_LMC0_WLEVEL_RANK001_HELP,

(LMC0_WLEVEL_RANK002),11,Four of these CSRs exist per LMC one for each rank. Because CN70XX/CN71XX only supports 2,LMC,LMC_LMC0_WLEVEL_RANK002_HELP
T,Reserved-Reserved,1,17,Hex,5,LMC_LMC0_WLEVEL_RANK002_HELP,
T,STATUS-Indicates status of the write=leveling and where the BYTE* programmings in <44:0> came,18,2,Hex,1,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE8-"Write level setting. Bit 0 of BYTE8 must be zero during normal operation. When ECC DRAM,20,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE7-Write level setting. Bit 0 of [BYTE7] must be zero during normal operation.,25,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE6-Write level setting. Bit 0 of [BYTE6] must be zero during normal operation.,30,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE5-Write level setting. Bit 0 of [BYTE5] must be zero during normal operation.,35,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE4-Write level setting. Bit 0 of [BYTE4] must be zero during normal operation.,40,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE3-Write level setting. Bit 0 of [BYTE3] must be zero during normal operation.,45,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE2-Write level setting. Bit 0 of [BYTE2] must be zero during normal operation.,50,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE1-Write level setting. Bit 0 of [BYTE1] must be zero during normal operation.,55,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,
T,BYTE0-Write level setting. Bit 0 of [BYTE0] must be zero during normal operation.,60,5,Hex,2,LMC_LMC0_WLEVEL_RANK002_HELP,

(LMC0_WLEVEL_RANK003),11,Four of these CSRs exist per LMC one for each rank. Because CN70XX/CN71XX only supports 2,LMC,LMC_LMC0_WLEVEL_RANK003_HELP
T,Reserved-Reserved,1,17,Hex,5,LMC_LMC0_WLEVEL_RANK003_HELP,
T,STATUS-Indicates status of the write=leveling and where the BYTE* programmings in <44:0> came,18,2,Hex,1,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE8-"Write level setting. Bit 0 of BYTE8 must be zero during normal operation. When ECC DRAM,20,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE7-Write level setting. Bit 0 of [BYTE7] must be zero during normal operation.,25,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE6-Write level setting. Bit 0 of [BYTE6] must be zero during normal operation.,30,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE5-Write level setting. Bit 0 of [BYTE5] must be zero during normal operation.,35,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE4-Write level setting. Bit 0 of [BYTE4] must be zero during normal operation.,40,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE3-Write level setting. Bit 0 of [BYTE3] must be zero during normal operation.,45,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE2-Write level setting. Bit 0 of [BYTE2] must be zero during normal operation.,50,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE1-Write level setting. Bit 0 of [BYTE1] must be zero during normal operation.,55,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,
T,BYTE0-Write level setting. Bit 0 of [BYTE0] must be zero during normal operation.,60,5,Hex,2,LMC_LMC0_WLEVEL_RANK003_HELP,

(LMC0_WODT_MASK),8,System designers may desire to terminate DQ/DQS lines for higher-frequency DDR operations,LMC,LMC_LMC0_WODT_MASK_HELP
T,Reserved-Reserved,1,36,Hex,9,LMC_LMC0_WODT_MASK_HELP,
T,WODT_D1_R1-Reserved.,37,4,Hex,1,LMC_LMC0_WODT_MASK_HELP,
T,Reserved-Reserved,41,4,Hex,1,LMC_LMC0_WODT_MASK_HELP,
T,WODT_D1_R0-Reserved.,45,4,Hex,1,LMC_LMC0_WODT_MASK_HELP,
T,Reserved-Reserved,49,4,Hex,1,LMC_LMC0_WODT_MASK_HELP,
T,WODT_D0_R1-Write ODT mask DIMM0 RANK1/DIMM0 in SingleRanked. If [RANK_ENA]=0 [WODT_D0_R1]<3:0> must,53,4,Hex,1,LMC_LMC0_WODT_MASK_HELP,
T,Reserved-Reserved,57,4,Hex,1,LMC_LMC0_WODT_MASK_HELP,
T,WODT_D0_R0-Write ODT mask DIMM0 RANK0. If [RANK_ENA]=0 [WODT_D0_R0]<31> must be zero.,61,4,Hex,1,LMC_LMC0_WODT_MASK_HELP,

(MIO_BOOT_BIST_STAT),2,Contains the BIST status for the MIO boot memories.  '0' = pass '1' = fail.,MIO,MIO_MIO_BOOT_BIST_STAT_HELP
T,Reserved-Reserved,1,50,Hex,13,MIO_MIO_BOOT_BIST_STAT_HELP,
T,STAT-BIST status,51,14,Hex,4,MIO_MIO_BOOT_BIST_STAT_HELP,

(MIO_BOOT_COMP),4,This register sets the termination of boot-bus output pins.,MIO,MIO_MIO_BOOT_COMP_HELP
T,Reserved-Reserved,1,53,Hex,14,MIO_MIO_BOOT_COMP_HELP,
T,PCTL-Boot bus PCTL,54,3,Hex,1,MIO_MIO_BOOT_COMP_HELP,
T,Reserved-Reserved,57,5,Hex,2,MIO_MIO_BOOT_COMP_HELP,
T,NCTL-Boot bus NCTL,62,3,Hex,1,MIO_MIO_BOOT_COMP_HELP,

(MIO_BOOT_CTL),2,The hardware allows only one controller to use the BootBus and the MIO_NDF_DMA engine,MIO,MIO_MIO_BOOT_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_BOOT_CTL_HELP,
O,SEL-Controller Selection.,Enable,Disable,64,1,MIO_MIO_BOOT_CTL_HELP,

(MIO_BOOT_ERR),3,Contains the address decode error and wait mode error bits.  Address decode error is set,MIO,MIO_MIO_BOOT_ERR_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_ERR_HELP,
O,WAIT_ERR-Wait mode error,Enable,Disable,63,1,MIO_MIO_BOOT_ERR_HELP,
O,ADR_ERR-Address decode error,Enable,Disable,64,1,MIO_MIO_BOOT_ERR_HELP,

(MIO_BOOT_INT),3,Contains the interrupt enable bits for address decode error and wait mode error.,MIO,MIO_MIO_BOOT_INT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_BOOT_INT_HELP,
O,WAIT_INT-Wait mode error interrupt enable,Enable,Disable,63,1,MIO_MIO_BOOT_INT_HELP,
O,ADR_INT-Address decode error interrupt enable,Enable,Disable,64,1,MIO_MIO_BOOT_INT_HELP,

(MIO_BOOT_LOC_ADR),3,Specifies the address for reading or writing the local memory region.  This address will,MIO,MIO_MIO_BOOT_LOC_ADR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_BOOT_LOC_ADR_HELP,
T,ADR-Local memory region address,57,5,Hex,2,MIO_MIO_BOOT_LOC_ADR_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_ADR_HELP,

(MIO_BOOT_LOC_CFG0),5,Contains local memory region enable and local memory region base address parameters.  Each,MIO,MIO_MIO_BOOT_LOC_CFG0_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_BOOT_LOC_CFG0_HELP,
O,EN-Local memory region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,Reserved-Reserved,34,3,Hex,1,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,BASE-Local memory region X base address,37,25,Hex,7,MIO_MIO_BOOT_LOC_CFG0_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_CFG0_HELP,

(MIO_BOOT_LOC_CFG1),5,Contains local memory region enable and local memory region base address parameters.  Each,MIO,MIO_MIO_BOOT_LOC_CFG1_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_BOOT_LOC_CFG1_HELP,
O,EN-Local memory region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,Reserved-Reserved,34,3,Hex,1,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,BASE-Local memory region X base address,37,25,Hex,7,MIO_MIO_BOOT_LOC_CFG1_HELP,
T,Reserved-Reserved,62,3,Hex,1,MIO_MIO_BOOT_LOC_CFG1_HELP,

(MIO_BOOT_LOC_DAT),1,This is a pseudo-register that will read/write the local memory region at the address,MIO,MIO_MIO_BOOT_LOC_DAT_HELP
T,DATA-Local memory region data,1,64,Hex,16,MIO_MIO_BOOT_LOC_DAT_HELP,

(MIO_BOOT_PIN_DEFS),13,Type=RSL,MIO,MIO_MIO_BOOT_PIN_DEFS_HELP
T,Reserved-Reserved,1,31,Hex,8,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,DLM_SUPPLY-DLM Power Supply Setting based on DLMC_VPH_SELECT_18 pin 1 = 1.8V. All others = Reserved.,Enable,Disable,32,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
T,RGM_SUPPLY-RGMii Power Supply Setting based on VDD_RGM_SUPPLY_SELECT pin 01 = 1.8V 10 = 2.5V All,33,2,Hex,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
T,SMI_SUPPLY-SMI Power Supply Setting based on VDD_SMI_SUPPLY_SELECT pin 001 = 1.8V 010 = 2.5V 100 =,35,3,Hex,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
T,IO_SUPPLY-I/O Power Supply Setting based on VDD_IO_SUPPLY_SELECT pin 001 = 1.8V 010 = 2.5V 100 =,38,3,Hex,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
T,Reserved-Reserved,41,7,Hex,2,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,REF_SEL-Reference Clock Selection based on UART0_RTS_N pin at powerup 0 = DLM_REF_CLK[1] pins div,Enable,Disable,48,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,ALE-Set to 1 for backward compatability,Enable,Disable,49,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,WIDTH-Set to 0 for backward compatability,Enable,Disable,50,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
O,VRM_DISABLE-VRM disable based on BOOT_DIR pin at powerup,Enable,Disable,51,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
T,DEVICE-Boot Device based on BOOT_ALE[3:1] pins at power up 0   = Parallel NOR 1   = Parallel NOR,52,3,Hex,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
T,TERM-Selects default driver termination latched from BOOT_ALE[0] BOOT_CLE pins at powerup,55,2,Hex,1,MIO_MIO_BOOT_PIN_DEFS_HELP,
T,USER0-BOOT_AD [7:0] pins latched at powerup,57,8,Hex,2,MIO_MIO_BOOT_PIN_DEFS_HELP,

(MIO_BOOT_REG_CFG0),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG0_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG0_HELP,
T,DMACK-Reserved.,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,ALE-Fixed ALE mode (forced to 1),Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG0_HELP,
O,WIDTH-Fixed 8=bit width (forced to 0),Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG0_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG0_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG0_HELP,

(MIO_BOOT_REG_CFG1),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG1_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG1_HELP,
T,DMACK-Reserved.,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,ALE-Fixed ALE mode (forced to 1),Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG1_HELP,
O,WIDTH-Fixed 8=bit width (forced to 0),Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG1_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG1_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG1_HELP,

(MIO_BOOT_REG_CFG2),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG2_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG2_HELP,
T,DMACK-Reserved.,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,ALE-Fixed ALE mode (forced to 1),Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG2_HELP,
O,WIDTH-Fixed 8=bit width (forced to 0),Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG2_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG2_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG2_HELP,

(MIO_BOOT_REG_CFG3),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG3_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG3_HELP,
T,DMACK-Reserved.,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,ALE-Fixed ALE mode (forced to 1),Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG3_HELP,
O,WIDTH-Fixed 8=bit width (forced to 0),Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG3_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG3_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG3_HELP,

(MIO_BOOT_REG_CFG4),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG4_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG4_HELP,
T,DMACK-Reserved.,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,ALE-Fixed ALE mode (forced to 1),Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG4_HELP,
O,WIDTH-Fixed 8=bit width (forced to 0),Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG4_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG4_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG4_HELP,

(MIO_BOOT_REG_CFG5),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG5_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG5_HELP,
T,DMACK-Reserved.,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,ALE-Fixed ALE mode (forced to 1),Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG5_HELP,
O,WIDTH-Fixed 8=bit width (forced to 0),Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG5_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG5_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG5_HELP,

(MIO_BOOT_REG_CFG6),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG6_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG6_HELP,
T,DMACK-Reserved.,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,ALE-Fixed ALE mode (forced to 1),Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG6_HELP,
O,WIDTH-Fixed 8=bit width (forced to 0),Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG6_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG6_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG6_HELP,

(MIO_BOOT_REG_CFG7),13,Type=RSL,MIO,MIO_MIO_BOOT_REG_CFG7_HELP
T,Reserved-Reserved,1,20,Hex,5,MIO_MIO_BOOT_REG_CFG7_HELP,
T,DMACK-Reserved.,21,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,TIM_MULT-Region X timing multiplier,23,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,RD_DLY-Region X read sample delay,25,3,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,SAM-Region X SAM mode,Enable,Disable,28,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,WE_EXT-Region X write enable count extension,29,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,OE_EXT-Region X output enable count extension,31,2,Hex,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,EN-Region X enable,Enable,Disable,33,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,ORBIT-Region X or bit,Enable,Disable,34,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,ALE-Fixed ALE mode (forced to 1),Enable,Disable,35,1,MIO_MIO_BOOT_REG_CFG7_HELP,
O,WIDTH-Fixed 8=bit width (forced to 0),Enable,Disable,36,1,MIO_MIO_BOOT_REG_CFG7_HELP,
T,SIZE-Region X size,37,12,Hex,3,MIO_MIO_BOOT_REG_CFG7_HELP,
T,BASE-Region X base address,49,16,Hex,4,MIO_MIO_BOOT_REG_CFG7_HELP,

(MIO_BOOT_REG_TIM0),13,Contains page mode wait mode page size and region timing parameters.,MIO,MIO_MIO_BOOT_REG_TIM0_HELP
O,PAGEM-Reserved must be 0,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM0_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM0_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM0_HELP,

(MIO_BOOT_REG_TIM1),13,Contains page mode wait mode page size and region timing parameters.,MIO,MIO_MIO_BOOT_REG_TIM1_HELP
O,PAGEM-Reserved must be 0,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM1_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM1_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM1_HELP,

(MIO_BOOT_REG_TIM2),13,Contains page mode wait mode page size and region timing parameters.,MIO,MIO_MIO_BOOT_REG_TIM2_HELP
O,PAGEM-Reserved must be 0,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM2_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM2_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM2_HELP,

(MIO_BOOT_REG_TIM3),13,Contains page mode wait mode page size and region timing parameters.,MIO,MIO_MIO_BOOT_REG_TIM3_HELP
O,PAGEM-Reserved must be 0,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM3_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM3_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM3_HELP,

(MIO_BOOT_REG_TIM4),13,Contains page mode wait mode page size and region timing parameters.,MIO,MIO_MIO_BOOT_REG_TIM4_HELP
O,PAGEM-Reserved must be 0,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM4_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM4_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM4_HELP,

(MIO_BOOT_REG_TIM5),13,Contains page mode wait mode page size and region timing parameters.,MIO,MIO_MIO_BOOT_REG_TIM5_HELP
O,PAGEM-Reserved must be 0,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM5_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM5_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM5_HELP,

(MIO_BOOT_REG_TIM6),13,Contains page mode wait mode page size and region timing parameters.,MIO,MIO_MIO_BOOT_REG_TIM6_HELP
O,PAGEM-Reserved must be 0,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM6_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM6_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM6_HELP,

(MIO_BOOT_REG_TIM7),13,Contains page mode wait mode page size and region timing parameters.,MIO,MIO_MIO_BOOT_REG_TIM7_HELP
O,PAGEM-Reserved must be 0,Enable,Disable,1,1,MIO_MIO_BOOT_REG_TIM7_HELP,
O,WAITM-Region X wait mode,Enable,Disable,2,1,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAGES-Region X page size,3,2,Hex,1,MIO_MIO_BOOT_REG_TIM7_HELP,
T,ALE-Region X ALE count,5,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAGE-Region X page count,11,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WAIT-Region X wait count,17,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,PAUSE-Region X pause count,23,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WR_HLD-Region X write hold count,29,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,RD_HLD-Region X read hold count,35,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,WE-Region X write enable count,41,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,OE-Region X output enable count,47,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,CE-Region X chip enable count,53,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,
T,ADR-Region X address count,59,6,Hex,2,MIO_MIO_BOOT_REG_TIM7_HELP,

(MIO_BOOT_THR),6,Contains MIO Boot threshold values:,MIO,MIO_MIO_BOOT_THR_HELP
T,Reserved-Reserved,1,42,Hex,11,MIO_MIO_BOOT_THR_HELP,
T,DMA_THR-DMA threshold,43,6,Hex,2,MIO_MIO_BOOT_THR_HELP,
T,Reserved-Reserved,49,2,Hex,1,MIO_MIO_BOOT_THR_HELP,
T,FIF_CNT-Current NCB FIFO count,51,6,Hex,2,MIO_MIO_BOOT_THR_HELP,
T,Reserved-Reserved,57,2,Hex,1,MIO_MIO_BOOT_THR_HELP,
T,FIF_THR-NCB busy threshold,59,6,Hex,2,MIO_MIO_BOOT_THR_HELP,

(MIO_EMM_BUF_DAT),1,Type=RSL,MIO,MIO_MIO_EMM_BUF_DAT_HELP
T,DAT-Direct access to the 1KB data buffer memory.    Address,1,64,Hex,16,MIO_MIO_EMM_BUF_DAT_HELP,

(MIO_EMM_BUF_IDX),5,Type=RSL,MIO,MIO_MIO_EMM_BUF_IDX_HELP
T,Reserved-Reserved,1,47,Hex,12,MIO_MIO_EMM_BUF_IDX_HELP,
O,INC-Automatically advance BUF_NUM/OFFSET after each access to,Enable,Disable,48,1,MIO_MIO_EMM_BUF_IDX_HELP,
T,Reserved-Reserved,49,9,Hex,3,MIO_MIO_EMM_BUF_IDX_HELP,
O,BUF_NUM-Specify the data buffer for the next access to MIO_EMM_BUF_DAT,Enable,Disable,58,1,MIO_MIO_EMM_BUF_IDX_HELP,
T,OFFSET-Specify the 8B data buffer offset for the next access to,59,6,Hex,2,MIO_MIO_EMM_BUF_IDX_HELP,

(MIO_EMM_CFG),4,Type=RSL,MIO,MIO_MIO_EMM_CFG_HELP
T,Reserved-Reserved,1,47,Hex,12,MIO_MIO_EMM_CFG_HELP,
O,BOOT_FAIL-SW should set BOOT_FAIL when an unrecoverable error occurs,Enable,Disable,48,1,MIO_MIO_EMM_CFG_HELP,
T,Reserved-Reserved,49,12,Hex,3,MIO_MIO_EMM_CFG_HELP,
T,BUS_ENA-eMMC bus enable mask.,61,4,Hex,1,MIO_MIO_EMM_CFG_HELP,

(MIO_EMM_CMD),11,Type=RSL,MIO,MIO_MIO_EMM_CMD_HELP
T,Reserved-Reserved,1,2,Hex,1,MIO_MIO_EMM_CMD_HELP,
T,BUS_ID-Specify the eMMC bus,3,2,Hex,1,MIO_MIO_EMM_CMD_HELP,
O,CMD_VAL-Request valid.  SW writes this bit to a 1.   HW clears it when,Enable,Disable,5,1,MIO_MIO_EMM_CMD_HELP,
T,Reserved-Reserved,6,3,Hex,1,MIO_MIO_EMM_CMD_HELP,
O,DBUF-Specify the data buffer to be used for a block transfer.,Enable,Disable,9,1,MIO_MIO_EMM_CMD_HELP,
T,OFFSET-Debug only.  Specify the number of 8 byte transfers in the,10,6,Hex,2,MIO_MIO_EMM_CMD_HELP,
T,Reserved-Reserved,16,6,Hex,2,MIO_MIO_EMM_CMD_HELP,
T,CTYPE_XOR-"Command Type Override.  Typically Zero.  Value is XOR'd with,22,2,Hex,1,MIO_MIO_EMM_CMD_HELP,
T,RTYPE_XOR-"Response Type Override.  Typically Zero.  Value is XOR'd with,24,3,Hex,1,MIO_MIO_EMM_CMD_HELP,
T,CMD_IDX-eMMC command,27,6,Hex,2,MIO_MIO_EMM_CMD_HELP,
T,ARG-eMMC command argument,33,32,Hex,8,MIO_MIO_EMM_CMD_HELP,

(MIO_EMM_DMA),11,Type=RSL,MIO,MIO_MIO_EMM_DMA_HELP
T,Reserved-Reserved,1,2,Hex,1,MIO_MIO_EMM_DMA_HELP,
T,BUS_ID-Specify the eMMC bus,3,2,Hex,1,MIO_MIO_EMM_DMA_HELP,
O,DMA_VAL-SW writes this bit to a 1 to indicate that HW should perform,Enable,Disable,5,1,MIO_MIO_EMM_DMA_HELP,
O,SECTOR-Specify CARD_ADDR and eMMC are using sector (512B) addressing.,Enable,Disable,6,1,MIO_MIO_EMM_DMA_HELP,
O,DAT_NULL-Do not perform any eMMC commands.   A DMA read will return all,Enable,Disable,7,1,MIO_MIO_EMM_DMA_HELP,
T,THRES-Number of 8B blocks of data that must exist in the DBUF before,8,6,Hex,2,MIO_MIO_EMM_DMA_HELP,
O,REL_WR-Set the reliable write parameter when performing CMD23,Enable,Disable,14,1,MIO_MIO_EMM_DMA_HELP,
O,RW-R/W bit (0 = read 1 = write),Enable,Disable,15,1,MIO_MIO_EMM_DMA_HELP,
O,MULTI-Perform operation using a multiple block command instead of a,Enable,Disable,16,1,MIO_MIO_EMM_DMA_HELP,
T,BLOCK_CNT-Number of blocks to read/write.  Hardware decrements the block,17,16,Hex,4,MIO_MIO_EMM_DMA_HELP,
T,CARD_ADDR-Data address for media =<2GB is a 32bit byte address and data,33,32,Hex,8,MIO_MIO_EMM_DMA_HELP,

(MIO_EMM_INT),8,Type=RSL,MIO,MIO_MIO_EMM_INT_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_EMM_INT_HELP,
O,SWITCH_ERR-Switch operation encountered an error.,Enable,Disable,58,1,MIO_MIO_EMM_INT_HELP,
O,SWITCH_DONE-Switch operation completed successfully,Enable,Disable,59,1,MIO_MIO_EMM_INT_HELP,
O,DMA_ERR-DMA transfer encountered an error.   See MIO_EMM_RSP_STS.,Enable,Disable,60,1,MIO_MIO_EMM_INT_HELP,
O,CMD_ERR-Operation specified by MIO_EMM_CMD encountered an error.  See,Enable,Disable,61,1,MIO_MIO_EMM_INT_HELP,
O,DMA_DONE-All blocks have been successfully transferred between the card,Enable,Disable,62,1,MIO_MIO_EMM_INT_HELP,
O,CMD_DONE-Operation specified by MIO_EMM_CMD completed successfully,Enable,Disable,63,1,MIO_MIO_EMM_INT_HELP,
O,BUF_DONE-The next 512B block transfer of a multi=block transfer has,Enable,Disable,64,1,MIO_MIO_EMM_INT_HELP,

(MIO_EMM_INT_EN),8,Type=RSL,MIO,MIO_MIO_EMM_INT_EN_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_EMM_INT_EN_HELP,
O,SWITCH_ERR-Switch operation encountered an error.,Enable,Disable,58,1,MIO_MIO_EMM_INT_EN_HELP,
O,SWITCH_DONE-Switch operation completed.,Enable,Disable,59,1,MIO_MIO_EMM_INT_EN_HELP,
O,DMA_ERR-DMA transfer encountered an error.   See MIO_EMM_RSP_STS.,Enable,Disable,60,1,MIO_MIO_EMM_INT_EN_HELP,
O,CMD_ERR-Operation specified by MIO_EMM_CMD encountered an error.  See,Enable,Disable,61,1,MIO_MIO_EMM_INT_EN_HELP,
O,DMA_DONE-DMA transfer completed,Enable,Disable,62,1,MIO_MIO_EMM_INT_EN_HELP,
O,CMD_DONE-Operation specified by MIO_EMM_CMD completed,Enable,Disable,63,1,MIO_MIO_EMM_INT_EN_HELP,
O,BUF_DONE-The next 512B block transfer of a multi=block transfer has,Enable,Disable,64,1,MIO_MIO_EMM_INT_EN_HELP,

(MIO_EMM_MODE0),8,Type=RSL,MIO,MIO_MIO_EMM_MODE0_HELP
T,Reserved-Reserved,1,15,Hex,4,MIO_MIO_EMM_MODE0_HELP,
O,HS_TIMING-Current high speed timing mode.   Required when CLK frequency,Enable,Disable,16,1,MIO_MIO_EMM_MODE0_HELP,
T,Reserved-Reserved,17,5,Hex,2,MIO_MIO_EMM_MODE0_HELP,
T,BUS_WIDTH-Current card bus mode.  Out of reset the card is in 1 bit data,22,3,Hex,1,MIO_MIO_EMM_MODE0_HELP,
T,Reserved-Reserved,25,4,Hex,1,MIO_MIO_EMM_MODE0_HELP,
T,POWER_CLASS-Out of reset the card power class is 0 which is the minimum,29,4,Hex,1,MIO_MIO_EMM_MODE0_HELP,
T,CLK_HI-Current number of sclk cycles to hold the eMMC CLK pin high,33,16,Hex,4,MIO_MIO_EMM_MODE0_HELP,
T,CLK_LO-Current number of sclk cycles to hold the eMMC CLK pin low.,49,16,Hex,4,MIO_MIO_EMM_MODE0_HELP,

(MIO_EMM_MODE1),8,Type=RSL,MIO,MIO_MIO_EMM_MODE1_HELP
T,Reserved-Reserved,1,15,Hex,4,MIO_MIO_EMM_MODE1_HELP,
O,HS_TIMING-Current high speed timing mode.   Required when CLK frequency,Enable,Disable,16,1,MIO_MIO_EMM_MODE1_HELP,
T,Reserved-Reserved,17,5,Hex,2,MIO_MIO_EMM_MODE1_HELP,
T,BUS_WIDTH-Current card bus mode.  Out of reset the card is in 1 bit data,22,3,Hex,1,MIO_MIO_EMM_MODE1_HELP,
T,Reserved-Reserved,25,4,Hex,1,MIO_MIO_EMM_MODE1_HELP,
T,POWER_CLASS-Out of reset the card power class is 0 which is the minimum,29,4,Hex,1,MIO_MIO_EMM_MODE1_HELP,
T,CLK_HI-Current number of sclk cycles to hold the eMMC CLK pin high,33,16,Hex,4,MIO_MIO_EMM_MODE1_HELP,
T,CLK_LO-Current number of sclk cycles to hold the eMMC CLK pin low.,49,16,Hex,4,MIO_MIO_EMM_MODE1_HELP,

(MIO_EMM_MODE2),8,Type=RSL,MIO,MIO_MIO_EMM_MODE2_HELP
T,Reserved-Reserved,1,15,Hex,4,MIO_MIO_EMM_MODE2_HELP,
O,HS_TIMING-Current high speed timing mode.   Required when CLK frequency,Enable,Disable,16,1,MIO_MIO_EMM_MODE2_HELP,
T,Reserved-Reserved,17,5,Hex,2,MIO_MIO_EMM_MODE2_HELP,
T,BUS_WIDTH-Current card bus mode.  Out of reset the card is in 1 bit data,22,3,Hex,1,MIO_MIO_EMM_MODE2_HELP,
T,Reserved-Reserved,25,4,Hex,1,MIO_MIO_EMM_MODE2_HELP,
T,POWER_CLASS-Out of reset the card power class is 0 which is the minimum,29,4,Hex,1,MIO_MIO_EMM_MODE2_HELP,
T,CLK_HI-Current number of sclk cycles to hold the eMMC CLK pin high,33,16,Hex,4,MIO_MIO_EMM_MODE2_HELP,
T,CLK_LO-Current number of sclk cycles to hold the eMMC CLK pin low.,49,16,Hex,4,MIO_MIO_EMM_MODE2_HELP,

(MIO_EMM_MODE3),8,Type=RSL,MIO,MIO_MIO_EMM_MODE3_HELP
T,Reserved-Reserved,1,15,Hex,4,MIO_MIO_EMM_MODE3_HELP,
O,HS_TIMING-Current high speed timing mode.   Required when CLK frequency,Enable,Disable,16,1,MIO_MIO_EMM_MODE3_HELP,
T,Reserved-Reserved,17,5,Hex,2,MIO_MIO_EMM_MODE3_HELP,
T,BUS_WIDTH-Current card bus mode.  Out of reset the card is in 1 bit data,22,3,Hex,1,MIO_MIO_EMM_MODE3_HELP,
T,Reserved-Reserved,25,4,Hex,1,MIO_MIO_EMM_MODE3_HELP,
T,POWER_CLASS-Out of reset the card power class is 0 which is the minimum,29,4,Hex,1,MIO_MIO_EMM_MODE3_HELP,
T,CLK_HI-Current number of sclk cycles to hold the eMMC CLK pin high,33,16,Hex,4,MIO_MIO_EMM_MODE3_HELP,
T,CLK_LO-Current number of sclk cycles to hold the eMMC CLK pin low.,49,16,Hex,4,MIO_MIO_EMM_MODE3_HELP,

(MIO_EMM_RCA),2,Type=RSL,MIO,MIO_MIO_EMM_RCA_HELP
T,Reserved-Reserved,1,48,Hex,12,MIO_MIO_EMM_RCA_HELP,
T,CARD_RCA-Whenever SW performs CMD7 HW will update CARD_RCA with the,49,16,Hex,4,MIO_MIO_EMM_RCA_HELP,

(MIO_EMM_RSP_HI),1,Type=RSL,MIO,MIO_MIO_EMM_RSP_HI_HELP
T,DAT-Command response (as per JEDEC eMMC spec),1,64,Hex,16,MIO_MIO_EMM_RSP_HI_HELP,

(MIO_EMM_RSP_LO),1,Type=RSL,MIO,MIO_MIO_EMM_RSP_LO_HELP
T,DAT-Command response (as per JEDEC eMMC spec),1,64,Hex,16,MIO_MIO_EMM_RSP_LO_HELP,

(MIO_EMM_RSP_STS),25,Type=RSL,MIO,MIO_MIO_EMM_RSP_STS_HELP
T,Reserved-Reserved,1,2,Hex,1,MIO_MIO_EMM_RSP_STS_HELP,
T,BUS_ID-eMMC bus id to which the response status corresponds.,3,2,Hex,1,MIO_MIO_EMM_RSP_STS_HELP,
O,CMD_VAL-Read=only copy of MIO_EMM_CMD[CMD_VAL].  CMD_VAL=1 indicates a,Enable,Disable,5,1,MIO_MIO_EMM_RSP_STS_HELP,
O,SWITCH_VAL-Read=only copy of MIO_EMM_SWITCH[SWITCH_EXE].   SWITCH_VAL=1,Enable,Disable,6,1,MIO_MIO_EMM_RSP_STS_HELP,
O,DMA_VAL-Read=only copy of MIO_EMM_DMA[DMA_VAL].   DMA_VAL=1 indicates a,Enable,Disable,7,1,MIO_MIO_EMM_RSP_STS_HELP,
O,DMA_PEND-The DMA engine has a pending transfer resulting from an error.,Enable,Disable,8,1,MIO_MIO_EMM_RSP_STS_HELP,
T,Reserved-Reserved,9,27,Hex,7,MIO_MIO_EMM_RSP_STS_HELP,
O,DBUF_ERR-For CMD_TYPE=1 indicates a DMA read data arrived from card,Enable,Disable,36,1,MIO_MIO_EMM_RSP_STS_HELP,
T,Reserved-Reserved,37,4,Hex,1,MIO_MIO_EMM_RSP_STS_HELP,
O,DBUF-DBUF corresponding to the most recently attempted block,Enable,Disable,41,1,MIO_MIO_EMM_RSP_STS_HELP,
O,BLK_TIMEOUT-Timeout waiting for read data or 3bit CRC token,Enable,Disable,42,1,MIO_MIO_EMM_RSP_STS_HELP,
O,BLK_CRC_ERR-For CMD_TYPE=1 indicates a card read data CRC mismatch.,Enable,Disable,43,1,MIO_MIO_EMM_RSP_STS_HELP,
O,RSP_BUSYBIT-Debug only.  eMMC protocol utilizes DAT0 as a busy signal,Enable,Disable,44,1,MIO_MIO_EMM_RSP_STS_HELP,
O,STP_TIMEOUT-Stop transmission response timeout.,Enable,Disable,45,1,MIO_MIO_EMM_RSP_STS_HELP,
O,STP_CRC_ERR-Stop transmission response had a CRC error,Enable,Disable,46,1,MIO_MIO_EMM_RSP_STS_HELP,
O,STP_BAD_STS-Stop transmission response had bad status.,Enable,Disable,47,1,MIO_MIO_EMM_RSP_STS_HELP,
O,STP_VAL-Stop transmission response valid.,Enable,Disable,48,1,MIO_MIO_EMM_RSP_STS_HELP,
O,RSP_TIMEOUT-Response timeout,Enable,Disable,49,1,MIO_MIO_EMM_RSP_STS_HELP,
O,RSP_CRC_ERR-Response CRC error,Enable,Disable,50,1,MIO_MIO_EMM_RSP_STS_HELP,
O,RSP_BAD_STS-Response bad status,Enable,Disable,51,1,MIO_MIO_EMM_RSP_STS_HELP,
O,RSP_VAL-Response id.   See MIO_EMM_RSP_HI/LO,Enable,Disable,52,1,MIO_MIO_EMM_RSP_STS_HELP,
T,RSP_TYPE-Indicates the response type. See MIO_EMM_RSP_HI/LO,53,3,Hex,1,MIO_MIO_EMM_RSP_STS_HELP,
T,CMD_TYPE-eMMC command type (0=no data 1=read 2=write),56,2,Hex,1,MIO_MIO_EMM_RSP_STS_HELP,
T,CMD_IDX-eMMC command index most recently attempted,58,6,Hex,2,MIO_MIO_EMM_RSP_STS_HELP,
O,CMD_DONE-eMMC command completed.   Once the command has complete the,Enable,Disable,64,1,MIO_MIO_EMM_RSP_STS_HELP,

(MIO_EMM_SAMPLE),4,Type=RSL,MIO,MIO_MIO_EMM_SAMPLE_HELP
T,Reserved-Reserved,1,38,Hex,10,MIO_MIO_EMM_SAMPLE_HELP,
T,CMD_CNT-Number of SCLK cycles before the eMMC clock rising edge to,39,10,Hex,3,MIO_MIO_EMM_SAMPLE_HELP,
T,Reserved-Reserved,49,6,Hex,2,MIO_MIO_EMM_SAMPLE_HELP,
T,DAT_CNT-Number of SCLK cycles before the eMMC clock edge to sample the,55,10,Hex,3,MIO_MIO_EMM_SAMPLE_HELP,

(MIO_EMM_STS_MASK),2,Type=RSL,MIO,MIO_MIO_EMM_STS_MASK_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_EMM_STS_MASK_HELP,
T,STS_MSK-Any bit set in STS_MSK causes the corresponding bit in the card,33,32,Hex,8,MIO_MIO_EMM_STS_MASK_HELP,

(MIO_EMM_SWITCH),14,Type=RSL,MIO,MIO_MIO_EMM_SWITCH_HELP
T,Reserved-Reserved,1,2,Hex,1,MIO_MIO_EMM_SWITCH_HELP,
T,BUS_ID-Specify the eMMC bus,3,2,Hex,1,MIO_MIO_EMM_SWITCH_HELP,
O,SWITCH_EXE-When SWITCH_EXE is 0 the operating modes will be update,Enable,Disable,5,1,MIO_MIO_EMM_SWITCH_HELP,
O,SWITCH_ERR0-Error encounter while performing POWER_CLASS switch .   See,Enable,Disable,6,1,MIO_MIO_EMM_SWITCH_HELP,
O,SWITCH_ERR1-Error encounter while performing HS_TIMING switch .   See,Enable,Disable,7,1,MIO_MIO_EMM_SWITCH_HELP,
O,SWITCH_ERR2-Error encounter while performing BUS_WIDTH switch .   See,Enable,Disable,8,1,MIO_MIO_EMM_SWITCH_HELP,
T,Reserved-Reserved,9,7,Hex,2,MIO_MIO_EMM_SWITCH_HELP,
O,HS_TIMING-Requested update to HS_TIMING,Enable,Disable,16,1,MIO_MIO_EMM_SWITCH_HELP,
T,Reserved-Reserved,17,5,Hex,2,MIO_MIO_EMM_SWITCH_HELP,
T,BUS_WIDTH-Requested update to BUS_WIDTH,22,3,Hex,1,MIO_MIO_EMM_SWITCH_HELP,
T,Reserved-Reserved,25,4,Hex,1,MIO_MIO_EMM_SWITCH_HELP,
T,POWER_CLASS-Requested update to POWER_CLASS,29,4,Hex,1,MIO_MIO_EMM_SWITCH_HELP,
T,CLK_HI-Requested update to CLK_HI,33,16,Hex,4,MIO_MIO_EMM_SWITCH_HELP,
T,CLK_LO-Requested update to CLK_LO,49,16,Hex,4,MIO_MIO_EMM_SWITCH_HELP,

(MIO_EMM_WDOG),2,Type=RSL,MIO,MIO_MIO_EMM_WDOG_HELP
T,Reserved-Reserved,1,38,Hex,10,MIO_MIO_EMM_WDOG_HELP,
T,CLK_CNT-Maximum number of CLK_CNT cycles to wait for the card to return a response read data or,39,26,Hex,7,MIO_MIO_EMM_WDOG_HELP,

(MIO_FUS_BNK_DAT0),1,The initial state of MIO_FUS_BNK_DAT0/1 is as if bank6 were just read,MIO,MIO_MIO_FUS_BNK_DAT0_HELP
T,DAT-Efuse bank store. For read operations the DAT gets the fus bank last read. For write,1,64,Hex,16,MIO_MIO_FUS_BNK_DAT0_HELP,

(MIO_FUS_BNK_DAT1),1,The initial state of MIO_FUS_BNK_DAT0/1 is as if bank6 were just read,MIO,MIO_MIO_FUS_BNK_DAT1_HELP
T,DAT-Efuse bank store. For read operations the DAT gets the fus bank last read. For write,1,64,Hex,16,MIO_MIO_FUS_BNK_DAT1_HELP,

(MIO_FUS_DAT0),2,Type=RSL,MIO,MIO_MIO_FUS_DAT0_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_FUS_DAT0_HELP,
T,MAN_INFO-Fuse information = manufacturing info [31:0].,33,32,Hex,8,MIO_MIO_FUS_DAT0_HELP,

(MIO_FUS_DAT1),2,Type=RSL,MIO,MIO_MIO_FUS_DAT1_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_FUS_DAT1_HELP,
T,MAN_INFO-Fuse information = manufacturing info [63:32].,33,32,Hex,8,MIO_MIO_FUS_DAT1_HELP,

(MIO_FUS_DAT2),14,Type=RSL,MIO,MIO_MIO_FUS_DAT2_HELP
T,Reserved-Reserved,1,16,Hex,4,MIO_MIO_FUS_DAT2_HELP,
O,FUS118-Fuse information = Ignore Authentik disable.,Enable,Disable,17,1,MIO_MIO_FUS_DAT2_HELP,
T,ROM_INFO-Fuse information = ROM info.,18,10,Hex,3,MIO_MIO_FUS_DAT2_HELP,
T,POWER_LIMIT-Reserved.,28,2,Hex,1,MIO_MIO_FUS_DAT2_HELP,
O,DORM_CRYPTO-Fuse information = Dormant encryption enable.,Enable,Disable,30,1,MIO_MIO_FUS_DAT2_HELP,
O,FUS318-Reserved.,Enable,Disable,31,1,MIO_MIO_FUS_DAT2_HELP,
O,RAID_EN-Fuse information = RAID enabled.,Enable,Disable,32,1,MIO_MIO_FUS_DAT2_HELP,
T,Reserved-Reserved,33,3,Hex,1,MIO_MIO_FUS_DAT2_HELP,
O,NODFA_CP2-Fuse information = HFA disable (CP2).,Enable,Disable,36,1,MIO_MIO_FUS_DAT2_HELP,
O,NOMUL-Fuse information = VMUL disable.,Enable,Disable,37,1,MIO_MIO_FUS_DAT2_HELP,
O,NOCRYPTO-Fuse information = DORM_CRYPTO and NOCRYPTO together select one of four mutually=exclusive,Enable,Disable,38,1,MIO_MIO_FUS_DAT2_HELP,
T,Reserved-Reserved,39,2,Hex,1,MIO_MIO_FUS_DAT2_HELP,
T,CHIP_ID-Fuse information = chip ID.,41,8,Hex,2,MIO_MIO_FUS_DAT2_HELP,
T,Reserved-Reserved,49,16,Hex,4,MIO_MIO_FUS_DAT2_HELP,

(MIO_FUS_DAT3),19,Type=RSL,MIO,MIO_MIO_FUS_DAT3_HELP
T,EMA0-Fuse information = EMA0.,1,6,Hex,2,MIO_MIO_FUS_DAT3_HELP,
T,PLL_CTL-Fuse information = PLL control.,7,10,Hex,3,MIO_MIO_FUS_DAT3_HELP,
T,DFA_INFO_DTE-Fuse information = HFA information (HTE).,17,3,Hex,1,MIO_MIO_FUS_DAT3_HELP,
T,DFA_INFO_CLM-Fuse information = HFA information (cluster mask).,20,4,Hex,1,MIO_MIO_FUS_DAT3_HELP,
O,PLL_ALT_MATRIX-Select alternate PLL matrix. Added in pass 2.,Enable,Disable,24,1,MIO_MIO_FUS_DAT3_HELP,
T,PLL_BWADJ_DENOM-Select CLKF denominator for BWADJ value. Added in pass 2.,25,2,Hex,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_LCK_RSV-Fuse information = efuse lockdown.,Enable,Disable,27,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_LCK_MAN-Fuse information = efuse lockdown.,Enable,Disable,28,1,MIO_MIO_FUS_DAT3_HELP,
O,PLL_HALF_DIS-Fuse information = coprocessor=clock PLL control.,Enable,Disable,29,1,MIO_MIO_FUS_DAT3_HELP,
T,L2C_CRIP-Fuse information = L2C cripple:,30,3,Hex,1,MIO_MIO_FUS_DAT3_HELP,
O,USE_INT_REFCLK-If set use the PLL output as the low=jitter reference clock to the rclk DLLs. Default is,Enable,Disable,33,1,MIO_MIO_FUS_DAT3_HELP,
T,ZIP_INFO-Fuse information = ZIP information.,34,2,Hex,1,MIO_MIO_FUS_DAT3_HELP,
O,BAR2_SZ_CONF-Fuse information = When 0 BAR2 size conforms to PCIE specification.,Enable,Disable,36,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_LCK-Fuse information = efuse lockdown.,Enable,Disable,37,1,MIO_MIO_FUS_DAT3_HELP,
O,EFUS_IGN-Fuse information = efuse ignore.,Enable,Disable,38,1,MIO_MIO_FUS_DAT3_HELP,
O,NOZIP-Fuse information = ZIP disable.,Enable,Disable,39,1,MIO_MIO_FUS_DAT3_HELP,
O,NODFA_DTE-Fuse information = HFA disable (HTE).,Enable,Disable,40,1,MIO_MIO_FUS_DAT3_HELP,
T,EMA1-Fuse information = EMA1.,41,6,Hex,2,MIO_MIO_FUS_DAT3_HELP,
T,Reserved-Reserved,47,18,Hex,5,MIO_MIO_FUS_DAT3_HELP,

(MIO_FUS_DAT4),10,Type=RSL,MIO,MIO_MIO_FUS_DAT4_HELP
O,GLOBAL_RCLK_BYP_SELECT-Reserved.,Enable,Disable,1,1,MIO_MIO_FUS_DAT4_HELP,
T,GLOBAL_RCLK_BYP_SETTING-Bits 11:1. Reserved.,2,11,Hex,3,MIO_MIO_FUS_DAT4_HELP,
O,EAST_RCLK_BYP_SELECT-Reserved.,Enable,Disable,13,1,MIO_MIO_FUS_DAT4_HELP,
T,EAST_RCLK_BYP_SETTING-Reserved.,14,12,Hex,3,MIO_MIO_FUS_DAT4_HELP,
O,CMB_RCLK_BYP_SELECT-Reserved.,Enable,Disable,26,1,MIO_MIO_FUS_DAT4_HELP,
T,CMB_RCLK_BYP_SETTING-Reserved.,27,12,Hex,3,MIO_MIO_FUS_DAT4_HELP,
O,PP_RCLK_BYP_SELECT-Reserved.,Enable,Disable,39,1,MIO_MIO_FUS_DAT4_HELP,
T,PP_RCLK_BYP_SETTING-Reserved.,40,12,Hex,3,MIO_MIO_FUS_DAT4_HELP,
O,TAD_RCLK_BYP_SELECT-Reserved.,Enable,Disable,52,1,MIO_MIO_FUS_DAT4_HELP,
T,TAD_RCLK_BYP_SETTING-Reserved.,53,12,Hex,3,MIO_MIO_FUS_DAT4_HELP,

(MIO_FUS_INT),3,Type=RSL,MIO,MIO_MIO_FUS_INT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_FUS_INT_HELP,
O,RPR_DBE-N/A,Enable,Disable,63,1,MIO_MIO_FUS_INT_HELP,
O,RPR_SBE-N/A,Enable,Disable,64,1,MIO_MIO_FUS_INT_HELP,

(MIO_FUS_PDF),1,Type=RSL,MIO,MIO_MIO_FUS_PDF_HELP
T,PDF-Fuse information==product definition field.,1,64,Hex,16,MIO_MIO_FUS_PDF_HELP,

(MIO_FUS_PLL),9,Type=RSL,MIO,MIO_MIO_FUS_PLL_HELP
T,Reserved-Reserved,1,49,Hex,13,MIO_MIO_FUS_PLL_HELP,
T,CORE_STATUS-Core clock PLL status information.,50,3,Hex,1,MIO_MIO_FUS_PLL_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,MIO_MIO_FUS_PLL_HELP,
T,PNR_STATUS-PNR clock PLL status information.,54,3,Hex,1,MIO_MIO_FUS_PLL_HELP,
O,C_COUT_RST-Core clockout postscaler reset. The core clockout postscaler should be placed in reset at,Enable,Disable,57,1,MIO_MIO_FUS_PLL_HELP,
T,C_COUT_SEL-Core clockout select:,58,2,Hex,1,MIO_MIO_FUS_PLL_HELP,
O,PNR_COUT_RST-PNR clockout postscaler reset. The PNR clockout postscaler should be placed in reset at,Enable,Disable,60,1,MIO_MIO_FUS_PLL_HELP,
T,PNR_COUT_SEL-PNR clockout select:,61,2,Hex,1,MIO_MIO_FUS_PLL_HELP,
T,Reserved-Reserved,63,2,Hex,1,MIO_MIO_FUS_PLL_HELP,

(MIO_FUS_PROG),3,Type=RSL,MIO,MIO_MIO_FUS_PROG_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_FUS_PROG_HELP,
O,SFT-N/A,Enable,Disable,63,1,MIO_MIO_FUS_PROG_HELP,
O,PROG-N/A,Enable,Disable,64,1,MIO_MIO_FUS_PROG_HELP,

(MIO_FUS_PROG_TIMES),5,Type=RSL,MIO,MIO_MIO_FUS_PROG_TIMES_HELP
T,Reserved-Reserved,1,29,Hex,8,MIO_MIO_FUS_PROG_TIMES_HELP,
O,VGATE_PIN-N/A,Enable,Disable,30,1,MIO_MIO_FUS_PROG_TIMES_HELP,
O,FSRC_PIN-N/A,Enable,Disable,31,1,MIO_MIO_FUS_PROG_TIMES_HELP,
O,PROG_PIN-N/A,Enable,Disable,32,1,MIO_MIO_FUS_PROG_TIMES_HELP,
T,Reserved-Reserved,33,32,Hex,8,MIO_MIO_FUS_PROG_TIMES_HELP,

(MIO_FUS_RCMD),8,To read an efuse software writes MIO_FUS_RCMD[ADDRPEND] with the byte address of the fuse in,MIO,MIO_MIO_FUS_RCMD_HELP
T,Reserved-Reserved,1,40,Hex,10,MIO_MIO_FUS_RCMD_HELP,
T,DAT-8 bits of fuse data.,41,8,Hex,2,MIO_MIO_FUS_RCMD_HELP,
T,Reserved-Reserved,49,3,Hex,1,MIO_MIO_FUS_RCMD_HELP,
O,PEND-Software sets this bit on a write to start FUSE read operation. Hardware clears when read,Enable,Disable,52,1,MIO_MIO_FUS_RCMD_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,MIO_MIO_FUS_RCMD_HELP,
T,ADDR_HI-Upper fuse address bits to extend space beyond 2k fuses. Valid range is 0x0=0x2.,54,2,Hex,1,MIO_MIO_FUS_RCMD_HELP,
O,EFUSE-When set return data from the efuse storage rather than the local storage.,Enable,Disable,56,1,MIO_MIO_FUS_RCMD_HELP,
T,ADDR-The byte address of the fuse to read.,57,8,Hex,2,MIO_MIO_FUS_RCMD_HELP,

(MIO_FUS_READ_TIMES),7,IFB fuses are 0 to 1791. The reset values are for IFB fuses for PLL_REF_CLK up to 100MHz when,MIO,MIO_MIO_FUS_READ_TIMES_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_FUS_READ_TIMES_HELP,
T,DONE-Hold time of CSB PGENB and LOAD with respect to falling edge of STROBE for read and,33,4,Hex,1,MIO_MIO_FUS_READ_TIMES_HELP,
T,AHD-Hold time of A with respect to falling edge of STROBE for read and write modes in,37,4,Hex,1,MIO_MIO_FUS_READ_TIMES_HELP,
T,WRSTB_WH-Pulse width high of STROBE in write mode in PLL_REF_CLK + 1 cycles. Timing spec of,41,12,Hex,3,MIO_MIO_FUS_READ_TIMES_HELP,
T,RDSTB_WH-Pulse width high of STROBE in read mode in PLL_REF_CLK + 1 cycles. Timing spec of twh_SB_p,53,4,Hex,1,MIO_MIO_FUS_READ_TIMES_HELP,
T,ASU-Setup time of A to rising edge of STROBE for read and write modes in PLL_REF_CLK cycles.,57,4,Hex,1,MIO_MIO_FUS_READ_TIMES_HELP,
T,SETUP-Setup of CSB PGENB LOAD to rising edge of STROBE in read and write modes in PLL_REF_CLK,61,4,Hex,1,MIO_MIO_FUS_READ_TIMES_HELP,

(MIO_FUS_RPR_DAT0),1,Type=RSL,MIO,MIO_MIO_FUS_RPR_DAT0_HELP
T,DAT-N/A,1,64,Hex,16,MIO_MIO_FUS_RPR_DAT0_HELP,

(MIO_FUS_RPR_DAT1),1,Type=RSL,MIO,MIO_MIO_FUS_RPR_DAT1_HELP
T,DAT-N/A,1,64,Hex,16,MIO_MIO_FUS_RPR_DAT1_HELP,

(MIO_FUS_SOFT_REPAIR),6,Type=RSL,MIO,MIO_MIO_FUS_SOFT_REPAIR_HELP
T,Reserved-Reserved,1,44,Hex,11,MIO_MIO_FUS_SOFT_REPAIR_HELP,
T,RPR_FLIP_SYND-N/A,45,2,Hex,1,MIO_MIO_FUS_SOFT_REPAIR_HELP,
O,AUTOBLOW-N/A,Enable,Disable,47,1,MIO_MIO_FUS_SOFT_REPAIR_HELP,
O,TOO_MANY-N/A,Enable,Disable,48,1,MIO_MIO_FUS_SOFT_REPAIR_HELP,
T,NUMDEFECTS-N/A,49,8,Hex,2,MIO_MIO_FUS_SOFT_REPAIR_HELP,
T,NUMREPAIRS-N/A,57,8,Hex,2,MIO_MIO_FUS_SOFT_REPAIR_HELP,

(MIO_FUS_TGG),2,This register exists to support Authentik. Authentik code should read this register then,MIO,MIO_MIO_FUS_TGG_HELP
O,VAL-Software may write VAL to zero but cannot write VAL to a one. When VAL is a 1 DAT reads,Enable,Disable,1,1,MIO_MIO_FUS_TGG_HELP,
T,DAT-When VAL is clear DAT will always read as zero regardless of the value of the TGG<62:0>,2,63,Hex,16,MIO_MIO_FUS_TGG_HELP,

(MIO_FUS_WADR),2,Type=RSL,MIO,MIO_MIO_FUS_WADR_HELP
T,Reserved-Reserved,1,58,Hex,15,MIO_MIO_FUS_WADR_HELP,
T,ADDR-Indicates which of the banks of 128 fuses to blow.,59,6,Hex,2,MIO_MIO_FUS_WADR_HELP,

(MIO_GPIO_COMP),4,suggested values                          PCTL=6 NCTL=6 (50 ohm termination),MIO,MIO_MIO_GPIO_COMP_HELP
T,Reserved-Reserved,1,53,Hex,14,MIO_MIO_GPIO_COMP_HELP,
T,PCTL-GPIO bus PCTL,54,3,Hex,1,MIO_MIO_GPIO_COMP_HELP,
T,Reserved-Reserved,57,5,Hex,2,MIO_MIO_GPIO_COMP_HELP,
T,NCTL-GPIO bus NCTL,62,3,Hex,1,MIO_MIO_GPIO_COMP_HELP,

(MIO_NDF_DMA_CFG),10,SIZE is specified in number of 64 bit transfers (encoded in -1 notation).,MIO,MIO_MIO_NDF_DMA_CFG_HELP
O,EN-DMA Engine enable,Enable,Disable,1,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,RW-DMA Engine R/W bit (0 = read 1 = write),Enable,Disable,2,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,CLR-DMA Engine clear EN on device terminated burst,Enable,Disable,3,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,4,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,SWAP32-DMA Engine 32 bit swap,Enable,Disable,5,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,SWAP16-DMA Engine 16 bit swap,Enable,Disable,6,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,SWAP8-DMA Engine 8 bit swap,Enable,Disable,7,1,MIO_MIO_NDF_DMA_CFG_HELP,
O,ENDIAN-DMA Engine NCB endian mode (0 = big 1 = little),Enable,Disable,8,1,MIO_MIO_NDF_DMA_CFG_HELP,
T,SIZE-DMA Engine size,9,20,Hex,5,MIO_MIO_NDF_DMA_CFG_HELP,
T,ADR-DMA Engine address,29,36,Hex,9,MIO_MIO_NDF_DMA_CFG_HELP,

(MIO_NDF_DMA_INT),2,Type=RSL,MIO,MIO_MIO_NDF_DMA_INT_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_NDF_DMA_INT_HELP,
O,DONE-DMA Engine request completion interrupt,Enable,Disable,64,1,MIO_MIO_NDF_DMA_INT_HELP,

(MIO_NDF_DMA_INT_EN),2,Type=RSL,MIO,MIO_MIO_NDF_DMA_INT_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_NDF_DMA_INT_EN_HELP,
O,DONE-DMA Engine request completion interrupt enable,Enable,Disable,64,1,MIO_MIO_NDF_DMA_INT_EN_HELP,

(MIO_PTP_CKOUT_HI_INCR),2,This register contains the PTP CKOUT threshold increment on pre-inverted PTP_CKOUT rising,MIO,MIO_MIO_PTP_CKOUT_HI_INCR_HELP
T,NANOSEC-Nanoseconds,1,32,Hex,8,MIO_MIO_PTP_CKOUT_HI_INCR_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_CKOUT_HI_INCR_HELP,

(MIO_PTP_CKOUT_LO_INCR),2,This register contains the PTP CKOUTthreshold increment on pre-inverted PTP_CKOUT falling,MIO,MIO_MIO_PTP_CKOUT_LO_INCR_HELP
T,NANOSEC-Nanoseconds,1,32,Hex,8,MIO_MIO_PTP_CKOUT_LO_INCR_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_CKOUT_LO_INCR_HELP,

(MIO_PTP_CKOUT_THRESH_HI),1,This register contains the high bytes of the PTP CKOUT threshold.,MIO,MIO_MIO_PTP_CKOUT_THRESH_HI_HELP
T,NANOSEC-Nanoseconds,1,64,Hex,16,MIO_MIO_PTP_CKOUT_THRESH_HI_HELP,

(MIO_PTP_CKOUT_THRESH_LO),2,This register contains the low bytes of the PTP CKOUT threshold,MIO,MIO_MIO_PTP_CKOUT_THRESH_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_PTP_CKOUT_THRESH_LO_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_CKOUT_THRESH_LO_HELP,

(MIO_PTP_CLOCK_CFG),19,Type=NCB,MIO,MIO_MIO_PTP_CLOCK_CFG_HELP
T,Reserved-Reserved,1,22,Hex,6,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,CKOUT-PTP CKOUT output,Enable,Disable,23,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,PPS-PTP PPS Output,Enable,Disable,24,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,EXT_CLK_EDGE-External Clock input edge,25,2,Hex,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,Reserved-Reserved,27,6,Hex,2,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,PPS_INV-Invert PTP PPS,Enable,Disable,33,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,PPS_EN-Enable PTP PPS,Enable,Disable,34,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,Reserved-Reserved,35,4,Hex,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,CKOUT_INV-Invert PTP CKOUT,Enable,Disable,39,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,CKOUT_EN-Enable PTP CKOUT,Enable,Disable,40,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,EVCNT_IN-Source for event counter input,41,6,Hex,2,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,EVCNT_EDGE-Event counter input edge,Enable,Disable,47,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,EVCNT_EN-Enable event counter,Enable,Disable,48,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,TSTMP_IN-Source for timestamp input,49,6,Hex,2,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,TSTMP_EDGE-External timestamp input edge,Enable,Disable,55,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,TSTMP_EN-Enable external timestamp,Enable,Disable,56,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
T,EXT_CLK_IN-Source for external clock,57,6,Hex,2,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,EXT_CLK_EN-Use external clock,Enable,Disable,63,1,MIO_MIO_PTP_CLOCK_CFG_HELP,
O,PTP_EN-Enable PTP Module,Enable,Disable,64,1,MIO_MIO_PTP_CLOCK_CFG_HELP,

(MIO_PTP_CLOCK_COMP),2,This register provides the amount to increment the PTP clock [MIO_PTP_CLOCK_HI,MIO,MIO_MIO_PTP_CLOCK_COMP_HELP
T,NANOSEC-Nanoseconds,1,32,Hex,8,MIO_MIO_PTP_CLOCK_COMP_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_CLOCK_COMP_HELP,

(MIO_PTP_CLOCK_HI),1,Writes to MIO_PTP_CLOCK_HI also clear MIO_PTP_CLOCK_LO. To update all 96 bits write,MIO,MIO_MIO_PTP_CLOCK_HI_HELP
T,NANOSEC-Nanoseconds,1,64,Hex,16,MIO_MIO_PTP_CLOCK_HI_HELP,

(MIO_PTP_CLOCK_LO),2,Type=NCB,MIO,MIO_MIO_PTP_CLOCK_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_PTP_CLOCK_LO_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_CLOCK_LO_HELP,

(MIO_PTP_EVT_CNT),1,This register contains the PTP event counter.,MIO,MIO_MIO_PTP_EVT_CNT_HELP
T,CNTR-PTP event counter. Writing to this register increments this register by the value of the,1,64,Hex,16,MIO_MIO_PTP_EVT_CNT_HELP,

(MIO_PTP_PPS_HI_INCR),2,This register contains the PTP PPS threshold increment on pre-inverted PTP_PPS rising edge.,MIO,MIO_MIO_PTP_PPS_HI_INCR_HELP
T,NANOSEC-Nanoseconds,1,32,Hex,8,MIO_MIO_PTP_PPS_HI_INCR_HELP,
T,FRNANOSEC-Fractions of Nanoseconds,33,32,Hex,8,MIO_MIO_PTP_PPS_HI_INCR_HELP,

(MIO_PTP_PPS_LO_INCR),2,This register contains the PTP PPS threshold increment on pre-inverted PTP_PPS falling edge.,MIO,MIO_MIO_PTP_PPS_LO_INCR_HELP
T,NANOSEC-Nanoseconds.,1,32,Hex,8,MIO_MIO_PTP_PPS_LO_INCR_HELP,
T,FRNANOSEC-Fractions of nanoseconds.,33,32,Hex,8,MIO_MIO_PTP_PPS_LO_INCR_HELP,

(MIO_PTP_PPS_THRESH_HI),1,This register contains the high bytes of the PTP PPS threshold.,MIO,MIO_MIO_PTP_PPS_THRESH_HI_HELP
T,NANOSEC-Nanoseconds,1,64,Hex,16,MIO_MIO_PTP_PPS_THRESH_HI_HELP,

(MIO_PTP_PPS_THRESH_LO),2,This register contains the low bytes of the PTP PPS threshold.,MIO,MIO_MIO_PTP_PPS_THRESH_LO_HELP
T,Reserved-Reserved,1,32,Hex,8,MIO_MIO_PTP_PPS_THRESH_LO_HELP,
T,FRNANOSEC-Fractions of nanoseconds.,33,32,Hex,8,MIO_MIO_PTP_PPS_THRESH_LO_HELP,

(MIO_PTP_TIMESTAMP),1,Type=NCB,MIO,MIO_MIO_PTP_TIMESTAMP_HELP
T,NANOSEC-Nanoseconds,1,64,Hex,16,MIO_MIO_PTP_TIMESTAMP_HELP,

(MIO_TWS0_INT),13,This register contains the TWSI interrupt enable mask and the interrupt source bits.  Note:,MIO,MIO_MIO_TWS0_INT_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_TWS0_INT_HELP,
O,SCL-SCL,Enable,Disable,53,1,MIO_MIO_TWS0_INT_HELP,
O,SDA-SDA,Enable,Disable,54,1,MIO_MIO_TWS0_INT_HELP,
O,SCL_OVR-SCL override,Enable,Disable,55,1,MIO_MIO_TWS0_INT_HELP,
O,SDA_OVR-SDA override,Enable,Disable,56,1,MIO_MIO_TWS0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,MIO_MIO_TWS0_INT_HELP,
O,CORE_EN-TWSI core interrupt enable,Enable,Disable,58,1,MIO_MIO_TWS0_INT_HELP,
O,TS_EN-MIO_TWS_TWSI_SW register update interrupt enable,Enable,Disable,59,1,MIO_MIO_TWS0_INT_HELP,
O,ST_EN-MIO_TWS_SW_TWSI register update interrupt enable,Enable,Disable,60,1,MIO_MIO_TWS0_INT_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_TWS0_INT_HELP,
O,CORE_INT-TWSI core interrupt,Enable,Disable,62,1,MIO_MIO_TWS0_INT_HELP,
O,TS_INT-MIO_TWS_TWSI_SW register update interrupt,Enable,Disable,63,1,MIO_MIO_TWS0_INT_HELP,
O,ST_INT-MIO_TWS_SW_TWSI register update interrupt,Enable,Disable,64,1,MIO_MIO_TWS0_INT_HELP,

(MIO_TWS1_INT),13,This register contains the TWSI interrupt enable mask and the interrupt source bits.  Note:,MIO,MIO_MIO_TWS1_INT_HELP
T,Reserved-Reserved,1,52,Hex,13,MIO_MIO_TWS1_INT_HELP,
O,SCL-SCL,Enable,Disable,53,1,MIO_MIO_TWS1_INT_HELP,
O,SDA-SDA,Enable,Disable,54,1,MIO_MIO_TWS1_INT_HELP,
O,SCL_OVR-SCL override,Enable,Disable,55,1,MIO_MIO_TWS1_INT_HELP,
O,SDA_OVR-SDA override,Enable,Disable,56,1,MIO_MIO_TWS1_INT_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,MIO_MIO_TWS1_INT_HELP,
O,CORE_EN-TWSI core interrupt enable,Enable,Disable,58,1,MIO_MIO_TWS1_INT_HELP,
O,TS_EN-MIO_TWS_TWSI_SW register update interrupt enable,Enable,Disable,59,1,MIO_MIO_TWS1_INT_HELP,
O,ST_EN-MIO_TWS_SW_TWSI register update interrupt enable,Enable,Disable,60,1,MIO_MIO_TWS1_INT_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_TWS1_INT_HELP,
O,CORE_INT-TWSI core interrupt,Enable,Disable,62,1,MIO_MIO_TWS1_INT_HELP,
O,TS_INT-MIO_TWS_TWSI_SW register update interrupt,Enable,Disable,63,1,MIO_MIO_TWS1_INT_HELP,
O,ST_INT-MIO_TWS_SW_TWSI register update interrupt,Enable,Disable,64,1,MIO_MIO_TWS1_INT_HELP,

(MIO_TWS0_SW_TWSI),12,This register allows software to,MIO,MIO_MIO_TWS0_SW_TWSI_HELP
O,V-Valid bit,Enable,Disable,1,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,SLONLY-Slave Only Mode,Enable,Disable,2,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,EIA-Extended Internal Address = send additional,Enable,Disable,3,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,OP-Opcode field = When the register is written with,4,4,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,R-Read bit or result,Enable,Disable,8,1,MIO_MIO_TWS0_SW_TWSI_HELP,
O,SOVR-Size Override = if set use the SIZE field to,Enable,Disable,9,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,SIZE-Size in bytes of Master Mode Op if the Size,10,3,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,SCR-Scratch = unused but retain state,13,2,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,A-Address field,15,10,Hex,3,MIO_MIO_TWS0_SW_TWSI_HELP,
T,IA-Internal Address = Used when launching a master,25,5,Hex,2,MIO_MIO_TWS0_SW_TWSI_HELP,
T,EOP_IA-Extra opcode (when OP<3:0> == 0110 and SLONLY==0):,30,3,Hex,1,MIO_MIO_TWS0_SW_TWSI_HELP,
T,D-Data Field,33,32,Hex,8,MIO_MIO_TWS0_SW_TWSI_HELP,

(MIO_TWS1_SW_TWSI),12,This register allows software to,MIO,MIO_MIO_TWS1_SW_TWSI_HELP
O,V-Valid bit,Enable,Disable,1,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,SLONLY-Slave Only Mode,Enable,Disable,2,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,EIA-Extended Internal Address = send additional,Enable,Disable,3,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,OP-Opcode field = When the register is written with,4,4,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,R-Read bit or result,Enable,Disable,8,1,MIO_MIO_TWS1_SW_TWSI_HELP,
O,SOVR-Size Override = if set use the SIZE field to,Enable,Disable,9,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,SIZE-Size in bytes of Master Mode Op if the Size,10,3,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,SCR-Scratch = unused but retain state,13,2,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,A-Address field,15,10,Hex,3,MIO_MIO_TWS1_SW_TWSI_HELP,
T,IA-Internal Address = Used when launching a master,25,5,Hex,2,MIO_MIO_TWS1_SW_TWSI_HELP,
T,EOP_IA-Extra opcode (when OP<3:0> == 0110 and SLONLY==0):,30,3,Hex,1,MIO_MIO_TWS1_SW_TWSI_HELP,
T,D-Data Field,33,32,Hex,8,MIO_MIO_TWS1_SW_TWSI_HELP,

(MIO_TWS0_SW_TWSI_EXT),3,This register contains an additional byte of internal address and 4 additional bytes of data,MIO,MIO_MIO_TWS0_SW_TWSI_EXT_HELP
T,Reserved-Reserved,1,24,Hex,6,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,
T,IA-Extended Internal Address,25,8,Hex,2,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,
T,D-Extended Data Field,33,32,Hex,8,MIO_MIO_TWS0_SW_TWSI_EXT_HELP,

(MIO_TWS1_SW_TWSI_EXT),3,This register contains an additional byte of internal address and 4 additional bytes of data,MIO,MIO_MIO_TWS1_SW_TWSI_EXT_HELP
T,Reserved-Reserved,1,24,Hex,6,MIO_MIO_TWS1_SW_TWSI_EXT_HELP,
T,IA-Extended Internal Address,25,8,Hex,2,MIO_MIO_TWS1_SW_TWSI_EXT_HELP,
T,D-Extended Data Field,33,32,Hex,8,MIO_MIO_TWS1_SW_TWSI_EXT_HELP,

(MIO_TWS0_TWSI_SW),3,This register allows the TWSI device to transfer data to software and later check that,MIO,MIO_MIO_TWS0_TWSI_SW_HELP
T,V-Valid Bits,1,2,Hex,1,MIO_MIO_TWS0_TWSI_SW_HELP,
T,Reserved-Reserved,3,30,Hex,8,MIO_MIO_TWS0_TWSI_SW_HELP,
T,D-Data Field = updated on a write by the TWSI device,33,32,Hex,8,MIO_MIO_TWS0_TWSI_SW_HELP,

(MIO_TWS1_TWSI_SW),3,This register allows the TWSI device to transfer data to software and later check that,MIO,MIO_MIO_TWS1_TWSI_SW_HELP
T,V-Valid Bits,1,2,Hex,1,MIO_MIO_TWS1_TWSI_SW_HELP,
T,Reserved-Reserved,3,30,Hex,8,MIO_MIO_TWS1_TWSI_SW_HELP,
T,D-Data Field = updated on a write by the TWSI device,33,32,Hex,8,MIO_MIO_TWS1_TWSI_SW_HELP,

(MIO_UART0_DLH),2,The DLH (Divisor Latch High) register in conjunction with DLL (Divisor Latch Low) register,MIO,MIO_MIO_UART0_DLH_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_DLH_HELP,
T,DLH-Divisor Latch High Register,57,8,Hex,2,MIO_MIO_UART0_DLH_HELP,

(MIO_UART1_DLH),2,The DLH (Divisor Latch High) register in conjunction with DLL (Divisor Latch Low) register,MIO,MIO_MIO_UART1_DLH_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_DLH_HELP,
T,DLH-Divisor Latch High Register,57,8,Hex,2,MIO_MIO_UART1_DLH_HELP,

(MIO_UART0_DLL),2,The DLH (Divisor Latch High) register in conjunction with DLL (Divisor Latch Low) register,MIO,MIO_MIO_UART0_DLL_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_DLL_HELP,
T,DLL-Divisor Latch Low Register,57,8,Hex,2,MIO_MIO_UART0_DLL_HELP,

(MIO_UART1_DLL),2,The DLH (Divisor Latch High) register in conjunction with DLL (Divisor Latch Low) register,MIO,MIO_MIO_UART1_DLL_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_DLL_HELP,
T,DLL-Divisor Latch Low Register,57,8,Hex,2,MIO_MIO_UART1_DLL_HELP,

(MIO_UART0_FAR),2,The FIFO Access Register (FAR) is used to enable a FIFO access mode for testing so that the,MIO,MIO_MIO_UART0_FAR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_FAR_HELP,
O,FAR-FIFO Access Register,Enable,Disable,64,1,MIO_MIO_UART0_FAR_HELP,

(MIO_UART1_FAR),2,The FIFO Access Register (FAR) is used to enable a FIFO access mode for testing so that the,MIO,MIO_MIO_UART1_FAR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_FAR_HELP,
O,FAR-FIFO Access Register,Enable,Disable,64,1,MIO_MIO_UART1_FAR_HELP,

(MIO_UART0_FCR),7,The FIFO Control Register (FCR) is a write-only register that controls the read and write data,MIO,MIO_MIO_UART0_FCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_FCR_HELP,
T,RXTRIG-RX Trigger,57,2,Hex,1,MIO_MIO_UART0_FCR_HELP,
T,TXTRIG-TX Trigger,59,2,Hex,1,MIO_MIO_UART0_FCR_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_UART0_FCR_HELP,
O,TXFR-TX FIFO reset,Enable,Disable,62,1,MIO_MIO_UART0_FCR_HELP,
O,RXFR-RX FIFO reset,Enable,Disable,63,1,MIO_MIO_UART0_FCR_HELP,
O,EN-FIFO enable,Enable,Disable,64,1,MIO_MIO_UART0_FCR_HELP,

(MIO_UART1_FCR),7,The FIFO Control Register (FCR) is a write-only register that controls the read and write data,MIO,MIO_MIO_UART1_FCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_FCR_HELP,
T,RXTRIG-RX Trigger,57,2,Hex,1,MIO_MIO_UART1_FCR_HELP,
T,TXTRIG-TX Trigger,59,2,Hex,1,MIO_MIO_UART1_FCR_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,MIO_MIO_UART1_FCR_HELP,
O,TXFR-TX FIFO reset,Enable,Disable,62,1,MIO_MIO_UART1_FCR_HELP,
O,RXFR-RX FIFO reset,Enable,Disable,63,1,MIO_MIO_UART1_FCR_HELP,
O,EN-FIFO enable,Enable,Disable,64,1,MIO_MIO_UART1_FCR_HELP,

(MIO_UART0_HTX),2,The Halt TX Register (HTX) is used to halt transmissions for testing so that the transmit,MIO,MIO_MIO_UART0_HTX_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_HTX_HELP,
O,HTX-Halt TX,Enable,Disable,64,1,MIO_MIO_UART0_HTX_HELP,

(MIO_UART1_HTX),2,The Halt TX Register (HTX) is used to halt transmissions for testing so that the transmit,MIO,MIO_MIO_UART1_HTX_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_HTX_HELP,
O,HTX-Halt TX,Enable,Disable,64,1,MIO_MIO_UART1_HTX_HELP,

(MIO_UART0_IER),7,MIO_UARTX_IER = MIO UARTX Interrupt Enable Register,MIO,MIO_MIO_UART0_IER_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_IER_HELP,
O,PTIME-Programmable THRE Interrupt mode enable,Enable,Disable,57,1,MIO_MIO_UART0_IER_HELP,
T,Reserved-Reserved,58,3,Hex,1,MIO_MIO_UART0_IER_HELP,
O,EDSSI-Enable Modem Status Interrupt,Enable,Disable,61,1,MIO_MIO_UART0_IER_HELP,
O,ELSI-Enable Receiver Line Status Interrupt,Enable,Disable,62,1,MIO_MIO_UART0_IER_HELP,
O,ETBEI-Enable Transmitter Holding Register Empty Interrupt,Enable,Disable,63,1,MIO_MIO_UART0_IER_HELP,
O,ERBFI-Enable Received Data Available Interrupt,Enable,Disable,64,1,MIO_MIO_UART0_IER_HELP,

(MIO_UART1_IER),7,MIO_UARTX_IER = MIO UARTX Interrupt Enable Register,MIO,MIO_MIO_UART1_IER_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_IER_HELP,
O,PTIME-Programmable THRE Interrupt mode enable,Enable,Disable,57,1,MIO_MIO_UART1_IER_HELP,
T,Reserved-Reserved,58,3,Hex,1,MIO_MIO_UART1_IER_HELP,
O,EDSSI-Enable Modem Status Interrupt,Enable,Disable,61,1,MIO_MIO_UART1_IER_HELP,
O,ELSI-Enable Receiver Line Status Interrupt,Enable,Disable,62,1,MIO_MIO_UART1_IER_HELP,
O,ETBEI-Enable Transmitter Holding Register Empty Interrupt,Enable,Disable,63,1,MIO_MIO_UART1_IER_HELP,
O,ERBFI-Enable Received Data Available Interrupt,Enable,Disable,64,1,MIO_MIO_UART1_IER_HELP,

(MIO_UART0_IIR),4,The Interrupt Identity Register (IIR) is a read-only register that identifies the source of,MIO,MIO_MIO_UART0_IIR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_IIR_HELP,
T,FEN-FIFO=enabled.,57,2,Hex,1,MIO_MIO_UART0_IIR_HELP,
T,Reserved-Reserved,59,2,Hex,1,MIO_MIO_UART0_IIR_HELP,
T,IID-Interrupt ID see table above,61,4,Hex,1,MIO_MIO_UART0_IIR_HELP,

(MIO_UART1_IIR),4,The Interrupt Identity Register (IIR) is a read-only register that identifies the source of,MIO,MIO_MIO_UART1_IIR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_IIR_HELP,
T,FEN-FIFO=enabled.,57,2,Hex,1,MIO_MIO_UART1_IIR_HELP,
T,Reserved-Reserved,59,2,Hex,1,MIO_MIO_UART1_IIR_HELP,
T,IID-Interrupt ID see table above,61,4,Hex,1,MIO_MIO_UART1_IIR_HELP,

(MIO_UART0_LCR),8,The Line Control Register (LCR) controls the format of the data that is transmitted and,MIO,MIO_MIO_UART0_LCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_LCR_HELP,
O,DLAB-Divisor Latch Address bit,Enable,Disable,57,1,MIO_MIO_UART0_LCR_HELP,
O,BRK-Break Control bit,Enable,Disable,58,1,MIO_MIO_UART0_LCR_HELP,
O,Reserved-Reserved,Enable,Disable,59,1,MIO_MIO_UART0_LCR_HELP,
O,EPS-Even Parity Select bit,Enable,Disable,60,1,MIO_MIO_UART0_LCR_HELP,
O,PEN-Parity Enable bit,Enable,Disable,61,1,MIO_MIO_UART0_LCR_HELP,
O,STOP-Stop Control bit,Enable,Disable,62,1,MIO_MIO_UART0_LCR_HELP,
T,CLS-Character Length Select,63,2,Hex,1,MIO_MIO_UART0_LCR_HELP,

(MIO_UART1_LCR),8,The Line Control Register (LCR) controls the format of the data that is transmitted and,MIO,MIO_MIO_UART1_LCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_LCR_HELP,
O,DLAB-Divisor Latch Address bit,Enable,Disable,57,1,MIO_MIO_UART1_LCR_HELP,
O,BRK-Break Control bit,Enable,Disable,58,1,MIO_MIO_UART1_LCR_HELP,
O,Reserved-Reserved,Enable,Disable,59,1,MIO_MIO_UART1_LCR_HELP,
O,EPS-Even Parity Select bit,Enable,Disable,60,1,MIO_MIO_UART1_LCR_HELP,
O,PEN-Parity Enable bit,Enable,Disable,61,1,MIO_MIO_UART1_LCR_HELP,
O,STOP-Stop Control bit,Enable,Disable,62,1,MIO_MIO_UART1_LCR_HELP,
T,CLS-Character Length Select,63,2,Hex,1,MIO_MIO_UART1_LCR_HELP,

(MIO_UART0_LSR),9,The Line Status Register (LSR) contains status of the receiver and transmitter data transfers.,MIO,MIO_MIO_UART0_LSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_LSR_HELP,
O,FERR-Error in Receiver FIFO bit,Enable,Disable,57,1,MIO_MIO_UART0_LSR_HELP,
O,TEMT-Transmitter Empty bit,Enable,Disable,58,1,MIO_MIO_UART0_LSR_HELP,
O,THRE-Transmitter Holding Register Empty bit,Enable,Disable,59,1,MIO_MIO_UART0_LSR_HELP,
O,BI-Break Interrupt bit,Enable,Disable,60,1,MIO_MIO_UART0_LSR_HELP,
O,FE-Framing Error bit,Enable,Disable,61,1,MIO_MIO_UART0_LSR_HELP,
O,PE-Parity Error bit,Enable,Disable,62,1,MIO_MIO_UART0_LSR_HELP,
O,OE-Overrun Error bit,Enable,Disable,63,1,MIO_MIO_UART0_LSR_HELP,
O,DR-Data Ready bit,Enable,Disable,64,1,MIO_MIO_UART0_LSR_HELP,

(MIO_UART1_LSR),9,The Line Status Register (LSR) contains status of the receiver and transmitter data transfers.,MIO,MIO_MIO_UART1_LSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_LSR_HELP,
O,FERR-Error in Receiver FIFO bit,Enable,Disable,57,1,MIO_MIO_UART1_LSR_HELP,
O,TEMT-Transmitter Empty bit,Enable,Disable,58,1,MIO_MIO_UART1_LSR_HELP,
O,THRE-Transmitter Holding Register Empty bit,Enable,Disable,59,1,MIO_MIO_UART1_LSR_HELP,
O,BI-Break Interrupt bit,Enable,Disable,60,1,MIO_MIO_UART1_LSR_HELP,
O,FE-Framing Error bit,Enable,Disable,61,1,MIO_MIO_UART1_LSR_HELP,
O,PE-Parity Error bit,Enable,Disable,62,1,MIO_MIO_UART1_LSR_HELP,
O,OE-Overrun Error bit,Enable,Disable,63,1,MIO_MIO_UART1_LSR_HELP,
O,DR-Data Ready bit,Enable,Disable,64,1,MIO_MIO_UART1_LSR_HELP,

(MIO_UART0_MCR),7,The lower four bits of the Modem Control Register (MCR) directly manipulate the outputs of the,MIO,MIO_MIO_UART0_MCR_HELP
T,Reserved-Reserved,1,58,Hex,15,MIO_MIO_UART0_MCR_HELP,
O,AFCE-Auto Flow Control Enable bit,Enable,Disable,59,1,MIO_MIO_UART0_MCR_HELP,
O,LOOP-Loopback bit,Enable,Disable,60,1,MIO_MIO_UART0_MCR_HELP,
O,OUT2-OUT2 output bit,Enable,Disable,61,1,MIO_MIO_UART0_MCR_HELP,
O,OUT1-OUT1 output bit,Enable,Disable,62,1,MIO_MIO_UART0_MCR_HELP,
O,RTS-Request To Send output bit,Enable,Disable,63,1,MIO_MIO_UART0_MCR_HELP,
O,DTR-Data Terminal Ready output bit,Enable,Disable,64,1,MIO_MIO_UART0_MCR_HELP,

(MIO_UART1_MCR),7,The lower four bits of the Modem Control Register (MCR) directly manipulate the outputs of the,MIO,MIO_MIO_UART1_MCR_HELP
T,Reserved-Reserved,1,58,Hex,15,MIO_MIO_UART1_MCR_HELP,
O,AFCE-Auto Flow Control Enable bit,Enable,Disable,59,1,MIO_MIO_UART1_MCR_HELP,
O,LOOP-Loopback bit,Enable,Disable,60,1,MIO_MIO_UART1_MCR_HELP,
O,OUT2-OUT2 output bit,Enable,Disable,61,1,MIO_MIO_UART1_MCR_HELP,
O,OUT1-OUT1 output bit,Enable,Disable,62,1,MIO_MIO_UART1_MCR_HELP,
O,RTS-Request To Send output bit,Enable,Disable,63,1,MIO_MIO_UART1_MCR_HELP,
O,DTR-Data Terminal Ready output bit,Enable,Disable,64,1,MIO_MIO_UART1_MCR_HELP,

(MIO_UART0_MSR),9,The Modem Status Register (MSR) contains the current status of the modem control input lines,MIO,MIO_MIO_UART0_MSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_MSR_HELP,
O,DCD-Data Carrier Detect input bit,Enable,Disable,57,1,MIO_MIO_UART0_MSR_HELP,
O,RI-Ring Indicator input bit,Enable,Disable,58,1,MIO_MIO_UART0_MSR_HELP,
O,DSR-Data Set Ready input bit,Enable,Disable,59,1,MIO_MIO_UART0_MSR_HELP,
O,CTS-Clear To Send input bit,Enable,Disable,60,1,MIO_MIO_UART0_MSR_HELP,
O,DDCD-Delta Data Carrier Detect bit,Enable,Disable,61,1,MIO_MIO_UART0_MSR_HELP,
O,TERI-Trailing Edge of Ring Indicator bit,Enable,Disable,62,1,MIO_MIO_UART0_MSR_HELP,
O,DDSR-Delta Data Set Ready bit,Enable,Disable,63,1,MIO_MIO_UART0_MSR_HELP,
O,DCTS-Delta Clear To Send bit,Enable,Disable,64,1,MIO_MIO_UART0_MSR_HELP,

(MIO_UART1_MSR),9,The Modem Status Register (MSR) contains the current status of the modem control input lines,MIO,MIO_MIO_UART1_MSR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_MSR_HELP,
O,DCD-Data Carrier Detect input bit,Enable,Disable,57,1,MIO_MIO_UART1_MSR_HELP,
O,RI-Ring Indicator input bit,Enable,Disable,58,1,MIO_MIO_UART1_MSR_HELP,
O,DSR-Data Set Ready input bit,Enable,Disable,59,1,MIO_MIO_UART1_MSR_HELP,
O,CTS-Clear To Send input bit,Enable,Disable,60,1,MIO_MIO_UART1_MSR_HELP,
O,DDCD-Delta Data Carrier Detect bit,Enable,Disable,61,1,MIO_MIO_UART1_MSR_HELP,
O,TERI-Trailing Edge of Ring Indicator bit,Enable,Disable,62,1,MIO_MIO_UART1_MSR_HELP,
O,DDSR-Delta Data Set Ready bit,Enable,Disable,63,1,MIO_MIO_UART1_MSR_HELP,
O,DCTS-Delta Clear To Send bit,Enable,Disable,64,1,MIO_MIO_UART1_MSR_HELP,

(MIO_UART0_RBR),2,MIO_UARTX_RBR = MIO UARTX Receive Buffer Register,MIO,MIO_MIO_UART0_RBR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_RBR_HELP,
T,RBR-Receive Buffer Register,57,8,Hex,2,MIO_MIO_UART0_RBR_HELP,

(MIO_UART1_RBR),2,MIO_UARTX_RBR = MIO UARTX Receive Buffer Register,MIO,MIO_MIO_UART1_RBR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_RBR_HELP,
T,RBR-Receive Buffer Register,57,8,Hex,2,MIO_MIO_UART1_RBR_HELP,

(MIO_UART0_RFL),2,The Receive FIFO Level Register (RFL) indicates the number of data entries in the receive,MIO,MIO_MIO_UART0_RFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART0_RFL_HELP,
T,RFL-Receive FIFO Level Register,58,7,Hex,2,MIO_MIO_UART0_RFL_HELP,

(MIO_UART1_RFL),2,The Receive FIFO Level Register (RFL) indicates the number of data entries in the receive,MIO,MIO_MIO_UART1_RFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART1_RFL_HELP,
T,RFL-Receive FIFO Level Register,58,7,Hex,2,MIO_MIO_UART1_RFL_HELP,

(MIO_UART0_RFW),4,The Receive FIFO Write Register (RFW) is only valid when FIFO access mode is enabled (FAR bit,MIO,MIO_MIO_UART0_RFW_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_UART0_RFW_HELP,
O,RFFE-Receive FIFO Framing Error,Enable,Disable,55,1,MIO_MIO_UART0_RFW_HELP,
O,RFPE-Receive FIFO Parity Error,Enable,Disable,56,1,MIO_MIO_UART0_RFW_HELP,
T,RFWD-Receive FIFO Write Data,57,8,Hex,2,MIO_MIO_UART0_RFW_HELP,

(MIO_UART1_RFW),4,The Receive FIFO Write Register (RFW) is only valid when FIFO access mode is enabled (FAR bit,MIO,MIO_MIO_UART1_RFW_HELP
T,Reserved-Reserved,1,54,Hex,14,MIO_MIO_UART1_RFW_HELP,
O,RFFE-Receive FIFO Framing Error,Enable,Disable,55,1,MIO_MIO_UART1_RFW_HELP,
O,RFPE-Receive FIFO Parity Error,Enable,Disable,56,1,MIO_MIO_UART1_RFW_HELP,
T,RFWD-Receive FIFO Write Data,57,8,Hex,2,MIO_MIO_UART1_RFW_HELP,

(MIO_UART0_SBCR),2,The Shadow Break Control Register (SBCR) is a shadow register for the BRK bit (LCR bit 6) that,MIO,MIO_MIO_UART0_SBCR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SBCR_HELP,
O,SBCR-Shadow Break Control,Enable,Disable,64,1,MIO_MIO_UART0_SBCR_HELP,

(MIO_UART1_SBCR),2,The Shadow Break Control Register (SBCR) is a shadow register for the BRK bit (LCR bit 6) that,MIO,MIO_MIO_UART1_SBCR_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SBCR_HELP,
O,SBCR-Shadow Break Control,Enable,Disable,64,1,MIO_MIO_UART1_SBCR_HELP,

(MIO_UART0_SCR),2,The Scratchpad Register (SCR) is an 8-bit read/write register for programmers to use as a,MIO,MIO_MIO_UART0_SCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_SCR_HELP,
T,SCR-Scratchpad Register,57,8,Hex,2,MIO_MIO_UART0_SCR_HELP,

(MIO_UART1_SCR),2,The Scratchpad Register (SCR) is an 8-bit read/write register for programmers to use as a,MIO,MIO_MIO_UART1_SCR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_SCR_HELP,
T,SCR-Scratchpad Register,57,8,Hex,2,MIO_MIO_UART1_SCR_HELP,

(MIO_UART0_SFE),2,The Shadow FIFO Enable Register (SFE) is a shadow register for the FIFO enable bit (FCR bit 0),MIO,MIO_MIO_UART0_SFE_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SFE_HELP,
O,SFE-Shadow FIFO Enable,Enable,Disable,64,1,MIO_MIO_UART0_SFE_HELP,

(MIO_UART1_SFE),2,The Shadow FIFO Enable Register (SFE) is a shadow register for the FIFO enable bit (FCR bit 0),MIO,MIO_MIO_UART1_SFE_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SFE_HELP,
O,SFE-Shadow FIFO Enable,Enable,Disable,64,1,MIO_MIO_UART1_SFE_HELP,

(MIO_UART0_SRR),4,The Software Reset Register (SRR) is a write-only register that resets the UART and/or the,MIO,MIO_MIO_UART0_SRR_HELP
T,Reserved-Reserved,1,61,Hex,16,MIO_MIO_UART0_SRR_HELP,
O,STFR-Shadow TX FIFO Reset,Enable,Disable,62,1,MIO_MIO_UART0_SRR_HELP,
O,SRFR-Shadow RX FIFO Reset,Enable,Disable,63,1,MIO_MIO_UART0_SRR_HELP,
O,USR-UART Soft Reset,Enable,Disable,64,1,MIO_MIO_UART0_SRR_HELP,

(MIO_UART1_SRR),4,The Software Reset Register (SRR) is a write-only register that resets the UART and/or the,MIO,MIO_MIO_UART1_SRR_HELP
T,Reserved-Reserved,1,61,Hex,16,MIO_MIO_UART1_SRR_HELP,
O,STFR-Shadow TX FIFO Reset,Enable,Disable,62,1,MIO_MIO_UART1_SRR_HELP,
O,SRFR-Shadow RX FIFO Reset,Enable,Disable,63,1,MIO_MIO_UART1_SRR_HELP,
O,USR-UART Soft Reset,Enable,Disable,64,1,MIO_MIO_UART1_SRR_HELP,

(MIO_UART0_SRT),2,The Shadow RX Trigger Register (SRT) is a shadow register for the RX Trigger bits (FCR bits,MIO,MIO_MIO_UART0_SRT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART0_SRT_HELP,
T,SRT-Shadow RX Trigger,63,2,Hex,1,MIO_MIO_UART0_SRT_HELP,

(MIO_UART1_SRT),2,The Shadow RX Trigger Register (SRT) is a shadow register for the RX Trigger bits (FCR bits,MIO,MIO_MIO_UART1_SRT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART1_SRT_HELP,
T,SRT-Shadow RX Trigger,63,2,Hex,1,MIO_MIO_UART1_SRT_HELP,

(MIO_UART0_SRTS),2,The Shadow Request To Send Register (SRTS) is a shadow register for the RTS bit (MCR bit 1),MIO,MIO_MIO_UART0_SRTS_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART0_SRTS_HELP,
O,SRTS-Shadow Request To Send,Enable,Disable,64,1,MIO_MIO_UART0_SRTS_HELP,

(MIO_UART1_SRTS),2,The Shadow Request To Send Register (SRTS) is a shadow register for the RTS bit (MCR bit 1),MIO,MIO_MIO_UART1_SRTS_HELP
T,Reserved-Reserved,1,63,Hex,16,MIO_MIO_UART1_SRTS_HELP,
O,SRTS-Shadow Request To Send,Enable,Disable,64,1,MIO_MIO_UART1_SRTS_HELP,

(MIO_UART0_STT),2,The Shadow TX Trigger Register (STT) is a shadow register for the TX Trigger bits (FCR bits,MIO,MIO_MIO_UART0_STT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART0_STT_HELP,
T,STT-Shadow TX Trigger,63,2,Hex,1,MIO_MIO_UART0_STT_HELP,

(MIO_UART1_STT),2,The Shadow TX Trigger Register (STT) is a shadow register for the TX Trigger bits (FCR bits,MIO,MIO_MIO_UART1_STT_HELP
T,Reserved-Reserved,1,62,Hex,16,MIO_MIO_UART1_STT_HELP,
T,STT-Shadow TX Trigger,63,2,Hex,1,MIO_MIO_UART1_STT_HELP,

(MIO_UART0_TFL),2,The Transmit FIFO Level Register (TFL) indicates the number of data entries in the transmit FIFO.,MIO,MIO_MIO_UART0_TFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART0_TFL_HELP,
T,TFL-Transmit FIFO Level Register,58,7,Hex,2,MIO_MIO_UART0_TFL_HELP,

(MIO_UART1_TFL),2,The Transmit FIFO Level Register (TFL) indicates the number of data entries in the transmit FIFO.,MIO,MIO_MIO_UART1_TFL_HELP
T,Reserved-Reserved,1,57,Hex,15,MIO_MIO_UART1_TFL_HELP,
T,TFL-Transmit FIFO Level Register,58,7,Hex,2,MIO_MIO_UART1_TFL_HELP,

(MIO_UART0_TFR),2,The Transmit FIFO Read Register (TFR) is only valid when FIFO access mode is enabled (FAR bit,MIO,MIO_MIO_UART0_TFR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_TFR_HELP,
T,TFR-Transmit FIFO Read Register,57,8,Hex,2,MIO_MIO_UART0_TFR_HELP,

(MIO_UART1_TFR),2,The Transmit FIFO Read Register (TFR) is only valid when FIFO access mode is enabled (FAR bit,MIO,MIO_MIO_UART1_TFR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_TFR_HELP,
T,TFR-Transmit FIFO Read Register,57,8,Hex,2,MIO_MIO_UART1_TFR_HELP,

(MIO_UART0_THR),2,Transmit Holding Register (THR) is a write-only register that contains data to be transmitted,MIO,MIO_MIO_UART0_THR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART0_THR_HELP,
T,THR-Transmit Holding Register,57,8,Hex,2,MIO_MIO_UART0_THR_HELP,

(MIO_UART1_THR),2,Transmit Holding Register (THR) is a write-only register that contains data to be transmitted,MIO,MIO_MIO_UART1_THR_HELP
T,Reserved-Reserved,1,56,Hex,14,MIO_MIO_UART1_THR_HELP,
T,THR-Transmit Holding Register,57,8,Hex,2,MIO_MIO_UART1_THR_HELP,

(MIO_UART0_USR),6,The UART Status Register (USR) contains UART status information.,MIO,MIO_MIO_UART0_USR_HELP
T,Reserved-Reserved,1,59,Hex,15,MIO_MIO_UART0_USR_HELP,
O,RFF-RX FIFO Full,Enable,Disable,60,1,MIO_MIO_UART0_USR_HELP,
O,RFNE-RX FIFO Not Empty,Enable,Disable,61,1,MIO_MIO_UART0_USR_HELP,
O,TFE-TX FIFO Empty,Enable,Disable,62,1,MIO_MIO_UART0_USR_HELP,
O,TFNF-TX FIFO Not Full,Enable,Disable,63,1,MIO_MIO_UART0_USR_HELP,
O,BUSY-Busy bit (always 0),Enable,Disable,64,1,MIO_MIO_UART0_USR_HELP,

(MIO_UART1_USR),6,The UART Status Register (USR) contains UART status information.,MIO,MIO_MIO_UART1_USR_HELP
T,Reserved-Reserved,1,59,Hex,15,MIO_MIO_UART1_USR_HELP,
O,RFF-RX FIFO Full,Enable,Disable,60,1,MIO_MIO_UART1_USR_HELP,
O,RFNE-RX FIFO Not Empty,Enable,Disable,61,1,MIO_MIO_UART1_USR_HELP,
O,TFE-TX FIFO Empty,Enable,Disable,62,1,MIO_MIO_UART1_USR_HELP,
O,TFNF-TX FIFO Not Full,Enable,Disable,63,1,MIO_MIO_UART1_USR_HELP,
O,BUSY-Busy bit (always 0),Enable,Disable,64,1,MIO_MIO_UART1_USR_HELP,

(MPI_CFG),17,Type=NCB,MPI,MPI_MPI_CFG_HELP
T,Reserved-Reserved,1,35,Hex,9,MPI_MPI_CFG_HELP,
T,CLKDIV-Fspi_clk = Fsclk / (2 * CLKDIV),36,13,Hex,4,MPI_MPI_CFG_HELP,
O,CSENA3-If 0 UART1_RTS_L/SPI_CS3_L pin is UART pin,Enable,Disable,49,1,MPI_MPI_CFG_HELP,
O,CSENA2-If 0 UART1_CTS_L/SPI_CS2_L pin is UART pin,Enable,Disable,50,1,MPI_MPI_CFG_HELP,
O,CSENA1-If 0 BOOT_CE_N<7>/SPI_CS1_L pin is BOOT pin,Enable,Disable,51,1,MPI_MPI_CFG_HELP,
O,CSENA0-If 0 BOOT_CE_N<6>/SPI_CS0_L pin is BOOT pin,Enable,Disable,52,1,MPI_MPI_CFG_HELP,
O,CSLATE-If 0 SPI_CS asserts 1/2 SPI clock before transaction.,Enable,Disable,53,1,MPI_MPI_CFG_HELP,
O,TRITX-If 0 SPI_DO pin is driven when slave is not,Enable,Disable,54,1,MPI_MPI_CFG_HELP,
T,IDLECLKS-Guarantee IDLECLKS idle SPI clock cycles between,55,2,Hex,1,MPI_MPI_CFG_HELP,
O,CSHI-If 0 CS is low asserted,Enable,Disable,57,1,MPI_MPI_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,58,1,MPI_MPI_CFG_HELP,
O,INT_ENA-If 0 polling is required,Enable,Disable,59,1,MPI_MPI_CFG_HELP,
O,LSBFIRST-If 0 shift MSB first,Enable,Disable,60,1,MPI_MPI_CFG_HELP,
O,WIREOR-If 0 SPI_DO and SPI_DI are separate wires (SPI),Enable,Disable,61,1,MPI_MPI_CFG_HELP,
O,CLK_CONT-If 0 clock idles to value given by IDLELO after,Enable,Disable,62,1,MPI_MPI_CFG_HELP,
O,IDLELO-0 = SPI_CK idles high first transition is high=to=low. This mode corresponds to SPI Block,Enable,Disable,63,1,MPI_MPI_CFG_HELP,
O,ENABLE-MPI/SPI master enable.,Enable,Disable,64,1,MPI_MPI_CFG_HELP,

(MPI_DAT0),2,Type=NCB,MPI,MPI_MPI_DAT0_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT0_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT0_HELP,

(MPI_DAT1),2,Type=NCB,MPI,MPI_MPI_DAT1_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT1_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT1_HELP,

(MPI_DAT2),2,Type=NCB,MPI,MPI_MPI_DAT2_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT2_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT2_HELP,

(MPI_DAT3),2,Type=NCB,MPI,MPI_MPI_DAT3_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT3_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT3_HELP,

(MPI_DAT4),2,Type=NCB,MPI,MPI_MPI_DAT4_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT4_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT4_HELP,

(MPI_DAT5),2,Type=NCB,MPI,MPI_MPI_DAT5_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT5_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT5_HELP,

(MPI_DAT6),2,Type=NCB,MPI,MPI_MPI_DAT6_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT6_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT6_HELP,

(MPI_DAT7),2,Type=NCB,MPI,MPI_MPI_DAT7_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT7_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT7_HELP,

(MPI_DAT8),2,Type=NCB,MPI,MPI_MPI_DAT8_HELP
T,Reserved-Reserved,1,56,Hex,14,MPI_MPI_DAT8_HELP,
T,DATA-Data to transmit/received,57,8,Hex,2,MPI_MPI_DAT8_HELP,

(MPI_STS),4,Type=NCB,MPI,MPI_MPI_STS_HELP
T,Reserved-Reserved,1,51,Hex,13,MPI_MPI_STS_HELP,
T,RXNUM-Number of bytes written for transaction,52,5,Hex,2,MPI_MPI_STS_HELP,
T,Reserved-Reserved,57,7,Hex,2,MPI_MPI_STS_HELP,
O,BUSY-If 0 no MPI transaction in progress,Enable,Disable,64,1,MPI_MPI_STS_HELP,

(MPI_TX),8,Type=NCB,MPI,MPI_MPI_TX_HELP
T,Reserved-Reserved,1,42,Hex,11,MPI_MPI_TX_HELP,
T,CSID-Which CS to assert for this transaction,43,2,Hex,1,MPI_MPI_TX_HELP,
T,Reserved-Reserved,45,3,Hex,1,MPI_MPI_TX_HELP,
O,LEAVECS-If 0 deassert CS after transaction is done,Enable,Disable,48,1,MPI_MPI_TX_HELP,
T,Reserved-Reserved,49,3,Hex,1,MPI_MPI_TX_HELP,
T,TXNUM-Number of bytes to transmit,52,5,Hex,2,MPI_MPI_TX_HELP,
T,Reserved-Reserved,57,3,Hex,1,MPI_MPI_TX_HELP,
T,TOTNUM-Number of bytes to shift (transmit + receive),60,5,Hex,2,MPI_MPI_TX_HELP,

(MPI_WIDE_DAT),1,This register aliases operations to MPI_DAT(0..7) in a single access,MPI,MPI_MPI_WIDE_DAT_HELP
T,DATA-Data to transmit/receive.,1,64,Hex,16,MPI_MPI_WIDE_DAT_HELP,

(NDF_BT_PG_INFO),4,provides page size and number of column plus row address cycles information. SW,NDF,NDF_NDF_BT_PG_INFO_HELP
T,Reserved-Reserved,1,53,Hex,14,NDF_NDF_BT_PG_INFO_HELP,
T,T_MULT-Boot time TIM_MULT[3:0] field of SET__TM_PAR[63:0],54,4,Hex,1,NDF_NDF_BT_PG_INFO_HELP,
T,ADR_CYC-# of column address cycles,58,4,Hex,1,NDF_NDF_BT_PG_INFO_HELP,
T,SIZE-bytes per page in the nand device,62,3,Hex,1,NDF_NDF_BT_PG_INFO_HELP,

(NDF_CMD),1,When SW reads this csr RD_VAL bit in NDF_MISC csr is cleared to 0. SW must always write all 8,NDF,NDF_NDF_CMD_HELP
T,NF_CMD-8 Command Bytes,1,64,Hex,16,NDF_NDF_CMD_HELP,

(NDF_DRBELL),2,SW csr writes will increment CNT by the signed 8 bit value being written. SW csr reads return,NDF,NDF_NDF_DRBELL_HELP
T,Reserved-Reserved,1,56,Hex,14,NDF_NDF_DRBELL_HELP,
T,CNT-Doorbell count register 2's complement 8 bit value,57,8,Hex,2,NDF_NDF_DRBELL_HELP,

(NDF_ECC_CNT),3,Type=NCB,NDF,NDF_NDF_ECC_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,NDF_NDF_ECC_CNT_HELP,
T,XOR_ECC-result of XOR of ecc read bytes and ecc genarated,33,24,Hex,6,NDF_NDF_ECC_CNT_HELP,
T,ECC_ERR-"Count = \# of 1 bit errors fixed during boot,57,8,Hex,2,NDF_NDF_ECC_CNT_HELP,

(NDF_INT),8,FULL status is updated when the command fifo becomes full as a result of SW writing a new,NDF,NDF_NDF_INT_HELP
T,Reserved-Reserved,1,57,Hex,15,NDF_NDF_INT_HELP,
O,OVRF-NDF_CMD write when fifo is full. Generally a,Enable,Disable,58,1,NDF_NDF_INT_HELP,
O,ECC_MULT-Multi bit ECC error detected during boot,Enable,Disable,59,1,NDF_NDF_INT_HELP,
O,ECC_1BIT-Single bit ECC error detected and fixed during boot,Enable,Disable,60,1,NDF_NDF_INT_HELP,
O,SM_BAD-One of the state machines in a bad state,Enable,Disable,61,1,NDF_NDF_INT_HELP,
O,WDOG-Watch Dog timer expired during command execution,Enable,Disable,62,1,NDF_NDF_INT_HELP,
O,FULL-Command fifo is full,Enable,Disable,63,1,NDF_NDF_INT_HELP,
O,EMPTY-Command fifo is empty,Enable,Disable,64,1,NDF_NDF_INT_HELP,

(NDF_INT_EN),8,Type=NCB,NDF,NDF_NDF_INT_EN_HELP
T,Reserved-Reserved,1,57,Hex,15,NDF_NDF_INT_EN_HELP,
O,OVRF-Wrote to a full command fifo,Enable,Disable,58,1,NDF_NDF_INT_EN_HELP,
O,ECC_MULT-Multi bit ECC error detected during boot,Enable,Disable,59,1,NDF_NDF_INT_EN_HELP,
O,ECC_1BIT-Single bit ECC error detected and fixed during boot,Enable,Disable,60,1,NDF_NDF_INT_EN_HELP,
O,SM_BAD-One of the state machines in a bad state,Enable,Disable,61,1,NDF_NDF_INT_EN_HELP,
O,WDOG-Watch Dog timer expired during command execution,Enable,Disable,62,1,NDF_NDF_INT_EN_HELP,
O,FULL-Command fifo is full,Enable,Disable,63,1,NDF_NDF_INT_EN_HELP,
O,EMPTY-Command fifo is empty,Enable,Disable,64,1,NDF_NDF_INT_EN_HELP,

(NDF_MISC),12,"NBR_HWM this field specifies the high water mark for the NCB outbound load/store commands,NDF,NDF_NDF_MISC_HELP
T,Reserved-Reserved,1,36,Hex,9,NDF_NDF_MISC_HELP,
O,MB_DIS-Disable multibit error hangs and allow boot loads,Enable,Disable,37,1,NDF_NDF_MISC_HELP,
T,NBR_HWM-Hi Water mark for NBR fifo or load/stores,38,3,Hex,1,NDF_NDF_MISC_HELP,
T,WAIT_CNT-WAIT input filter count,41,6,Hex,2,NDF_NDF_MISC_HELP,
T,FR_BYT-Number of unfilled Command fifo bytes,47,11,Hex,3,NDF_NDF_MISC_HELP,
O,RD_DONE-This W1C bit is set to 1 by HW when it completes,Enable,Disable,58,1,NDF_NDF_MISC_HELP,
O,RD_VAL-This RO bit is set to 1 by HW when it reads next 8,Enable,Disable,59,1,NDF_NDF_MISC_HELP,
O,RD_CMD-When 1 HW reads out contents of the Command fifo 8,Enable,Disable,60,1,NDF_NDF_MISC_HELP,
O,BT_DMA-When set to 1 boot time dma is enabled,Enable,Disable,61,1,NDF_NDF_MISC_HELP,
O,BT_DIS-When boot operation is over SW must set to 1,Enable,Disable,62,1,NDF_NDF_MISC_HELP,
O,EX_DIS-When set to 1 suspends execution of commands at,Enable,Disable,63,1,NDF_NDF_MISC_HELP,
O,RST_FF-1=reset command fifo to make it empty,Enable,Disable,64,1,NDF_NDF_MISC_HELP,

(NDF_ST_REG),8,Type=NCB,NDF,NDF_NDF_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,NDF_NDF_ST_REG_HELP,
O,EXE_IDLE-Command Execution status 1=IDLE 0=Busy,Enable,Disable,49,1,NDF_NDF_ST_REG_HELP,
T,EXE_SM-Command Execution State machine states,50,4,Hex,1,NDF_NDF_ST_REG_HELP,
T,BT_SM-Boot load and Boot dma State machine states,54,4,Hex,1,NDF_NDF_ST_REG_HELP,
O,RD_FF_BAD-CMD fifo read back State machine in bad state,Enable,Disable,58,1,NDF_NDF_ST_REG_HELP,
T,RD_FF-CMD fifo read back State machine states,59,2,Hex,1,NDF_NDF_ST_REG_HELP,
O,MAIN_BAD-Main State machine in bad state,Enable,Disable,61,1,NDF_NDF_ST_REG_HELP,
T,MAIN_SM-Main State machine states,62,3,Hex,1,NDF_NDF_ST_REG_HELP,

(OCLA0_BIST_RESULT),2,This register provides access to the internal BIST results. Each bit is the BIST result of an,OCLA,OCLA_OCLA0_BIST_RESULT_HELP
T,Reserved-Reserved,1,63,Hex,16,OCLA_OCLA0_BIST_RESULT_HELP,
O,DAT-BIST result of the DAT memory.,Enable,Disable,64,1,OCLA_OCLA0_BIST_RESULT_HELP,

(OCLA0_CDH000_CTL),4,Type=RSL,OCLA,OCLA_OCLA0_CDH000_CTL_HELP
T,Reserved-Reserved,1,58,Hex,15,OCLA_OCLA0_CDH000_CTL_HELP,
O,DUP-Retain duplicates in the data stream.,Enable,Disable,59,1,OCLA_OCLA0_CDH000_CTL_HELP,
O,DIS_STAMP-Remove time stamps from data stream.,Enable,Disable,60,1,OCLA_OCLA0_CDH000_CTL_HELP,
T,CAP_CTL-Minterms that will cause data to be captured. These minterms are the four inputs to a 4=1,61,4,Hex,1,OCLA_OCLA0_CDH000_CTL_HELP,

(OCLA0_CDH001_CTL),4,Type=RSL,OCLA,OCLA_OCLA0_CDH001_CTL_HELP
T,Reserved-Reserved,1,58,Hex,15,OCLA_OCLA0_CDH001_CTL_HELP,
O,DUP-Retain duplicates in the data stream.,Enable,Disable,59,1,OCLA_OCLA0_CDH001_CTL_HELP,
O,DIS_STAMP-Remove time stamps from data stream.,Enable,Disable,60,1,OCLA_OCLA0_CDH001_CTL_HELP,
T,CAP_CTL-Minterms that will cause data to be captured. These minterms are the four inputs to a 4=1,61,4,Hex,1,OCLA_OCLA0_CDH001_CTL_HELP,

(OCLA0_CONST),2,Type=RSL,OCLA,OCLA_OCLA0_CONST_HELP
T,Reserved-Reserved,1,48,Hex,12,OCLA_OCLA0_CONST_HELP,
T,DAT_SIZE-Size of data RAM in units of 36=bit entries. This value is subject to change between chip,49,16,Hex,4,OCLA_OCLA0_CONST_HELP,

(OCLA0_DAT000),2,Type=RSL,OCLA,OCLA_OCLA0_DAT000_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT000_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT000_HELP,

(OCLA0_DAT001),2,Type=RSL,OCLA,OCLA_OCLA0_DAT001_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT001_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT001_HELP,

(OCLA0_DAT002),2,Type=RSL,OCLA,OCLA_OCLA0_DAT002_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT002_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT002_HELP,

(OCLA0_DAT003),2,Type=RSL,OCLA,OCLA_OCLA0_DAT003_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT003_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT003_HELP,

(OCLA0_DAT004),2,Type=RSL,OCLA,OCLA_OCLA0_DAT004_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT004_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT004_HELP,

(OCLA0_DAT005),2,Type=RSL,OCLA,OCLA_OCLA0_DAT005_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT005_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT005_HELP,

(OCLA0_DAT006),2,Type=RSL,OCLA,OCLA_OCLA0_DAT006_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT006_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT006_HELP,

(OCLA0_DAT007),2,Type=RSL,OCLA,OCLA_OCLA0_DAT007_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT007_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT007_HELP,

(OCLA0_DAT008),2,Type=RSL,OCLA,OCLA_OCLA0_DAT008_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT008_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT008_HELP,

(OCLA0_DAT009),2,Type=RSL,OCLA,OCLA_OCLA0_DAT009_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT009_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT009_HELP,

(OCLA0_DAT010),2,Type=RSL,OCLA,OCLA_OCLA0_DAT010_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT010_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT010_HELP,

(OCLA0_DAT011),2,Type=RSL,OCLA,OCLA_OCLA0_DAT011_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT011_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT011_HELP,

(OCLA0_DAT012),2,Type=RSL,OCLA,OCLA_OCLA0_DAT012_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT012_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT012_HELP,

(OCLA0_DAT013),2,Type=RSL,OCLA,OCLA_OCLA0_DAT013_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT013_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT013_HELP,

(OCLA0_DAT014),2,Type=RSL,OCLA,OCLA_OCLA0_DAT014_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT014_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT014_HELP,

(OCLA0_DAT015),2,Type=RSL,OCLA,OCLA_OCLA0_DAT015_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT015_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT015_HELP,

(OCLA0_DAT016),2,Type=RSL,OCLA,OCLA_OCLA0_DAT016_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT016_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT016_HELP,

(OCLA0_DAT017),2,Type=RSL,OCLA,OCLA_OCLA0_DAT017_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT017_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT017_HELP,

(OCLA0_DAT018),2,Type=RSL,OCLA,OCLA_OCLA0_DAT018_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT018_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT018_HELP,

(OCLA0_DAT019),2,Type=RSL,OCLA,OCLA_OCLA0_DAT019_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT019_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT019_HELP,

(OCLA0_DAT020),2,Type=RSL,OCLA,OCLA_OCLA0_DAT020_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT020_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT020_HELP,

(OCLA0_DAT021),2,Type=RSL,OCLA,OCLA_OCLA0_DAT021_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT021_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT021_HELP,

(OCLA0_DAT022),2,Type=RSL,OCLA,OCLA_OCLA0_DAT022_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT022_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT022_HELP,

(OCLA0_DAT023),2,Type=RSL,OCLA,OCLA_OCLA0_DAT023_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT023_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT023_HELP,

(OCLA0_DAT024),2,Type=RSL,OCLA,OCLA_OCLA0_DAT024_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT024_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT024_HELP,

(OCLA0_DAT025),2,Type=RSL,OCLA,OCLA_OCLA0_DAT025_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT025_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT025_HELP,

(OCLA0_DAT026),2,Type=RSL,OCLA,OCLA_OCLA0_DAT026_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT026_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT026_HELP,

(OCLA0_DAT027),2,Type=RSL,OCLA,OCLA_OCLA0_DAT027_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT027_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT027_HELP,

(OCLA0_DAT028),2,Type=RSL,OCLA,OCLA_OCLA0_DAT028_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT028_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT028_HELP,

(OCLA0_DAT029),2,Type=RSL,OCLA,OCLA_OCLA0_DAT029_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT029_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT029_HELP,

(OCLA0_DAT030),2,Type=RSL,OCLA,OCLA_OCLA0_DAT030_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT030_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT030_HELP,

(OCLA0_DAT031),2,Type=RSL,OCLA,OCLA_OCLA0_DAT031_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT031_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT031_HELP,

(OCLA0_DAT032),2,Type=RSL,OCLA,OCLA_OCLA0_DAT032_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT032_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT032_HELP,

(OCLA0_DAT033),2,Type=RSL,OCLA,OCLA_OCLA0_DAT033_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT033_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT033_HELP,

(OCLA0_DAT034),2,Type=RSL,OCLA,OCLA_OCLA0_DAT034_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT034_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT034_HELP,

(OCLA0_DAT035),2,Type=RSL,OCLA,OCLA_OCLA0_DAT035_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT035_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT035_HELP,

(OCLA0_DAT036),2,Type=RSL,OCLA,OCLA_OCLA0_DAT036_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT036_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT036_HELP,

(OCLA0_DAT037),2,Type=RSL,OCLA,OCLA_OCLA0_DAT037_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT037_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT037_HELP,

(OCLA0_DAT038),2,Type=RSL,OCLA,OCLA_OCLA0_DAT038_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT038_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT038_HELP,

(OCLA0_DAT039),2,Type=RSL,OCLA,OCLA_OCLA0_DAT039_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT039_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT039_HELP,

(OCLA0_DAT040),2,Type=RSL,OCLA,OCLA_OCLA0_DAT040_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT040_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT040_HELP,

(OCLA0_DAT041),2,Type=RSL,OCLA,OCLA_OCLA0_DAT041_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT041_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT041_HELP,

(OCLA0_DAT042),2,Type=RSL,OCLA,OCLA_OCLA0_DAT042_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT042_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT042_HELP,

(OCLA0_DAT043),2,Type=RSL,OCLA,OCLA_OCLA0_DAT043_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT043_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT043_HELP,

(OCLA0_DAT044),2,Type=RSL,OCLA,OCLA_OCLA0_DAT044_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT044_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT044_HELP,

(OCLA0_DAT045),2,Type=RSL,OCLA,OCLA_OCLA0_DAT045_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT045_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT045_HELP,

(OCLA0_DAT046),2,Type=RSL,OCLA,OCLA_OCLA0_DAT046_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT046_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT046_HELP,

(OCLA0_DAT047),2,Type=RSL,OCLA,OCLA_OCLA0_DAT047_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT047_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT047_HELP,

(OCLA0_DAT048),2,Type=RSL,OCLA,OCLA_OCLA0_DAT048_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT048_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT048_HELP,

(OCLA0_DAT049),2,Type=RSL,OCLA,OCLA_OCLA0_DAT049_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT049_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT049_HELP,

(OCLA0_DAT050),2,Type=RSL,OCLA,OCLA_OCLA0_DAT050_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT050_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT050_HELP,

(OCLA0_DAT051),2,Type=RSL,OCLA,OCLA_OCLA0_DAT051_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT051_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT051_HELP,

(OCLA0_DAT052),2,Type=RSL,OCLA,OCLA_OCLA0_DAT052_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT052_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT052_HELP,

(OCLA0_DAT053),2,Type=RSL,OCLA,OCLA_OCLA0_DAT053_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT053_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT053_HELP,

(OCLA0_DAT054),2,Type=RSL,OCLA,OCLA_OCLA0_DAT054_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT054_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT054_HELP,

(OCLA0_DAT055),2,Type=RSL,OCLA,OCLA_OCLA0_DAT055_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT055_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT055_HELP,

(OCLA0_DAT056),2,Type=RSL,OCLA,OCLA_OCLA0_DAT056_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT056_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT056_HELP,

(OCLA0_DAT057),2,Type=RSL,OCLA,OCLA_OCLA0_DAT057_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT057_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT057_HELP,

(OCLA0_DAT058),2,Type=RSL,OCLA,OCLA_OCLA0_DAT058_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT058_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT058_HELP,

(OCLA0_DAT059),2,Type=RSL,OCLA,OCLA_OCLA0_DAT059_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT059_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT059_HELP,

(OCLA0_DAT060),2,Type=RSL,OCLA,OCLA_OCLA0_DAT060_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT060_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT060_HELP,

(OCLA0_DAT061),2,Type=RSL,OCLA,OCLA_OCLA0_DAT061_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT061_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT061_HELP,

(OCLA0_DAT062),2,Type=RSL,OCLA,OCLA_OCLA0_DAT062_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT062_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT062_HELP,

(OCLA0_DAT063),2,Type=RSL,OCLA,OCLA_OCLA0_DAT063_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT063_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT063_HELP,

(OCLA0_DAT064),2,Type=RSL,OCLA,OCLA_OCLA0_DAT064_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT064_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT064_HELP,

(OCLA0_DAT065),2,Type=RSL,OCLA,OCLA_OCLA0_DAT065_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT065_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT065_HELP,

(OCLA0_DAT066),2,Type=RSL,OCLA,OCLA_OCLA0_DAT066_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT066_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT066_HELP,

(OCLA0_DAT067),2,Type=RSL,OCLA,OCLA_OCLA0_DAT067_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT067_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT067_HELP,

(OCLA0_DAT068),2,Type=RSL,OCLA,OCLA_OCLA0_DAT068_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT068_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT068_HELP,

(OCLA0_DAT069),2,Type=RSL,OCLA,OCLA_OCLA0_DAT069_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT069_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT069_HELP,

(OCLA0_DAT070),2,Type=RSL,OCLA,OCLA_OCLA0_DAT070_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT070_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT070_HELP,

(OCLA0_DAT071),2,Type=RSL,OCLA,OCLA_OCLA0_DAT071_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT071_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT071_HELP,

(OCLA0_DAT072),2,Type=RSL,OCLA,OCLA_OCLA0_DAT072_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT072_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT072_HELP,

(OCLA0_DAT073),2,Type=RSL,OCLA,OCLA_OCLA0_DAT073_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT073_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT073_HELP,

(OCLA0_DAT074),2,Type=RSL,OCLA,OCLA_OCLA0_DAT074_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT074_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT074_HELP,

(OCLA0_DAT075),2,Type=RSL,OCLA,OCLA_OCLA0_DAT075_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT075_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT075_HELP,

(OCLA0_DAT076),2,Type=RSL,OCLA,OCLA_OCLA0_DAT076_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT076_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT076_HELP,

(OCLA0_DAT077),2,Type=RSL,OCLA,OCLA_OCLA0_DAT077_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT077_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT077_HELP,

(OCLA0_DAT078),2,Type=RSL,OCLA,OCLA_OCLA0_DAT078_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT078_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT078_HELP,

(OCLA0_DAT079),2,Type=RSL,OCLA,OCLA_OCLA0_DAT079_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT079_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT079_HELP,

(OCLA0_DAT080),2,Type=RSL,OCLA,OCLA_OCLA0_DAT080_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT080_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT080_HELP,

(OCLA0_DAT081),2,Type=RSL,OCLA,OCLA_OCLA0_DAT081_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT081_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT081_HELP,

(OCLA0_DAT082),2,Type=RSL,OCLA,OCLA_OCLA0_DAT082_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT082_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT082_HELP,

(OCLA0_DAT083),2,Type=RSL,OCLA,OCLA_OCLA0_DAT083_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT083_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT083_HELP,

(OCLA0_DAT084),2,Type=RSL,OCLA,OCLA_OCLA0_DAT084_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT084_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT084_HELP,

(OCLA0_DAT085),2,Type=RSL,OCLA,OCLA_OCLA0_DAT085_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT085_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT085_HELP,

(OCLA0_DAT086),2,Type=RSL,OCLA,OCLA_OCLA0_DAT086_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT086_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT086_HELP,

(OCLA0_DAT087),2,Type=RSL,OCLA,OCLA_OCLA0_DAT087_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT087_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT087_HELP,

(OCLA0_DAT088),2,Type=RSL,OCLA,OCLA_OCLA0_DAT088_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT088_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT088_HELP,

(OCLA0_DAT089),2,Type=RSL,OCLA,OCLA_OCLA0_DAT089_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT089_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT089_HELP,

(OCLA0_DAT090),2,Type=RSL,OCLA,OCLA_OCLA0_DAT090_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT090_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT090_HELP,

(OCLA0_DAT091),2,Type=RSL,OCLA,OCLA_OCLA0_DAT091_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT091_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT091_HELP,

(OCLA0_DAT092),2,Type=RSL,OCLA,OCLA_OCLA0_DAT092_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT092_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT092_HELP,

(OCLA0_DAT093),2,Type=RSL,OCLA,OCLA_OCLA0_DAT093_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT093_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT093_HELP,

(OCLA0_DAT094),2,Type=RSL,OCLA,OCLA_OCLA0_DAT094_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT094_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT094_HELP,

(OCLA0_DAT095),2,Type=RSL,OCLA,OCLA_OCLA0_DAT095_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT095_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT095_HELP,

(OCLA0_DAT096),2,Type=RSL,OCLA,OCLA_OCLA0_DAT096_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT096_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT096_HELP,

(OCLA0_DAT097),2,Type=RSL,OCLA,OCLA_OCLA0_DAT097_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT097_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT097_HELP,

(OCLA0_DAT098),2,Type=RSL,OCLA,OCLA_OCLA0_DAT098_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT098_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT098_HELP,

(OCLA0_DAT099),2,Type=RSL,OCLA,OCLA_OCLA0_DAT099_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT099_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT099_HELP,

(OCLA0_DAT100),2,Type=RSL,OCLA,OCLA_OCLA0_DAT100_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT100_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT100_HELP,

(OCLA0_DAT101),2,Type=RSL,OCLA,OCLA_OCLA0_DAT101_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT101_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT101_HELP,

(OCLA0_DAT102),2,Type=RSL,OCLA,OCLA_OCLA0_DAT102_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT102_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT102_HELP,

(OCLA0_DAT103),2,Type=RSL,OCLA,OCLA_OCLA0_DAT103_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT103_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT103_HELP,

(OCLA0_DAT104),2,Type=RSL,OCLA,OCLA_OCLA0_DAT104_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT104_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT104_HELP,

(OCLA0_DAT105),2,Type=RSL,OCLA,OCLA_OCLA0_DAT105_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT105_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT105_HELP,

(OCLA0_DAT106),2,Type=RSL,OCLA,OCLA_OCLA0_DAT106_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT106_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT106_HELP,

(OCLA0_DAT107),2,Type=RSL,OCLA,OCLA_OCLA0_DAT107_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT107_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT107_HELP,

(OCLA0_DAT108),2,Type=RSL,OCLA,OCLA_OCLA0_DAT108_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT108_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT108_HELP,

(OCLA0_DAT109),2,Type=RSL,OCLA,OCLA_OCLA0_DAT109_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT109_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT109_HELP,

(OCLA0_DAT110),2,Type=RSL,OCLA,OCLA_OCLA0_DAT110_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT110_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT110_HELP,

(OCLA0_DAT111),2,Type=RSL,OCLA,OCLA_OCLA0_DAT111_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT111_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT111_HELP,

(OCLA0_DAT112),2,Type=RSL,OCLA,OCLA_OCLA0_DAT112_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT112_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT112_HELP,

(OCLA0_DAT113),2,Type=RSL,OCLA,OCLA_OCLA0_DAT113_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT113_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT113_HELP,

(OCLA0_DAT114),2,Type=RSL,OCLA,OCLA_OCLA0_DAT114_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT114_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT114_HELP,

(OCLA0_DAT115),2,Type=RSL,OCLA,OCLA_OCLA0_DAT115_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT115_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT115_HELP,

(OCLA0_DAT116),2,Type=RSL,OCLA,OCLA_OCLA0_DAT116_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT116_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT116_HELP,

(OCLA0_DAT117),2,Type=RSL,OCLA,OCLA_OCLA0_DAT117_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT117_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT117_HELP,

(OCLA0_DAT118),2,Type=RSL,OCLA,OCLA_OCLA0_DAT118_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT118_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT118_HELP,

(OCLA0_DAT119),2,Type=RSL,OCLA,OCLA_OCLA0_DAT119_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT119_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT119_HELP,

(OCLA0_DAT120),2,Type=RSL,OCLA,OCLA_OCLA0_DAT120_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT120_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT120_HELP,

(OCLA0_DAT121),2,Type=RSL,OCLA,OCLA_OCLA0_DAT121_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT121_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT121_HELP,

(OCLA0_DAT122),2,Type=RSL,OCLA,OCLA_OCLA0_DAT122_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT122_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT122_HELP,

(OCLA0_DAT123),2,Type=RSL,OCLA,OCLA_OCLA0_DAT123_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT123_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT123_HELP,

(OCLA0_DAT124),2,Type=RSL,OCLA,OCLA_OCLA0_DAT124_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT124_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT124_HELP,

(OCLA0_DAT125),2,Type=RSL,OCLA,OCLA_OCLA0_DAT125_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT125_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT125_HELP,

(OCLA0_DAT126),2,Type=RSL,OCLA,OCLA_OCLA0_DAT126_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT126_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT126_HELP,

(OCLA0_DAT127),2,Type=RSL,OCLA,OCLA_OCLA0_DAT127_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT127_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT127_HELP,

(OCLA0_DAT128),2,Type=RSL,OCLA,OCLA_OCLA0_DAT128_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT128_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT128_HELP,

(OCLA0_DAT129),2,Type=RSL,OCLA,OCLA_OCLA0_DAT129_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT129_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT129_HELP,

(OCLA0_DAT130),2,Type=RSL,OCLA,OCLA_OCLA0_DAT130_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT130_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT130_HELP,

(OCLA0_DAT131),2,Type=RSL,OCLA,OCLA_OCLA0_DAT131_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT131_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT131_HELP,

(OCLA0_DAT132),2,Type=RSL,OCLA,OCLA_OCLA0_DAT132_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT132_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT132_HELP,

(OCLA0_DAT133),2,Type=RSL,OCLA,OCLA_OCLA0_DAT133_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT133_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT133_HELP,

(OCLA0_DAT134),2,Type=RSL,OCLA,OCLA_OCLA0_DAT134_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT134_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT134_HELP,

(OCLA0_DAT135),2,Type=RSL,OCLA,OCLA_OCLA0_DAT135_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT135_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT135_HELP,

(OCLA0_DAT136),2,Type=RSL,OCLA,OCLA_OCLA0_DAT136_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT136_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT136_HELP,

(OCLA0_DAT137),2,Type=RSL,OCLA,OCLA_OCLA0_DAT137_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT137_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT137_HELP,

(OCLA0_DAT138),2,Type=RSL,OCLA,OCLA_OCLA0_DAT138_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT138_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT138_HELP,

(OCLA0_DAT139),2,Type=RSL,OCLA,OCLA_OCLA0_DAT139_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT139_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT139_HELP,

(OCLA0_DAT140),2,Type=RSL,OCLA,OCLA_OCLA0_DAT140_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT140_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT140_HELP,

(OCLA0_DAT141),2,Type=RSL,OCLA,OCLA_OCLA0_DAT141_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT141_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT141_HELP,

(OCLA0_DAT142),2,Type=RSL,OCLA,OCLA_OCLA0_DAT142_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT142_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT142_HELP,

(OCLA0_DAT143),2,Type=RSL,OCLA,OCLA_OCLA0_DAT143_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT143_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT143_HELP,

(OCLA0_DAT144),2,Type=RSL,OCLA,OCLA_OCLA0_DAT144_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT144_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT144_HELP,

(OCLA0_DAT145),2,Type=RSL,OCLA,OCLA_OCLA0_DAT145_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT145_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT145_HELP,

(OCLA0_DAT146),2,Type=RSL,OCLA,OCLA_OCLA0_DAT146_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT146_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT146_HELP,

(OCLA0_DAT147),2,Type=RSL,OCLA,OCLA_OCLA0_DAT147_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT147_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT147_HELP,

(OCLA0_DAT148),2,Type=RSL,OCLA,OCLA_OCLA0_DAT148_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT148_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT148_HELP,

(OCLA0_DAT149),2,Type=RSL,OCLA,OCLA_OCLA0_DAT149_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT149_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT149_HELP,

(OCLA0_DAT150),2,Type=RSL,OCLA,OCLA_OCLA0_DAT150_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT150_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT150_HELP,

(OCLA0_DAT151),2,Type=RSL,OCLA,OCLA_OCLA0_DAT151_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT151_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT151_HELP,

(OCLA0_DAT152),2,Type=RSL,OCLA,OCLA_OCLA0_DAT152_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT152_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT152_HELP,

(OCLA0_DAT153),2,Type=RSL,OCLA,OCLA_OCLA0_DAT153_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT153_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT153_HELP,

(OCLA0_DAT154),2,Type=RSL,OCLA,OCLA_OCLA0_DAT154_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT154_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT154_HELP,

(OCLA0_DAT155),2,Type=RSL,OCLA,OCLA_OCLA0_DAT155_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT155_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT155_HELP,

(OCLA0_DAT156),2,Type=RSL,OCLA,OCLA_OCLA0_DAT156_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT156_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT156_HELP,

(OCLA0_DAT157),2,Type=RSL,OCLA,OCLA_OCLA0_DAT157_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT157_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT157_HELP,

(OCLA0_DAT158),2,Type=RSL,OCLA,OCLA_OCLA0_DAT158_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT158_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT158_HELP,

(OCLA0_DAT159),2,Type=RSL,OCLA,OCLA_OCLA0_DAT159_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT159_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT159_HELP,

(OCLA0_DAT160),2,Type=RSL,OCLA,OCLA_OCLA0_DAT160_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT160_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT160_HELP,

(OCLA0_DAT161),2,Type=RSL,OCLA,OCLA_OCLA0_DAT161_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT161_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT161_HELP,

(OCLA0_DAT162),2,Type=RSL,OCLA,OCLA_OCLA0_DAT162_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT162_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT162_HELP,

(OCLA0_DAT163),2,Type=RSL,OCLA,OCLA_OCLA0_DAT163_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT163_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT163_HELP,

(OCLA0_DAT164),2,Type=RSL,OCLA,OCLA_OCLA0_DAT164_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT164_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT164_HELP,

(OCLA0_DAT165),2,Type=RSL,OCLA,OCLA_OCLA0_DAT165_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT165_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT165_HELP,

(OCLA0_DAT166),2,Type=RSL,OCLA,OCLA_OCLA0_DAT166_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT166_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT166_HELP,

(OCLA0_DAT167),2,Type=RSL,OCLA,OCLA_OCLA0_DAT167_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT167_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT167_HELP,

(OCLA0_DAT168),2,Type=RSL,OCLA,OCLA_OCLA0_DAT168_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT168_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT168_HELP,

(OCLA0_DAT169),2,Type=RSL,OCLA,OCLA_OCLA0_DAT169_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT169_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT169_HELP,

(OCLA0_DAT170),2,Type=RSL,OCLA,OCLA_OCLA0_DAT170_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT170_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT170_HELP,

(OCLA0_DAT171),2,Type=RSL,OCLA,OCLA_OCLA0_DAT171_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT171_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT171_HELP,

(OCLA0_DAT172),2,Type=RSL,OCLA,OCLA_OCLA0_DAT172_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT172_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT172_HELP,

(OCLA0_DAT173),2,Type=RSL,OCLA,OCLA_OCLA0_DAT173_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT173_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT173_HELP,

(OCLA0_DAT174),2,Type=RSL,OCLA,OCLA_OCLA0_DAT174_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT174_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT174_HELP,

(OCLA0_DAT175),2,Type=RSL,OCLA,OCLA_OCLA0_DAT175_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT175_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT175_HELP,

(OCLA0_DAT176),2,Type=RSL,OCLA,OCLA_OCLA0_DAT176_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT176_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT176_HELP,

(OCLA0_DAT177),2,Type=RSL,OCLA,OCLA_OCLA0_DAT177_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT177_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT177_HELP,

(OCLA0_DAT178),2,Type=RSL,OCLA,OCLA_OCLA0_DAT178_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT178_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT178_HELP,

(OCLA0_DAT179),2,Type=RSL,OCLA,OCLA_OCLA0_DAT179_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT179_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT179_HELP,

(OCLA0_DAT180),2,Type=RSL,OCLA,OCLA_OCLA0_DAT180_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT180_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT180_HELP,

(OCLA0_DAT181),2,Type=RSL,OCLA,OCLA_OCLA0_DAT181_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT181_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT181_HELP,

(OCLA0_DAT182),2,Type=RSL,OCLA,OCLA_OCLA0_DAT182_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT182_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT182_HELP,

(OCLA0_DAT183),2,Type=RSL,OCLA,OCLA_OCLA0_DAT183_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT183_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT183_HELP,

(OCLA0_DAT184),2,Type=RSL,OCLA,OCLA_OCLA0_DAT184_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT184_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT184_HELP,

(OCLA0_DAT185),2,Type=RSL,OCLA,OCLA_OCLA0_DAT185_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT185_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT185_HELP,

(OCLA0_DAT186),2,Type=RSL,OCLA,OCLA_OCLA0_DAT186_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT186_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT186_HELP,

(OCLA0_DAT187),2,Type=RSL,OCLA,OCLA_OCLA0_DAT187_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT187_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT187_HELP,

(OCLA0_DAT188),2,Type=RSL,OCLA,OCLA_OCLA0_DAT188_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT188_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT188_HELP,

(OCLA0_DAT189),2,Type=RSL,OCLA,OCLA_OCLA0_DAT189_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT189_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT189_HELP,

(OCLA0_DAT190),2,Type=RSL,OCLA,OCLA_OCLA0_DAT190_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT190_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT190_HELP,

(OCLA0_DAT191),2,Type=RSL,OCLA,OCLA_OCLA0_DAT191_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT191_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT191_HELP,

(OCLA0_DAT192),2,Type=RSL,OCLA,OCLA_OCLA0_DAT192_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT192_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT192_HELP,

(OCLA0_DAT193),2,Type=RSL,OCLA,OCLA_OCLA0_DAT193_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT193_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT193_HELP,

(OCLA0_DAT194),2,Type=RSL,OCLA,OCLA_OCLA0_DAT194_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT194_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT194_HELP,

(OCLA0_DAT195),2,Type=RSL,OCLA,OCLA_OCLA0_DAT195_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT195_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT195_HELP,

(OCLA0_DAT196),2,Type=RSL,OCLA,OCLA_OCLA0_DAT196_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT196_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT196_HELP,

(OCLA0_DAT197),2,Type=RSL,OCLA,OCLA_OCLA0_DAT197_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT197_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT197_HELP,

(OCLA0_DAT198),2,Type=RSL,OCLA,OCLA_OCLA0_DAT198_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT198_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT198_HELP,

(OCLA0_DAT199),2,Type=RSL,OCLA,OCLA_OCLA0_DAT199_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT199_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT199_HELP,

(OCLA0_DAT200),2,Type=RSL,OCLA,OCLA_OCLA0_DAT200_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT200_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT200_HELP,

(OCLA0_DAT201),2,Type=RSL,OCLA,OCLA_OCLA0_DAT201_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT201_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT201_HELP,

(OCLA0_DAT202),2,Type=RSL,OCLA,OCLA_OCLA0_DAT202_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT202_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT202_HELP,

(OCLA0_DAT203),2,Type=RSL,OCLA,OCLA_OCLA0_DAT203_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT203_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT203_HELP,

(OCLA0_DAT204),2,Type=RSL,OCLA,OCLA_OCLA0_DAT204_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT204_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT204_HELP,

(OCLA0_DAT205),2,Type=RSL,OCLA,OCLA_OCLA0_DAT205_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT205_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT205_HELP,

(OCLA0_DAT206),2,Type=RSL,OCLA,OCLA_OCLA0_DAT206_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT206_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT206_HELP,

(OCLA0_DAT207),2,Type=RSL,OCLA,OCLA_OCLA0_DAT207_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT207_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT207_HELP,

(OCLA0_DAT208),2,Type=RSL,OCLA,OCLA_OCLA0_DAT208_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT208_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT208_HELP,

(OCLA0_DAT209),2,Type=RSL,OCLA,OCLA_OCLA0_DAT209_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT209_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT209_HELP,

(OCLA0_DAT210),2,Type=RSL,OCLA,OCLA_OCLA0_DAT210_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT210_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT210_HELP,

(OCLA0_DAT211),2,Type=RSL,OCLA,OCLA_OCLA0_DAT211_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT211_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT211_HELP,

(OCLA0_DAT212),2,Type=RSL,OCLA,OCLA_OCLA0_DAT212_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT212_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT212_HELP,

(OCLA0_DAT213),2,Type=RSL,OCLA,OCLA_OCLA0_DAT213_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT213_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT213_HELP,

(OCLA0_DAT214),2,Type=RSL,OCLA,OCLA_OCLA0_DAT214_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT214_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT214_HELP,

(OCLA0_DAT215),2,Type=RSL,OCLA,OCLA_OCLA0_DAT215_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT215_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT215_HELP,

(OCLA0_DAT216),2,Type=RSL,OCLA,OCLA_OCLA0_DAT216_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT216_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT216_HELP,

(OCLA0_DAT217),2,Type=RSL,OCLA,OCLA_OCLA0_DAT217_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT217_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT217_HELP,

(OCLA0_DAT218),2,Type=RSL,OCLA,OCLA_OCLA0_DAT218_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT218_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT218_HELP,

(OCLA0_DAT219),2,Type=RSL,OCLA,OCLA_OCLA0_DAT219_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT219_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT219_HELP,

(OCLA0_DAT220),2,Type=RSL,OCLA,OCLA_OCLA0_DAT220_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT220_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT220_HELP,

(OCLA0_DAT221),2,Type=RSL,OCLA,OCLA_OCLA0_DAT221_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT221_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT221_HELP,

(OCLA0_DAT222),2,Type=RSL,OCLA,OCLA_OCLA0_DAT222_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT222_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT222_HELP,

(OCLA0_DAT223),2,Type=RSL,OCLA,OCLA_OCLA0_DAT223_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT223_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT223_HELP,

(OCLA0_DAT224),2,Type=RSL,OCLA,OCLA_OCLA0_DAT224_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT224_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT224_HELP,

(OCLA0_DAT225),2,Type=RSL,OCLA,OCLA_OCLA0_DAT225_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT225_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT225_HELP,

(OCLA0_DAT226),2,Type=RSL,OCLA,OCLA_OCLA0_DAT226_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT226_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT226_HELP,

(OCLA0_DAT227),2,Type=RSL,OCLA,OCLA_OCLA0_DAT227_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT227_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT227_HELP,

(OCLA0_DAT228),2,Type=RSL,OCLA,OCLA_OCLA0_DAT228_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT228_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT228_HELP,

(OCLA0_DAT229),2,Type=RSL,OCLA,OCLA_OCLA0_DAT229_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT229_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT229_HELP,

(OCLA0_DAT230),2,Type=RSL,OCLA,OCLA_OCLA0_DAT230_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT230_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT230_HELP,

(OCLA0_DAT231),2,Type=RSL,OCLA,OCLA_OCLA0_DAT231_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT231_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT231_HELP,

(OCLA0_DAT232),2,Type=RSL,OCLA,OCLA_OCLA0_DAT232_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT232_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT232_HELP,

(OCLA0_DAT233),2,Type=RSL,OCLA,OCLA_OCLA0_DAT233_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT233_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT233_HELP,

(OCLA0_DAT234),2,Type=RSL,OCLA,OCLA_OCLA0_DAT234_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT234_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT234_HELP,

(OCLA0_DAT235),2,Type=RSL,OCLA,OCLA_OCLA0_DAT235_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT235_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT235_HELP,

(OCLA0_DAT236),2,Type=RSL,OCLA,OCLA_OCLA0_DAT236_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT236_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT236_HELP,

(OCLA0_DAT237),2,Type=RSL,OCLA,OCLA_OCLA0_DAT237_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT237_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT237_HELP,

(OCLA0_DAT238),2,Type=RSL,OCLA,OCLA_OCLA0_DAT238_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT238_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT238_HELP,

(OCLA0_DAT239),2,Type=RSL,OCLA,OCLA_OCLA0_DAT239_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT239_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT239_HELP,

(OCLA0_DAT240),2,Type=RSL,OCLA,OCLA_OCLA0_DAT240_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT240_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT240_HELP,

(OCLA0_DAT241),2,Type=RSL,OCLA,OCLA_OCLA0_DAT241_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT241_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT241_HELP,

(OCLA0_DAT242),2,Type=RSL,OCLA,OCLA_OCLA0_DAT242_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT242_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT242_HELP,

(OCLA0_DAT243),2,Type=RSL,OCLA,OCLA_OCLA0_DAT243_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT243_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT243_HELP,

(OCLA0_DAT244),2,Type=RSL,OCLA,OCLA_OCLA0_DAT244_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT244_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT244_HELP,

(OCLA0_DAT245),2,Type=RSL,OCLA,OCLA_OCLA0_DAT245_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT245_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT245_HELP,

(OCLA0_DAT246),2,Type=RSL,OCLA,OCLA_OCLA0_DAT246_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT246_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT246_HELP,

(OCLA0_DAT247),2,Type=RSL,OCLA,OCLA_OCLA0_DAT247_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT247_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT247_HELP,

(OCLA0_DAT248),2,Type=RSL,OCLA,OCLA_OCLA0_DAT248_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT248_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT248_HELP,

(OCLA0_DAT249),2,Type=RSL,OCLA,OCLA_OCLA0_DAT249_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT249_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT249_HELP,

(OCLA0_DAT250),2,Type=RSL,OCLA,OCLA_OCLA0_DAT250_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT250_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT250_HELP,

(OCLA0_DAT251),2,Type=RSL,OCLA,OCLA_OCLA0_DAT251_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT251_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT251_HELP,

(OCLA0_DAT252),2,Type=RSL,OCLA,OCLA_OCLA0_DAT252_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT252_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT252_HELP,

(OCLA0_DAT253),2,Type=RSL,OCLA,OCLA_OCLA0_DAT253_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT253_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT253_HELP,

(OCLA0_DAT254),2,Type=RSL,OCLA,OCLA_OCLA0_DAT254_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT254_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT254_HELP,

(OCLA0_DAT255),2,Type=RSL,OCLA,OCLA_OCLA0_DAT255_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT255_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT255_HELP,

(OCLA0_DAT256),2,Type=RSL,OCLA,OCLA_OCLA0_DAT256_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT256_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT256_HELP,

(OCLA0_DAT257),2,Type=RSL,OCLA,OCLA_OCLA0_DAT257_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT257_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT257_HELP,

(OCLA0_DAT258),2,Type=RSL,OCLA,OCLA_OCLA0_DAT258_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT258_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT258_HELP,

(OCLA0_DAT259),2,Type=RSL,OCLA,OCLA_OCLA0_DAT259_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT259_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT259_HELP,

(OCLA0_DAT260),2,Type=RSL,OCLA,OCLA_OCLA0_DAT260_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT260_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT260_HELP,

(OCLA0_DAT261),2,Type=RSL,OCLA,OCLA_OCLA0_DAT261_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT261_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT261_HELP,

(OCLA0_DAT262),2,Type=RSL,OCLA,OCLA_OCLA0_DAT262_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT262_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT262_HELP,

(OCLA0_DAT263),2,Type=RSL,OCLA,OCLA_OCLA0_DAT263_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT263_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT263_HELP,

(OCLA0_DAT264),2,Type=RSL,OCLA,OCLA_OCLA0_DAT264_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT264_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT264_HELP,

(OCLA0_DAT265),2,Type=RSL,OCLA,OCLA_OCLA0_DAT265_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT265_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT265_HELP,

(OCLA0_DAT266),2,Type=RSL,OCLA,OCLA_OCLA0_DAT266_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT266_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT266_HELP,

(OCLA0_DAT267),2,Type=RSL,OCLA,OCLA_OCLA0_DAT267_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT267_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT267_HELP,

(OCLA0_DAT268),2,Type=RSL,OCLA,OCLA_OCLA0_DAT268_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT268_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT268_HELP,

(OCLA0_DAT269),2,Type=RSL,OCLA,OCLA_OCLA0_DAT269_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT269_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT269_HELP,

(OCLA0_DAT270),2,Type=RSL,OCLA,OCLA_OCLA0_DAT270_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT270_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT270_HELP,

(OCLA0_DAT271),2,Type=RSL,OCLA,OCLA_OCLA0_DAT271_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT271_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT271_HELP,

(OCLA0_DAT272),2,Type=RSL,OCLA,OCLA_OCLA0_DAT272_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT272_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT272_HELP,

(OCLA0_DAT273),2,Type=RSL,OCLA,OCLA_OCLA0_DAT273_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT273_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT273_HELP,

(OCLA0_DAT274),2,Type=RSL,OCLA,OCLA_OCLA0_DAT274_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT274_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT274_HELP,

(OCLA0_DAT275),2,Type=RSL,OCLA,OCLA_OCLA0_DAT275_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT275_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT275_HELP,

(OCLA0_DAT276),2,Type=RSL,OCLA,OCLA_OCLA0_DAT276_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT276_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT276_HELP,

(OCLA0_DAT277),2,Type=RSL,OCLA,OCLA_OCLA0_DAT277_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT277_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT277_HELP,

(OCLA0_DAT278),2,Type=RSL,OCLA,OCLA_OCLA0_DAT278_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT278_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT278_HELP,

(OCLA0_DAT279),2,Type=RSL,OCLA,OCLA_OCLA0_DAT279_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT279_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT279_HELP,

(OCLA0_DAT280),2,Type=RSL,OCLA,OCLA_OCLA0_DAT280_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT280_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT280_HELP,

(OCLA0_DAT281),2,Type=RSL,OCLA,OCLA_OCLA0_DAT281_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT281_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT281_HELP,

(OCLA0_DAT282),2,Type=RSL,OCLA,OCLA_OCLA0_DAT282_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT282_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT282_HELP,

(OCLA0_DAT283),2,Type=RSL,OCLA,OCLA_OCLA0_DAT283_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT283_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT283_HELP,

(OCLA0_DAT284),2,Type=RSL,OCLA,OCLA_OCLA0_DAT284_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT284_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT284_HELP,

(OCLA0_DAT285),2,Type=RSL,OCLA,OCLA_OCLA0_DAT285_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT285_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT285_HELP,

(OCLA0_DAT286),2,Type=RSL,OCLA,OCLA_OCLA0_DAT286_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT286_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT286_HELP,

(OCLA0_DAT287),2,Type=RSL,OCLA,OCLA_OCLA0_DAT287_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT287_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT287_HELP,

(OCLA0_DAT288),2,Type=RSL,OCLA,OCLA_OCLA0_DAT288_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT288_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT288_HELP,

(OCLA0_DAT289),2,Type=RSL,OCLA,OCLA_OCLA0_DAT289_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT289_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT289_HELP,

(OCLA0_DAT290),2,Type=RSL,OCLA,OCLA_OCLA0_DAT290_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT290_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT290_HELP,

(OCLA0_DAT291),2,Type=RSL,OCLA,OCLA_OCLA0_DAT291_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT291_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT291_HELP,

(OCLA0_DAT292),2,Type=RSL,OCLA,OCLA_OCLA0_DAT292_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT292_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT292_HELP,

(OCLA0_DAT293),2,Type=RSL,OCLA,OCLA_OCLA0_DAT293_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT293_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT293_HELP,

(OCLA0_DAT294),2,Type=RSL,OCLA,OCLA_OCLA0_DAT294_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT294_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT294_HELP,

(OCLA0_DAT295),2,Type=RSL,OCLA,OCLA_OCLA0_DAT295_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT295_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT295_HELP,

(OCLA0_DAT296),2,Type=RSL,OCLA,OCLA_OCLA0_DAT296_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT296_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT296_HELP,

(OCLA0_DAT297),2,Type=RSL,OCLA,OCLA_OCLA0_DAT297_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT297_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT297_HELP,

(OCLA0_DAT298),2,Type=RSL,OCLA,OCLA_OCLA0_DAT298_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT298_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT298_HELP,

(OCLA0_DAT299),2,Type=RSL,OCLA,OCLA_OCLA0_DAT299_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT299_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT299_HELP,

(OCLA0_DAT300),2,Type=RSL,OCLA,OCLA_OCLA0_DAT300_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT300_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT300_HELP,

(OCLA0_DAT301),2,Type=RSL,OCLA,OCLA_OCLA0_DAT301_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT301_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT301_HELP,

(OCLA0_DAT302),2,Type=RSL,OCLA,OCLA_OCLA0_DAT302_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT302_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT302_HELP,

(OCLA0_DAT303),2,Type=RSL,OCLA,OCLA_OCLA0_DAT303_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT303_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT303_HELP,

(OCLA0_DAT304),2,Type=RSL,OCLA,OCLA_OCLA0_DAT304_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT304_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT304_HELP,

(OCLA0_DAT305),2,Type=RSL,OCLA,OCLA_OCLA0_DAT305_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT305_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT305_HELP,

(OCLA0_DAT306),2,Type=RSL,OCLA,OCLA_OCLA0_DAT306_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT306_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT306_HELP,

(OCLA0_DAT307),2,Type=RSL,OCLA,OCLA_OCLA0_DAT307_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT307_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT307_HELP,

(OCLA0_DAT308),2,Type=RSL,OCLA,OCLA_OCLA0_DAT308_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT308_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT308_HELP,

(OCLA0_DAT309),2,Type=RSL,OCLA,OCLA_OCLA0_DAT309_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT309_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT309_HELP,

(OCLA0_DAT310),2,Type=RSL,OCLA,OCLA_OCLA0_DAT310_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT310_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT310_HELP,

(OCLA0_DAT311),2,Type=RSL,OCLA,OCLA_OCLA0_DAT311_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT311_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT311_HELP,

(OCLA0_DAT312),2,Type=RSL,OCLA,OCLA_OCLA0_DAT312_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT312_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT312_HELP,

(OCLA0_DAT313),2,Type=RSL,OCLA,OCLA_OCLA0_DAT313_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT313_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT313_HELP,

(OCLA0_DAT314),2,Type=RSL,OCLA,OCLA_OCLA0_DAT314_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT314_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT314_HELP,

(OCLA0_DAT315),2,Type=RSL,OCLA,OCLA_OCLA0_DAT315_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT315_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT315_HELP,

(OCLA0_DAT316),2,Type=RSL,OCLA,OCLA_OCLA0_DAT316_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT316_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT316_HELP,

(OCLA0_DAT317),2,Type=RSL,OCLA,OCLA_OCLA0_DAT317_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT317_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT317_HELP,

(OCLA0_DAT318),2,Type=RSL,OCLA,OCLA_OCLA0_DAT318_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT318_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT318_HELP,

(OCLA0_DAT319),2,Type=RSL,OCLA,OCLA_OCLA0_DAT319_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT319_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT319_HELP,

(OCLA0_DAT320),2,Type=RSL,OCLA,OCLA_OCLA0_DAT320_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT320_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT320_HELP,

(OCLA0_DAT321),2,Type=RSL,OCLA,OCLA_OCLA0_DAT321_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT321_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT321_HELP,

(OCLA0_DAT322),2,Type=RSL,OCLA,OCLA_OCLA0_DAT322_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT322_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT322_HELP,

(OCLA0_DAT323),2,Type=RSL,OCLA,OCLA_OCLA0_DAT323_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT323_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT323_HELP,

(OCLA0_DAT324),2,Type=RSL,OCLA,OCLA_OCLA0_DAT324_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT324_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT324_HELP,

(OCLA0_DAT325),2,Type=RSL,OCLA,OCLA_OCLA0_DAT325_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT325_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT325_HELP,

(OCLA0_DAT326),2,Type=RSL,OCLA,OCLA_OCLA0_DAT326_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT326_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT326_HELP,

(OCLA0_DAT327),2,Type=RSL,OCLA,OCLA_OCLA0_DAT327_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT327_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT327_HELP,

(OCLA0_DAT328),2,Type=RSL,OCLA,OCLA_OCLA0_DAT328_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT328_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT328_HELP,

(OCLA0_DAT329),2,Type=RSL,OCLA,OCLA_OCLA0_DAT329_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT329_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT329_HELP,

(OCLA0_DAT330),2,Type=RSL,OCLA,OCLA_OCLA0_DAT330_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT330_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT330_HELP,

(OCLA0_DAT331),2,Type=RSL,OCLA,OCLA_OCLA0_DAT331_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT331_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT331_HELP,

(OCLA0_DAT332),2,Type=RSL,OCLA,OCLA_OCLA0_DAT332_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT332_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT332_HELP,

(OCLA0_DAT333),2,Type=RSL,OCLA,OCLA_OCLA0_DAT333_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT333_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT333_HELP,

(OCLA0_DAT334),2,Type=RSL,OCLA,OCLA_OCLA0_DAT334_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT334_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT334_HELP,

(OCLA0_DAT335),2,Type=RSL,OCLA,OCLA_OCLA0_DAT335_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT335_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT335_HELP,

(OCLA0_DAT336),2,Type=RSL,OCLA,OCLA_OCLA0_DAT336_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT336_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT336_HELP,

(OCLA0_DAT337),2,Type=RSL,OCLA,OCLA_OCLA0_DAT337_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT337_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT337_HELP,

(OCLA0_DAT338),2,Type=RSL,OCLA,OCLA_OCLA0_DAT338_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT338_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT338_HELP,

(OCLA0_DAT339),2,Type=RSL,OCLA,OCLA_OCLA0_DAT339_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT339_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT339_HELP,

(OCLA0_DAT340),2,Type=RSL,OCLA,OCLA_OCLA0_DAT340_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT340_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT340_HELP,

(OCLA0_DAT341),2,Type=RSL,OCLA,OCLA_OCLA0_DAT341_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT341_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT341_HELP,

(OCLA0_DAT342),2,Type=RSL,OCLA,OCLA_OCLA0_DAT342_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT342_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT342_HELP,

(OCLA0_DAT343),2,Type=RSL,OCLA,OCLA_OCLA0_DAT343_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT343_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT343_HELP,

(OCLA0_DAT344),2,Type=RSL,OCLA,OCLA_OCLA0_DAT344_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT344_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT344_HELP,

(OCLA0_DAT345),2,Type=RSL,OCLA,OCLA_OCLA0_DAT345_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT345_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT345_HELP,

(OCLA0_DAT346),2,Type=RSL,OCLA,OCLA_OCLA0_DAT346_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT346_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT346_HELP,

(OCLA0_DAT347),2,Type=RSL,OCLA,OCLA_OCLA0_DAT347_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT347_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT347_HELP,

(OCLA0_DAT348),2,Type=RSL,OCLA,OCLA_OCLA0_DAT348_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT348_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT348_HELP,

(OCLA0_DAT349),2,Type=RSL,OCLA,OCLA_OCLA0_DAT349_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT349_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT349_HELP,

(OCLA0_DAT350),2,Type=RSL,OCLA,OCLA_OCLA0_DAT350_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT350_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT350_HELP,

(OCLA0_DAT351),2,Type=RSL,OCLA,OCLA_OCLA0_DAT351_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT351_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT351_HELP,

(OCLA0_DAT352),2,Type=RSL,OCLA,OCLA_OCLA0_DAT352_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT352_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT352_HELP,

(OCLA0_DAT353),2,Type=RSL,OCLA,OCLA_OCLA0_DAT353_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT353_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT353_HELP,

(OCLA0_DAT354),2,Type=RSL,OCLA,OCLA_OCLA0_DAT354_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT354_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT354_HELP,

(OCLA0_DAT355),2,Type=RSL,OCLA,OCLA_OCLA0_DAT355_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT355_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT355_HELP,

(OCLA0_DAT356),2,Type=RSL,OCLA,OCLA_OCLA0_DAT356_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT356_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT356_HELP,

(OCLA0_DAT357),2,Type=RSL,OCLA,OCLA_OCLA0_DAT357_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT357_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT357_HELP,

(OCLA0_DAT358),2,Type=RSL,OCLA,OCLA_OCLA0_DAT358_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT358_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT358_HELP,

(OCLA0_DAT359),2,Type=RSL,OCLA,OCLA_OCLA0_DAT359_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT359_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT359_HELP,

(OCLA0_DAT360),2,Type=RSL,OCLA,OCLA_OCLA0_DAT360_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT360_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT360_HELP,

(OCLA0_DAT361),2,Type=RSL,OCLA,OCLA_OCLA0_DAT361_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT361_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT361_HELP,

(OCLA0_DAT362),2,Type=RSL,OCLA,OCLA_OCLA0_DAT362_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT362_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT362_HELP,

(OCLA0_DAT363),2,Type=RSL,OCLA,OCLA_OCLA0_DAT363_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT363_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT363_HELP,

(OCLA0_DAT364),2,Type=RSL,OCLA,OCLA_OCLA0_DAT364_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT364_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT364_HELP,

(OCLA0_DAT365),2,Type=RSL,OCLA,OCLA_OCLA0_DAT365_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT365_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT365_HELP,

(OCLA0_DAT366),2,Type=RSL,OCLA,OCLA_OCLA0_DAT366_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT366_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT366_HELP,

(OCLA0_DAT367),2,Type=RSL,OCLA,OCLA_OCLA0_DAT367_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT367_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT367_HELP,

(OCLA0_DAT368),2,Type=RSL,OCLA,OCLA_OCLA0_DAT368_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT368_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT368_HELP,

(OCLA0_DAT369),2,Type=RSL,OCLA,OCLA_OCLA0_DAT369_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT369_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT369_HELP,

(OCLA0_DAT370),2,Type=RSL,OCLA,OCLA_OCLA0_DAT370_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT370_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT370_HELP,

(OCLA0_DAT371),2,Type=RSL,OCLA,OCLA_OCLA0_DAT371_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT371_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT371_HELP,

(OCLA0_DAT372),2,Type=RSL,OCLA,OCLA_OCLA0_DAT372_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT372_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT372_HELP,

(OCLA0_DAT373),2,Type=RSL,OCLA,OCLA_OCLA0_DAT373_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT373_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT373_HELP,

(OCLA0_DAT374),2,Type=RSL,OCLA,OCLA_OCLA0_DAT374_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT374_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT374_HELP,

(OCLA0_DAT375),2,Type=RSL,OCLA,OCLA_OCLA0_DAT375_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT375_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT375_HELP,

(OCLA0_DAT376),2,Type=RSL,OCLA,OCLA_OCLA0_DAT376_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT376_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT376_HELP,

(OCLA0_DAT377),2,Type=RSL,OCLA,OCLA_OCLA0_DAT377_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT377_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT377_HELP,

(OCLA0_DAT378),2,Type=RSL,OCLA,OCLA_OCLA0_DAT378_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT378_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT378_HELP,

(OCLA0_DAT379),2,Type=RSL,OCLA,OCLA_OCLA0_DAT379_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT379_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT379_HELP,

(OCLA0_DAT380),2,Type=RSL,OCLA,OCLA_OCLA0_DAT380_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT380_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT380_HELP,

(OCLA0_DAT381),2,Type=RSL,OCLA,OCLA_OCLA0_DAT381_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT381_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT381_HELP,

(OCLA0_DAT382),2,Type=RSL,OCLA,OCLA_OCLA0_DAT382_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT382_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT382_HELP,

(OCLA0_DAT383),2,Type=RSL,OCLA,OCLA_OCLA0_DAT383_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT383_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT383_HELP,

(OCLA0_DAT384),2,Type=RSL,OCLA,OCLA_OCLA0_DAT384_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT384_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT384_HELP,

(OCLA0_DAT385),2,Type=RSL,OCLA,OCLA_OCLA0_DAT385_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT385_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT385_HELP,

(OCLA0_DAT386),2,Type=RSL,OCLA,OCLA_OCLA0_DAT386_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT386_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT386_HELP,

(OCLA0_DAT387),2,Type=RSL,OCLA,OCLA_OCLA0_DAT387_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT387_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT387_HELP,

(OCLA0_DAT388),2,Type=RSL,OCLA,OCLA_OCLA0_DAT388_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT388_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT388_HELP,

(OCLA0_DAT389),2,Type=RSL,OCLA,OCLA_OCLA0_DAT389_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT389_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT389_HELP,

(OCLA0_DAT390),2,Type=RSL,OCLA,OCLA_OCLA0_DAT390_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT390_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT390_HELP,

(OCLA0_DAT391),2,Type=RSL,OCLA,OCLA_OCLA0_DAT391_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT391_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT391_HELP,

(OCLA0_DAT392),2,Type=RSL,OCLA,OCLA_OCLA0_DAT392_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT392_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT392_HELP,

(OCLA0_DAT393),2,Type=RSL,OCLA,OCLA_OCLA0_DAT393_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT393_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT393_HELP,

(OCLA0_DAT394),2,Type=RSL,OCLA,OCLA_OCLA0_DAT394_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT394_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT394_HELP,

(OCLA0_DAT395),2,Type=RSL,OCLA,OCLA_OCLA0_DAT395_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT395_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT395_HELP,

(OCLA0_DAT396),2,Type=RSL,OCLA,OCLA_OCLA0_DAT396_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT396_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT396_HELP,

(OCLA0_DAT397),2,Type=RSL,OCLA,OCLA_OCLA0_DAT397_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT397_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT397_HELP,

(OCLA0_DAT398),2,Type=RSL,OCLA,OCLA_OCLA0_DAT398_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT398_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT398_HELP,

(OCLA0_DAT399),2,Type=RSL,OCLA,OCLA_OCLA0_DAT399_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT399_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT399_HELP,

(OCLA0_DAT400),2,Type=RSL,OCLA,OCLA_OCLA0_DAT400_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT400_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT400_HELP,

(OCLA0_DAT401),2,Type=RSL,OCLA,OCLA_OCLA0_DAT401_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT401_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT401_HELP,

(OCLA0_DAT402),2,Type=RSL,OCLA,OCLA_OCLA0_DAT402_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT402_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT402_HELP,

(OCLA0_DAT403),2,Type=RSL,OCLA,OCLA_OCLA0_DAT403_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT403_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT403_HELP,

(OCLA0_DAT404),2,Type=RSL,OCLA,OCLA_OCLA0_DAT404_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT404_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT404_HELP,

(OCLA0_DAT405),2,Type=RSL,OCLA,OCLA_OCLA0_DAT405_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT405_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT405_HELP,

(OCLA0_DAT406),2,Type=RSL,OCLA,OCLA_OCLA0_DAT406_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT406_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT406_HELP,

(OCLA0_DAT407),2,Type=RSL,OCLA,OCLA_OCLA0_DAT407_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT407_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT407_HELP,

(OCLA0_DAT408),2,Type=RSL,OCLA,OCLA_OCLA0_DAT408_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT408_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT408_HELP,

(OCLA0_DAT409),2,Type=RSL,OCLA,OCLA_OCLA0_DAT409_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT409_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT409_HELP,

(OCLA0_DAT410),2,Type=RSL,OCLA,OCLA_OCLA0_DAT410_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT410_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT410_HELP,

(OCLA0_DAT411),2,Type=RSL,OCLA,OCLA_OCLA0_DAT411_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT411_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT411_HELP,

(OCLA0_DAT412),2,Type=RSL,OCLA,OCLA_OCLA0_DAT412_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT412_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT412_HELP,

(OCLA0_DAT413),2,Type=RSL,OCLA,OCLA_OCLA0_DAT413_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT413_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT413_HELP,

(OCLA0_DAT414),2,Type=RSL,OCLA,OCLA_OCLA0_DAT414_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT414_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT414_HELP,

(OCLA0_DAT415),2,Type=RSL,OCLA,OCLA_OCLA0_DAT415_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT415_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT415_HELP,

(OCLA0_DAT416),2,Type=RSL,OCLA,OCLA_OCLA0_DAT416_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT416_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT416_HELP,

(OCLA0_DAT417),2,Type=RSL,OCLA,OCLA_OCLA0_DAT417_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT417_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT417_HELP,

(OCLA0_DAT418),2,Type=RSL,OCLA,OCLA_OCLA0_DAT418_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT418_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT418_HELP,

(OCLA0_DAT419),2,Type=RSL,OCLA,OCLA_OCLA0_DAT419_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT419_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT419_HELP,

(OCLA0_DAT420),2,Type=RSL,OCLA,OCLA_OCLA0_DAT420_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT420_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT420_HELP,

(OCLA0_DAT421),2,Type=RSL,OCLA,OCLA_OCLA0_DAT421_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT421_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT421_HELP,

(OCLA0_DAT422),2,Type=RSL,OCLA,OCLA_OCLA0_DAT422_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT422_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT422_HELP,

(OCLA0_DAT423),2,Type=RSL,OCLA,OCLA_OCLA0_DAT423_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT423_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT423_HELP,

(OCLA0_DAT424),2,Type=RSL,OCLA,OCLA_OCLA0_DAT424_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT424_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT424_HELP,

(OCLA0_DAT425),2,Type=RSL,OCLA,OCLA_OCLA0_DAT425_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT425_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT425_HELP,

(OCLA0_DAT426),2,Type=RSL,OCLA,OCLA_OCLA0_DAT426_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT426_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT426_HELP,

(OCLA0_DAT427),2,Type=RSL,OCLA,OCLA_OCLA0_DAT427_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT427_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT427_HELP,

(OCLA0_DAT428),2,Type=RSL,OCLA,OCLA_OCLA0_DAT428_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT428_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT428_HELP,

(OCLA0_DAT429),2,Type=RSL,OCLA,OCLA_OCLA0_DAT429_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT429_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT429_HELP,

(OCLA0_DAT430),2,Type=RSL,OCLA,OCLA_OCLA0_DAT430_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT430_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT430_HELP,

(OCLA0_DAT431),2,Type=RSL,OCLA,OCLA_OCLA0_DAT431_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT431_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT431_HELP,

(OCLA0_DAT432),2,Type=RSL,OCLA,OCLA_OCLA0_DAT432_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT432_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT432_HELP,

(OCLA0_DAT433),2,Type=RSL,OCLA,OCLA_OCLA0_DAT433_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT433_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT433_HELP,

(OCLA0_DAT434),2,Type=RSL,OCLA,OCLA_OCLA0_DAT434_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT434_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT434_HELP,

(OCLA0_DAT435),2,Type=RSL,OCLA,OCLA_OCLA0_DAT435_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT435_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT435_HELP,

(OCLA0_DAT436),2,Type=RSL,OCLA,OCLA_OCLA0_DAT436_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT436_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT436_HELP,

(OCLA0_DAT437),2,Type=RSL,OCLA,OCLA_OCLA0_DAT437_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT437_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT437_HELP,

(OCLA0_DAT438),2,Type=RSL,OCLA,OCLA_OCLA0_DAT438_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT438_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT438_HELP,

(OCLA0_DAT439),2,Type=RSL,OCLA,OCLA_OCLA0_DAT439_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT439_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT439_HELP,

(OCLA0_DAT440),2,Type=RSL,OCLA,OCLA_OCLA0_DAT440_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT440_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT440_HELP,

(OCLA0_DAT441),2,Type=RSL,OCLA,OCLA_OCLA0_DAT441_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT441_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT441_HELP,

(OCLA0_DAT442),2,Type=RSL,OCLA,OCLA_OCLA0_DAT442_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT442_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT442_HELP,

(OCLA0_DAT443),2,Type=RSL,OCLA,OCLA_OCLA0_DAT443_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT443_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT443_HELP,

(OCLA0_DAT444),2,Type=RSL,OCLA,OCLA_OCLA0_DAT444_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT444_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT444_HELP,

(OCLA0_DAT445),2,Type=RSL,OCLA,OCLA_OCLA0_DAT445_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT445_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT445_HELP,

(OCLA0_DAT446),2,Type=RSL,OCLA,OCLA_OCLA0_DAT446_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT446_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT446_HELP,

(OCLA0_DAT447),2,Type=RSL,OCLA,OCLA_OCLA0_DAT447_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT447_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT447_HELP,

(OCLA0_DAT448),2,Type=RSL,OCLA,OCLA_OCLA0_DAT448_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT448_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT448_HELP,

(OCLA0_DAT449),2,Type=RSL,OCLA,OCLA_OCLA0_DAT449_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT449_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT449_HELP,

(OCLA0_DAT450),2,Type=RSL,OCLA,OCLA_OCLA0_DAT450_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT450_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT450_HELP,

(OCLA0_DAT451),2,Type=RSL,OCLA,OCLA_OCLA0_DAT451_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT451_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT451_HELP,

(OCLA0_DAT452),2,Type=RSL,OCLA,OCLA_OCLA0_DAT452_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT452_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT452_HELP,

(OCLA0_DAT453),2,Type=RSL,OCLA,OCLA_OCLA0_DAT453_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT453_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT453_HELP,

(OCLA0_DAT454),2,Type=RSL,OCLA,OCLA_OCLA0_DAT454_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT454_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT454_HELP,

(OCLA0_DAT455),2,Type=RSL,OCLA,OCLA_OCLA0_DAT455_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT455_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT455_HELP,

(OCLA0_DAT456),2,Type=RSL,OCLA,OCLA_OCLA0_DAT456_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT456_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT456_HELP,

(OCLA0_DAT457),2,Type=RSL,OCLA,OCLA_OCLA0_DAT457_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT457_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT457_HELP,

(OCLA0_DAT458),2,Type=RSL,OCLA,OCLA_OCLA0_DAT458_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT458_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT458_HELP,

(OCLA0_DAT459),2,Type=RSL,OCLA,OCLA_OCLA0_DAT459_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT459_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT459_HELP,

(OCLA0_DAT460),2,Type=RSL,OCLA,OCLA_OCLA0_DAT460_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT460_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT460_HELP,

(OCLA0_DAT461),2,Type=RSL,OCLA,OCLA_OCLA0_DAT461_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT461_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT461_HELP,

(OCLA0_DAT462),2,Type=RSL,OCLA,OCLA_OCLA0_DAT462_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT462_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT462_HELP,

(OCLA0_DAT463),2,Type=RSL,OCLA,OCLA_OCLA0_DAT463_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT463_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT463_HELP,

(OCLA0_DAT464),2,Type=RSL,OCLA,OCLA_OCLA0_DAT464_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT464_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT464_HELP,

(OCLA0_DAT465),2,Type=RSL,OCLA,OCLA_OCLA0_DAT465_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT465_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT465_HELP,

(OCLA0_DAT466),2,Type=RSL,OCLA,OCLA_OCLA0_DAT466_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT466_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT466_HELP,

(OCLA0_DAT467),2,Type=RSL,OCLA,OCLA_OCLA0_DAT467_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT467_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT467_HELP,

(OCLA0_DAT468),2,Type=RSL,OCLA,OCLA_OCLA0_DAT468_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT468_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT468_HELP,

(OCLA0_DAT469),2,Type=RSL,OCLA,OCLA_OCLA0_DAT469_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT469_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT469_HELP,

(OCLA0_DAT470),2,Type=RSL,OCLA,OCLA_OCLA0_DAT470_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT470_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT470_HELP,

(OCLA0_DAT471),2,Type=RSL,OCLA,OCLA_OCLA0_DAT471_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT471_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT471_HELP,

(OCLA0_DAT472),2,Type=RSL,OCLA,OCLA_OCLA0_DAT472_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT472_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT472_HELP,

(OCLA0_DAT473),2,Type=RSL,OCLA,OCLA_OCLA0_DAT473_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT473_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT473_HELP,

(OCLA0_DAT474),2,Type=RSL,OCLA,OCLA_OCLA0_DAT474_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT474_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT474_HELP,

(OCLA0_DAT475),2,Type=RSL,OCLA,OCLA_OCLA0_DAT475_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT475_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT475_HELP,

(OCLA0_DAT476),2,Type=RSL,OCLA,OCLA_OCLA0_DAT476_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT476_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT476_HELP,

(OCLA0_DAT477),2,Type=RSL,OCLA,OCLA_OCLA0_DAT477_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT477_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT477_HELP,

(OCLA0_DAT478),2,Type=RSL,OCLA,OCLA_OCLA0_DAT478_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT478_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT478_HELP,

(OCLA0_DAT479),2,Type=RSL,OCLA,OCLA_OCLA0_DAT479_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT479_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT479_HELP,

(OCLA0_DAT480),2,Type=RSL,OCLA,OCLA_OCLA0_DAT480_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT480_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT480_HELP,

(OCLA0_DAT481),2,Type=RSL,OCLA,OCLA_OCLA0_DAT481_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT481_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT481_HELP,

(OCLA0_DAT482),2,Type=RSL,OCLA,OCLA_OCLA0_DAT482_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT482_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT482_HELP,

(OCLA0_DAT483),2,Type=RSL,OCLA,OCLA_OCLA0_DAT483_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT483_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT483_HELP,

(OCLA0_DAT484),2,Type=RSL,OCLA,OCLA_OCLA0_DAT484_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT484_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT484_HELP,

(OCLA0_DAT485),2,Type=RSL,OCLA,OCLA_OCLA0_DAT485_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT485_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT485_HELP,

(OCLA0_DAT486),2,Type=RSL,OCLA,OCLA_OCLA0_DAT486_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT486_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT486_HELP,

(OCLA0_DAT487),2,Type=RSL,OCLA,OCLA_OCLA0_DAT487_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT487_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT487_HELP,

(OCLA0_DAT488),2,Type=RSL,OCLA,OCLA_OCLA0_DAT488_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT488_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT488_HELP,

(OCLA0_DAT489),2,Type=RSL,OCLA,OCLA_OCLA0_DAT489_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT489_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT489_HELP,

(OCLA0_DAT490),2,Type=RSL,OCLA,OCLA_OCLA0_DAT490_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT490_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT490_HELP,

(OCLA0_DAT491),2,Type=RSL,OCLA,OCLA_OCLA0_DAT491_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT491_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT491_HELP,

(OCLA0_DAT492),2,Type=RSL,OCLA,OCLA_OCLA0_DAT492_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT492_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT492_HELP,

(OCLA0_DAT493),2,Type=RSL,OCLA,OCLA_OCLA0_DAT493_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT493_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT493_HELP,

(OCLA0_DAT494),2,Type=RSL,OCLA,OCLA_OCLA0_DAT494_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT494_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT494_HELP,

(OCLA0_DAT495),2,Type=RSL,OCLA,OCLA_OCLA0_DAT495_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT495_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT495_HELP,

(OCLA0_DAT496),2,Type=RSL,OCLA,OCLA_OCLA0_DAT496_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT496_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT496_HELP,

(OCLA0_DAT497),2,Type=RSL,OCLA,OCLA_OCLA0_DAT497_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT497_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT497_HELP,

(OCLA0_DAT498),2,Type=RSL,OCLA,OCLA_OCLA0_DAT498_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT498_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT498_HELP,

(OCLA0_DAT499),2,Type=RSL,OCLA,OCLA_OCLA0_DAT499_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT499_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT499_HELP,

(OCLA0_DAT500),2,Type=RSL,OCLA,OCLA_OCLA0_DAT500_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT500_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT500_HELP,

(OCLA0_DAT501),2,Type=RSL,OCLA,OCLA_OCLA0_DAT501_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT501_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT501_HELP,

(OCLA0_DAT502),2,Type=RSL,OCLA,OCLA_OCLA0_DAT502_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT502_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT502_HELP,

(OCLA0_DAT503),2,Type=RSL,OCLA,OCLA_OCLA0_DAT503_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT503_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT503_HELP,

(OCLA0_DAT504),2,Type=RSL,OCLA,OCLA_OCLA0_DAT504_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT504_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT504_HELP,

(OCLA0_DAT505),2,Type=RSL,OCLA,OCLA_OCLA0_DAT505_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT505_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT505_HELP,

(OCLA0_DAT506),2,Type=RSL,OCLA,OCLA_OCLA0_DAT506_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT506_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT506_HELP,

(OCLA0_DAT507),2,Type=RSL,OCLA,OCLA_OCLA0_DAT507_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT507_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT507_HELP,

(OCLA0_DAT508),2,Type=RSL,OCLA,OCLA_OCLA0_DAT508_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT508_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT508_HELP,

(OCLA0_DAT509),2,Type=RSL,OCLA,OCLA_OCLA0_DAT509_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT509_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT509_HELP,

(OCLA0_DAT510),2,Type=RSL,OCLA,OCLA_OCLA0_DAT510_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT510_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT510_HELP,

(OCLA0_DAT511),2,Type=RSL,OCLA,OCLA_OCLA0_DAT511_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT511_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT511_HELP,

(OCLA0_DAT512),2,Type=RSL,OCLA,OCLA_OCLA0_DAT512_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT512_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT512_HELP,

(OCLA0_DAT513),2,Type=RSL,OCLA,OCLA_OCLA0_DAT513_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT513_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT513_HELP,

(OCLA0_DAT514),2,Type=RSL,OCLA,OCLA_OCLA0_DAT514_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT514_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT514_HELP,

(OCLA0_DAT515),2,Type=RSL,OCLA,OCLA_OCLA0_DAT515_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT515_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT515_HELP,

(OCLA0_DAT516),2,Type=RSL,OCLA,OCLA_OCLA0_DAT516_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT516_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT516_HELP,

(OCLA0_DAT517),2,Type=RSL,OCLA,OCLA_OCLA0_DAT517_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT517_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT517_HELP,

(OCLA0_DAT518),2,Type=RSL,OCLA,OCLA_OCLA0_DAT518_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT518_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT518_HELP,

(OCLA0_DAT519),2,Type=RSL,OCLA,OCLA_OCLA0_DAT519_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT519_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT519_HELP,

(OCLA0_DAT520),2,Type=RSL,OCLA,OCLA_OCLA0_DAT520_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT520_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT520_HELP,

(OCLA0_DAT521),2,Type=RSL,OCLA,OCLA_OCLA0_DAT521_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT521_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT521_HELP,

(OCLA0_DAT522),2,Type=RSL,OCLA,OCLA_OCLA0_DAT522_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT522_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT522_HELP,

(OCLA0_DAT523),2,Type=RSL,OCLA,OCLA_OCLA0_DAT523_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT523_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT523_HELP,

(OCLA0_DAT524),2,Type=RSL,OCLA,OCLA_OCLA0_DAT524_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT524_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT524_HELP,

(OCLA0_DAT525),2,Type=RSL,OCLA,OCLA_OCLA0_DAT525_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT525_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT525_HELP,

(OCLA0_DAT526),2,Type=RSL,OCLA,OCLA_OCLA0_DAT526_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT526_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT526_HELP,

(OCLA0_DAT527),2,Type=RSL,OCLA,OCLA_OCLA0_DAT527_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT527_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT527_HELP,

(OCLA0_DAT528),2,Type=RSL,OCLA,OCLA_OCLA0_DAT528_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT528_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT528_HELP,

(OCLA0_DAT529),2,Type=RSL,OCLA,OCLA_OCLA0_DAT529_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT529_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT529_HELP,

(OCLA0_DAT530),2,Type=RSL,OCLA,OCLA_OCLA0_DAT530_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT530_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT530_HELP,

(OCLA0_DAT531),2,Type=RSL,OCLA,OCLA_OCLA0_DAT531_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT531_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT531_HELP,

(OCLA0_DAT532),2,Type=RSL,OCLA,OCLA_OCLA0_DAT532_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT532_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT532_HELP,

(OCLA0_DAT533),2,Type=RSL,OCLA,OCLA_OCLA0_DAT533_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT533_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT533_HELP,

(OCLA0_DAT534),2,Type=RSL,OCLA,OCLA_OCLA0_DAT534_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT534_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT534_HELP,

(OCLA0_DAT535),2,Type=RSL,OCLA,OCLA_OCLA0_DAT535_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT535_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT535_HELP,

(OCLA0_DAT536),2,Type=RSL,OCLA,OCLA_OCLA0_DAT536_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT536_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT536_HELP,

(OCLA0_DAT537),2,Type=RSL,OCLA,OCLA_OCLA0_DAT537_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT537_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT537_HELP,

(OCLA0_DAT538),2,Type=RSL,OCLA,OCLA_OCLA0_DAT538_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT538_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT538_HELP,

(OCLA0_DAT539),2,Type=RSL,OCLA,OCLA_OCLA0_DAT539_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT539_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT539_HELP,

(OCLA0_DAT540),2,Type=RSL,OCLA,OCLA_OCLA0_DAT540_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT540_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT540_HELP,

(OCLA0_DAT541),2,Type=RSL,OCLA,OCLA_OCLA0_DAT541_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT541_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT541_HELP,

(OCLA0_DAT542),2,Type=RSL,OCLA,OCLA_OCLA0_DAT542_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT542_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT542_HELP,

(OCLA0_DAT543),2,Type=RSL,OCLA,OCLA_OCLA0_DAT543_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT543_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT543_HELP,

(OCLA0_DAT544),2,Type=RSL,OCLA,OCLA_OCLA0_DAT544_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT544_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT544_HELP,

(OCLA0_DAT545),2,Type=RSL,OCLA,OCLA_OCLA0_DAT545_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT545_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT545_HELP,

(OCLA0_DAT546),2,Type=RSL,OCLA,OCLA_OCLA0_DAT546_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT546_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT546_HELP,

(OCLA0_DAT547),2,Type=RSL,OCLA,OCLA_OCLA0_DAT547_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT547_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT547_HELP,

(OCLA0_DAT548),2,Type=RSL,OCLA,OCLA_OCLA0_DAT548_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT548_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT548_HELP,

(OCLA0_DAT549),2,Type=RSL,OCLA,OCLA_OCLA0_DAT549_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT549_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT549_HELP,

(OCLA0_DAT550),2,Type=RSL,OCLA,OCLA_OCLA0_DAT550_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT550_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT550_HELP,

(OCLA0_DAT551),2,Type=RSL,OCLA,OCLA_OCLA0_DAT551_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT551_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT551_HELP,

(OCLA0_DAT552),2,Type=RSL,OCLA,OCLA_OCLA0_DAT552_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT552_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT552_HELP,

(OCLA0_DAT553),2,Type=RSL,OCLA,OCLA_OCLA0_DAT553_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT553_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT553_HELP,

(OCLA0_DAT554),2,Type=RSL,OCLA,OCLA_OCLA0_DAT554_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT554_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT554_HELP,

(OCLA0_DAT555),2,Type=RSL,OCLA,OCLA_OCLA0_DAT555_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT555_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT555_HELP,

(OCLA0_DAT556),2,Type=RSL,OCLA,OCLA_OCLA0_DAT556_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT556_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT556_HELP,

(OCLA0_DAT557),2,Type=RSL,OCLA,OCLA_OCLA0_DAT557_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT557_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT557_HELP,

(OCLA0_DAT558),2,Type=RSL,OCLA,OCLA_OCLA0_DAT558_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT558_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT558_HELP,

(OCLA0_DAT559),2,Type=RSL,OCLA,OCLA_OCLA0_DAT559_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT559_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT559_HELP,

(OCLA0_DAT560),2,Type=RSL,OCLA,OCLA_OCLA0_DAT560_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT560_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT560_HELP,

(OCLA0_DAT561),2,Type=RSL,OCLA,OCLA_OCLA0_DAT561_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT561_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT561_HELP,

(OCLA0_DAT562),2,Type=RSL,OCLA,OCLA_OCLA0_DAT562_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT562_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT562_HELP,

(OCLA0_DAT563),2,Type=RSL,OCLA,OCLA_OCLA0_DAT563_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT563_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT563_HELP,

(OCLA0_DAT564),2,Type=RSL,OCLA,OCLA_OCLA0_DAT564_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT564_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT564_HELP,

(OCLA0_DAT565),2,Type=RSL,OCLA,OCLA_OCLA0_DAT565_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT565_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT565_HELP,

(OCLA0_DAT566),2,Type=RSL,OCLA,OCLA_OCLA0_DAT566_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT566_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT566_HELP,

(OCLA0_DAT567),2,Type=RSL,OCLA,OCLA_OCLA0_DAT567_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT567_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT567_HELP,

(OCLA0_DAT568),2,Type=RSL,OCLA,OCLA_OCLA0_DAT568_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT568_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT568_HELP,

(OCLA0_DAT569),2,Type=RSL,OCLA,OCLA_OCLA0_DAT569_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT569_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT569_HELP,

(OCLA0_DAT570),2,Type=RSL,OCLA,OCLA_OCLA0_DAT570_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT570_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT570_HELP,

(OCLA0_DAT571),2,Type=RSL,OCLA,OCLA_OCLA0_DAT571_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT571_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT571_HELP,

(OCLA0_DAT572),2,Type=RSL,OCLA,OCLA_OCLA0_DAT572_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT572_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT572_HELP,

(OCLA0_DAT573),2,Type=RSL,OCLA,OCLA_OCLA0_DAT573_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT573_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT573_HELP,

(OCLA0_DAT574),2,Type=RSL,OCLA,OCLA_OCLA0_DAT574_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT574_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT574_HELP,

(OCLA0_DAT575),2,Type=RSL,OCLA,OCLA_OCLA0_DAT575_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT575_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT575_HELP,

(OCLA0_DAT576),2,Type=RSL,OCLA,OCLA_OCLA0_DAT576_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT576_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT576_HELP,

(OCLA0_DAT577),2,Type=RSL,OCLA,OCLA_OCLA0_DAT577_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT577_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT577_HELP,

(OCLA0_DAT578),2,Type=RSL,OCLA,OCLA_OCLA0_DAT578_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT578_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT578_HELP,

(OCLA0_DAT579),2,Type=RSL,OCLA,OCLA_OCLA0_DAT579_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT579_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT579_HELP,

(OCLA0_DAT580),2,Type=RSL,OCLA,OCLA_OCLA0_DAT580_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT580_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT580_HELP,

(OCLA0_DAT581),2,Type=RSL,OCLA,OCLA_OCLA0_DAT581_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT581_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT581_HELP,

(OCLA0_DAT582),2,Type=RSL,OCLA,OCLA_OCLA0_DAT582_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT582_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT582_HELP,

(OCLA0_DAT583),2,Type=RSL,OCLA,OCLA_OCLA0_DAT583_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT583_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT583_HELP,

(OCLA0_DAT584),2,Type=RSL,OCLA,OCLA_OCLA0_DAT584_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT584_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT584_HELP,

(OCLA0_DAT585),2,Type=RSL,OCLA,OCLA_OCLA0_DAT585_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT585_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT585_HELP,

(OCLA0_DAT586),2,Type=RSL,OCLA,OCLA_OCLA0_DAT586_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT586_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT586_HELP,

(OCLA0_DAT587),2,Type=RSL,OCLA,OCLA_OCLA0_DAT587_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT587_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT587_HELP,

(OCLA0_DAT588),2,Type=RSL,OCLA,OCLA_OCLA0_DAT588_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT588_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT588_HELP,

(OCLA0_DAT589),2,Type=RSL,OCLA,OCLA_OCLA0_DAT589_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT589_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT589_HELP,

(OCLA0_DAT590),2,Type=RSL,OCLA,OCLA_OCLA0_DAT590_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT590_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT590_HELP,

(OCLA0_DAT591),2,Type=RSL,OCLA,OCLA_OCLA0_DAT591_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT591_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT591_HELP,

(OCLA0_DAT592),2,Type=RSL,OCLA,OCLA_OCLA0_DAT592_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT592_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT592_HELP,

(OCLA0_DAT593),2,Type=RSL,OCLA,OCLA_OCLA0_DAT593_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT593_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT593_HELP,

(OCLA0_DAT594),2,Type=RSL,OCLA,OCLA_OCLA0_DAT594_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT594_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT594_HELP,

(OCLA0_DAT595),2,Type=RSL,OCLA,OCLA_OCLA0_DAT595_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT595_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT595_HELP,

(OCLA0_DAT596),2,Type=RSL,OCLA,OCLA_OCLA0_DAT596_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT596_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT596_HELP,

(OCLA0_DAT597),2,Type=RSL,OCLA,OCLA_OCLA0_DAT597_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT597_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT597_HELP,

(OCLA0_DAT598),2,Type=RSL,OCLA,OCLA_OCLA0_DAT598_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT598_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT598_HELP,

(OCLA0_DAT599),2,Type=RSL,OCLA,OCLA_OCLA0_DAT599_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT599_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT599_HELP,

(OCLA0_DAT600),2,Type=RSL,OCLA,OCLA_OCLA0_DAT600_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT600_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT600_HELP,

(OCLA0_DAT601),2,Type=RSL,OCLA,OCLA_OCLA0_DAT601_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT601_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT601_HELP,

(OCLA0_DAT602),2,Type=RSL,OCLA,OCLA_OCLA0_DAT602_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT602_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT602_HELP,

(OCLA0_DAT603),2,Type=RSL,OCLA,OCLA_OCLA0_DAT603_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT603_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT603_HELP,

(OCLA0_DAT604),2,Type=RSL,OCLA,OCLA_OCLA0_DAT604_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT604_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT604_HELP,

(OCLA0_DAT605),2,Type=RSL,OCLA,OCLA_OCLA0_DAT605_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT605_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT605_HELP,

(OCLA0_DAT606),2,Type=RSL,OCLA,OCLA_OCLA0_DAT606_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT606_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT606_HELP,

(OCLA0_DAT607),2,Type=RSL,OCLA,OCLA_OCLA0_DAT607_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT607_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT607_HELP,

(OCLA0_DAT608),2,Type=RSL,OCLA,OCLA_OCLA0_DAT608_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT608_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT608_HELP,

(OCLA0_DAT609),2,Type=RSL,OCLA,OCLA_OCLA0_DAT609_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT609_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT609_HELP,

(OCLA0_DAT610),2,Type=RSL,OCLA,OCLA_OCLA0_DAT610_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT610_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT610_HELP,

(OCLA0_DAT611),2,Type=RSL,OCLA,OCLA_OCLA0_DAT611_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT611_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT611_HELP,

(OCLA0_DAT612),2,Type=RSL,OCLA,OCLA_OCLA0_DAT612_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT612_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT612_HELP,

(OCLA0_DAT613),2,Type=RSL,OCLA,OCLA_OCLA0_DAT613_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT613_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT613_HELP,

(OCLA0_DAT614),2,Type=RSL,OCLA,OCLA_OCLA0_DAT614_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT614_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT614_HELP,

(OCLA0_DAT615),2,Type=RSL,OCLA,OCLA_OCLA0_DAT615_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT615_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT615_HELP,

(OCLA0_DAT616),2,Type=RSL,OCLA,OCLA_OCLA0_DAT616_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT616_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT616_HELP,

(OCLA0_DAT617),2,Type=RSL,OCLA,OCLA_OCLA0_DAT617_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT617_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT617_HELP,

(OCLA0_DAT618),2,Type=RSL,OCLA,OCLA_OCLA0_DAT618_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT618_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT618_HELP,

(OCLA0_DAT619),2,Type=RSL,OCLA,OCLA_OCLA0_DAT619_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT619_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT619_HELP,

(OCLA0_DAT620),2,Type=RSL,OCLA,OCLA_OCLA0_DAT620_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT620_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT620_HELP,

(OCLA0_DAT621),2,Type=RSL,OCLA,OCLA_OCLA0_DAT621_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT621_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT621_HELP,

(OCLA0_DAT622),2,Type=RSL,OCLA,OCLA_OCLA0_DAT622_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT622_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT622_HELP,

(OCLA0_DAT623),2,Type=RSL,OCLA,OCLA_OCLA0_DAT623_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT623_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT623_HELP,

(OCLA0_DAT624),2,Type=RSL,OCLA,OCLA_OCLA0_DAT624_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT624_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT624_HELP,

(OCLA0_DAT625),2,Type=RSL,OCLA,OCLA_OCLA0_DAT625_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT625_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT625_HELP,

(OCLA0_DAT626),2,Type=RSL,OCLA,OCLA_OCLA0_DAT626_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT626_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT626_HELP,

(OCLA0_DAT627),2,Type=RSL,OCLA,OCLA_OCLA0_DAT627_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT627_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT627_HELP,

(OCLA0_DAT628),2,Type=RSL,OCLA,OCLA_OCLA0_DAT628_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT628_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT628_HELP,

(OCLA0_DAT629),2,Type=RSL,OCLA,OCLA_OCLA0_DAT629_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT629_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT629_HELP,

(OCLA0_DAT630),2,Type=RSL,OCLA,OCLA_OCLA0_DAT630_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT630_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT630_HELP,

(OCLA0_DAT631),2,Type=RSL,OCLA,OCLA_OCLA0_DAT631_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT631_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT631_HELP,

(OCLA0_DAT632),2,Type=RSL,OCLA,OCLA_OCLA0_DAT632_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT632_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT632_HELP,

(OCLA0_DAT633),2,Type=RSL,OCLA,OCLA_OCLA0_DAT633_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT633_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT633_HELP,

(OCLA0_DAT634),2,Type=RSL,OCLA,OCLA_OCLA0_DAT634_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT634_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT634_HELP,

(OCLA0_DAT635),2,Type=RSL,OCLA,OCLA_OCLA0_DAT635_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT635_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT635_HELP,

(OCLA0_DAT636),2,Type=RSL,OCLA,OCLA_OCLA0_DAT636_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT636_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT636_HELP,

(OCLA0_DAT637),2,Type=RSL,OCLA,OCLA_OCLA0_DAT637_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT637_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT637_HELP,

(OCLA0_DAT638),2,Type=RSL,OCLA,OCLA_OCLA0_DAT638_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT638_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT638_HELP,

(OCLA0_DAT639),2,Type=RSL,OCLA,OCLA_OCLA0_DAT639_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT639_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT639_HELP,

(OCLA0_DAT640),2,Type=RSL,OCLA,OCLA_OCLA0_DAT640_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT640_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT640_HELP,

(OCLA0_DAT641),2,Type=RSL,OCLA,OCLA_OCLA0_DAT641_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT641_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT641_HELP,

(OCLA0_DAT642),2,Type=RSL,OCLA,OCLA_OCLA0_DAT642_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT642_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT642_HELP,

(OCLA0_DAT643),2,Type=RSL,OCLA,OCLA_OCLA0_DAT643_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT643_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT643_HELP,

(OCLA0_DAT644),2,Type=RSL,OCLA,OCLA_OCLA0_DAT644_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT644_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT644_HELP,

(OCLA0_DAT645),2,Type=RSL,OCLA,OCLA_OCLA0_DAT645_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT645_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT645_HELP,

(OCLA0_DAT646),2,Type=RSL,OCLA,OCLA_OCLA0_DAT646_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT646_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT646_HELP,

(OCLA0_DAT647),2,Type=RSL,OCLA,OCLA_OCLA0_DAT647_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT647_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT647_HELP,

(OCLA0_DAT648),2,Type=RSL,OCLA,OCLA_OCLA0_DAT648_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT648_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT648_HELP,

(OCLA0_DAT649),2,Type=RSL,OCLA,OCLA_OCLA0_DAT649_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT649_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT649_HELP,

(OCLA0_DAT650),2,Type=RSL,OCLA,OCLA_OCLA0_DAT650_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT650_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT650_HELP,

(OCLA0_DAT651),2,Type=RSL,OCLA,OCLA_OCLA0_DAT651_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT651_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT651_HELP,

(OCLA0_DAT652),2,Type=RSL,OCLA,OCLA_OCLA0_DAT652_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT652_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT652_HELP,

(OCLA0_DAT653),2,Type=RSL,OCLA,OCLA_OCLA0_DAT653_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT653_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT653_HELP,

(OCLA0_DAT654),2,Type=RSL,OCLA,OCLA_OCLA0_DAT654_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT654_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT654_HELP,

(OCLA0_DAT655),2,Type=RSL,OCLA,OCLA_OCLA0_DAT655_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT655_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT655_HELP,

(OCLA0_DAT656),2,Type=RSL,OCLA,OCLA_OCLA0_DAT656_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT656_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT656_HELP,

(OCLA0_DAT657),2,Type=RSL,OCLA,OCLA_OCLA0_DAT657_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT657_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT657_HELP,

(OCLA0_DAT658),2,Type=RSL,OCLA,OCLA_OCLA0_DAT658_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT658_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT658_HELP,

(OCLA0_DAT659),2,Type=RSL,OCLA,OCLA_OCLA0_DAT659_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT659_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT659_HELP,

(OCLA0_DAT660),2,Type=RSL,OCLA,OCLA_OCLA0_DAT660_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT660_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT660_HELP,

(OCLA0_DAT661),2,Type=RSL,OCLA,OCLA_OCLA0_DAT661_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT661_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT661_HELP,

(OCLA0_DAT662),2,Type=RSL,OCLA,OCLA_OCLA0_DAT662_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT662_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT662_HELP,

(OCLA0_DAT663),2,Type=RSL,OCLA,OCLA_OCLA0_DAT663_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT663_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT663_HELP,

(OCLA0_DAT664),2,Type=RSL,OCLA,OCLA_OCLA0_DAT664_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT664_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT664_HELP,

(OCLA0_DAT665),2,Type=RSL,OCLA,OCLA_OCLA0_DAT665_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT665_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT665_HELP,

(OCLA0_DAT666),2,Type=RSL,OCLA,OCLA_OCLA0_DAT666_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT666_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT666_HELP,

(OCLA0_DAT667),2,Type=RSL,OCLA,OCLA_OCLA0_DAT667_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT667_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT667_HELP,

(OCLA0_DAT668),2,Type=RSL,OCLA,OCLA_OCLA0_DAT668_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT668_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT668_HELP,

(OCLA0_DAT669),2,Type=RSL,OCLA,OCLA_OCLA0_DAT669_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT669_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT669_HELP,

(OCLA0_DAT670),2,Type=RSL,OCLA,OCLA_OCLA0_DAT670_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT670_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT670_HELP,

(OCLA0_DAT671),2,Type=RSL,OCLA,OCLA_OCLA0_DAT671_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT671_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT671_HELP,

(OCLA0_DAT672),2,Type=RSL,OCLA,OCLA_OCLA0_DAT672_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT672_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT672_HELP,

(OCLA0_DAT673),2,Type=RSL,OCLA,OCLA_OCLA0_DAT673_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT673_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT673_HELP,

(OCLA0_DAT674),2,Type=RSL,OCLA,OCLA_OCLA0_DAT674_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT674_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT674_HELP,

(OCLA0_DAT675),2,Type=RSL,OCLA,OCLA_OCLA0_DAT675_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT675_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT675_HELP,

(OCLA0_DAT676),2,Type=RSL,OCLA,OCLA_OCLA0_DAT676_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT676_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT676_HELP,

(OCLA0_DAT677),2,Type=RSL,OCLA,OCLA_OCLA0_DAT677_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT677_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT677_HELP,

(OCLA0_DAT678),2,Type=RSL,OCLA,OCLA_OCLA0_DAT678_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT678_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT678_HELP,

(OCLA0_DAT679),2,Type=RSL,OCLA,OCLA_OCLA0_DAT679_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT679_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT679_HELP,

(OCLA0_DAT680),2,Type=RSL,OCLA,OCLA_OCLA0_DAT680_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT680_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT680_HELP,

(OCLA0_DAT681),2,Type=RSL,OCLA,OCLA_OCLA0_DAT681_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT681_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT681_HELP,

(OCLA0_DAT682),2,Type=RSL,OCLA,OCLA_OCLA0_DAT682_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT682_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT682_HELP,

(OCLA0_DAT683),2,Type=RSL,OCLA,OCLA_OCLA0_DAT683_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT683_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT683_HELP,

(OCLA0_DAT684),2,Type=RSL,OCLA,OCLA_OCLA0_DAT684_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT684_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT684_HELP,

(OCLA0_DAT685),2,Type=RSL,OCLA,OCLA_OCLA0_DAT685_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT685_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT685_HELP,

(OCLA0_DAT686),2,Type=RSL,OCLA,OCLA_OCLA0_DAT686_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT686_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT686_HELP,

(OCLA0_DAT687),2,Type=RSL,OCLA,OCLA_OCLA0_DAT687_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT687_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT687_HELP,

(OCLA0_DAT688),2,Type=RSL,OCLA,OCLA_OCLA0_DAT688_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT688_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT688_HELP,

(OCLA0_DAT689),2,Type=RSL,OCLA,OCLA_OCLA0_DAT689_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT689_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT689_HELP,

(OCLA0_DAT690),2,Type=RSL,OCLA,OCLA_OCLA0_DAT690_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT690_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT690_HELP,

(OCLA0_DAT691),2,Type=RSL,OCLA,OCLA_OCLA0_DAT691_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT691_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT691_HELP,

(OCLA0_DAT692),2,Type=RSL,OCLA,OCLA_OCLA0_DAT692_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT692_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT692_HELP,

(OCLA0_DAT693),2,Type=RSL,OCLA,OCLA_OCLA0_DAT693_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT693_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT693_HELP,

(OCLA0_DAT694),2,Type=RSL,OCLA,OCLA_OCLA0_DAT694_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT694_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT694_HELP,

(OCLA0_DAT695),2,Type=RSL,OCLA,OCLA_OCLA0_DAT695_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT695_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT695_HELP,

(OCLA0_DAT696),2,Type=RSL,OCLA,OCLA_OCLA0_DAT696_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT696_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT696_HELP,

(OCLA0_DAT697),2,Type=RSL,OCLA,OCLA_OCLA0_DAT697_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT697_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT697_HELP,

(OCLA0_DAT698),2,Type=RSL,OCLA,OCLA_OCLA0_DAT698_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT698_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT698_HELP,

(OCLA0_DAT699),2,Type=RSL,OCLA,OCLA_OCLA0_DAT699_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT699_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT699_HELP,

(OCLA0_DAT700),2,Type=RSL,OCLA,OCLA_OCLA0_DAT700_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT700_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT700_HELP,

(OCLA0_DAT701),2,Type=RSL,OCLA,OCLA_OCLA0_DAT701_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT701_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT701_HELP,

(OCLA0_DAT702),2,Type=RSL,OCLA,OCLA_OCLA0_DAT702_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT702_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT702_HELP,

(OCLA0_DAT703),2,Type=RSL,OCLA,OCLA_OCLA0_DAT703_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT703_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT703_HELP,

(OCLA0_DAT704),2,Type=RSL,OCLA,OCLA_OCLA0_DAT704_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT704_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT704_HELP,

(OCLA0_DAT705),2,Type=RSL,OCLA,OCLA_OCLA0_DAT705_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT705_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT705_HELP,

(OCLA0_DAT706),2,Type=RSL,OCLA,OCLA_OCLA0_DAT706_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT706_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT706_HELP,

(OCLA0_DAT707),2,Type=RSL,OCLA,OCLA_OCLA0_DAT707_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT707_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT707_HELP,

(OCLA0_DAT708),2,Type=RSL,OCLA,OCLA_OCLA0_DAT708_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT708_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT708_HELP,

(OCLA0_DAT709),2,Type=RSL,OCLA,OCLA_OCLA0_DAT709_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT709_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT709_HELP,

(OCLA0_DAT710),2,Type=RSL,OCLA,OCLA_OCLA0_DAT710_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT710_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT710_HELP,

(OCLA0_DAT711),2,Type=RSL,OCLA,OCLA_OCLA0_DAT711_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT711_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT711_HELP,

(OCLA0_DAT712),2,Type=RSL,OCLA,OCLA_OCLA0_DAT712_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT712_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT712_HELP,

(OCLA0_DAT713),2,Type=RSL,OCLA,OCLA_OCLA0_DAT713_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT713_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT713_HELP,

(OCLA0_DAT714),2,Type=RSL,OCLA,OCLA_OCLA0_DAT714_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT714_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT714_HELP,

(OCLA0_DAT715),2,Type=RSL,OCLA,OCLA_OCLA0_DAT715_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT715_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT715_HELP,

(OCLA0_DAT716),2,Type=RSL,OCLA,OCLA_OCLA0_DAT716_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT716_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT716_HELP,

(OCLA0_DAT717),2,Type=RSL,OCLA,OCLA_OCLA0_DAT717_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT717_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT717_HELP,

(OCLA0_DAT718),2,Type=RSL,OCLA,OCLA_OCLA0_DAT718_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT718_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT718_HELP,

(OCLA0_DAT719),2,Type=RSL,OCLA,OCLA_OCLA0_DAT719_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT719_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT719_HELP,

(OCLA0_DAT720),2,Type=RSL,OCLA,OCLA_OCLA0_DAT720_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT720_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT720_HELP,

(OCLA0_DAT721),2,Type=RSL,OCLA,OCLA_OCLA0_DAT721_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT721_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT721_HELP,

(OCLA0_DAT722),2,Type=RSL,OCLA,OCLA_OCLA0_DAT722_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT722_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT722_HELP,

(OCLA0_DAT723),2,Type=RSL,OCLA,OCLA_OCLA0_DAT723_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT723_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT723_HELP,

(OCLA0_DAT724),2,Type=RSL,OCLA,OCLA_OCLA0_DAT724_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT724_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT724_HELP,

(OCLA0_DAT725),2,Type=RSL,OCLA,OCLA_OCLA0_DAT725_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT725_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT725_HELP,

(OCLA0_DAT726),2,Type=RSL,OCLA,OCLA_OCLA0_DAT726_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT726_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT726_HELP,

(OCLA0_DAT727),2,Type=RSL,OCLA,OCLA_OCLA0_DAT727_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT727_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT727_HELP,

(OCLA0_DAT728),2,Type=RSL,OCLA,OCLA_OCLA0_DAT728_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT728_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT728_HELP,

(OCLA0_DAT729),2,Type=RSL,OCLA,OCLA_OCLA0_DAT729_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT729_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT729_HELP,

(OCLA0_DAT730),2,Type=RSL,OCLA,OCLA_OCLA0_DAT730_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT730_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT730_HELP,

(OCLA0_DAT731),2,Type=RSL,OCLA,OCLA_OCLA0_DAT731_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT731_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT731_HELP,

(OCLA0_DAT732),2,Type=RSL,OCLA,OCLA_OCLA0_DAT732_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT732_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT732_HELP,

(OCLA0_DAT733),2,Type=RSL,OCLA,OCLA_OCLA0_DAT733_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT733_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT733_HELP,

(OCLA0_DAT734),2,Type=RSL,OCLA,OCLA_OCLA0_DAT734_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT734_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT734_HELP,

(OCLA0_DAT735),2,Type=RSL,OCLA,OCLA_OCLA0_DAT735_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT735_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT735_HELP,

(OCLA0_DAT736),2,Type=RSL,OCLA,OCLA_OCLA0_DAT736_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT736_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT736_HELP,

(OCLA0_DAT737),2,Type=RSL,OCLA,OCLA_OCLA0_DAT737_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT737_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT737_HELP,

(OCLA0_DAT738),2,Type=RSL,OCLA,OCLA_OCLA0_DAT738_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT738_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT738_HELP,

(OCLA0_DAT739),2,Type=RSL,OCLA,OCLA_OCLA0_DAT739_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT739_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT739_HELP,

(OCLA0_DAT740),2,Type=RSL,OCLA,OCLA_OCLA0_DAT740_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT740_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT740_HELP,

(OCLA0_DAT741),2,Type=RSL,OCLA,OCLA_OCLA0_DAT741_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT741_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT741_HELP,

(OCLA0_DAT742),2,Type=RSL,OCLA,OCLA_OCLA0_DAT742_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT742_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT742_HELP,

(OCLA0_DAT743),2,Type=RSL,OCLA,OCLA_OCLA0_DAT743_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT743_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT743_HELP,

(OCLA0_DAT744),2,Type=RSL,OCLA,OCLA_OCLA0_DAT744_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT744_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT744_HELP,

(OCLA0_DAT745),2,Type=RSL,OCLA,OCLA_OCLA0_DAT745_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT745_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT745_HELP,

(OCLA0_DAT746),2,Type=RSL,OCLA,OCLA_OCLA0_DAT746_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT746_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT746_HELP,

(OCLA0_DAT747),2,Type=RSL,OCLA,OCLA_OCLA0_DAT747_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT747_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT747_HELP,

(OCLA0_DAT748),2,Type=RSL,OCLA,OCLA_OCLA0_DAT748_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT748_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT748_HELP,

(OCLA0_DAT749),2,Type=RSL,OCLA,OCLA_OCLA0_DAT749_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT749_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT749_HELP,

(OCLA0_DAT750),2,Type=RSL,OCLA,OCLA_OCLA0_DAT750_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT750_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT750_HELP,

(OCLA0_DAT751),2,Type=RSL,OCLA,OCLA_OCLA0_DAT751_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT751_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT751_HELP,

(OCLA0_DAT752),2,Type=RSL,OCLA,OCLA_OCLA0_DAT752_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT752_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT752_HELP,

(OCLA0_DAT753),2,Type=RSL,OCLA,OCLA_OCLA0_DAT753_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT753_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT753_HELP,

(OCLA0_DAT754),2,Type=RSL,OCLA,OCLA_OCLA0_DAT754_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT754_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT754_HELP,

(OCLA0_DAT755),2,Type=RSL,OCLA,OCLA_OCLA0_DAT755_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT755_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT755_HELP,

(OCLA0_DAT756),2,Type=RSL,OCLA,OCLA_OCLA0_DAT756_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT756_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT756_HELP,

(OCLA0_DAT757),2,Type=RSL,OCLA,OCLA_OCLA0_DAT757_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT757_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT757_HELP,

(OCLA0_DAT758),2,Type=RSL,OCLA,OCLA_OCLA0_DAT758_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT758_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT758_HELP,

(OCLA0_DAT759),2,Type=RSL,OCLA,OCLA_OCLA0_DAT759_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT759_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT759_HELP,

(OCLA0_DAT760),2,Type=RSL,OCLA,OCLA_OCLA0_DAT760_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT760_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT760_HELP,

(OCLA0_DAT761),2,Type=RSL,OCLA,OCLA_OCLA0_DAT761_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT761_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT761_HELP,

(OCLA0_DAT762),2,Type=RSL,OCLA,OCLA_OCLA0_DAT762_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT762_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT762_HELP,

(OCLA0_DAT763),2,Type=RSL,OCLA,OCLA_OCLA0_DAT763_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT763_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT763_HELP,

(OCLA0_DAT764),2,Type=RSL,OCLA,OCLA_OCLA0_DAT764_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT764_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT764_HELP,

(OCLA0_DAT765),2,Type=RSL,OCLA,OCLA_OCLA0_DAT765_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT765_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT765_HELP,

(OCLA0_DAT766),2,Type=RSL,OCLA,OCLA_OCLA0_DAT766_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT766_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT766_HELP,

(OCLA0_DAT767),2,Type=RSL,OCLA,OCLA_OCLA0_DAT767_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT767_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT767_HELP,

(OCLA0_DAT768),2,Type=RSL,OCLA,OCLA_OCLA0_DAT768_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT768_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT768_HELP,

(OCLA0_DAT769),2,Type=RSL,OCLA,OCLA_OCLA0_DAT769_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT769_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT769_HELP,

(OCLA0_DAT770),2,Type=RSL,OCLA,OCLA_OCLA0_DAT770_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT770_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT770_HELP,

(OCLA0_DAT771),2,Type=RSL,OCLA,OCLA_OCLA0_DAT771_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT771_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT771_HELP,

(OCLA0_DAT772),2,Type=RSL,OCLA,OCLA_OCLA0_DAT772_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT772_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT772_HELP,

(OCLA0_DAT773),2,Type=RSL,OCLA,OCLA_OCLA0_DAT773_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT773_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT773_HELP,

(OCLA0_DAT774),2,Type=RSL,OCLA,OCLA_OCLA0_DAT774_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT774_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT774_HELP,

(OCLA0_DAT775),2,Type=RSL,OCLA,OCLA_OCLA0_DAT775_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT775_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT775_HELP,

(OCLA0_DAT776),2,Type=RSL,OCLA,OCLA_OCLA0_DAT776_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT776_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT776_HELP,

(OCLA0_DAT777),2,Type=RSL,OCLA,OCLA_OCLA0_DAT777_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT777_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT777_HELP,

(OCLA0_DAT778),2,Type=RSL,OCLA,OCLA_OCLA0_DAT778_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT778_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT778_HELP,

(OCLA0_DAT779),2,Type=RSL,OCLA,OCLA_OCLA0_DAT779_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT779_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT779_HELP,

(OCLA0_DAT780),2,Type=RSL,OCLA,OCLA_OCLA0_DAT780_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT780_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT780_HELP,

(OCLA0_DAT781),2,Type=RSL,OCLA,OCLA_OCLA0_DAT781_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT781_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT781_HELP,

(OCLA0_DAT782),2,Type=RSL,OCLA,OCLA_OCLA0_DAT782_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT782_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT782_HELP,

(OCLA0_DAT783),2,Type=RSL,OCLA,OCLA_OCLA0_DAT783_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT783_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT783_HELP,

(OCLA0_DAT784),2,Type=RSL,OCLA,OCLA_OCLA0_DAT784_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT784_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT784_HELP,

(OCLA0_DAT785),2,Type=RSL,OCLA,OCLA_OCLA0_DAT785_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT785_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT785_HELP,

(OCLA0_DAT786),2,Type=RSL,OCLA,OCLA_OCLA0_DAT786_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT786_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT786_HELP,

(OCLA0_DAT787),2,Type=RSL,OCLA,OCLA_OCLA0_DAT787_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT787_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT787_HELP,

(OCLA0_DAT788),2,Type=RSL,OCLA,OCLA_OCLA0_DAT788_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT788_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT788_HELP,

(OCLA0_DAT789),2,Type=RSL,OCLA,OCLA_OCLA0_DAT789_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT789_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT789_HELP,

(OCLA0_DAT790),2,Type=RSL,OCLA,OCLA_OCLA0_DAT790_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT790_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT790_HELP,

(OCLA0_DAT791),2,Type=RSL,OCLA,OCLA_OCLA0_DAT791_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT791_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT791_HELP,

(OCLA0_DAT792),2,Type=RSL,OCLA,OCLA_OCLA0_DAT792_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT792_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT792_HELP,

(OCLA0_DAT793),2,Type=RSL,OCLA,OCLA_OCLA0_DAT793_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT793_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT793_HELP,

(OCLA0_DAT794),2,Type=RSL,OCLA,OCLA_OCLA0_DAT794_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT794_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT794_HELP,

(OCLA0_DAT795),2,Type=RSL,OCLA,OCLA_OCLA0_DAT795_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT795_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT795_HELP,

(OCLA0_DAT796),2,Type=RSL,OCLA,OCLA_OCLA0_DAT796_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT796_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT796_HELP,

(OCLA0_DAT797),2,Type=RSL,OCLA,OCLA_OCLA0_DAT797_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT797_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT797_HELP,

(OCLA0_DAT798),2,Type=RSL,OCLA,OCLA_OCLA0_DAT798_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT798_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT798_HELP,

(OCLA0_DAT799),2,Type=RSL,OCLA,OCLA_OCLA0_DAT799_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT799_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT799_HELP,

(OCLA0_DAT800),2,Type=RSL,OCLA,OCLA_OCLA0_DAT800_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT800_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT800_HELP,

(OCLA0_DAT801),2,Type=RSL,OCLA,OCLA_OCLA0_DAT801_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT801_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT801_HELP,

(OCLA0_DAT802),2,Type=RSL,OCLA,OCLA_OCLA0_DAT802_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT802_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT802_HELP,

(OCLA0_DAT803),2,Type=RSL,OCLA,OCLA_OCLA0_DAT803_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT803_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT803_HELP,

(OCLA0_DAT804),2,Type=RSL,OCLA,OCLA_OCLA0_DAT804_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT804_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT804_HELP,

(OCLA0_DAT805),2,Type=RSL,OCLA,OCLA_OCLA0_DAT805_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT805_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT805_HELP,

(OCLA0_DAT806),2,Type=RSL,OCLA,OCLA_OCLA0_DAT806_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT806_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT806_HELP,

(OCLA0_DAT807),2,Type=RSL,OCLA,OCLA_OCLA0_DAT807_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT807_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT807_HELP,

(OCLA0_DAT808),2,Type=RSL,OCLA,OCLA_OCLA0_DAT808_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT808_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT808_HELP,

(OCLA0_DAT809),2,Type=RSL,OCLA,OCLA_OCLA0_DAT809_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT809_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT809_HELP,

(OCLA0_DAT810),2,Type=RSL,OCLA,OCLA_OCLA0_DAT810_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT810_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT810_HELP,

(OCLA0_DAT811),2,Type=RSL,OCLA,OCLA_OCLA0_DAT811_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT811_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT811_HELP,

(OCLA0_DAT812),2,Type=RSL,OCLA,OCLA_OCLA0_DAT812_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT812_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT812_HELP,

(OCLA0_DAT813),2,Type=RSL,OCLA,OCLA_OCLA0_DAT813_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT813_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT813_HELP,

(OCLA0_DAT814),2,Type=RSL,OCLA,OCLA_OCLA0_DAT814_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT814_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT814_HELP,

(OCLA0_DAT815),2,Type=RSL,OCLA,OCLA_OCLA0_DAT815_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT815_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT815_HELP,

(OCLA0_DAT816),2,Type=RSL,OCLA,OCLA_OCLA0_DAT816_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT816_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT816_HELP,

(OCLA0_DAT817),2,Type=RSL,OCLA,OCLA_OCLA0_DAT817_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT817_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT817_HELP,

(OCLA0_DAT818),2,Type=RSL,OCLA,OCLA_OCLA0_DAT818_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT818_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT818_HELP,

(OCLA0_DAT819),2,Type=RSL,OCLA,OCLA_OCLA0_DAT819_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT819_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT819_HELP,

(OCLA0_DAT820),2,Type=RSL,OCLA,OCLA_OCLA0_DAT820_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT820_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT820_HELP,

(OCLA0_DAT821),2,Type=RSL,OCLA,OCLA_OCLA0_DAT821_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT821_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT821_HELP,

(OCLA0_DAT822),2,Type=RSL,OCLA,OCLA_OCLA0_DAT822_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT822_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT822_HELP,

(OCLA0_DAT823),2,Type=RSL,OCLA,OCLA_OCLA0_DAT823_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT823_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT823_HELP,

(OCLA0_DAT824),2,Type=RSL,OCLA,OCLA_OCLA0_DAT824_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT824_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT824_HELP,

(OCLA0_DAT825),2,Type=RSL,OCLA,OCLA_OCLA0_DAT825_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT825_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT825_HELP,

(OCLA0_DAT826),2,Type=RSL,OCLA,OCLA_OCLA0_DAT826_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT826_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT826_HELP,

(OCLA0_DAT827),2,Type=RSL,OCLA,OCLA_OCLA0_DAT827_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT827_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT827_HELP,

(OCLA0_DAT828),2,Type=RSL,OCLA,OCLA_OCLA0_DAT828_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT828_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT828_HELP,

(OCLA0_DAT829),2,Type=RSL,OCLA,OCLA_OCLA0_DAT829_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT829_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT829_HELP,

(OCLA0_DAT830),2,Type=RSL,OCLA,OCLA_OCLA0_DAT830_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT830_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT830_HELP,

(OCLA0_DAT831),2,Type=RSL,OCLA,OCLA_OCLA0_DAT831_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT831_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT831_HELP,

(OCLA0_DAT832),2,Type=RSL,OCLA,OCLA_OCLA0_DAT832_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT832_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT832_HELP,

(OCLA0_DAT833),2,Type=RSL,OCLA,OCLA_OCLA0_DAT833_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT833_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT833_HELP,

(OCLA0_DAT834),2,Type=RSL,OCLA,OCLA_OCLA0_DAT834_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT834_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT834_HELP,

(OCLA0_DAT835),2,Type=RSL,OCLA,OCLA_OCLA0_DAT835_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT835_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT835_HELP,

(OCLA0_DAT836),2,Type=RSL,OCLA,OCLA_OCLA0_DAT836_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT836_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT836_HELP,

(OCLA0_DAT837),2,Type=RSL,OCLA,OCLA_OCLA0_DAT837_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT837_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT837_HELP,

(OCLA0_DAT838),2,Type=RSL,OCLA,OCLA_OCLA0_DAT838_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT838_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT838_HELP,

(OCLA0_DAT839),2,Type=RSL,OCLA,OCLA_OCLA0_DAT839_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT839_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT839_HELP,

(OCLA0_DAT840),2,Type=RSL,OCLA,OCLA_OCLA0_DAT840_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT840_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT840_HELP,

(OCLA0_DAT841),2,Type=RSL,OCLA,OCLA_OCLA0_DAT841_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT841_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT841_HELP,

(OCLA0_DAT842),2,Type=RSL,OCLA,OCLA_OCLA0_DAT842_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT842_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT842_HELP,

(OCLA0_DAT843),2,Type=RSL,OCLA,OCLA_OCLA0_DAT843_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT843_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT843_HELP,

(OCLA0_DAT844),2,Type=RSL,OCLA,OCLA_OCLA0_DAT844_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT844_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT844_HELP,

(OCLA0_DAT845),2,Type=RSL,OCLA,OCLA_OCLA0_DAT845_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT845_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT845_HELP,

(OCLA0_DAT846),2,Type=RSL,OCLA,OCLA_OCLA0_DAT846_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT846_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT846_HELP,

(OCLA0_DAT847),2,Type=RSL,OCLA,OCLA_OCLA0_DAT847_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT847_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT847_HELP,

(OCLA0_DAT848),2,Type=RSL,OCLA,OCLA_OCLA0_DAT848_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT848_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT848_HELP,

(OCLA0_DAT849),2,Type=RSL,OCLA,OCLA_OCLA0_DAT849_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT849_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT849_HELP,

(OCLA0_DAT850),2,Type=RSL,OCLA,OCLA_OCLA0_DAT850_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT850_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT850_HELP,

(OCLA0_DAT851),2,Type=RSL,OCLA,OCLA_OCLA0_DAT851_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT851_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT851_HELP,

(OCLA0_DAT852),2,Type=RSL,OCLA,OCLA_OCLA0_DAT852_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT852_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT852_HELP,

(OCLA0_DAT853),2,Type=RSL,OCLA,OCLA_OCLA0_DAT853_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT853_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT853_HELP,

(OCLA0_DAT854),2,Type=RSL,OCLA,OCLA_OCLA0_DAT854_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT854_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT854_HELP,

(OCLA0_DAT855),2,Type=RSL,OCLA,OCLA_OCLA0_DAT855_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT855_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT855_HELP,

(OCLA0_DAT856),2,Type=RSL,OCLA,OCLA_OCLA0_DAT856_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT856_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT856_HELP,

(OCLA0_DAT857),2,Type=RSL,OCLA,OCLA_OCLA0_DAT857_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT857_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT857_HELP,

(OCLA0_DAT858),2,Type=RSL,OCLA,OCLA_OCLA0_DAT858_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT858_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT858_HELP,

(OCLA0_DAT859),2,Type=RSL,OCLA,OCLA_OCLA0_DAT859_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT859_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT859_HELP,

(OCLA0_DAT860),2,Type=RSL,OCLA,OCLA_OCLA0_DAT860_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT860_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT860_HELP,

(OCLA0_DAT861),2,Type=RSL,OCLA,OCLA_OCLA0_DAT861_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT861_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT861_HELP,

(OCLA0_DAT862),2,Type=RSL,OCLA,OCLA_OCLA0_DAT862_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT862_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT862_HELP,

(OCLA0_DAT863),2,Type=RSL,OCLA,OCLA_OCLA0_DAT863_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT863_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT863_HELP,

(OCLA0_DAT864),2,Type=RSL,OCLA,OCLA_OCLA0_DAT864_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT864_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT864_HELP,

(OCLA0_DAT865),2,Type=RSL,OCLA,OCLA_OCLA0_DAT865_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT865_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT865_HELP,

(OCLA0_DAT866),2,Type=RSL,OCLA,OCLA_OCLA0_DAT866_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT866_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT866_HELP,

(OCLA0_DAT867),2,Type=RSL,OCLA,OCLA_OCLA0_DAT867_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT867_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT867_HELP,

(OCLA0_DAT868),2,Type=RSL,OCLA,OCLA_OCLA0_DAT868_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT868_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT868_HELP,

(OCLA0_DAT869),2,Type=RSL,OCLA,OCLA_OCLA0_DAT869_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT869_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT869_HELP,

(OCLA0_DAT870),2,Type=RSL,OCLA,OCLA_OCLA0_DAT870_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT870_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT870_HELP,

(OCLA0_DAT871),2,Type=RSL,OCLA,OCLA_OCLA0_DAT871_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT871_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT871_HELP,

(OCLA0_DAT872),2,Type=RSL,OCLA,OCLA_OCLA0_DAT872_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT872_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT872_HELP,

(OCLA0_DAT873),2,Type=RSL,OCLA,OCLA_OCLA0_DAT873_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT873_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT873_HELP,

(OCLA0_DAT874),2,Type=RSL,OCLA,OCLA_OCLA0_DAT874_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT874_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT874_HELP,

(OCLA0_DAT875),2,Type=RSL,OCLA,OCLA_OCLA0_DAT875_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT875_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT875_HELP,

(OCLA0_DAT876),2,Type=RSL,OCLA,OCLA_OCLA0_DAT876_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT876_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT876_HELP,

(OCLA0_DAT877),2,Type=RSL,OCLA,OCLA_OCLA0_DAT877_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT877_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT877_HELP,

(OCLA0_DAT878),2,Type=RSL,OCLA,OCLA_OCLA0_DAT878_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT878_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT878_HELP,

(OCLA0_DAT879),2,Type=RSL,OCLA,OCLA_OCLA0_DAT879_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT879_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT879_HELP,

(OCLA0_DAT880),2,Type=RSL,OCLA,OCLA_OCLA0_DAT880_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT880_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT880_HELP,

(OCLA0_DAT881),2,Type=RSL,OCLA,OCLA_OCLA0_DAT881_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT881_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT881_HELP,

(OCLA0_DAT882),2,Type=RSL,OCLA,OCLA_OCLA0_DAT882_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT882_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT882_HELP,

(OCLA0_DAT883),2,Type=RSL,OCLA,OCLA_OCLA0_DAT883_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT883_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT883_HELP,

(OCLA0_DAT884),2,Type=RSL,OCLA,OCLA_OCLA0_DAT884_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT884_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT884_HELP,

(OCLA0_DAT885),2,Type=RSL,OCLA,OCLA_OCLA0_DAT885_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT885_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT885_HELP,

(OCLA0_DAT886),2,Type=RSL,OCLA,OCLA_OCLA0_DAT886_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT886_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT886_HELP,

(OCLA0_DAT887),2,Type=RSL,OCLA,OCLA_OCLA0_DAT887_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT887_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT887_HELP,

(OCLA0_DAT888),2,Type=RSL,OCLA,OCLA_OCLA0_DAT888_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT888_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT888_HELP,

(OCLA0_DAT889),2,Type=RSL,OCLA,OCLA_OCLA0_DAT889_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT889_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT889_HELP,

(OCLA0_DAT890),2,Type=RSL,OCLA,OCLA_OCLA0_DAT890_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT890_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT890_HELP,

(OCLA0_DAT891),2,Type=RSL,OCLA,OCLA_OCLA0_DAT891_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT891_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT891_HELP,

(OCLA0_DAT892),2,Type=RSL,OCLA,OCLA_OCLA0_DAT892_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT892_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT892_HELP,

(OCLA0_DAT893),2,Type=RSL,OCLA,OCLA_OCLA0_DAT893_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT893_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT893_HELP,

(OCLA0_DAT894),2,Type=RSL,OCLA,OCLA_OCLA0_DAT894_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT894_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT894_HELP,

(OCLA0_DAT895),2,Type=RSL,OCLA,OCLA_OCLA0_DAT895_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT895_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT895_HELP,

(OCLA0_DAT896),2,Type=RSL,OCLA,OCLA_OCLA0_DAT896_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT896_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT896_HELP,

(OCLA0_DAT897),2,Type=RSL,OCLA,OCLA_OCLA0_DAT897_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT897_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT897_HELP,

(OCLA0_DAT898),2,Type=RSL,OCLA,OCLA_OCLA0_DAT898_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT898_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT898_HELP,

(OCLA0_DAT899),2,Type=RSL,OCLA,OCLA_OCLA0_DAT899_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT899_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT899_HELP,

(OCLA0_DAT900),2,Type=RSL,OCLA,OCLA_OCLA0_DAT900_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT900_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT900_HELP,

(OCLA0_DAT901),2,Type=RSL,OCLA,OCLA_OCLA0_DAT901_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT901_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT901_HELP,

(OCLA0_DAT902),2,Type=RSL,OCLA,OCLA_OCLA0_DAT902_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT902_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT902_HELP,

(OCLA0_DAT903),2,Type=RSL,OCLA,OCLA_OCLA0_DAT903_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT903_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT903_HELP,

(OCLA0_DAT904),2,Type=RSL,OCLA,OCLA_OCLA0_DAT904_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT904_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT904_HELP,

(OCLA0_DAT905),2,Type=RSL,OCLA,OCLA_OCLA0_DAT905_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT905_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT905_HELP,

(OCLA0_DAT906),2,Type=RSL,OCLA,OCLA_OCLA0_DAT906_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT906_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT906_HELP,

(OCLA0_DAT907),2,Type=RSL,OCLA,OCLA_OCLA0_DAT907_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT907_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT907_HELP,

(OCLA0_DAT908),2,Type=RSL,OCLA,OCLA_OCLA0_DAT908_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT908_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT908_HELP,

(OCLA0_DAT909),2,Type=RSL,OCLA,OCLA_OCLA0_DAT909_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT909_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT909_HELP,

(OCLA0_DAT910),2,Type=RSL,OCLA,OCLA_OCLA0_DAT910_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT910_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT910_HELP,

(OCLA0_DAT911),2,Type=RSL,OCLA,OCLA_OCLA0_DAT911_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT911_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT911_HELP,

(OCLA0_DAT912),2,Type=RSL,OCLA,OCLA_OCLA0_DAT912_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT912_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT912_HELP,

(OCLA0_DAT913),2,Type=RSL,OCLA,OCLA_OCLA0_DAT913_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT913_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT913_HELP,

(OCLA0_DAT914),2,Type=RSL,OCLA,OCLA_OCLA0_DAT914_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT914_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT914_HELP,

(OCLA0_DAT915),2,Type=RSL,OCLA,OCLA_OCLA0_DAT915_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT915_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT915_HELP,

(OCLA0_DAT916),2,Type=RSL,OCLA,OCLA_OCLA0_DAT916_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT916_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT916_HELP,

(OCLA0_DAT917),2,Type=RSL,OCLA,OCLA_OCLA0_DAT917_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT917_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT917_HELP,

(OCLA0_DAT918),2,Type=RSL,OCLA,OCLA_OCLA0_DAT918_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT918_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT918_HELP,

(OCLA0_DAT919),2,Type=RSL,OCLA,OCLA_OCLA0_DAT919_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT919_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT919_HELP,

(OCLA0_DAT920),2,Type=RSL,OCLA,OCLA_OCLA0_DAT920_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT920_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT920_HELP,

(OCLA0_DAT921),2,Type=RSL,OCLA,OCLA_OCLA0_DAT921_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT921_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT921_HELP,

(OCLA0_DAT922),2,Type=RSL,OCLA,OCLA_OCLA0_DAT922_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT922_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT922_HELP,

(OCLA0_DAT923),2,Type=RSL,OCLA,OCLA_OCLA0_DAT923_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT923_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT923_HELP,

(OCLA0_DAT924),2,Type=RSL,OCLA,OCLA_OCLA0_DAT924_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT924_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT924_HELP,

(OCLA0_DAT925),2,Type=RSL,OCLA,OCLA_OCLA0_DAT925_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT925_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT925_HELP,

(OCLA0_DAT926),2,Type=RSL,OCLA,OCLA_OCLA0_DAT926_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT926_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT926_HELP,

(OCLA0_DAT927),2,Type=RSL,OCLA,OCLA_OCLA0_DAT927_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT927_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT927_HELP,

(OCLA0_DAT928),2,Type=RSL,OCLA,OCLA_OCLA0_DAT928_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT928_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT928_HELP,

(OCLA0_DAT929),2,Type=RSL,OCLA,OCLA_OCLA0_DAT929_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT929_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT929_HELP,

(OCLA0_DAT930),2,Type=RSL,OCLA,OCLA_OCLA0_DAT930_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT930_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT930_HELP,

(OCLA0_DAT931),2,Type=RSL,OCLA,OCLA_OCLA0_DAT931_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT931_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT931_HELP,

(OCLA0_DAT932),2,Type=RSL,OCLA,OCLA_OCLA0_DAT932_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT932_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT932_HELP,

(OCLA0_DAT933),2,Type=RSL,OCLA,OCLA_OCLA0_DAT933_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT933_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT933_HELP,

(OCLA0_DAT934),2,Type=RSL,OCLA,OCLA_OCLA0_DAT934_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT934_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT934_HELP,

(OCLA0_DAT935),2,Type=RSL,OCLA,OCLA_OCLA0_DAT935_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT935_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT935_HELP,

(OCLA0_DAT936),2,Type=RSL,OCLA,OCLA_OCLA0_DAT936_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT936_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT936_HELP,

(OCLA0_DAT937),2,Type=RSL,OCLA,OCLA_OCLA0_DAT937_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT937_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT937_HELP,

(OCLA0_DAT938),2,Type=RSL,OCLA,OCLA_OCLA0_DAT938_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT938_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT938_HELP,

(OCLA0_DAT939),2,Type=RSL,OCLA,OCLA_OCLA0_DAT939_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT939_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT939_HELP,

(OCLA0_DAT940),2,Type=RSL,OCLA,OCLA_OCLA0_DAT940_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT940_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT940_HELP,

(OCLA0_DAT941),2,Type=RSL,OCLA,OCLA_OCLA0_DAT941_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT941_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT941_HELP,

(OCLA0_DAT942),2,Type=RSL,OCLA,OCLA_OCLA0_DAT942_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT942_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT942_HELP,

(OCLA0_DAT943),2,Type=RSL,OCLA,OCLA_OCLA0_DAT943_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT943_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT943_HELP,

(OCLA0_DAT944),2,Type=RSL,OCLA,OCLA_OCLA0_DAT944_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT944_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT944_HELP,

(OCLA0_DAT945),2,Type=RSL,OCLA,OCLA_OCLA0_DAT945_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT945_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT945_HELP,

(OCLA0_DAT946),2,Type=RSL,OCLA,OCLA_OCLA0_DAT946_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT946_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT946_HELP,

(OCLA0_DAT947),2,Type=RSL,OCLA,OCLA_OCLA0_DAT947_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT947_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT947_HELP,

(OCLA0_DAT948),2,Type=RSL,OCLA,OCLA_OCLA0_DAT948_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT948_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT948_HELP,

(OCLA0_DAT949),2,Type=RSL,OCLA,OCLA_OCLA0_DAT949_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT949_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT949_HELP,

(OCLA0_DAT950),2,Type=RSL,OCLA,OCLA_OCLA0_DAT950_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT950_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT950_HELP,

(OCLA0_DAT951),2,Type=RSL,OCLA,OCLA_OCLA0_DAT951_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT951_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT951_HELP,

(OCLA0_DAT952),2,Type=RSL,OCLA,OCLA_OCLA0_DAT952_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT952_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT952_HELP,

(OCLA0_DAT953),2,Type=RSL,OCLA,OCLA_OCLA0_DAT953_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT953_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT953_HELP,

(OCLA0_DAT954),2,Type=RSL,OCLA,OCLA_OCLA0_DAT954_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT954_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT954_HELP,

(OCLA0_DAT955),2,Type=RSL,OCLA,OCLA_OCLA0_DAT955_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT955_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT955_HELP,

(OCLA0_DAT956),2,Type=RSL,OCLA,OCLA_OCLA0_DAT956_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT956_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT956_HELP,

(OCLA0_DAT957),2,Type=RSL,OCLA,OCLA_OCLA0_DAT957_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT957_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT957_HELP,

(OCLA0_DAT958),2,Type=RSL,OCLA,OCLA_OCLA0_DAT958_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT958_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT958_HELP,

(OCLA0_DAT959),2,Type=RSL,OCLA,OCLA_OCLA0_DAT959_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT959_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT959_HELP,

(OCLA0_DAT960),2,Type=RSL,OCLA,OCLA_OCLA0_DAT960_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT960_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT960_HELP,

(OCLA0_DAT961),2,Type=RSL,OCLA,OCLA_OCLA0_DAT961_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT961_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT961_HELP,

(OCLA0_DAT962),2,Type=RSL,OCLA,OCLA_OCLA0_DAT962_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT962_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT962_HELP,

(OCLA0_DAT963),2,Type=RSL,OCLA,OCLA_OCLA0_DAT963_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT963_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT963_HELP,

(OCLA0_DAT964),2,Type=RSL,OCLA,OCLA_OCLA0_DAT964_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT964_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT964_HELP,

(OCLA0_DAT965),2,Type=RSL,OCLA,OCLA_OCLA0_DAT965_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT965_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT965_HELP,

(OCLA0_DAT966),2,Type=RSL,OCLA,OCLA_OCLA0_DAT966_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT966_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT966_HELP,

(OCLA0_DAT967),2,Type=RSL,OCLA,OCLA_OCLA0_DAT967_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT967_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT967_HELP,

(OCLA0_DAT968),2,Type=RSL,OCLA,OCLA_OCLA0_DAT968_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT968_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT968_HELP,

(OCLA0_DAT969),2,Type=RSL,OCLA,OCLA_OCLA0_DAT969_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT969_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT969_HELP,

(OCLA0_DAT970),2,Type=RSL,OCLA,OCLA_OCLA0_DAT970_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT970_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT970_HELP,

(OCLA0_DAT971),2,Type=RSL,OCLA,OCLA_OCLA0_DAT971_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT971_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT971_HELP,

(OCLA0_DAT972),2,Type=RSL,OCLA,OCLA_OCLA0_DAT972_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT972_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT972_HELP,

(OCLA0_DAT973),2,Type=RSL,OCLA,OCLA_OCLA0_DAT973_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT973_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT973_HELP,

(OCLA0_DAT974),2,Type=RSL,OCLA,OCLA_OCLA0_DAT974_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT974_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT974_HELP,

(OCLA0_DAT975),2,Type=RSL,OCLA,OCLA_OCLA0_DAT975_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT975_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT975_HELP,

(OCLA0_DAT976),2,Type=RSL,OCLA,OCLA_OCLA0_DAT976_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT976_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT976_HELP,

(OCLA0_DAT977),2,Type=RSL,OCLA,OCLA_OCLA0_DAT977_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT977_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT977_HELP,

(OCLA0_DAT978),2,Type=RSL,OCLA,OCLA_OCLA0_DAT978_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT978_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT978_HELP,

(OCLA0_DAT979),2,Type=RSL,OCLA,OCLA_OCLA0_DAT979_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT979_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT979_HELP,

(OCLA0_DAT980),2,Type=RSL,OCLA,OCLA_OCLA0_DAT980_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT980_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT980_HELP,

(OCLA0_DAT981),2,Type=RSL,OCLA,OCLA_OCLA0_DAT981_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT981_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT981_HELP,

(OCLA0_DAT982),2,Type=RSL,OCLA,OCLA_OCLA0_DAT982_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT982_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT982_HELP,

(OCLA0_DAT983),2,Type=RSL,OCLA,OCLA_OCLA0_DAT983_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT983_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT983_HELP,

(OCLA0_DAT984),2,Type=RSL,OCLA,OCLA_OCLA0_DAT984_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT984_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT984_HELP,

(OCLA0_DAT985),2,Type=RSL,OCLA,OCLA_OCLA0_DAT985_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT985_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT985_HELP,

(OCLA0_DAT986),2,Type=RSL,OCLA,OCLA_OCLA0_DAT986_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT986_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT986_HELP,

(OCLA0_DAT987),2,Type=RSL,OCLA,OCLA_OCLA0_DAT987_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT987_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT987_HELP,

(OCLA0_DAT988),2,Type=RSL,OCLA,OCLA_OCLA0_DAT988_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT988_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT988_HELP,

(OCLA0_DAT989),2,Type=RSL,OCLA,OCLA_OCLA0_DAT989_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT989_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT989_HELP,

(OCLA0_DAT990),2,Type=RSL,OCLA,OCLA_OCLA0_DAT990_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT990_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT990_HELP,

(OCLA0_DAT991),2,Type=RSL,OCLA,OCLA_OCLA0_DAT991_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT991_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT991_HELP,

(OCLA0_DAT992),2,Type=RSL,OCLA,OCLA_OCLA0_DAT992_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT992_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT992_HELP,

(OCLA0_DAT993),2,Type=RSL,OCLA,OCLA_OCLA0_DAT993_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT993_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT993_HELP,

(OCLA0_DAT994),2,Type=RSL,OCLA,OCLA_OCLA0_DAT994_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT994_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT994_HELP,

(OCLA0_DAT995),2,Type=RSL,OCLA,OCLA_OCLA0_DAT995_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT995_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT995_HELP,

(OCLA0_DAT996),2,Type=RSL,OCLA,OCLA_OCLA0_DAT996_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT996_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT996_HELP,

(OCLA0_DAT997),2,Type=RSL,OCLA,OCLA_OCLA0_DAT997_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT997_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT997_HELP,

(OCLA0_DAT998),2,Type=RSL,OCLA,OCLA_OCLA0_DAT998_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT998_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT998_HELP,

(OCLA0_DAT999),2,Type=RSL,OCLA,OCLA_OCLA0_DAT999_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT999_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT999_HELP,

(OCLA0_DAT1000),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1000_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1000_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1000_HELP,

(OCLA0_DAT1001),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1001_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1001_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1001_HELP,

(OCLA0_DAT1002),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1002_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1002_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1002_HELP,

(OCLA0_DAT1003),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1003_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1003_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1003_HELP,

(OCLA0_DAT1004),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1004_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1004_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1004_HELP,

(OCLA0_DAT1005),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1005_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1005_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1005_HELP,

(OCLA0_DAT1006),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1006_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1006_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1006_HELP,

(OCLA0_DAT1007),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1007_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1007_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1007_HELP,

(OCLA0_DAT1008),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1008_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1008_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1008_HELP,

(OCLA0_DAT1009),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1009_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1009_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1009_HELP,

(OCLA0_DAT1010),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1010_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1010_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1010_HELP,

(OCLA0_DAT1011),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1011_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1011_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1011_HELP,

(OCLA0_DAT1012),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1012_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1012_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1012_HELP,

(OCLA0_DAT1013),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1013_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1013_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1013_HELP,

(OCLA0_DAT1014),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1014_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1014_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1014_HELP,

(OCLA0_DAT1015),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1015_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1015_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1015_HELP,

(OCLA0_DAT1016),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1016_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1016_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1016_HELP,

(OCLA0_DAT1017),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1017_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1017_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1017_HELP,

(OCLA0_DAT1018),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1018_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1018_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1018_HELP,

(OCLA0_DAT1019),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1019_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1019_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1019_HELP,

(OCLA0_DAT1020),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1020_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1020_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1020_HELP,

(OCLA0_DAT1021),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1021_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1021_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1021_HELP,

(OCLA0_DAT1022),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1022_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1022_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1022_HELP,

(OCLA0_DAT1023),2,Type=RSL,OCLA,OCLA_OCLA0_DAT1023_HELP
T,Reserved-Reserved,1,26,Hex,7,OCLA_OCLA0_DAT1023_HELP,
T,ENTRY-Captured entry. Data is in the format described by OCLA_CAP_DAT_S or OCLA_CAP_CTL_S.,27,38,Hex,10,OCLA_OCLA0_DAT1023_HELP,

(OCLA0_DAT_POP),5,Type=RSL,OCLA,OCLA_OCLA0_DAT_POP_HELP
O,VALID-Valid entry. Indicates the FIFO contains data and equivalent to OCLA()_FIFO_DEPTH[DEPTH] != 0.,Enable,Disable,1,1,OCLA_OCLA0_DAT_POP_HELP,
O,TRIG-Internal trigger set. Equivalent to OCLA()_STATE_INT[TRIG].,Enable,Disable,2,1,OCLA_OCLA0_DAT_POP_HELP,
O,WMARK-Internal buffer watermark reached. Equivalent to OCLA()_STATE_INT[WMARK].,Enable,Disable,3,1,OCLA_OCLA0_DAT_POP_HELP,
T,Reserved-Reserved,4,23,Hex,6,OCLA_OCLA0_DAT_POP_HELP,
T,ENTRY-Captured entry. If [VALID] is set has read side effect of unloading data by decrementing,27,38,Hex,10,OCLA_OCLA0_DAT_POP_HELP,

(OCLA0_ECO),2,Added in pass 2.,OCLA,OCLA_OCLA0_ECO_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_ECO_HELP,
T,ECO_RW-N/A,33,32,Hex,8,OCLA_OCLA0_ECO_HELP,

(OCLA0_FIFO_DEPTH),2,Type=RSL,OCLA,OCLA_OCLA0_FIFO_DEPTH_HELP
T,Reserved-Reserved,1,48,Hex,12,OCLA_OCLA0_FIFO_DEPTH_HELP,
T,DEPTH-Current capture FIFO depth in 36=bit words.,49,16,Hex,4,OCLA_OCLA0_FIFO_DEPTH_HELP,

(OCLA0_FIFO_LIMIT),4,Type=RSL,OCLA,OCLA_OCLA0_FIFO_LIMIT_HELP
T,OVERFULL-Stop level. When OCLA()_FIFO_DEPTH > [OVERFULL] stop capturing and set,1,16,Hex,4,OCLA_OCLA0_FIFO_LIMIT_HELP,
T,DDR-DDR level. When OCLA()_FIFO_DEPTH > [DDR] FIFO entries will be removed packed into a,17,16,Hex,4,OCLA_OCLA0_FIFO_LIMIT_HELP,
T,BP-Backpressure level. When OCLA()_FIFO_DEPTH > [BP] OCLA will signal backpressure to,33,16,Hex,4,OCLA_OCLA0_FIFO_LIMIT_HELP,
T,WMARK-Interrupt watermark level. When OCLA()_FIFO_DEPTH > [WMARK] OCLA will set,49,16,Hex,4,OCLA_OCLA0_FIFO_LIMIT_HELP,

(OCLA0_FIFO_TAIL),2,Type=RSL,OCLA,OCLA_OCLA0_FIFO_TAIL_HELP
T,Reserved-Reserved,1,48,Hex,12,OCLA_OCLA0_FIFO_TAIL_HELP,
T,TAIL-Address last written into entry FIFO.,49,16,Hex,4,OCLA_OCLA0_FIFO_TAIL_HELP,

(OCLA0_FIFO_TRIG),3,Type=RSL,OCLA,OCLA_OCLA0_FIFO_TRIG_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_FIFO_TRIG_HELP,
T,LIMIT-Post=trigger number of entries to collect before stopping collection. If zero collection,33,16,Hex,4,OCLA_OCLA0_FIFO_TRIG_HELP,
T,CNT-Number of entries collected since trigger. Cleared when OCLA()_STATE_INT[TRIG] clear.,49,16,Hex,4,OCLA_OCLA0_FIFO_TRIG_HELP,

(OCLA0_FIFO_WRAP),2,Type=RSL,OCLA,OCLA_OCLA0_FIFO_WRAP_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_FIFO_WRAP_HELP,
T,WRAPS-Number of times FIFO has wrapped since trigger.,33,32,Hex,8,OCLA_OCLA0_FIFO_WRAP_HELP,

(OCLA0_GEN_CTL),6,Type=RSL,OCLA,OCLA_OCLA0_GEN_CTL_HELP
T,Reserved-Reserved,1,57,Hex,15,OCLA_OCLA0_GEN_CTL_HELP,
T,MCDTRIG-Enable MCD triggering. For each bit corresponding to the three MCDs:,58,3,Hex,1,OCLA_OCLA0_GEN_CTL_HELP,
O,EXTEN-Enable external triggering.,Enable,Disable,61,1,OCLA_OCLA0_GEN_CTL_HELP,
O,DEN-Enable data bus and counter clocking. When set the OCLA inbound data bus may be used and,Enable,Disable,62,1,OCLA_OCLA0_GEN_CTL_HELP,
O,STT-Store to DDR directly bypassing L2 cache.,Enable,Disable,63,1,OCLA_OCLA0_GEN_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,OCLA_OCLA0_GEN_CTL_HELP,

(OCLA0_MAT000_COUNT),2,Type=RSL,OCLA,OCLA_OCLA0_MAT000_COUNT_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_MAT000_COUNT_HELP,
T,COUNT-Current counter value. Note software must reset this to zero (or the appropriate count),33,32,Hex,8,OCLA_OCLA0_MAT000_COUNT_HELP,

(OCLA0_MAT001_COUNT),2,Type=RSL,OCLA,OCLA_OCLA0_MAT001_COUNT_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_MAT001_COUNT_HELP,
T,COUNT-Current counter value. Note software must reset this to zero (or the appropriate count),33,32,Hex,8,OCLA_OCLA0_MAT001_COUNT_HELP,

(OCLA0_MAT002_COUNT),2,Type=RSL,OCLA,OCLA_OCLA0_MAT002_COUNT_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_MAT002_COUNT_HELP,
T,COUNT-Current counter value. Note software must reset this to zero (or the appropriate count),33,32,Hex,8,OCLA_OCLA0_MAT002_COUNT_HELP,

(OCLA0_MAT003_COUNT),2,Type=RSL,OCLA,OCLA_OCLA0_MAT003_COUNT_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_MAT003_COUNT_HELP,
T,COUNT-Current counter value. Note software must reset this to zero (or the appropriate count),33,32,Hex,8,OCLA_OCLA0_MAT003_COUNT_HELP,

(OCLA0_MAT000_CTL),4,Type=RSL,OCLA,OCLA_OCLA0_MAT000_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,OCLA_OCLA0_MAT000_CTL_HELP,
O,FSM_CTR-What output matcher provides to FSM:,Enable,Disable,57,1,OCLA_OCLA0_MAT000_CTL_HELP,
O,INC_MATCH-Increment OCLA()_MAT()_COUNT counter automatically on each match.,Enable,Disable,58,1,OCLA_OCLA0_MAT000_CTL_HELP,
T,SHIFT-Right rotation amount to apply to data loaded into OCLA()_MAT()_VALUE(),59,6,Hex,2,OCLA_OCLA0_MAT000_CTL_HELP,

(OCLA0_MAT001_CTL),4,Type=RSL,OCLA,OCLA_OCLA0_MAT001_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,OCLA_OCLA0_MAT001_CTL_HELP,
O,FSM_CTR-What output matcher provides to FSM:,Enable,Disable,57,1,OCLA_OCLA0_MAT001_CTL_HELP,
O,INC_MATCH-Increment OCLA()_MAT()_COUNT counter automatically on each match.,Enable,Disable,58,1,OCLA_OCLA0_MAT001_CTL_HELP,
T,SHIFT-Right rotation amount to apply to data loaded into OCLA()_MAT()_VALUE(),59,6,Hex,2,OCLA_OCLA0_MAT001_CTL_HELP,

(OCLA0_MAT002_CTL),4,Type=RSL,OCLA,OCLA_OCLA0_MAT002_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,OCLA_OCLA0_MAT002_CTL_HELP,
O,FSM_CTR-What output matcher provides to FSM:,Enable,Disable,57,1,OCLA_OCLA0_MAT002_CTL_HELP,
O,INC_MATCH-Increment OCLA()_MAT()_COUNT counter automatically on each match.,Enable,Disable,58,1,OCLA_OCLA0_MAT002_CTL_HELP,
T,SHIFT-Right rotation amount to apply to data loaded into OCLA()_MAT()_VALUE(),59,6,Hex,2,OCLA_OCLA0_MAT002_CTL_HELP,

(OCLA0_MAT003_CTL),4,Type=RSL,OCLA,OCLA_OCLA0_MAT003_CTL_HELP
T,Reserved-Reserved,1,56,Hex,14,OCLA_OCLA0_MAT003_CTL_HELP,
O,FSM_CTR-What output matcher provides to FSM:,Enable,Disable,57,1,OCLA_OCLA0_MAT003_CTL_HELP,
O,INC_MATCH-Increment OCLA()_MAT()_COUNT counter automatically on each match.,Enable,Disable,58,1,OCLA_OCLA0_MAT003_CTL_HELP,
T,SHIFT-Right rotation amount to apply to data loaded into OCLA()_MAT()_VALUE(),59,6,Hex,2,OCLA_OCLA0_MAT003_CTL_HELP,

(OCLA0_MAT000_THRESH),2,Type=RSL,OCLA,OCLA_OCLA0_MAT000_THRESH_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_MAT000_THRESH_HELP,
T,THRESH-Counter threshold value. Compared against OCLA()_MAT()_COUNT to assert matcher,33,32,Hex,8,OCLA_OCLA0_MAT000_THRESH_HELP,

(OCLA0_MAT001_THRESH),2,Type=RSL,OCLA,OCLA_OCLA0_MAT001_THRESH_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_MAT001_THRESH_HELP,
T,THRESH-Counter threshold value. Compared against OCLA()_MAT()_COUNT to assert matcher,33,32,Hex,8,OCLA_OCLA0_MAT001_THRESH_HELP,

(OCLA0_MAT002_THRESH),2,Type=RSL,OCLA,OCLA_OCLA0_MAT002_THRESH_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_MAT002_THRESH_HELP,
T,THRESH-Counter threshold value. Compared against OCLA()_MAT()_COUNT to assert matcher,33,32,Hex,8,OCLA_OCLA0_MAT002_THRESH_HELP,

(OCLA0_MAT003_THRESH),2,Type=RSL,OCLA,OCLA_OCLA0_MAT003_THRESH_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_MAT003_THRESH_HELP,
T,THRESH-Counter threshold value. Compared against OCLA()_MAT()_COUNT to assert matcher,33,32,Hex,8,OCLA_OCLA0_MAT003_THRESH_HELP,

(OCLA0_RAW000),2,Type=RSL,OCLA,OCLA_OCLA0_RAW000_HELP
T,Reserved-Reserved,1,28,Hex,7,OCLA_OCLA0_RAW000_HELP,
T,RAW-Raw value of debug bus input signals into OCLA.,29,36,Hex,9,OCLA_OCLA0_RAW000_HELP,

(OCLA0_RAW001),2,Type=RSL,OCLA,OCLA_OCLA0_RAW001_HELP
T,Reserved-Reserved,1,28,Hex,7,OCLA_OCLA0_RAW001_HELP,
T,RAW-Raw value of debug bus input signals into OCLA.,29,36,Hex,9,OCLA_OCLA0_RAW001_HELP,

(OCLA0_SFT_RST),2,Type=RSL,OCLA,OCLA_OCLA0_SFT_RST_HELP
T,Reserved-Reserved,1,63,Hex,16,OCLA_OCLA0_SFT_RST_HELP,
O,RESET-Reset. When written with one reset OCLA excluding the RSL interface. Software,Enable,Disable,64,1,OCLA_OCLA0_SFT_RST_HELP,

(OCLA0_STACK_BASE),3,Type=RSL,OCLA,OCLA_OCLA0_STACK_BASE_HELP
T,Reserved-Reserved,1,22,Hex,6,OCLA_OCLA0_STACK_BASE_HELP,
T,PTR-Memory address for base of overflow stack. This address must be on the local node in a OCI system.,23,35,Hex,9,OCLA_OCLA0_STACK_BASE_HELP,
T,Reserved-Reserved,58,7,Hex,2,OCLA_OCLA0_STACK_BASE_HELP,

(OCLA0_STACK_CUR),3,Type=RSL,OCLA,OCLA_OCLA0_STACK_CUR_HELP
T,Reserved-Reserved,1,22,Hex,6,OCLA_OCLA0_STACK_CUR_HELP,
T,PTR-Next address to write for overflow stack. This address must be on the local node in a OCI,23,35,Hex,9,OCLA_OCLA0_STACK_CUR_HELP,
T,Reserved-Reserved,58,7,Hex,2,OCLA_OCLA0_STACK_CUR_HELP,

(OCLA0_STACK_STORE_CNT),2,Type=RSL,OCLA,OCLA_OCLA0_STACK_STORE_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_STACK_STORE_CNT_HELP,
T,STORES-Number of cache line stores sent to memory subsystem. Not cleared by hardware.,33,32,Hex,8,OCLA_OCLA0_STACK_STORE_CNT_HELP,

(OCLA0_STACK_TOP),3,Type=RSL,OCLA,OCLA_OCLA0_STACK_TOP_HELP
T,Reserved-Reserved,1,22,Hex,6,OCLA_OCLA0_STACK_TOP_HELP,
T,PTR-Memory address for top of overflow stack plus one. This address must be on the local node,23,35,Hex,9,OCLA_OCLA0_STACK_TOP_HELP,
T,Reserved-Reserved,58,7,Hex,2,OCLA_OCLA0_STACK_TOP_HELP,

(OCLA0_STACK_WRAP),2,Type=RSL,OCLA,OCLA_OCLA0_STACK_WRAP_HELP
T,Reserved-Reserved,1,32,Hex,8,OCLA_OCLA0_STACK_WRAP_HELP,
T,WRAPS-Number of times stack has been reset to OCLA()_STACK_BASE since trigger. Cleared when,33,32,Hex,8,OCLA_OCLA0_STACK_WRAP_HELP,

(OCLA0_STAGE000),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE000_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE000_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE000_HELP,

(OCLA0_STAGE001),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE001_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE001_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE001_HELP,

(OCLA0_STAGE002),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE002_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE002_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE002_HELP,

(OCLA0_STAGE003),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE003_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE003_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE003_HELP,

(OCLA0_STAGE004),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE004_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE004_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE004_HELP,

(OCLA0_STAGE005),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE005_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE005_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE005_HELP,

(OCLA0_STAGE006),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE006_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE006_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE006_HELP,

(OCLA0_STAGE007),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE007_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE007_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE007_HELP,

(OCLA0_STAGE008),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE008_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE008_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE008_HELP,

(OCLA0_STAGE009),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE009_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE009_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE009_HELP,

(OCLA0_STAGE010),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE010_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE010_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE010_HELP,

(OCLA0_STAGE011),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE011_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE011_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE011_HELP,

(OCLA0_STAGE012),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE012_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE012_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE012_HELP,

(OCLA0_STAGE013),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE013_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE013_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE013_HELP,

(OCLA0_STAGE014),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE014_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE014_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE014_HELP,

(OCLA0_STAGE015),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE015_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE015_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE015_HELP,

(OCLA0_STAGE016),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE016_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE016_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE016_HELP,

(OCLA0_STAGE017),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE017_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE017_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE017_HELP,

(OCLA0_STAGE018),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE018_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE018_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE018_HELP,

(OCLA0_STAGE019),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE019_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE019_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE019_HELP,

(OCLA0_STAGE020),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE020_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE020_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE020_HELP,

(OCLA0_STAGE021),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE021_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE021_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE021_HELP,

(OCLA0_STAGE022),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE022_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE022_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE022_HELP,

(OCLA0_STAGE023),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE023_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE023_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE023_HELP,

(OCLA0_STAGE024),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE024_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE024_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE024_HELP,

(OCLA0_STAGE025),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE025_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE025_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE025_HELP,

(OCLA0_STAGE026),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE026_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE026_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE026_HELP,

(OCLA0_STAGE027),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE027_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE027_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE027_HELP,

(OCLA0_STAGE028),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE028_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE028_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE028_HELP,

(OCLA0_STAGE029),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE029_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE029_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE029_HELP,

(OCLA0_STAGE030),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE030_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE030_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE030_HELP,

(OCLA0_STAGE031),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE031_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE031_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE031_HELP,

(OCLA0_STAGE032),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE032_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE032_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE032_HELP,

(OCLA0_STAGE033),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE033_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE033_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE033_HELP,

(OCLA0_STAGE034),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE034_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE034_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE034_HELP,

(OCLA0_STAGE035),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE035_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE035_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE035_HELP,

(OCLA0_STAGE036),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE036_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE036_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE036_HELP,

(OCLA0_STAGE037),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE037_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE037_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE037_HELP,

(OCLA0_STAGE038),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE038_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE038_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE038_HELP,

(OCLA0_STAGE039),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE039_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE039_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE039_HELP,

(OCLA0_STAGE040),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE040_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE040_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE040_HELP,

(OCLA0_STAGE041),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE041_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE041_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE041_HELP,

(OCLA0_STAGE042),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE042_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE042_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE042_HELP,

(OCLA0_STAGE043),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE043_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE043_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE043_HELP,

(OCLA0_STAGE044),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE044_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE044_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE044_HELP,

(OCLA0_STAGE045),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE045_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE045_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE045_HELP,

(OCLA0_STAGE046),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE046_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE046_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE046_HELP,

(OCLA0_STAGE047),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE047_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE047_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE047_HELP,

(OCLA0_STAGE048),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE048_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE048_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE048_HELP,

(OCLA0_STAGE049),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE049_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE049_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE049_HELP,

(OCLA0_STAGE050),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE050_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE050_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE050_HELP,

(OCLA0_STAGE051),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE051_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE051_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE051_HELP,

(OCLA0_STAGE052),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE052_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE052_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE052_HELP,

(OCLA0_STAGE053),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE053_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE053_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE053_HELP,

(OCLA0_STAGE054),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE054_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE054_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE054_HELP,

(OCLA0_STAGE055),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE055_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE055_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE055_HELP,

(OCLA0_STAGE056),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE056_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE056_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE056_HELP,

(OCLA0_STAGE057),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE057_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE057_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE057_HELP,

(OCLA0_STAGE058),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE058_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE058_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE058_HELP,

(OCLA0_STAGE059),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE059_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE059_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE059_HELP,

(OCLA0_STAGE060),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE060_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE060_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE060_HELP,

(OCLA0_STAGE061),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE061_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE061_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE061_HELP,

(OCLA0_STAGE062),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE062_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE062_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE062_HELP,

(OCLA0_STAGE063),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE063_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE063_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE063_HELP,

(OCLA0_STAGE064),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE064_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE064_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE064_HELP,

(OCLA0_STAGE065),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE065_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE065_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE065_HELP,

(OCLA0_STAGE066),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE066_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE066_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE066_HELP,

(OCLA0_STAGE067),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE067_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE067_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE067_HELP,

(OCLA0_STAGE068),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE068_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE068_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE068_HELP,

(OCLA0_STAGE069),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE069_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE069_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE069_HELP,

(OCLA0_STAGE070),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE070_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE070_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE070_HELP,

(OCLA0_STAGE071),2,Type=RSL,OCLA,OCLA_OCLA0_STAGE071_HELP
T,Reserved-Reserved,1,61,Hex,16,OCLA_OCLA0_STAGE071_HELP,
T,DLY-Cycles of delay staging to apply to corresponding input bit.,62,3,Hex,1,OCLA_OCLA0_STAGE071_HELP,

(OCLA0_STATE_INT),19,Type=RSL,OCLA,OCLA_OCLA0_STATE_INT_HELP
T,FSM1_STATE-FSM1 current state.,1,4,Hex,1,OCLA_OCLA0_STATE_INT_HELP,
T,FSM0_STATE-FSM0 current state.,5,4,Hex,1,OCLA_OCLA0_STATE_INT_HELP,
T,Reserved-Reserved,9,20,Hex,5,OCLA_OCLA0_STATE_INT_HELP,
O,FSM1_RST-FSM1 hold in state zero. Writing one to OCLA()_STATE_SET[FSM1_RST] sets this bit and,Enable,Disable,29,1,OCLA_OCLA0_STATE_INT_HELP,
O,FSM0_RST-FSM0 hold in state zero. Writing one to OCLA()_STATE_SET[FSM0_RST] sets this bit and,Enable,Disable,30,1,OCLA_OCLA0_STATE_INT_HELP,
O,FSM1_ENA-FSM1 sequencing enabled.,Enable,Disable,31,1,OCLA_OCLA0_STATE_INT_HELP,
O,FSM0_ENA-FSM0 sequencing enabled.,Enable,Disable,32,1,OCLA_OCLA0_STATE_INT_HELP,
T,Reserved-Reserved,33,13,Hex,4,OCLA_OCLA0_STATE_INT_HELP,
O,DDRFULL-DDR buffer wrapped. Asserted when OCLA()_STACK_CUR has wrapped and been re=initialized,Enable,Disable,46,1,OCLA_OCLA0_STATE_INT_HELP,
O,WMARK-Internal buffer watermark reached. Asserted when OCLA()_FIFO_DEPTH >,Enable,Disable,47,1,OCLA_OCLA0_STATE_INT_HELP,
O,OVERFULL-Capture ended due to FIFO overflow. Asserted when OCLA()_FIFO_DEPTH >,Enable,Disable,48,1,OCLA_OCLA0_STATE_INT_HELP,
O,TRIGFULL-Capture ended due to buffer full. Asserted when OCLA()_FIFO_TRIG[LIMIT] >=,Enable,Disable,49,1,OCLA_OCLA0_STATE_INT_HELP,
O,CAPTURED-Capture started. Asserted when the first capture is made. Informational only; often masked.,Enable,Disable,50,1,OCLA_OCLA0_STATE_INT_HELP,
O,FSM1_INT-FSM1 interrupt requested.,Enable,Disable,51,1,OCLA_OCLA0_STATE_INT_HELP,
O,FSM0_INT-FSM0 interrupt requested.,Enable,Disable,52,1,OCLA_OCLA0_STATE_INT_HELP,
T,MCD-Multichip Debug (MCD0..2) set. Asserted on MCD received from another coprocessor or code,53,3,Hex,1,OCLA_OCLA0_STATE_INT_HELP,
O,TRIG-Internal trigger set. Asserted on FSM internal trigger request or W1S to OCLA()_STATE_SET[TRIG].,Enable,Disable,56,1,OCLA_OCLA0_STATE_INT_HELP,
T,Reserved-Reserved,57,4,Hex,1,OCLA_OCLA0_STATE_INT_HELP,
T,OVFL-Match counter has overflowed. Asserted when OCLA()_MAT()_COUNT >=,61,4,Hex,1,OCLA_OCLA0_STATE_INT_HELP,

(OCLA0_STATE_SET),19,This register reads identically to OCLA()_STATE_INT but allows R/W1S instead of R/W1C access.,OCLA,OCLA_OCLA0_STATE_SET_HELP
T,FSM1_STATE-See OCLA()_STATE_INT[FSM1_STATE].,1,4,Hex,1,OCLA_OCLA0_STATE_SET_HELP,
T,FSM0_STATE-See OCLA()_STATE_INT[FSM0_STATE].,5,4,Hex,1,OCLA_OCLA0_STATE_SET_HELP,
T,Reserved-Reserved,9,20,Hex,5,OCLA_OCLA0_STATE_SET_HELP,
O,FSM1_RST-See OCLA()_STATE_INT[FSM1_RST].,Enable,Disable,29,1,OCLA_OCLA0_STATE_SET_HELP,
O,FSM0_RST-See OCLA()_STATE_INT[FSM0_RST].,Enable,Disable,30,1,OCLA_OCLA0_STATE_SET_HELP,
O,FSM1_ENA-See OCLA()_STATE_INT[FSM1_ENA].,Enable,Disable,31,1,OCLA_OCLA0_STATE_SET_HELP,
O,FSM0_ENA-See OCLA()_STATE_INT[FSM0_ENA].,Enable,Disable,32,1,OCLA_OCLA0_STATE_SET_HELP,
T,Reserved-Reserved,33,13,Hex,4,OCLA_OCLA0_STATE_SET_HELP,
O,DDRFULL-See OCLA()_STATE_INT[DDRFULL].,Enable,Disable,46,1,OCLA_OCLA0_STATE_SET_HELP,
O,WMARK-See OCLA()_STATE_INT[WMARK].,Enable,Disable,47,1,OCLA_OCLA0_STATE_SET_HELP,
O,OVERFULL-See OCLA()_STATE_INT[OVERFULL].,Enable,Disable,48,1,OCLA_OCLA0_STATE_SET_HELP,
O,TRIGFULL-See OCLA()_STATE_INT[TRIGFULL].,Enable,Disable,49,1,OCLA_OCLA0_STATE_SET_HELP,
O,CAPTURED-See OCLA()_STATE_INT[CAPTURED].,Enable,Disable,50,1,OCLA_OCLA0_STATE_SET_HELP,
O,FSM1_INT-See OCLA()_STATE_INT[FSM1_INT].,Enable,Disable,51,1,OCLA_OCLA0_STATE_SET_HELP,
O,FSM0_INT-See OCLA()_STATE_INT[FSM0_INT].,Enable,Disable,52,1,OCLA_OCLA0_STATE_SET_HELP,
T,MCD-See OCLA()_STATE_INT[MCD].,53,3,Hex,1,OCLA_OCLA0_STATE_SET_HELP,
O,TRIG-See OCLA()_STATE_INT[TRIG].,Enable,Disable,56,1,OCLA_OCLA0_STATE_SET_HELP,
T,Reserved-Reserved,57,4,Hex,1,OCLA_OCLA0_STATE_SET_HELP,
T,OVFL-See OCLA()_STATE_INT[OVFL].,61,4,Hex,1,OCLA_OCLA0_STATE_SET_HELP,

(OCLA0_TIME),1,Type=RSL,OCLA,OCLA_OCLA0_TIME_HELP
T,CYCLE-Current time as free running counter. Loaded into captured control packets.,1,64,Hex,16,OCLA_OCLA0_TIME_HELP,

(PCM0_DMA_CFG),12,Type=NCB,PCM,PCM_PCM0_DMA_CFG_HELP
O,RDPEND-If 0 no L2C read responses pending,Enable,Disable,1,1,PCM_PCM0_DMA_CFG_HELP,
T,Reserved-Reserved,2,9,Hex,3,PCM_PCM0_DMA_CFG_HELP,
T,RXSLOTS-Number of 8=bit slots to receive per frame,11,10,Hex,3,PCM_PCM0_DMA_CFG_HELP,
T,Reserved-Reserved,21,2,Hex,1,PCM_PCM0_DMA_CFG_HELP,
T,TXSLOTS-Number of 8=bit slots to transmit per frame,23,10,Hex,3,PCM_PCM0_DMA_CFG_HELP,
T,Reserved-Reserved,33,2,Hex,1,PCM_PCM0_DMA_CFG_HELP,
T,RXST-Number of frame writes for interrupt,35,10,Hex,3,PCM_PCM0_DMA_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PCM_PCM0_DMA_CFG_HELP,
O,USELDT-If 0 use LDI command to read from L2C,Enable,Disable,46,1,PCM_PCM0_DMA_CFG_HELP,
T,TXRD-Number of frame reads for interrupt,47,10,Hex,3,PCM_PCM0_DMA_CFG_HELP,
T,FETCHSIZ-FETCHSIZ+1 timeslots are read when threshold is,57,4,Hex,1,PCM_PCM0_DMA_CFG_HELP,
T,THRESH-If number of bytes remaining in the DMA fifo is <=,61,4,Hex,1,PCM_PCM0_DMA_CFG_HELP,

(PCM1_DMA_CFG),12,Type=NCB,PCM,PCM_PCM1_DMA_CFG_HELP
O,RDPEND-If 0 no L2C read responses pending,Enable,Disable,1,1,PCM_PCM1_DMA_CFG_HELP,
T,Reserved-Reserved,2,9,Hex,3,PCM_PCM1_DMA_CFG_HELP,
T,RXSLOTS-Number of 8=bit slots to receive per frame,11,10,Hex,3,PCM_PCM1_DMA_CFG_HELP,
T,Reserved-Reserved,21,2,Hex,1,PCM_PCM1_DMA_CFG_HELP,
T,TXSLOTS-Number of 8=bit slots to transmit per frame,23,10,Hex,3,PCM_PCM1_DMA_CFG_HELP,
T,Reserved-Reserved,33,2,Hex,1,PCM_PCM1_DMA_CFG_HELP,
T,RXST-Number of frame writes for interrupt,35,10,Hex,3,PCM_PCM1_DMA_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PCM_PCM1_DMA_CFG_HELP,
O,USELDT-If 0 use LDI command to read from L2C,Enable,Disable,46,1,PCM_PCM1_DMA_CFG_HELP,
T,TXRD-Number of frame reads for interrupt,47,10,Hex,3,PCM_PCM1_DMA_CFG_HELP,
T,FETCHSIZ-FETCHSIZ+1 timeslots are read when threshold is,57,4,Hex,1,PCM_PCM1_DMA_CFG_HELP,
T,THRESH-If number of bytes remaining in the DMA fifo is <=,61,4,Hex,1,PCM_PCM1_DMA_CFG_HELP,

(PCM2_DMA_CFG),12,Type=NCB,PCM,PCM_PCM2_DMA_CFG_HELP
O,RDPEND-If 0 no L2C read responses pending,Enable,Disable,1,1,PCM_PCM2_DMA_CFG_HELP,
T,Reserved-Reserved,2,9,Hex,3,PCM_PCM2_DMA_CFG_HELP,
T,RXSLOTS-Number of 8=bit slots to receive per frame,11,10,Hex,3,PCM_PCM2_DMA_CFG_HELP,
T,Reserved-Reserved,21,2,Hex,1,PCM_PCM2_DMA_CFG_HELP,
T,TXSLOTS-Number of 8=bit slots to transmit per frame,23,10,Hex,3,PCM_PCM2_DMA_CFG_HELP,
T,Reserved-Reserved,33,2,Hex,1,PCM_PCM2_DMA_CFG_HELP,
T,RXST-Number of frame writes for interrupt,35,10,Hex,3,PCM_PCM2_DMA_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PCM_PCM2_DMA_CFG_HELP,
O,USELDT-If 0 use LDI command to read from L2C,Enable,Disable,46,1,PCM_PCM2_DMA_CFG_HELP,
T,TXRD-Number of frame reads for interrupt,47,10,Hex,3,PCM_PCM2_DMA_CFG_HELP,
T,FETCHSIZ-FETCHSIZ+1 timeslots are read when threshold is,57,4,Hex,1,PCM_PCM2_DMA_CFG_HELP,
T,THRESH-If number of bytes remaining in the DMA fifo is <=,61,4,Hex,1,PCM_PCM2_DMA_CFG_HELP,

(PCM3_DMA_CFG),12,Type=NCB,PCM,PCM_PCM3_DMA_CFG_HELP
O,RDPEND-If 0 no L2C read responses pending,Enable,Disable,1,1,PCM_PCM3_DMA_CFG_HELP,
T,Reserved-Reserved,2,9,Hex,3,PCM_PCM3_DMA_CFG_HELP,
T,RXSLOTS-Number of 8=bit slots to receive per frame,11,10,Hex,3,PCM_PCM3_DMA_CFG_HELP,
T,Reserved-Reserved,21,2,Hex,1,PCM_PCM3_DMA_CFG_HELP,
T,TXSLOTS-Number of 8=bit slots to transmit per frame,23,10,Hex,3,PCM_PCM3_DMA_CFG_HELP,
T,Reserved-Reserved,33,2,Hex,1,PCM_PCM3_DMA_CFG_HELP,
T,RXST-Number of frame writes for interrupt,35,10,Hex,3,PCM_PCM3_DMA_CFG_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PCM_PCM3_DMA_CFG_HELP,
O,USELDT-If 0 use LDI command to read from L2C,Enable,Disable,46,1,PCM_PCM3_DMA_CFG_HELP,
T,TXRD-Number of frame reads for interrupt,47,10,Hex,3,PCM_PCM3_DMA_CFG_HELP,
T,FETCHSIZ-FETCHSIZ+1 timeslots are read when threshold is,57,4,Hex,1,PCM_PCM3_DMA_CFG_HELP,
T,THRESH-If number of bytes remaining in the DMA fifo is <=,61,4,Hex,1,PCM_PCM3_DMA_CFG_HELP,

(PCM0_INT_ENA),9,Type=NCB,PCM,PCM_PCM0_INT_ENA_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM0_INT_ENA_HELP,
O,RXOVF-Enable interrupt if RX byte overflows,Enable,Disable,57,1,PCM_PCM0_INT_ENA_HELP,
O,TXEMPTY-Enable interrupt on TX byte empty,Enable,Disable,58,1,PCM_PCM0_INT_ENA_HELP,
O,TXRD-Enable DMA engine frame read interrupts,Enable,Disable,59,1,PCM_PCM0_INT_ENA_HELP,
O,TXWRAP-Enable TX region wrap interrupts,Enable,Disable,60,1,PCM_PCM0_INT_ENA_HELP,
O,RXST-Enable DMA engine frame store interrupts,Enable,Disable,61,1,PCM_PCM0_INT_ENA_HELP,
O,RXWRAP-Enable RX region wrap interrupts,Enable,Disable,62,1,PCM_PCM0_INT_ENA_HELP,
O,FSYNCEXTRA-Enable FSYNC extra interrupts,Enable,Disable,63,1,PCM_PCM0_INT_ENA_HELP,
O,FSYNCMISSED-Enable FSYNC missed interrupts,Enable,Disable,64,1,PCM_PCM0_INT_ENA_HELP,

(PCM1_INT_ENA),9,Type=NCB,PCM,PCM_PCM1_INT_ENA_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM1_INT_ENA_HELP,
O,RXOVF-Enable interrupt if RX byte overflows,Enable,Disable,57,1,PCM_PCM1_INT_ENA_HELP,
O,TXEMPTY-Enable interrupt on TX byte empty,Enable,Disable,58,1,PCM_PCM1_INT_ENA_HELP,
O,TXRD-Enable DMA engine frame read interrupts,Enable,Disable,59,1,PCM_PCM1_INT_ENA_HELP,
O,TXWRAP-Enable TX region wrap interrupts,Enable,Disable,60,1,PCM_PCM1_INT_ENA_HELP,
O,RXST-Enable DMA engine frame store interrupts,Enable,Disable,61,1,PCM_PCM1_INT_ENA_HELP,
O,RXWRAP-Enable RX region wrap interrupts,Enable,Disable,62,1,PCM_PCM1_INT_ENA_HELP,
O,FSYNCEXTRA-Enable FSYNC extra interrupts,Enable,Disable,63,1,PCM_PCM1_INT_ENA_HELP,
O,FSYNCMISSED-Enable FSYNC missed interrupts,Enable,Disable,64,1,PCM_PCM1_INT_ENA_HELP,

(PCM2_INT_ENA),9,Type=NCB,PCM,PCM_PCM2_INT_ENA_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM2_INT_ENA_HELP,
O,RXOVF-Enable interrupt if RX byte overflows,Enable,Disable,57,1,PCM_PCM2_INT_ENA_HELP,
O,TXEMPTY-Enable interrupt on TX byte empty,Enable,Disable,58,1,PCM_PCM2_INT_ENA_HELP,
O,TXRD-Enable DMA engine frame read interrupts,Enable,Disable,59,1,PCM_PCM2_INT_ENA_HELP,
O,TXWRAP-Enable TX region wrap interrupts,Enable,Disable,60,1,PCM_PCM2_INT_ENA_HELP,
O,RXST-Enable DMA engine frame store interrupts,Enable,Disable,61,1,PCM_PCM2_INT_ENA_HELP,
O,RXWRAP-Enable RX region wrap interrupts,Enable,Disable,62,1,PCM_PCM2_INT_ENA_HELP,
O,FSYNCEXTRA-Enable FSYNC extra interrupts,Enable,Disable,63,1,PCM_PCM2_INT_ENA_HELP,
O,FSYNCMISSED-Enable FSYNC missed interrupts,Enable,Disable,64,1,PCM_PCM2_INT_ENA_HELP,

(PCM3_INT_ENA),9,Type=NCB,PCM,PCM_PCM3_INT_ENA_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM3_INT_ENA_HELP,
O,RXOVF-Enable interrupt if RX byte overflows,Enable,Disable,57,1,PCM_PCM3_INT_ENA_HELP,
O,TXEMPTY-Enable interrupt on TX byte empty,Enable,Disable,58,1,PCM_PCM3_INT_ENA_HELP,
O,TXRD-Enable DMA engine frame read interrupts,Enable,Disable,59,1,PCM_PCM3_INT_ENA_HELP,
O,TXWRAP-Enable TX region wrap interrupts,Enable,Disable,60,1,PCM_PCM3_INT_ENA_HELP,
O,RXST-Enable DMA engine frame store interrupts,Enable,Disable,61,1,PCM_PCM3_INT_ENA_HELP,
O,RXWRAP-Enable RX region wrap interrupts,Enable,Disable,62,1,PCM_PCM3_INT_ENA_HELP,
O,FSYNCEXTRA-Enable FSYNC extra interrupts,Enable,Disable,63,1,PCM_PCM3_INT_ENA_HELP,
O,FSYNCMISSED-Enable FSYNC missed interrupts,Enable,Disable,64,1,PCM_PCM3_INT_ENA_HELP,

(PCM0_INT_SUM),9,Type=NCB,PCM,PCM_PCM0_INT_SUM_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM0_INT_SUM_HELP,
O,RXOVF-RX byte overflowed,Enable,Disable,57,1,PCM_PCM0_INT_SUM_HELP,
O,TXEMPTY-TX byte was empty when sampled,Enable,Disable,58,1,PCM_PCM0_INT_SUM_HELP,
O,TXRD-DMA engine frame read interrupt occurred,Enable,Disable,59,1,PCM_PCM0_INT_SUM_HELP,
O,TXWRAP-TX region wrap interrupt occurred,Enable,Disable,60,1,PCM_PCM0_INT_SUM_HELP,
O,RXST-DMA engine frame store interrupt occurred,Enable,Disable,61,1,PCM_PCM0_INT_SUM_HELP,
O,RXWRAP-RX region wrap interrupt occurred,Enable,Disable,62,1,PCM_PCM0_INT_SUM_HELP,
O,FSYNCEXTRA-FSYNC extra interrupt occurred,Enable,Disable,63,1,PCM_PCM0_INT_SUM_HELP,
O,FSYNCMISSED-FSYNC missed interrupt occurred,Enable,Disable,64,1,PCM_PCM0_INT_SUM_HELP,

(PCM1_INT_SUM),9,Type=NCB,PCM,PCM_PCM1_INT_SUM_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM1_INT_SUM_HELP,
O,RXOVF-RX byte overflowed,Enable,Disable,57,1,PCM_PCM1_INT_SUM_HELP,
O,TXEMPTY-TX byte was empty when sampled,Enable,Disable,58,1,PCM_PCM1_INT_SUM_HELP,
O,TXRD-DMA engine frame read interrupt occurred,Enable,Disable,59,1,PCM_PCM1_INT_SUM_HELP,
O,TXWRAP-TX region wrap interrupt occurred,Enable,Disable,60,1,PCM_PCM1_INT_SUM_HELP,
O,RXST-DMA engine frame store interrupt occurred,Enable,Disable,61,1,PCM_PCM1_INT_SUM_HELP,
O,RXWRAP-RX region wrap interrupt occurred,Enable,Disable,62,1,PCM_PCM1_INT_SUM_HELP,
O,FSYNCEXTRA-FSYNC extra interrupt occurred,Enable,Disable,63,1,PCM_PCM1_INT_SUM_HELP,
O,FSYNCMISSED-FSYNC missed interrupt occurred,Enable,Disable,64,1,PCM_PCM1_INT_SUM_HELP,

(PCM2_INT_SUM),9,Type=NCB,PCM,PCM_PCM2_INT_SUM_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM2_INT_SUM_HELP,
O,RXOVF-RX byte overflowed,Enable,Disable,57,1,PCM_PCM2_INT_SUM_HELP,
O,TXEMPTY-TX byte was empty when sampled,Enable,Disable,58,1,PCM_PCM2_INT_SUM_HELP,
O,TXRD-DMA engine frame read interrupt occurred,Enable,Disable,59,1,PCM_PCM2_INT_SUM_HELP,
O,TXWRAP-TX region wrap interrupt occurred,Enable,Disable,60,1,PCM_PCM2_INT_SUM_HELP,
O,RXST-DMA engine frame store interrupt occurred,Enable,Disable,61,1,PCM_PCM2_INT_SUM_HELP,
O,RXWRAP-RX region wrap interrupt occurred,Enable,Disable,62,1,PCM_PCM2_INT_SUM_HELP,
O,FSYNCEXTRA-FSYNC extra interrupt occurred,Enable,Disable,63,1,PCM_PCM2_INT_SUM_HELP,
O,FSYNCMISSED-FSYNC missed interrupt occurred,Enable,Disable,64,1,PCM_PCM2_INT_SUM_HELP,

(PCM3_INT_SUM),9,Type=NCB,PCM,PCM_PCM3_INT_SUM_HELP
T,Reserved-Reserved,1,56,Hex,14,PCM_PCM3_INT_SUM_HELP,
O,RXOVF-RX byte overflowed,Enable,Disable,57,1,PCM_PCM3_INT_SUM_HELP,
O,TXEMPTY-TX byte was empty when sampled,Enable,Disable,58,1,PCM_PCM3_INT_SUM_HELP,
O,TXRD-DMA engine frame read interrupt occurred,Enable,Disable,59,1,PCM_PCM3_INT_SUM_HELP,
O,TXWRAP-TX region wrap interrupt occurred,Enable,Disable,60,1,PCM_PCM3_INT_SUM_HELP,
O,RXST-DMA engine frame store interrupt occurred,Enable,Disable,61,1,PCM_PCM3_INT_SUM_HELP,
O,RXWRAP-RX region wrap interrupt occurred,Enable,Disable,62,1,PCM_PCM3_INT_SUM_HELP,
O,FSYNCEXTRA-FSYNC extra interrupt occurred,Enable,Disable,63,1,PCM_PCM3_INT_SUM_HELP,
O,FSYNCMISSED-FSYNC missed interrupt occurred,Enable,Disable,64,1,PCM_PCM3_INT_SUM_HELP,

(PCM0_RXADDR),2,Type=NCB,PCM,PCM_PCM0_RXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM0_RXADDR_HELP,
T,ADDR-Address of the next write to the receive memory,29,36,Hex,9,PCM_PCM0_RXADDR_HELP,

(PCM1_RXADDR),2,Type=NCB,PCM,PCM_PCM1_RXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM1_RXADDR_HELP,
T,ADDR-Address of the next write to the receive memory,29,36,Hex,9,PCM_PCM1_RXADDR_HELP,

(PCM2_RXADDR),2,Type=NCB,PCM,PCM_PCM2_RXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM2_RXADDR_HELP,
T,ADDR-Address of the next write to the receive memory,29,36,Hex,9,PCM_PCM2_RXADDR_HELP,

(PCM3_RXADDR),2,Type=NCB,PCM,PCM_PCM3_RXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM3_RXADDR_HELP,
T,ADDR-Address of the next write to the receive memory,29,36,Hex,9,PCM_PCM3_RXADDR_HELP,

(PCM0_RXCNT),2,Type=NCB,PCM,PCM_PCM0_RXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM0_RXCNT_HELP,
T,CNT-Number of superframes in receive memory region,49,16,Hex,4,PCM_PCM0_RXCNT_HELP,

(PCM1_RXCNT),2,Type=NCB,PCM,PCM_PCM1_RXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM1_RXCNT_HELP,
T,CNT-Number of superframes in receive memory region,49,16,Hex,4,PCM_PCM1_RXCNT_HELP,

(PCM2_RXCNT),2,Type=NCB,PCM,PCM_PCM2_RXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM2_RXCNT_HELP,
T,CNT-Number of superframes in receive memory region,49,16,Hex,4,PCM_PCM2_RXCNT_HELP,

(PCM3_RXCNT),2,Type=NCB,PCM,PCM_PCM3_RXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM3_RXCNT_HELP,
T,CNT-Number of superframes in receive memory region,49,16,Hex,4,PCM_PCM3_RXCNT_HELP,

(PCM0_RXMSK000),1,Type=NCB,PCM,PCM_PCM0_RXMSK000_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM0_RXMSK000_HELP,

(PCM0_RXMSK001),1,Type=NCB,PCM,PCM_PCM0_RXMSK001_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM0_RXMSK001_HELP,

(PCM0_RXMSK002),1,Type=NCB,PCM,PCM_PCM0_RXMSK002_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM0_RXMSK002_HELP,

(PCM0_RXMSK003),1,Type=NCB,PCM,PCM_PCM0_RXMSK003_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM0_RXMSK003_HELP,

(PCM0_RXMSK004),1,Type=NCB,PCM,PCM_PCM0_RXMSK004_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM0_RXMSK004_HELP,

(PCM0_RXMSK005),1,Type=NCB,PCM,PCM_PCM0_RXMSK005_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM0_RXMSK005_HELP,

(PCM0_RXMSK006),1,Type=NCB,PCM,PCM_PCM0_RXMSK006_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM0_RXMSK006_HELP,

(PCM0_RXMSK007),1,Type=NCB,PCM,PCM_PCM0_RXMSK007_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM0_RXMSK007_HELP,

(PCM1_RXMSK000),1,Type=NCB,PCM,PCM_PCM1_RXMSK000_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM1_RXMSK000_HELP,

(PCM1_RXMSK001),1,Type=NCB,PCM,PCM_PCM1_RXMSK001_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM1_RXMSK001_HELP,

(PCM1_RXMSK002),1,Type=NCB,PCM,PCM_PCM1_RXMSK002_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM1_RXMSK002_HELP,

(PCM1_RXMSK003),1,Type=NCB,PCM,PCM_PCM1_RXMSK003_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM1_RXMSK003_HELP,

(PCM1_RXMSK004),1,Type=NCB,PCM,PCM_PCM1_RXMSK004_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM1_RXMSK004_HELP,

(PCM1_RXMSK005),1,Type=NCB,PCM,PCM_PCM1_RXMSK005_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM1_RXMSK005_HELP,

(PCM1_RXMSK006),1,Type=NCB,PCM,PCM_PCM1_RXMSK006_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM1_RXMSK006_HELP,

(PCM1_RXMSK007),1,Type=NCB,PCM,PCM_PCM1_RXMSK007_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM1_RXMSK007_HELP,

(PCM2_RXMSK000),1,Type=NCB,PCM,PCM_PCM2_RXMSK000_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM2_RXMSK000_HELP,

(PCM2_RXMSK001),1,Type=NCB,PCM,PCM_PCM2_RXMSK001_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM2_RXMSK001_HELP,

(PCM2_RXMSK002),1,Type=NCB,PCM,PCM_PCM2_RXMSK002_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM2_RXMSK002_HELP,

(PCM2_RXMSK003),1,Type=NCB,PCM,PCM_PCM2_RXMSK003_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM2_RXMSK003_HELP,

(PCM2_RXMSK004),1,Type=NCB,PCM,PCM_PCM2_RXMSK004_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM2_RXMSK004_HELP,

(PCM2_RXMSK005),1,Type=NCB,PCM,PCM_PCM2_RXMSK005_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM2_RXMSK005_HELP,

(PCM2_RXMSK006),1,Type=NCB,PCM,PCM_PCM2_RXMSK006_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM2_RXMSK006_HELP,

(PCM2_RXMSK007),1,Type=NCB,PCM,PCM_PCM2_RXMSK007_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM2_RXMSK007_HELP,

(PCM3_RXMSK000),1,Type=NCB,PCM,PCM_PCM3_RXMSK000_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM3_RXMSK000_HELP,

(PCM3_RXMSK001),1,Type=NCB,PCM,PCM_PCM3_RXMSK001_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM3_RXMSK001_HELP,

(PCM3_RXMSK002),1,Type=NCB,PCM,PCM_PCM3_RXMSK002_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM3_RXMSK002_HELP,

(PCM3_RXMSK003),1,Type=NCB,PCM,PCM_PCM3_RXMSK003_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM3_RXMSK003_HELP,

(PCM3_RXMSK004),1,Type=NCB,PCM,PCM_PCM3_RXMSK004_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM3_RXMSK004_HELP,

(PCM3_RXMSK005),1,Type=NCB,PCM,PCM_PCM3_RXMSK005_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM3_RXMSK005_HELP,

(PCM3_RXMSK006),1,Type=NCB,PCM,PCM_PCM3_RXMSK006_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM3_RXMSK006_HELP,

(PCM3_RXMSK007),1,Type=NCB,PCM,PCM_PCM3_RXMSK007_HELP
T,MASK-Receive mask bits,1,64,Hex,16,PCM_PCM3_RXMSK007_HELP,

(PCM0_RXSTART),3,Type=NCB,PCM,PCM_PCM0_RXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM0_RXSTART_HELP,
T,ADDR-Starting address for the receive memory region,29,33,Hex,9,PCM_PCM0_RXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM0_RXSTART_HELP,

(PCM1_RXSTART),3,Type=NCB,PCM,PCM_PCM1_RXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM1_RXSTART_HELP,
T,ADDR-Starting address for the receive memory region,29,33,Hex,9,PCM_PCM1_RXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM1_RXSTART_HELP,

(PCM2_RXSTART),3,Type=NCB,PCM,PCM_PCM2_RXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM2_RXSTART_HELP,
T,ADDR-Starting address for the receive memory region,29,33,Hex,9,PCM_PCM2_RXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM2_RXSTART_HELP,

(PCM3_RXSTART),3,Type=NCB,PCM,PCM_PCM3_RXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM3_RXSTART_HELP,
T,ADDR-Starting address for the receive memory region,29,33,Hex,9,PCM_PCM3_RXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM3_RXSTART_HELP,

(PCM0_TDM_CFG),6,Type=NCB,PCM,PCM_PCM0_TDM_CFG_HELP
T,DRVTIM-Number of ECLKs from start of bit time to stop,1,16,Hex,4,PCM_PCM0_TDM_CFG_HELP,
T,SAMPPT-Number of ECLKs from start of bit time to sample,17,16,Hex,4,PCM_PCM0_TDM_CFG_HELP,
T,Reserved-Reserved,33,29,Hex,8,PCM_PCM0_TDM_CFG_HELP,
O,LSBFIRST-If 0 shift/receive MSB first,Enable,Disable,62,1,PCM_PCM0_TDM_CFG_HELP,
O,USECLK1-If 0 this PCM is based on BCLK/FSYNC0,Enable,Disable,63,1,PCM_PCM0_TDM_CFG_HELP,
O,ENABLE-If 1 PCM is enabled otherwise pins are GPIOs,Enable,Disable,64,1,PCM_PCM0_TDM_CFG_HELP,

(PCM1_TDM_CFG),6,Type=NCB,PCM,PCM_PCM1_TDM_CFG_HELP
T,DRVTIM-Number of ECLKs from start of bit time to stop,1,16,Hex,4,PCM_PCM1_TDM_CFG_HELP,
T,SAMPPT-Number of ECLKs from start of bit time to sample,17,16,Hex,4,PCM_PCM1_TDM_CFG_HELP,
T,Reserved-Reserved,33,29,Hex,8,PCM_PCM1_TDM_CFG_HELP,
O,LSBFIRST-If 0 shift/receive MSB first,Enable,Disable,62,1,PCM_PCM1_TDM_CFG_HELP,
O,USECLK1-If 0 this PCM is based on BCLK/FSYNC0,Enable,Disable,63,1,PCM_PCM1_TDM_CFG_HELP,
O,ENABLE-If 1 PCM is enabled otherwise pins are GPIOs,Enable,Disable,64,1,PCM_PCM1_TDM_CFG_HELP,

(PCM2_TDM_CFG),6,Type=NCB,PCM,PCM_PCM2_TDM_CFG_HELP
T,DRVTIM-Number of ECLKs from start of bit time to stop,1,16,Hex,4,PCM_PCM2_TDM_CFG_HELP,
T,SAMPPT-Number of ECLKs from start of bit time to sample,17,16,Hex,4,PCM_PCM2_TDM_CFG_HELP,
T,Reserved-Reserved,33,29,Hex,8,PCM_PCM2_TDM_CFG_HELP,
O,LSBFIRST-If 0 shift/receive MSB first,Enable,Disable,62,1,PCM_PCM2_TDM_CFG_HELP,
O,USECLK1-If 0 this PCM is based on BCLK/FSYNC0,Enable,Disable,63,1,PCM_PCM2_TDM_CFG_HELP,
O,ENABLE-If 1 PCM is enabled otherwise pins are GPIOs,Enable,Disable,64,1,PCM_PCM2_TDM_CFG_HELP,

(PCM3_TDM_CFG),6,Type=NCB,PCM,PCM_PCM3_TDM_CFG_HELP
T,DRVTIM-Number of ECLKs from start of bit time to stop,1,16,Hex,4,PCM_PCM3_TDM_CFG_HELP,
T,SAMPPT-Number of ECLKs from start of bit time to sample,17,16,Hex,4,PCM_PCM3_TDM_CFG_HELP,
T,Reserved-Reserved,33,29,Hex,8,PCM_PCM3_TDM_CFG_HELP,
O,LSBFIRST-If 0 shift/receive MSB first,Enable,Disable,62,1,PCM_PCM3_TDM_CFG_HELP,
O,USECLK1-If 0 this PCM is based on BCLK/FSYNC0,Enable,Disable,63,1,PCM_PCM3_TDM_CFG_HELP,
O,ENABLE-If 1 PCM is enabled otherwise pins are GPIOs,Enable,Disable,64,1,PCM_PCM3_TDM_CFG_HELP,

(PCM0_TDM_DBG),1,Type=NCB,PCM,PCM_PCM0_TDM_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM0_TDM_DBG_HELP,

(PCM1_TDM_DBG),1,Type=NCB,PCM,PCM_PCM1_TDM_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM1_TDM_DBG_HELP,

(PCM2_TDM_DBG),1,Type=NCB,PCM,PCM_PCM2_TDM_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM2_TDM_DBG_HELP,

(PCM3_TDM_DBG),1,Type=NCB,PCM,PCM_PCM3_TDM_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM3_TDM_DBG_HELP,

(PCM0_TXADDR),3,Type=NCB,PCM,PCM_PCM0_TXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM0_TXADDR_HELP,
T,ADDR-Address of the next read from the transmit memory,29,33,Hex,9,PCM_PCM0_TXADDR_HELP,
T,FRAM-Frame offset,62,3,Hex,1,PCM_PCM0_TXADDR_HELP,

(PCM1_TXADDR),3,Type=NCB,PCM,PCM_PCM1_TXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM1_TXADDR_HELP,
T,ADDR-Address of the next read from the transmit memory,29,33,Hex,9,PCM_PCM1_TXADDR_HELP,
T,FRAM-Frame offset,62,3,Hex,1,PCM_PCM1_TXADDR_HELP,

(PCM2_TXADDR),3,Type=NCB,PCM,PCM_PCM2_TXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM2_TXADDR_HELP,
T,ADDR-Address of the next read from the transmit memory,29,33,Hex,9,PCM_PCM2_TXADDR_HELP,
T,FRAM-Frame offset,62,3,Hex,1,PCM_PCM2_TXADDR_HELP,

(PCM3_TXADDR),3,Type=NCB,PCM,PCM_PCM3_TXADDR_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM3_TXADDR_HELP,
T,ADDR-Address of the next read from the transmit memory,29,33,Hex,9,PCM_PCM3_TXADDR_HELP,
T,FRAM-Frame offset,62,3,Hex,1,PCM_PCM3_TXADDR_HELP,

(PCM0_TXCNT),2,Type=NCB,PCM,PCM_PCM0_TXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM0_TXCNT_HELP,
T,CNT-Number of superframes in transmit memory region,49,16,Hex,4,PCM_PCM0_TXCNT_HELP,

(PCM1_TXCNT),2,Type=NCB,PCM,PCM_PCM1_TXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM1_TXCNT_HELP,
T,CNT-Number of superframes in transmit memory region,49,16,Hex,4,PCM_PCM1_TXCNT_HELP,

(PCM2_TXCNT),2,Type=NCB,PCM,PCM_PCM2_TXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM2_TXCNT_HELP,
T,CNT-Number of superframes in transmit memory region,49,16,Hex,4,PCM_PCM2_TXCNT_HELP,

(PCM3_TXCNT),2,Type=NCB,PCM,PCM_PCM3_TXCNT_HELP
T,Reserved-Reserved,1,48,Hex,12,PCM_PCM3_TXCNT_HELP,
T,CNT-Number of superframes in transmit memory region,49,16,Hex,4,PCM_PCM3_TXCNT_HELP,

(PCM0_TXMSK000),1,Type=NCB,PCM,PCM_PCM0_TXMSK000_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM0_TXMSK000_HELP,

(PCM0_TXMSK001),1,Type=NCB,PCM,PCM_PCM0_TXMSK001_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM0_TXMSK001_HELP,

(PCM0_TXMSK002),1,Type=NCB,PCM,PCM_PCM0_TXMSK002_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM0_TXMSK002_HELP,

(PCM0_TXMSK003),1,Type=NCB,PCM,PCM_PCM0_TXMSK003_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM0_TXMSK003_HELP,

(PCM0_TXMSK004),1,Type=NCB,PCM,PCM_PCM0_TXMSK004_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM0_TXMSK004_HELP,

(PCM0_TXMSK005),1,Type=NCB,PCM,PCM_PCM0_TXMSK005_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM0_TXMSK005_HELP,

(PCM0_TXMSK006),1,Type=NCB,PCM,PCM_PCM0_TXMSK006_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM0_TXMSK006_HELP,

(PCM0_TXMSK007),1,Type=NCB,PCM,PCM_PCM0_TXMSK007_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM0_TXMSK007_HELP,

(PCM1_TXMSK000),1,Type=NCB,PCM,PCM_PCM1_TXMSK000_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM1_TXMSK000_HELP,

(PCM1_TXMSK001),1,Type=NCB,PCM,PCM_PCM1_TXMSK001_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM1_TXMSK001_HELP,

(PCM1_TXMSK002),1,Type=NCB,PCM,PCM_PCM1_TXMSK002_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM1_TXMSK002_HELP,

(PCM1_TXMSK003),1,Type=NCB,PCM,PCM_PCM1_TXMSK003_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM1_TXMSK003_HELP,

(PCM1_TXMSK004),1,Type=NCB,PCM,PCM_PCM1_TXMSK004_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM1_TXMSK004_HELP,

(PCM1_TXMSK005),1,Type=NCB,PCM,PCM_PCM1_TXMSK005_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM1_TXMSK005_HELP,

(PCM1_TXMSK006),1,Type=NCB,PCM,PCM_PCM1_TXMSK006_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM1_TXMSK006_HELP,

(PCM1_TXMSK007),1,Type=NCB,PCM,PCM_PCM1_TXMSK007_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM1_TXMSK007_HELP,

(PCM2_TXMSK000),1,Type=NCB,PCM,PCM_PCM2_TXMSK000_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM2_TXMSK000_HELP,

(PCM2_TXMSK001),1,Type=NCB,PCM,PCM_PCM2_TXMSK001_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM2_TXMSK001_HELP,

(PCM2_TXMSK002),1,Type=NCB,PCM,PCM_PCM2_TXMSK002_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM2_TXMSK002_HELP,

(PCM2_TXMSK003),1,Type=NCB,PCM,PCM_PCM2_TXMSK003_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM2_TXMSK003_HELP,

(PCM2_TXMSK004),1,Type=NCB,PCM,PCM_PCM2_TXMSK004_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM2_TXMSK004_HELP,

(PCM2_TXMSK005),1,Type=NCB,PCM,PCM_PCM2_TXMSK005_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM2_TXMSK005_HELP,

(PCM2_TXMSK006),1,Type=NCB,PCM,PCM_PCM2_TXMSK006_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM2_TXMSK006_HELP,

(PCM2_TXMSK007),1,Type=NCB,PCM,PCM_PCM2_TXMSK007_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM2_TXMSK007_HELP,

(PCM3_TXMSK000),1,Type=NCB,PCM,PCM_PCM3_TXMSK000_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM3_TXMSK000_HELP,

(PCM3_TXMSK001),1,Type=NCB,PCM,PCM_PCM3_TXMSK001_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM3_TXMSK001_HELP,

(PCM3_TXMSK002),1,Type=NCB,PCM,PCM_PCM3_TXMSK002_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM3_TXMSK002_HELP,

(PCM3_TXMSK003),1,Type=NCB,PCM,PCM_PCM3_TXMSK003_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM3_TXMSK003_HELP,

(PCM3_TXMSK004),1,Type=NCB,PCM,PCM_PCM3_TXMSK004_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM3_TXMSK004_HELP,

(PCM3_TXMSK005),1,Type=NCB,PCM,PCM_PCM3_TXMSK005_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM3_TXMSK005_HELP,

(PCM3_TXMSK006),1,Type=NCB,PCM,PCM_PCM3_TXMSK006_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM3_TXMSK006_HELP,

(PCM3_TXMSK007),1,Type=NCB,PCM,PCM_PCM3_TXMSK007_HELP
T,MASK-Transmit mask bits,1,64,Hex,16,PCM_PCM3_TXMSK007_HELP,

(PCM0_TXSTART),3,Type=NCB,PCM,PCM_PCM0_TXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM0_TXSTART_HELP,
T,ADDR-Starting address for the transmit memory region,29,33,Hex,9,PCM_PCM0_TXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM0_TXSTART_HELP,

(PCM1_TXSTART),3,Type=NCB,PCM,PCM_PCM1_TXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM1_TXSTART_HELP,
T,ADDR-Starting address for the transmit memory region,29,33,Hex,9,PCM_PCM1_TXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM1_TXSTART_HELP,

(PCM2_TXSTART),3,Type=NCB,PCM,PCM_PCM2_TXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM2_TXSTART_HELP,
T,ADDR-Starting address for the transmit memory region,29,33,Hex,9,PCM_PCM2_TXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM2_TXSTART_HELP,

(PCM3_TXSTART),3,Type=NCB,PCM,PCM_PCM3_TXSTART_HELP
T,Reserved-Reserved,1,28,Hex,7,PCM_PCM3_TXSTART_HELP,
T,ADDR-Starting address for the transmit memory region,29,33,Hex,9,PCM_PCM3_TXSTART_HELP,
T,Reserved-Reserved,62,3,Hex,1,PCM_PCM3_TXSTART_HELP,

(PCM_CLK0_CFG),12,Type=NCB,PCM,PCM_PCM_CLK0_CFG_HELP
O,FSYNCGOOD-FSYNC status,Enable,Disable,1,1,PCM_PCM_CLK0_CFG_HELP,
T,Reserved-Reserved,2,15,Hex,4,PCM_PCM_CLK0_CFG_HELP,
T,FSYNCSAMP-Number of ECLKs from internal BCLK edge to,17,16,Hex,4,PCM_PCM_CLK0_CFG_HELP,
T,Reserved-Reserved,33,6,Hex,2,PCM_PCM_CLK0_CFG_HELP,
T,FSYNCLEN-Number of 1/2 BCLKs FSYNC is asserted for,39,5,Hex,2,PCM_PCM_CLK0_CFG_HELP,
T,FSYNCLOC-FSYNC location in 1/2 BCLKS before timeslot 0 bit 0.,44,5,Hex,2,PCM_PCM_CLK0_CFG_HELP,
T,NUMSLOTS-Number of 8=bit slots in a frame,49,10,Hex,3,PCM_PCM_CLK0_CFG_HELP,
O,EXTRABIT-If 0 no frame bit,Enable,Disable,59,1,PCM_PCM_CLK0_CFG_HELP,
T,BITLEN-Number of BCLKs in a bit time.,60,2,Hex,1,PCM_PCM_CLK0_CFG_HELP,
O,BCLKPOL-If 0 BCLK rise edge is start of bit time,Enable,Disable,62,1,PCM_PCM_CLK0_CFG_HELP,
O,FSYNCPOL-If 0 FSYNC idles low asserts high,Enable,Disable,63,1,PCM_PCM_CLK0_CFG_HELP,
O,ENA-If 0 Clock receiving logic is doing nothing,Enable,Disable,64,1,PCM_PCM_CLK0_CFG_HELP,

(PCM_CLK1_CFG),12,Type=NCB,PCM,PCM_PCM_CLK1_CFG_HELP
O,FSYNCGOOD-FSYNC status,Enable,Disable,1,1,PCM_PCM_CLK1_CFG_HELP,
T,Reserved-Reserved,2,15,Hex,4,PCM_PCM_CLK1_CFG_HELP,
T,FSYNCSAMP-Number of ECLKs from internal BCLK edge to,17,16,Hex,4,PCM_PCM_CLK1_CFG_HELP,
T,Reserved-Reserved,33,6,Hex,2,PCM_PCM_CLK1_CFG_HELP,
T,FSYNCLEN-Number of 1/2 BCLKs FSYNC is asserted for,39,5,Hex,2,PCM_PCM_CLK1_CFG_HELP,
T,FSYNCLOC-FSYNC location in 1/2 BCLKS before timeslot 0 bit 0.,44,5,Hex,2,PCM_PCM_CLK1_CFG_HELP,
T,NUMSLOTS-Number of 8=bit slots in a frame,49,10,Hex,3,PCM_PCM_CLK1_CFG_HELP,
O,EXTRABIT-If 0 no frame bit,Enable,Disable,59,1,PCM_PCM_CLK1_CFG_HELP,
T,BITLEN-Number of BCLKs in a bit time.,60,2,Hex,1,PCM_PCM_CLK1_CFG_HELP,
O,BCLKPOL-If 0 BCLK rise edge is start of bit time,Enable,Disable,62,1,PCM_PCM_CLK1_CFG_HELP,
O,FSYNCPOL-If 0 FSYNC idles low asserts high,Enable,Disable,63,1,PCM_PCM_CLK1_CFG_HELP,
O,ENA-If 0 Clock receiving logic is doing nothing,Enable,Disable,64,1,PCM_PCM_CLK1_CFG_HELP,

(PCM_CLK0_DBG),1,Type=NCB,PCM,PCM_PCM_CLK0_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM_CLK0_DBG_HELP,

(PCM_CLK1_DBG),1,Type=NCB,PCM,PCM_PCM_CLK1_DBG_HELP
T,DEBUGINFO-Miscellaneous debug information,1,64,Hex,16,PCM_PCM_CLK1_DBG_HELP,

(PCM_CLK0_GEN),3,Type=NCB,PCM,PCM_PCM_CLK0_GEN_HELP
T,DELTASAMP-Signed number of ECLKs to move sampled BCLK edge,1,16,Hex,4,PCM_PCM_CLK0_GEN_HELP,
T,NUMSAMP-Number of ECLK samples to detect BCLK change when,17,16,Hex,4,PCM_PCM_CLK0_GEN_HELP,
T,N-Determines BCLK frequency when generating clock,33,32,Hex,8,PCM_PCM_CLK0_GEN_HELP,

(PCM_CLK1_GEN),3,Type=NCB,PCM,PCM_PCM_CLK1_GEN_HELP
T,DELTASAMP-Signed number of ECLKs to move sampled BCLK edge,1,16,Hex,4,PCM_PCM_CLK1_GEN_HELP,
T,NUMSAMP-Number of ECLK samples to detect BCLK change when,17,16,Hex,4,PCM_PCM_CLK1_GEN_HELP,
T,N-Determines BCLK frequency when generating clock,33,32,Hex,8,PCM_PCM_CLK1_GEN_HELP,

(PCS0_AN000_ADV_REG),9,Type=RSL,PCS,PCS_PCS0_AN000_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN000_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN000_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN000_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN000_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN000_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN000_ADV_REG_HELP,

(PCS0_AN001_ADV_REG),9,Type=RSL,PCS,PCS_PCS0_AN001_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN001_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN001_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN001_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN001_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN001_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN001_ADV_REG_HELP,

(PCS0_AN002_ADV_REG),9,Type=RSL,PCS,PCS_PCS0_AN002_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN002_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN002_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN002_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN002_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN002_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN002_ADV_REG_HELP,

(PCS0_AN003_ADV_REG),9,Type=RSL,PCS,PCS_PCS0_AN003_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN003_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS0_AN003_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS0_AN003_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN003_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN003_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN003_ADV_REG_HELP,

(PCS1_AN000_ADV_REG),9,Type=RSL,PCS,PCS_PCS1_AN000_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN000_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN000_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN000_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN000_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN000_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN000_ADV_REG_HELP,

(PCS1_AN001_ADV_REG),9,Type=RSL,PCS,PCS_PCS1_AN001_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN001_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN001_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN001_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN001_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN001_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN001_ADV_REG_HELP,

(PCS1_AN002_ADV_REG),9,Type=RSL,PCS,PCS_PCS1_AN002_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN002_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN002_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN002_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN002_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN002_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN002_ADV_REG_HELP,

(PCS1_AN003_ADV_REG),9,Type=RSL,PCS,PCS_PCS1_AN003_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN003_ADV_REG_HELP,
O,NP-Always 0 no next page capability supported,Enable,Disable,49,1,PCS_PCS1_AN003_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,REM_FLT-[<13><12>],51,2,Hex,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,PAUSE-[<8> <7>] Pause frame flow capability across link,56,2,Hex,1,PCS_PCS1_AN003_ADV_REG_HELP,
O,HFD-1 means local device Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN003_ADV_REG_HELP,
O,FD-1 means local device Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN003_ADV_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN003_ADV_REG_HELP,

(PCS0_AN000_EXT_ST_REG),6,as per IEEE802.3 Clause 22,PCS,PCS_PCS0_AN000_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN000_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN000_EXT_ST_REG_HELP,

(PCS0_AN001_EXT_ST_REG),6,as per IEEE802.3 Clause 22,PCS,PCS_PCS0_AN001_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN001_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN001_EXT_ST_REG_HELP,

(PCS0_AN002_EXT_ST_REG),6,as per IEEE802.3 Clause 22,PCS,PCS_PCS0_AN002_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN002_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN002_EXT_ST_REG_HELP,

(PCS0_AN003_EXT_ST_REG),6,as per IEEE802.3 Clause 22,PCS,PCS_PCS0_AN003_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS0_AN003_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS0_AN003_EXT_ST_REG_HELP,

(PCS1_AN000_EXT_ST_REG),6,as per IEEE802.3 Clause 22,PCS,PCS_PCS1_AN000_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN000_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN000_EXT_ST_REG_HELP,

(PCS1_AN001_EXT_ST_REG),6,as per IEEE802.3 Clause 22,PCS,PCS_PCS1_AN001_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN001_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN001_EXT_ST_REG_HELP,

(PCS1_AN002_EXT_ST_REG),6,as per IEEE802.3 Clause 22,PCS,PCS_PCS1_AN002_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN002_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN002_EXT_ST_REG_HELP,

(PCS1_AN003_EXT_ST_REG),6,as per IEEE802.3 Clause 22,PCS,PCS_PCS1_AN003_EXT_ST_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_XFD-1 means PHY is 1000BASE=X Full Dup capable,Enable,Disable,49,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_XHD-1 means PHY is 1000BASE=X Half Dup capable,Enable,Disable,50,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_TFD-1 means PHY is 1000BASE=T Full Dup capable,Enable,Disable,51,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
O,THOU_THD-1 means PHY is 1000BASE=T Half Dup capable,Enable,Disable,52,1,PCS_PCS1_AN003_EXT_ST_REG_HELP,
T,Reserved-Reserved,53,12,Hex,3,PCS_PCS1_AN003_EXT_ST_REG_HELP,

(PCS0_AN000_LP_ABIL_REG),9,as per IEEE802.3 Clause 37,PCS,PCS_PCS0_AN000_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN000_LP_ABIL_REG_HELP,

(PCS0_AN001_LP_ABIL_REG),9,as per IEEE802.3 Clause 37,PCS,PCS_PCS0_AN001_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN001_LP_ABIL_REG_HELP,

(PCS0_AN002_LP_ABIL_REG),9,as per IEEE802.3 Clause 37,PCS,PCS_PCS0_AN002_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN002_LP_ABIL_REG_HELP,

(PCS0_AN003_LP_ABIL_REG),9,as per IEEE802.3 Clause 37,PCS,PCS_PCS0_AN003_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS0_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_AN003_LP_ABIL_REG_HELP,

(PCS1_AN000_LP_ABIL_REG),9,as per IEEE802.3 Clause 37,PCS,PCS_PCS1_AN000_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN000_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN000_LP_ABIL_REG_HELP,

(PCS1_AN001_LP_ABIL_REG),9,as per IEEE802.3 Clause 37,PCS,PCS_PCS1_AN001_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN001_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN001_LP_ABIL_REG_HELP,

(PCS1_AN002_LP_ABIL_REG),9,as per IEEE802.3 Clause 37,PCS,PCS_PCS1_AN002_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN002_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN002_LP_ABIL_REG_HELP,

(PCS1_AN003_LP_ABIL_REG),9,as per IEEE802.3 Clause 37,PCS,PCS_PCS1_AN003_LP_ABIL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,NP-1=lp next page capable 0=lp not next page capable,Enable,Disable,49,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,ACK-1=Acknowledgement received,Enable,Disable,50,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,REM_FLT-[<13><12>] Link Partner's link status,51,2,Hex,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,53,3,Hex,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,PAUSE-[<8> <7>] Link Partner Pause setting,56,2,Hex,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,HFD-1 means link partner Half Duplex capable,Enable,Disable,58,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
O,FD-1 means link partner Full Duplex capable,Enable,Disable,59,1,PCS_PCS1_AN003_LP_ABIL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_AN003_LP_ABIL_REG_HELP,

(PCS0_AN000_RESULTS_REG),6,NOTE:,PCS,PCS_PCS0_AN000_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN000_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN000_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN000_RESULTS_REG_HELP,

(PCS0_AN001_RESULTS_REG),6,NOTE:,PCS,PCS_PCS0_AN001_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN001_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN001_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN001_RESULTS_REG_HELP,

(PCS0_AN002_RESULTS_REG),6,NOTE:,PCS,PCS_PCS0_AN002_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN002_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN002_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN002_RESULTS_REG_HELP,

(PCS0_AN003_RESULTS_REG),6,NOTE:,PCS,PCS_PCS0_AN003_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_AN003_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS0_AN003_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS0_AN003_RESULTS_REG_HELP,

(PCS1_AN000_RESULTS_REG),6,NOTE:,PCS,PCS_PCS1_AN000_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN000_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN000_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN000_RESULTS_REG_HELP,

(PCS1_AN001_RESULTS_REG),6,NOTE:,PCS,PCS_PCS1_AN001_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN001_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN001_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN001_RESULTS_REG_HELP,

(PCS1_AN002_RESULTS_REG),6,NOTE:,PCS,PCS_PCS1_AN002_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN002_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN002_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN002_RESULTS_REG_HELP,

(PCS1_AN003_RESULTS_REG),6,NOTE:,PCS,PCS_PCS1_AN003_RESULTS_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_AN003_RESULTS_REG_HELP,
T,PAUSE-[<6> <5>] PAUSE Selection (Don't care for SGMII),58,2,Hex,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
T,SPD-[<4> <3>] Link Speed Selection,60,2,Hex,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
O,AN_CPT-1=AN Completed 0=AN not completed or failed,Enable,Disable,62,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
O,DUP-1=Full Duplex 0=Half Duplex,Enable,Disable,63,1,PCS_PCS1_AN003_RESULTS_REG_HELP,
O,LINK_OK-1=Link up(OK) 0=Link down,Enable,Disable,64,1,PCS_PCS1_AN003_RESULTS_REG_HELP,

(PCS0_INT000_EN_REG),14,PCS Interrupt Enable Register,PCS,PCS_PCS0_INT000_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT000_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT000_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT000_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT000_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT000_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT000_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT000_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT000_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT000_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT000_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT000_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT000_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT000_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT000_EN_REG_HELP,

(PCS0_INT001_EN_REG),14,PCS Interrupt Enable Register,PCS,PCS_PCS0_INT001_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT001_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT001_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT001_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT001_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT001_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT001_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT001_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT001_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT001_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT001_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT001_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT001_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT001_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT001_EN_REG_HELP,

(PCS0_INT002_EN_REG),14,PCS Interrupt Enable Register,PCS,PCS_PCS0_INT002_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT002_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT002_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT002_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT002_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT002_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT002_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT002_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT002_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT002_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT002_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT002_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT002_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT002_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT002_EN_REG_HELP,

(PCS0_INT003_EN_REG),14,PCS Interrupt Enable Register,PCS,PCS_PCS0_INT003_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT003_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT003_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS0_INT003_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS0_INT003_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS0_INT003_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS0_INT003_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS0_INT003_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS0_INT003_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS0_INT003_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS0_INT003_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS0_INT003_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS0_INT003_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS0_INT003_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS0_INT003_EN_REG_HELP,

(PCS1_INT000_EN_REG),14,PCS Interrupt Enable Register,PCS,PCS_PCS1_INT000_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT000_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT000_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT000_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT000_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT000_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT000_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT000_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT000_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT000_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT000_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT000_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT000_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT000_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT000_EN_REG_HELP,

(PCS1_INT001_EN_REG),14,PCS Interrupt Enable Register,PCS,PCS_PCS1_INT001_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT001_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT001_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT001_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT001_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT001_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT001_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT001_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT001_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT001_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT001_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT001_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT001_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT001_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT001_EN_REG_HELP,

(PCS1_INT002_EN_REG),14,PCS Interrupt Enable Register,PCS,PCS_PCS1_INT002_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT002_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT002_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT002_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT002_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT002_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT002_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT002_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT002_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT002_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT002_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT002_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT002_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT002_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT002_EN_REG_HELP,

(PCS1_INT003_EN_REG),14,PCS Interrupt Enable Register,PCS,PCS_PCS1_INT003_EN_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT003_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT003_EN_REG_HELP,
O,DUP-Enable duplex mode changed interrupt,Enable,Disable,53,1,PCS_PCS1_INT003_EN_REG_HELP,
O,SYNC_BAD_EN-Enable rx sync st machine in bad state interrupt,Enable,Disable,54,1,PCS_PCS1_INT003_EN_REG_HELP,
O,AN_BAD_EN-Enable AN state machine bad state interrupt,Enable,Disable,55,1,PCS_PCS1_INT003_EN_REG_HELP,
O,RXLOCK_EN-Enable rx code group sync/bit lock failure interrupt,Enable,Disable,56,1,PCS_PCS1_INT003_EN_REG_HELP,
O,RXBAD_EN-Enable rx state machine in bad state interrupt,Enable,Disable,57,1,PCS_PCS1_INT003_EN_REG_HELP,
O,RXERR_EN-Enable RX error condition interrupt,Enable,Disable,58,1,PCS_PCS1_INT003_EN_REG_HELP,
O,TXBAD_EN-Enable tx state machine in bad state interrupt,Enable,Disable,59,1,PCS_PCS1_INT003_EN_REG_HELP,
O,TXFIFO_EN-Enable tx fifo overflow condition interrupt,Enable,Disable,60,1,PCS_PCS1_INT003_EN_REG_HELP,
O,TXFIFU_EN-Enable tx fifo underflow condition intrrupt,Enable,Disable,61,1,PCS_PCS1_INT003_EN_REG_HELP,
O,AN_ERR_EN-Enable AN Error condition interrupt,Enable,Disable,62,1,PCS_PCS1_INT003_EN_REG_HELP,
O,XMIT_EN-Enable XMIT variable state change interrupt,Enable,Disable,63,1,PCS_PCS1_INT003_EN_REG_HELP,
O,LNKSPD_EN-Enable Link Speed has changed interrupt,Enable,Disable,64,1,PCS_PCS1_INT003_EN_REG_HELP,

(PCS0_INT000_REG),14,PCS Interrupt Register,PCS,PCS_PCS0_INT000_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT000_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT000_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT000_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT000_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT000_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT000_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT000_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT000_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT000_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT000_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT000_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT000_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT000_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT000_REG_HELP,

(PCS0_INT001_REG),14,PCS Interrupt Register,PCS,PCS_PCS0_INT001_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT001_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT001_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT001_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT001_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT001_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT001_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT001_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT001_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT001_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT001_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT001_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT001_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT001_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT001_REG_HELP,

(PCS0_INT002_REG),14,PCS Interrupt Register,PCS,PCS_PCS0_INT002_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT002_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT002_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT002_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT002_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT002_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT002_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT002_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT002_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT002_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT002_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT002_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT002_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT002_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT002_REG_HELP,

(PCS0_INT003_REG),14,PCS Interrupt Register,PCS,PCS_PCS0_INT003_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS0_INT003_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS0_INT003_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS0_INT003_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS0_INT003_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS0_INT003_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS0_INT003_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS0_INT003_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS0_INT003_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS0_INT003_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS0_INT003_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS0_INT003_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS0_INT003_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS0_INT003_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS0_INT003_REG_HELP,

(PCS1_INT000_REG),14,PCS Interrupt Register,PCS,PCS_PCS1_INT000_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT000_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT000_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT000_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT000_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT000_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT000_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT000_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT000_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT000_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT000_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT000_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT000_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT000_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT000_REG_HELP,

(PCS1_INT001_REG),14,PCS Interrupt Register,PCS,PCS_PCS1_INT001_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT001_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT001_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT001_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT001_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT001_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT001_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT001_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT001_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT001_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT001_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT001_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT001_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT001_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT001_REG_HELP,

(PCS1_INT002_REG),14,PCS Interrupt Register,PCS,PCS_PCS1_INT002_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT002_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT002_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT002_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT002_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT002_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT002_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT002_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT002_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT002_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT002_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT002_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT002_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT002_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT002_REG_HELP,

(PCS1_INT003_REG),14,PCS Interrupt Register,PCS,PCS_PCS1_INT003_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCS1_INT003_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help,Enable,Disable,52,1,PCS_PCS1_INT003_REG_HELP,
O,DUP-Set whenever Duplex mode changes on the link,Enable,Disable,53,1,PCS_PCS1_INT003_REG_HELP,
O,SYNC_BAD-Set by HW whenever rx sync st machine reaches a bad,Enable,Disable,54,1,PCS_PCS1_INT003_REG_HELP,
O,AN_BAD-Set by HW whenever AN st machine reaches a bad,Enable,Disable,55,1,PCS_PCS1_INT003_REG_HELP,
O,RXLOCK-Set by HW whenever code group Sync or bit lock,Enable,Disable,56,1,PCS_PCS1_INT003_REG_HELP,
O,RXBAD-Set by HW whenever rx st machine reaches a  bad,Enable,Disable,57,1,PCS_PCS1_INT003_REG_HELP,
O,RXERR-Set whenever RX receives a code group error in,Enable,Disable,58,1,PCS_PCS1_INT003_REG_HELP,
O,TXBAD-Set by HW whenever tx st machine reaches a bad,Enable,Disable,59,1,PCS_PCS1_INT003_REG_HELP,
O,TXFIFO-Set whenever HW detects a TX fifo overflow,Enable,Disable,60,1,PCS_PCS1_INT003_REG_HELP,
O,TXFIFU-Set whenever HW detects a TX fifo underflowflow,Enable,Disable,61,1,PCS_PCS1_INT003_REG_HELP,
O,AN_ERR-AN Error AN resolution function failed,Enable,Disable,62,1,PCS_PCS1_INT003_REG_HELP,
O,XMIT-Set whenever HW detects a change in the XMIT,Enable,Disable,63,1,PCS_PCS1_INT003_REG_HELP,
O,LNKSPD-Set by HW whenever Link Speed has changed,Enable,Disable,64,1,PCS_PCS1_INT003_REG_HELP,

(PCS0_LINK000_TIMER_COUNT_REG),2,Type=RSL,PCS,PCS_PCS0_LINK000_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK000_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK000_TIMER_COUNT_REG_HELP,

(PCS0_LINK001_TIMER_COUNT_REG),2,Type=RSL,PCS,PCS_PCS0_LINK001_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK001_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK001_TIMER_COUNT_REG_HELP,

(PCS0_LINK002_TIMER_COUNT_REG),2,Type=RSL,PCS,PCS_PCS0_LINK002_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK002_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK002_TIMER_COUNT_REG_HELP,

(PCS0_LINK003_TIMER_COUNT_REG),2,Type=RSL,PCS,PCS_PCS0_LINK003_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_LINK003_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS0_LINK003_TIMER_COUNT_REG_HELP,

(PCS1_LINK000_TIMER_COUNT_REG),2,Type=RSL,PCS,PCS_PCS1_LINK000_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK000_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK000_TIMER_COUNT_REG_HELP,

(PCS1_LINK001_TIMER_COUNT_REG),2,Type=RSL,PCS,PCS_PCS1_LINK001_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK001_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK001_TIMER_COUNT_REG_HELP,

(PCS1_LINK002_TIMER_COUNT_REG),2,Type=RSL,PCS,PCS_PCS1_LINK002_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK002_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK002_TIMER_COUNT_REG_HELP,

(PCS1_LINK003_TIMER_COUNT_REG),2,Type=RSL,PCS,PCS_PCS1_LINK003_TIMER_COUNT_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_LINK003_TIMER_COUNT_REG_HELP,
T,COUNT-(core clock period times 1024) times "COUNT" should,49,16,Hex,4,PCS_PCS1_LINK003_TIMER_COUNT_REG_HELP,

(PCS0_LOG_ANL000_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL000_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL000_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL000_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL000_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL000_REG_HELP,

(PCS0_LOG_ANL001_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL001_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL001_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL001_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL001_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL001_REG_HELP,

(PCS0_LOG_ANL002_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL002_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL002_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL002_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL002_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL002_REG_HELP,

(PCS0_LOG_ANL003_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS0_LOG_ANL003_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_LOG_ANL003_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS0_LOG_ANL003_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS0_LOG_ANL003_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS0_LOG_ANL003_REG_HELP,

(PCS1_LOG_ANL000_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL000_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL000_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL000_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL000_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL000_REG_HELP,

(PCS1_LOG_ANL001_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL001_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL001_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL001_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL001_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL001_REG_HELP,

(PCS1_LOG_ANL002_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL002_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL002_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL002_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL002_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL002_REG_HELP,

(PCS1_LOG_ANL003_REG),4,PCS Logic Analyzer Register,PCS,PCS_PCS1_LOG_ANL003_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_LOG_ANL003_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed during packetization,Enable,Disable,61,1,PCS_PCS1_LOG_ANL003_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCS1_LOG_ANL003_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCS1_LOG_ANL003_REG_HELP,

(PCS0_MAC_CRDT_CNT000_REG),2,PCS MAC Credit Count,PCS,PCS_PCS0_MAC_CRDT_CNT000_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS0_MAC_CRDT_CNT000_REG_HELP,
T,CNT-MAC to PCS FIFO credit count,60,5,Hex,2,PCS_PCS0_MAC_CRDT_CNT000_REG_HELP,

(PCS0_MAC_CRDT_CNT001_REG),2,PCS MAC Credit Count,PCS,PCS_PCS0_MAC_CRDT_CNT001_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS0_MAC_CRDT_CNT001_REG_HELP,
T,CNT-MAC to PCS FIFO credit count,60,5,Hex,2,PCS_PCS0_MAC_CRDT_CNT001_REG_HELP,

(PCS0_MAC_CRDT_CNT002_REG),2,PCS MAC Credit Count,PCS,PCS_PCS0_MAC_CRDT_CNT002_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS0_MAC_CRDT_CNT002_REG_HELP,
T,CNT-MAC to PCS FIFO credit count,60,5,Hex,2,PCS_PCS0_MAC_CRDT_CNT002_REG_HELP,

(PCS0_MAC_CRDT_CNT003_REG),2,PCS MAC Credit Count,PCS,PCS_PCS0_MAC_CRDT_CNT003_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS0_MAC_CRDT_CNT003_REG_HELP,
T,CNT-MAC to PCS FIFO credit count,60,5,Hex,2,PCS_PCS0_MAC_CRDT_CNT003_REG_HELP,

(PCS1_MAC_CRDT_CNT000_REG),2,PCS MAC Credit Count,PCS,PCS_PCS1_MAC_CRDT_CNT000_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS1_MAC_CRDT_CNT000_REG_HELP,
T,CNT-MAC to PCS FIFO credit count,60,5,Hex,2,PCS_PCS1_MAC_CRDT_CNT000_REG_HELP,

(PCS1_MAC_CRDT_CNT001_REG),2,PCS MAC Credit Count,PCS,PCS_PCS1_MAC_CRDT_CNT001_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS1_MAC_CRDT_CNT001_REG_HELP,
T,CNT-MAC to PCS FIFO credit count,60,5,Hex,2,PCS_PCS1_MAC_CRDT_CNT001_REG_HELP,

(PCS1_MAC_CRDT_CNT002_REG),2,PCS MAC Credit Count,PCS,PCS_PCS1_MAC_CRDT_CNT002_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS1_MAC_CRDT_CNT002_REG_HELP,
T,CNT-MAC to PCS FIFO credit count,60,5,Hex,2,PCS_PCS1_MAC_CRDT_CNT002_REG_HELP,

(PCS1_MAC_CRDT_CNT003_REG),2,PCS MAC Credit Count,PCS,PCS_PCS1_MAC_CRDT_CNT003_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS1_MAC_CRDT_CNT003_REG_HELP,
T,CNT-MAC to PCS FIFO credit count,60,5,Hex,2,PCS_PCS1_MAC_CRDT_CNT003_REG_HELP,

(PCS0_MISC000_CTL_REG),7,SGMII Misc Control Register,PCS,PCS_PCS0_MISC000_CTL_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_MISC000_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC000_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC000_CTL_REG_HELP,
T,SAMP_PT-"Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC000_CTL_REG_HELP,

(PCS0_MISC001_CTL_REG),7,SGMII Misc Control Register,PCS,PCS_PCS0_MISC001_CTL_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_MISC001_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC001_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC001_CTL_REG_HELP,
T,SAMP_PT-"Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC001_CTL_REG_HELP,

(PCS0_MISC002_CTL_REG),7,SGMII Misc Control Register,PCS,PCS_PCS0_MISC002_CTL_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_MISC002_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC002_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC002_CTL_REG_HELP,
T,SAMP_PT-"Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC002_CTL_REG_HELP,

(PCS0_MISC003_CTL_REG),7,SGMII Misc Control Register,PCS,PCS_PCS0_MISC003_CTL_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS0_MISC003_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS0_MISC003_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS0_MISC003_CTL_REG_HELP,
T,SAMP_PT-"Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS0_MISC003_CTL_REG_HELP,

(PCS1_MISC000_CTL_REG),7,SGMII Misc Control Register,PCS,PCS_PCS1_MISC000_CTL_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_MISC000_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC000_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC000_CTL_REG_HELP,
T,SAMP_PT-"Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC000_CTL_REG_HELP,

(PCS1_MISC001_CTL_REG),7,SGMII Misc Control Register,PCS,PCS_PCS1_MISC001_CTL_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_MISC001_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC001_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC001_CTL_REG_HELP,
T,SAMP_PT-"Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC001_CTL_REG_HELP,

(PCS1_MISC002_CTL_REG),7,SGMII Misc Control Register,PCS,PCS_PCS1_MISC002_CTL_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_MISC002_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC002_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC002_CTL_REG_HELP,
T,SAMP_PT-"Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC002_CTL_REG_HELP,

(PCS1_MISC003_CTL_REG),7,SGMII Misc Control Register,PCS,PCS_PCS1_MISC003_CTL_REG_HELP
T,Reserved-Reserved,1,52,Hex,13,PCS_PCS1_MISC003_CTL_REG_HELP,
O,GMXENO-GMX Enable override. When set to 1 forces GMX to,Enable,Disable,53,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,LOOPBCK2-Sets external loopback mode to return rx data back,Enable,Disable,54,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,MAC_PHY-0=MAC 1=PHY decides the tx_config_reg value to be,Enable,Disable,55,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,MODE-0=SGMII or 1= 1000 Base X,Enable,Disable,56,1,PCS_PCS1_MISC003_CTL_REG_HELP,
O,AN_OVRD-0=disable 1= enable over ride AN results,Enable,Disable,57,1,PCS_PCS1_MISC003_CTL_REG_HELP,
T,SAMP_PT-"Byte# in elongated frames for 10/100Mb/s operation,58,7,Hex,2,PCS_PCS1_MISC003_CTL_REG_HELP,

(PCS0_MR000_CONTROL_REG),13,NOTE:,PCS,PCS_PCS0_MR000_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR000_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR000_CONTROL_REG_HELP,

(PCS0_MR001_CONTROL_REG),13,NOTE:,PCS,PCS_PCS0_MR001_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR001_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR001_CONTROL_REG_HELP,

(PCS0_MR002_CONTROL_REG),13,NOTE:,PCS,PCS_PCS0_MR002_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR002_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR002_CONTROL_REG_HELP,

(PCS0_MR003_CONTROL_REG),13,NOTE:,PCS,PCS_PCS0_MR003_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS0_MR003_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS0_MR003_CONTROL_REG_HELP,

(PCS1_MR000_CONTROL_REG),13,NOTE:,PCS,PCS_PCS1_MR000_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR000_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR000_CONTROL_REG_HELP,

(PCS1_MR001_CONTROL_REG),13,NOTE:,PCS,PCS_PCS1_MR001_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR001_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR001_CONTROL_REG_HELP,

(PCS1_MR002_CONTROL_REG),13,NOTE:,PCS,PCS_PCS1_MR002_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR002_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR002_CONTROL_REG_HELP,

(PCS1_MR003_CONTROL_REG),13,NOTE:,PCS,PCS_PCS1_MR003_CONTROL_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,RESET-1=SW Reset the bit will return to 0 after pcs has,Enable,Disable,49,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,LOOPBCK1-0=normal operation 1=loopback. The loopback mode,Enable,Disable,50,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,SPDLSB-See bit 6 description,Enable,Disable,51,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,AN_EN-1=AN Enable 0=AN Disable,Enable,Disable,52,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,PWR_DN-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,RST_AN-If bit 12 is set and bit 3 of status reg is 1,Enable,Disable,55,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,DUP-1=full duplex 0=half duplex; effective only if AN,Enable,Disable,56,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,COLTST-1=enable COL signal test 0=disable test,Enable,Disable,57,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,SPDMSB-[<6> <13>]Link Speed effective only if AN disabled,Enable,Disable,58,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
O,UNI-Unidirectional (Std 802.3=2005 Clause 66.2),Enable,Disable,59,1,PCS_PCS1_MR003_CONTROL_REG_HELP,
T,Reserved-Reserved,60,5,Hex,2,PCS_PCS1_MR003_CONTROL_REG_HELP,

(PCS0_MR000_STATUS_REG),17,Bits [15:9] in the Status Register indicate ability to operate as per those signalling,PCS,PCS_PCS0_MR000_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR000_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR000_STATUS_REG_HELP,

(PCS0_MR001_STATUS_REG),17,Bits [15:9] in the Status Register indicate ability to operate as per those signalling,PCS,PCS_PCS0_MR001_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR001_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR001_STATUS_REG_HELP,

(PCS0_MR002_STATUS_REG),17,Bits [15:9] in the Status Register indicate ability to operate as per those signalling,PCS,PCS_PCS0_MR002_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR002_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR002_STATUS_REG_HELP,

(PCS0_MR003_STATUS_REG),17,Bits [15:9] in the Status Register indicate ability to operate as per those signalling,PCS,PCS_PCS0_MR003_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS0_MR003_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS0_MR003_STATUS_REG_HELP,

(PCS1_MR000_STATUS_REG),17,Bits [15:9] in the Status Register indicate ability to operate as per those signalling,PCS,PCS_PCS1_MR000_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR000_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR000_STATUS_REG_HELP,

(PCS1_MR001_STATUS_REG),17,Bits [15:9] in the Status Register indicate ability to operate as per those signalling,PCS,PCS_PCS1_MR001_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR001_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR001_STATUS_REG_HELP,

(PCS1_MR002_STATUS_REG),17,Bits [15:9] in the Status Register indicate ability to operate as per those signalling,PCS,PCS_PCS1_MR002_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR002_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR002_STATUS_REG_HELP,

(PCS1_MR003_STATUS_REG),17,Bits [15:9] in the Status Register indicate ability to operate as per those signalling,PCS,PCS_PCS1_MR003_STATUS_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_T4-1 means 100Base=T4 capable,Enable,Disable,49,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_XFD-1 means 100Base=X Full Duplex,Enable,Disable,50,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_XHD-1 means 100Base=X Half Duplex,Enable,Disable,51,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,TEN_FD-1 means 10Mb/s Full Duplex,Enable,Disable,52,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,TEN_HD-1 means 10Mb/s Half Duplex,Enable,Disable,53,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_T2FD-1 means 100Base=T2 Full Duplex,Enable,Disable,54,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,HUN_T2HD-1 means 100Base=T2 Half Duplex,Enable,Disable,55,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,EXT_ST-1 means extended status info in reg15,Enable,Disable,56,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,PRB_SUP-1 means able to work without preamble bytes at the,Enable,Disable,58,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,AN_CPT-1 means Auto Negotiation is complete and the,Enable,Disable,59,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,RM_FLT-Set to 1 when remote flt condition occurs. This bit,Enable,Disable,60,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,AN_ABIL-1 means Auto Negotiation capable,Enable,Disable,61,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,LNK_ST-1=link up 0=link down. Set during AN process,Enable,Disable,62,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,PCS_PCS1_MR003_STATUS_REG_HELP,
O,EXTND-Always 0 no extended capability regs present,Enable,Disable,64,1,PCS_PCS1_MR003_STATUS_REG_HELP,

(PCS0_RX000_STATES_REG),7,Type=RSL,PCS,PCS_PCS0_RX000_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX000_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX000_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX000_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX000_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX000_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX000_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX000_STATES_REG_HELP,

(PCS0_RX001_STATES_REG),7,Type=RSL,PCS,PCS_PCS0_RX001_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX001_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX001_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX001_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX001_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX001_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX001_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX001_STATES_REG_HELP,

(PCS0_RX002_STATES_REG),7,Type=RSL,PCS,PCS_PCS0_RX002_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX002_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX002_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX002_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX002_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX002_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX002_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX002_STATES_REG_HELP,

(PCS0_RX003_STATES_REG),7,Type=RSL,PCS,PCS_PCS0_RX003_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_RX003_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS0_RX003_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS0_RX003_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS0_RX003_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS0_RX003_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS0_RX003_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS0_RX003_STATES_REG_HELP,

(PCS1_RX000_STATES_REG),7,Type=RSL,PCS,PCS_PCS1_RX000_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX000_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX000_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX000_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX000_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX000_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX000_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX000_STATES_REG_HELP,

(PCS1_RX001_STATES_REG),7,Type=RSL,PCS,PCS_PCS1_RX001_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX001_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX001_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX001_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX001_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX001_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX001_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX001_STATES_REG_HELP,

(PCS1_RX002_STATES_REG),7,Type=RSL,PCS,PCS_PCS1_RX002_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX002_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX002_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX002_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX002_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX002_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX002_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX002_STATES_REG_HELP,

(PCS1_RX003_STATES_REG),7,Type=RSL,PCS,PCS_PCS1_RX003_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_RX003_STATES_REG_HELP,
O,RX_BAD-Receive state machine in an illegal state,Enable,Disable,49,1,PCS_PCS1_RX003_STATES_REG_HELP,
T,RX_ST-Receive state machine state,50,5,Hex,2,PCS_PCS1_RX003_STATES_REG_HELP,
O,SYNC_BAD-Receive synchronization SM in an illegal state,Enable,Disable,55,1,PCS_PCS1_RX003_STATES_REG_HELP,
T,SYNC-Receive synchronization SM state,56,4,Hex,1,PCS_PCS1_RX003_STATES_REG_HELP,
O,AN_BAD-Auto Negotiation state machine in an illegal state,Enable,Disable,60,1,PCS_PCS1_RX003_STATES_REG_HELP,
T,AN_ST-Auto Negotiation state machine state,61,4,Hex,1,PCS_PCS1_RX003_STATES_REG_HELP,

(PCS0_RX000_SYNC_REG),3,Type=RSL,PCS,PCS_PCS0_RX000_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX000_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX000_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX000_SYNC_REG_HELP,

(PCS0_RX001_SYNC_REG),3,Type=RSL,PCS,PCS_PCS0_RX001_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX001_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX001_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX001_SYNC_REG_HELP,

(PCS0_RX002_SYNC_REG),3,Type=RSL,PCS,PCS_PCS0_RX002_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX002_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX002_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX002_SYNC_REG_HELP,

(PCS0_RX003_SYNC_REG),3,Type=RSL,PCS,PCS_PCS0_RX003_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS0_RX003_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS0_RX003_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS0_RX003_SYNC_REG_HELP,

(PCS1_RX000_SYNC_REG),3,Type=RSL,PCS,PCS_PCS1_RX000_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX000_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX000_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX000_SYNC_REG_HELP,

(PCS1_RX001_SYNC_REG),3,Type=RSL,PCS,PCS_PCS1_RX001_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX001_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX001_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX001_SYNC_REG_HELP,

(PCS1_RX002_SYNC_REG),3,Type=RSL,PCS,PCS_PCS1_RX002_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX002_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX002_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX002_SYNC_REG_HELP,

(PCS1_RX003_SYNC_REG),3,Type=RSL,PCS,PCS_PCS1_RX003_SYNC_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCS1_RX003_SYNC_REG_HELP,
O,SYNC-1 means code group synchronization achieved,Enable,Disable,63,1,PCS_PCS1_RX003_SYNC_REG_HELP,
O,BIT_LOCK-1 means bit lock achieved,Enable,Disable,64,1,PCS_PCS1_RX003_SYNC_REG_HELP,

(PCS0_SERDES_CRDT_CNT000_REG),2,PCS SERDES Credit Count,PCS,PCS_PCS0_SERDES_CRDT_CNT000_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS0_SERDES_CRDT_CNT000_REG_HELP,
T,CNT-PCS to SERDES FIFO credit count,60,5,Hex,2,PCS_PCS0_SERDES_CRDT_CNT000_REG_HELP,

(PCS0_SERDES_CRDT_CNT001_REG),2,PCS SERDES Credit Count,PCS,PCS_PCS0_SERDES_CRDT_CNT001_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS0_SERDES_CRDT_CNT001_REG_HELP,
T,CNT-PCS to SERDES FIFO credit count,60,5,Hex,2,PCS_PCS0_SERDES_CRDT_CNT001_REG_HELP,

(PCS0_SERDES_CRDT_CNT002_REG),2,PCS SERDES Credit Count,PCS,PCS_PCS0_SERDES_CRDT_CNT002_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS0_SERDES_CRDT_CNT002_REG_HELP,
T,CNT-PCS to SERDES FIFO credit count,60,5,Hex,2,PCS_PCS0_SERDES_CRDT_CNT002_REG_HELP,

(PCS0_SERDES_CRDT_CNT003_REG),2,PCS SERDES Credit Count,PCS,PCS_PCS0_SERDES_CRDT_CNT003_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS0_SERDES_CRDT_CNT003_REG_HELP,
T,CNT-PCS to SERDES FIFO credit count,60,5,Hex,2,PCS_PCS0_SERDES_CRDT_CNT003_REG_HELP,

(PCS1_SERDES_CRDT_CNT000_REG),2,PCS SERDES Credit Count,PCS,PCS_PCS1_SERDES_CRDT_CNT000_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS1_SERDES_CRDT_CNT000_REG_HELP,
T,CNT-PCS to SERDES FIFO credit count,60,5,Hex,2,PCS_PCS1_SERDES_CRDT_CNT000_REG_HELP,

(PCS1_SERDES_CRDT_CNT001_REG),2,PCS SERDES Credit Count,PCS,PCS_PCS1_SERDES_CRDT_CNT001_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS1_SERDES_CRDT_CNT001_REG_HELP,
T,CNT-PCS to SERDES FIFO credit count,60,5,Hex,2,PCS_PCS1_SERDES_CRDT_CNT001_REG_HELP,

(PCS1_SERDES_CRDT_CNT002_REG),2,PCS SERDES Credit Count,PCS,PCS_PCS1_SERDES_CRDT_CNT002_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS1_SERDES_CRDT_CNT002_REG_HELP,
T,CNT-PCS to SERDES FIFO credit count,60,5,Hex,2,PCS_PCS1_SERDES_CRDT_CNT002_REG_HELP,

(PCS1_SERDES_CRDT_CNT003_REG),2,PCS SERDES Credit Count,PCS,PCS_PCS1_SERDES_CRDT_CNT003_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCS1_SERDES_CRDT_CNT003_REG_HELP,
T,CNT-PCS to SERDES FIFO credit count,60,5,Hex,2,PCS_PCS1_SERDES_CRDT_CNT003_REG_HELP,

(PCS0_SGM000_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM000_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM000_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM000_AN_ADV_REG_HELP,

(PCS0_SGM001_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM001_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM001_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM001_AN_ADV_REG_HELP,

(PCS0_SGM002_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM002_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM002_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM002_AN_ADV_REG_HELP,

(PCS0_SGM003_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS0_SGM003_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM003_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM003_AN_ADV_REG_HELP,

(PCS1_SGM000_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM000_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM000_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM000_AN_ADV_REG_HELP,

(PCS1_SGM001_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM001_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM001_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM001_AN_ADV_REG_HELP,

(PCS1_SGM002_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM002_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM002_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM002_AN_ADV_REG_HELP,

(PCS1_SGM003_AN_ADV_REG),8,SGMII AN Advertisement Register (sent out as tx_config_reg),PCS,PCS_PCS1_SGM003_AN_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,ACK-Auto negotiation ack,Enable,Disable,50,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM003_AN_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM003_AN_ADV_REG_HELP,

(PCS0_SGM000_LP_ADV_REG),7,SGMII LP Advertisement Register (received as rx_config_reg),PCS,PCS_PCS0_SGM000_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM000_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM000_LP_ADV_REG_HELP,

(PCS0_SGM001_LP_ADV_REG),7,SGMII LP Advertisement Register (received as rx_config_reg),PCS,PCS_PCS0_SGM001_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM001_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM001_LP_ADV_REG_HELP,

(PCS0_SGM002_LP_ADV_REG),7,SGMII LP Advertisement Register (received as rx_config_reg),PCS,PCS_PCS0_SGM002_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM002_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM002_LP_ADV_REG_HELP,

(PCS0_SGM003_LP_ADV_REG),7,SGMII LP Advertisement Register (received as rx_config_reg),PCS,PCS_PCS0_SGM003_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS0_SGM003_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS0_SGM003_LP_ADV_REG_HELP,

(PCS1_SGM000_LP_ADV_REG),7,SGMII LP Advertisement Register (received as rx_config_reg),PCS,PCS_PCS1_SGM000_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM000_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM000_LP_ADV_REG_HELP,

(PCS1_SGM001_LP_ADV_REG),7,SGMII LP Advertisement Register (received as rx_config_reg),PCS,PCS_PCS1_SGM001_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM001_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM001_LP_ADV_REG_HELP,

(PCS1_SGM002_LP_ADV_REG),7,SGMII LP Advertisement Register (received as rx_config_reg),PCS,PCS_PCS1_SGM002_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM002_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM002_LP_ADV_REG_HELP,

(PCS1_SGM003_LP_ADV_REG),7,SGMII LP Advertisement Register (received as rx_config_reg),PCS,PCS_PCS1_SGM003_LP_ADV_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
O,LINK-Link status 1 Link Up 0 Link Down,Enable,Disable,49,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,50,2,Hex,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
O,DUP-Duplex mode 1=full duplex 0=half duplex,Enable,Disable,52,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
T,SPEED-Link Speed,53,2,Hex,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
T,Reserved-Reserved,55,9,Hex,3,PCS_PCS1_SGM003_LP_ADV_REG_HELP,
O,ONE-Always set to match tx_config_reg<0>,Enable,Disable,64,1,PCS_PCS1_SGM003_LP_ADV_REG_HELP,

(PCS0_TX000_STATES_REG),4,Type=RSL,PCS,PCS_PCS0_TX000_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX000_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX000_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX000_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX000_STATES_REG_HELP,

(PCS0_TX001_STATES_REG),4,Type=RSL,PCS,PCS_PCS0_TX001_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX001_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX001_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX001_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX001_STATES_REG_HELP,

(PCS0_TX002_STATES_REG),4,Type=RSL,PCS,PCS_PCS0_TX002_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX002_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX002_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX002_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX002_STATES_REG_HELP,

(PCS0_TX003_STATES_REG),4,Type=RSL,PCS,PCS_PCS0_TX003_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS0_TX003_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS0_TX003_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS0_TX003_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS0_TX003_STATES_REG_HELP,

(PCS1_TX000_STATES_REG),4,Type=RSL,PCS,PCS_PCS1_TX000_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX000_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX000_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX000_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX000_STATES_REG_HELP,

(PCS1_TX001_STATES_REG),4,Type=RSL,PCS,PCS_PCS1_TX001_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX001_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX001_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX001_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX001_STATES_REG_HELP,

(PCS1_TX002_STATES_REG),4,Type=RSL,PCS,PCS_PCS1_TX002_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX002_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX002_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX002_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX002_STATES_REG_HELP,

(PCS1_TX003_STATES_REG),4,Type=RSL,PCS,PCS_PCS1_TX003_STATES_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCS1_TX003_STATES_REG_HELP,
T,XMIT-0=undefined 1=config 2=idle 3=data,58,2,Hex,1,PCS_PCS1_TX003_STATES_REG_HELP,
O,TX_BAD-Xmit state machine in a bad state,Enable,Disable,60,1,PCS_PCS1_TX003_STATES_REG_HELP,
T,ORD_ST-Xmit ordered set state machine state,61,4,Hex,1,PCS_PCS1_TX003_STATES_REG_HELP,

(PCS0_TX_RX000_POLARITY_REG),5,Note:,PCS,PCS_PCS0_TX_RX000_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX000_POLARITY_REG_HELP,

(PCS0_TX_RX001_POLARITY_REG),5,Note:,PCS,PCS_PCS0_TX_RX001_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX001_POLARITY_REG_HELP,

(PCS0_TX_RX002_POLARITY_REG),5,Note:,PCS,PCS_PCS0_TX_RX002_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX002_POLARITY_REG_HELP,

(PCS0_TX_RX003_POLARITY_REG),5,Note:,PCS,PCS_PCS0_TX_RX003_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS0_TX_RX003_POLARITY_REG_HELP,

(PCS1_TX_RX000_POLARITY_REG),5,Note:,PCS,PCS_PCS1_TX_RX000_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX000_POLARITY_REG_HELP,

(PCS1_TX_RX001_POLARITY_REG),5,Note:,PCS,PCS_PCS1_TX_RX001_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX001_POLARITY_REG_HELP,

(PCS1_TX_RX002_POLARITY_REG),5,Note:,PCS,PCS_PCS1_TX_RX002_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX002_POLARITY_REG_HELP,

(PCS1_TX_RX003_POLARITY_REG),5,Note:,PCS,PCS_PCS1_TX_RX003_POLARITY_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,RXOVRD-When 0 <2> determines polarity,Enable,Disable,61,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,AUTORXPL-Auto RX polarity detected. 1=inverted 0=normal,Enable,Disable,62,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCS1_TX_RX003_POLARITY_REG_HELP,

(PCSX0_10GBX_STATUS_REG),8,Type=RSL,PCS,PCS_PCSX0_10GBX_STATUS_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,ALIGND-1=Lane alignment achieved 0=Lanes not aligned,Enable,Disable,52,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,PATTST-Always at 0 no pattern testing capability,Enable,Disable,53,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
T,Reserved-Reserved,54,7,Hex,2,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L3SYNC-1=Rcv lane 3 code grp synchronized 0=not sync'ed,Enable,Disable,61,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L2SYNC-1=Rcv lane 2 code grp synchronized 0=not sync'ed,Enable,Disable,62,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L1SYNC-1=Rcv lane 1 code grp synchronized 0=not sync'ed,Enable,Disable,63,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,
O,L0SYNC-1=Rcv lane 0 code grp synchronized 0=not sync'ed,Enable,Disable,64,1,PCS_PCSX0_10GBX_STATUS_REG_HELP,

(PCSX0_BIST_STATUS_REG),2,PCSX Bist Status Register,PCS,PCS_PCSX0_BIST_STATUS_REG_HELP
T,Reserved-Reserved,1,63,Hex,16,PCS_PCSX0_BIST_STATUS_REG_HELP,
O,BIST_STATUS-1=bist failure 0=bisted memory ok or bist in progress,Enable,Disable,64,1,PCS_PCSX0_BIST_STATUS_REG_HELP,

(PCSX0_BIT_LOCK_STATUS_REG),5,PCSX Bit Lock Status Register,PCS,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK3-Receive Lane 3 bit lock status,Enable,Disable,61,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK2-Receive Lane 2 bit lock status,Enable,Disable,62,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK1-Receive Lane 1 bit lock status,Enable,Disable,63,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,
O,BITLCK0-Receive Lane 0 bit lock status,Enable,Disable,64,1,PCS_PCSX0_BIT_LOCK_STATUS_REG_HELP,

(PCSX0_CONTROL1_REG),10,Type=RSL,PCS,PCS_PCSX0_CONTROL1_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX0_CONTROL1_REG_HELP,
O,RESET-1=SW PCSX Reset the bit will return to 0 after pcs,Enable,Disable,49,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,LOOPBCK1-0=normal operation 1=internal loopback mode,Enable,Disable,50,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,SPDSEL1-See bit 6 description,Enable,Disable,51,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,Reserved-Reserved,Enable,Disable,52,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,LO_PWR-1=Power Down(HW reset) 0=Normal operation,Enable,Disable,53,1,PCS_PCSX0_CONTROL1_REG_HELP,
T,Reserved-Reserved,54,4,Hex,1,PCS_PCSX0_CONTROL1_REG_HELP,
O,SPDSEL0-SPDSEL1 and SPDSEL0 are always at 1'b1. Write has,Enable,Disable,58,1,PCS_PCSX0_CONTROL1_REG_HELP,
T,SPD-Always select 10Gb/s writes have no effect,59,4,Hex,1,PCS_PCSX0_CONTROL1_REG_HELP,
T,Reserved-Reserved,63,2,Hex,1,PCS_PCSX0_CONTROL1_REG_HELP,

(PCSX0_CONTROL2_REG),2,Type=RSL,PCS,PCS_PCSX0_CONTROL2_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCSX0_CONTROL2_REG_HELP,
T,TYPE-Always 2'b01 10GBASE=X only supported,63,2,Hex,1,PCS_PCSX0_CONTROL2_REG_HELP,

(PCSX0_INT_EN_REG),8,PCSX Interrupt Enable Register,PCS,PCS_PCSX0_INT_EN_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCSX0_INT_EN_REG_HELP,
O,DBG_SYNC_EN-Code Group sync failure debug help,Enable,Disable,58,1,PCS_PCSX0_INT_EN_REG_HELP,
O,ALGNLOS_EN-Enable ALGNLOS interrupt,Enable,Disable,59,1,PCS_PCSX0_INT_EN_REG_HELP,
O,SYNLOS_EN-Enable SYNLOS interrupt,Enable,Disable,60,1,PCS_PCSX0_INT_EN_REG_HELP,
O,BITLCKLS_EN-Enable BITLCKLS interrupt,Enable,Disable,61,1,PCS_PCSX0_INT_EN_REG_HELP,
O,RXSYNBAD_EN-Enable RXSYNBAD  interrupt,Enable,Disable,62,1,PCS_PCSX0_INT_EN_REG_HELP,
O,RXBAD_EN-Enable RXBAD  interrupt,Enable,Disable,63,1,PCS_PCSX0_INT_EN_REG_HELP,
O,TXFLT_EN-Enable TXFLT   interrupt,Enable,Disable,64,1,PCS_PCSX0_INT_EN_REG_HELP,

(PCSX0_INT_REG),8,PCSX Interrupt Register,PCS,PCS_PCSX0_INT_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCSX0_INT_REG_HELP,
O,DBG_SYNC-Code Group sync failure debug help see Note below,Enable,Disable,58,1,PCS_PCSX0_INT_REG_HELP,
O,ALGNLOS-Set when XAUI lanes lose alignment,Enable,Disable,59,1,PCS_PCSX0_INT_REG_HELP,
O,SYNLOS-Set when Code group sync lost on 1 or more  lanes,Enable,Disable,60,1,PCS_PCSX0_INT_REG_HELP,
O,BITLCKLS-Set when Bit lock lost on 1 or more xaui lanes,Enable,Disable,61,1,PCS_PCSX0_INT_REG_HELP,
O,RXSYNBAD-Set when RX code grp sync st machine in bad state,Enable,Disable,62,1,PCS_PCSX0_INT_REG_HELP,
O,RXBAD-Set when RX state machine in bad state,Enable,Disable,63,1,PCS_PCSX0_INT_REG_HELP,
O,TXFLT-None defined at this time always 0x0,Enable,Disable,64,1,PCS_PCSX0_INT_REG_HELP,

(PCSX0_LOG_ANL_REG),6,PCSX Logic Analyzer Register,PCS,PCS_PCSX0_LOG_ANL_REG_HELP
T,Reserved-Reserved,1,57,Hex,15,PCS_PCSX0_LOG_ANL_REG_HELP,
O,ENC_MODE-1=send xaui encoded data 0=send xaui raw data to GMX,Enable,Disable,58,1,PCS_PCSX0_LOG_ANL_REG_HELP,
T,DROP_LN-"xaui lane# to drop from logic analyzer packets,59,2,Hex,1,PCS_PCSX0_LOG_ANL_REG_HELP,
O,LAFIFOVFL-1=logic analyser fif overflowed one or more times,Enable,Disable,61,1,PCS_PCSX0_LOG_ANL_REG_HELP,
O,LA_EN-1= Logic Analyzer enabled 0=Logic Analyzer disabled,Enable,Disable,62,1,PCS_PCSX0_LOG_ANL_REG_HELP,
T,PKT_SZ-[<1> <0>]  Logic Analyzer Packet Size,63,2,Hex,1,PCS_PCSX0_LOG_ANL_REG_HELP,

(PCSX0_MISC_CTL_REG),5,PCSX Misc Control Register,PCS,PCS_PCSX0_MISC_CTL_REG_HELP
T,Reserved-Reserved,1,60,Hex,15,PCS_PCSX0_MISC_CTL_REG_HELP,
O,TX_SWAP-0=do not swap xaui lanes going out to qlm's,Enable,Disable,61,1,PCS_PCSX0_MISC_CTL_REG_HELP,
O,RX_SWAP-0=do not swap xaui lanes coming in from qlm's,Enable,Disable,62,1,PCS_PCSX0_MISC_CTL_REG_HELP,
O,XAUI-1=XAUI mode selected 0=not XAUI mode selected,Enable,Disable,63,1,PCS_PCSX0_MISC_CTL_REG_HELP,
O,GMXENO-GMX port enable override GMX en/dis status is held,Enable,Disable,64,1,PCS_PCSX0_MISC_CTL_REG_HELP,

(PCSX0_RX_SYNC_STATES_REG),5,Type=RSL,PCS,PCS_PCSX0_RX_SYNC_STATES_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC3ST-Receive lane 3 code grp sync state machine state,49,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC2ST-Receive lane 2 code grp sync state machine state,53,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC1ST-Receive lane 1 code grp sync state machine state,57,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,
T,SYNC0ST-Receive lane 0 code grp sync state machine state,61,4,Hex,1,PCS_PCSX0_RX_SYNC_STATES_REG_HELP,

(PCSX0_SERDES_CRDT_CNT_REG),2,PCSX SERDES Credit Count,PCS,PCS_PCSX0_SERDES_CRDT_CNT_REG_HELP
T,Reserved-Reserved,1,59,Hex,15,PCS_PCSX0_SERDES_CRDT_CNT_REG_HELP,
T,CNT-N/A,60,5,Hex,2,PCS_PCSX0_SERDES_CRDT_CNT_REG_HELP,

(PCSX0_SPD_ABIL_REG),3,Type=RSL,PCS,PCS_PCSX0_SPD_ABIL_REG_HELP
T,Reserved-Reserved,1,62,Hex,16,PCS_PCSX0_SPD_ABIL_REG_HELP,
O,TENPASST-Always 0 no 10PASS=TS/2BASE=TL capability support,Enable,Disable,63,1,PCS_PCSX0_SPD_ABIL_REG_HELP,
O,TENGB-Always 1 10Gb/s supported,Enable,Disable,64,1,PCS_PCSX0_SPD_ABIL_REG_HELP,

(PCSX0_STATUS1_REG),6,Type=RSL,PCS,PCS_PCSX0_STATUS1_REG_HELP
T,Reserved-Reserved,1,56,Hex,14,PCS_PCSX0_STATUS1_REG_HELP,
O,FLT-1=Fault condition detected 0=No fault condition,Enable,Disable,57,1,PCS_PCSX0_STATUS1_REG_HELP,
T,Reserved-Reserved,58,4,Hex,1,PCS_PCSX0_STATUS1_REG_HELP,
O,RCV_LNK-1=Receive Link up 0=Receive Link down,Enable,Disable,62,1,PCS_PCSX0_STATUS1_REG_HELP,
O,LPABLE-Always set to 1 for Low Power ablility indication,Enable,Disable,63,1,PCS_PCSX0_STATUS1_REG_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,PCS_PCSX0_STATUS1_REG_HELP,

(PCSX0_STATUS2_REG),9,Type=RSL,PCS,PCS_PCSX0_STATUS2_REG_HELP
T,Reserved-Reserved,1,48,Hex,12,PCS_PCSX0_STATUS2_REG_HELP,
T,DEV-Always at 2'b10 means a Device present at the addr,49,2,Hex,1,PCS_PCSX0_STATUS2_REG_HELP,
T,Reserved-Reserved,51,2,Hex,1,PCS_PCSX0_STATUS2_REG_HELP,
O,XMTFLT-0=No xmit fault 1=xmit fault. Implements latching,Enable,Disable,53,1,PCS_PCSX0_STATUS2_REG_HELP,
O,RCVFLT-0=No rcv fault 1=rcv fault. Implements latching,Enable,Disable,54,1,PCS_PCSX0_STATUS2_REG_HELP,
T,Reserved-Reserved,55,7,Hex,2,PCS_PCSX0_STATUS2_REG_HELP,
O,TENGB_W-Always 0 no 10GBASE=W capability,Enable,Disable,62,1,PCS_PCSX0_STATUS2_REG_HELP,
O,TENGB_X-Always 1 10GBASE=X capable,Enable,Disable,63,1,PCS_PCSX0_STATUS2_REG_HELP,
O,TENGB_R-Always 0 no 10GBASE=R capability,Enable,Disable,64,1,PCS_PCSX0_STATUS2_REG_HELP,

(PCSX0_TX_RX_POLARITY_REG),5,RX lane polarity vector [3:0] = XOR_RXPLRT<9:6>  ^  [4[RXPLRT<1>]];,PCS,PCS_PCSX0_TX_RX_POLARITY_REG_HELP
T,Reserved-Reserved,1,54,Hex,14,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
T,XOR_RXPLRT-Per lane RX polarity control,55,4,Hex,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
T,XOR_TXPLRT-Per lane TX polarity control,59,4,Hex,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
O,RXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,63,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,
O,TXPLRT-1 is inverted polarity 0 is normal polarity,Enable,Disable,64,1,PCS_PCSX0_TX_RX_POLARITY_REG_HELP,

(PCSX0_TX_RX_STATES_REG),10,Type=RSL,PCS,PCS_PCSX0_TX_RX_STATES_REG_HELP
T,Reserved-Reserved,1,50,Hex,13,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,TERM_ERR-1=Check end function detected error in packet,Enable,Disable,51,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN3BAD-1=lane 3 code grp sync state machine in bad state,Enable,Disable,52,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN2BAD-1=lane 2 code grp sync state machine in bad state,Enable,Disable,53,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN1BAD-1=lane 1 code grp sync state machine in bad state,Enable,Disable,54,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,SYN0BAD-1=lane 0 code grp sync state machine in bad state,Enable,Disable,55,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
O,RXBAD-1=Rcv state machine in a bad state HW malfunction,Enable,Disable,56,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
T,ALGN_ST-Lane alignment state machine state state,57,3,Hex,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
T,RX_ST-Receive state machine state state,60,2,Hex,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,
T,TX_ST-Transmit state machine state state,62,3,Hex,1,PCS_PCSX0_TX_RX_STATES_REG_HELP,

(PEM0_BAR1_INDEX000),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX000_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX000_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX000_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX000_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX000_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX000_HELP,

(PEM0_BAR1_INDEX001),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX001_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX001_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX001_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX001_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX001_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX001_HELP,

(PEM0_BAR1_INDEX002),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX002_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX002_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX002_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX002_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX002_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX002_HELP,

(PEM0_BAR1_INDEX003),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX003_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX003_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX003_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX003_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX003_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX003_HELP,

(PEM0_BAR1_INDEX004),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX004_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX004_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX004_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX004_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX004_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX004_HELP,

(PEM0_BAR1_INDEX005),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX005_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX005_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX005_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX005_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX005_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX005_HELP,

(PEM0_BAR1_INDEX006),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX006_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX006_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX006_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX006_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX006_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX006_HELP,

(PEM0_BAR1_INDEX007),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX007_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX007_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX007_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX007_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX007_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX007_HELP,

(PEM0_BAR1_INDEX008),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX008_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX008_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX008_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX008_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX008_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX008_HELP,

(PEM0_BAR1_INDEX009),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX009_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX009_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX009_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX009_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX009_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX009_HELP,

(PEM0_BAR1_INDEX010),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX010_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX010_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX010_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX010_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX010_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX010_HELP,

(PEM0_BAR1_INDEX011),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX011_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX011_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX011_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX011_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX011_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX011_HELP,

(PEM0_BAR1_INDEX012),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX012_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX012_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX012_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX012_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX012_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX012_HELP,

(PEM0_BAR1_INDEX013),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX013_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX013_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX013_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX013_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX013_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX013_HELP,

(PEM0_BAR1_INDEX014),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX014_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX014_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX014_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX014_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX014_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX014_HELP,

(PEM0_BAR1_INDEX015),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM0_BAR1_INDEX015_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM0_BAR1_INDEX015_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM0_BAR1_INDEX015_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM0_BAR1_INDEX015_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM0_BAR1_INDEX015_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM0_BAR1_INDEX015_HELP,

(PEM1_BAR1_INDEX000),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX000_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX000_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX000_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX000_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX000_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX000_HELP,

(PEM1_BAR1_INDEX001),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX001_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX001_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX001_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX001_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX001_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX001_HELP,

(PEM1_BAR1_INDEX002),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX002_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX002_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX002_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX002_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX002_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX002_HELP,

(PEM1_BAR1_INDEX003),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX003_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX003_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX003_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX003_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX003_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX003_HELP,

(PEM1_BAR1_INDEX004),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX004_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX004_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX004_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX004_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX004_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX004_HELP,

(PEM1_BAR1_INDEX005),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX005_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX005_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX005_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX005_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX005_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX005_HELP,

(PEM1_BAR1_INDEX006),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX006_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX006_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX006_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX006_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX006_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX006_HELP,

(PEM1_BAR1_INDEX007),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX007_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX007_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX007_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX007_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX007_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX007_HELP,

(PEM1_BAR1_INDEX008),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX008_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX008_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX008_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX008_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX008_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX008_HELP,

(PEM1_BAR1_INDEX009),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX009_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX009_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX009_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX009_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX009_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX009_HELP,

(PEM1_BAR1_INDEX010),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX010_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX010_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX010_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX010_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX010_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX010_HELP,

(PEM1_BAR1_INDEX011),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX011_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX011_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX011_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX011_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX011_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX011_HELP,

(PEM1_BAR1_INDEX012),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX012_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX012_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX012_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX012_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX012_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX012_HELP,

(PEM1_BAR1_INDEX013),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX013_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX013_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX013_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX013_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX013_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX013_HELP,

(PEM1_BAR1_INDEX014),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX014_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX014_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX014_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX014_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX014_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX014_HELP,

(PEM1_BAR1_INDEX015),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM1_BAR1_INDEX015_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM1_BAR1_INDEX015_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM1_BAR1_INDEX015_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM1_BAR1_INDEX015_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM1_BAR1_INDEX015_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM1_BAR1_INDEX015_HELP,

(PEM2_BAR1_INDEX000),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX000_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX000_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX000_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX000_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX000_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX000_HELP,

(PEM2_BAR1_INDEX001),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX001_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX001_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX001_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX001_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX001_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX001_HELP,

(PEM2_BAR1_INDEX002),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX002_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX002_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX002_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX002_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX002_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX002_HELP,

(PEM2_BAR1_INDEX003),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX003_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX003_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX003_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX003_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX003_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX003_HELP,

(PEM2_BAR1_INDEX004),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX004_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX004_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX004_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX004_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX004_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX004_HELP,

(PEM2_BAR1_INDEX005),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX005_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX005_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX005_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX005_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX005_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX005_HELP,

(PEM2_BAR1_INDEX006),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX006_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX006_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX006_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX006_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX006_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX006_HELP,

(PEM2_BAR1_INDEX007),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX007_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX007_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX007_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX007_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX007_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX007_HELP,

(PEM2_BAR1_INDEX008),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX008_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX008_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX008_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX008_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX008_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX008_HELP,

(PEM2_BAR1_INDEX009),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX009_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX009_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX009_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX009_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX009_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX009_HELP,

(PEM2_BAR1_INDEX010),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX010_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX010_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX010_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX010_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX010_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX010_HELP,

(PEM2_BAR1_INDEX011),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX011_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX011_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX011_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX011_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX011_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX011_HELP,

(PEM2_BAR1_INDEX012),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX012_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX012_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX012_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX012_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX012_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX012_HELP,

(PEM2_BAR1_INDEX013),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX013_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX013_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX013_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX013_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX013_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX013_HELP,

(PEM2_BAR1_INDEX014),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX014_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX014_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX014_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX014_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX014_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX014_HELP,

(PEM2_BAR1_INDEX015),5,Contains address index and control bits for access to memory ranges of BAR-1. Index is build,PEM,PEM_PEM2_BAR1_INDEX015_HELP
T,Reserved-Reserved,1,40,Hex,10,PEM_PEM2_BAR1_INDEX015_HELP,
T,ADDR_IDX-Address bits [41:22] sent to L2C,41,20,Hex,5,PEM_PEM2_BAR1_INDEX015_HELP,
O,CA-Set '1' when access is not to be cached in L2.,Enable,Disable,61,1,PEM_PEM2_BAR1_INDEX015_HELP,
T,END_SWP-Endian Swap Mode,62,2,Hex,1,PEM_PEM2_BAR1_INDEX015_HELP,
O,ADDR_V-Set '1' when the selected address range is valid.,Enable,Disable,64,1,PEM_PEM2_BAR1_INDEX015_HELP,

(PEM0_BAR2_MASK),3,The mask pattern that is ANDED with the address from PCIe core for BAR2 hits.,PEM,PEM_PEM0_BAR2_MASK_HELP
T,Reserved-Reserved,1,26,Hex,7,PEM_PEM0_BAR2_MASK_HELP,
T,MASK-The value to be ANDED with the address sent to,27,35,Hex,9,PEM_PEM0_BAR2_MASK_HELP,
T,Reserved-Reserved,62,3,Hex,1,PEM_PEM0_BAR2_MASK_HELP,

(PEM1_BAR2_MASK),3,The mask pattern that is ANDED with the address from PCIe core for BAR2 hits.,PEM,PEM_PEM1_BAR2_MASK_HELP
T,Reserved-Reserved,1,26,Hex,7,PEM_PEM1_BAR2_MASK_HELP,
T,MASK-The value to be ANDED with the address sent to,27,35,Hex,9,PEM_PEM1_BAR2_MASK_HELP,
T,Reserved-Reserved,62,3,Hex,1,PEM_PEM1_BAR2_MASK_HELP,

(PEM2_BAR2_MASK),3,The mask pattern that is ANDED with the address from PCIe core for BAR2 hits.,PEM,PEM_PEM2_BAR2_MASK_HELP
T,Reserved-Reserved,1,26,Hex,7,PEM_PEM2_BAR2_MASK_HELP,
T,MASK-The value to be ANDED with the address sent to,27,35,Hex,9,PEM_PEM2_BAR2_MASK_HELP,
T,Reserved-Reserved,62,3,Hex,1,PEM_PEM2_BAR2_MASK_HELP,

(PEM0_BAR_CTL),5,Contains control for BAR accesses.,PEM,PEM_PEM0_BAR_CTL_HELP
T,Reserved-Reserved,1,57,Hex,15,PEM_PEM0_BAR_CTL_HELP,
T,BAR1_SIZ-Pcie=Port0 Bar1 Size. 1 == 64MB 2 == 128MB,58,3,Hex,1,PEM_PEM0_BAR_CTL_HELP,
O,BAR2_ENB-When set '1' BAR2 is enable and will respond when,Enable,Disable,61,1,PEM_PEM0_BAR_CTL_HELP,
T,BAR2_ESX-Value will be XORed with pci=address[45:44] to,62,2,Hex,1,PEM_PEM0_BAR_CTL_HELP,
O,BAR2_CAX-Value will be XORed with pcie=address[46] to,Enable,Disable,64,1,PEM_PEM0_BAR_CTL_HELP,

(PEM1_BAR_CTL),5,Contains control for BAR accesses.,PEM,PEM_PEM1_BAR_CTL_HELP
T,Reserved-Reserved,1,57,Hex,15,PEM_PEM1_BAR_CTL_HELP,
T,BAR1_SIZ-Pcie=Port0 Bar1 Size. 1 == 64MB 2 == 128MB,58,3,Hex,1,PEM_PEM1_BAR_CTL_HELP,
O,BAR2_ENB-When set '1' BAR2 is enable and will respond when,Enable,Disable,61,1,PEM_PEM1_BAR_CTL_HELP,
T,BAR2_ESX-Value will be XORed with pci=address[45:44] to,62,2,Hex,1,PEM_PEM1_BAR_CTL_HELP,
O,BAR2_CAX-Value will be XORed with pcie=address[46] to,Enable,Disable,64,1,PEM_PEM1_BAR_CTL_HELP,

(PEM2_BAR_CTL),5,Contains control for BAR accesses.,PEM,PEM_PEM2_BAR_CTL_HELP
T,Reserved-Reserved,1,57,Hex,15,PEM_PEM2_BAR_CTL_HELP,
T,BAR1_SIZ-Pcie=Port0 Bar1 Size. 1 == 64MB 2 == 128MB,58,3,Hex,1,PEM_PEM2_BAR_CTL_HELP,
O,BAR2_ENB-When set '1' BAR2 is enable and will respond when,Enable,Disable,61,1,PEM_PEM2_BAR_CTL_HELP,
T,BAR2_ESX-Value will be XORed with pci=address[45:44] to,62,2,Hex,1,PEM_PEM2_BAR_CTL_HELP,
O,BAR2_CAX-Value will be XORed with pcie=address[46] to,Enable,Disable,64,1,PEM_PEM2_BAR_CTL_HELP,

(PEM0_BIST_STATUS),7,Contains the diffrent interrupt summary bits of the PEM.,PEM,PEM_PEM0_BIST_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM0_BIST_STATUS_HELP,
O,RETRY-Retry Buffer Memory,Enable,Disable,59,1,PEM_PEM0_BIST_STATUS_HELP,
O,SOT-Start of Transfer Memory,Enable,Disable,60,1,PEM_PEM0_BIST_STATUS_HELP,
O,RQHDR0-Rx Queue Header Memory 0,Enable,Disable,61,1,PEM_PEM0_BIST_STATUS_HELP,
O,RQHDR1-Rx Queue Header Memory 1,Enable,Disable,62,1,PEM_PEM0_BIST_STATUS_HELP,
O,RQDATA0-Rx Queue Data Memory 0,Enable,Disable,63,1,PEM_PEM0_BIST_STATUS_HELP,
O,RQDATA1-Rx Queue Data Memory 1,Enable,Disable,64,1,PEM_PEM0_BIST_STATUS_HELP,

(PEM1_BIST_STATUS),7,Contains the diffrent interrupt summary bits of the PEM.,PEM,PEM_PEM1_BIST_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM1_BIST_STATUS_HELP,
O,RETRY-Retry Buffer Memory,Enable,Disable,59,1,PEM_PEM1_BIST_STATUS_HELP,
O,SOT-Start of Transfer Memory,Enable,Disable,60,1,PEM_PEM1_BIST_STATUS_HELP,
O,RQHDR0-Rx Queue Header Memory 0,Enable,Disable,61,1,PEM_PEM1_BIST_STATUS_HELP,
O,RQHDR1-Rx Queue Header Memory 1,Enable,Disable,62,1,PEM_PEM1_BIST_STATUS_HELP,
O,RQDATA0-Rx Queue Data Memory 0,Enable,Disable,63,1,PEM_PEM1_BIST_STATUS_HELP,
O,RQDATA1-Rx Queue Data Memory 1,Enable,Disable,64,1,PEM_PEM1_BIST_STATUS_HELP,

(PEM2_BIST_STATUS),7,Contains the diffrent interrupt summary bits of the PEM.,PEM,PEM_PEM2_BIST_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM2_BIST_STATUS_HELP,
O,RETRY-Retry Buffer Memory,Enable,Disable,59,1,PEM_PEM2_BIST_STATUS_HELP,
O,SOT-Start of Transfer Memory,Enable,Disable,60,1,PEM_PEM2_BIST_STATUS_HELP,
O,RQHDR0-Rx Queue Header Memory 0,Enable,Disable,61,1,PEM_PEM2_BIST_STATUS_HELP,
O,RQHDR1-Rx Queue Header Memory 1,Enable,Disable,62,1,PEM_PEM2_BIST_STATUS_HELP,
O,RQDATA0-Rx Queue Data Memory 0,Enable,Disable,63,1,PEM_PEM2_BIST_STATUS_HELP,
O,RQDATA1-Rx Queue Data Memory 1,Enable,Disable,64,1,PEM_PEM2_BIST_STATUS_HELP,

(PEM0_BIST_STATUS2),15,"PEM#_BIST_STATUS2 = PEM BIST Status Register,PEM,PEM_PEM0_BIST_STATUS2_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM0_BIST_STATUS2_HELP,
O,PEAI_P2E-BIST Status for the peai__pesc_fifo,Enable,Disable,51,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPN_D-BIST Status for the tlp_n_fifo_data,Enable,Disable,52,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPN_CTL-BIST Status for the tlp_n_fifo_ctl,Enable,Disable,53,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPP_D-BIST Status for the tlp_p_fifo_data,Enable,Disable,54,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPP_CTL-BIST Status for the tlp_p_fifo_ctl,Enable,Disable,55,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPC_D-BIST Status for the tlp_c_fifo_data,Enable,Disable,56,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPC_CTL-BIST Status for the tlp_c_fifo_ctl,Enable,Disable,57,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPAN_D-BIST Status for the tlp_n_afifo_data,Enable,Disable,58,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPAN_CTL-BIST Status for the tlp_n_afifo_ctl,Enable,Disable,59,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPAP_D-BIST Status for the tlp_p_afifo_data,Enable,Disable,60,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPAP_CTL-BIST Status for the tlp_p_afifo_ctl,Enable,Disable,61,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPAC_D-BIST Status for the tlp_c_afifo_data,Enable,Disable,62,1,PEM_PEM0_BIST_STATUS2_HELP,
O,TLPAC_CTL-BIST Status for the tlp_c_afifo_ctl,Enable,Disable,63,1,PEM_PEM0_BIST_STATUS2_HELP,
O,M2S-BIST Status for the m2s_fifo,Enable,Disable,64,1,PEM_PEM0_BIST_STATUS2_HELP,

(PEM1_BIST_STATUS2),15,"PEM#_BIST_STATUS2 = PEM BIST Status Register,PEM,PEM_PEM1_BIST_STATUS2_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM1_BIST_STATUS2_HELP,
O,PEAI_P2E-BIST Status for the peai__pesc_fifo,Enable,Disable,51,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPN_D-BIST Status for the tlp_n_fifo_data,Enable,Disable,52,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPN_CTL-BIST Status for the tlp_n_fifo_ctl,Enable,Disable,53,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPP_D-BIST Status for the tlp_p_fifo_data,Enable,Disable,54,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPP_CTL-BIST Status for the tlp_p_fifo_ctl,Enable,Disable,55,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPC_D-BIST Status for the tlp_c_fifo_data,Enable,Disable,56,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPC_CTL-BIST Status for the tlp_c_fifo_ctl,Enable,Disable,57,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPAN_D-BIST Status for the tlp_n_afifo_data,Enable,Disable,58,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPAN_CTL-BIST Status for the tlp_n_afifo_ctl,Enable,Disable,59,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPAP_D-BIST Status for the tlp_p_afifo_data,Enable,Disable,60,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPAP_CTL-BIST Status for the tlp_p_afifo_ctl,Enable,Disable,61,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPAC_D-BIST Status for the tlp_c_afifo_data,Enable,Disable,62,1,PEM_PEM1_BIST_STATUS2_HELP,
O,TLPAC_CTL-BIST Status for the tlp_c_afifo_ctl,Enable,Disable,63,1,PEM_PEM1_BIST_STATUS2_HELP,
O,M2S-BIST Status for the m2s_fifo,Enable,Disable,64,1,PEM_PEM1_BIST_STATUS2_HELP,

(PEM2_BIST_STATUS2),15,"PEM#_BIST_STATUS2 = PEM BIST Status Register,PEM,PEM_PEM2_BIST_STATUS2_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM2_BIST_STATUS2_HELP,
O,PEAI_P2E-BIST Status for the peai__pesc_fifo,Enable,Disable,51,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPN_D-BIST Status for the tlp_n_fifo_data,Enable,Disable,52,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPN_CTL-BIST Status for the tlp_n_fifo_ctl,Enable,Disable,53,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPP_D-BIST Status for the tlp_p_fifo_data,Enable,Disable,54,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPP_CTL-BIST Status for the tlp_p_fifo_ctl,Enable,Disable,55,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPC_D-BIST Status for the tlp_c_fifo_data,Enable,Disable,56,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPC_CTL-BIST Status for the tlp_c_fifo_ctl,Enable,Disable,57,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPAN_D-BIST Status for the tlp_n_afifo_data,Enable,Disable,58,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPAN_CTL-BIST Status for the tlp_n_afifo_ctl,Enable,Disable,59,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPAP_D-BIST Status for the tlp_p_afifo_data,Enable,Disable,60,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPAP_CTL-BIST Status for the tlp_p_afifo_ctl,Enable,Disable,61,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPAC_D-BIST Status for the tlp_c_afifo_data,Enable,Disable,62,1,PEM_PEM2_BIST_STATUS2_HELP,
O,TLPAC_CTL-BIST Status for the tlp_c_afifo_ctl,Enable,Disable,63,1,PEM_PEM2_BIST_STATUS2_HELP,
O,M2S-BIST Status for the m2s_fifo,Enable,Disable,64,1,PEM_PEM2_BIST_STATUS2_HELP,

(PEM0_CFG),4,Configuration of the PCIe Application,PEM,PEM_PEM0_CFG_HELP
T,Reserved-Reserved,1,59,Hex,15,PEM_PEM0_CFG_HELP,
O,LANESWAP-This field will overwrite the pin setting for lane swapping.,Enable,Disable,60,1,PEM_PEM0_CFG_HELP,
O,HOSTMD-This field will overwrite the pin settings for host mode.,Enable,Disable,61,1,PEM_PEM0_CFG_HELP,
T,MD-This field will overwrite the pin settings for speed and lane,62,3,Hex,1,PEM_PEM0_CFG_HELP,

(PEM1_CFG),4,Configuration of the PCIe Application,PEM,PEM_PEM1_CFG_HELP
T,Reserved-Reserved,1,59,Hex,15,PEM_PEM1_CFG_HELP,
O,LANESWAP-This field will overwrite the pin setting for lane swapping.,Enable,Disable,60,1,PEM_PEM1_CFG_HELP,
O,HOSTMD-This field will overwrite the pin settings for host mode.,Enable,Disable,61,1,PEM_PEM1_CFG_HELP,
T,MD-This field will overwrite the pin settings for speed and lane,62,3,Hex,1,PEM_PEM1_CFG_HELP,

(PEM2_CFG),4,Configuration of the PCIe Application,PEM,PEM_PEM2_CFG_HELP
T,Reserved-Reserved,1,59,Hex,15,PEM_PEM2_CFG_HELP,
O,LANESWAP-This field will overwrite the pin setting for lane swapping.,Enable,Disable,60,1,PEM_PEM2_CFG_HELP,
O,HOSTMD-This field will overwrite the pin settings for host mode.,Enable,Disable,61,1,PEM_PEM2_CFG_HELP,
T,MD-This field will overwrite the pin settings for speed and lane,62,3,Hex,1,PEM_PEM2_CFG_HELP,

(PEM0_CFG_RD),2,Allows read access to the configuration in the PCIe Core.,PEM,PEM_PEM0_CFG_RD_HELP
T,DATA-Data.,1,32,Hex,8,PEM_PEM0_CFG_RD_HELP,
T,ADDR-Address to read. A write to this register starts a read operation.,33,32,Hex,8,PEM_PEM0_CFG_RD_HELP,

(PEM1_CFG_RD),2,Allows read access to the configuration in the PCIe Core.,PEM,PEM_PEM1_CFG_RD_HELP
T,DATA-Data.,1,32,Hex,8,PEM_PEM1_CFG_RD_HELP,
T,ADDR-Address to read. A write to this register starts a read operation.,33,32,Hex,8,PEM_PEM1_CFG_RD_HELP,

(PEM2_CFG_RD),2,Allows read access to the configuration in the PCIe Core.,PEM,PEM_PEM2_CFG_RD_HELP
T,DATA-Data.,1,32,Hex,8,PEM_PEM2_CFG_RD_HELP,
T,ADDR-Address to read. A write to this register starts a read operation.,33,32,Hex,8,PEM_PEM2_CFG_RD_HELP,

(PEM0_CFG_WR),2,Allows write access to the configuration in the PCIe Core.,PEM,PEM_PEM0_CFG_WR_HELP
T,DATA-Data to write. A write to this register starts a write operation.,1,32,Hex,8,PEM_PEM0_CFG_WR_HELP,
T,ADDR-Address to write. A write to this register starts a write operation.,33,32,Hex,8,PEM_PEM0_CFG_WR_HELP,

(PEM1_CFG_WR),2,Allows write access to the configuration in the PCIe Core.,PEM,PEM_PEM1_CFG_WR_HELP
T,DATA-Data to write. A write to this register starts a write operation.,1,32,Hex,8,PEM_PEM1_CFG_WR_HELP,
T,ADDR-Address to write. A write to this register starts a write operation.,33,32,Hex,8,PEM_PEM1_CFG_WR_HELP,

(PEM2_CFG_WR),2,Allows write access to the configuration in the PCIe Core.,PEM,PEM_PEM2_CFG_WR_HELP
T,DATA-Data to write. A write to this register starts a write operation.,1,32,Hex,8,PEM_PEM2_CFG_WR_HELP,
T,ADDR-Address to write. A write to this register starts a write operation.,33,32,Hex,8,PEM_PEM2_CFG_WR_HELP,

(PEM0_CLK_EN),3,Clock Enable for ECLK and PCE_CLK,PEM,PEM_PEM0_CLK_EN_HELP
T,Reserved-Reserved,1,62,Hex,16,PEM_PEM0_CLK_EN_HELP,
O,PCECLK_GATE-When set pce_clk is gated off.,Enable,Disable,63,1,PEM_PEM0_CLK_EN_HELP,
O,CSCLK_GATE-When set eclk is gated off.,Enable,Disable,64,1,PEM_PEM0_CLK_EN_HELP,

(PEM1_CLK_EN),3,Clock Enable for ECLK and PCE_CLK,PEM,PEM_PEM1_CLK_EN_HELP
T,Reserved-Reserved,1,62,Hex,16,PEM_PEM1_CLK_EN_HELP,
O,PCECLK_GATE-When set pce_clk is gated off.,Enable,Disable,63,1,PEM_PEM1_CLK_EN_HELP,
O,CSCLK_GATE-When set eclk is gated off.,Enable,Disable,64,1,PEM_PEM1_CLK_EN_HELP,

(PEM2_CLK_EN),3,Clock Enable for ECLK and PCE_CLK,PEM,PEM_PEM2_CLK_EN_HELP
T,Reserved-Reserved,1,62,Hex,16,PEM_PEM2_CLK_EN_HELP,
O,PCECLK_GATE-When set pce_clk is gated off.,Enable,Disable,63,1,PEM_PEM2_CLK_EN_HELP,
O,CSCLK_GATE-When set eclk is gated off.,Enable,Disable,64,1,PEM_PEM2_CLK_EN_HELP,

(PEM0_CPL_LUT_VALID),2,Bit set for outstanding tag read.,PEM,PEM_PEM0_CPL_LUT_VALID_HELP
T,Reserved-Reserved,1,32,Hex,8,PEM_PEM0_CPL_LUT_VALID_HELP,
T,TAG-Bit vector set cooresponds to an outstanding tag,33,32,Hex,8,PEM_PEM0_CPL_LUT_VALID_HELP,

(PEM1_CPL_LUT_VALID),2,Bit set for outstanding tag read.,PEM,PEM_PEM1_CPL_LUT_VALID_HELP
T,Reserved-Reserved,1,32,Hex,8,PEM_PEM1_CPL_LUT_VALID_HELP,
T,TAG-Bit vector set cooresponds to an outstanding tag,33,32,Hex,8,PEM_PEM1_CPL_LUT_VALID_HELP,

(PEM2_CPL_LUT_VALID),2,Bit set for outstanding tag read.,PEM,PEM_PEM2_CPL_LUT_VALID_HELP
T,Reserved-Reserved,1,32,Hex,8,PEM_PEM2_CPL_LUT_VALID_HELP,
T,TAG-Bit vector set cooresponds to an outstanding tag,33,32,Hex,8,PEM_PEM2_CPL_LUT_VALID_HELP,

(PEM0_CTL_STATUS),21,General control and status of the PEM.,PEM,PEM_PEM0_CTL_STATUS_HELP
T,Reserved-Reserved,1,13,Hex,4,PEM_PEM0_CTL_STATUS_HELP,
O,INV_DPAR-Invert the generated parity to be written into the,Enable,Disable,14,1,PEM_PEM0_CTL_STATUS_HELP,
O,INV_HPAR-Invert the generated parity to be written into the,Enable,Disable,15,1,PEM_PEM0_CTL_STATUS_HELP,
O,INV_RPAR-Invert the generated parity to be written into the,Enable,Disable,16,1,PEM_PEM0_CTL_STATUS_HELP,
O,AUTO_SD-Link Hardware Autonomous Speed Disable.,Enable,Disable,17,1,PEM_PEM0_CTL_STATUS_HELP,
T,DNUM-Primary bus device number.,18,5,Hex,2,PEM_PEM0_CTL_STATUS_HELP,
T,PBUS-Primary bus number.,23,8,Hex,2,PEM_PEM0_CTL_STATUS_HELP,
T,Reserved-Reserved,31,2,Hex,1,PEM_PEM0_CTL_STATUS_HELP,
T,CFG_RTRY-The time x 0x10000 in core clocks to wait for a,33,16,Hex,4,PEM_PEM0_CTL_STATUS_HELP,
T,Reserved-Reserved,49,4,Hex,1,PEM_PEM0_CTL_STATUS_HELP,
O,PM_XTOFF-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,53,1,PEM_PEM0_CTL_STATUS_HELP,
O,PM_XPME-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,54,1,PEM_PEM0_CTL_STATUS_HELP,
O,OB_P_CMD-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,55,1,PEM_PEM0_CTL_STATUS_HELP,
T,Reserved-Reserved,56,2,Hex,1,PEM_PEM0_CTL_STATUS_HELP,
O,NF_ECRC-Do not forward peer=to=peer ECRC TLPs.,Enable,Disable,58,1,PEM_PEM0_CTL_STATUS_HELP,
O,DLY_ONE-When set the output client state machines will,Enable,Disable,59,1,PEM_PEM0_CTL_STATUS_HELP,
O,LNK_ENB-When set '1' the link is enabled when '0' the,Enable,Disable,60,1,PEM_PEM0_CTL_STATUS_HELP,
O,RO_CTLP-When set '1' C=TLPs that have the RO bit set will,Enable,Disable,61,1,PEM_PEM0_CTL_STATUS_HELP,
O,FAST_LM-When '1' forces fast link mode.,Enable,Disable,62,1,PEM_PEM0_CTL_STATUS_HELP,
O,INV_ECRC-When '1' causes the LSB of the ECRC to be inverted.,Enable,Disable,63,1,PEM_PEM0_CTL_STATUS_HELP,
O,INV_LCRC-When '1' causes the LSB of the LCRC to be inverted.,Enable,Disable,64,1,PEM_PEM0_CTL_STATUS_HELP,

(PEM1_CTL_STATUS),21,General control and status of the PEM.,PEM,PEM_PEM1_CTL_STATUS_HELP
T,Reserved-Reserved,1,13,Hex,4,PEM_PEM1_CTL_STATUS_HELP,
O,INV_DPAR-Invert the generated parity to be written into the,Enable,Disable,14,1,PEM_PEM1_CTL_STATUS_HELP,
O,INV_HPAR-Invert the generated parity to be written into the,Enable,Disable,15,1,PEM_PEM1_CTL_STATUS_HELP,
O,INV_RPAR-Invert the generated parity to be written into the,Enable,Disable,16,1,PEM_PEM1_CTL_STATUS_HELP,
O,AUTO_SD-Link Hardware Autonomous Speed Disable.,Enable,Disable,17,1,PEM_PEM1_CTL_STATUS_HELP,
T,DNUM-Primary bus device number.,18,5,Hex,2,PEM_PEM1_CTL_STATUS_HELP,
T,PBUS-Primary bus number.,23,8,Hex,2,PEM_PEM1_CTL_STATUS_HELP,
T,Reserved-Reserved,31,2,Hex,1,PEM_PEM1_CTL_STATUS_HELP,
T,CFG_RTRY-The time x 0x10000 in core clocks to wait for a,33,16,Hex,4,PEM_PEM1_CTL_STATUS_HELP,
T,Reserved-Reserved,49,4,Hex,1,PEM_PEM1_CTL_STATUS_HELP,
O,PM_XTOFF-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,53,1,PEM_PEM1_CTL_STATUS_HELP,
O,PM_XPME-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,54,1,PEM_PEM1_CTL_STATUS_HELP,
O,OB_P_CMD-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,55,1,PEM_PEM1_CTL_STATUS_HELP,
T,Reserved-Reserved,56,2,Hex,1,PEM_PEM1_CTL_STATUS_HELP,
O,NF_ECRC-Do not forward peer=to=peer ECRC TLPs.,Enable,Disable,58,1,PEM_PEM1_CTL_STATUS_HELP,
O,DLY_ONE-When set the output client state machines will,Enable,Disable,59,1,PEM_PEM1_CTL_STATUS_HELP,
O,LNK_ENB-When set '1' the link is enabled when '0' the,Enable,Disable,60,1,PEM_PEM1_CTL_STATUS_HELP,
O,RO_CTLP-When set '1' C=TLPs that have the RO bit set will,Enable,Disable,61,1,PEM_PEM1_CTL_STATUS_HELP,
O,FAST_LM-When '1' forces fast link mode.,Enable,Disable,62,1,PEM_PEM1_CTL_STATUS_HELP,
O,INV_ECRC-When '1' causes the LSB of the ECRC to be inverted.,Enable,Disable,63,1,PEM_PEM1_CTL_STATUS_HELP,
O,INV_LCRC-When '1' causes the LSB of the LCRC to be inverted.,Enable,Disable,64,1,PEM_PEM1_CTL_STATUS_HELP,

(PEM2_CTL_STATUS),21,General control and status of the PEM.,PEM,PEM_PEM2_CTL_STATUS_HELP
T,Reserved-Reserved,1,13,Hex,4,PEM_PEM2_CTL_STATUS_HELP,
O,INV_DPAR-Invert the generated parity to be written into the,Enable,Disable,14,1,PEM_PEM2_CTL_STATUS_HELP,
O,INV_HPAR-Invert the generated parity to be written into the,Enable,Disable,15,1,PEM_PEM2_CTL_STATUS_HELP,
O,INV_RPAR-Invert the generated parity to be written into the,Enable,Disable,16,1,PEM_PEM2_CTL_STATUS_HELP,
O,AUTO_SD-Link Hardware Autonomous Speed Disable.,Enable,Disable,17,1,PEM_PEM2_CTL_STATUS_HELP,
T,DNUM-Primary bus device number.,18,5,Hex,2,PEM_PEM2_CTL_STATUS_HELP,
T,PBUS-Primary bus number.,23,8,Hex,2,PEM_PEM2_CTL_STATUS_HELP,
T,Reserved-Reserved,31,2,Hex,1,PEM_PEM2_CTL_STATUS_HELP,
T,CFG_RTRY-The time x 0x10000 in core clocks to wait for a,33,16,Hex,4,PEM_PEM2_CTL_STATUS_HELP,
T,Reserved-Reserved,49,4,Hex,1,PEM_PEM2_CTL_STATUS_HELP,
O,PM_XTOFF-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,53,1,PEM_PEM2_CTL_STATUS_HELP,
O,PM_XPME-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,54,1,PEM_PEM2_CTL_STATUS_HELP,
O,OB_P_CMD-When WRITTEN with a '1' a single cycle pulse is,Enable,Disable,55,1,PEM_PEM2_CTL_STATUS_HELP,
T,Reserved-Reserved,56,2,Hex,1,PEM_PEM2_CTL_STATUS_HELP,
O,NF_ECRC-Do not forward peer=to=peer ECRC TLPs.,Enable,Disable,58,1,PEM_PEM2_CTL_STATUS_HELP,
O,DLY_ONE-When set the output client state machines will,Enable,Disable,59,1,PEM_PEM2_CTL_STATUS_HELP,
O,LNK_ENB-When set '1' the link is enabled when '0' the,Enable,Disable,60,1,PEM_PEM2_CTL_STATUS_HELP,
O,RO_CTLP-When set '1' C=TLPs that have the RO bit set will,Enable,Disable,61,1,PEM_PEM2_CTL_STATUS_HELP,
O,FAST_LM-When '1' forces fast link mode.,Enable,Disable,62,1,PEM_PEM2_CTL_STATUS_HELP,
O,INV_ECRC-When '1' causes the LSB of the ECRC to be inverted.,Enable,Disable,63,1,PEM_PEM2_CTL_STATUS_HELP,
O,INV_LCRC-When '1' causes the LSB of the LCRC to be inverted.,Enable,Disable,64,1,PEM_PEM2_CTL_STATUS_HELP,

(PEM0_DBG_INFO),47,"PEM#_DBG_INFO = PEM Debug Information,PEM,PEM_PEM0_DBG_INFO_HELP
T,Reserved-Reserved,1,18,Hex,5,PEM_PEM0_DBG_INFO_HELP,
O,C_C_DBE-Detected a TLP CPL Fifo ctrl double bit error,Enable,Disable,19,1,PEM_PEM0_DBG_INFO_HELP,
O,C_C_SBE-Detected a TLP CPL Fifo ctrl single bit error,Enable,Disable,20,1,PEM_PEM0_DBG_INFO_HELP,
O,C_D_DBE-Detected a TLP CPL Fifo data double bit error,Enable,Disable,21,1,PEM_PEM0_DBG_INFO_HELP,
O,C_D_SBE-Detected a TLP CPL Fifo data single bit error,Enable,Disable,22,1,PEM_PEM0_DBG_INFO_HELP,
O,N_C_DBE-Detected a TLP Non=Posted Fifo ctrl double bit error,Enable,Disable,23,1,PEM_PEM0_DBG_INFO_HELP,
O,N_C_SBE-Detected a TLP Non=Posted fifo ctrl single bit error,Enable,Disable,24,1,PEM_PEM0_DBG_INFO_HELP,
O,N_D_DBE-Detected a TLP Non=Posted Fifo data double bit error,Enable,Disable,25,1,PEM_PEM0_DBG_INFO_HELP,
O,N_D_SBE-Detected a TLP Non=Posted Fifo data single bit error,Enable,Disable,26,1,PEM_PEM0_DBG_INFO_HELP,
O,P_C_DBE-Detected a TLP Posted Fifo ctrl double bit error,Enable,Disable,27,1,PEM_PEM0_DBG_INFO_HELP,
O,P_C_SBE-Detected a TLP Posted Fifo ctrl single bit error,Enable,Disable,28,1,PEM_PEM0_DBG_INFO_HELP,
O,P_D_DBE-Detected a TLP Posted Fifo data double bit error,Enable,Disable,29,1,PEM_PEM0_DBG_INFO_HELP,
O,P_D_SBE-Detected a TLP Posted Fifo data single bit error,Enable,Disable,30,1,PEM_PEM0_DBG_INFO_HELP,
O,DATQ_PE-Detected a Data Queue RAM parity error,Enable,Disable,31,1,PEM_PEM0_DBG_INFO_HELP,
O,HDRQ_PE-Detected a Header Queue RAM parity error,Enable,Disable,32,1,PEM_PEM0_DBG_INFO_HELP,
O,RTRY_PE-Detected a Retry RAM parity error,Enable,Disable,33,1,PEM_PEM0_DBG_INFO_HELP,
O,ECRC_E-Received a ECRC error.,Enable,Disable,34,1,PEM_PEM0_DBG_INFO_HELP,
O,RAWWPP-Received a write with poisoned payload,Enable,Disable,35,1,PEM_PEM0_DBG_INFO_HELP,
O,RACPP-Received a completion with poisoned payload,Enable,Disable,36,1,PEM_PEM0_DBG_INFO_HELP,
O,RAMTLP-Received a malformed TLP,Enable,Disable,37,1,PEM_PEM0_DBG_INFO_HELP,
O,RARWDNS-Recieved a request which device does not support,Enable,Disable,38,1,PEM_PEM0_DBG_INFO_HELP,
O,CAAR-Completer aborted a request,Enable,Disable,39,1,PEM_PEM0_DBG_INFO_HELP,
O,RACCA-Received a completion with CA status,Enable,Disable,40,1,PEM_PEM0_DBG_INFO_HELP,
O,RACUR-Received a completion with UR status,Enable,Disable,41,1,PEM_PEM0_DBG_INFO_HELP,
O,RAUC-Received an unexpected completion,Enable,Disable,42,1,PEM_PEM0_DBG_INFO_HELP,
O,RQO-Receive queue overflow. Normally happens only when,Enable,Disable,43,1,PEM_PEM0_DBG_INFO_HELP,
O,FCUV-Flow Control Update Violation (opt. checks),Enable,Disable,44,1,PEM_PEM0_DBG_INFO_HELP,
O,RPE-When the PHY reports 8B/10B decode error,Enable,Disable,45,1,PEM_PEM0_DBG_INFO_HELP,
O,FCPVWT-Flow Control Protocol Violation (Watchdog Timer),Enable,Disable,46,1,PEM_PEM0_DBG_INFO_HELP,
O,DPEOOSD-DLLP protocol error (out of sequence DLLP),Enable,Disable,47,1,PEM_PEM0_DBG_INFO_HELP,
O,RTWDLE-Received TLP with DataLink Layer Error,Enable,Disable,48,1,PEM_PEM0_DBG_INFO_HELP,
O,RDWDLE-Received DLLP with DataLink Layer Error,Enable,Disable,49,1,PEM_PEM0_DBG_INFO_HELP,
O,MRE-Max Retries Exceeded,Enable,Disable,50,1,PEM_PEM0_DBG_INFO_HELP,
O,RTE-Replay Timer Expired,Enable,Disable,51,1,PEM_PEM0_DBG_INFO_HELP,
O,ACTO-A Completion Timeout Occured,Enable,Disable,52,1,PEM_PEM0_DBG_INFO_HELP,
O,RVDM-Received Vendor=Defined Message,Enable,Disable,53,1,PEM_PEM0_DBG_INFO_HELP,
O,RUMEP-Received Unlock Message (EP Mode Only),Enable,Disable,54,1,PEM_PEM0_DBG_INFO_HELP,
O,RPTAMRC-Received PME Turnoff Acknowledge Message,Enable,Disable,55,1,PEM_PEM0_DBG_INFO_HELP,
O,RPMERC-Received PME Message (RC Mode only),Enable,Disable,56,1,PEM_PEM0_DBG_INFO_HELP,
O,RFEMRC-Received Fatal Error Message (RC Mode only),Enable,Disable,57,1,PEM_PEM0_DBG_INFO_HELP,
O,RNFEMRC-Received Non=Fatal Error Message (RC Mode only),Enable,Disable,58,1,PEM_PEM0_DBG_INFO_HELP,
O,RCEMRC-Received Correctable Error Message (RC Mode only),Enable,Disable,59,1,PEM_PEM0_DBG_INFO_HELP,
O,RPOISON-Received Poisoned TLP,Enable,Disable,60,1,PEM_PEM0_DBG_INFO_HELP,
O,RECRCE-Received ECRC Error,Enable,Disable,61,1,PEM_PEM0_DBG_INFO_HELP,
O,RTLPLLE-Received TLP has link layer error,Enable,Disable,62,1,PEM_PEM0_DBG_INFO_HELP,
O,RTLPMAL-Received TLP is malformed or a message.,Enable,Disable,63,1,PEM_PEM0_DBG_INFO_HELP,
O,SPOISON-Poisoned TLP sent,Enable,Disable,64,1,PEM_PEM0_DBG_INFO_HELP,

(PEM1_DBG_INFO),47,"PEM#_DBG_INFO = PEM Debug Information,PEM,PEM_PEM1_DBG_INFO_HELP
T,Reserved-Reserved,1,18,Hex,5,PEM_PEM1_DBG_INFO_HELP,
O,C_C_DBE-Detected a TLP CPL Fifo ctrl double bit error,Enable,Disable,19,1,PEM_PEM1_DBG_INFO_HELP,
O,C_C_SBE-Detected a TLP CPL Fifo ctrl single bit error,Enable,Disable,20,1,PEM_PEM1_DBG_INFO_HELP,
O,C_D_DBE-Detected a TLP CPL Fifo data double bit error,Enable,Disable,21,1,PEM_PEM1_DBG_INFO_HELP,
O,C_D_SBE-Detected a TLP CPL Fifo data single bit error,Enable,Disable,22,1,PEM_PEM1_DBG_INFO_HELP,
O,N_C_DBE-Detected a TLP Non=Posted Fifo ctrl double bit error,Enable,Disable,23,1,PEM_PEM1_DBG_INFO_HELP,
O,N_C_SBE-Detected a TLP Non=Posted fifo ctrl single bit error,Enable,Disable,24,1,PEM_PEM1_DBG_INFO_HELP,
O,N_D_DBE-Detected a TLP Non=Posted Fifo data double bit error,Enable,Disable,25,1,PEM_PEM1_DBG_INFO_HELP,
O,N_D_SBE-Detected a TLP Non=Posted Fifo data single bit error,Enable,Disable,26,1,PEM_PEM1_DBG_INFO_HELP,
O,P_C_DBE-Detected a TLP Posted Fifo ctrl double bit error,Enable,Disable,27,1,PEM_PEM1_DBG_INFO_HELP,
O,P_C_SBE-Detected a TLP Posted Fifo ctrl single bit error,Enable,Disable,28,1,PEM_PEM1_DBG_INFO_HELP,
O,P_D_DBE-Detected a TLP Posted Fifo data double bit error,Enable,Disable,29,1,PEM_PEM1_DBG_INFO_HELP,
O,P_D_SBE-Detected a TLP Posted Fifo data single bit error,Enable,Disable,30,1,PEM_PEM1_DBG_INFO_HELP,
O,DATQ_PE-Detected a Data Queue RAM parity error,Enable,Disable,31,1,PEM_PEM1_DBG_INFO_HELP,
O,HDRQ_PE-Detected a Header Queue RAM parity error,Enable,Disable,32,1,PEM_PEM1_DBG_INFO_HELP,
O,RTRY_PE-Detected a Retry RAM parity error,Enable,Disable,33,1,PEM_PEM1_DBG_INFO_HELP,
O,ECRC_E-Received a ECRC error.,Enable,Disable,34,1,PEM_PEM1_DBG_INFO_HELP,
O,RAWWPP-Received a write with poisoned payload,Enable,Disable,35,1,PEM_PEM1_DBG_INFO_HELP,
O,RACPP-Received a completion with poisoned payload,Enable,Disable,36,1,PEM_PEM1_DBG_INFO_HELP,
O,RAMTLP-Received a malformed TLP,Enable,Disable,37,1,PEM_PEM1_DBG_INFO_HELP,
O,RARWDNS-Recieved a request which device does not support,Enable,Disable,38,1,PEM_PEM1_DBG_INFO_HELP,
O,CAAR-Completer aborted a request,Enable,Disable,39,1,PEM_PEM1_DBG_INFO_HELP,
O,RACCA-Received a completion with CA status,Enable,Disable,40,1,PEM_PEM1_DBG_INFO_HELP,
O,RACUR-Received a completion with UR status,Enable,Disable,41,1,PEM_PEM1_DBG_INFO_HELP,
O,RAUC-Received an unexpected completion,Enable,Disable,42,1,PEM_PEM1_DBG_INFO_HELP,
O,RQO-Receive queue overflow. Normally happens only when,Enable,Disable,43,1,PEM_PEM1_DBG_INFO_HELP,
O,FCUV-Flow Control Update Violation (opt. checks),Enable,Disable,44,1,PEM_PEM1_DBG_INFO_HELP,
O,RPE-When the PHY reports 8B/10B decode error,Enable,Disable,45,1,PEM_PEM1_DBG_INFO_HELP,
O,FCPVWT-Flow Control Protocol Violation (Watchdog Timer),Enable,Disable,46,1,PEM_PEM1_DBG_INFO_HELP,
O,DPEOOSD-DLLP protocol error (out of sequence DLLP),Enable,Disable,47,1,PEM_PEM1_DBG_INFO_HELP,
O,RTWDLE-Received TLP with DataLink Layer Error,Enable,Disable,48,1,PEM_PEM1_DBG_INFO_HELP,
O,RDWDLE-Received DLLP with DataLink Layer Error,Enable,Disable,49,1,PEM_PEM1_DBG_INFO_HELP,
O,MRE-Max Retries Exceeded,Enable,Disable,50,1,PEM_PEM1_DBG_INFO_HELP,
O,RTE-Replay Timer Expired,Enable,Disable,51,1,PEM_PEM1_DBG_INFO_HELP,
O,ACTO-A Completion Timeout Occured,Enable,Disable,52,1,PEM_PEM1_DBG_INFO_HELP,
O,RVDM-Received Vendor=Defined Message,Enable,Disable,53,1,PEM_PEM1_DBG_INFO_HELP,
O,RUMEP-Received Unlock Message (EP Mode Only),Enable,Disable,54,1,PEM_PEM1_DBG_INFO_HELP,
O,RPTAMRC-Received PME Turnoff Acknowledge Message,Enable,Disable,55,1,PEM_PEM1_DBG_INFO_HELP,
O,RPMERC-Received PME Message (RC Mode only),Enable,Disable,56,1,PEM_PEM1_DBG_INFO_HELP,
O,RFEMRC-Received Fatal Error Message (RC Mode only),Enable,Disable,57,1,PEM_PEM1_DBG_INFO_HELP,
O,RNFEMRC-Received Non=Fatal Error Message (RC Mode only),Enable,Disable,58,1,PEM_PEM1_DBG_INFO_HELP,
O,RCEMRC-Received Correctable Error Message (RC Mode only),Enable,Disable,59,1,PEM_PEM1_DBG_INFO_HELP,
O,RPOISON-Received Poisoned TLP,Enable,Disable,60,1,PEM_PEM1_DBG_INFO_HELP,
O,RECRCE-Received ECRC Error,Enable,Disable,61,1,PEM_PEM1_DBG_INFO_HELP,
O,RTLPLLE-Received TLP has link layer error,Enable,Disable,62,1,PEM_PEM1_DBG_INFO_HELP,
O,RTLPMAL-Received TLP is malformed or a message.,Enable,Disable,63,1,PEM_PEM1_DBG_INFO_HELP,
O,SPOISON-Poisoned TLP sent,Enable,Disable,64,1,PEM_PEM1_DBG_INFO_HELP,

(PEM2_DBG_INFO),47,"PEM#_DBG_INFO = PEM Debug Information,PEM,PEM_PEM2_DBG_INFO_HELP
T,Reserved-Reserved,1,18,Hex,5,PEM_PEM2_DBG_INFO_HELP,
O,C_C_DBE-Detected a TLP CPL Fifo ctrl double bit error,Enable,Disable,19,1,PEM_PEM2_DBG_INFO_HELP,
O,C_C_SBE-Detected a TLP CPL Fifo ctrl single bit error,Enable,Disable,20,1,PEM_PEM2_DBG_INFO_HELP,
O,C_D_DBE-Detected a TLP CPL Fifo data double bit error,Enable,Disable,21,1,PEM_PEM2_DBG_INFO_HELP,
O,C_D_SBE-Detected a TLP CPL Fifo data single bit error,Enable,Disable,22,1,PEM_PEM2_DBG_INFO_HELP,
O,N_C_DBE-Detected a TLP Non=Posted Fifo ctrl double bit error,Enable,Disable,23,1,PEM_PEM2_DBG_INFO_HELP,
O,N_C_SBE-Detected a TLP Non=Posted fifo ctrl single bit error,Enable,Disable,24,1,PEM_PEM2_DBG_INFO_HELP,
O,N_D_DBE-Detected a TLP Non=Posted Fifo data double bit error,Enable,Disable,25,1,PEM_PEM2_DBG_INFO_HELP,
O,N_D_SBE-Detected a TLP Non=Posted Fifo data single bit error,Enable,Disable,26,1,PEM_PEM2_DBG_INFO_HELP,
O,P_C_DBE-Detected a TLP Posted Fifo ctrl double bit error,Enable,Disable,27,1,PEM_PEM2_DBG_INFO_HELP,
O,P_C_SBE-Detected a TLP Posted Fifo ctrl single bit error,Enable,Disable,28,1,PEM_PEM2_DBG_INFO_HELP,
O,P_D_DBE-Detected a TLP Posted Fifo data double bit error,Enable,Disable,29,1,PEM_PEM2_DBG_INFO_HELP,
O,P_D_SBE-Detected a TLP Posted Fifo data single bit error,Enable,Disable,30,1,PEM_PEM2_DBG_INFO_HELP,
O,DATQ_PE-Detected a Data Queue RAM parity error,Enable,Disable,31,1,PEM_PEM2_DBG_INFO_HELP,
O,HDRQ_PE-Detected a Header Queue RAM parity error,Enable,Disable,32,1,PEM_PEM2_DBG_INFO_HELP,
O,RTRY_PE-Detected a Retry RAM parity error,Enable,Disable,33,1,PEM_PEM2_DBG_INFO_HELP,
O,ECRC_E-Received a ECRC error.,Enable,Disable,34,1,PEM_PEM2_DBG_INFO_HELP,
O,RAWWPP-Received a write with poisoned payload,Enable,Disable,35,1,PEM_PEM2_DBG_INFO_HELP,
O,RACPP-Received a completion with poisoned payload,Enable,Disable,36,1,PEM_PEM2_DBG_INFO_HELP,
O,RAMTLP-Received a malformed TLP,Enable,Disable,37,1,PEM_PEM2_DBG_INFO_HELP,
O,RARWDNS-Recieved a request which device does not support,Enable,Disable,38,1,PEM_PEM2_DBG_INFO_HELP,
O,CAAR-Completer aborted a request,Enable,Disable,39,1,PEM_PEM2_DBG_INFO_HELP,
O,RACCA-Received a completion with CA status,Enable,Disable,40,1,PEM_PEM2_DBG_INFO_HELP,
O,RACUR-Received a completion with UR status,Enable,Disable,41,1,PEM_PEM2_DBG_INFO_HELP,
O,RAUC-Received an unexpected completion,Enable,Disable,42,1,PEM_PEM2_DBG_INFO_HELP,
O,RQO-Receive queue overflow. Normally happens only when,Enable,Disable,43,1,PEM_PEM2_DBG_INFO_HELP,
O,FCUV-Flow Control Update Violation (opt. checks),Enable,Disable,44,1,PEM_PEM2_DBG_INFO_HELP,
O,RPE-When the PHY reports 8B/10B decode error,Enable,Disable,45,1,PEM_PEM2_DBG_INFO_HELP,
O,FCPVWT-Flow Control Protocol Violation (Watchdog Timer),Enable,Disable,46,1,PEM_PEM2_DBG_INFO_HELP,
O,DPEOOSD-DLLP protocol error (out of sequence DLLP),Enable,Disable,47,1,PEM_PEM2_DBG_INFO_HELP,
O,RTWDLE-Received TLP with DataLink Layer Error,Enable,Disable,48,1,PEM_PEM2_DBG_INFO_HELP,
O,RDWDLE-Received DLLP with DataLink Layer Error,Enable,Disable,49,1,PEM_PEM2_DBG_INFO_HELP,
O,MRE-Max Retries Exceeded,Enable,Disable,50,1,PEM_PEM2_DBG_INFO_HELP,
O,RTE-Replay Timer Expired,Enable,Disable,51,1,PEM_PEM2_DBG_INFO_HELP,
O,ACTO-A Completion Timeout Occured,Enable,Disable,52,1,PEM_PEM2_DBG_INFO_HELP,
O,RVDM-Received Vendor=Defined Message,Enable,Disable,53,1,PEM_PEM2_DBG_INFO_HELP,
O,RUMEP-Received Unlock Message (EP Mode Only),Enable,Disable,54,1,PEM_PEM2_DBG_INFO_HELP,
O,RPTAMRC-Received PME Turnoff Acknowledge Message,Enable,Disable,55,1,PEM_PEM2_DBG_INFO_HELP,
O,RPMERC-Received PME Message (RC Mode only),Enable,Disable,56,1,PEM_PEM2_DBG_INFO_HELP,
O,RFEMRC-Received Fatal Error Message (RC Mode only),Enable,Disable,57,1,PEM_PEM2_DBG_INFO_HELP,
O,RNFEMRC-Received Non=Fatal Error Message (RC Mode only),Enable,Disable,58,1,PEM_PEM2_DBG_INFO_HELP,
O,RCEMRC-Received Correctable Error Message (RC Mode only),Enable,Disable,59,1,PEM_PEM2_DBG_INFO_HELP,
O,RPOISON-Received Poisoned TLP,Enable,Disable,60,1,PEM_PEM2_DBG_INFO_HELP,
O,RECRCE-Received ECRC Error,Enable,Disable,61,1,PEM_PEM2_DBG_INFO_HELP,
O,RTLPLLE-Received TLP has link layer error,Enable,Disable,62,1,PEM_PEM2_DBG_INFO_HELP,
O,RTLPMAL-Received TLP is malformed or a message.,Enable,Disable,63,1,PEM_PEM2_DBG_INFO_HELP,
O,SPOISON-Poisoned TLP sent,Enable,Disable,64,1,PEM_PEM2_DBG_INFO_HELP,

(PEM0_DBG_INFO_EN),47,"PEM#_DBG_INFO_EN = PEM Debug Information Enable,PEM,PEM_PEM0_DBG_INFO_EN_HELP
T,Reserved-Reserved,1,18,Hex,5,PEM_PEM0_DBG_INFO_EN_HELP,
O,TPCDBE1-Allows PEM_DBG_INFO[45] to generate an interrupt.,Enable,Disable,19,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,TPCSBE1-Allows PEM_DBG_INFO[44] to generate an interrupt.,Enable,Disable,20,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,TPCDBE0-Allows PEM_DBG_INFO[43] to generate an interrupt.,Enable,Disable,21,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,TPCSBE0-Allows PEM_DBG_INFO[42] to generate an interrupt.,Enable,Disable,22,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,TNFDBE1-Allows PEM_DBG_INFO[41] to generate an interrupt.,Enable,Disable,23,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,TNFSBE1-Allows PEM_DBG_INFO[40] to generate an interrupt.,Enable,Disable,24,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,TNFDBE0-Allows PEM_DBG_INFO[39] to generate an interrupt.,Enable,Disable,25,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,TNFSBE0-Allows PEM_DBG_INFO[38] to generate an interrupt.,Enable,Disable,26,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,TPFDBE1-Allows PEM_DBG_INFO[37] to generate an interrupt.,Enable,Disable,27,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,TPFSBE1-Allows PEM_DBG_INFO[36] to generate an interrupt.,Enable,Disable,28,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,TPFDBE0-Allows PEM_DBG_INFO[35] to generate an interrupt.,Enable,Disable,29,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,TPFSBE0-Allows PEM_DBG_INFO[34] to generate an interrupt.,Enable,Disable,30,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,DATQ_PE-Allows PEM_DBG_INFO[33] to generate an interrupt.,Enable,Disable,31,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,HDRQ_PE-Allows PEM_DBG_INFO[32] to generate an interrupt.,Enable,Disable,32,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RTRY_PE-Allows PEM_DBG_INFO[31] to generate an interrupt.,Enable,Disable,33,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,ECRC_E-Allows PEM_DBG_INFO[30] to generate an interrupt.,Enable,Disable,34,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RAWWPP-Allows PEM_DBG_INFO[29] to generate an interrupt.,Enable,Disable,35,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RACPP-Allows PEM_DBG_INFO[28] to generate an interrupt.,Enable,Disable,36,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RAMTLP-Allows PEM_DBG_INFO[27] to generate an interrupt.,Enable,Disable,37,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RARWDNS-Allows PEM_DBG_INFO[26] to generate an interrupt.,Enable,Disable,38,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,CAAR-Allows PEM_DBG_INFO[25] to generate an interrupt.,Enable,Disable,39,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RACCA-Allows PEM_DBG_INFO[24] to generate an interrupt.,Enable,Disable,40,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RACUR-Allows PEM_DBG_INFO[23] to generate an interrupt.,Enable,Disable,41,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RAUC-Allows PEM_DBG_INFO[22] to generate an interrupt.,Enable,Disable,42,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RQO-Allows PEM_DBG_INFO[21] to generate an interrupt.,Enable,Disable,43,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,FCUV-Allows PEM_DBG_INFO[20] to generate an interrupt.,Enable,Disable,44,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RPE-Allows PEM_DBG_INFO[19] to generate an interrupt.,Enable,Disable,45,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,FCPVWT-Allows PEM_DBG_INFO[18] to generate an interrupt.,Enable,Disable,46,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,DPEOOSD-Allows PEM_DBG_INFO[17] to generate an interrupt.,Enable,Disable,47,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RTWDLE-Allows PEM_DBG_INFO[16] to generate an interrupt.,Enable,Disable,48,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RDWDLE-Allows PEM_DBG_INFO[15] to generate an interrupt.,Enable,Disable,49,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,MRE-Allows PEM_DBG_INFO[14] to generate an interrupt.,Enable,Disable,50,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RTE-Allows PEM_DBG_INFO[13] to generate an interrupt.,Enable,Disable,51,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,ACTO-Allows PEM_DBG_INFO[12] to generate an interrupt.,Enable,Disable,52,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RVDM-Allows PEM_DBG_INFO[11] to generate an interrupt.,Enable,Disable,53,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RUMEP-Allows PEM_DBG_INFO[10] to generate an interrupt.,Enable,Disable,54,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RPTAMRC-Allows PEM_DBG_INFO[9] to generate an interrupt.,Enable,Disable,55,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RPMERC-Allows PEM_DBG_INFO[8] to generate an interrupt.,Enable,Disable,56,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RFEMRC-Allows PEM_DBG_INFO[7] to generate an interrupt.,Enable,Disable,57,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RNFEMRC-Allows PEM_DBG_INFO[6] to generate an interrupt.,Enable,Disable,58,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RCEMRC-Allows PEM_DBG_INFO[5] to generate an interrupt.,Enable,Disable,59,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RPOISON-Allows PEM_DBG_INFO[4] to generate an interrupt.,Enable,Disable,60,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RECRCE-Allows PEM_DBG_INFO[3] to generate an interrupt.,Enable,Disable,61,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RTLPLLE-Allows PEM_DBG_INFO[2] to generate an interrupt.,Enable,Disable,62,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,RTLPMAL-Allows PEM_DBG_INFO[1] to generate an interrupt.,Enable,Disable,63,1,PEM_PEM0_DBG_INFO_EN_HELP,
O,SPOISON-Allows PEM_DBG_INFO[0] to generate an interrupt.,Enable,Disable,64,1,PEM_PEM0_DBG_INFO_EN_HELP,

(PEM1_DBG_INFO_EN),47,"PEM#_DBG_INFO_EN = PEM Debug Information Enable,PEM,PEM_PEM1_DBG_INFO_EN_HELP
T,Reserved-Reserved,1,18,Hex,5,PEM_PEM1_DBG_INFO_EN_HELP,
O,TPCDBE1-Allows PEM_DBG_INFO[45] to generate an interrupt.,Enable,Disable,19,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,TPCSBE1-Allows PEM_DBG_INFO[44] to generate an interrupt.,Enable,Disable,20,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,TPCDBE0-Allows PEM_DBG_INFO[43] to generate an interrupt.,Enable,Disable,21,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,TPCSBE0-Allows PEM_DBG_INFO[42] to generate an interrupt.,Enable,Disable,22,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,TNFDBE1-Allows PEM_DBG_INFO[41] to generate an interrupt.,Enable,Disable,23,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,TNFSBE1-Allows PEM_DBG_INFO[40] to generate an interrupt.,Enable,Disable,24,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,TNFDBE0-Allows PEM_DBG_INFO[39] to generate an interrupt.,Enable,Disable,25,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,TNFSBE0-Allows PEM_DBG_INFO[38] to generate an interrupt.,Enable,Disable,26,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,TPFDBE1-Allows PEM_DBG_INFO[37] to generate an interrupt.,Enable,Disable,27,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,TPFSBE1-Allows PEM_DBG_INFO[36] to generate an interrupt.,Enable,Disable,28,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,TPFDBE0-Allows PEM_DBG_INFO[35] to generate an interrupt.,Enable,Disable,29,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,TPFSBE0-Allows PEM_DBG_INFO[34] to generate an interrupt.,Enable,Disable,30,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,DATQ_PE-Allows PEM_DBG_INFO[33] to generate an interrupt.,Enable,Disable,31,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,HDRQ_PE-Allows PEM_DBG_INFO[32] to generate an interrupt.,Enable,Disable,32,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RTRY_PE-Allows PEM_DBG_INFO[31] to generate an interrupt.,Enable,Disable,33,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,ECRC_E-Allows PEM_DBG_INFO[30] to generate an interrupt.,Enable,Disable,34,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RAWWPP-Allows PEM_DBG_INFO[29] to generate an interrupt.,Enable,Disable,35,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RACPP-Allows PEM_DBG_INFO[28] to generate an interrupt.,Enable,Disable,36,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RAMTLP-Allows PEM_DBG_INFO[27] to generate an interrupt.,Enable,Disable,37,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RARWDNS-Allows PEM_DBG_INFO[26] to generate an interrupt.,Enable,Disable,38,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,CAAR-Allows PEM_DBG_INFO[25] to generate an interrupt.,Enable,Disable,39,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RACCA-Allows PEM_DBG_INFO[24] to generate an interrupt.,Enable,Disable,40,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RACUR-Allows PEM_DBG_INFO[23] to generate an interrupt.,Enable,Disable,41,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RAUC-Allows PEM_DBG_INFO[22] to generate an interrupt.,Enable,Disable,42,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RQO-Allows PEM_DBG_INFO[21] to generate an interrupt.,Enable,Disable,43,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,FCUV-Allows PEM_DBG_INFO[20] to generate an interrupt.,Enable,Disable,44,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RPE-Allows PEM_DBG_INFO[19] to generate an interrupt.,Enable,Disable,45,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,FCPVWT-Allows PEM_DBG_INFO[18] to generate an interrupt.,Enable,Disable,46,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,DPEOOSD-Allows PEM_DBG_INFO[17] to generate an interrupt.,Enable,Disable,47,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RTWDLE-Allows PEM_DBG_INFO[16] to generate an interrupt.,Enable,Disable,48,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RDWDLE-Allows PEM_DBG_INFO[15] to generate an interrupt.,Enable,Disable,49,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,MRE-Allows PEM_DBG_INFO[14] to generate an interrupt.,Enable,Disable,50,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RTE-Allows PEM_DBG_INFO[13] to generate an interrupt.,Enable,Disable,51,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,ACTO-Allows PEM_DBG_INFO[12] to generate an interrupt.,Enable,Disable,52,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RVDM-Allows PEM_DBG_INFO[11] to generate an interrupt.,Enable,Disable,53,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RUMEP-Allows PEM_DBG_INFO[10] to generate an interrupt.,Enable,Disable,54,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RPTAMRC-Allows PEM_DBG_INFO[9] to generate an interrupt.,Enable,Disable,55,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RPMERC-Allows PEM_DBG_INFO[8] to generate an interrupt.,Enable,Disable,56,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RFEMRC-Allows PEM_DBG_INFO[7] to generate an interrupt.,Enable,Disable,57,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RNFEMRC-Allows PEM_DBG_INFO[6] to generate an interrupt.,Enable,Disable,58,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RCEMRC-Allows PEM_DBG_INFO[5] to generate an interrupt.,Enable,Disable,59,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RPOISON-Allows PEM_DBG_INFO[4] to generate an interrupt.,Enable,Disable,60,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RECRCE-Allows PEM_DBG_INFO[3] to generate an interrupt.,Enable,Disable,61,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RTLPLLE-Allows PEM_DBG_INFO[2] to generate an interrupt.,Enable,Disable,62,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,RTLPMAL-Allows PEM_DBG_INFO[1] to generate an interrupt.,Enable,Disable,63,1,PEM_PEM1_DBG_INFO_EN_HELP,
O,SPOISON-Allows PEM_DBG_INFO[0] to generate an interrupt.,Enable,Disable,64,1,PEM_PEM1_DBG_INFO_EN_HELP,

(PEM2_DBG_INFO_EN),47,"PEM#_DBG_INFO_EN = PEM Debug Information Enable,PEM,PEM_PEM2_DBG_INFO_EN_HELP
T,Reserved-Reserved,1,18,Hex,5,PEM_PEM2_DBG_INFO_EN_HELP,
O,TPCDBE1-Allows PEM_DBG_INFO[45] to generate an interrupt.,Enable,Disable,19,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,TPCSBE1-Allows PEM_DBG_INFO[44] to generate an interrupt.,Enable,Disable,20,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,TPCDBE0-Allows PEM_DBG_INFO[43] to generate an interrupt.,Enable,Disable,21,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,TPCSBE0-Allows PEM_DBG_INFO[42] to generate an interrupt.,Enable,Disable,22,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,TNFDBE1-Allows PEM_DBG_INFO[41] to generate an interrupt.,Enable,Disable,23,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,TNFSBE1-Allows PEM_DBG_INFO[40] to generate an interrupt.,Enable,Disable,24,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,TNFDBE0-Allows PEM_DBG_INFO[39] to generate an interrupt.,Enable,Disable,25,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,TNFSBE0-Allows PEM_DBG_INFO[38] to generate an interrupt.,Enable,Disable,26,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,TPFDBE1-Allows PEM_DBG_INFO[37] to generate an interrupt.,Enable,Disable,27,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,TPFSBE1-Allows PEM_DBG_INFO[36] to generate an interrupt.,Enable,Disable,28,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,TPFDBE0-Allows PEM_DBG_INFO[35] to generate an interrupt.,Enable,Disable,29,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,TPFSBE0-Allows PEM_DBG_INFO[34] to generate an interrupt.,Enable,Disable,30,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,DATQ_PE-Allows PEM_DBG_INFO[33] to generate an interrupt.,Enable,Disable,31,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,HDRQ_PE-Allows PEM_DBG_INFO[32] to generate an interrupt.,Enable,Disable,32,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RTRY_PE-Allows PEM_DBG_INFO[31] to generate an interrupt.,Enable,Disable,33,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,ECRC_E-Allows PEM_DBG_INFO[30] to generate an interrupt.,Enable,Disable,34,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RAWWPP-Allows PEM_DBG_INFO[29] to generate an interrupt.,Enable,Disable,35,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RACPP-Allows PEM_DBG_INFO[28] to generate an interrupt.,Enable,Disable,36,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RAMTLP-Allows PEM_DBG_INFO[27] to generate an interrupt.,Enable,Disable,37,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RARWDNS-Allows PEM_DBG_INFO[26] to generate an interrupt.,Enable,Disable,38,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,CAAR-Allows PEM_DBG_INFO[25] to generate an interrupt.,Enable,Disable,39,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RACCA-Allows PEM_DBG_INFO[24] to generate an interrupt.,Enable,Disable,40,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RACUR-Allows PEM_DBG_INFO[23] to generate an interrupt.,Enable,Disable,41,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RAUC-Allows PEM_DBG_INFO[22] to generate an interrupt.,Enable,Disable,42,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RQO-Allows PEM_DBG_INFO[21] to generate an interrupt.,Enable,Disable,43,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,FCUV-Allows PEM_DBG_INFO[20] to generate an interrupt.,Enable,Disable,44,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RPE-Allows PEM_DBG_INFO[19] to generate an interrupt.,Enable,Disable,45,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,FCPVWT-Allows PEM_DBG_INFO[18] to generate an interrupt.,Enable,Disable,46,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,DPEOOSD-Allows PEM_DBG_INFO[17] to generate an interrupt.,Enable,Disable,47,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RTWDLE-Allows PEM_DBG_INFO[16] to generate an interrupt.,Enable,Disable,48,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RDWDLE-Allows PEM_DBG_INFO[15] to generate an interrupt.,Enable,Disable,49,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,MRE-Allows PEM_DBG_INFO[14] to generate an interrupt.,Enable,Disable,50,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RTE-Allows PEM_DBG_INFO[13] to generate an interrupt.,Enable,Disable,51,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,ACTO-Allows PEM_DBG_INFO[12] to generate an interrupt.,Enable,Disable,52,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RVDM-Allows PEM_DBG_INFO[11] to generate an interrupt.,Enable,Disable,53,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RUMEP-Allows PEM_DBG_INFO[10] to generate an interrupt.,Enable,Disable,54,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RPTAMRC-Allows PEM_DBG_INFO[9] to generate an interrupt.,Enable,Disable,55,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RPMERC-Allows PEM_DBG_INFO[8] to generate an interrupt.,Enable,Disable,56,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RFEMRC-Allows PEM_DBG_INFO[7] to generate an interrupt.,Enable,Disable,57,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RNFEMRC-Allows PEM_DBG_INFO[6] to generate an interrupt.,Enable,Disable,58,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RCEMRC-Allows PEM_DBG_INFO[5] to generate an interrupt.,Enable,Disable,59,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RPOISON-Allows PEM_DBG_INFO[4] to generate an interrupt.,Enable,Disable,60,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RECRCE-Allows PEM_DBG_INFO[3] to generate an interrupt.,Enable,Disable,61,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RTLPLLE-Allows PEM_DBG_INFO[2] to generate an interrupt.,Enable,Disable,62,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,RTLPMAL-Allows PEM_DBG_INFO[1] to generate an interrupt.,Enable,Disable,63,1,PEM_PEM2_DBG_INFO_EN_HELP,
O,SPOISON-Allows PEM_DBG_INFO[0] to generate an interrupt.,Enable,Disable,64,1,PEM_PEM2_DBG_INFO_EN_HELP,

(PEM0_DIAG_STATUS),5,Selection control for the cores diagnostic bus.,PEM,PEM_PEM0_DIAG_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM0_DIAG_STATUS_HELP,
T,PM_DST-Current power management DSTATE.,59,3,Hex,1,PEM_PEM0_DIAG_STATUS_HELP,
O,PM_STAT-Power Management Status.,Enable,Disable,62,1,PEM_PEM0_DIAG_STATUS_HELP,
O,PM_EN-Power Management Event Enable.,Enable,Disable,63,1,PEM_PEM0_DIAG_STATUS_HELP,
O,AUX_EN-Auxilary Power Enable.,Enable,Disable,64,1,PEM_PEM0_DIAG_STATUS_HELP,

(PEM1_DIAG_STATUS),5,Selection control for the cores diagnostic bus.,PEM,PEM_PEM1_DIAG_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM1_DIAG_STATUS_HELP,
T,PM_DST-Current power management DSTATE.,59,3,Hex,1,PEM_PEM1_DIAG_STATUS_HELP,
O,PM_STAT-Power Management Status.,Enable,Disable,62,1,PEM_PEM1_DIAG_STATUS_HELP,
O,PM_EN-Power Management Event Enable.,Enable,Disable,63,1,PEM_PEM1_DIAG_STATUS_HELP,
O,AUX_EN-Auxilary Power Enable.,Enable,Disable,64,1,PEM_PEM1_DIAG_STATUS_HELP,

(PEM2_DIAG_STATUS),5,Selection control for the cores diagnostic bus.,PEM,PEM_PEM2_DIAG_STATUS_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM2_DIAG_STATUS_HELP,
T,PM_DST-Current power management DSTATE.,59,3,Hex,1,PEM_PEM2_DIAG_STATUS_HELP,
O,PM_STAT-Power Management Status.,Enable,Disable,62,1,PEM_PEM2_DIAG_STATUS_HELP,
O,PM_EN-Power Management Event Enable.,Enable,Disable,63,1,PEM_PEM2_DIAG_STATUS_HELP,
O,AUX_EN-Auxilary Power Enable.,Enable,Disable,64,1,PEM_PEM2_DIAG_STATUS_HELP,

(PEM0_ECC_ENA),7,Contains enables for ECC RAMs,PEM,PEM_PEM0_ECC_ENA_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM0_ECC_ENA_HELP,
O,TLP_NC_ENA-ECC enable for TLP Non=Posted ctl Fifo,Enable,Disable,59,1,PEM_PEM0_ECC_ENA_HELP,
O,TLP_ND_ENA-ECC enable for TLP Non=Posted data Fifo,Enable,Disable,60,1,PEM_PEM0_ECC_ENA_HELP,
O,TLP_PC_ENA-ECC enable for TLP Posted ctl Fifo,Enable,Disable,61,1,PEM_PEM0_ECC_ENA_HELP,
O,TLP_PD_ENA-ECC enable for TLP Posted data Fifo,Enable,Disable,62,1,PEM_PEM0_ECC_ENA_HELP,
O,TLP_CC_ENA-ECC enable for TLP CPL ctl Fifo,Enable,Disable,63,1,PEM_PEM0_ECC_ENA_HELP,
O,TLP_CD_ENA-ECC enable for TLP CPL data Fifo,Enable,Disable,64,1,PEM_PEM0_ECC_ENA_HELP,

(PEM1_ECC_ENA),7,Contains enables for ECC RAMs,PEM,PEM_PEM1_ECC_ENA_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM1_ECC_ENA_HELP,
O,TLP_NC_ENA-ECC enable for TLP Non=Posted ctl Fifo,Enable,Disable,59,1,PEM_PEM1_ECC_ENA_HELP,
O,TLP_ND_ENA-ECC enable for TLP Non=Posted data Fifo,Enable,Disable,60,1,PEM_PEM1_ECC_ENA_HELP,
O,TLP_PC_ENA-ECC enable for TLP Posted ctl Fifo,Enable,Disable,61,1,PEM_PEM1_ECC_ENA_HELP,
O,TLP_PD_ENA-ECC enable for TLP Posted data Fifo,Enable,Disable,62,1,PEM_PEM1_ECC_ENA_HELP,
O,TLP_CC_ENA-ECC enable for TLP CPL ctl Fifo,Enable,Disable,63,1,PEM_PEM1_ECC_ENA_HELP,
O,TLP_CD_ENA-ECC enable for TLP CPL data Fifo,Enable,Disable,64,1,PEM_PEM1_ECC_ENA_HELP,

(PEM2_ECC_ENA),7,Contains enables for ECC RAMs,PEM,PEM_PEM2_ECC_ENA_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM2_ECC_ENA_HELP,
O,TLP_NC_ENA-ECC enable for TLP Non=Posted ctl Fifo,Enable,Disable,59,1,PEM_PEM2_ECC_ENA_HELP,
O,TLP_ND_ENA-ECC enable for TLP Non=Posted data Fifo,Enable,Disable,60,1,PEM_PEM2_ECC_ENA_HELP,
O,TLP_PC_ENA-ECC enable for TLP Posted ctl Fifo,Enable,Disable,61,1,PEM_PEM2_ECC_ENA_HELP,
O,TLP_PD_ENA-ECC enable for TLP Posted data Fifo,Enable,Disable,62,1,PEM_PEM2_ECC_ENA_HELP,
O,TLP_CC_ENA-ECC enable for TLP CPL ctl Fifo,Enable,Disable,63,1,PEM_PEM2_ECC_ENA_HELP,
O,TLP_CD_ENA-ECC enable for TLP CPL data Fifo,Enable,Disable,64,1,PEM_PEM2_ECC_ENA_HELP,

(PEM0_ECC_SYND_CTRL),7,PEM_ECC_SYND_CTL,PEM,PEM_PEM0_ECC_SYND_CTRL_HELP
T,Reserved-Reserved,1,52,Hex,13,PEM_PEM0_ECC_SYND_CTRL_HELP,
T,TLP_NC_SYN-Syndrome Flip bits for TLP Non=Posted ctl Fifo,53,2,Hex,1,PEM_PEM0_ECC_SYND_CTRL_HELP,
T,TLP_ND_SYN-Syndrome Flip bits for TLP Non=Posted data Fifo,55,2,Hex,1,PEM_PEM0_ECC_SYND_CTRL_HELP,
T,TLP_PC_SYN-Syndrome Flip bits for TLP Posted ctl Fifo,57,2,Hex,1,PEM_PEM0_ECC_SYND_CTRL_HELP,
T,TLP_PD_SYN-Syndrome Flip bits for TLP Posted data Fifo,59,2,Hex,1,PEM_PEM0_ECC_SYND_CTRL_HELP,
T,TLP_CC_SYN-Syndrome Flip bits for TLP CPL ctl Fifo,61,2,Hex,1,PEM_PEM0_ECC_SYND_CTRL_HELP,
T,TLP_CD_SYN-Syndrome Flip bits for TLP CPL data Fifo,63,2,Hex,1,PEM_PEM0_ECC_SYND_CTRL_HELP,

(PEM1_ECC_SYND_CTRL),7,PEM_ECC_SYND_CTL,PEM,PEM_PEM1_ECC_SYND_CTRL_HELP
T,Reserved-Reserved,1,52,Hex,13,PEM_PEM1_ECC_SYND_CTRL_HELP,
T,TLP_NC_SYN-Syndrome Flip bits for TLP Non=Posted ctl Fifo,53,2,Hex,1,PEM_PEM1_ECC_SYND_CTRL_HELP,
T,TLP_ND_SYN-Syndrome Flip bits for TLP Non=Posted data Fifo,55,2,Hex,1,PEM_PEM1_ECC_SYND_CTRL_HELP,
T,TLP_PC_SYN-Syndrome Flip bits for TLP Posted ctl Fifo,57,2,Hex,1,PEM_PEM1_ECC_SYND_CTRL_HELP,
T,TLP_PD_SYN-Syndrome Flip bits for TLP Posted data Fifo,59,2,Hex,1,PEM_PEM1_ECC_SYND_CTRL_HELP,
T,TLP_CC_SYN-Syndrome Flip bits for TLP CPL ctl Fifo,61,2,Hex,1,PEM_PEM1_ECC_SYND_CTRL_HELP,
T,TLP_CD_SYN-Syndrome Flip bits for TLP CPL data Fifo,63,2,Hex,1,PEM_PEM1_ECC_SYND_CTRL_HELP,

(PEM2_ECC_SYND_CTRL),7,PEM_ECC_SYND_CTL,PEM,PEM_PEM2_ECC_SYND_CTRL_HELP
T,Reserved-Reserved,1,52,Hex,13,PEM_PEM2_ECC_SYND_CTRL_HELP,
T,TLP_NC_SYN-Syndrome Flip bits for TLP Non=Posted ctl Fifo,53,2,Hex,1,PEM_PEM2_ECC_SYND_CTRL_HELP,
T,TLP_ND_SYN-Syndrome Flip bits for TLP Non=Posted data Fifo,55,2,Hex,1,PEM_PEM2_ECC_SYND_CTRL_HELP,
T,TLP_PC_SYN-Syndrome Flip bits for TLP Posted ctl Fifo,57,2,Hex,1,PEM_PEM2_ECC_SYND_CTRL_HELP,
T,TLP_PD_SYN-Syndrome Flip bits for TLP Posted data Fifo,59,2,Hex,1,PEM_PEM2_ECC_SYND_CTRL_HELP,
T,TLP_CC_SYN-Syndrome Flip bits for TLP CPL ctl Fifo,61,2,Hex,1,PEM_PEM2_ECC_SYND_CTRL_HELP,
T,TLP_CD_SYN-Syndrome Flip bits for TLP CPL data Fifo,63,2,Hex,1,PEM_PEM2_ECC_SYND_CTRL_HELP,

(PEM0_INB_READ_CREDITS),2,The number of in flight reads from PCIe core to SLI,PEM,PEM_PEM0_INB_READ_CREDITS_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM0_INB_READ_CREDITS_HELP,
T,NUM-The number of reads that may be in flight from,59,6,Hex,2,PEM_PEM0_INB_READ_CREDITS_HELP,

(PEM1_INB_READ_CREDITS),2,The number of in flight reads from PCIe core to SLI,PEM,PEM_PEM1_INB_READ_CREDITS_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM1_INB_READ_CREDITS_HELP,
T,NUM-The number of reads that may be in flight from,59,6,Hex,2,PEM_PEM1_INB_READ_CREDITS_HELP,

(PEM2_INB_READ_CREDITS),2,The number of in flight reads from PCIe core to SLI,PEM,PEM_PEM2_INB_READ_CREDITS_HELP
T,Reserved-Reserved,1,58,Hex,15,PEM_PEM2_INB_READ_CREDITS_HELP,
T,NUM-The number of reads that may be in flight from,59,6,Hex,2,PEM_PEM2_INB_READ_CREDITS_HELP,

(PEM0_INT_ENB),15,"PEM#_INT_ENB = PEM Interrupt Enable,PEM,PEM_PEM0_INT_ENB_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM0_INT_ENB_HELP,
O,CRS_DR-Enables PEM_INT_SUM[13] to generate an,Enable,Disable,51,1,PEM_PEM0_INT_ENB_HELP,
O,CRS_ER-Enables PEM_INT_SUM[12] to generate an,Enable,Disable,52,1,PEM_PEM0_INT_ENB_HELP,
O,RDLK-Enables PEM_INT_SUM[11] to generate an,Enable,Disable,53,1,PEM_PEM0_INT_ENB_HELP,
O,EXC-Enables PEM_INT_SUM[10] to generate an,Enable,Disable,54,1,PEM_PEM0_INT_ENB_HELP,
O,UN_BX-Enables PEM_INT_SUM[9] to generate an,Enable,Disable,55,1,PEM_PEM0_INT_ENB_HELP,
O,UN_B2-Enables PEM_INT_SUM[8] to generate an,Enable,Disable,56,1,PEM_PEM0_INT_ENB_HELP,
O,UN_B1-Enables PEM_INT_SUM[7] to generate an,Enable,Disable,57,1,PEM_PEM0_INT_ENB_HELP,
O,UP_BX-Enables PEM_INT_SUM[6] to generate an,Enable,Disable,58,1,PEM_PEM0_INT_ENB_HELP,
O,UP_B2-Enables PEM_INT_SUM[5] to generate an,Enable,Disable,59,1,PEM_PEM0_INT_ENB_HELP,
O,UP_B1-Enables PEM_INT_SUM[4] to generate an,Enable,Disable,60,1,PEM_PEM0_INT_ENB_HELP,
O,PMEM-Enables PEM_INT_SUM[3] to generate an,Enable,Disable,61,1,PEM_PEM0_INT_ENB_HELP,
O,PMEI-Enables PEM_INT_SUM[2] to generate an,Enable,Disable,62,1,PEM_PEM0_INT_ENB_HELP,
O,SE-Enables PEM_INT_SUM[1] to generate an,Enable,Disable,63,1,PEM_PEM0_INT_ENB_HELP,
O,AERI-Enables PEM_INT_SUM[0] to generate an,Enable,Disable,64,1,PEM_PEM0_INT_ENB_HELP,

(PEM1_INT_ENB),15,"PEM#_INT_ENB = PEM Interrupt Enable,PEM,PEM_PEM1_INT_ENB_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM1_INT_ENB_HELP,
O,CRS_DR-Enables PEM_INT_SUM[13] to generate an,Enable,Disable,51,1,PEM_PEM1_INT_ENB_HELP,
O,CRS_ER-Enables PEM_INT_SUM[12] to generate an,Enable,Disable,52,1,PEM_PEM1_INT_ENB_HELP,
O,RDLK-Enables PEM_INT_SUM[11] to generate an,Enable,Disable,53,1,PEM_PEM1_INT_ENB_HELP,
O,EXC-Enables PEM_INT_SUM[10] to generate an,Enable,Disable,54,1,PEM_PEM1_INT_ENB_HELP,
O,UN_BX-Enables PEM_INT_SUM[9] to generate an,Enable,Disable,55,1,PEM_PEM1_INT_ENB_HELP,
O,UN_B2-Enables PEM_INT_SUM[8] to generate an,Enable,Disable,56,1,PEM_PEM1_INT_ENB_HELP,
O,UN_B1-Enables PEM_INT_SUM[7] to generate an,Enable,Disable,57,1,PEM_PEM1_INT_ENB_HELP,
O,UP_BX-Enables PEM_INT_SUM[6] to generate an,Enable,Disable,58,1,PEM_PEM1_INT_ENB_HELP,
O,UP_B2-Enables PEM_INT_SUM[5] to generate an,Enable,Disable,59,1,PEM_PEM1_INT_ENB_HELP,
O,UP_B1-Enables PEM_INT_SUM[4] to generate an,Enable,Disable,60,1,PEM_PEM1_INT_ENB_HELP,
O,PMEM-Enables PEM_INT_SUM[3] to generate an,Enable,Disable,61,1,PEM_PEM1_INT_ENB_HELP,
O,PMEI-Enables PEM_INT_SUM[2] to generate an,Enable,Disable,62,1,PEM_PEM1_INT_ENB_HELP,
O,SE-Enables PEM_INT_SUM[1] to generate an,Enable,Disable,63,1,PEM_PEM1_INT_ENB_HELP,
O,AERI-Enables PEM_INT_SUM[0] to generate an,Enable,Disable,64,1,PEM_PEM1_INT_ENB_HELP,

(PEM2_INT_ENB),15,"PEM#_INT_ENB = PEM Interrupt Enable,PEM,PEM_PEM2_INT_ENB_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM2_INT_ENB_HELP,
O,CRS_DR-Enables PEM_INT_SUM[13] to generate an,Enable,Disable,51,1,PEM_PEM2_INT_ENB_HELP,
O,CRS_ER-Enables PEM_INT_SUM[12] to generate an,Enable,Disable,52,1,PEM_PEM2_INT_ENB_HELP,
O,RDLK-Enables PEM_INT_SUM[11] to generate an,Enable,Disable,53,1,PEM_PEM2_INT_ENB_HELP,
O,EXC-Enables PEM_INT_SUM[10] to generate an,Enable,Disable,54,1,PEM_PEM2_INT_ENB_HELP,
O,UN_BX-Enables PEM_INT_SUM[9] to generate an,Enable,Disable,55,1,PEM_PEM2_INT_ENB_HELP,
O,UN_B2-Enables PEM_INT_SUM[8] to generate an,Enable,Disable,56,1,PEM_PEM2_INT_ENB_HELP,
O,UN_B1-Enables PEM_INT_SUM[7] to generate an,Enable,Disable,57,1,PEM_PEM2_INT_ENB_HELP,
O,UP_BX-Enables PEM_INT_SUM[6] to generate an,Enable,Disable,58,1,PEM_PEM2_INT_ENB_HELP,
O,UP_B2-Enables PEM_INT_SUM[5] to generate an,Enable,Disable,59,1,PEM_PEM2_INT_ENB_HELP,
O,UP_B1-Enables PEM_INT_SUM[4] to generate an,Enable,Disable,60,1,PEM_PEM2_INT_ENB_HELP,
O,PMEM-Enables PEM_INT_SUM[3] to generate an,Enable,Disable,61,1,PEM_PEM2_INT_ENB_HELP,
O,PMEI-Enables PEM_INT_SUM[2] to generate an,Enable,Disable,62,1,PEM_PEM2_INT_ENB_HELP,
O,SE-Enables PEM_INT_SUM[1] to generate an,Enable,Disable,63,1,PEM_PEM2_INT_ENB_HELP,
O,AERI-Enables PEM_INT_SUM[0] to generate an,Enable,Disable,64,1,PEM_PEM2_INT_ENB_HELP,

(PEM0_INT_ENB_INT),15,"PEM#_INT_ENB_INT = PEM Interrupt Enable,PEM,PEM_PEM0_INT_ENB_INT_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM0_INT_ENB_INT_HELP,
O,CRS_DR-"Enables PEM_INT_SUM[13] to generate an,Enable,Disable,51,1,PEM_PEM0_INT_ENB_INT_HELP,
O,CRS_ER-"Enables PEM_INT_SUM[12] to generate an,Enable,Disable,52,1,PEM_PEM0_INT_ENB_INT_HELP,
O,RDLK-"Enables PEM_INT_SUM[11] to generate an,Enable,Disable,53,1,PEM_PEM0_INT_ENB_INT_HELP,
O,EXC-"Enables PEM_INT_SUM[10] to generate an,Enable,Disable,54,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UN_BX-"Enables PEM_INT_SUM[9] to generate an,Enable,Disable,55,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UN_B2-"Enables PEM_INT_SUM[8] to generate an,Enable,Disable,56,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UN_B1-"Enables PEM_INT_SUM[7] to generate an,Enable,Disable,57,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UP_BX-"Enables PEM_INT_SUM[6] to generate an,Enable,Disable,58,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UP_B2-"Enables PEM_INT_SUM[5] to generate an,Enable,Disable,59,1,PEM_PEM0_INT_ENB_INT_HELP,
O,UP_B1-"Enables PEM_INT_SUM[4] to generate an,Enable,Disable,60,1,PEM_PEM0_INT_ENB_INT_HELP,
O,PMEM-"Enables PEM_INT_SUM[3] to generate an,Enable,Disable,61,1,PEM_PEM0_INT_ENB_INT_HELP,
O,PMEI-"Enables PEM_INT_SUM[2] to generate an,Enable,Disable,62,1,PEM_PEM0_INT_ENB_INT_HELP,
O,SE-"Enables PEM_INT_SUM[1] to generate an,Enable,Disable,63,1,PEM_PEM0_INT_ENB_INT_HELP,
O,AERI-"Enables PEM_INT_SUM[0] to generate an,Enable,Disable,64,1,PEM_PEM0_INT_ENB_INT_HELP,

(PEM1_INT_ENB_INT),15,"PEM#_INT_ENB_INT = PEM Interrupt Enable,PEM,PEM_PEM1_INT_ENB_INT_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM1_INT_ENB_INT_HELP,
O,CRS_DR-"Enables PEM_INT_SUM[13] to generate an,Enable,Disable,51,1,PEM_PEM1_INT_ENB_INT_HELP,
O,CRS_ER-"Enables PEM_INT_SUM[12] to generate an,Enable,Disable,52,1,PEM_PEM1_INT_ENB_INT_HELP,
O,RDLK-"Enables PEM_INT_SUM[11] to generate an,Enable,Disable,53,1,PEM_PEM1_INT_ENB_INT_HELP,
O,EXC-"Enables PEM_INT_SUM[10] to generate an,Enable,Disable,54,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UN_BX-"Enables PEM_INT_SUM[9] to generate an,Enable,Disable,55,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UN_B2-"Enables PEM_INT_SUM[8] to generate an,Enable,Disable,56,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UN_B1-"Enables PEM_INT_SUM[7] to generate an,Enable,Disable,57,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UP_BX-"Enables PEM_INT_SUM[6] to generate an,Enable,Disable,58,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UP_B2-"Enables PEM_INT_SUM[5] to generate an,Enable,Disable,59,1,PEM_PEM1_INT_ENB_INT_HELP,
O,UP_B1-"Enables PEM_INT_SUM[4] to generate an,Enable,Disable,60,1,PEM_PEM1_INT_ENB_INT_HELP,
O,PMEM-"Enables PEM_INT_SUM[3] to generate an,Enable,Disable,61,1,PEM_PEM1_INT_ENB_INT_HELP,
O,PMEI-"Enables PEM_INT_SUM[2] to generate an,Enable,Disable,62,1,PEM_PEM1_INT_ENB_INT_HELP,
O,SE-"Enables PEM_INT_SUM[1] to generate an,Enable,Disable,63,1,PEM_PEM1_INT_ENB_INT_HELP,
O,AERI-"Enables PEM_INT_SUM[0] to generate an,Enable,Disable,64,1,PEM_PEM1_INT_ENB_INT_HELP,

(PEM2_INT_ENB_INT),15,"PEM#_INT_ENB_INT = PEM Interrupt Enable,PEM,PEM_PEM2_INT_ENB_INT_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM2_INT_ENB_INT_HELP,
O,CRS_DR-"Enables PEM_INT_SUM[13] to generate an,Enable,Disable,51,1,PEM_PEM2_INT_ENB_INT_HELP,
O,CRS_ER-"Enables PEM_INT_SUM[12] to generate an,Enable,Disable,52,1,PEM_PEM2_INT_ENB_INT_HELP,
O,RDLK-"Enables PEM_INT_SUM[11] to generate an,Enable,Disable,53,1,PEM_PEM2_INT_ENB_INT_HELP,
O,EXC-"Enables PEM_INT_SUM[10] to generate an,Enable,Disable,54,1,PEM_PEM2_INT_ENB_INT_HELP,
O,UN_BX-"Enables PEM_INT_SUM[9] to generate an,Enable,Disable,55,1,PEM_PEM2_INT_ENB_INT_HELP,
O,UN_B2-"Enables PEM_INT_SUM[8] to generate an,Enable,Disable,56,1,PEM_PEM2_INT_ENB_INT_HELP,
O,UN_B1-"Enables PEM_INT_SUM[7] to generate an,Enable,Disable,57,1,PEM_PEM2_INT_ENB_INT_HELP,
O,UP_BX-"Enables PEM_INT_SUM[6] to generate an,Enable,Disable,58,1,PEM_PEM2_INT_ENB_INT_HELP,
O,UP_B2-"Enables PEM_INT_SUM[5] to generate an,Enable,Disable,59,1,PEM_PEM2_INT_ENB_INT_HELP,
O,UP_B1-"Enables PEM_INT_SUM[4] to generate an,Enable,Disable,60,1,PEM_PEM2_INT_ENB_INT_HELP,
O,PMEM-"Enables PEM_INT_SUM[3] to generate an,Enable,Disable,61,1,PEM_PEM2_INT_ENB_INT_HELP,
O,PMEI-"Enables PEM_INT_SUM[2] to generate an,Enable,Disable,62,1,PEM_PEM2_INT_ENB_INT_HELP,
O,SE-"Enables PEM_INT_SUM[1] to generate an,Enable,Disable,63,1,PEM_PEM2_INT_ENB_INT_HELP,
O,AERI-"Enables PEM_INT_SUM[0] to generate an,Enable,Disable,64,1,PEM_PEM2_INT_ENB_INT_HELP,

(PEM0_INT_SUM),15,"PEM#_INT_SUM = PEM Interrupt Summary,PEM,PEM_PEM0_INT_SUM_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM0_INT_SUM_HELP,
O,CRS_DR-Had a CRS Timeout when Retries were disabled.,Enable,Disable,51,1,PEM_PEM0_INT_SUM_HELP,
O,CRS_ER-Had a CRS Timeout when Retries were enabled.,Enable,Disable,52,1,PEM_PEM0_INT_SUM_HELP,
O,RDLK-Received Read Lock TLP.,Enable,Disable,53,1,PEM_PEM0_INT_SUM_HELP,
O,EXC-Set when the PEM_DBG_INFO register has a bit,Enable,Disable,54,1,PEM_PEM0_INT_SUM_HELP,
O,UN_BX-Received N=TLP for an unknown Bar.,Enable,Disable,55,1,PEM_PEM0_INT_SUM_HELP,
O,UN_B2-Received N=TLP for Bar2 when bar2 is disabled.,Enable,Disable,56,1,PEM_PEM0_INT_SUM_HELP,
O,UN_B1-Received N=TLP for Bar1 when bar1 index valid,Enable,Disable,57,1,PEM_PEM0_INT_SUM_HELP,
O,UP_BX-Received P=TLP for an unknown Bar.,Enable,Disable,58,1,PEM_PEM0_INT_SUM_HELP,
O,UP_B2-Received P=TLP for Bar2 when bar2 is disabeld.,Enable,Disable,59,1,PEM_PEM0_INT_SUM_HELP,
O,UP_B1-Received P=TLP for Bar1 when bar1 index valid,Enable,Disable,60,1,PEM_PEM0_INT_SUM_HELP,
O,PMEM-Recived PME MSG.,Enable,Disable,61,1,PEM_PEM0_INT_SUM_HELP,
O,PMEI-PME Interrupt.,Enable,Disable,62,1,PEM_PEM0_INT_SUM_HELP,
O,SE-System Error RC DEode Only.,Enable,Disable,63,1,PEM_PEM0_INT_SUM_HELP,
O,AERI-Advanced Error Reporting Interrupt RC Mode Only.,Enable,Disable,64,1,PEM_PEM0_INT_SUM_HELP,

(PEM1_INT_SUM),15,"PEM#_INT_SUM = PEM Interrupt Summary,PEM,PEM_PEM1_INT_SUM_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM1_INT_SUM_HELP,
O,CRS_DR-Had a CRS Timeout when Retries were disabled.,Enable,Disable,51,1,PEM_PEM1_INT_SUM_HELP,
O,CRS_ER-Had a CRS Timeout when Retries were enabled.,Enable,Disable,52,1,PEM_PEM1_INT_SUM_HELP,
O,RDLK-Received Read Lock TLP.,Enable,Disable,53,1,PEM_PEM1_INT_SUM_HELP,
O,EXC-Set when the PEM_DBG_INFO register has a bit,Enable,Disable,54,1,PEM_PEM1_INT_SUM_HELP,
O,UN_BX-Received N=TLP for an unknown Bar.,Enable,Disable,55,1,PEM_PEM1_INT_SUM_HELP,
O,UN_B2-Received N=TLP for Bar2 when bar2 is disabled.,Enable,Disable,56,1,PEM_PEM1_INT_SUM_HELP,
O,UN_B1-Received N=TLP for Bar1 when bar1 index valid,Enable,Disable,57,1,PEM_PEM1_INT_SUM_HELP,
O,UP_BX-Received P=TLP for an unknown Bar.,Enable,Disable,58,1,PEM_PEM1_INT_SUM_HELP,
O,UP_B2-Received P=TLP for Bar2 when bar2 is disabeld.,Enable,Disable,59,1,PEM_PEM1_INT_SUM_HELP,
O,UP_B1-Received P=TLP for Bar1 when bar1 index valid,Enable,Disable,60,1,PEM_PEM1_INT_SUM_HELP,
O,PMEM-Recived PME MSG.,Enable,Disable,61,1,PEM_PEM1_INT_SUM_HELP,
O,PMEI-PME Interrupt.,Enable,Disable,62,1,PEM_PEM1_INT_SUM_HELP,
O,SE-System Error RC DEode Only.,Enable,Disable,63,1,PEM_PEM1_INT_SUM_HELP,
O,AERI-Advanced Error Reporting Interrupt RC Mode Only.,Enable,Disable,64,1,PEM_PEM1_INT_SUM_HELP,

(PEM2_INT_SUM),15,"PEM#_INT_SUM = PEM Interrupt Summary,PEM,PEM_PEM2_INT_SUM_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM2_INT_SUM_HELP,
O,CRS_DR-Had a CRS Timeout when Retries were disabled.,Enable,Disable,51,1,PEM_PEM2_INT_SUM_HELP,
O,CRS_ER-Had a CRS Timeout when Retries were enabled.,Enable,Disable,52,1,PEM_PEM2_INT_SUM_HELP,
O,RDLK-Received Read Lock TLP.,Enable,Disable,53,1,PEM_PEM2_INT_SUM_HELP,
O,EXC-Set when the PEM_DBG_INFO register has a bit,Enable,Disable,54,1,PEM_PEM2_INT_SUM_HELP,
O,UN_BX-Received N=TLP for an unknown Bar.,Enable,Disable,55,1,PEM_PEM2_INT_SUM_HELP,
O,UN_B2-Received N=TLP for Bar2 when bar2 is disabled.,Enable,Disable,56,1,PEM_PEM2_INT_SUM_HELP,
O,UN_B1-Received N=TLP for Bar1 when bar1 index valid,Enable,Disable,57,1,PEM_PEM2_INT_SUM_HELP,
O,UP_BX-Received P=TLP for an unknown Bar.,Enable,Disable,58,1,PEM_PEM2_INT_SUM_HELP,
O,UP_B2-Received P=TLP for Bar2 when bar2 is disabeld.,Enable,Disable,59,1,PEM_PEM2_INT_SUM_HELP,
O,UP_B1-Received P=TLP for Bar1 when bar1 index valid,Enable,Disable,60,1,PEM_PEM2_INT_SUM_HELP,
O,PMEM-Recived PME MSG.,Enable,Disable,61,1,PEM_PEM2_INT_SUM_HELP,
O,PMEI-PME Interrupt.,Enable,Disable,62,1,PEM_PEM2_INT_SUM_HELP,
O,SE-System Error RC DEode Only.,Enable,Disable,63,1,PEM_PEM2_INT_SUM_HELP,
O,AERI-Advanced Error Reporting Interrupt RC Mode Only.,Enable,Disable,64,1,PEM_PEM2_INT_SUM_HELP,

(PEM0_ON),3,PEM is configured and ready,PEM,PEM_PEM0_ON_HELP
T,Reserved-Reserved,1,62,Hex,16,PEM_PEM0_ON_HELP,
O,PEMOOR-Indication to software that the PEM has been taken out of,Enable,Disable,63,1,PEM_PEM0_ON_HELP,
O,PEMON-Indication to the QLM that the PEM is out of reset configured,Enable,Disable,64,1,PEM_PEM0_ON_HELP,

(PEM1_ON),3,PEM is configured and ready,PEM,PEM_PEM1_ON_HELP
T,Reserved-Reserved,1,62,Hex,16,PEM_PEM1_ON_HELP,
O,PEMOOR-Indication to software that the PEM has been taken out of,Enable,Disable,63,1,PEM_PEM1_ON_HELP,
O,PEMON-Indication to the QLM that the PEM is out of reset configured,Enable,Disable,64,1,PEM_PEM1_ON_HELP,

(PEM2_ON),3,PEM is configured and ready,PEM,PEM_PEM2_ON_HELP
T,Reserved-Reserved,1,62,Hex,16,PEM_PEM2_ON_HELP,
O,PEMOOR-Indication to software that the PEM has been taken out of,Enable,Disable,63,1,PEM_PEM2_ON_HELP,
O,PEMON-Indication to the QLM that the PEM is out of reset configured,Enable,Disable,64,1,PEM_PEM2_ON_HELP,

(PEM0_P2N_BAR0_START),2,The starting address for addresses to forwarded to the SLI in RC Mode.,PEM,PEM_PEM0_P2N_BAR0_START_HELP
T,ADDR-The starting address of the 16KB address space that,1,50,Hex,13,PEM_PEM0_P2N_BAR0_START_HELP,
T,Reserved-Reserved,51,14,Hex,4,PEM_PEM0_P2N_BAR0_START_HELP,

(PEM1_P2N_BAR0_START),2,The starting address for addresses to forwarded to the SLI in RC Mode.,PEM,PEM_PEM1_P2N_BAR0_START_HELP
T,ADDR-The starting address of the 16KB address space that,1,50,Hex,13,PEM_PEM1_P2N_BAR0_START_HELP,
T,Reserved-Reserved,51,14,Hex,4,PEM_PEM1_P2N_BAR0_START_HELP,

(PEM2_P2N_BAR0_START),2,The starting address for addresses to forwarded to the SLI in RC Mode.,PEM,PEM_PEM2_P2N_BAR0_START_HELP
T,ADDR-The starting address of the 16KB address space that,1,50,Hex,13,PEM_PEM2_P2N_BAR0_START_HELP,
T,Reserved-Reserved,51,14,Hex,4,PEM_PEM2_P2N_BAR0_START_HELP,

(PEM0_P2N_BAR1_START),2,The starting address for addresses to forwarded to the SLI in RC Mode.,PEM,PEM_PEM0_P2N_BAR1_START_HELP
T,ADDR-The starting address of the 64MB address space,1,38,Hex,10,PEM_PEM0_P2N_BAR1_START_HELP,
T,Reserved-Reserved,39,26,Hex,7,PEM_PEM0_P2N_BAR1_START_HELP,

(PEM1_P2N_BAR1_START),2,The starting address for addresses to forwarded to the SLI in RC Mode.,PEM,PEM_PEM1_P2N_BAR1_START_HELP
T,ADDR-The starting address of the 64MB address space,1,38,Hex,10,PEM_PEM1_P2N_BAR1_START_HELP,
T,Reserved-Reserved,39,26,Hex,7,PEM_PEM1_P2N_BAR1_START_HELP,

(PEM2_P2N_BAR1_START),2,The starting address for addresses to forwarded to the SLI in RC Mode.,PEM,PEM_PEM2_P2N_BAR1_START_HELP
T,ADDR-The starting address of the 64MB address space,1,38,Hex,10,PEM_PEM2_P2N_BAR1_START_HELP,
T,Reserved-Reserved,39,26,Hex,7,PEM_PEM2_P2N_BAR1_START_HELP,

(PEM0_P2N_BAR2_START),2,The starting address for addresses to forwarded to the SLI in RC Mode.,PEM,PEM_PEM0_P2N_BAR2_START_HELP
T,ADDR-The starting address of the 2^41 address space,1,23,Hex,6,PEM_PEM0_P2N_BAR2_START_HELP,
T,Reserved-Reserved,24,41,Hex,11,PEM_PEM0_P2N_BAR2_START_HELP,

(PEM1_P2N_BAR2_START),2,The starting address for addresses to forwarded to the SLI in RC Mode.,PEM,PEM_PEM1_P2N_BAR2_START_HELP
T,ADDR-The starting address of the 2^41 address space,1,23,Hex,6,PEM_PEM1_P2N_BAR2_START_HELP,
T,Reserved-Reserved,24,41,Hex,11,PEM_PEM1_P2N_BAR2_START_HELP,

(PEM2_P2N_BAR2_START),2,The starting address for addresses to forwarded to the SLI in RC Mode.,PEM,PEM_PEM2_P2N_BAR2_START_HELP
T,ADDR-The starting address of the 2^41 address space,1,23,Hex,6,PEM_PEM2_P2N_BAR2_START_HELP,
T,Reserved-Reserved,24,41,Hex,11,PEM_PEM2_P2N_BAR2_START_HELP,

(PEM0_SPI_CTL),5,PEM#_SPI_CTL register.,PEM,PEM_PEM0_SPI_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM0_SPI_CTL_HELP,
O,START_BUSY-Start/Busy status. Starts SPI xctn when written reads 1 when EEPROM busy 0 when complete.,Enable,Disable,51,1,PEM_PEM0_SPI_CTL_HELP,
O,TVALID-Reads 1 if at least one valid entry was read from EEPROM and written to a CSR. Write to,Enable,Disable,52,1,PEM_PEM0_SPI_CTL_HELP,
T,CMD-SPI commands; WREN(110) WRDI(100) READ(011) WRITE(010) RDSR(101) WRSR(001),53,3,Hex,1,PEM_PEM0_SPI_CTL_HELP,
T,ADR-EEPROM read/write address.,56,9,Hex,3,PEM_PEM0_SPI_CTL_HELP,

(PEM1_SPI_CTL),5,PEM#_SPI_CTL register.,PEM,PEM_PEM1_SPI_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM1_SPI_CTL_HELP,
O,START_BUSY-Start/Busy status. Starts SPI xctn when written reads 1 when EEPROM busy 0 when complete.,Enable,Disable,51,1,PEM_PEM1_SPI_CTL_HELP,
O,TVALID-Reads 1 if at least one valid entry was read from EEPROM and written to a CSR. Write to,Enable,Disable,52,1,PEM_PEM1_SPI_CTL_HELP,
T,CMD-SPI commands; WREN(110) WRDI(100) READ(011) WRITE(010) RDSR(101) WRSR(001),53,3,Hex,1,PEM_PEM1_SPI_CTL_HELP,
T,ADR-EEPROM read/write address.,56,9,Hex,3,PEM_PEM1_SPI_CTL_HELP,

(PEM2_SPI_CTL),5,PEM#_SPI_CTL register.,PEM,PEM_PEM2_SPI_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,PEM_PEM2_SPI_CTL_HELP,
O,START_BUSY-Start/Busy status. Starts SPI xctn when written reads 1 when EEPROM busy 0 when complete.,Enable,Disable,51,1,PEM_PEM2_SPI_CTL_HELP,
O,TVALID-Reads 1 if at least one valid entry was read from EEPROM and written to a CSR. Write to,Enable,Disable,52,1,PEM_PEM2_SPI_CTL_HELP,
T,CMD-SPI commands; WREN(110) WRDI(100) READ(011) WRITE(010) RDSR(101) WRSR(001),53,3,Hex,1,PEM_PEM2_SPI_CTL_HELP,
T,ADR-EEPROM read/write address.,56,9,Hex,3,PEM_PEM2_SPI_CTL_HELP,

(PEM0_SPI_DATA),5,"PEM#_SPI read/write data register. Contains most recently read or written data and is,PEM,PEM_PEM0_SPI_DATA_HELP
T,PREAMBLE-EEPROM PREAMBLE read or write data.,1,16,Hex,4,PEM_PEM0_SPI_DATA_HELP,
T,Reserved-Reserved,17,3,Hex,1,PEM_PEM0_SPI_DATA_HELP,
O,CS2-EEPROM CS2 read or write data bit.,Enable,Disable,20,1,PEM_PEM0_SPI_DATA_HELP,
T,ADR-EEPROM CFG ADR read or write data.,21,12,Hex,3,PEM_PEM0_SPI_DATA_HELP,
T,DATA-EEPROM DATA read or write data.,33,32,Hex,8,PEM_PEM0_SPI_DATA_HELP,

(PEM1_SPI_DATA),5,"PEM#_SPI read/write data register. Contains most recently read or written data and is,PEM,PEM_PEM1_SPI_DATA_HELP
T,PREAMBLE-EEPROM PREAMBLE read or write data.,1,16,Hex,4,PEM_PEM1_SPI_DATA_HELP,
T,Reserved-Reserved,17,3,Hex,1,PEM_PEM1_SPI_DATA_HELP,
O,CS2-EEPROM CS2 read or write data bit.,Enable,Disable,20,1,PEM_PEM1_SPI_DATA_HELP,
T,ADR-EEPROM CFG ADR read or write data.,21,12,Hex,3,PEM_PEM1_SPI_DATA_HELP,
T,DATA-EEPROM DATA read or write data.,33,32,Hex,8,PEM_PEM1_SPI_DATA_HELP,

(PEM2_SPI_DATA),5,"PEM#_SPI read/write data register. Contains most recently read or written data and is,PEM,PEM_PEM2_SPI_DATA_HELP
T,PREAMBLE-EEPROM PREAMBLE read or write data.,1,16,Hex,4,PEM_PEM2_SPI_DATA_HELP,
T,Reserved-Reserved,17,3,Hex,1,PEM_PEM2_SPI_DATA_HELP,
O,CS2-EEPROM CS2 read or write data bit.,Enable,Disable,20,1,PEM_PEM2_SPI_DATA_HELP,
T,ADR-EEPROM CFG ADR read or write data.,21,12,Hex,3,PEM_PEM2_SPI_DATA_HELP,
T,DATA-EEPROM DATA read or write data.,33,32,Hex,8,PEM_PEM2_SPI_DATA_HELP,

(PEM0_STRAP),3,"Below are in pesc_csr,PEM,PEM_PEM0_STRAP_HELP
T,Reserved-Reserved,1,60,Hex,15,PEM_PEM0_STRAP_HELP,
O,PILANESWAP-The value of the pi_select_laneswap pin,Enable,Disable,61,1,PEM_PEM0_STRAP_HELP,
T,PIMODE-The value of the pi_select_mode[2:0] pins,62,3,Hex,1,PEM_PEM0_STRAP_HELP,

(PEM1_STRAP),3,"Below are in pesc_csr,PEM,PEM_PEM1_STRAP_HELP
T,Reserved-Reserved,1,60,Hex,15,PEM_PEM1_STRAP_HELP,
O,PILANESWAP-The value of the pi_select_laneswap pin,Enable,Disable,61,1,PEM_PEM1_STRAP_HELP,
T,PIMODE-The value of the pi_select_mode[2:0] pins,62,3,Hex,1,PEM_PEM1_STRAP_HELP,

(PEM2_STRAP),3,"Below are in pesc_csr,PEM,PEM_PEM2_STRAP_HELP
T,Reserved-Reserved,1,60,Hex,15,PEM_PEM2_STRAP_HELP,
O,PILANESWAP-The value of the pi_select_laneswap pin,Enable,Disable,61,1,PEM_PEM2_STRAP_HELP,
T,PIMODE-The value of the pi_select_mode[2:0] pins,62,3,Hex,1,PEM_PEM2_STRAP_HELP,

(PEM0_TLP_CREDITS),6,Specifies the number of credits the PEM for use in moving TLPs. When this register is written,PEM,PEM_PEM0_TLP_CREDITS_HELP
T,Reserved-Reserved,1,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,
T,PEAI_PPF-TLP credits for all inbound TLPs in the PEM. The,9,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,
T,Reserved-Reserved,17,24,Hex,6,PEM_PEM0_TLP_CREDITS_HELP,
T,SLI_CPL-TLP 8B credits for Completion TLPs in the SLI.,41,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,
T,SLI_NP-TLP 8B credits for Non=Posted TLPs in the SLI.,49,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,
T,SLI_P-TLP 8B credits for Posted TLPs in the SLI.,57,8,Hex,2,PEM_PEM0_TLP_CREDITS_HELP,

(PEM1_TLP_CREDITS),6,Specifies the number of credits the PEM for use in moving TLPs. When this register is written,PEM,PEM_PEM1_TLP_CREDITS_HELP
T,Reserved-Reserved,1,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,
T,PEAI_PPF-TLP credits for all inbound TLPs in the PEM. The,9,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,
T,Reserved-Reserved,17,24,Hex,6,PEM_PEM1_TLP_CREDITS_HELP,
T,SLI_CPL-TLP 8B credits for Completion TLPs in the SLI.,41,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,
T,SLI_NP-TLP 8B credits for Non=Posted TLPs in the SLI.,49,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,
T,SLI_P-TLP 8B credits for Posted TLPs in the SLI.,57,8,Hex,2,PEM_PEM1_TLP_CREDITS_HELP,

(PEM2_TLP_CREDITS),6,Specifies the number of credits the PEM for use in moving TLPs. When this register is written,PEM,PEM_PEM2_TLP_CREDITS_HELP
T,Reserved-Reserved,1,8,Hex,2,PEM_PEM2_TLP_CREDITS_HELP,
T,PEAI_PPF-TLP credits for all inbound TLPs in the PEM. The,9,8,Hex,2,PEM_PEM2_TLP_CREDITS_HELP,
T,Reserved-Reserved,17,24,Hex,6,PEM_PEM2_TLP_CREDITS_HELP,
T,SLI_CPL-TLP 8B credits for Completion TLPs in the SLI.,41,8,Hex,2,PEM_PEM2_TLP_CREDITS_HELP,
T,SLI_NP-TLP 8B credits for Non=Posted TLPs in the SLI.,49,8,Hex,2,PEM_PEM2_TLP_CREDITS_HELP,
T,SLI_P-TLP 8B credits for Posted TLPs in the SLI.,57,8,Hex,2,PEM_PEM2_TLP_CREDITS_HELP,

(PIP_ALT_SKIP_CFG0),12,Type=RSL,PIP,PIP_PIP_ALT_SKIP_CFG0_HELP
T,Reserved-Reserved,1,7,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,
O,LEN-Indicates the length of the selection field,Enable,Disable,8,1,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,Reserved-Reserved,9,10,Hex,3,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,BIT1-Indicates the bit location in the first word of,19,6,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,Reserved-Reserved,25,2,Hex,1,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,BIT0-Indicates the bit location in the first word of,27,6,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,Reserved-Reserved,33,9,Hex,3,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,SKIP3-Indicates number of bytes to skip from start of,42,7,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,SKIP2-Indicates number of bytes to skip from start of,50,7,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_ALT_SKIP_CFG0_HELP,
T,SKIP1-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_ALT_SKIP_CFG0_HELP,

(PIP_ALT_SKIP_CFG1),12,Type=RSL,PIP,PIP_PIP_ALT_SKIP_CFG1_HELP
T,Reserved-Reserved,1,7,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,
O,LEN-Indicates the length of the selection field,Enable,Disable,8,1,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,Reserved-Reserved,9,10,Hex,3,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,BIT1-Indicates the bit location in the first word of,19,6,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,Reserved-Reserved,25,2,Hex,1,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,BIT0-Indicates the bit location in the first word of,27,6,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,Reserved-Reserved,33,9,Hex,3,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,SKIP3-Indicates number of bytes to skip from start of,42,7,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,SKIP2-Indicates number of bytes to skip from start of,50,7,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_ALT_SKIP_CFG1_HELP,
T,SKIP1-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_ALT_SKIP_CFG1_HELP,

(PIP_ALT_SKIP_CFG2),12,Type=RSL,PIP,PIP_PIP_ALT_SKIP_CFG2_HELP
T,Reserved-Reserved,1,7,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,
O,LEN-Indicates the length of the selection field,Enable,Disable,8,1,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,Reserved-Reserved,9,10,Hex,3,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,BIT1-Indicates the bit location in the first word of,19,6,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,Reserved-Reserved,25,2,Hex,1,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,BIT0-Indicates the bit location in the first word of,27,6,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,Reserved-Reserved,33,9,Hex,3,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,SKIP3-Indicates number of bytes to skip from start of,42,7,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,SKIP2-Indicates number of bytes to skip from start of,50,7,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_ALT_SKIP_CFG2_HELP,
T,SKIP1-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_ALT_SKIP_CFG2_HELP,

(PIP_ALT_SKIP_CFG3),12,Type=RSL,PIP,PIP_PIP_ALT_SKIP_CFG3_HELP
T,Reserved-Reserved,1,7,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,
O,LEN-Indicates the length of the selection field,Enable,Disable,8,1,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,Reserved-Reserved,9,10,Hex,3,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,BIT1-Indicates the bit location in the first word of,19,6,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,Reserved-Reserved,25,2,Hex,1,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,BIT0-Indicates the bit location in the first word of,27,6,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,Reserved-Reserved,33,9,Hex,3,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,SKIP3-Indicates number of bytes to skip from start of,42,7,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,SKIP2-Indicates number of bytes to skip from start of,50,7,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_ALT_SKIP_CFG3_HELP,
T,SKIP1-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_ALT_SKIP_CFG3_HELP,

(PIP_BCK_PRS),5,When to assert backpressure based on the todo list filling up,PIP,PIP_PIP_BCK_PRS_HELP
O,BCKPRS-PIP is currently asserting backpressure to IOB,Enable,Disable,1,1,PIP_PIP_BCK_PRS_HELP,
T,Reserved-Reserved,2,50,Hex,13,PIP_PIP_BCK_PRS_HELP,
T,HIWATER-Water mark in the todo list to assert backpressure,52,5,Hex,2,PIP_PIP_BCK_PRS_HELP,
T,Reserved-Reserved,57,3,Hex,1,PIP_PIP_BCK_PRS_HELP,
T,LOWATER-Water mark in the todo list to release backpressure,60,5,Hex,2,PIP_PIP_BCK_PRS_HELP,

(PIP_BIST_STATUS),2,Type=RSL,PIP,PIP_PIP_BIST_STATUS_HELP
T,Reserved-Reserved,1,44,Hex,11,PIP_PIP_BIST_STATUS_HELP,
T,BIST-BIST Results.,45,20,Hex,5,PIP_PIP_BIST_STATUS_HELP,

(PIP_BSEL_EXT_CFG0),7,tag offset and skip values to be used when using the corresponding extractor.,PIP,PIP_PIP_BSEL_EXT_CFG0_HELP
T,Reserved-Reserved,1,8,Hex,2,PIP_PIP_BSEL_EXT_CFG0_HELP,
T,UPPER_TAG-Extra Tag bits to be added to tag field from table,9,16,Hex,4,PIP_PIP_BSEL_EXT_CFG0_HELP,
T,TAG-Extra Tag bits to be added to tag field from table,25,8,Hex,2,PIP_PIP_BSEL_EXT_CFG0_HELP,
T,Reserved-Reserved,33,7,Hex,2,PIP_PIP_BSEL_EXT_CFG0_HELP,
T,OFFSET-Indicates offset to add to extractor mem adr,40,9,Hex,3,PIP_PIP_BSEL_EXT_CFG0_HELP,
T,Reserved-Reserved,49,9,Hex,3,PIP_PIP_BSEL_EXT_CFG0_HELP,
T,SKIP-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_BSEL_EXT_CFG0_HELP,

(PIP_BSEL_EXT_CFG1),7,tag offset and skip values to be used when using the corresponding extractor.,PIP,PIP_PIP_BSEL_EXT_CFG1_HELP
T,Reserved-Reserved,1,8,Hex,2,PIP_PIP_BSEL_EXT_CFG1_HELP,
T,UPPER_TAG-Extra Tag bits to be added to tag field from table,9,16,Hex,4,PIP_PIP_BSEL_EXT_CFG1_HELP,
T,TAG-Extra Tag bits to be added to tag field from table,25,8,Hex,2,PIP_PIP_BSEL_EXT_CFG1_HELP,
T,Reserved-Reserved,33,7,Hex,2,PIP_PIP_BSEL_EXT_CFG1_HELP,
T,OFFSET-Indicates offset to add to extractor mem adr,40,9,Hex,3,PIP_PIP_BSEL_EXT_CFG1_HELP,
T,Reserved-Reserved,49,9,Hex,3,PIP_PIP_BSEL_EXT_CFG1_HELP,
T,SKIP-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_BSEL_EXT_CFG1_HELP,

(PIP_BSEL_EXT_CFG2),7,tag offset and skip values to be used when using the corresponding extractor.,PIP,PIP_PIP_BSEL_EXT_CFG2_HELP
T,Reserved-Reserved,1,8,Hex,2,PIP_PIP_BSEL_EXT_CFG2_HELP,
T,UPPER_TAG-Extra Tag bits to be added to tag field from table,9,16,Hex,4,PIP_PIP_BSEL_EXT_CFG2_HELP,
T,TAG-Extra Tag bits to be added to tag field from table,25,8,Hex,2,PIP_PIP_BSEL_EXT_CFG2_HELP,
T,Reserved-Reserved,33,7,Hex,2,PIP_PIP_BSEL_EXT_CFG2_HELP,
T,OFFSET-Indicates offset to add to extractor mem adr,40,9,Hex,3,PIP_PIP_BSEL_EXT_CFG2_HELP,
T,Reserved-Reserved,49,9,Hex,3,PIP_PIP_BSEL_EXT_CFG2_HELP,
T,SKIP-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_BSEL_EXT_CFG2_HELP,

(PIP_BSEL_EXT_CFG3),7,tag offset and skip values to be used when using the corresponding extractor.,PIP,PIP_PIP_BSEL_EXT_CFG3_HELP
T,Reserved-Reserved,1,8,Hex,2,PIP_PIP_BSEL_EXT_CFG3_HELP,
T,UPPER_TAG-Extra Tag bits to be added to tag field from table,9,16,Hex,4,PIP_PIP_BSEL_EXT_CFG3_HELP,
T,TAG-Extra Tag bits to be added to tag field from table,25,8,Hex,2,PIP_PIP_BSEL_EXT_CFG3_HELP,
T,Reserved-Reserved,33,7,Hex,2,PIP_PIP_BSEL_EXT_CFG3_HELP,
T,OFFSET-Indicates offset to add to extractor mem adr,40,9,Hex,3,PIP_PIP_BSEL_EXT_CFG3_HELP,
T,Reserved-Reserved,49,9,Hex,3,PIP_PIP_BSEL_EXT_CFG3_HELP,
T,SKIP-Indicates number of bytes to skip from start of,58,7,Hex,2,PIP_PIP_BSEL_EXT_CFG3_HELP,

(PIP_BSEL_EXT_POS0),16,bit positions and valids to be used when using the corresponding extractor.,PIP,PIP_PIP_BSEL_EXT_POS0_HELP
O,POS7_VAL-Valid bit for bit position 7,Enable,Disable,1,1,PIP_PIP_BSEL_EXT_POS0_HELP,
T,POS7-Bit position for the 8th bit  from 128 bit segment,2,7,Hex,2,PIP_PIP_BSEL_EXT_POS0_HELP,
O,POS6_VAL-Valid bit for bit position 6,Enable,Disable,9,1,PIP_PIP_BSEL_EXT_POS0_HELP,
T,POS6-Bit position for the 7th bit  from 128 bit segment,10,7,Hex,2,PIP_PIP_BSEL_EXT_POS0_HELP,
O,POS5_VAL-Valid bit for bit position 5,Enable,Disable,17,1,PIP_PIP_BSEL_EXT_POS0_HELP,
T,POS5-Bit position for the 6th bit  from 128 bit segment,18,7,Hex,2,PIP_PIP_BSEL_EXT_POS0_HELP,
O,POS4_VAL-Valid bit for bit position 4,Enable,Disable,25,1,PIP_PIP_BSEL_EXT_POS0_HELP,
T,POS4-Bit position for the 5th bit  from 128 bit segment,26,7,Hex,2,PIP_PIP_BSEL_EXT_POS0_HELP,
O,POS3_VAL-Valid bit for bit position 3,Enable,Disable,33,1,PIP_PIP_BSEL_EXT_POS0_HELP,
T,POS3-Bit position for the 4th bit  from 128 bit segment,34,7,Hex,2,PIP_PIP_BSEL_EXT_POS0_HELP,
O,POS2_VAL-Valid bit for bit position 2,Enable,Disable,41,1,PIP_PIP_BSEL_EXT_POS0_HELP,
T,POS2-Bit position for the 3rd bit  from 128 bit segment,42,7,Hex,2,PIP_PIP_BSEL_EXT_POS0_HELP,
O,POS1_VAL-Valid bit for bit position 1,Enable,Disable,49,1,PIP_PIP_BSEL_EXT_POS0_HELP,
T,POS1-Bit position for the 2nd bit  from 128 bit segment,50,7,Hex,2,PIP_PIP_BSEL_EXT_POS0_HELP,
O,POS0_VAL-Valid bit for bit position 0,Enable,Disable,57,1,PIP_PIP_BSEL_EXT_POS0_HELP,
T,POS0-Bit position for the 1st bit  from 128 bit segment,58,7,Hex,2,PIP_PIP_BSEL_EXT_POS0_HELP,

(PIP_BSEL_EXT_POS1),16,bit positions and valids to be used when using the corresponding extractor.,PIP,PIP_PIP_BSEL_EXT_POS1_HELP
O,POS7_VAL-Valid bit for bit position 7,Enable,Disable,1,1,PIP_PIP_BSEL_EXT_POS1_HELP,
T,POS7-Bit position for the 8th bit  from 128 bit segment,2,7,Hex,2,PIP_PIP_BSEL_EXT_POS1_HELP,
O,POS6_VAL-Valid bit for bit position 6,Enable,Disable,9,1,PIP_PIP_BSEL_EXT_POS1_HELP,
T,POS6-Bit position for the 7th bit  from 128 bit segment,10,7,Hex,2,PIP_PIP_BSEL_EXT_POS1_HELP,
O,POS5_VAL-Valid bit for bit position 5,Enable,Disable,17,1,PIP_PIP_BSEL_EXT_POS1_HELP,
T,POS5-Bit position for the 6th bit  from 128 bit segment,18,7,Hex,2,PIP_PIP_BSEL_EXT_POS1_HELP,
O,POS4_VAL-Valid bit for bit position 4,Enable,Disable,25,1,PIP_PIP_BSEL_EXT_POS1_HELP,
T,POS4-Bit position for the 5th bit  from 128 bit segment,26,7,Hex,2,PIP_PIP_BSEL_EXT_POS1_HELP,
O,POS3_VAL-Valid bit for bit position 3,Enable,Disable,33,1,PIP_PIP_BSEL_EXT_POS1_HELP,
T,POS3-Bit position for the 4th bit  from 128 bit segment,34,7,Hex,2,PIP_PIP_BSEL_EXT_POS1_HELP,
O,POS2_VAL-Valid bit for bit position 2,Enable,Disable,41,1,PIP_PIP_BSEL_EXT_POS1_HELP,
T,POS2-Bit position for the 3rd bit  from 128 bit segment,42,7,Hex,2,PIP_PIP_BSEL_EXT_POS1_HELP,
O,POS1_VAL-Valid bit for bit position 1,Enable,Disable,49,1,PIP_PIP_BSEL_EXT_POS1_HELP,
T,POS1-Bit position for the 2nd bit  from 128 bit segment,50,7,Hex,2,PIP_PIP_BSEL_EXT_POS1_HELP,
O,POS0_VAL-Valid bit for bit position 0,Enable,Disable,57,1,PIP_PIP_BSEL_EXT_POS1_HELP,
T,POS0-Bit position for the 1st bit  from 128 bit segment,58,7,Hex,2,PIP_PIP_BSEL_EXT_POS1_HELP,

(PIP_BSEL_EXT_POS2),16,bit positions and valids to be used when using the corresponding extractor.,PIP,PIP_PIP_BSEL_EXT_POS2_HELP
O,POS7_VAL-Valid bit for bit position 7,Enable,Disable,1,1,PIP_PIP_BSEL_EXT_POS2_HELP,
T,POS7-Bit position for the 8th bit  from 128 bit segment,2,7,Hex,2,PIP_PIP_BSEL_EXT_POS2_HELP,
O,POS6_VAL-Valid bit for bit position 6,Enable,Disable,9,1,PIP_PIP_BSEL_EXT_POS2_HELP,
T,POS6-Bit position for the 7th bit  from 128 bit segment,10,7,Hex,2,PIP_PIP_BSEL_EXT_POS2_HELP,
O,POS5_VAL-Valid bit for bit position 5,Enable,Disable,17,1,PIP_PIP_BSEL_EXT_POS2_HELP,
T,POS5-Bit position for the 6th bit  from 128 bit segment,18,7,Hex,2,PIP_PIP_BSEL_EXT_POS2_HELP,
O,POS4_VAL-Valid bit for bit position 4,Enable,Disable,25,1,PIP_PIP_BSEL_EXT_POS2_HELP,
T,POS4-Bit position for the 5th bit  from 128 bit segment,26,7,Hex,2,PIP_PIP_BSEL_EXT_POS2_HELP,
O,POS3_VAL-Valid bit for bit position 3,Enable,Disable,33,1,PIP_PIP_BSEL_EXT_POS2_HELP,
T,POS3-Bit position for the 4th bit  from 128 bit segment,34,7,Hex,2,PIP_PIP_BSEL_EXT_POS2_HELP,
O,POS2_VAL-Valid bit for bit position 2,Enable,Disable,41,1,PIP_PIP_BSEL_EXT_POS2_HELP,
T,POS2-Bit position for the 3rd bit  from 128 bit segment,42,7,Hex,2,PIP_PIP_BSEL_EXT_POS2_HELP,
O,POS1_VAL-Valid bit for bit position 1,Enable,Disable,49,1,PIP_PIP_BSEL_EXT_POS2_HELP,
T,POS1-Bit position for the 2nd bit  from 128 bit segment,50,7,Hex,2,PIP_PIP_BSEL_EXT_POS2_HELP,
O,POS0_VAL-Valid bit for bit position 0,Enable,Disable,57,1,PIP_PIP_BSEL_EXT_POS2_HELP,
T,POS0-Bit position for the 1st bit  from 128 bit segment,58,7,Hex,2,PIP_PIP_BSEL_EXT_POS2_HELP,

(PIP_BSEL_EXT_POS3),16,bit positions and valids to be used when using the corresponding extractor.,PIP,PIP_PIP_BSEL_EXT_POS3_HELP
O,POS7_VAL-Valid bit for bit position 7,Enable,Disable,1,1,PIP_PIP_BSEL_EXT_POS3_HELP,
T,POS7-Bit position for the 8th bit  from 128 bit segment,2,7,Hex,2,PIP_PIP_BSEL_EXT_POS3_HELP,
O,POS6_VAL-Valid bit for bit position 6,Enable,Disable,9,1,PIP_PIP_BSEL_EXT_POS3_HELP,
T,POS6-Bit position for the 7th bit  from 128 bit segment,10,7,Hex,2,PIP_PIP_BSEL_EXT_POS3_HELP,
O,POS5_VAL-Valid bit for bit position 5,Enable,Disable,17,1,PIP_PIP_BSEL_EXT_POS3_HELP,
T,POS5-Bit position for the 6th bit  from 128 bit segment,18,7,Hex,2,PIP_PIP_BSEL_EXT_POS3_HELP,
O,POS4_VAL-Valid bit for bit position 4,Enable,Disable,25,1,PIP_PIP_BSEL_EXT_POS3_HELP,
T,POS4-Bit position for the 5th bit  from 128 bit segment,26,7,Hex,2,PIP_PIP_BSEL_EXT_POS3_HELP,
O,POS3_VAL-Valid bit for bit position 3,Enable,Disable,33,1,PIP_PIP_BSEL_EXT_POS3_HELP,
T,POS3-Bit position for the 4th bit  from 128 bit segment,34,7,Hex,2,PIP_PIP_BSEL_EXT_POS3_HELP,
O,POS2_VAL-Valid bit for bit position 2,Enable,Disable,41,1,PIP_PIP_BSEL_EXT_POS3_HELP,
T,POS2-Bit position for the 3rd bit  from 128 bit segment,42,7,Hex,2,PIP_PIP_BSEL_EXT_POS3_HELP,
O,POS1_VAL-Valid bit for bit position 1,Enable,Disable,49,1,PIP_PIP_BSEL_EXT_POS3_HELP,
T,POS1-Bit position for the 2nd bit  from 128 bit segment,50,7,Hex,2,PIP_PIP_BSEL_EXT_POS3_HELP,
O,POS0_VAL-Valid bit for bit position 0,Enable,Disable,57,1,PIP_PIP_BSEL_EXT_POS3_HELP,
T,POS0-Bit position for the 1st bit  from 128 bit segment,58,7,Hex,2,PIP_PIP_BSEL_EXT_POS3_HELP,

(PIP_BSEL_TBL_ENT0),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT0_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT0_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT0_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT0_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT0_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT0_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT0_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT0_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT0_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT0_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT0_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT0_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT0_HELP,

(PIP_BSEL_TBL_ENT1),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT1_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT1_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT1_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT1_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT1_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT1_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT1_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT1_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT1_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT1_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT1_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT1_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT1_HELP,

(PIP_BSEL_TBL_ENT2),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT2_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT2_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT2_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT2_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT2_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT2_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT2_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT2_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT2_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT2_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT2_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT2_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT2_HELP,

(PIP_BSEL_TBL_ENT3),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT3_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT3_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT3_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT3_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT3_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT3_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT3_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT3_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT3_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT3_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT3_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT3_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT3_HELP,

(PIP_BSEL_TBL_ENT4),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT4_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT4_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT4_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT4_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT4_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT4_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT4_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT4_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT4_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT4_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT4_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT4_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT4_HELP,

(PIP_BSEL_TBL_ENT5),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT5_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT5_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT5_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT5_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT5_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT5_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT5_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT5_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT5_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT5_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT5_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT5_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT5_HELP,

(PIP_BSEL_TBL_ENT6),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT6_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT6_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT6_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT6_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT6_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT6_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT6_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT6_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT6_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT6_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT6_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT6_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT6_HELP,

(PIP_BSEL_TBL_ENT7),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT7_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT7_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT7_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT7_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT7_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT7_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT7_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT7_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT7_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT7_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT7_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT7_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT7_HELP,

(PIP_BSEL_TBL_ENT8),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT8_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT8_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT8_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT8_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT8_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT8_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT8_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT8_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT8_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT8_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT8_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT8_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT8_HELP,

(PIP_BSEL_TBL_ENT9),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT9_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT9_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT9_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT9_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT9_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT9_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT9_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT9_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT9_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT9_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT9_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT9_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT9_HELP,

(PIP_BSEL_TBL_ENT10),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT10_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT10_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT10_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT10_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT10_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT10_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT10_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT10_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT10_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT10_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT10_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT10_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT10_HELP,

(PIP_BSEL_TBL_ENT11),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT11_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT11_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT11_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT11_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT11_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT11_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT11_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT11_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT11_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT11_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT11_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT11_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT11_HELP,

(PIP_BSEL_TBL_ENT12),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT12_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT12_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT12_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT12_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT12_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT12_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT12_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT12_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT12_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT12_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT12_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT12_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT12_HELP,

(PIP_BSEL_TBL_ENT13),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT13_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT13_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT13_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT13_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT13_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT13_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT13_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT13_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT13_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT13_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT13_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT13_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT13_HELP,

(PIP_BSEL_TBL_ENT14),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT14_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT14_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT14_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT14_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT14_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT14_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT14_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT14_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT14_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT14_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT14_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT14_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT14_HELP,

(PIP_BSEL_TBL_ENT15),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT15_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT15_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT15_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT15_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT15_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT15_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT15_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT15_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT15_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT15_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT15_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT15_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT15_HELP,

(PIP_BSEL_TBL_ENT16),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT16_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT16_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT16_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT16_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT16_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT16_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT16_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT16_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT16_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT16_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT16_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT16_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT16_HELP,

(PIP_BSEL_TBL_ENT17),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT17_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT17_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT17_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT17_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT17_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT17_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT17_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT17_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT17_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT17_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT17_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT17_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT17_HELP,

(PIP_BSEL_TBL_ENT18),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT18_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT18_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT18_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT18_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT18_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT18_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT18_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT18_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT18_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT18_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT18_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT18_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT18_HELP,

(PIP_BSEL_TBL_ENT19),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT19_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT19_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT19_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT19_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT19_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT19_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT19_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT19_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT19_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT19_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT19_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT19_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT19_HELP,

(PIP_BSEL_TBL_ENT20),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT20_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT20_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT20_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT20_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT20_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT20_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT20_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT20_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT20_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT20_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT20_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT20_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT20_HELP,

(PIP_BSEL_TBL_ENT21),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT21_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT21_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT21_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT21_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT21_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT21_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT21_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT21_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT21_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT21_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT21_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT21_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT21_HELP,

(PIP_BSEL_TBL_ENT22),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT22_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT22_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT22_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT22_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT22_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT22_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT22_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT22_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT22_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT22_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT22_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT22_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT22_HELP,

(PIP_BSEL_TBL_ENT23),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT23_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT23_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT23_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT23_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT23_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT23_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT23_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT23_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT23_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT23_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT23_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT23_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT23_HELP,

(PIP_BSEL_TBL_ENT24),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT24_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT24_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT24_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT24_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT24_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT24_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT24_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT24_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT24_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT24_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT24_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT24_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT24_HELP,

(PIP_BSEL_TBL_ENT25),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT25_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT25_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT25_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT25_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT25_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT25_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT25_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT25_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT25_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT25_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT25_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT25_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT25_HELP,

(PIP_BSEL_TBL_ENT26),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT26_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT26_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT26_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT26_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT26_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT26_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT26_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT26_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT26_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT26_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT26_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT26_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT26_HELP,

(PIP_BSEL_TBL_ENT27),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT27_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT27_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT27_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT27_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT27_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT27_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT27_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT27_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT27_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT27_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT27_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT27_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT27_HELP,

(PIP_BSEL_TBL_ENT28),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT28_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT28_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT28_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT28_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT28_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT28_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT28_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT28_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT28_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT28_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT28_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT28_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT28_HELP,

(PIP_BSEL_TBL_ENT29),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT29_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT29_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT29_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT29_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT29_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT29_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT29_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT29_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT29_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT29_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT29_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT29_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT29_HELP,

(PIP_BSEL_TBL_ENT30),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT30_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT30_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT30_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT30_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT30_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT30_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT30_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT30_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT30_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT30_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT30_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT30_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT30_HELP,

(PIP_BSEL_TBL_ENT31),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT31_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT31_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT31_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT31_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT31_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT31_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT31_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT31_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT31_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT31_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT31_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT31_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT31_HELP,

(PIP_BSEL_TBL_ENT32),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT32_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT32_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT32_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT32_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT32_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT32_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT32_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT32_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT32_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT32_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT32_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT32_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT32_HELP,

(PIP_BSEL_TBL_ENT33),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT33_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT33_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT33_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT33_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT33_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT33_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT33_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT33_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT33_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT33_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT33_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT33_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT33_HELP,

(PIP_BSEL_TBL_ENT34),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT34_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT34_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT34_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT34_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT34_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT34_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT34_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT34_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT34_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT34_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT34_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT34_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT34_HELP,

(PIP_BSEL_TBL_ENT35),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT35_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT35_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT35_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT35_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT35_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT35_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT35_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT35_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT35_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT35_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT35_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT35_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT35_HELP,

(PIP_BSEL_TBL_ENT36),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT36_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT36_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT36_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT36_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT36_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT36_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT36_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT36_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT36_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT36_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT36_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT36_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT36_HELP,

(PIP_BSEL_TBL_ENT37),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT37_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT37_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT37_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT37_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT37_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT37_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT37_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT37_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT37_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT37_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT37_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT37_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT37_HELP,

(PIP_BSEL_TBL_ENT38),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT38_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT38_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT38_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT38_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT38_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT38_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT38_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT38_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT38_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT38_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT38_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT38_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT38_HELP,

(PIP_BSEL_TBL_ENT39),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT39_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT39_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT39_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT39_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT39_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT39_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT39_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT39_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT39_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT39_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT39_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT39_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT39_HELP,

(PIP_BSEL_TBL_ENT40),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT40_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT40_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT40_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT40_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT40_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT40_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT40_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT40_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT40_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT40_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT40_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT40_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT40_HELP,

(PIP_BSEL_TBL_ENT41),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT41_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT41_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT41_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT41_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT41_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT41_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT41_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT41_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT41_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT41_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT41_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT41_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT41_HELP,

(PIP_BSEL_TBL_ENT42),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT42_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT42_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT42_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT42_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT42_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT42_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT42_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT42_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT42_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT42_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT42_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT42_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT42_HELP,

(PIP_BSEL_TBL_ENT43),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT43_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT43_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT43_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT43_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT43_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT43_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT43_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT43_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT43_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT43_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT43_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT43_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT43_HELP,

(PIP_BSEL_TBL_ENT44),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT44_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT44_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT44_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT44_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT44_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT44_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT44_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT44_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT44_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT44_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT44_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT44_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT44_HELP,

(PIP_BSEL_TBL_ENT45),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT45_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT45_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT45_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT45_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT45_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT45_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT45_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT45_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT45_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT45_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT45_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT45_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT45_HELP,

(PIP_BSEL_TBL_ENT46),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT46_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT46_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT46_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT46_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT46_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT46_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT46_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT46_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT46_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT46_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT46_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT46_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT46_HELP,

(PIP_BSEL_TBL_ENT47),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT47_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT47_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT47_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT47_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT47_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT47_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT47_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT47_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT47_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT47_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT47_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT47_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT47_HELP,

(PIP_BSEL_TBL_ENT48),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT48_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT48_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT48_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT48_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT48_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT48_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT48_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT48_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT48_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT48_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT48_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT48_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT48_HELP,

(PIP_BSEL_TBL_ENT49),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT49_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT49_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT49_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT49_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT49_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT49_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT49_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT49_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT49_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT49_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT49_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT49_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT49_HELP,

(PIP_BSEL_TBL_ENT50),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT50_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT50_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT50_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT50_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT50_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT50_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT50_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT50_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT50_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT50_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT50_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT50_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT50_HELP,

(PIP_BSEL_TBL_ENT51),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT51_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT51_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT51_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT51_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT51_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT51_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT51_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT51_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT51_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT51_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT51_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT51_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT51_HELP,

(PIP_BSEL_TBL_ENT52),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT52_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT52_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT52_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT52_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT52_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT52_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT52_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT52_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT52_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT52_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT52_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT52_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT52_HELP,

(PIP_BSEL_TBL_ENT53),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT53_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT53_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT53_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT53_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT53_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT53_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT53_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT53_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT53_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT53_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT53_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT53_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT53_HELP,

(PIP_BSEL_TBL_ENT54),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT54_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT54_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT54_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT54_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT54_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT54_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT54_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT54_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT54_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT54_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT54_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT54_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT54_HELP,

(PIP_BSEL_TBL_ENT55),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT55_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT55_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT55_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT55_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT55_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT55_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT55_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT55_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT55_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT55_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT55_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT55_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT55_HELP,

(PIP_BSEL_TBL_ENT56),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT56_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT56_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT56_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT56_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT56_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT56_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT56_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT56_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT56_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT56_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT56_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT56_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT56_HELP,

(PIP_BSEL_TBL_ENT57),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT57_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT57_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT57_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT57_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT57_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT57_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT57_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT57_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT57_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT57_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT57_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT57_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT57_HELP,

(PIP_BSEL_TBL_ENT58),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT58_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT58_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT58_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT58_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT58_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT58_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT58_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT58_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT58_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT58_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT58_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT58_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT58_HELP,

(PIP_BSEL_TBL_ENT59),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT59_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT59_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT59_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT59_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT59_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT59_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT59_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT59_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT59_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT59_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT59_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT59_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT59_HELP,

(PIP_BSEL_TBL_ENT60),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT60_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT60_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT60_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT60_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT60_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT60_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT60_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT60_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT60_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT60_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT60_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT60_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT60_HELP,

(PIP_BSEL_TBL_ENT61),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT61_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT61_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT61_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT61_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT61_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT61_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT61_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT61_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT61_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT61_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT61_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT61_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT61_HELP,

(PIP_BSEL_TBL_ENT62),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT62_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT62_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT62_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT62_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT62_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT62_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT62_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT62_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT62_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT62_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT62_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT62_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT62_HELP,

(PIP_BSEL_TBL_ENT63),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT63_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT63_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT63_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT63_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT63_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT63_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT63_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT63_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT63_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT63_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT63_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT63_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT63_HELP,

(PIP_BSEL_TBL_ENT64),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT64_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT64_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT64_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT64_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT64_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT64_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT64_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT64_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT64_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT64_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT64_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT64_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT64_HELP,

(PIP_BSEL_TBL_ENT65),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT65_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT65_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT65_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT65_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT65_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT65_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT65_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT65_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT65_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT65_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT65_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT65_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT65_HELP,

(PIP_BSEL_TBL_ENT66),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT66_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT66_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT66_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT66_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT66_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT66_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT66_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT66_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT66_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT66_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT66_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT66_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT66_HELP,

(PIP_BSEL_TBL_ENT67),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT67_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT67_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT67_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT67_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT67_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT67_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT67_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT67_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT67_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT67_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT67_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT67_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT67_HELP,

(PIP_BSEL_TBL_ENT68),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT68_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT68_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT68_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT68_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT68_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT68_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT68_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT68_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT68_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT68_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT68_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT68_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT68_HELP,

(PIP_BSEL_TBL_ENT69),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT69_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT69_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT69_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT69_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT69_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT69_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT69_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT69_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT69_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT69_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT69_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT69_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT69_HELP,

(PIP_BSEL_TBL_ENT70),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT70_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT70_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT70_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT70_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT70_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT70_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT70_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT70_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT70_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT70_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT70_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT70_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT70_HELP,

(PIP_BSEL_TBL_ENT71),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT71_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT71_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT71_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT71_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT71_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT71_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT71_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT71_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT71_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT71_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT71_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT71_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT71_HELP,

(PIP_BSEL_TBL_ENT72),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT72_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT72_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT72_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT72_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT72_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT72_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT72_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT72_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT72_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT72_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT72_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT72_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT72_HELP,

(PIP_BSEL_TBL_ENT73),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT73_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT73_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT73_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT73_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT73_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT73_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT73_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT73_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT73_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT73_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT73_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT73_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT73_HELP,

(PIP_BSEL_TBL_ENT74),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT74_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT74_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT74_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT74_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT74_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT74_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT74_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT74_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT74_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT74_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT74_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT74_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT74_HELP,

(PIP_BSEL_TBL_ENT75),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT75_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT75_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT75_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT75_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT75_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT75_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT75_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT75_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT75_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT75_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT75_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT75_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT75_HELP,

(PIP_BSEL_TBL_ENT76),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT76_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT76_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT76_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT76_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT76_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT76_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT76_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT76_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT76_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT76_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT76_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT76_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT76_HELP,

(PIP_BSEL_TBL_ENT77),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT77_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT77_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT77_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT77_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT77_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT77_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT77_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT77_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT77_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT77_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT77_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT77_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT77_HELP,

(PIP_BSEL_TBL_ENT78),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT78_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT78_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT78_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT78_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT78_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT78_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT78_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT78_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT78_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT78_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT78_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT78_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT78_HELP,

(PIP_BSEL_TBL_ENT79),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT79_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT79_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT79_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT79_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT79_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT79_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT79_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT79_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT79_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT79_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT79_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT79_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT79_HELP,

(PIP_BSEL_TBL_ENT80),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT80_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT80_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT80_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT80_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT80_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT80_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT80_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT80_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT80_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT80_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT80_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT80_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT80_HELP,

(PIP_BSEL_TBL_ENT81),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT81_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT81_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT81_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT81_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT81_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT81_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT81_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT81_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT81_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT81_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT81_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT81_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT81_HELP,

(PIP_BSEL_TBL_ENT82),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT82_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT82_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT82_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT82_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT82_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT82_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT82_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT82_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT82_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT82_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT82_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT82_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT82_HELP,

(PIP_BSEL_TBL_ENT83),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT83_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT83_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT83_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT83_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT83_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT83_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT83_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT83_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT83_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT83_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT83_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT83_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT83_HELP,

(PIP_BSEL_TBL_ENT84),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT84_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT84_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT84_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT84_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT84_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT84_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT84_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT84_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT84_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT84_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT84_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT84_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT84_HELP,

(PIP_BSEL_TBL_ENT85),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT85_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT85_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT85_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT85_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT85_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT85_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT85_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT85_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT85_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT85_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT85_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT85_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT85_HELP,

(PIP_BSEL_TBL_ENT86),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT86_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT86_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT86_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT86_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT86_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT86_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT86_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT86_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT86_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT86_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT86_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT86_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT86_HELP,

(PIP_BSEL_TBL_ENT87),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT87_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT87_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT87_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT87_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT87_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT87_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT87_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT87_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT87_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT87_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT87_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT87_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT87_HELP,

(PIP_BSEL_TBL_ENT88),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT88_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT88_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT88_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT88_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT88_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT88_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT88_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT88_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT88_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT88_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT88_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT88_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT88_HELP,

(PIP_BSEL_TBL_ENT89),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT89_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT89_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT89_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT89_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT89_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT89_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT89_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT89_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT89_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT89_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT89_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT89_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT89_HELP,

(PIP_BSEL_TBL_ENT90),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT90_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT90_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT90_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT90_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT90_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT90_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT90_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT90_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT90_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT90_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT90_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT90_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT90_HELP,

(PIP_BSEL_TBL_ENT91),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT91_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT91_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT91_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT91_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT91_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT91_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT91_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT91_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT91_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT91_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT91_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT91_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT91_HELP,

(PIP_BSEL_TBL_ENT92),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT92_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT92_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT92_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT92_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT92_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT92_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT92_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT92_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT92_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT92_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT92_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT92_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT92_HELP,

(PIP_BSEL_TBL_ENT93),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT93_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT93_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT93_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT93_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT93_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT93_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT93_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT93_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT93_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT93_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT93_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT93_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT93_HELP,

(PIP_BSEL_TBL_ENT94),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT94_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT94_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT94_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT94_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT94_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT94_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT94_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT94_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT94_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT94_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT94_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT94_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT94_HELP,

(PIP_BSEL_TBL_ENT95),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT95_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT95_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT95_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT95_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT95_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT95_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT95_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT95_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT95_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT95_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT95_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT95_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT95_HELP,

(PIP_BSEL_TBL_ENT96),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT96_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT96_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT96_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT96_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT96_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT96_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT96_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT96_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT96_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT96_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT96_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT96_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT96_HELP,

(PIP_BSEL_TBL_ENT97),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT97_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT97_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT97_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT97_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT97_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT97_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT97_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT97_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT97_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT97_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT97_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT97_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT97_HELP,

(PIP_BSEL_TBL_ENT98),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT98_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT98_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT98_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT98_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT98_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT98_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT98_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT98_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT98_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT98_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT98_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT98_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT98_HELP,

(PIP_BSEL_TBL_ENT99),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT99_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT99_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT99_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT99_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT99_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT99_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT99_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT99_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT99_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT99_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT99_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT99_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT99_HELP,

(PIP_BSEL_TBL_ENT100),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT100_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT100_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT100_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT100_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT100_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT100_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT100_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT100_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT100_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT100_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT100_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT100_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT100_HELP,

(PIP_BSEL_TBL_ENT101),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT101_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT101_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT101_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT101_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT101_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT101_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT101_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT101_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT101_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT101_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT101_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT101_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT101_HELP,

(PIP_BSEL_TBL_ENT102),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT102_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT102_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT102_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT102_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT102_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT102_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT102_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT102_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT102_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT102_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT102_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT102_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT102_HELP,

(PIP_BSEL_TBL_ENT103),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT103_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT103_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT103_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT103_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT103_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT103_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT103_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT103_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT103_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT103_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT103_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT103_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT103_HELP,

(PIP_BSEL_TBL_ENT104),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT104_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT104_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT104_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT104_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT104_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT104_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT104_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT104_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT104_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT104_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT104_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT104_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT104_HELP,

(PIP_BSEL_TBL_ENT105),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT105_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT105_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT105_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT105_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT105_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT105_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT105_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT105_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT105_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT105_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT105_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT105_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT105_HELP,

(PIP_BSEL_TBL_ENT106),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT106_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT106_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT106_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT106_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT106_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT106_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT106_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT106_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT106_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT106_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT106_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT106_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT106_HELP,

(PIP_BSEL_TBL_ENT107),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT107_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT107_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT107_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT107_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT107_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT107_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT107_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT107_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT107_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT107_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT107_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT107_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT107_HELP,

(PIP_BSEL_TBL_ENT108),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT108_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT108_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT108_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT108_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT108_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT108_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT108_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT108_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT108_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT108_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT108_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT108_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT108_HELP,

(PIP_BSEL_TBL_ENT109),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT109_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT109_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT109_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT109_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT109_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT109_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT109_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT109_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT109_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT109_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT109_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT109_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT109_HELP,

(PIP_BSEL_TBL_ENT110),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT110_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT110_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT110_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT110_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT110_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT110_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT110_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT110_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT110_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT110_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT110_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT110_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT110_HELP,

(PIP_BSEL_TBL_ENT111),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT111_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT111_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT111_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT111_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT111_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT111_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT111_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT111_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT111_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT111_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT111_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT111_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT111_HELP,

(PIP_BSEL_TBL_ENT112),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT112_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT112_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT112_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT112_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT112_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT112_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT112_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT112_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT112_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT112_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT112_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT112_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT112_HELP,

(PIP_BSEL_TBL_ENT113),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT113_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT113_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT113_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT113_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT113_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT113_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT113_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT113_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT113_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT113_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT113_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT113_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT113_HELP,

(PIP_BSEL_TBL_ENT114),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT114_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT114_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT114_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT114_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT114_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT114_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT114_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT114_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT114_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT114_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT114_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT114_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT114_HELP,

(PIP_BSEL_TBL_ENT115),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT115_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT115_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT115_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT115_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT115_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT115_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT115_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT115_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT115_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT115_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT115_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT115_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT115_HELP,

(PIP_BSEL_TBL_ENT116),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT116_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT116_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT116_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT116_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT116_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT116_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT116_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT116_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT116_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT116_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT116_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT116_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT116_HELP,

(PIP_BSEL_TBL_ENT117),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT117_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT117_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT117_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT117_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT117_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT117_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT117_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT117_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT117_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT117_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT117_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT117_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT117_HELP,

(PIP_BSEL_TBL_ENT118),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT118_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT118_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT118_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT118_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT118_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT118_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT118_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT118_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT118_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT118_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT118_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT118_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT118_HELP,

(PIP_BSEL_TBL_ENT119),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT119_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT119_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT119_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT119_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT119_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT119_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT119_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT119_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT119_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT119_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT119_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT119_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT119_HELP,

(PIP_BSEL_TBL_ENT120),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT120_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT120_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT120_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT120_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT120_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT120_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT120_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT120_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT120_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT120_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT120_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT120_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT120_HELP,

(PIP_BSEL_TBL_ENT121),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT121_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT121_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT121_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT121_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT121_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT121_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT121_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT121_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT121_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT121_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT121_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT121_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT121_HELP,

(PIP_BSEL_TBL_ENT122),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT122_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT122_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT122_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT122_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT122_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT122_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT122_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT122_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT122_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT122_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT122_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT122_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT122_HELP,

(PIP_BSEL_TBL_ENT123),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT123_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT123_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT123_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT123_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT123_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT123_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT123_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT123_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT123_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT123_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT123_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT123_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT123_HELP,

(PIP_BSEL_TBL_ENT124),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT124_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT124_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT124_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT124_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT124_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT124_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT124_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT124_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT124_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT124_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT124_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT124_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT124_HELP,

(PIP_BSEL_TBL_ENT125),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT125_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT125_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT125_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT125_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT125_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT125_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT125_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT125_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT125_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT125_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT125_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT125_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT125_HELP,

(PIP_BSEL_TBL_ENT126),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT126_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT126_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT126_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT126_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT126_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT126_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT126_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT126_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT126_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT126_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT126_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT126_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT126_HELP,

(PIP_BSEL_TBL_ENT127),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT127_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT127_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT127_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT127_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT127_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT127_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT127_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT127_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT127_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT127_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT127_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT127_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT127_HELP,

(PIP_BSEL_TBL_ENT128),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT128_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT128_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT128_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT128_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT128_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT128_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT128_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT128_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT128_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT128_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT128_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT128_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT128_HELP,

(PIP_BSEL_TBL_ENT129),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT129_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT129_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT129_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT129_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT129_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT129_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT129_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT129_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT129_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT129_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT129_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT129_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT129_HELP,

(PIP_BSEL_TBL_ENT130),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT130_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT130_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT130_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT130_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT130_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT130_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT130_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT130_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT130_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT130_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT130_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT130_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT130_HELP,

(PIP_BSEL_TBL_ENT131),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT131_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT131_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT131_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT131_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT131_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT131_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT131_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT131_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT131_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT131_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT131_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT131_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT131_HELP,

(PIP_BSEL_TBL_ENT132),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT132_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT132_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT132_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT132_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT132_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT132_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT132_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT132_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT132_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT132_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT132_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT132_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT132_HELP,

(PIP_BSEL_TBL_ENT133),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT133_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT133_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT133_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT133_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT133_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT133_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT133_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT133_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT133_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT133_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT133_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT133_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT133_HELP,

(PIP_BSEL_TBL_ENT134),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT134_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT134_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT134_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT134_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT134_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT134_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT134_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT134_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT134_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT134_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT134_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT134_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT134_HELP,

(PIP_BSEL_TBL_ENT135),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT135_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT135_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT135_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT135_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT135_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT135_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT135_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT135_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT135_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT135_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT135_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT135_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT135_HELP,

(PIP_BSEL_TBL_ENT136),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT136_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT136_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT136_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT136_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT136_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT136_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT136_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT136_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT136_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT136_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT136_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT136_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT136_HELP,

(PIP_BSEL_TBL_ENT137),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT137_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT137_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT137_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT137_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT137_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT137_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT137_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT137_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT137_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT137_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT137_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT137_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT137_HELP,

(PIP_BSEL_TBL_ENT138),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT138_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT138_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT138_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT138_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT138_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT138_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT138_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT138_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT138_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT138_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT138_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT138_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT138_HELP,

(PIP_BSEL_TBL_ENT139),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT139_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT139_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT139_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT139_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT139_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT139_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT139_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT139_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT139_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT139_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT139_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT139_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT139_HELP,

(PIP_BSEL_TBL_ENT140),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT140_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT140_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT140_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT140_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT140_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT140_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT140_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT140_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT140_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT140_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT140_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT140_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT140_HELP,

(PIP_BSEL_TBL_ENT141),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT141_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT141_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT141_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT141_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT141_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT141_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT141_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT141_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT141_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT141_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT141_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT141_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT141_HELP,

(PIP_BSEL_TBL_ENT142),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT142_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT142_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT142_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT142_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT142_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT142_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT142_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT142_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT142_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT142_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT142_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT142_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT142_HELP,

(PIP_BSEL_TBL_ENT143),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT143_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT143_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT143_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT143_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT143_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT143_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT143_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT143_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT143_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT143_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT143_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT143_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT143_HELP,

(PIP_BSEL_TBL_ENT144),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT144_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT144_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT144_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT144_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT144_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT144_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT144_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT144_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT144_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT144_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT144_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT144_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT144_HELP,

(PIP_BSEL_TBL_ENT145),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT145_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT145_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT145_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT145_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT145_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT145_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT145_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT145_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT145_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT145_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT145_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT145_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT145_HELP,

(PIP_BSEL_TBL_ENT146),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT146_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT146_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT146_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT146_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT146_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT146_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT146_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT146_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT146_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT146_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT146_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT146_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT146_HELP,

(PIP_BSEL_TBL_ENT147),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT147_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT147_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT147_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT147_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT147_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT147_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT147_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT147_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT147_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT147_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT147_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT147_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT147_HELP,

(PIP_BSEL_TBL_ENT148),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT148_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT148_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT148_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT148_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT148_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT148_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT148_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT148_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT148_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT148_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT148_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT148_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT148_HELP,

(PIP_BSEL_TBL_ENT149),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT149_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT149_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT149_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT149_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT149_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT149_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT149_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT149_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT149_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT149_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT149_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT149_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT149_HELP,

(PIP_BSEL_TBL_ENT150),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT150_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT150_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT150_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT150_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT150_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT150_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT150_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT150_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT150_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT150_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT150_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT150_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT150_HELP,

(PIP_BSEL_TBL_ENT151),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT151_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT151_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT151_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT151_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT151_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT151_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT151_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT151_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT151_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT151_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT151_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT151_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT151_HELP,

(PIP_BSEL_TBL_ENT152),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT152_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT152_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT152_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT152_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT152_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT152_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT152_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT152_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT152_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT152_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT152_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT152_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT152_HELP,

(PIP_BSEL_TBL_ENT153),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT153_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT153_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT153_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT153_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT153_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT153_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT153_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT153_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT153_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT153_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT153_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT153_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT153_HELP,

(PIP_BSEL_TBL_ENT154),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT154_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT154_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT154_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT154_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT154_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT154_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT154_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT154_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT154_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT154_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT154_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT154_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT154_HELP,

(PIP_BSEL_TBL_ENT155),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT155_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT155_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT155_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT155_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT155_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT155_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT155_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT155_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT155_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT155_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT155_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT155_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT155_HELP,

(PIP_BSEL_TBL_ENT156),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT156_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT156_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT156_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT156_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT156_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT156_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT156_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT156_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT156_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT156_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT156_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT156_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT156_HELP,

(PIP_BSEL_TBL_ENT157),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT157_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT157_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT157_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT157_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT157_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT157_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT157_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT157_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT157_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT157_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT157_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT157_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT157_HELP,

(PIP_BSEL_TBL_ENT158),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT158_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT158_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT158_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT158_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT158_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT158_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT158_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT158_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT158_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT158_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT158_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT158_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT158_HELP,

(PIP_BSEL_TBL_ENT159),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT159_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT159_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT159_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT159_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT159_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT159_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT159_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT159_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT159_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT159_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT159_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT159_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT159_HELP,

(PIP_BSEL_TBL_ENT160),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT160_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT160_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT160_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT160_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT160_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT160_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT160_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT160_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT160_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT160_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT160_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT160_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT160_HELP,

(PIP_BSEL_TBL_ENT161),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT161_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT161_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT161_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT161_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT161_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT161_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT161_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT161_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT161_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT161_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT161_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT161_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT161_HELP,

(PIP_BSEL_TBL_ENT162),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT162_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT162_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT162_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT162_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT162_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT162_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT162_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT162_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT162_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT162_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT162_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT162_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT162_HELP,

(PIP_BSEL_TBL_ENT163),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT163_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT163_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT163_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT163_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT163_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT163_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT163_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT163_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT163_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT163_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT163_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT163_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT163_HELP,

(PIP_BSEL_TBL_ENT164),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT164_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT164_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT164_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT164_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT164_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT164_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT164_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT164_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT164_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT164_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT164_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT164_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT164_HELP,

(PIP_BSEL_TBL_ENT165),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT165_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT165_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT165_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT165_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT165_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT165_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT165_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT165_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT165_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT165_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT165_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT165_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT165_HELP,

(PIP_BSEL_TBL_ENT166),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT166_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT166_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT166_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT166_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT166_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT166_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT166_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT166_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT166_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT166_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT166_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT166_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT166_HELP,

(PIP_BSEL_TBL_ENT167),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT167_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT167_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT167_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT167_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT167_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT167_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT167_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT167_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT167_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT167_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT167_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT167_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT167_HELP,

(PIP_BSEL_TBL_ENT168),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT168_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT168_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT168_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT168_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT168_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT168_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT168_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT168_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT168_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT168_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT168_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT168_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT168_HELP,

(PIP_BSEL_TBL_ENT169),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT169_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT169_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT169_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT169_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT169_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT169_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT169_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT169_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT169_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT169_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT169_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT169_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT169_HELP,

(PIP_BSEL_TBL_ENT170),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT170_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT170_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT170_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT170_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT170_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT170_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT170_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT170_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT170_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT170_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT170_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT170_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT170_HELP,

(PIP_BSEL_TBL_ENT171),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT171_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT171_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT171_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT171_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT171_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT171_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT171_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT171_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT171_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT171_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT171_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT171_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT171_HELP,

(PIP_BSEL_TBL_ENT172),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT172_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT172_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT172_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT172_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT172_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT172_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT172_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT172_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT172_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT172_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT172_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT172_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT172_HELP,

(PIP_BSEL_TBL_ENT173),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT173_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT173_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT173_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT173_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT173_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT173_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT173_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT173_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT173_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT173_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT173_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT173_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT173_HELP,

(PIP_BSEL_TBL_ENT174),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT174_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT174_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT174_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT174_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT174_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT174_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT174_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT174_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT174_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT174_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT174_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT174_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT174_HELP,

(PIP_BSEL_TBL_ENT175),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT175_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT175_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT175_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT175_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT175_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT175_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT175_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT175_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT175_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT175_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT175_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT175_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT175_HELP,

(PIP_BSEL_TBL_ENT176),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT176_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT176_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT176_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT176_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT176_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT176_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT176_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT176_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT176_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT176_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT176_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT176_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT176_HELP,

(PIP_BSEL_TBL_ENT177),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT177_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT177_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT177_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT177_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT177_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT177_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT177_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT177_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT177_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT177_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT177_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT177_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT177_HELP,

(PIP_BSEL_TBL_ENT178),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT178_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT178_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT178_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT178_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT178_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT178_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT178_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT178_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT178_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT178_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT178_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT178_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT178_HELP,

(PIP_BSEL_TBL_ENT179),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT179_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT179_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT179_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT179_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT179_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT179_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT179_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT179_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT179_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT179_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT179_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT179_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT179_HELP,

(PIP_BSEL_TBL_ENT180),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT180_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT180_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT180_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT180_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT180_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT180_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT180_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT180_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT180_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT180_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT180_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT180_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT180_HELP,

(PIP_BSEL_TBL_ENT181),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT181_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT181_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT181_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT181_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT181_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT181_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT181_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT181_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT181_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT181_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT181_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT181_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT181_HELP,

(PIP_BSEL_TBL_ENT182),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT182_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT182_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT182_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT182_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT182_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT182_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT182_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT182_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT182_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT182_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT182_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT182_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT182_HELP,

(PIP_BSEL_TBL_ENT183),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT183_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT183_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT183_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT183_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT183_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT183_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT183_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT183_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT183_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT183_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT183_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT183_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT183_HELP,

(PIP_BSEL_TBL_ENT184),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT184_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT184_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT184_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT184_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT184_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT184_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT184_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT184_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT184_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT184_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT184_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT184_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT184_HELP,

(PIP_BSEL_TBL_ENT185),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT185_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT185_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT185_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT185_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT185_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT185_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT185_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT185_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT185_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT185_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT185_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT185_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT185_HELP,

(PIP_BSEL_TBL_ENT186),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT186_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT186_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT186_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT186_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT186_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT186_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT186_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT186_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT186_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT186_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT186_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT186_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT186_HELP,

(PIP_BSEL_TBL_ENT187),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT187_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT187_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT187_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT187_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT187_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT187_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT187_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT187_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT187_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT187_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT187_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT187_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT187_HELP,

(PIP_BSEL_TBL_ENT188),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT188_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT188_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT188_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT188_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT188_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT188_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT188_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT188_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT188_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT188_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT188_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT188_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT188_HELP,

(PIP_BSEL_TBL_ENT189),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT189_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT189_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT189_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT189_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT189_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT189_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT189_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT189_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT189_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT189_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT189_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT189_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT189_HELP,

(PIP_BSEL_TBL_ENT190),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT190_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT190_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT190_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT190_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT190_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT190_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT190_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT190_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT190_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT190_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT190_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT190_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT190_HELP,

(PIP_BSEL_TBL_ENT191),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT191_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT191_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT191_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT191_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT191_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT191_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT191_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT191_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT191_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT191_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT191_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT191_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT191_HELP,

(PIP_BSEL_TBL_ENT192),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT192_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT192_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT192_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT192_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT192_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT192_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT192_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT192_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT192_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT192_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT192_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT192_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT192_HELP,

(PIP_BSEL_TBL_ENT193),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT193_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT193_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT193_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT193_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT193_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT193_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT193_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT193_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT193_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT193_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT193_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT193_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT193_HELP,

(PIP_BSEL_TBL_ENT194),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT194_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT194_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT194_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT194_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT194_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT194_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT194_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT194_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT194_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT194_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT194_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT194_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT194_HELP,

(PIP_BSEL_TBL_ENT195),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT195_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT195_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT195_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT195_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT195_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT195_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT195_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT195_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT195_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT195_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT195_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT195_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT195_HELP,

(PIP_BSEL_TBL_ENT196),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT196_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT196_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT196_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT196_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT196_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT196_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT196_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT196_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT196_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT196_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT196_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT196_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT196_HELP,

(PIP_BSEL_TBL_ENT197),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT197_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT197_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT197_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT197_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT197_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT197_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT197_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT197_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT197_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT197_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT197_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT197_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT197_HELP,

(PIP_BSEL_TBL_ENT198),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT198_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT198_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT198_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT198_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT198_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT198_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT198_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT198_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT198_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT198_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT198_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT198_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT198_HELP,

(PIP_BSEL_TBL_ENT199),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT199_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT199_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT199_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT199_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT199_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT199_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT199_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT199_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT199_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT199_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT199_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT199_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT199_HELP,

(PIP_BSEL_TBL_ENT200),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT200_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT200_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT200_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT200_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT200_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT200_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT200_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT200_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT200_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT200_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT200_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT200_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT200_HELP,

(PIP_BSEL_TBL_ENT201),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT201_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT201_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT201_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT201_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT201_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT201_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT201_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT201_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT201_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT201_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT201_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT201_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT201_HELP,

(PIP_BSEL_TBL_ENT202),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT202_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT202_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT202_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT202_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT202_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT202_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT202_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT202_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT202_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT202_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT202_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT202_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT202_HELP,

(PIP_BSEL_TBL_ENT203),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT203_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT203_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT203_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT203_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT203_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT203_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT203_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT203_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT203_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT203_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT203_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT203_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT203_HELP,

(PIP_BSEL_TBL_ENT204),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT204_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT204_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT204_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT204_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT204_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT204_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT204_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT204_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT204_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT204_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT204_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT204_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT204_HELP,

(PIP_BSEL_TBL_ENT205),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT205_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT205_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT205_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT205_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT205_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT205_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT205_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT205_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT205_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT205_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT205_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT205_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT205_HELP,

(PIP_BSEL_TBL_ENT206),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT206_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT206_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT206_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT206_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT206_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT206_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT206_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT206_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT206_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT206_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT206_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT206_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT206_HELP,

(PIP_BSEL_TBL_ENT207),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT207_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT207_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT207_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT207_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT207_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT207_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT207_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT207_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT207_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT207_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT207_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT207_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT207_HELP,

(PIP_BSEL_TBL_ENT208),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT208_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT208_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT208_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT208_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT208_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT208_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT208_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT208_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT208_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT208_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT208_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT208_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT208_HELP,

(PIP_BSEL_TBL_ENT209),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT209_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT209_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT209_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT209_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT209_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT209_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT209_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT209_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT209_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT209_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT209_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT209_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT209_HELP,

(PIP_BSEL_TBL_ENT210),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT210_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT210_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT210_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT210_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT210_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT210_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT210_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT210_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT210_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT210_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT210_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT210_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT210_HELP,

(PIP_BSEL_TBL_ENT211),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT211_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT211_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT211_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT211_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT211_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT211_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT211_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT211_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT211_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT211_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT211_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT211_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT211_HELP,

(PIP_BSEL_TBL_ENT212),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT212_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT212_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT212_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT212_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT212_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT212_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT212_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT212_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT212_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT212_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT212_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT212_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT212_HELP,

(PIP_BSEL_TBL_ENT213),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT213_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT213_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT213_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT213_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT213_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT213_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT213_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT213_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT213_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT213_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT213_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT213_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT213_HELP,

(PIP_BSEL_TBL_ENT214),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT214_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT214_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT214_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT214_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT214_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT214_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT214_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT214_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT214_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT214_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT214_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT214_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT214_HELP,

(PIP_BSEL_TBL_ENT215),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT215_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT215_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT215_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT215_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT215_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT215_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT215_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT215_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT215_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT215_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT215_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT215_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT215_HELP,

(PIP_BSEL_TBL_ENT216),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT216_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT216_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT216_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT216_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT216_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT216_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT216_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT216_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT216_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT216_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT216_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT216_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT216_HELP,

(PIP_BSEL_TBL_ENT217),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT217_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT217_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT217_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT217_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT217_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT217_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT217_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT217_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT217_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT217_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT217_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT217_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT217_HELP,

(PIP_BSEL_TBL_ENT218),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT218_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT218_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT218_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT218_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT218_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT218_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT218_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT218_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT218_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT218_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT218_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT218_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT218_HELP,

(PIP_BSEL_TBL_ENT219),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT219_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT219_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT219_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT219_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT219_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT219_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT219_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT219_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT219_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT219_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT219_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT219_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT219_HELP,

(PIP_BSEL_TBL_ENT220),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT220_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT220_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT220_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT220_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT220_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT220_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT220_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT220_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT220_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT220_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT220_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT220_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT220_HELP,

(PIP_BSEL_TBL_ENT221),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT221_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT221_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT221_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT221_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT221_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT221_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT221_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT221_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT221_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT221_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT221_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT221_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT221_HELP,

(PIP_BSEL_TBL_ENT222),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT222_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT222_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT222_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT222_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT222_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT222_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT222_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT222_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT222_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT222_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT222_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT222_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT222_HELP,

(PIP_BSEL_TBL_ENT223),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT223_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT223_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT223_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT223_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT223_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT223_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT223_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT223_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT223_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT223_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT223_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT223_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT223_HELP,

(PIP_BSEL_TBL_ENT224),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT224_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT224_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT224_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT224_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT224_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT224_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT224_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT224_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT224_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT224_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT224_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT224_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT224_HELP,

(PIP_BSEL_TBL_ENT225),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT225_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT225_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT225_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT225_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT225_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT225_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT225_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT225_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT225_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT225_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT225_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT225_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT225_HELP,

(PIP_BSEL_TBL_ENT226),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT226_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT226_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT226_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT226_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT226_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT226_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT226_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT226_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT226_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT226_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT226_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT226_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT226_HELP,

(PIP_BSEL_TBL_ENT227),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT227_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT227_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT227_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT227_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT227_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT227_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT227_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT227_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT227_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT227_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT227_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT227_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT227_HELP,

(PIP_BSEL_TBL_ENT228),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT228_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT228_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT228_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT228_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT228_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT228_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT228_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT228_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT228_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT228_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT228_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT228_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT228_HELP,

(PIP_BSEL_TBL_ENT229),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT229_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT229_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT229_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT229_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT229_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT229_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT229_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT229_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT229_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT229_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT229_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT229_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT229_HELP,

(PIP_BSEL_TBL_ENT230),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT230_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT230_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT230_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT230_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT230_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT230_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT230_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT230_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT230_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT230_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT230_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT230_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT230_HELP,

(PIP_BSEL_TBL_ENT231),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT231_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT231_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT231_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT231_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT231_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT231_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT231_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT231_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT231_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT231_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT231_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT231_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT231_HELP,

(PIP_BSEL_TBL_ENT232),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT232_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT232_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT232_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT232_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT232_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT232_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT232_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT232_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT232_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT232_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT232_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT232_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT232_HELP,

(PIP_BSEL_TBL_ENT233),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT233_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT233_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT233_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT233_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT233_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT233_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT233_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT233_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT233_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT233_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT233_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT233_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT233_HELP,

(PIP_BSEL_TBL_ENT234),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT234_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT234_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT234_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT234_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT234_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT234_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT234_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT234_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT234_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT234_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT234_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT234_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT234_HELP,

(PIP_BSEL_TBL_ENT235),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT235_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT235_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT235_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT235_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT235_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT235_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT235_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT235_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT235_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT235_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT235_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT235_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT235_HELP,

(PIP_BSEL_TBL_ENT236),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT236_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT236_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT236_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT236_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT236_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT236_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT236_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT236_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT236_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT236_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT236_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT236_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT236_HELP,

(PIP_BSEL_TBL_ENT237),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT237_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT237_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT237_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT237_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT237_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT237_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT237_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT237_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT237_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT237_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT237_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT237_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT237_HELP,

(PIP_BSEL_TBL_ENT238),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT238_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT238_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT238_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT238_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT238_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT238_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT238_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT238_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT238_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT238_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT238_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT238_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT238_HELP,

(PIP_BSEL_TBL_ENT239),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT239_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT239_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT239_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT239_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT239_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT239_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT239_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT239_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT239_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT239_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT239_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT239_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT239_HELP,

(PIP_BSEL_TBL_ENT240),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT240_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT240_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT240_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT240_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT240_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT240_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT240_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT240_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT240_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT240_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT240_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT240_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT240_HELP,

(PIP_BSEL_TBL_ENT241),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT241_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT241_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT241_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT241_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT241_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT241_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT241_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT241_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT241_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT241_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT241_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT241_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT241_HELP,

(PIP_BSEL_TBL_ENT242),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT242_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT242_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT242_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT242_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT242_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT242_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT242_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT242_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT242_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT242_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT242_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT242_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT242_HELP,

(PIP_BSEL_TBL_ENT243),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT243_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT243_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT243_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT243_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT243_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT243_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT243_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT243_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT243_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT243_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT243_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT243_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT243_HELP,

(PIP_BSEL_TBL_ENT244),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT244_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT244_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT244_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT244_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT244_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT244_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT244_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT244_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT244_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT244_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT244_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT244_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT244_HELP,

(PIP_BSEL_TBL_ENT245),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT245_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT245_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT245_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT245_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT245_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT245_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT245_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT245_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT245_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT245_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT245_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT245_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT245_HELP,

(PIP_BSEL_TBL_ENT246),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT246_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT246_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT246_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT246_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT246_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT246_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT246_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT246_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT246_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT246_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT246_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT246_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT246_HELP,

(PIP_BSEL_TBL_ENT247),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT247_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT247_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT247_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT247_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT247_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT247_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT247_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT247_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT247_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT247_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT247_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT247_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT247_HELP,

(PIP_BSEL_TBL_ENT248),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT248_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT248_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT248_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT248_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT248_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT248_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT248_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT248_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT248_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT248_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT248_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT248_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT248_HELP,

(PIP_BSEL_TBL_ENT249),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT249_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT249_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT249_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT249_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT249_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT249_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT249_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT249_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT249_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT249_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT249_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT249_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT249_HELP,

(PIP_BSEL_TBL_ENT250),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT250_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT250_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT250_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT250_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT250_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT250_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT250_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT250_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT250_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT250_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT250_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT250_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT250_HELP,

(PIP_BSEL_TBL_ENT251),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT251_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT251_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT251_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT251_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT251_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT251_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT251_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT251_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT251_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT251_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT251_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT251_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT251_HELP,

(PIP_BSEL_TBL_ENT252),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT252_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT252_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT252_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT252_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT252_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT252_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT252_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT252_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT252_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT252_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT252_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT252_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT252_HELP,

(PIP_BSEL_TBL_ENT253),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT253_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT253_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT253_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT253_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT253_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT253_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT253_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT253_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT253_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT253_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT253_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT253_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT253_HELP,

(PIP_BSEL_TBL_ENT254),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT254_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT254_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT254_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT254_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT254_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT254_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT254_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT254_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT254_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT254_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT254_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT254_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT254_HELP,

(PIP_BSEL_TBL_ENT255),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT255_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT255_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT255_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT255_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT255_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT255_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT255_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT255_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT255_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT255_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT255_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT255_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT255_HELP,

(PIP_BSEL_TBL_ENT256),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT256_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT256_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT256_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT256_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT256_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT256_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT256_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT256_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT256_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT256_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT256_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT256_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT256_HELP,

(PIP_BSEL_TBL_ENT257),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT257_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT257_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT257_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT257_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT257_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT257_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT257_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT257_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT257_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT257_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT257_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT257_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT257_HELP,

(PIP_BSEL_TBL_ENT258),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT258_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT258_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT258_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT258_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT258_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT258_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT258_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT258_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT258_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT258_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT258_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT258_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT258_HELP,

(PIP_BSEL_TBL_ENT259),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT259_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT259_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT259_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT259_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT259_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT259_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT259_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT259_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT259_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT259_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT259_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT259_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT259_HELP,

(PIP_BSEL_TBL_ENT260),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT260_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT260_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT260_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT260_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT260_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT260_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT260_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT260_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT260_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT260_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT260_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT260_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT260_HELP,

(PIP_BSEL_TBL_ENT261),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT261_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT261_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT261_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT261_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT261_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT261_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT261_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT261_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT261_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT261_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT261_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT261_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT261_HELP,

(PIP_BSEL_TBL_ENT262),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT262_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT262_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT262_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT262_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT262_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT262_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT262_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT262_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT262_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT262_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT262_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT262_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT262_HELP,

(PIP_BSEL_TBL_ENT263),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT263_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT263_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT263_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT263_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT263_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT263_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT263_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT263_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT263_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT263_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT263_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT263_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT263_HELP,

(PIP_BSEL_TBL_ENT264),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT264_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT264_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT264_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT264_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT264_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT264_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT264_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT264_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT264_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT264_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT264_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT264_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT264_HELP,

(PIP_BSEL_TBL_ENT265),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT265_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT265_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT265_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT265_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT265_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT265_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT265_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT265_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT265_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT265_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT265_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT265_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT265_HELP,

(PIP_BSEL_TBL_ENT266),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT266_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT266_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT266_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT266_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT266_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT266_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT266_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT266_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT266_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT266_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT266_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT266_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT266_HELP,

(PIP_BSEL_TBL_ENT267),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT267_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT267_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT267_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT267_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT267_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT267_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT267_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT267_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT267_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT267_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT267_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT267_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT267_HELP,

(PIP_BSEL_TBL_ENT268),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT268_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT268_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT268_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT268_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT268_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT268_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT268_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT268_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT268_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT268_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT268_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT268_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT268_HELP,

(PIP_BSEL_TBL_ENT269),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT269_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT269_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT269_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT269_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT269_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT269_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT269_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT269_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT269_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT269_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT269_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT269_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT269_HELP,

(PIP_BSEL_TBL_ENT270),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT270_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT270_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT270_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT270_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT270_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT270_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT270_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT270_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT270_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT270_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT270_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT270_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT270_HELP,

(PIP_BSEL_TBL_ENT271),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT271_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT271_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT271_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT271_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT271_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT271_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT271_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT271_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT271_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT271_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT271_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT271_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT271_HELP,

(PIP_BSEL_TBL_ENT272),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT272_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT272_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT272_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT272_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT272_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT272_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT272_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT272_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT272_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT272_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT272_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT272_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT272_HELP,

(PIP_BSEL_TBL_ENT273),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT273_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT273_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT273_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT273_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT273_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT273_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT273_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT273_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT273_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT273_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT273_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT273_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT273_HELP,

(PIP_BSEL_TBL_ENT274),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT274_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT274_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT274_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT274_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT274_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT274_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT274_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT274_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT274_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT274_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT274_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT274_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT274_HELP,

(PIP_BSEL_TBL_ENT275),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT275_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT275_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT275_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT275_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT275_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT275_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT275_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT275_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT275_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT275_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT275_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT275_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT275_HELP,

(PIP_BSEL_TBL_ENT276),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT276_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT276_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT276_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT276_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT276_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT276_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT276_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT276_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT276_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT276_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT276_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT276_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT276_HELP,

(PIP_BSEL_TBL_ENT277),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT277_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT277_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT277_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT277_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT277_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT277_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT277_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT277_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT277_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT277_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT277_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT277_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT277_HELP,

(PIP_BSEL_TBL_ENT278),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT278_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT278_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT278_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT278_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT278_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT278_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT278_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT278_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT278_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT278_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT278_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT278_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT278_HELP,

(PIP_BSEL_TBL_ENT279),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT279_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT279_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT279_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT279_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT279_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT279_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT279_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT279_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT279_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT279_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT279_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT279_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT279_HELP,

(PIP_BSEL_TBL_ENT280),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT280_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT280_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT280_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT280_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT280_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT280_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT280_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT280_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT280_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT280_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT280_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT280_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT280_HELP,

(PIP_BSEL_TBL_ENT281),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT281_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT281_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT281_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT281_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT281_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT281_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT281_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT281_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT281_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT281_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT281_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT281_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT281_HELP,

(PIP_BSEL_TBL_ENT282),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT282_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT282_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT282_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT282_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT282_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT282_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT282_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT282_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT282_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT282_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT282_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT282_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT282_HELP,

(PIP_BSEL_TBL_ENT283),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT283_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT283_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT283_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT283_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT283_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT283_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT283_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT283_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT283_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT283_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT283_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT283_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT283_HELP,

(PIP_BSEL_TBL_ENT284),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT284_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT284_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT284_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT284_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT284_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT284_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT284_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT284_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT284_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT284_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT284_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT284_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT284_HELP,

(PIP_BSEL_TBL_ENT285),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT285_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT285_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT285_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT285_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT285_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT285_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT285_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT285_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT285_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT285_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT285_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT285_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT285_HELP,

(PIP_BSEL_TBL_ENT286),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT286_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT286_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT286_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT286_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT286_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT286_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT286_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT286_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT286_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT286_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT286_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT286_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT286_HELP,

(PIP_BSEL_TBL_ENT287),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT287_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT287_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT287_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT287_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT287_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT287_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT287_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT287_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT287_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT287_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT287_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT287_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT287_HELP,

(PIP_BSEL_TBL_ENT288),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT288_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT288_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT288_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT288_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT288_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT288_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT288_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT288_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT288_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT288_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT288_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT288_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT288_HELP,

(PIP_BSEL_TBL_ENT289),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT289_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT289_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT289_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT289_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT289_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT289_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT289_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT289_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT289_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT289_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT289_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT289_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT289_HELP,

(PIP_BSEL_TBL_ENT290),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT290_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT290_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT290_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT290_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT290_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT290_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT290_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT290_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT290_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT290_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT290_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT290_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT290_HELP,

(PIP_BSEL_TBL_ENT291),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT291_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT291_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT291_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT291_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT291_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT291_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT291_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT291_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT291_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT291_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT291_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT291_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT291_HELP,

(PIP_BSEL_TBL_ENT292),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT292_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT292_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT292_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT292_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT292_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT292_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT292_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT292_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT292_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT292_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT292_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT292_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT292_HELP,

(PIP_BSEL_TBL_ENT293),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT293_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT293_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT293_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT293_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT293_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT293_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT293_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT293_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT293_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT293_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT293_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT293_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT293_HELP,

(PIP_BSEL_TBL_ENT294),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT294_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT294_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT294_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT294_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT294_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT294_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT294_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT294_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT294_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT294_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT294_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT294_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT294_HELP,

(PIP_BSEL_TBL_ENT295),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT295_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT295_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT295_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT295_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT295_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT295_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT295_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT295_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT295_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT295_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT295_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT295_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT295_HELP,

(PIP_BSEL_TBL_ENT296),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT296_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT296_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT296_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT296_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT296_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT296_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT296_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT296_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT296_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT296_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT296_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT296_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT296_HELP,

(PIP_BSEL_TBL_ENT297),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT297_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT297_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT297_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT297_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT297_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT297_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT297_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT297_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT297_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT297_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT297_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT297_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT297_HELP,

(PIP_BSEL_TBL_ENT298),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT298_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT298_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT298_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT298_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT298_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT298_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT298_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT298_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT298_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT298_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT298_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT298_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT298_HELP,

(PIP_BSEL_TBL_ENT299),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT299_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT299_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT299_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT299_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT299_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT299_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT299_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT299_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT299_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT299_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT299_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT299_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT299_HELP,

(PIP_BSEL_TBL_ENT300),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT300_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT300_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT300_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT300_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT300_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT300_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT300_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT300_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT300_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT300_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT300_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT300_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT300_HELP,

(PIP_BSEL_TBL_ENT301),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT301_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT301_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT301_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT301_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT301_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT301_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT301_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT301_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT301_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT301_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT301_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT301_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT301_HELP,

(PIP_BSEL_TBL_ENT302),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT302_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT302_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT302_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT302_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT302_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT302_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT302_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT302_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT302_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT302_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT302_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT302_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT302_HELP,

(PIP_BSEL_TBL_ENT303),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT303_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT303_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT303_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT303_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT303_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT303_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT303_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT303_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT303_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT303_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT303_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT303_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT303_HELP,

(PIP_BSEL_TBL_ENT304),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT304_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT304_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT304_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT304_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT304_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT304_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT304_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT304_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT304_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT304_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT304_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT304_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT304_HELP,

(PIP_BSEL_TBL_ENT305),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT305_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT305_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT305_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT305_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT305_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT305_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT305_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT305_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT305_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT305_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT305_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT305_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT305_HELP,

(PIP_BSEL_TBL_ENT306),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT306_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT306_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT306_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT306_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT306_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT306_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT306_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT306_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT306_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT306_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT306_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT306_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT306_HELP,

(PIP_BSEL_TBL_ENT307),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT307_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT307_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT307_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT307_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT307_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT307_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT307_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT307_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT307_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT307_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT307_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT307_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT307_HELP,

(PIP_BSEL_TBL_ENT308),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT308_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT308_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT308_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT308_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT308_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT308_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT308_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT308_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT308_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT308_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT308_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT308_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT308_HELP,

(PIP_BSEL_TBL_ENT309),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT309_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT309_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT309_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT309_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT309_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT309_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT309_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT309_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT309_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT309_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT309_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT309_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT309_HELP,

(PIP_BSEL_TBL_ENT310),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT310_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT310_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT310_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT310_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT310_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT310_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT310_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT310_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT310_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT310_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT310_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT310_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT310_HELP,

(PIP_BSEL_TBL_ENT311),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT311_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT311_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT311_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT311_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT311_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT311_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT311_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT311_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT311_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT311_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT311_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT311_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT311_HELP,

(PIP_BSEL_TBL_ENT312),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT312_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT312_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT312_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT312_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT312_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT312_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT312_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT312_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT312_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT312_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT312_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT312_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT312_HELP,

(PIP_BSEL_TBL_ENT313),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT313_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT313_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT313_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT313_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT313_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT313_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT313_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT313_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT313_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT313_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT313_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT313_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT313_HELP,

(PIP_BSEL_TBL_ENT314),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT314_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT314_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT314_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT314_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT314_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT314_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT314_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT314_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT314_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT314_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT314_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT314_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT314_HELP,

(PIP_BSEL_TBL_ENT315),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT315_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT315_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT315_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT315_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT315_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT315_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT315_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT315_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT315_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT315_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT315_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT315_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT315_HELP,

(PIP_BSEL_TBL_ENT316),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT316_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT316_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT316_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT316_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT316_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT316_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT316_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT316_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT316_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT316_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT316_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT316_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT316_HELP,

(PIP_BSEL_TBL_ENT317),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT317_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT317_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT317_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT317_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT317_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT317_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT317_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT317_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT317_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT317_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT317_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT317_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT317_HELP,

(PIP_BSEL_TBL_ENT318),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT318_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT318_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT318_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT318_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT318_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT318_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT318_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT318_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT318_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT318_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT318_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT318_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT318_HELP,

(PIP_BSEL_TBL_ENT319),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT319_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT319_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT319_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT319_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT319_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT319_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT319_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT319_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT319_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT319_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT319_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT319_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT319_HELP,

(PIP_BSEL_TBL_ENT320),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT320_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT320_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT320_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT320_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT320_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT320_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT320_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT320_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT320_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT320_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT320_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT320_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT320_HELP,

(PIP_BSEL_TBL_ENT321),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT321_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT321_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT321_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT321_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT321_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT321_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT321_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT321_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT321_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT321_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT321_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT321_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT321_HELP,

(PIP_BSEL_TBL_ENT322),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT322_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT322_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT322_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT322_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT322_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT322_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT322_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT322_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT322_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT322_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT322_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT322_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT322_HELP,

(PIP_BSEL_TBL_ENT323),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT323_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT323_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT323_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT323_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT323_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT323_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT323_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT323_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT323_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT323_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT323_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT323_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT323_HELP,

(PIP_BSEL_TBL_ENT324),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT324_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT324_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT324_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT324_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT324_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT324_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT324_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT324_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT324_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT324_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT324_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT324_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT324_HELP,

(PIP_BSEL_TBL_ENT325),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT325_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT325_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT325_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT325_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT325_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT325_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT325_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT325_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT325_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT325_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT325_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT325_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT325_HELP,

(PIP_BSEL_TBL_ENT326),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT326_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT326_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT326_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT326_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT326_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT326_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT326_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT326_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT326_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT326_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT326_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT326_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT326_HELP,

(PIP_BSEL_TBL_ENT327),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT327_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT327_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT327_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT327_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT327_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT327_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT327_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT327_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT327_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT327_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT327_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT327_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT327_HELP,

(PIP_BSEL_TBL_ENT328),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT328_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT328_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT328_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT328_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT328_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT328_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT328_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT328_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT328_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT328_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT328_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT328_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT328_HELP,

(PIP_BSEL_TBL_ENT329),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT329_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT329_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT329_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT329_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT329_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT329_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT329_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT329_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT329_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT329_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT329_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT329_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT329_HELP,

(PIP_BSEL_TBL_ENT330),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT330_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT330_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT330_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT330_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT330_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT330_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT330_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT330_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT330_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT330_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT330_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT330_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT330_HELP,

(PIP_BSEL_TBL_ENT331),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT331_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT331_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT331_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT331_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT331_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT331_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT331_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT331_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT331_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT331_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT331_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT331_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT331_HELP,

(PIP_BSEL_TBL_ENT332),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT332_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT332_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT332_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT332_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT332_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT332_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT332_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT332_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT332_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT332_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT332_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT332_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT332_HELP,

(PIP_BSEL_TBL_ENT333),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT333_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT333_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT333_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT333_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT333_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT333_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT333_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT333_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT333_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT333_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT333_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT333_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT333_HELP,

(PIP_BSEL_TBL_ENT334),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT334_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT334_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT334_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT334_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT334_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT334_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT334_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT334_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT334_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT334_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT334_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT334_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT334_HELP,

(PIP_BSEL_TBL_ENT335),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT335_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT335_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT335_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT335_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT335_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT335_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT335_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT335_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT335_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT335_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT335_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT335_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT335_HELP,

(PIP_BSEL_TBL_ENT336),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT336_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT336_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT336_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT336_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT336_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT336_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT336_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT336_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT336_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT336_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT336_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT336_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT336_HELP,

(PIP_BSEL_TBL_ENT337),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT337_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT337_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT337_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT337_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT337_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT337_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT337_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT337_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT337_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT337_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT337_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT337_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT337_HELP,

(PIP_BSEL_TBL_ENT338),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT338_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT338_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT338_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT338_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT338_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT338_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT338_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT338_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT338_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT338_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT338_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT338_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT338_HELP,

(PIP_BSEL_TBL_ENT339),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT339_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT339_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT339_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT339_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT339_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT339_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT339_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT339_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT339_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT339_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT339_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT339_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT339_HELP,

(PIP_BSEL_TBL_ENT340),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT340_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT340_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT340_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT340_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT340_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT340_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT340_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT340_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT340_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT340_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT340_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT340_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT340_HELP,

(PIP_BSEL_TBL_ENT341),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT341_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT341_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT341_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT341_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT341_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT341_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT341_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT341_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT341_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT341_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT341_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT341_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT341_HELP,

(PIP_BSEL_TBL_ENT342),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT342_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT342_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT342_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT342_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT342_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT342_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT342_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT342_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT342_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT342_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT342_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT342_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT342_HELP,

(PIP_BSEL_TBL_ENT343),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT343_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT343_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT343_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT343_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT343_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT343_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT343_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT343_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT343_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT343_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT343_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT343_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT343_HELP,

(PIP_BSEL_TBL_ENT344),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT344_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT344_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT344_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT344_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT344_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT344_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT344_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT344_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT344_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT344_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT344_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT344_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT344_HELP,

(PIP_BSEL_TBL_ENT345),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT345_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT345_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT345_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT345_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT345_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT345_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT345_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT345_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT345_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT345_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT345_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT345_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT345_HELP,

(PIP_BSEL_TBL_ENT346),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT346_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT346_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT346_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT346_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT346_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT346_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT346_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT346_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT346_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT346_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT346_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT346_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT346_HELP,

(PIP_BSEL_TBL_ENT347),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT347_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT347_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT347_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT347_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT347_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT347_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT347_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT347_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT347_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT347_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT347_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT347_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT347_HELP,

(PIP_BSEL_TBL_ENT348),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT348_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT348_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT348_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT348_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT348_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT348_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT348_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT348_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT348_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT348_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT348_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT348_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT348_HELP,

(PIP_BSEL_TBL_ENT349),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT349_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT349_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT349_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT349_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT349_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT349_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT349_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT349_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT349_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT349_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT349_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT349_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT349_HELP,

(PIP_BSEL_TBL_ENT350),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT350_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT350_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT350_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT350_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT350_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT350_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT350_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT350_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT350_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT350_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT350_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT350_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT350_HELP,

(PIP_BSEL_TBL_ENT351),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT351_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT351_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT351_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT351_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT351_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT351_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT351_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT351_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT351_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT351_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT351_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT351_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT351_HELP,

(PIP_BSEL_TBL_ENT352),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT352_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT352_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT352_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT352_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT352_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT352_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT352_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT352_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT352_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT352_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT352_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT352_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT352_HELP,

(PIP_BSEL_TBL_ENT353),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT353_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT353_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT353_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT353_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT353_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT353_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT353_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT353_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT353_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT353_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT353_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT353_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT353_HELP,

(PIP_BSEL_TBL_ENT354),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT354_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT354_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT354_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT354_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT354_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT354_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT354_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT354_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT354_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT354_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT354_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT354_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT354_HELP,

(PIP_BSEL_TBL_ENT355),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT355_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT355_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT355_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT355_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT355_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT355_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT355_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT355_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT355_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT355_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT355_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT355_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT355_HELP,

(PIP_BSEL_TBL_ENT356),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT356_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT356_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT356_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT356_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT356_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT356_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT356_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT356_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT356_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT356_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT356_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT356_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT356_HELP,

(PIP_BSEL_TBL_ENT357),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT357_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT357_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT357_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT357_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT357_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT357_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT357_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT357_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT357_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT357_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT357_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT357_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT357_HELP,

(PIP_BSEL_TBL_ENT358),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT358_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT358_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT358_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT358_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT358_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT358_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT358_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT358_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT358_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT358_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT358_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT358_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT358_HELP,

(PIP_BSEL_TBL_ENT359),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT359_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT359_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT359_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT359_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT359_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT359_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT359_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT359_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT359_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT359_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT359_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT359_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT359_HELP,

(PIP_BSEL_TBL_ENT360),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT360_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT360_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT360_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT360_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT360_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT360_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT360_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT360_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT360_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT360_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT360_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT360_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT360_HELP,

(PIP_BSEL_TBL_ENT361),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT361_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT361_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT361_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT361_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT361_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT361_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT361_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT361_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT361_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT361_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT361_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT361_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT361_HELP,

(PIP_BSEL_TBL_ENT362),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT362_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT362_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT362_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT362_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT362_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT362_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT362_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT362_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT362_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT362_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT362_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT362_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT362_HELP,

(PIP_BSEL_TBL_ENT363),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT363_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT363_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT363_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT363_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT363_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT363_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT363_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT363_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT363_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT363_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT363_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT363_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT363_HELP,

(PIP_BSEL_TBL_ENT364),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT364_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT364_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT364_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT364_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT364_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT364_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT364_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT364_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT364_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT364_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT364_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT364_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT364_HELP,

(PIP_BSEL_TBL_ENT365),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT365_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT365_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT365_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT365_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT365_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT365_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT365_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT365_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT365_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT365_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT365_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT365_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT365_HELP,

(PIP_BSEL_TBL_ENT366),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT366_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT366_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT366_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT366_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT366_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT366_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT366_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT366_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT366_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT366_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT366_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT366_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT366_HELP,

(PIP_BSEL_TBL_ENT367),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT367_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT367_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT367_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT367_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT367_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT367_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT367_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT367_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT367_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT367_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT367_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT367_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT367_HELP,

(PIP_BSEL_TBL_ENT368),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT368_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT368_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT368_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT368_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT368_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT368_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT368_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT368_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT368_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT368_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT368_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT368_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT368_HELP,

(PIP_BSEL_TBL_ENT369),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT369_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT369_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT369_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT369_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT369_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT369_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT369_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT369_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT369_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT369_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT369_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT369_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT369_HELP,

(PIP_BSEL_TBL_ENT370),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT370_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT370_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT370_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT370_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT370_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT370_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT370_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT370_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT370_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT370_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT370_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT370_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT370_HELP,

(PIP_BSEL_TBL_ENT371),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT371_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT371_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT371_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT371_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT371_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT371_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT371_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT371_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT371_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT371_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT371_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT371_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT371_HELP,

(PIP_BSEL_TBL_ENT372),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT372_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT372_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT372_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT372_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT372_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT372_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT372_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT372_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT372_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT372_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT372_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT372_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT372_HELP,

(PIP_BSEL_TBL_ENT373),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT373_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT373_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT373_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT373_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT373_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT373_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT373_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT373_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT373_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT373_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT373_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT373_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT373_HELP,

(PIP_BSEL_TBL_ENT374),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT374_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT374_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT374_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT374_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT374_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT374_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT374_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT374_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT374_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT374_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT374_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT374_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT374_HELP,

(PIP_BSEL_TBL_ENT375),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT375_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT375_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT375_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT375_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT375_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT375_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT375_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT375_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT375_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT375_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT375_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT375_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT375_HELP,

(PIP_BSEL_TBL_ENT376),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT376_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT376_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT376_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT376_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT376_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT376_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT376_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT376_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT376_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT376_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT376_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT376_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT376_HELP,

(PIP_BSEL_TBL_ENT377),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT377_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT377_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT377_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT377_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT377_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT377_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT377_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT377_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT377_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT377_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT377_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT377_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT377_HELP,

(PIP_BSEL_TBL_ENT378),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT378_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT378_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT378_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT378_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT378_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT378_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT378_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT378_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT378_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT378_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT378_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT378_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT378_HELP,

(PIP_BSEL_TBL_ENT379),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT379_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT379_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT379_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT379_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT379_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT379_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT379_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT379_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT379_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT379_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT379_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT379_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT379_HELP,

(PIP_BSEL_TBL_ENT380),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT380_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT380_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT380_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT380_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT380_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT380_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT380_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT380_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT380_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT380_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT380_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT380_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT380_HELP,

(PIP_BSEL_TBL_ENT381),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT381_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT381_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT381_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT381_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT381_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT381_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT381_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT381_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT381_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT381_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT381_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT381_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT381_HELP,

(PIP_BSEL_TBL_ENT382),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT382_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT382_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT382_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT382_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT382_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT382_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT382_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT382_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT382_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT382_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT382_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT382_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT382_HELP,

(PIP_BSEL_TBL_ENT383),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT383_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT383_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT383_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT383_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT383_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT383_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT383_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT383_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT383_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT383_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT383_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT383_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT383_HELP,

(PIP_BSEL_TBL_ENT384),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT384_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT384_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT384_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT384_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT384_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT384_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT384_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT384_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT384_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT384_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT384_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT384_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT384_HELP,

(PIP_BSEL_TBL_ENT385),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT385_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT385_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT385_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT385_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT385_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT385_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT385_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT385_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT385_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT385_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT385_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT385_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT385_HELP,

(PIP_BSEL_TBL_ENT386),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT386_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT386_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT386_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT386_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT386_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT386_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT386_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT386_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT386_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT386_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT386_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT386_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT386_HELP,

(PIP_BSEL_TBL_ENT387),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT387_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT387_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT387_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT387_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT387_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT387_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT387_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT387_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT387_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT387_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT387_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT387_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT387_HELP,

(PIP_BSEL_TBL_ENT388),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT388_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT388_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT388_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT388_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT388_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT388_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT388_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT388_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT388_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT388_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT388_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT388_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT388_HELP,

(PIP_BSEL_TBL_ENT389),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT389_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT389_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT389_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT389_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT389_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT389_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT389_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT389_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT389_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT389_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT389_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT389_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT389_HELP,

(PIP_BSEL_TBL_ENT390),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT390_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT390_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT390_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT390_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT390_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT390_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT390_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT390_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT390_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT390_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT390_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT390_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT390_HELP,

(PIP_BSEL_TBL_ENT391),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT391_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT391_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT391_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT391_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT391_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT391_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT391_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT391_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT391_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT391_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT391_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT391_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT391_HELP,

(PIP_BSEL_TBL_ENT392),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT392_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT392_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT392_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT392_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT392_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT392_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT392_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT392_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT392_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT392_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT392_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT392_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT392_HELP,

(PIP_BSEL_TBL_ENT393),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT393_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT393_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT393_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT393_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT393_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT393_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT393_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT393_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT393_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT393_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT393_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT393_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT393_HELP,

(PIP_BSEL_TBL_ENT394),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT394_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT394_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT394_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT394_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT394_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT394_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT394_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT394_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT394_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT394_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT394_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT394_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT394_HELP,

(PIP_BSEL_TBL_ENT395),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT395_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT395_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT395_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT395_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT395_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT395_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT395_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT395_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT395_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT395_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT395_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT395_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT395_HELP,

(PIP_BSEL_TBL_ENT396),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT396_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT396_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT396_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT396_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT396_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT396_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT396_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT396_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT396_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT396_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT396_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT396_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT396_HELP,

(PIP_BSEL_TBL_ENT397),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT397_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT397_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT397_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT397_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT397_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT397_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT397_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT397_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT397_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT397_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT397_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT397_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT397_HELP,

(PIP_BSEL_TBL_ENT398),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT398_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT398_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT398_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT398_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT398_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT398_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT398_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT398_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT398_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT398_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT398_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT398_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT398_HELP,

(PIP_BSEL_TBL_ENT399),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT399_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT399_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT399_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT399_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT399_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT399_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT399_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT399_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT399_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT399_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT399_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT399_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT399_HELP,

(PIP_BSEL_TBL_ENT400),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT400_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT400_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT400_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT400_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT400_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT400_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT400_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT400_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT400_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT400_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT400_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT400_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT400_HELP,

(PIP_BSEL_TBL_ENT401),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT401_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT401_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT401_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT401_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT401_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT401_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT401_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT401_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT401_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT401_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT401_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT401_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT401_HELP,

(PIP_BSEL_TBL_ENT402),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT402_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT402_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT402_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT402_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT402_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT402_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT402_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT402_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT402_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT402_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT402_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT402_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT402_HELP,

(PIP_BSEL_TBL_ENT403),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT403_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT403_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT403_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT403_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT403_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT403_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT403_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT403_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT403_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT403_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT403_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT403_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT403_HELP,

(PIP_BSEL_TBL_ENT404),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT404_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT404_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT404_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT404_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT404_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT404_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT404_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT404_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT404_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT404_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT404_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT404_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT404_HELP,

(PIP_BSEL_TBL_ENT405),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT405_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT405_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT405_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT405_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT405_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT405_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT405_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT405_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT405_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT405_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT405_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT405_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT405_HELP,

(PIP_BSEL_TBL_ENT406),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT406_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT406_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT406_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT406_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT406_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT406_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT406_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT406_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT406_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT406_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT406_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT406_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT406_HELP,

(PIP_BSEL_TBL_ENT407),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT407_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT407_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT407_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT407_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT407_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT407_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT407_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT407_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT407_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT407_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT407_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT407_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT407_HELP,

(PIP_BSEL_TBL_ENT408),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT408_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT408_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT408_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT408_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT408_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT408_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT408_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT408_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT408_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT408_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT408_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT408_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT408_HELP,

(PIP_BSEL_TBL_ENT409),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT409_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT409_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT409_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT409_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT409_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT409_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT409_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT409_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT409_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT409_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT409_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT409_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT409_HELP,

(PIP_BSEL_TBL_ENT410),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT410_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT410_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT410_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT410_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT410_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT410_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT410_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT410_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT410_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT410_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT410_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT410_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT410_HELP,

(PIP_BSEL_TBL_ENT411),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT411_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT411_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT411_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT411_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT411_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT411_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT411_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT411_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT411_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT411_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT411_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT411_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT411_HELP,

(PIP_BSEL_TBL_ENT412),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT412_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT412_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT412_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT412_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT412_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT412_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT412_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT412_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT412_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT412_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT412_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT412_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT412_HELP,

(PIP_BSEL_TBL_ENT413),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT413_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT413_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT413_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT413_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT413_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT413_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT413_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT413_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT413_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT413_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT413_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT413_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT413_HELP,

(PIP_BSEL_TBL_ENT414),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT414_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT414_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT414_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT414_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT414_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT414_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT414_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT414_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT414_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT414_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT414_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT414_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT414_HELP,

(PIP_BSEL_TBL_ENT415),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT415_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT415_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT415_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT415_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT415_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT415_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT415_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT415_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT415_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT415_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT415_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT415_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT415_HELP,

(PIP_BSEL_TBL_ENT416),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT416_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT416_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT416_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT416_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT416_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT416_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT416_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT416_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT416_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT416_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT416_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT416_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT416_HELP,

(PIP_BSEL_TBL_ENT417),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT417_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT417_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT417_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT417_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT417_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT417_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT417_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT417_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT417_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT417_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT417_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT417_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT417_HELP,

(PIP_BSEL_TBL_ENT418),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT418_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT418_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT418_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT418_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT418_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT418_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT418_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT418_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT418_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT418_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT418_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT418_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT418_HELP,

(PIP_BSEL_TBL_ENT419),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT419_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT419_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT419_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT419_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT419_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT419_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT419_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT419_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT419_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT419_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT419_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT419_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT419_HELP,

(PIP_BSEL_TBL_ENT420),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT420_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT420_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT420_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT420_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT420_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT420_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT420_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT420_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT420_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT420_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT420_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT420_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT420_HELP,

(PIP_BSEL_TBL_ENT421),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT421_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT421_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT421_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT421_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT421_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT421_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT421_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT421_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT421_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT421_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT421_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT421_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT421_HELP,

(PIP_BSEL_TBL_ENT422),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT422_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT422_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT422_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT422_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT422_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT422_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT422_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT422_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT422_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT422_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT422_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT422_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT422_HELP,

(PIP_BSEL_TBL_ENT423),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT423_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT423_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT423_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT423_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT423_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT423_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT423_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT423_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT423_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT423_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT423_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT423_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT423_HELP,

(PIP_BSEL_TBL_ENT424),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT424_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT424_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT424_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT424_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT424_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT424_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT424_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT424_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT424_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT424_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT424_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT424_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT424_HELP,

(PIP_BSEL_TBL_ENT425),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT425_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT425_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT425_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT425_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT425_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT425_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT425_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT425_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT425_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT425_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT425_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT425_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT425_HELP,

(PIP_BSEL_TBL_ENT426),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT426_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT426_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT426_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT426_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT426_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT426_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT426_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT426_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT426_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT426_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT426_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT426_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT426_HELP,

(PIP_BSEL_TBL_ENT427),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT427_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT427_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT427_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT427_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT427_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT427_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT427_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT427_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT427_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT427_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT427_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT427_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT427_HELP,

(PIP_BSEL_TBL_ENT428),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT428_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT428_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT428_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT428_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT428_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT428_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT428_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT428_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT428_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT428_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT428_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT428_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT428_HELP,

(PIP_BSEL_TBL_ENT429),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT429_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT429_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT429_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT429_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT429_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT429_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT429_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT429_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT429_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT429_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT429_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT429_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT429_HELP,

(PIP_BSEL_TBL_ENT430),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT430_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT430_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT430_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT430_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT430_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT430_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT430_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT430_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT430_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT430_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT430_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT430_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT430_HELP,

(PIP_BSEL_TBL_ENT431),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT431_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT431_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT431_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT431_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT431_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT431_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT431_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT431_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT431_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT431_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT431_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT431_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT431_HELP,

(PIP_BSEL_TBL_ENT432),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT432_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT432_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT432_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT432_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT432_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT432_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT432_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT432_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT432_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT432_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT432_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT432_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT432_HELP,

(PIP_BSEL_TBL_ENT433),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT433_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT433_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT433_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT433_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT433_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT433_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT433_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT433_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT433_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT433_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT433_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT433_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT433_HELP,

(PIP_BSEL_TBL_ENT434),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT434_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT434_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT434_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT434_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT434_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT434_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT434_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT434_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT434_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT434_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT434_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT434_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT434_HELP,

(PIP_BSEL_TBL_ENT435),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT435_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT435_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT435_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT435_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT435_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT435_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT435_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT435_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT435_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT435_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT435_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT435_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT435_HELP,

(PIP_BSEL_TBL_ENT436),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT436_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT436_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT436_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT436_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT436_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT436_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT436_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT436_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT436_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT436_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT436_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT436_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT436_HELP,

(PIP_BSEL_TBL_ENT437),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT437_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT437_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT437_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT437_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT437_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT437_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT437_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT437_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT437_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT437_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT437_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT437_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT437_HELP,

(PIP_BSEL_TBL_ENT438),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT438_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT438_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT438_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT438_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT438_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT438_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT438_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT438_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT438_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT438_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT438_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT438_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT438_HELP,

(PIP_BSEL_TBL_ENT439),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT439_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT439_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT439_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT439_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT439_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT439_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT439_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT439_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT439_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT439_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT439_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT439_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT439_HELP,

(PIP_BSEL_TBL_ENT440),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT440_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT440_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT440_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT440_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT440_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT440_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT440_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT440_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT440_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT440_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT440_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT440_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT440_HELP,

(PIP_BSEL_TBL_ENT441),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT441_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT441_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT441_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT441_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT441_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT441_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT441_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT441_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT441_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT441_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT441_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT441_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT441_HELP,

(PIP_BSEL_TBL_ENT442),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT442_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT442_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT442_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT442_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT442_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT442_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT442_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT442_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT442_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT442_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT442_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT442_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT442_HELP,

(PIP_BSEL_TBL_ENT443),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT443_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT443_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT443_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT443_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT443_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT443_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT443_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT443_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT443_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT443_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT443_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT443_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT443_HELP,

(PIP_BSEL_TBL_ENT444),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT444_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT444_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT444_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT444_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT444_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT444_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT444_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT444_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT444_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT444_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT444_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT444_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT444_HELP,

(PIP_BSEL_TBL_ENT445),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT445_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT445_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT445_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT445_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT445_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT445_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT445_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT445_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT445_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT445_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT445_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT445_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT445_HELP,

(PIP_BSEL_TBL_ENT446),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT446_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT446_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT446_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT446_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT446_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT446_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT446_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT446_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT446_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT446_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT446_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT446_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT446_HELP,

(PIP_BSEL_TBL_ENT447),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT447_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT447_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT447_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT447_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT447_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT447_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT447_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT447_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT447_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT447_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT447_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT447_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT447_HELP,

(PIP_BSEL_TBL_ENT448),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT448_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT448_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT448_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT448_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT448_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT448_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT448_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT448_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT448_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT448_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT448_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT448_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT448_HELP,

(PIP_BSEL_TBL_ENT449),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT449_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT449_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT449_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT449_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT449_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT449_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT449_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT449_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT449_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT449_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT449_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT449_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT449_HELP,

(PIP_BSEL_TBL_ENT450),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT450_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT450_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT450_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT450_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT450_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT450_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT450_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT450_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT450_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT450_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT450_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT450_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT450_HELP,

(PIP_BSEL_TBL_ENT451),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT451_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT451_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT451_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT451_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT451_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT451_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT451_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT451_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT451_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT451_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT451_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT451_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT451_HELP,

(PIP_BSEL_TBL_ENT452),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT452_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT452_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT452_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT452_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT452_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT452_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT452_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT452_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT452_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT452_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT452_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT452_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT452_HELP,

(PIP_BSEL_TBL_ENT453),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT453_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT453_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT453_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT453_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT453_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT453_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT453_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT453_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT453_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT453_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT453_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT453_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT453_HELP,

(PIP_BSEL_TBL_ENT454),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT454_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT454_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT454_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT454_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT454_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT454_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT454_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT454_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT454_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT454_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT454_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT454_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT454_HELP,

(PIP_BSEL_TBL_ENT455),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT455_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT455_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT455_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT455_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT455_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT455_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT455_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT455_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT455_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT455_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT455_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT455_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT455_HELP,

(PIP_BSEL_TBL_ENT456),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT456_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT456_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT456_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT456_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT456_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT456_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT456_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT456_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT456_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT456_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT456_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT456_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT456_HELP,

(PIP_BSEL_TBL_ENT457),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT457_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT457_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT457_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT457_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT457_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT457_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT457_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT457_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT457_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT457_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT457_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT457_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT457_HELP,

(PIP_BSEL_TBL_ENT458),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT458_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT458_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT458_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT458_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT458_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT458_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT458_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT458_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT458_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT458_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT458_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT458_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT458_HELP,

(PIP_BSEL_TBL_ENT459),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT459_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT459_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT459_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT459_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT459_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT459_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT459_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT459_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT459_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT459_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT459_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT459_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT459_HELP,

(PIP_BSEL_TBL_ENT460),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT460_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT460_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT460_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT460_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT460_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT460_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT460_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT460_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT460_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT460_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT460_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT460_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT460_HELP,

(PIP_BSEL_TBL_ENT461),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT461_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT461_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT461_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT461_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT461_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT461_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT461_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT461_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT461_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT461_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT461_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT461_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT461_HELP,

(PIP_BSEL_TBL_ENT462),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT462_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT462_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT462_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT462_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT462_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT462_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT462_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT462_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT462_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT462_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT462_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT462_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT462_HELP,

(PIP_BSEL_TBL_ENT463),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT463_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT463_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT463_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT463_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT463_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT463_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT463_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT463_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT463_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT463_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT463_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT463_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT463_HELP,

(PIP_BSEL_TBL_ENT464),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT464_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT464_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT464_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT464_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT464_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT464_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT464_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT464_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT464_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT464_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT464_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT464_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT464_HELP,

(PIP_BSEL_TBL_ENT465),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT465_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT465_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT465_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT465_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT465_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT465_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT465_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT465_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT465_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT465_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT465_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT465_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT465_HELP,

(PIP_BSEL_TBL_ENT466),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT466_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT466_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT466_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT466_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT466_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT466_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT466_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT466_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT466_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT466_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT466_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT466_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT466_HELP,

(PIP_BSEL_TBL_ENT467),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT467_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT467_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT467_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT467_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT467_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT467_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT467_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT467_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT467_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT467_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT467_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT467_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT467_HELP,

(PIP_BSEL_TBL_ENT468),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT468_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT468_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT468_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT468_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT468_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT468_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT468_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT468_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT468_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT468_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT468_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT468_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT468_HELP,

(PIP_BSEL_TBL_ENT469),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT469_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT469_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT469_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT469_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT469_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT469_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT469_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT469_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT469_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT469_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT469_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT469_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT469_HELP,

(PIP_BSEL_TBL_ENT470),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT470_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT470_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT470_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT470_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT470_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT470_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT470_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT470_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT470_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT470_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT470_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT470_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT470_HELP,

(PIP_BSEL_TBL_ENT471),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT471_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT471_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT471_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT471_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT471_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT471_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT471_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT471_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT471_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT471_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT471_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT471_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT471_HELP,

(PIP_BSEL_TBL_ENT472),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT472_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT472_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT472_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT472_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT472_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT472_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT472_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT472_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT472_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT472_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT472_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT472_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT472_HELP,

(PIP_BSEL_TBL_ENT473),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT473_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT473_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT473_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT473_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT473_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT473_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT473_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT473_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT473_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT473_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT473_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT473_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT473_HELP,

(PIP_BSEL_TBL_ENT474),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT474_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT474_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT474_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT474_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT474_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT474_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT474_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT474_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT474_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT474_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT474_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT474_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT474_HELP,

(PIP_BSEL_TBL_ENT475),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT475_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT475_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT475_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT475_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT475_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT475_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT475_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT475_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT475_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT475_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT475_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT475_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT475_HELP,

(PIP_BSEL_TBL_ENT476),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT476_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT476_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT476_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT476_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT476_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT476_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT476_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT476_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT476_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT476_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT476_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT476_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT476_HELP,

(PIP_BSEL_TBL_ENT477),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT477_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT477_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT477_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT477_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT477_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT477_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT477_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT477_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT477_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT477_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT477_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT477_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT477_HELP,

(PIP_BSEL_TBL_ENT478),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT478_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT478_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT478_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT478_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT478_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT478_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT478_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT478_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT478_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT478_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT478_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT478_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT478_HELP,

(PIP_BSEL_TBL_ENT479),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT479_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT479_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT479_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT479_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT479_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT479_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT479_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT479_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT479_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT479_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT479_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT479_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT479_HELP,

(PIP_BSEL_TBL_ENT480),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT480_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT480_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT480_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT480_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT480_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT480_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT480_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT480_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT480_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT480_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT480_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT480_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT480_HELP,

(PIP_BSEL_TBL_ENT481),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT481_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT481_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT481_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT481_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT481_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT481_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT481_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT481_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT481_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT481_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT481_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT481_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT481_HELP,

(PIP_BSEL_TBL_ENT482),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT482_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT482_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT482_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT482_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT482_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT482_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT482_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT482_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT482_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT482_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT482_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT482_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT482_HELP,

(PIP_BSEL_TBL_ENT483),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT483_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT483_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT483_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT483_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT483_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT483_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT483_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT483_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT483_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT483_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT483_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT483_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT483_HELP,

(PIP_BSEL_TBL_ENT484),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT484_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT484_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT484_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT484_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT484_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT484_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT484_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT484_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT484_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT484_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT484_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT484_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT484_HELP,

(PIP_BSEL_TBL_ENT485),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT485_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT485_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT485_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT485_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT485_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT485_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT485_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT485_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT485_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT485_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT485_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT485_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT485_HELP,

(PIP_BSEL_TBL_ENT486),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT486_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT486_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT486_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT486_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT486_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT486_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT486_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT486_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT486_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT486_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT486_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT486_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT486_HELP,

(PIP_BSEL_TBL_ENT487),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT487_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT487_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT487_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT487_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT487_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT487_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT487_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT487_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT487_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT487_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT487_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT487_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT487_HELP,

(PIP_BSEL_TBL_ENT488),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT488_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT488_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT488_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT488_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT488_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT488_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT488_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT488_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT488_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT488_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT488_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT488_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT488_HELP,

(PIP_BSEL_TBL_ENT489),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT489_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT489_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT489_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT489_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT489_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT489_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT489_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT489_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT489_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT489_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT489_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT489_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT489_HELP,

(PIP_BSEL_TBL_ENT490),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT490_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT490_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT490_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT490_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT490_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT490_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT490_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT490_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT490_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT490_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT490_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT490_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT490_HELP,

(PIP_BSEL_TBL_ENT491),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT491_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT491_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT491_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT491_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT491_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT491_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT491_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT491_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT491_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT491_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT491_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT491_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT491_HELP,

(PIP_BSEL_TBL_ENT492),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT492_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT492_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT492_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT492_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT492_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT492_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT492_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT492_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT492_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT492_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT492_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT492_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT492_HELP,

(PIP_BSEL_TBL_ENT493),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT493_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT493_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT493_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT493_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT493_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT493_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT493_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT493_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT493_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT493_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT493_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT493_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT493_HELP,

(PIP_BSEL_TBL_ENT494),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT494_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT494_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT494_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT494_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT494_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT494_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT494_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT494_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT494_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT494_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT494_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT494_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT494_HELP,

(PIP_BSEL_TBL_ENT495),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT495_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT495_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT495_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT495_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT495_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT495_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT495_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT495_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT495_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT495_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT495_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT495_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT495_HELP,

(PIP_BSEL_TBL_ENT496),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT496_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT496_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT496_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT496_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT496_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT496_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT496_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT496_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT496_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT496_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT496_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT496_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT496_HELP,

(PIP_BSEL_TBL_ENT497),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT497_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT497_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT497_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT497_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT497_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT497_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT497_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT497_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT497_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT497_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT497_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT497_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT497_HELP,

(PIP_BSEL_TBL_ENT498),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT498_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT498_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT498_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT498_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT498_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT498_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT498_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT498_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT498_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT498_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT498_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT498_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT498_HELP,

(PIP_BSEL_TBL_ENT499),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT499_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT499_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT499_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT499_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT499_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT499_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT499_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT499_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT499_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT499_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT499_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT499_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT499_HELP,

(PIP_BSEL_TBL_ENT500),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT500_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT500_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT500_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT500_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT500_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT500_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT500_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT500_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT500_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT500_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT500_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT500_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT500_HELP,

(PIP_BSEL_TBL_ENT501),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT501_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT501_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT501_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT501_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT501_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT501_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT501_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT501_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT501_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT501_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT501_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT501_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT501_HELP,

(PIP_BSEL_TBL_ENT502),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT502_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT502_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT502_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT502_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT502_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT502_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT502_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT502_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT502_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT502_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT502_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT502_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT502_HELP,

(PIP_BSEL_TBL_ENT503),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT503_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT503_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT503_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT503_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT503_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT503_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT503_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT503_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT503_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT503_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT503_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT503_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT503_HELP,

(PIP_BSEL_TBL_ENT504),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT504_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT504_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT504_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT504_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT504_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT504_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT504_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT504_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT504_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT504_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT504_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT504_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT504_HELP,

(PIP_BSEL_TBL_ENT505),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT505_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT505_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT505_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT505_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT505_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT505_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT505_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT505_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT505_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT505_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT505_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT505_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT505_HELP,

(PIP_BSEL_TBL_ENT506),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT506_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT506_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT506_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT506_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT506_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT506_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT506_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT506_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT506_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT506_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT506_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT506_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT506_HELP,

(PIP_BSEL_TBL_ENT507),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT507_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT507_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT507_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT507_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT507_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT507_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT507_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT507_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT507_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT507_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT507_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT507_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT507_HELP,

(PIP_BSEL_TBL_ENT508),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT508_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT508_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT508_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT508_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT508_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT508_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT508_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT508_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT508_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT508_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT508_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT508_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT508_HELP,

(PIP_BSEL_TBL_ENT509),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT509_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT509_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT509_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT509_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT509_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT509_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT509_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT509_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT509_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT509_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT509_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT509_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT509_HELP,

(PIP_BSEL_TBL_ENT510),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT510_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT510_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT510_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT510_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT510_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT510_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT510_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT510_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT510_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT510_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT510_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT510_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT510_HELP,

(PIP_BSEL_TBL_ENT511),12,Type=RSL,PIP,PIP_PIP_BSEL_TBL_ENT511_HELP
O,TAG_EN-Enables the use of the TAG field,Enable,Disable,1,1,PIP_PIP_BSEL_TBL_ENT511_HELP,
O,GRP_EN-Enables the use of the GRP field,Enable,Disable,2,1,PIP_PIP_BSEL_TBL_ENT511_HELP,
O,TT_EN-Enables the use of the TT field,Enable,Disable,3,1,PIP_PIP_BSEL_TBL_ENT511_HELP,
O,QOS_EN-Enables the use of the QOS field,Enable,Disable,4,1,PIP_PIP_BSEL_TBL_ENT511_HELP,
T,Reserved-Reserved,5,20,Hex,5,PIP_PIP_BSEL_TBL_ENT511_HELP,
T,TAG-TAG bits to be used if TAG_EN is set,25,8,Hex,2,PIP_PIP_BSEL_TBL_ENT511_HELP,
T,Reserved-Reserved,33,12,Hex,3,PIP_PIP_BSEL_TBL_ENT511_HELP,
T,GRP-GRP field to be used if GRP_EN is set,45,4,Hex,1,PIP_PIP_BSEL_TBL_ENT511_HELP,
T,Reserved-Reserved,49,6,Hex,2,PIP_PIP_BSEL_TBL_ENT511_HELP,
T,TT-TT field to be used if TT_EN is set,55,2,Hex,1,PIP_PIP_BSEL_TBL_ENT511_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_BSEL_TBL_ENT511_HELP,
T,QOS-QOS field to be used if QOS_EN is set,62,3,Hex,1,PIP_PIP_BSEL_TBL_ENT511_HELP,

(PIP_CLKEN),2,Type=RSL,PIP,PIP_PIP_CLKEN_HELP
T,Reserved-Reserved,1,63,Hex,16,PIP_PIP_CLKEN_HELP,
O,CLKEN-Controls the conditional clocking within PIP,Enable,Disable,64,1,PIP_PIP_CLKEN_HELP,

(PIP_DEC_IPSEC0),4,PIP sets the dec_ipsec based on TCP or UDP destination port.,PIP,PIP_PIP_DEC_IPSEC0_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC0_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC0_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC0_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC0_HELP,

(PIP_DEC_IPSEC1),4,PIP sets the dec_ipsec based on TCP or UDP destination port.,PIP,PIP_PIP_DEC_IPSEC1_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC1_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC1_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC1_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC1_HELP,

(PIP_DEC_IPSEC2),4,PIP sets the dec_ipsec based on TCP or UDP destination port.,PIP,PIP_PIP_DEC_IPSEC2_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC2_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC2_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC2_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC2_HELP,

(PIP_DEC_IPSEC3),4,PIP sets the dec_ipsec based on TCP or UDP destination port.,PIP,PIP_PIP_DEC_IPSEC3_HELP
T,Reserved-Reserved,1,46,Hex,12,PIP_PIP_DEC_IPSEC3_HELP,
O,TCP-This DPRT should be used for TCP packets,Enable,Disable,47,1,PIP_PIP_DEC_IPSEC3_HELP,
O,UDP-This DPRT should be used for UDP packets,Enable,Disable,48,1,PIP_PIP_DEC_IPSEC3_HELP,
T,DPRT-UDP or TCP destination port to match on,49,16,Hex,4,PIP_PIP_DEC_IPSEC3_HELP,

(PIP_DSA_SRC_GRP),16,Type=RSL,PIP,PIP_PIP_DSA_SRC_GRP_HELP
T,MAP15-DSA Group Algorithm,1,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP14-DSA Group Algorithm,5,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP13-DSA Group Algorithm,9,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP12-DSA Group Algorithm,13,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP11-DSA Group Algorithm,17,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP10-DSA Group Algorithm,21,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP9-DSA Group Algorithm,25,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP8-DSA Group Algorithm,29,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP7-DSA Group Algorithm,33,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP6-DSA Group Algorithm,37,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP5-DSA Group Algorithm,41,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP4-DSA Group Algorithm,45,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP3-DSA Group Algorithm,49,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP2-DSA Group Algorithm,53,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP1-DSA Group Algorithm,57,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,
T,MAP0-DSA Group Algorithm,61,4,Hex,1,PIP_PIP_DSA_SRC_GRP_HELP,

(PIP_DSA_VID_GRP),16,Type=RSL,PIP,PIP_PIP_DSA_VID_GRP_HELP
T,MAP15-DSA Group Algorithm,1,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP14-DSA Group Algorithm,5,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP13-DSA Group Algorithm,9,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP12-DSA Group Algorithm,13,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP11-DSA Group Algorithm,17,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP10-DSA Group Algorithm,21,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP9-DSA Group Algorithm,25,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP8-DSA Group Algorithm,29,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP7-DSA Group Algorithm,33,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP6-DSA Group Algorithm,37,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP5-DSA Group Algorithm,41,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP4-DSA Group Algorithm,45,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP3-DSA Group Algorithm,49,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP2-DSA Group Algorithm,53,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP1-DSA Group Algorithm,57,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,
T,MAP0-DSA Group Algorithm,61,4,Hex,1,PIP_PIP_DSA_VID_GRP_HELP,

(PIP_FRM_LEN_CHK0),3,Type=RSL,PIP,PIP_PIP_FRM_LEN_CHK0_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_FRM_LEN_CHK0_HELP,
T,MAXLEN-Byte count for Max=sized frame check,33,16,Hex,4,PIP_PIP_FRM_LEN_CHK0_HELP,
T,MINLEN-Byte count for Min=sized frame check,49,16,Hex,4,PIP_PIP_FRM_LEN_CHK0_HELP,

(PIP_GBL_CFG),8,Global config information that applies to all ports.,PIP,PIP_PIP_GBL_CFG_HELP
T,Reserved-Reserved,1,45,Hex,12,PIP_PIP_GBL_CFG_HELP,
O,TAG_SYN-Do not include src_crc for TCP/SYN&!ACK packets,Enable,Disable,46,1,PIP_PIP_GBL_CFG_HELP,
O,IP6_UDP-IPv6/UDP checksum is not optional,Enable,Disable,47,1,PIP_PIP_GBL_CFG_HELP,
O,MAX_L2-Config bit to choose the largest L2 frame size,Enable,Disable,48,1,PIP_PIP_GBL_CFG_HELP,
T,Reserved-Reserved,49,5,Hex,2,PIP_PIP_GBL_CFG_HELP,
T,RAW_SHF-RAW Packet shift amount,54,3,Hex,1,PIP_PIP_GBL_CFG_HELP,
T,Reserved-Reserved,57,5,Hex,2,PIP_PIP_GBL_CFG_HELP,
T,NIP_SHF-Non=IP shift amount,62,3,Hex,1,PIP_PIP_GBL_CFG_HELP,

(PIP_GBL_CTL),23,Global control information.  These are the global checker enables for,PIP,PIP_PIP_GBL_CTL_HELP
T,Reserved-Reserved,1,36,Hex,9,PIP_PIP_GBL_CTL_HELP,
O,IHMSK_DIS-Instruction Header Mask Disable,Enable,Disable,37,1,PIP_PIP_GBL_CTL_HELP,
O,DSA_GRP_TVID-DSA Group Algorithm,Enable,Disable,38,1,PIP_PIP_GBL_CTL_HELP,
O,DSA_GRP_SCMD-DSA Group Algorithm,Enable,Disable,39,1,PIP_PIP_GBL_CTL_HELP,
O,DSA_GRP_SID-DSA Group Algorithm,Enable,Disable,40,1,PIP_PIP_GBL_CTL_HELP,
T,Reserved-Reserved,41,3,Hex,1,PIP_PIP_GBL_CTL_HELP,
O,RING_EN-Enable DPI ring information in WQE,Enable,Disable,44,1,PIP_PIP_GBL_CTL_HELP,
T,Reserved-Reserved,45,3,Hex,1,PIP_PIP_GBL_CTL_HELP,
O,IGNRS-Ignore the PKT_INST_HDR[RS] bit when set,Enable,Disable,48,1,PIP_PIP_GBL_CTL_HELP,
O,VS_WQE-Which DSA/VLAN CFI/ID to use when VLAN Stacking,Enable,Disable,49,1,PIP_PIP_GBL_CTL_HELP,
O,VS_QOS-Which DSA/VLAN priority to use when VLAN Stacking,Enable,Disable,50,1,PIP_PIP_GBL_CTL_HELP,
O,L2_MAL-Enable L2 malformed packet check,Enable,Disable,51,1,PIP_PIP_GBL_CTL_HELP,
O,TCP_FLAG-Enable TCP flags checks,Enable,Disable,52,1,PIP_PIP_GBL_CTL_HELP,
O,L4_LEN-Enable TCP/UDP length check,Enable,Disable,53,1,PIP_PIP_GBL_CTL_HELP,
O,L4_CHK-Enable TCP/UDP checksum check,Enable,Disable,54,1,PIP_PIP_GBL_CTL_HELP,
O,L4_PRT-Enable TCP/UDP illegal port check,Enable,Disable,55,1,PIP_PIP_GBL_CTL_HELP,
O,L4_MAL-Enable TCP/UDP malformed packet check,Enable,Disable,56,1,PIP_PIP_GBL_CTL_HELP,
T,Reserved-Reserved,57,2,Hex,1,PIP_PIP_GBL_CTL_HELP,
T,IP6_EEXT-Enable IPv6 early extension headers,59,2,Hex,1,PIP_PIP_GBL_CTL_HELP,
O,IP4_OPTS-Enable IPv4 options check,Enable,Disable,61,1,PIP_PIP_GBL_CTL_HELP,
O,IP_HOP-Enable TTL (IPv4) / hop (IPv6) check,Enable,Disable,62,1,PIP_PIP_GBL_CTL_HELP,
O,IP_MAL-Enable malformed check,Enable,Disable,63,1,PIP_PIP_GBL_CTL_HELP,
O,IP_CHK-Enable IPv4 header checksum check,Enable,Disable,64,1,PIP_PIP_GBL_CTL_HELP,

(PIP_HG_PRI_QOS),6,Type=RSL,PIP,PIP_PIP_HG_PRI_QOS_HELP
T,Reserved-Reserved,1,51,Hex,13,PIP_PIP_HG_PRI_QOS_HELP,
O,UP_QOS-When written to '1' updates the entry in the,Enable,Disable,52,1,PIP_PIP_HG_PRI_QOS_HELP,
O,Reserved-Reserved,Enable,Disable,53,1,PIP_PIP_HG_PRI_QOS_HELP,
T,QOS-QOS Map level to priority,54,3,Hex,1,PIP_PIP_HG_PRI_QOS_HELP,
T,Reserved-Reserved,57,2,Hex,1,PIP_PIP_HG_PRI_QOS_HELP,
T,PRI-The priority level from HiGig header,59,6,Hex,2,PIP_PIP_HG_PRI_QOS_HELP,

(PIP_INT_EN),14,Determines if hardward should raise an interrupt to software,PIP,PIP_PIP_INT_EN_HELP
T,Reserved-Reserved,1,51,Hex,13,PIP_PIP_INT_EN_HELP,
O,PUNYERR-Frame was received with length <=4B when CRC,Enable,Disable,52,1,PIP_PIP_INT_EN_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,53,1,PIP_PIP_INT_EN_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,54,1,PIP_PIP_INT_EN_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,55,1,PIP_PIP_INT_EN_HELP,
O,BEPERR-Parity Error in back end memory,Enable,Disable,56,1,PIP_PIP_INT_EN_HELP,
O,FEPERR-Parity Error in front end memory,Enable,Disable,57,1,PIP_PIP_INT_EN_HELP,
O,TODOOVR-Todo list overflow (see PIP_BCK_PRS[HIWATER]),Enable,Disable,58,1,PIP_PIP_INT_EN_HELP,
O,SKPRUNT-Packet was engulfed by skipper,Enable,Disable,59,1,PIP_PIP_INT_EN_HELP,
O,BADTAG-A bad tag was sent from IPD,Enable,Disable,60,1,PIP_PIP_INT_EN_HELP,
O,PRTNXA-Non=existent port,Enable,Disable,61,1,PIP_PIP_INT_EN_HELP,
O,BCKPRS-PIP asserted backpressure,Enable,Disable,62,1,PIP_PIP_INT_EN_HELP,
O,CRCERR-PIP calculated bad CRC,Enable,Disable,63,1,PIP_PIP_INT_EN_HELP,
O,PKTDRP-Packet Dropped due to QOS,Enable,Disable,64,1,PIP_PIP_INT_EN_HELP,

(PIP_INT_REG),14,Any exception event that occurs is captured in the PIP_INT_REG.,PIP,PIP_PIP_INT_REG_HELP
T,Reserved-Reserved,1,51,Hex,13,PIP_PIP_INT_REG_HELP,
O,PUNYERR-Frame was received with length <=4B when CRC,Enable,Disable,52,1,PIP_PIP_INT_REG_HELP,
O,LENERR-Frame was received with length error,Enable,Disable,53,1,PIP_PIP_INT_REG_HELP,
O,MAXERR-Frame was received with length > max_length,Enable,Disable,54,1,PIP_PIP_INT_REG_HELP,
O,MINERR-Frame was received with length < min_length,Enable,Disable,55,1,PIP_PIP_INT_REG_HELP,
O,BEPERR-Parity Error in back end memory,Enable,Disable,56,1,PIP_PIP_INT_REG_HELP,
O,FEPERR-Parity Error in front end memory,Enable,Disable,57,1,PIP_PIP_INT_REG_HELP,
O,TODOOVR-Todo list overflow (see PIP_BCK_PRS[HIWATER]),Enable,Disable,58,1,PIP_PIP_INT_REG_HELP,
O,SKPRUNT-Packet was engulfed by skipper,Enable,Disable,59,1,PIP_PIP_INT_REG_HELP,
O,BADTAG-A bad tag was sent from IPD,Enable,Disable,60,1,PIP_PIP_INT_REG_HELP,
O,PRTNXA-Non=existent port,Enable,Disable,61,1,PIP_PIP_INT_REG_HELP,
O,BCKPRS-PIP asserted backpressure,Enable,Disable,62,1,PIP_PIP_INT_REG_HELP,
O,CRCERR-PIP calculated bad CRC,Enable,Disable,63,1,PIP_PIP_INT_REG_HELP,
O,PKTDRP-Packet Dropped due to QOS,Enable,Disable,64,1,PIP_PIP_INT_REG_HELP,

(PIP_IP_OFFSET),2,An 8-byte offset to find the start of the IP header in the data portion of IP workQ entires,PIP,PIP_PIP_IP_OFFSET_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_IP_OFFSET_HELP,
T,OFFSET-Number of 8B ticks to include in workQ entry,62,3,Hex,1,PIP_PIP_IP_OFFSET_HELP,

(PIP_PRT_CFG0),28,Type=RSL,PIP,PIP_PIP_PRT_CFG0_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG0_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG0_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG0_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG0_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG0_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG0_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG0_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG0_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG0_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG0_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG0_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG0_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG0_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG0_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG0_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG0_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG0_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG0_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG0_HELP,

(PIP_PRT_CFG1),28,Type=RSL,PIP,PIP_PIP_PRT_CFG1_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG1_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG1_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG1_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG1_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG1_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG1_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG1_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG1_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG1_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG1_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG1_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG1_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG1_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG1_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG1_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG1_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG1_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG1_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG1_HELP,

(PIP_PRT_CFG2),28,Type=RSL,PIP,PIP_PIP_PRT_CFG2_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG2_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG2_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG2_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG2_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG2_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG2_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG2_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG2_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG2_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG2_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG2_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG2_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG2_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG2_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG2_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG2_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG2_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG2_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG2_HELP,

(PIP_PRT_CFG3),28,Type=RSL,PIP,PIP_PIP_PRT_CFG3_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG3_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG3_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG3_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG3_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG3_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG3_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG3_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG3_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG3_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG3_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG3_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG3_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG3_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG3_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG3_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG3_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG3_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG3_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG3_HELP,

(PIP_PRT_CFG16),28,Type=RSL,PIP,PIP_PIP_PRT_CFG16_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG16_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG16_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG16_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG16_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG16_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG16_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG16_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG16_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG16_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG16_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG16_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG16_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG16_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG16_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG16_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG16_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG16_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG16_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG16_HELP,

(PIP_PRT_CFG17),28,Type=RSL,PIP,PIP_PIP_PRT_CFG17_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG17_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG17_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG17_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG17_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG17_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG17_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG17_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG17_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG17_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG17_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG17_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG17_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG17_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG17_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG17_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG17_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG17_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG17_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG17_HELP,

(PIP_PRT_CFG18),28,Type=RSL,PIP,PIP_PIP_PRT_CFG18_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG18_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG18_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG18_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG18_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG18_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG18_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG18_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG18_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG18_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG18_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG18_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG18_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG18_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG18_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG18_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG18_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG18_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG18_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG18_HELP,

(PIP_PRT_CFG19),28,Type=RSL,PIP,PIP_PIP_PRT_CFG19_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG19_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG19_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG19_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG19_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG19_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG19_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG19_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG19_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG19_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG19_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG19_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG19_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG19_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG19_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG19_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG19_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG19_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG19_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG19_HELP,

(PIP_PRT_CFG24),28,Type=RSL,PIP,PIP_PIP_PRT_CFG24_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG24_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG24_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG24_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG24_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG24_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG24_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG24_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG24_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG24_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG24_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG24_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG24_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG24_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG24_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG24_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG24_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG24_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG24_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG24_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG24_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG24_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG24_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG24_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG24_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG24_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG24_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG24_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG24_HELP,

(PIP_PRT_CFG32),28,Type=RSL,PIP,PIP_PIP_PRT_CFG32_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG32_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG32_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG32_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG32_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG32_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG32_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG32_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG32_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG32_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG32_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG32_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG32_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG32_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG32_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG32_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG32_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG32_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG32_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG32_HELP,

(PIP_PRT_CFG33),28,Type=RSL,PIP,PIP_PIP_PRT_CFG33_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG33_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG33_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG33_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG33_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG33_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG33_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG33_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG33_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG33_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG33_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG33_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG33_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG33_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG33_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG33_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG33_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG33_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG33_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG33_HELP,

(PIP_PRT_CFG34),28,Type=RSL,PIP,PIP_PIP_PRT_CFG34_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG34_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG34_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG34_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG34_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG34_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG34_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG34_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG34_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG34_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG34_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG34_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG34_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG34_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG34_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG34_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG34_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG34_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG34_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG34_HELP,

(PIP_PRT_CFG35),28,Type=RSL,PIP,PIP_PIP_PRT_CFG35_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG35_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG35_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG35_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG35_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG35_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG35_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG35_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG35_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG35_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG35_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG35_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG35_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG35_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG35_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG35_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG35_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG35_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG35_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG35_HELP,

(PIP_PRT_CFG36),28,Type=RSL,PIP,PIP_PIP_PRT_CFG36_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG36_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG36_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG36_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG36_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG36_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG36_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG36_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG36_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG36_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG36_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG36_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG36_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG36_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG36_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG36_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG36_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG36_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG36_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG36_HELP,

(PIP_PRT_CFG37),28,Type=RSL,PIP,PIP_PIP_PRT_CFG37_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG37_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG37_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG37_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG37_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG37_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG37_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG37_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG37_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG37_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG37_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG37_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG37_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG37_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG37_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG37_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG37_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG37_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG37_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG37_HELP,

(PIP_PRT_CFG38),28,Type=RSL,PIP,PIP_PIP_PRT_CFG38_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG38_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG38_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG38_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG38_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG38_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG38_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG38_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG38_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG38_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG38_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG38_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG38_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG38_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG38_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG38_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG38_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG38_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG38_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG38_HELP,

(PIP_PRT_CFG39),28,Type=RSL,PIP,PIP_PIP_PRT_CFG39_HELP
T,Reserved-Reserved,1,11,Hex,3,PIP_PIP_PRT_CFG39_HELP,
O,PAD_LEN-When set disables the length check for pkts with,Enable,Disable,12,1,PIP_PIP_PRT_CFG39_HELP,
O,VLAN_LEN-When set disables the length check for DSA/VLAN,Enable,Disable,13,1,PIP_PIP_PRT_CFG39_HELP,
O,LENERR_EN-L2 length error check enable,Enable,Disable,14,1,PIP_PIP_PRT_CFG39_HELP,
O,MAXERR_EN-Max frame error check enable,Enable,Disable,15,1,PIP_PIP_PRT_CFG39_HELP,
O,MINERR_EN-Min frame error check enable,Enable,Disable,16,1,PIP_PIP_PRT_CFG39_HELP,
T,GRP_WAT_47-GRP Watcher enable,17,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
T,QOS_WAT_47-QOS Watcher enable,21,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
T,Reserved-Reserved,25,3,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,RAWDRP-Allow the IPD to RED drop a packet.,Enable,Disable,28,1,PIP_PIP_PRT_CFG39_HELP,
T,TAG_INC-Which of the 4 PIP_TAG_INC to use when,29,2,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,DYN_RS-Dynamically calculate RS based on pkt size and,Enable,Disable,31,1,PIP_PIP_PRT_CFG39_HELP,
O,INST_HDR-8=byte INST_HDR is present on all packets,Enable,Disable,32,1,PIP_PIP_PRT_CFG39_HELP,
T,GRP_WAT-GRP Watcher enable,33,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,HG_QOS-When set uses the HiGig priority bits as a,Enable,Disable,37,1,PIP_PIP_PRT_CFG39_HELP,
T,QOS-Default QOS level of the port,38,3,Hex,1,PIP_PIP_PRT_CFG39_HELP,
T,QOS_WAT-QOS Watcher enable,41,4,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_VSEL-Which QOS in PIP_QOS_VLAN to use,Enable,Disable,45,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_VOD-QOS VLAN over Diffserv,Enable,Disable,46,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_DIFF-QOS Diffserv,Enable,Disable,47,1,PIP_PIP_PRT_CFG39_HELP,
O,QOS_VLAN-QOS VLAN,Enable,Disable,48,1,PIP_PIP_PRT_CFG39_HELP,
T,Reserved-Reserved,49,3,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,CRC_EN-CRC Checking enabled,Enable,Disable,52,1,PIP_PIP_PRT_CFG39_HELP,
O,HIGIG_EN-Enable HiGig parsing,Enable,Disable,53,1,PIP_PIP_PRT_CFG39_HELP,
O,DSA_EN-Enable DSA tag parsing,Enable,Disable,54,1,PIP_PIP_PRT_CFG39_HELP,
T,MODE-Parse Mode,55,2,Hex,1,PIP_PIP_PRT_CFG39_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PIP_PIP_PRT_CFG39_HELP,
T,SKIP-Optional Skip I amount for packets.,58,7,Hex,2,PIP_PIP_PRT_CFG39_HELP,

(PIP_PRT_CFGB0),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB0_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB0_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB0_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB0_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB0_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB0_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB0_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB0_HELP,

(PIP_PRT_CFGB1),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB1_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB1_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB1_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB1_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB1_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB1_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB1_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB1_HELP,

(PIP_PRT_CFGB2),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB2_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB2_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB2_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB2_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB2_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB2_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB2_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB2_HELP,

(PIP_PRT_CFGB3),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB3_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB3_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB3_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB3_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB3_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB3_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB3_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB3_HELP,

(PIP_PRT_CFGB16),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB16_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB16_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB16_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB16_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB16_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB16_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB16_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB16_HELP,

(PIP_PRT_CFGB17),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB17_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB17_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB17_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB17_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB17_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB17_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB17_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB17_HELP,

(PIP_PRT_CFGB18),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB18_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB18_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB18_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB18_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB18_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB18_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB18_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB18_HELP,

(PIP_PRT_CFGB19),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB19_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB19_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB19_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB19_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB19_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB19_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB19_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB19_HELP,

(PIP_PRT_CFGB24),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB24_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB24_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB24_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB24_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB24_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB24_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB24_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB24_HELP,

(PIP_PRT_CFGB32),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB32_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB32_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB32_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB32_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB32_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB32_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB32_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB32_HELP,

(PIP_PRT_CFGB33),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB33_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB33_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB33_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB33_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB33_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB33_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB33_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB33_HELP,

(PIP_PRT_CFGB34),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB34_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB34_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB34_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB34_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB34_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB34_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB34_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB34_HELP,

(PIP_PRT_CFGB35),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB35_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB35_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB35_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB35_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB35_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB35_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB35_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB35_HELP,

(PIP_PRT_CFGB36),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB36_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB36_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB36_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB36_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB36_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB36_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB36_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB36_HELP,

(PIP_PRT_CFGB37),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB37_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB37_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB37_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB37_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB37_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB37_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB37_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB37_HELP,

(PIP_PRT_CFGB38),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB38_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB38_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB38_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB38_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB38_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB38_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB38_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB38_HELP,

(PIP_PRT_CFGB39),7,Type=RSL,PIP,PIP_PIP_PRT_CFGB39_HELP
T,Reserved-Reserved,1,25,Hex,7,PIP_PIP_PRT_CFGB39_HELP,
T,ALT_SKP_SEL-Alternate skip selector,26,2,Hex,1,PIP_PIP_PRT_CFGB39_HELP,
O,ALT_SKP_EN-Enable the alternate skip selector,Enable,Disable,28,1,PIP_PIP_PRT_CFGB39_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,PIP_PIP_PRT_CFGB39_HELP,
T,BSEL_NUM-Which of the 4 bit select extractors to use,30,2,Hex,1,PIP_PIP_PRT_CFGB39_HELP,
O,BSEL_EN-Enable to turn on/off use of bit select extractor,Enable,Disable,32,1,PIP_PIP_PRT_CFGB39_HELP,
T,Reserved-Reserved,33,32,Hex,8,PIP_PIP_PRT_CFGB39_HELP,

(PIP_PRT_TAG0),25,Type=RSL,PIP,PIP_PIP_PRT_TAG0_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG0_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG0_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG0_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG0_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG0_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG0_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG0_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG0_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG0_HELP,

(PIP_PRT_TAG1),25,Type=RSL,PIP,PIP_PIP_PRT_TAG1_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG1_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG1_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG1_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG1_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG1_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG1_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG1_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG1_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG1_HELP,

(PIP_PRT_TAG2),25,Type=RSL,PIP,PIP_PIP_PRT_TAG2_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG2_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG2_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG2_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG2_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG2_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG2_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG2_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG2_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG2_HELP,

(PIP_PRT_TAG3),25,Type=RSL,PIP,PIP_PIP_PRT_TAG3_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG3_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG3_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG3_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG3_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG3_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG3_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG3_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG3_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG3_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG3_HELP,

(PIP_PRT_TAG16),25,Type=RSL,PIP,PIP_PIP_PRT_TAG16_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG16_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG16_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG16_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG16_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG16_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG16_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG16_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG16_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG16_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG16_HELP,

(PIP_PRT_TAG17),25,Type=RSL,PIP,PIP_PIP_PRT_TAG17_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG17_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG17_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG17_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG17_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG17_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG17_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG17_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG17_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG17_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG17_HELP,

(PIP_PRT_TAG18),25,Type=RSL,PIP,PIP_PIP_PRT_TAG18_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG18_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG18_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG18_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG18_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG18_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG18_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG18_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG18_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG18_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG18_HELP,

(PIP_PRT_TAG19),25,Type=RSL,PIP,PIP_PIP_PRT_TAG19_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG19_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG19_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG19_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG19_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG19_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG19_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG19_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG19_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG19_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG19_HELP,

(PIP_PRT_TAG24),25,Type=RSL,PIP,PIP_PIP_PRT_TAG24_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG24_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG24_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG24_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG24_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG24_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG24_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG24_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG24_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG24_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG24_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG24_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG24_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG24_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG24_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG24_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG24_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG24_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG24_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG24_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG24_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG24_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG24_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG24_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG24_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG24_HELP,

(PIP_PRT_TAG32),25,Type=RSL,PIP,PIP_PIP_PRT_TAG32_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG32_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG32_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG32_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG32_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG32_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG32_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG32_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG32_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG32_HELP,

(PIP_PRT_TAG33),25,Type=RSL,PIP,PIP_PIP_PRT_TAG33_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG33_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG33_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG33_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG33_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG33_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG33_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG33_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG33_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG33_HELP,

(PIP_PRT_TAG34),25,Type=RSL,PIP,PIP_PIP_PRT_TAG34_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG34_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG34_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG34_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG34_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG34_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG34_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG34_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG34_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG34_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG34_HELP,

(PIP_PRT_TAG35),25,Type=RSL,PIP,PIP_PIP_PRT_TAG35_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG35_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG35_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG35_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG35_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG35_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG35_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG35_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG35_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG35_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG35_HELP,

(PIP_PRT_TAG36),25,Type=RSL,PIP,PIP_PIP_PRT_TAG36_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG36_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG36_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG36_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG36_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG36_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG36_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG36_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG36_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG36_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG36_HELP,

(PIP_PRT_TAG37),25,Type=RSL,PIP,PIP_PIP_PRT_TAG37_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG37_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG37_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG37_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG37_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG37_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG37_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG37_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG37_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG37_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG37_HELP,

(PIP_PRT_TAG38),25,Type=RSL,PIP,PIP_PIP_PRT_TAG38_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG38_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG38_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG38_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG38_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG38_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG38_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG38_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG38_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG38_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG38_HELP,

(PIP_PRT_TAG39),25,Type=RSL,PIP,PIP_PIP_PRT_TAG39_HELP
T,Reserved-Reserved,1,24,Hex,6,PIP_PIP_PRT_TAG39_HELP,
T,GRPTAGBASE-Offset to use when computing group from tag bits,25,4,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,GRPTAGMASK-Which bits of the tag to exclude when computing,29,4,Hex,1,PIP_PIP_PRT_TAG39_HELP,
O,GRPTAG-When set use the lower bit of the tag to compute,Enable,Disable,33,1,PIP_PIP_PRT_TAG39_HELP,
O,GRPTAG_MSKIP-When set GRPTAG will be used regardless if the,Enable,Disable,34,1,PIP_PIP_PRT_TAG39_HELP,
T,TAG_MODE-Which tag algorithm to use,35,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,INC_VS-determines the DSA/VLAN ID (VID) to be included in,37,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
O,INC_VLAN-when set the DSA/VLAN ID is included in tuple tag,Enable,Disable,39,1,PIP_PIP_PRT_TAG39_HELP,
O,INC_PRT_FLAG-sets whether the port is included in tuple tag,Enable,Disable,40,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,41,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_DPRT_FLAG-sets whether the TCP/UDP dst port is,Enable,Disable,42,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,43,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_SPRT_FLAG-sets whether the TCP/UDP src port is,Enable,Disable,44,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_NXTH_FLAG-sets whether ipv6 includes next header in tuple,Enable,Disable,45,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_PCTL_FLAG-sets whether ipv4 includes protocol in tuple,Enable,Disable,46,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_DST_FLAG-sets whether ipv6 includes dst address in tuple,Enable,Disable,47,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_DST_FLAG-sets whether ipv4 includes dst address in tuple,Enable,Disable,48,1,PIP_PIP_PRT_TAG39_HELP,
O,IP6_SRC_FLAG-sets whether ipv6 includes src address in tuple,Enable,Disable,49,1,PIP_PIP_PRT_TAG39_HELP,
O,IP4_SRC_FLAG-sets whether ipv4 includes src address in tuple,Enable,Disable,50,1,PIP_PIP_PRT_TAG39_HELP,
T,TCP6_TAG_TYPE-sets the tag_type of a TCP packet (IPv6),51,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,TCP4_TAG_TYPE-sets the tag_type of a TCP packet (IPv4),53,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,IP6_TAG_TYPE-sets whether IPv6 packet tag type,55,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,IP4_TAG_TYPE-sets whether IPv4 packet tag type,57,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,NON_TAG_TYPE-sets whether non=IP packet tag type,59,2,Hex,1,PIP_PIP_PRT_TAG39_HELP,
T,GRP-4=bit value indicating the group to schedule to,61,4,Hex,1,PIP_PIP_PRT_TAG39_HELP,

(PIP_QOS_DIFF0),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF0_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF0_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF0_HELP,

(PIP_QOS_DIFF1),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF1_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF1_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF1_HELP,

(PIP_QOS_DIFF2),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF2_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF2_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF2_HELP,

(PIP_QOS_DIFF3),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF3_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF3_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF3_HELP,

(PIP_QOS_DIFF4),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF4_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF4_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF4_HELP,

(PIP_QOS_DIFF5),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF5_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF5_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF5_HELP,

(PIP_QOS_DIFF6),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF6_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF6_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF6_HELP,

(PIP_QOS_DIFF7),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF7_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF7_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF7_HELP,

(PIP_QOS_DIFF8),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF8_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF8_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF8_HELP,

(PIP_QOS_DIFF9),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF9_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF9_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF9_HELP,

(PIP_QOS_DIFF10),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF10_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF10_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF10_HELP,

(PIP_QOS_DIFF11),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF11_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF11_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF11_HELP,

(PIP_QOS_DIFF12),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF12_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF12_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF12_HELP,

(PIP_QOS_DIFF13),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF13_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF13_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF13_HELP,

(PIP_QOS_DIFF14),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF14_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF14_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF14_HELP,

(PIP_QOS_DIFF15),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF15_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF15_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF15_HELP,

(PIP_QOS_DIFF16),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF16_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF16_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF16_HELP,

(PIP_QOS_DIFF17),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF17_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF17_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF17_HELP,

(PIP_QOS_DIFF18),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF18_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF18_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF18_HELP,

(PIP_QOS_DIFF19),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF19_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF19_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF19_HELP,

(PIP_QOS_DIFF20),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF20_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF20_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF20_HELP,

(PIP_QOS_DIFF21),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF21_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF21_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF21_HELP,

(PIP_QOS_DIFF22),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF22_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF22_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF22_HELP,

(PIP_QOS_DIFF23),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF23_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF23_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF23_HELP,

(PIP_QOS_DIFF24),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF24_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF24_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF24_HELP,

(PIP_QOS_DIFF25),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF25_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF25_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF25_HELP,

(PIP_QOS_DIFF26),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF26_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF26_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF26_HELP,

(PIP_QOS_DIFF27),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF27_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF27_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF27_HELP,

(PIP_QOS_DIFF28),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF28_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF28_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF28_HELP,

(PIP_QOS_DIFF29),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF29_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF29_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF29_HELP,

(PIP_QOS_DIFF30),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF30_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF30_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF30_HELP,

(PIP_QOS_DIFF31),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF31_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF31_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF31_HELP,

(PIP_QOS_DIFF32),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF32_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF32_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF32_HELP,

(PIP_QOS_DIFF33),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF33_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF33_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF33_HELP,

(PIP_QOS_DIFF34),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF34_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF34_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF34_HELP,

(PIP_QOS_DIFF35),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF35_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF35_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF35_HELP,

(PIP_QOS_DIFF36),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF36_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF36_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF36_HELP,

(PIP_QOS_DIFF37),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF37_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF37_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF37_HELP,

(PIP_QOS_DIFF38),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF38_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF38_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF38_HELP,

(PIP_QOS_DIFF39),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF39_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF39_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF39_HELP,

(PIP_QOS_DIFF40),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF40_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF40_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF40_HELP,

(PIP_QOS_DIFF41),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF41_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF41_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF41_HELP,

(PIP_QOS_DIFF42),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF42_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF42_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF42_HELP,

(PIP_QOS_DIFF43),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF43_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF43_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF43_HELP,

(PIP_QOS_DIFF44),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF44_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF44_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF44_HELP,

(PIP_QOS_DIFF45),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF45_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF45_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF45_HELP,

(PIP_QOS_DIFF46),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF46_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF46_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF46_HELP,

(PIP_QOS_DIFF47),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF47_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF47_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF47_HELP,

(PIP_QOS_DIFF48),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF48_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF48_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF48_HELP,

(PIP_QOS_DIFF49),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF49_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF49_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF49_HELP,

(PIP_QOS_DIFF50),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF50_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF50_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF50_HELP,

(PIP_QOS_DIFF51),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF51_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF51_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF51_HELP,

(PIP_QOS_DIFF52),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF52_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF52_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF52_HELP,

(PIP_QOS_DIFF53),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF53_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF53_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF53_HELP,

(PIP_QOS_DIFF54),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF54_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF54_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF54_HELP,

(PIP_QOS_DIFF55),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF55_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF55_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF55_HELP,

(PIP_QOS_DIFF56),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF56_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF56_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF56_HELP,

(PIP_QOS_DIFF57),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF57_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF57_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF57_HELP,

(PIP_QOS_DIFF58),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF58_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF58_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF58_HELP,

(PIP_QOS_DIFF59),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF59_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF59_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF59_HELP,

(PIP_QOS_DIFF60),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF60_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF60_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF60_HELP,

(PIP_QOS_DIFF61),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF61_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF61_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF61_HELP,

(PIP_QOS_DIFF62),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF62_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF62_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF62_HELP,

(PIP_QOS_DIFF63),2,Type=RSL,PIP,PIP_PIP_QOS_DIFF63_HELP
T,Reserved-Reserved,1,61,Hex,16,PIP_PIP_QOS_DIFF63_HELP,
T,QOS-Diffserv QOS level,62,3,Hex,1,PIP_PIP_QOS_DIFF63_HELP,

(PIP_QOS_VLAN0),4,If the PIP indentifies a packet is DSA/VLAN tagged then the QOS,PIP,PIP_PIP_QOS_VLAN0_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN0_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN0_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN0_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN0_HELP,

(PIP_QOS_VLAN1),4,If the PIP indentifies a packet is DSA/VLAN tagged then the QOS,PIP,PIP_PIP_QOS_VLAN1_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN1_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN1_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN1_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN1_HELP,

(PIP_QOS_VLAN2),4,If the PIP indentifies a packet is DSA/VLAN tagged then the QOS,PIP,PIP_PIP_QOS_VLAN2_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN2_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN2_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN2_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN2_HELP,

(PIP_QOS_VLAN3),4,If the PIP indentifies a packet is DSA/VLAN tagged then the QOS,PIP,PIP_PIP_QOS_VLAN3_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN3_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN3_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN3_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN3_HELP,

(PIP_QOS_VLAN4),4,If the PIP indentifies a packet is DSA/VLAN tagged then the QOS,PIP,PIP_PIP_QOS_VLAN4_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN4_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN4_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN4_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN4_HELP,

(PIP_QOS_VLAN5),4,If the PIP indentifies a packet is DSA/VLAN tagged then the QOS,PIP,PIP_PIP_QOS_VLAN5_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN5_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN5_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN5_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN5_HELP,

(PIP_QOS_VLAN6),4,If the PIP indentifies a packet is DSA/VLAN tagged then the QOS,PIP,PIP_PIP_QOS_VLAN6_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN6_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN6_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN6_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN6_HELP,

(PIP_QOS_VLAN7),4,If the PIP indentifies a packet is DSA/VLAN tagged then the QOS,PIP,PIP_PIP_QOS_VLAN7_HELP
T,Reserved-Reserved,1,57,Hex,15,PIP_PIP_QOS_VLAN7_HELP,
T,QOS1-DSA/VLAN QOS level,58,3,Hex,1,PIP_PIP_QOS_VLAN7_HELP,
O,Reserved-Reserved,Enable,Disable,61,1,PIP_PIP_QOS_VLAN7_HELP,
T,QOS-DSA/VLAN QOS level,62,3,Hex,1,PIP_PIP_QOS_VLAN7_HELP,

(PIP_QOS_WATCH0),9,Sets up the Configuration CSRs for the four QOS Watchers.,PIP,PIP_PIP_QOS_WATCH0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH0_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH0_HELP,
T,TYP-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH0_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH0_HELP,

(PIP_QOS_WATCH1),9,Sets up the Configuration CSRs for the four QOS Watchers.,PIP,PIP_PIP_QOS_WATCH1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH1_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH1_HELP,
T,TYP-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH1_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH1_HELP,

(PIP_QOS_WATCH2),9,Sets up the Configuration CSRs for the four QOS Watchers.,PIP,PIP_PIP_QOS_WATCH2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH2_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH2_HELP,
T,TYP-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH2_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH2_HELP,

(PIP_QOS_WATCH3),9,Sets up the Configuration CSRs for the four QOS Watchers.,PIP,PIP_PIP_QOS_WATCH3_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH3_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH3_HELP,
T,TYP-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH3_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH3_HELP,

(PIP_QOS_WATCH4),9,Sets up the Configuration CSRs for the four QOS Watchers.,PIP,PIP_PIP_QOS_WATCH4_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH4_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH4_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH4_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH4_HELP,
T,TYP-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH4_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH4_HELP,

(PIP_QOS_WATCH5),9,Sets up the Configuration CSRs for the four QOS Watchers.,PIP,PIP_PIP_QOS_WATCH5_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH5_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH5_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH5_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH5_HELP,
T,TYP-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH5_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH5_HELP,

(PIP_QOS_WATCH6),9,Sets up the Configuration CSRs for the four QOS Watchers.,PIP,PIP_PIP_QOS_WATCH6_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH6_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH6_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH6_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH6_HELP,
T,TYP-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH6_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH6_HELP,

(PIP_QOS_WATCH7),9,Sets up the Configuration CSRs for the four QOS Watchers.,PIP,PIP_PIP_QOS_WATCH7_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_QOS_WATCH7_HELP,
T,MASK-Mask off a range of values,17,16,Hex,4,PIP_PIP_QOS_WATCH7_HELP,
T,Reserved-Reserved,33,4,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
T,GRP-The GRP number of the watcher,37,4,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
O,Reserved-Reserved,Enable,Disable,41,1,PIP_PIP_QOS_WATCH7_HELP,
T,QOS-The QOS level of the watcher,42,3,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,PIP_PIP_QOS_WATCH7_HELP,
T,TYP-The field for the watcher match against,46,3,Hex,1,PIP_PIP_QOS_WATCH7_HELP,
T,MATCH_VALUE-The value to watch for,49,16,Hex,4,PIP_PIP_QOS_WATCH7_HELP,

(PIP_RAW_WORD),2,The RAW Word2 to be inserted into the workQ entry of RAWFULL packets.,PIP,PIP_PIP_RAW_WORD_HELP
T,Reserved-Reserved,1,8,Hex,2,PIP_PIP_RAW_WORD_HELP,
T,WORD-Word2 of the workQ entry,9,56,Hex,14,PIP_PIP_RAW_WORD_HELP,

(PIP_SFT_RST),2,When written to a '1' resets the pip block,PIP,PIP_PIP_SFT_RST_HELP
T,Reserved-Reserved,1,63,Hex,16,PIP_PIP_SFT_RST_HELP,
O,RST-Soft Reset,Enable,Disable,64,1,PIP_PIP_SFT_RST_HELP,

(PIP_STAT0_PRT0),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT0_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT0_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT0_HELP,

(PIP_STAT0_PRT1),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT1_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT1_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT1_HELP,

(PIP_STAT0_PRT2),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT2_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT2_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT2_HELP,

(PIP_STAT0_PRT3),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT3_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT3_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT3_HELP,

(PIP_STAT0_PRT16),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT16_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT16_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT16_HELP,

(PIP_STAT0_PRT17),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT17_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT17_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT17_HELP,

(PIP_STAT0_PRT18),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT18_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT18_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT18_HELP,

(PIP_STAT0_PRT19),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT19_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT19_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT19_HELP,

(PIP_STAT0_PRT24),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT24_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT24_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT24_HELP,

(PIP_STAT0_PRT32),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT32_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT32_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT32_HELP,

(PIP_STAT0_PRT33),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT33_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT33_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT33_HELP,

(PIP_STAT0_PRT34),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT34_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT34_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT34_HELP,

(PIP_STAT0_PRT35),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT35_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT35_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT35_HELP,

(PIP_STAT0_PRT36),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT36_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT36_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT36_HELP,

(PIP_STAT0_PRT37),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT37_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT37_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT37_HELP,

(PIP_STAT0_PRT38),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT38_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT38_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT38_HELP,

(PIP_STAT0_PRT39),2,"PIP Statistics Counters,PIP,PIP_PIP_STAT0_PRT39_HELP
T,DRP_PKTS-Inbound packets marked to be dropped by the IPD,1,32,Hex,8,PIP_PIP_STAT0_PRT39_HELP,
T,DRP_OCTS-Inbound octets marked to be dropped by the IPD,33,32,Hex,8,PIP_PIP_STAT0_PRT39_HELP,

(PIP_STAT10_PRT0),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT0_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT0_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT0_HELP,

(PIP_STAT10_PRT1),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT1_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT1_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT1_HELP,

(PIP_STAT10_PRT2),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT2_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT2_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT2_HELP,

(PIP_STAT10_PRT3),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT3_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT3_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT3_HELP,

(PIP_STAT10_PRT16),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT16_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT16_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT16_HELP,

(PIP_STAT10_PRT17),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT17_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT17_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT17_HELP,

(PIP_STAT10_PRT18),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT18_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT18_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT18_HELP,

(PIP_STAT10_PRT19),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT19_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT19_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT19_HELP,

(PIP_STAT10_PRT24),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT24_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT24_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT24_HELP,

(PIP_STAT10_PRT32),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT32_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT32_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT32_HELP,

(PIP_STAT10_PRT33),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT33_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT33_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT33_HELP,

(PIP_STAT10_PRT34),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT34_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT34_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT34_HELP,

(PIP_STAT10_PRT35),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT35_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT35_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT35_HELP,

(PIP_STAT10_PRT36),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT36_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT36_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT36_HELP,

(PIP_STAT10_PRT37),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT37_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT37_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT37_HELP,

(PIP_STAT10_PRT38),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT38_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT38_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT38_HELP,

(PIP_STAT10_PRT39),2,Type=RSL,PIP,PIP_PIP_STAT10_PRT39_HELP
T,BCAST-Number of packets with L2 Broadcast DMAC,1,32,Hex,8,PIP_PIP_STAT10_PRT39_HELP,
T,MCAST-Number of packets with L2 Mulitcast DMAC,33,32,Hex,8,PIP_PIP_STAT10_PRT39_HELP,

(PIP_STAT11_PRT0),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT0_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT0_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT0_HELP,

(PIP_STAT11_PRT1),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT1_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT1_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT1_HELP,

(PIP_STAT11_PRT2),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT2_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT2_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT2_HELP,

(PIP_STAT11_PRT3),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT3_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT3_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT3_HELP,

(PIP_STAT11_PRT16),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT16_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT16_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT16_HELP,

(PIP_STAT11_PRT17),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT17_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT17_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT17_HELP,

(PIP_STAT11_PRT18),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT18_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT18_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT18_HELP,

(PIP_STAT11_PRT19),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT19_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT19_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT19_HELP,

(PIP_STAT11_PRT24),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT24_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT24_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT24_HELP,

(PIP_STAT11_PRT32),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT32_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT32_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT32_HELP,

(PIP_STAT11_PRT33),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT33_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT33_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT33_HELP,

(PIP_STAT11_PRT34),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT34_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT34_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT34_HELP,

(PIP_STAT11_PRT35),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT35_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT35_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT35_HELP,

(PIP_STAT11_PRT36),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT36_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT36_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT36_HELP,

(PIP_STAT11_PRT37),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT37_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT37_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT37_HELP,

(PIP_STAT11_PRT38),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT38_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT38_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT38_HELP,

(PIP_STAT11_PRT39),2,Type=RSL,PIP,PIP_PIP_STAT11_PRT39_HELP
T,BCAST-Number of packets with L3 Broadcast Dest Address,1,32,Hex,8,PIP_PIP_STAT11_PRT39_HELP,
T,MCAST-Number of packets with L3 Multicast Dest Address,33,32,Hex,8,PIP_PIP_STAT11_PRT39_HELP,

(PIP_STAT1_PRT0),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT0_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT0_HELP,

(PIP_STAT1_PRT1),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT1_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT1_HELP,

(PIP_STAT1_PRT2),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT2_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT2_HELP,

(PIP_STAT1_PRT3),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT3_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT3_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT3_HELP,

(PIP_STAT1_PRT16),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT16_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT16_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT16_HELP,

(PIP_STAT1_PRT17),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT17_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT17_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT17_HELP,

(PIP_STAT1_PRT18),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT18_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT18_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT18_HELP,

(PIP_STAT1_PRT19),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT19_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT19_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT19_HELP,

(PIP_STAT1_PRT24),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT24_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT24_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT24_HELP,

(PIP_STAT1_PRT32),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT32_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT32_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT32_HELP,

(PIP_STAT1_PRT33),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT33_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT33_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT33_HELP,

(PIP_STAT1_PRT34),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT34_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT34_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT34_HELP,

(PIP_STAT1_PRT35),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT35_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT35_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT35_HELP,

(PIP_STAT1_PRT36),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT36_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT36_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT36_HELP,

(PIP_STAT1_PRT37),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT37_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT37_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT37_HELP,

(PIP_STAT1_PRT38),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT38_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT38_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT38_HELP,

(PIP_STAT1_PRT39),2,Type=RSL,PIP,PIP_PIP_STAT1_PRT39_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT1_PRT39_HELP,
T,OCTS-Number of octets received by PIP (good and bad),17,48,Hex,12,PIP_PIP_STAT1_PRT39_HELP,

(PIP_STAT2_PRT0),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT0_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT0_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT0_HELP,

(PIP_STAT2_PRT1),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT1_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT1_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT1_HELP,

(PIP_STAT2_PRT2),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT2_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT2_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT2_HELP,

(PIP_STAT2_PRT3),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT3_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT3_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT3_HELP,

(PIP_STAT2_PRT16),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT16_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT16_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT16_HELP,

(PIP_STAT2_PRT17),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT17_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT17_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT17_HELP,

(PIP_STAT2_PRT18),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT18_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT18_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT18_HELP,

(PIP_STAT2_PRT19),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT19_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT19_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT19_HELP,

(PIP_STAT2_PRT24),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT24_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT24_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT24_HELP,

(PIP_STAT2_PRT32),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT32_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT32_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT32_HELP,

(PIP_STAT2_PRT33),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT33_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT33_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT33_HELP,

(PIP_STAT2_PRT34),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT34_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT34_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT34_HELP,

(PIP_STAT2_PRT35),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT35_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT35_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT35_HELP,

(PIP_STAT2_PRT36),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT36_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT36_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT36_HELP,

(PIP_STAT2_PRT37),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT37_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT37_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT37_HELP,

(PIP_STAT2_PRT38),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT38_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT38_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT38_HELP,

(PIP_STAT2_PRT39),2,Type=RSL,PIP,PIP_PIP_STAT2_PRT39_HELP
T,PKTS-Number of packets processed by PIP,1,32,Hex,8,PIP_PIP_STAT2_PRT39_HELP,
T,RAW-RAWFULL + RAWSCH Packets without an L1/L2 error,33,32,Hex,8,PIP_PIP_STAT2_PRT39_HELP,

(PIP_STAT3_PRT0),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT0_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT0_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT0_HELP,

(PIP_STAT3_PRT1),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT1_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT1_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT1_HELP,

(PIP_STAT3_PRT2),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT2_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT2_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT2_HELP,

(PIP_STAT3_PRT3),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT3_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT3_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT3_HELP,

(PIP_STAT3_PRT16),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT16_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT16_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT16_HELP,

(PIP_STAT3_PRT17),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT17_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT17_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT17_HELP,

(PIP_STAT3_PRT18),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT18_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT18_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT18_HELP,

(PIP_STAT3_PRT19),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT19_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT19_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT19_HELP,

(PIP_STAT3_PRT24),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT24_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT24_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT24_HELP,

(PIP_STAT3_PRT32),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT32_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT32_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT32_HELP,

(PIP_STAT3_PRT33),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT33_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT33_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT33_HELP,

(PIP_STAT3_PRT34),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT34_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT34_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT34_HELP,

(PIP_STAT3_PRT35),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT35_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT35_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT35_HELP,

(PIP_STAT3_PRT36),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT36_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT36_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT36_HELP,

(PIP_STAT3_PRT37),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT37_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT37_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT37_HELP,

(PIP_STAT3_PRT38),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT38_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT38_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT38_HELP,

(PIP_STAT3_PRT39),2,Type=RSL,PIP,PIP_PIP_STAT3_PRT39_HELP
T,BCST-Number of indentified L2 broadcast packets,1,32,Hex,8,PIP_PIP_STAT3_PRT39_HELP,
T,MCST-Number of indentified L2 multicast packets,33,32,Hex,8,PIP_PIP_STAT3_PRT39_HELP,

(PIP_STAT4_PRT0),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT0_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT0_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT0_HELP,

(PIP_STAT4_PRT1),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT1_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT1_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT1_HELP,

(PIP_STAT4_PRT2),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT2_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT2_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT2_HELP,

(PIP_STAT4_PRT3),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT3_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT3_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT3_HELP,

(PIP_STAT4_PRT16),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT16_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT16_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT16_HELP,

(PIP_STAT4_PRT17),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT17_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT17_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT17_HELP,

(PIP_STAT4_PRT18),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT18_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT18_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT18_HELP,

(PIP_STAT4_PRT19),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT19_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT19_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT19_HELP,

(PIP_STAT4_PRT24),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT24_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT24_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT24_HELP,

(PIP_STAT4_PRT32),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT32_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT32_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT32_HELP,

(PIP_STAT4_PRT33),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT33_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT33_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT33_HELP,

(PIP_STAT4_PRT34),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT34_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT34_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT34_HELP,

(PIP_STAT4_PRT35),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT35_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT35_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT35_HELP,

(PIP_STAT4_PRT36),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT36_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT36_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT36_HELP,

(PIP_STAT4_PRT37),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT37_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT37_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT37_HELP,

(PIP_STAT4_PRT38),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT38_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT38_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT38_HELP,

(PIP_STAT4_PRT39),2,Type=RSL,PIP,PIP_PIP_STAT4_PRT39_HELP
T,H65TO127-Number of 65=127B packets,1,32,Hex,8,PIP_PIP_STAT4_PRT39_HELP,
T,H64-Number of 1=64B packets,33,32,Hex,8,PIP_PIP_STAT4_PRT39_HELP,

(PIP_STAT5_PRT0),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT0_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT0_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT0_HELP,

(PIP_STAT5_PRT1),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT1_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT1_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT1_HELP,

(PIP_STAT5_PRT2),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT2_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT2_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT2_HELP,

(PIP_STAT5_PRT3),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT3_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT3_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT3_HELP,

(PIP_STAT5_PRT16),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT16_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT16_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT16_HELP,

(PIP_STAT5_PRT17),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT17_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT17_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT17_HELP,

(PIP_STAT5_PRT18),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT18_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT18_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT18_HELP,

(PIP_STAT5_PRT19),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT19_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT19_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT19_HELP,

(PIP_STAT5_PRT24),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT24_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT24_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT24_HELP,

(PIP_STAT5_PRT32),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT32_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT32_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT32_HELP,

(PIP_STAT5_PRT33),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT33_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT33_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT33_HELP,

(PIP_STAT5_PRT34),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT34_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT34_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT34_HELP,

(PIP_STAT5_PRT35),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT35_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT35_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT35_HELP,

(PIP_STAT5_PRT36),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT36_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT36_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT36_HELP,

(PIP_STAT5_PRT37),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT37_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT37_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT37_HELP,

(PIP_STAT5_PRT38),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT38_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT38_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT38_HELP,

(PIP_STAT5_PRT39),2,Type=RSL,PIP,PIP_PIP_STAT5_PRT39_HELP
T,H256TO511-Number of 256=511B packets,1,32,Hex,8,PIP_PIP_STAT5_PRT39_HELP,
T,H128TO255-Number of 128=255B packets,33,32,Hex,8,PIP_PIP_STAT5_PRT39_HELP,

(PIP_STAT6_PRT0),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT0_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT0_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT0_HELP,

(PIP_STAT6_PRT1),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT1_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT1_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT1_HELP,

(PIP_STAT6_PRT2),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT2_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT2_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT2_HELP,

(PIP_STAT6_PRT3),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT3_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT3_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT3_HELP,

(PIP_STAT6_PRT16),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT16_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT16_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT16_HELP,

(PIP_STAT6_PRT17),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT17_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT17_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT17_HELP,

(PIP_STAT6_PRT18),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT18_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT18_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT18_HELP,

(PIP_STAT6_PRT19),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT19_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT19_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT19_HELP,

(PIP_STAT6_PRT24),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT24_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT24_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT24_HELP,

(PIP_STAT6_PRT32),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT32_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT32_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT32_HELP,

(PIP_STAT6_PRT33),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT33_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT33_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT33_HELP,

(PIP_STAT6_PRT34),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT34_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT34_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT34_HELP,

(PIP_STAT6_PRT35),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT35_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT35_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT35_HELP,

(PIP_STAT6_PRT36),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT36_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT36_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT36_HELP,

(PIP_STAT6_PRT37),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT37_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT37_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT37_HELP,

(PIP_STAT6_PRT38),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT38_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT38_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT38_HELP,

(PIP_STAT6_PRT39),2,Type=RSL,PIP,PIP_PIP_STAT6_PRT39_HELP
T,H1024TO1518-Number of 1024=1518B packets,1,32,Hex,8,PIP_PIP_STAT6_PRT39_HELP,
T,H512TO1023-Number of 512=1023B packets,33,32,Hex,8,PIP_PIP_STAT6_PRT39_HELP,

(PIP_STAT7_PRT0),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT0_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT0_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT0_HELP,

(PIP_STAT7_PRT1),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT1_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT1_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT1_HELP,

(PIP_STAT7_PRT2),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT2_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT2_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT2_HELP,

(PIP_STAT7_PRT3),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT3_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT3_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT3_HELP,

(PIP_STAT7_PRT16),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT16_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT16_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT16_HELP,

(PIP_STAT7_PRT17),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT17_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT17_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT17_HELP,

(PIP_STAT7_PRT18),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT18_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT18_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT18_HELP,

(PIP_STAT7_PRT19),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT19_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT19_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT19_HELP,

(PIP_STAT7_PRT24),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT24_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT24_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT24_HELP,

(PIP_STAT7_PRT32),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT32_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT32_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT32_HELP,

(PIP_STAT7_PRT33),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT33_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT33_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT33_HELP,

(PIP_STAT7_PRT34),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT34_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT34_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT34_HELP,

(PIP_STAT7_PRT35),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT35_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT35_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT35_HELP,

(PIP_STAT7_PRT36),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT36_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT36_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT36_HELP,

(PIP_STAT7_PRT37),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT37_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT37_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT37_HELP,

(PIP_STAT7_PRT38),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT38_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT38_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT38_HELP,

(PIP_STAT7_PRT39),2,Type=RSL,PIP,PIP_PIP_STAT7_PRT39_HELP
T,FCS-Number of packets with FCS or Align opcode errors,1,32,Hex,8,PIP_PIP_STAT7_PRT39_HELP,
T,H1519-Number of 1519=max packets,33,32,Hex,8,PIP_PIP_STAT7_PRT39_HELP,

(PIP_STAT8_PRT0),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT0_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT0_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT0_HELP,

(PIP_STAT8_PRT1),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT1_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT1_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT1_HELP,

(PIP_STAT8_PRT2),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT2_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT2_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT2_HELP,

(PIP_STAT8_PRT3),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT3_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT3_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT3_HELP,

(PIP_STAT8_PRT16),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT16_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT16_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT16_HELP,

(PIP_STAT8_PRT17),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT17_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT17_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT17_HELP,

(PIP_STAT8_PRT18),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT18_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT18_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT18_HELP,

(PIP_STAT8_PRT19),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT19_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT19_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT19_HELP,

(PIP_STAT8_PRT24),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT24_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT24_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT24_HELP,

(PIP_STAT8_PRT32),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT32_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT32_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT32_HELP,

(PIP_STAT8_PRT33),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT33_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT33_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT33_HELP,

(PIP_STAT8_PRT34),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT34_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT34_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT34_HELP,

(PIP_STAT8_PRT35),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT35_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT35_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT35_HELP,

(PIP_STAT8_PRT36),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT36_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT36_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT36_HELP,

(PIP_STAT8_PRT37),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT37_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT37_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT37_HELP,

(PIP_STAT8_PRT38),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT38_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT38_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT38_HELP,

(PIP_STAT8_PRT39),2,Type=RSL,PIP,PIP_PIP_STAT8_PRT39_HELP
T,FRAG-Number of packets with length < min and FCS error,1,32,Hex,8,PIP_PIP_STAT8_PRT39_HELP,
T,UNDERSZ-Number of packets with length < min,33,32,Hex,8,PIP_PIP_STAT8_PRT39_HELP,

(PIP_STAT9_PRT0),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT0_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT0_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT0_HELP,

(PIP_STAT9_PRT1),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT1_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT1_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT1_HELP,

(PIP_STAT9_PRT2),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT2_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT2_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT2_HELP,

(PIP_STAT9_PRT3),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT3_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT3_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT3_HELP,

(PIP_STAT9_PRT16),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT16_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT16_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT16_HELP,

(PIP_STAT9_PRT17),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT17_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT17_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT17_HELP,

(PIP_STAT9_PRT18),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT18_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT18_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT18_HELP,

(PIP_STAT9_PRT19),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT19_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT19_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT19_HELP,

(PIP_STAT9_PRT24),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT24_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT24_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT24_HELP,

(PIP_STAT9_PRT32),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT32_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT32_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT32_HELP,

(PIP_STAT9_PRT33),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT33_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT33_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT33_HELP,

(PIP_STAT9_PRT34),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT34_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT34_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT34_HELP,

(PIP_STAT9_PRT35),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT35_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT35_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT35_HELP,

(PIP_STAT9_PRT36),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT36_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT36_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT36_HELP,

(PIP_STAT9_PRT37),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT37_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT37_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT37_HELP,

(PIP_STAT9_PRT38),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT38_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT38_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT38_HELP,

(PIP_STAT9_PRT39),2,Type=RSL,PIP,PIP_PIP_STAT9_PRT39_HELP
T,JABBER-Number of packets with length > max and FCS error,1,32,Hex,8,PIP_PIP_STAT9_PRT39_HELP,
T,OVERSZ-Number of packets with length > max,33,32,Hex,8,PIP_PIP_STAT9_PRT39_HELP,

(PIP_STAT_CTL),2,Controls how the PIP statistics counters are handled.,PIP,PIP_PIP_STAT_CTL_HELP
T,Reserved-Reserved,1,63,Hex,16,PIP_PIP_STAT_CTL_HELP,
O,RDCLR-Stat registers are read and clear,Enable,Disable,64,1,PIP_PIP_STAT_CTL_HELP,

(PIP_STAT_INB_ERRS0),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS0_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS0_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS0_HELP,

(PIP_STAT_INB_ERRS1),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS1_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS1_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS1_HELP,

(PIP_STAT_INB_ERRS2),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS2_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS2_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS2_HELP,

(PIP_STAT_INB_ERRS3),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS3_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS3_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS3_HELP,

(PIP_STAT_INB_ERRS16),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS16_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS16_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS16_HELP,

(PIP_STAT_INB_ERRS17),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS17_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS17_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS17_HELP,

(PIP_STAT_INB_ERRS18),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS18_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS18_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS18_HELP,

(PIP_STAT_INB_ERRS19),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS19_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS19_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS19_HELP,

(PIP_STAT_INB_ERRS24),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS24_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS24_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS24_HELP,

(PIP_STAT_INB_ERRS32),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS32_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS32_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS32_HELP,

(PIP_STAT_INB_ERRS33),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS33_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS33_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS33_HELP,

(PIP_STAT_INB_ERRS34),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS34_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS34_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS34_HELP,

(PIP_STAT_INB_ERRS35),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS35_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS35_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS35_HELP,

(PIP_STAT_INB_ERRS36),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS36_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS36_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS36_HELP,

(PIP_STAT_INB_ERRS37),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS37_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS37_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS37_HELP,

(PIP_STAT_INB_ERRS38),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS38_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS38_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS38_HELP,

(PIP_STAT_INB_ERRS39),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_ERRS39_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_STAT_INB_ERRS39_HELP,
T,ERRS-Number of packets with errors,49,16,Hex,4,PIP_PIP_STAT_INB_ERRS39_HELP,

(PIP_STAT_INB_OCTS0),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS0_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS0_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS0_HELP,

(PIP_STAT_INB_OCTS1),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS1_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS1_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS1_HELP,

(PIP_STAT_INB_OCTS2),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS2_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS2_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS2_HELP,

(PIP_STAT_INB_OCTS3),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS3_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS3_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS3_HELP,

(PIP_STAT_INB_OCTS16),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS16_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS16_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS16_HELP,

(PIP_STAT_INB_OCTS17),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS17_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS17_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS17_HELP,

(PIP_STAT_INB_OCTS18),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS18_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS18_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS18_HELP,

(PIP_STAT_INB_OCTS19),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS19_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS19_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS19_HELP,

(PIP_STAT_INB_OCTS24),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS24_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS24_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS24_HELP,

(PIP_STAT_INB_OCTS32),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS32_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS32_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS32_HELP,

(PIP_STAT_INB_OCTS33),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS33_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS33_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS33_HELP,

(PIP_STAT_INB_OCTS34),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS34_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS34_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS34_HELP,

(PIP_STAT_INB_OCTS35),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS35_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS35_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS35_HELP,

(PIP_STAT_INB_OCTS36),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS36_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS36_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS36_HELP,

(PIP_STAT_INB_OCTS37),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS37_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS37_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS37_HELP,

(PIP_STAT_INB_OCTS38),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS38_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS38_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS38_HELP,

(PIP_STAT_INB_OCTS39),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_OCTS39_HELP
T,Reserved-Reserved,1,16,Hex,4,PIP_PIP_STAT_INB_OCTS39_HELP,
T,OCTS-Total number of octets from all packets received,17,48,Hex,12,PIP_PIP_STAT_INB_OCTS39_HELP,

(PIP_STAT_INB_PKTS0),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS0_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS0_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS0_HELP,

(PIP_STAT_INB_PKTS1),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS1_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS1_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS1_HELP,

(PIP_STAT_INB_PKTS2),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS2_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS2_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS2_HELP,

(PIP_STAT_INB_PKTS3),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS3_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS3_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS3_HELP,

(PIP_STAT_INB_PKTS16),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS16_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS16_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS16_HELP,

(PIP_STAT_INB_PKTS17),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS17_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS17_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS17_HELP,

(PIP_STAT_INB_PKTS18),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS18_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS18_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS18_HELP,

(PIP_STAT_INB_PKTS19),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS19_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS19_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS19_HELP,

(PIP_STAT_INB_PKTS24),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS24_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS24_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS24_HELP,

(PIP_STAT_INB_PKTS32),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS32_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS32_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS32_HELP,

(PIP_STAT_INB_PKTS33),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS33_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS33_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS33_HELP,

(PIP_STAT_INB_PKTS34),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS34_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS34_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS34_HELP,

(PIP_STAT_INB_PKTS35),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS35_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS35_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS35_HELP,

(PIP_STAT_INB_PKTS36),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS36_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS36_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS36_HELP,

(PIP_STAT_INB_PKTS37),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS37_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS37_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS37_HELP,

(PIP_STAT_INB_PKTS38),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS38_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS38_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS38_HELP,

(PIP_STAT_INB_PKTS39),2,Inbound stats collect all data sent to PIP from all packet interfaces.,PIP,PIP_PIP_STAT_INB_PKTS39_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_STAT_INB_PKTS39_HELP,
T,PKTS-Number of packets without errors,33,32,Hex,8,PIP_PIP_STAT_INB_PKTS39_HELP,

(PIP_TAG_INC0),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC0_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC0_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC0_HELP,

(PIP_TAG_INC1),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC1_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC1_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC1_HELP,

(PIP_TAG_INC2),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC2_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC2_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC2_HELP,

(PIP_TAG_INC3),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC3_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC3_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC3_HELP,

(PIP_TAG_INC4),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC4_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC4_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC4_HELP,

(PIP_TAG_INC5),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC5_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC5_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC5_HELP,

(PIP_TAG_INC6),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC6_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC6_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC6_HELP,

(PIP_TAG_INC7),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC7_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC7_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC7_HELP,

(PIP_TAG_INC8),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC8_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC8_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC8_HELP,

(PIP_TAG_INC9),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC9_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC9_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC9_HELP,

(PIP_TAG_INC10),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC10_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC10_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC10_HELP,

(PIP_TAG_INC11),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC11_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC11_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC11_HELP,

(PIP_TAG_INC12),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC12_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC12_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC12_HELP,

(PIP_TAG_INC13),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC13_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC13_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC13_HELP,

(PIP_TAG_INC14),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC14_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC14_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC14_HELP,

(PIP_TAG_INC15),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC15_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC15_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC15_HELP,

(PIP_TAG_INC16),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC16_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC16_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC16_HELP,

(PIP_TAG_INC17),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC17_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC17_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC17_HELP,

(PIP_TAG_INC18),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC18_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC18_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC18_HELP,

(PIP_TAG_INC19),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC19_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC19_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC19_HELP,

(PIP_TAG_INC20),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC20_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC20_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC20_HELP,

(PIP_TAG_INC21),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC21_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC21_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC21_HELP,

(PIP_TAG_INC22),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC22_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC22_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC22_HELP,

(PIP_TAG_INC23),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC23_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC23_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC23_HELP,

(PIP_TAG_INC24),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC24_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC24_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC24_HELP,

(PIP_TAG_INC25),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC25_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC25_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC25_HELP,

(PIP_TAG_INC26),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC26_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC26_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC26_HELP,

(PIP_TAG_INC27),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC27_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC27_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC27_HELP,

(PIP_TAG_INC28),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC28_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC28_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC28_HELP,

(PIP_TAG_INC29),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC29_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC29_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC29_HELP,

(PIP_TAG_INC30),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC30_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC30_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC30_HELP,

(PIP_TAG_INC31),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC31_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC31_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC31_HELP,

(PIP_TAG_INC32),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC32_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC32_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC32_HELP,

(PIP_TAG_INC33),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC33_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC33_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC33_HELP,

(PIP_TAG_INC34),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC34_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC34_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC34_HELP,

(PIP_TAG_INC35),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC35_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC35_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC35_HELP,

(PIP_TAG_INC36),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC36_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC36_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC36_HELP,

(PIP_TAG_INC37),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC37_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC37_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC37_HELP,

(PIP_TAG_INC38),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC38_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC38_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC38_HELP,

(PIP_TAG_INC39),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC39_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC39_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC39_HELP,

(PIP_TAG_INC40),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC40_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC40_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC40_HELP,

(PIP_TAG_INC41),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC41_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC41_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC41_HELP,

(PIP_TAG_INC42),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC42_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC42_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC42_HELP,

(PIP_TAG_INC43),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC43_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC43_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC43_HELP,

(PIP_TAG_INC44),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC44_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC44_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC44_HELP,

(PIP_TAG_INC45),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC45_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC45_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC45_HELP,

(PIP_TAG_INC46),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC46_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC46_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC46_HELP,

(PIP_TAG_INC47),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC47_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC47_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC47_HELP,

(PIP_TAG_INC48),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC48_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC48_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC48_HELP,

(PIP_TAG_INC49),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC49_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC49_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC49_HELP,

(PIP_TAG_INC50),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC50_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC50_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC50_HELP,

(PIP_TAG_INC51),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC51_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC51_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC51_HELP,

(PIP_TAG_INC52),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC52_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC52_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC52_HELP,

(PIP_TAG_INC53),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC53_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC53_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC53_HELP,

(PIP_TAG_INC54),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC54_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC54_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC54_HELP,

(PIP_TAG_INC55),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC55_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC55_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC55_HELP,

(PIP_TAG_INC56),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC56_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC56_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC56_HELP,

(PIP_TAG_INC57),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC57_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC57_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC57_HELP,

(PIP_TAG_INC58),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC58_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC58_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC58_HELP,

(PIP_TAG_INC59),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC59_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC59_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC59_HELP,

(PIP_TAG_INC60),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC60_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC60_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC60_HELP,

(PIP_TAG_INC61),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC61_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC61_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC61_HELP,

(PIP_TAG_INC62),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC62_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC62_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC62_HELP,

(PIP_TAG_INC63),2,# $PIP_TAG_INCX = 0x300+X X=(0..63) RegType=(RSL) RtlReg=(pip_tag_inc_csr_direct_TestbuilderTask),PIP,PIP_PIP_TAG_INC63_HELP
T,Reserved-Reserved,1,56,Hex,14,PIP_PIP_TAG_INC63_HELP,
T,EN-Which bytes to include in mask tag algorithm,57,8,Hex,2,PIP_PIP_TAG_INC63_HELP,

(PIP_TAG_MASK),2,Type=RSL,PIP,PIP_PIP_TAG_MASK_HELP
T,Reserved-Reserved,1,48,Hex,12,PIP_PIP_TAG_MASK_HELP,
T,MASK-When set MASK clears individual bits of lower 16,49,16,Hex,4,PIP_PIP_TAG_MASK_HELP,

(PIP_TAG_SECRET),3,The source and destination IV's provide a mechanism for each Octeon to be unique.,PIP,PIP_PIP_TAG_SECRET_HELP
T,Reserved-Reserved,1,32,Hex,8,PIP_PIP_TAG_SECRET_HELP,
T,DST-Secret for the destination tuple tag CRC calc,33,16,Hex,4,PIP_PIP_TAG_SECRET_HELP,
T,SRC-Secret for the source tuple tag CRC calc,49,16,Hex,4,PIP_PIP_TAG_SECRET_HELP,

(PIP_TODO_ENTRY),3,Summary of the current packet that has completed and waiting to be processed,PIP,PIP_PIP_TODO_ENTRY_HELP
O,VAL-Entry is valid,Enable,Disable,1,1,PIP_PIP_TODO_ENTRY_HELP,
O,Reserved-Reserved,Enable,Disable,2,1,PIP_PIP_TODO_ENTRY_HELP,
T,ENTRY-Todo list entry summary,3,62,Hex,16,PIP_PIP_TODO_ENTRY_HELP,

(PIP_VLAN_ETYPES0),4,Type=RSL,PIP,PIP_PIP_VLAN_ETYPES0_HELP
T,TYPE3-VLAN Ethertype,1,16,Hex,4,PIP_PIP_VLAN_ETYPES0_HELP,
T,TYPE2-VLAN Ethertype,17,16,Hex,4,PIP_PIP_VLAN_ETYPES0_HELP,
T,TYPE1-VLAN Ethertype,33,16,Hex,4,PIP_PIP_VLAN_ETYPES0_HELP,
T,TYPE0-VLAN Ethertype,49,16,Hex,4,PIP_PIP_VLAN_ETYPES0_HELP,

(PIP_VLAN_ETYPES1),4,Type=RSL,PIP,PIP_PIP_VLAN_ETYPES1_HELP
T,TYPE3-VLAN Ethertype,1,16,Hex,4,PIP_PIP_VLAN_ETYPES1_HELP,
T,TYPE2-VLAN Ethertype,17,16,Hex,4,PIP_PIP_VLAN_ETYPES1_HELP,
T,TYPE1-VLAN Ethertype,33,16,Hex,4,PIP_PIP_VLAN_ETYPES1_HELP,
T,TYPE0-VLAN Ethertype,49,16,Hex,4,PIP_PIP_VLAN_ETYPES1_HELP,

(PKO_MEM_COUNT0),2,Type=RSL,PKO,PKO_PKO_MEM_COUNT0_HELP
T,Reserved-Reserved,1,32,Hex,8,PKO_PKO_MEM_COUNT0_HELP,
T,COUNT-Total number of packets seen by PKO,33,32,Hex,8,PKO_PKO_MEM_COUNT0_HELP,

(PKO_MEM_COUNT1),2,Type=RSL,PKO,PKO_PKO_MEM_COUNT1_HELP
T,Reserved-Reserved,1,16,Hex,4,PKO_PKO_MEM_COUNT1_HELP,
T,COUNT-Total number of bytes seen by PKO,17,48,Hex,12,PKO_PKO_MEM_COUNT1_HELP,

(PKO_MEM_DEBUG0),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG0_HELP
T,FAU-Fetch and add command words,1,28,Hex,7,PKO_PKO_MEM_DEBUG0_HELP,
T,CMD-Command word,29,14,Hex,4,PKO_PKO_MEM_DEBUG0_HELP,
T,SEGS-Number of segments/gather size,43,6,Hex,2,PKO_PKO_MEM_DEBUG0_HELP,
T,SIZE-Packet length in bytes,49,16,Hex,4,PKO_PKO_MEM_DEBUG0_HELP,

(PKO_MEM_DEBUG1),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG1_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG1_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG1_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG1_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG1_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG1_HELP,

(PKO_MEM_DEBUG10),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG10_HELP
T,Reserved-Reserved,1,15,Hex,4,PKO_PKO_MEM_DEBUG10_HELP,
T,PTRS1-Internal state,16,17,Hex,5,PKO_PKO_MEM_DEBUG10_HELP,
T,Reserved-Reserved,33,15,Hex,4,PKO_PKO_MEM_DEBUG10_HELP,
T,PTRS2-Internal state,48,17,Hex,5,PKO_PKO_MEM_DEBUG10_HELP,

(PKO_MEM_DEBUG11),8,Type=RSL,PKO,PKO_PKO_MEM_DEBUG11_HELP
T,Reserved-Reserved,1,41,Hex,11,PKO_PKO_MEM_DEBUG11_HELP,
O,MAJ-Internal state,Enable,Disable,42,1,PKO_PKO_MEM_DEBUG11_HELP,
T,UID-Internal state,43,3,Hex,1,PKO_PKO_MEM_DEBUG11_HELP,
O,SOP-Internal state,Enable,Disable,46,1,PKO_PKO_MEM_DEBUG11_HELP,
O,LEN-Internal state,Enable,Disable,47,1,PKO_PKO_MEM_DEBUG11_HELP,
O,CHK-Internal state,Enable,Disable,48,1,PKO_PKO_MEM_DEBUG11_HELP,
T,CNT-Internal state,49,13,Hex,4,PKO_PKO_MEM_DEBUG11_HELP,
T,MOD-Internal state,62,3,Hex,1,PKO_PKO_MEM_DEBUG11_HELP,

(PKO_MEM_DEBUG12),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG12_HELP
T,FAU-Fetch and add command words,1,28,Hex,7,PKO_PKO_MEM_DEBUG12_HELP,
T,CMD-Command word,29,14,Hex,4,PKO_PKO_MEM_DEBUG12_HELP,
T,SEGS-Number of segments/gather size,43,6,Hex,2,PKO_PKO_MEM_DEBUG12_HELP,
T,SIZE-Packet length in bytes,49,16,Hex,4,PKO_PKO_MEM_DEBUG12_HELP,

(PKO_MEM_DEBUG13),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG13_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG13_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG13_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG13_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG13_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG13_HELP,

(PKO_MEM_DEBUG14),1,Type=RSL,PKO,PKO_PKO_MEM_DEBUG14_HELP
T,DATA-Command words,1,64,Hex,16,PKO_PKO_MEM_DEBUG14_HELP,

(PKO_MEM_DEBUG2),5,Type=RSL,PKO,PKO_PKO_MEM_DEBUG2_HELP
O,I-"I"  value used for free operation,Enable,Disable,1,1,PKO_PKO_MEM_DEBUG2_HELP,
T,BACK-Back value used for free operation,2,4,Hex,1,PKO_PKO_MEM_DEBUG2_HELP,
T,POOL-Pool value used for free operation,6,3,Hex,1,PKO_PKO_MEM_DEBUG2_HELP,
T,SIZE-Size in bytes,9,16,Hex,4,PKO_PKO_MEM_DEBUG2_HELP,
T,PTR-Data pointer,25,40,Hex,10,PKO_PKO_MEM_DEBUG2_HELP,

(PKO_MEM_DEBUG3),1,Type=RSL,PKO,PKO_PKO_MEM_DEBUG3_HELP
T,DATA-WorkQ data or Store0 pointer,1,64,Hex,16,PKO_PKO_MEM_DEBUG3_HELP,

(PKO_MEM_DEBUG4),13,Type=RSL,PKO,PKO_PKO_MEM_DEBUG4_HELP
T,CURR_SIZ-Internal state,1,8,Hex,2,PKO_PKO_MEM_DEBUG4_HELP,
T,CURR_OFF-Internal state,9,16,Hex,4,PKO_PKO_MEM_DEBUG4_HELP,
T,CMND_SEGS-Internal state,25,6,Hex,2,PKO_PKO_MEM_DEBUG4_HELP,
T,CMND_SIZ-Internal state,31,16,Hex,4,PKO_PKO_MEM_DEBUG4_HELP,
T,CMND_OFF-Internal state,47,6,Hex,2,PKO_PKO_MEM_DEBUG4_HELP,
T,UID-Internal state,53,2,Hex,1,PKO_PKO_MEM_DEBUG4_HELP,
O,DREAD_SOP-Internal state,Enable,Disable,55,1,PKO_PKO_MEM_DEBUG4_HELP,
O,INIT_DWRITE-Internal state,Enable,Disable,56,1,PKO_PKO_MEM_DEBUG4_HELP,
O,CHK_ONCE-Internal state,Enable,Disable,57,1,PKO_PKO_MEM_DEBUG4_HELP,
O,CHK_MODE-Internal state,Enable,Disable,58,1,PKO_PKO_MEM_DEBUG4_HELP,
O,WAIT-Internal state,Enable,Disable,59,1,PKO_PKO_MEM_DEBUG4_HELP,
T,MINOR-Internal state,60,2,Hex,1,PKO_PKO_MEM_DEBUG4_HELP,
T,MAJOR-Internal state,62,3,Hex,1,PKO_PKO_MEM_DEBUG4_HELP,

(PKO_MEM_DEBUG5),6,Type=RSL,PKO,PKO_PKO_MEM_DEBUG5_HELP
T,Reserved-Reserved,1,8,Hex,2,PKO_PKO_MEM_DEBUG5_HELP,
O,PTP-Internal state,Enable,Disable,9,1,PKO_PKO_MEM_DEBUG5_HELP,
O,MAJOR_3-Internal state,Enable,Disable,10,1,PKO_PKO_MEM_DEBUG5_HELP,
T,NXT_INFLT-Internal state,11,6,Hex,2,PKO_PKO_MEM_DEBUG5_HELP,
T,CURR_PTR-Internal state,17,40,Hex,10,PKO_PKO_MEM_DEBUG5_HELP,
T,CURR_SIZ-Internal state,57,8,Hex,2,PKO_PKO_MEM_DEBUG5_HELP,

(PKO_MEM_DEBUG6),13,Type=RSL,PKO,PKO_PKO_MEM_DEBUG6_HELP
T,Reserved-Reserved,1,27,Hex,7,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFFRES-Internal state,28,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFFTHS-Internal state,32,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
O,PREEMPTER-Internal state,Enable,Disable,36,1,PKO_PKO_MEM_DEBUG6_HELP,
O,PREEMPTEE-Internal state,Enable,Disable,37,1,PKO_PKO_MEM_DEBUG6_HELP,
O,PREEMPTED-Internal state,Enable,Disable,38,1,PKO_PKO_MEM_DEBUG6_HELP,
O,ACTIVE-Internal state,Enable,Disable,39,1,PKO_PKO_MEM_DEBUG6_HELP,
O,STATICB-Internal state,Enable,Disable,40,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QOS-Internal state,41,3,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QCB_RIDX-Internal state,44,5,Hex,2,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFFMAX-Internal state,49,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_OFF-Internal state,53,4,Hex,1,PKO_PKO_MEM_DEBUG6_HELP,
T,QID_BASE-Internal state,57,8,Hex,2,PKO_PKO_MEM_DEBUG6_HELP,

(PKO_MEM_DEBUG7),6,Type=RSL,PKO,PKO_PKO_MEM_DEBUG7_HELP
T,QOS-QOS mask to enable the queue when set,1,5,Hex,2,PKO_PKO_MEM_DEBUG7_HELP,
O,TAIL-This queue is the last (tail) in the queue array,Enable,Disable,6,1,PKO_PKO_MEM_DEBUG7_HELP,
T,BUF_SIZ-Command buffer remaining size in words,7,13,Hex,4,PKO_PKO_MEM_DEBUG7_HELP,
T,BUF_PTR-Command word pointer,20,33,Hex,9,PKO_PKO_MEM_DEBUG7_HELP,
T,QCB_WIDX-Buffer write index for QCB,53,6,Hex,2,PKO_PKO_MEM_DEBUG7_HELP,
T,QCB_RIDX-Buffer read  index for QCB,59,6,Hex,2,PKO_PKO_MEM_DEBUG7_HELP,

(PKO_MEM_DEBUG8),12,Type=RSL,PKO,PKO_PKO_MEM_DEBUG8_HELP
T,Reserved-Reserved,1,22,Hex,6,PKO_PKO_MEM_DEBUG8_HELP,
T,QID_QQOS-QOS_MASK,23,8,Hex,2,PKO_PKO_MEM_DEBUG8_HELP,
O,Reserved-Reserved,Enable,Disable,31,1,PKO_PKO_MEM_DEBUG8_HELP,
T,QID_IDX-IDX,32,4,Hex,1,PKO_PKO_MEM_DEBUG8_HELP,
O,PREEMPTER-Preempter,Enable,Disable,36,1,PKO_PKO_MEM_DEBUG8_HELP,
T,DOORBELL-Doorbell count,37,20,Hex,5,PKO_PKO_MEM_DEBUG8_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,PKO_PKO_MEM_DEBUG8_HELP,
O,PREEMPTEE-Preemptee,Enable,Disable,58,1,PKO_PKO_MEM_DEBUG8_HELP,
O,STATIC_P-Static priority,Enable,Disable,59,1,PKO_PKO_MEM_DEBUG8_HELP,
O,S_TAIL-Static tail,Enable,Disable,60,1,PKO_PKO_MEM_DEBUG8_HELP,
O,STATIC_Q-Static priority,Enable,Disable,61,1,PKO_PKO_MEM_DEBUG8_HELP,
T,QOS-QOS mask to enable the queue when set,62,3,Hex,1,PKO_PKO_MEM_DEBUG8_HELP,

(PKO_MEM_DEBUG9),4,Type=RSL,PKO,PKO_PKO_MEM_DEBUG9_HELP
T,Reserved-Reserved,1,15,Hex,4,PKO_PKO_MEM_DEBUG9_HELP,
T,PTRS0-Internal state,16,17,Hex,5,PKO_PKO_MEM_DEBUG9_HELP,
T,Reserved-Reserved,33,15,Hex,4,PKO_PKO_MEM_DEBUG9_HELP,
T,PTRS3-Internal state,48,17,Hex,5,PKO_PKO_MEM_DEBUG9_HELP,

(PKO_MEM_PORT_PTRS),7,Type=RSL,PKO,PKO_PKO_MEM_PORT_PTRS_HELP
T,Reserved-Reserved,1,2,Hex,1,PKO_PKO_MEM_PORT_PTRS_HELP,
O,STATIC_P-Set if this PID has static priority,Enable,Disable,3,1,PKO_PKO_MEM_PORT_PTRS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_PORT_PTRS_HELP,
T,Reserved-Reserved,12,37,Hex,10,PKO_PKO_MEM_PORT_PTRS_HELP,
T,BP_PORT-PID listens to BP_PORT for per=packet backpressure,49,6,Hex,2,PKO_PKO_MEM_PORT_PTRS_HELP,
T,EID-Engine ID to which this port is mapped,55,4,Hex,1,PKO_PKO_MEM_PORT_PTRS_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_PTRS_HELP,

(PKO_MEM_PORT_QOS),5,Type=RSL,PKO,PKO_PKO_MEM_PORT_QOS_HELP
T,Reserved-Reserved,1,3,Hex,1,PKO_PKO_MEM_PORT_QOS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_PORT_QOS_HELP,
T,Reserved-Reserved,12,43,Hex,11,PKO_PKO_MEM_PORT_QOS_HELP,
T,EID-Engine ID to which this port is mapped,55,4,Hex,1,PKO_PKO_MEM_PORT_QOS_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_QOS_HELP,

(PKO_MEM_PORT_RATE0),5,Type=RSL,PKO,PKO_PKO_MEM_PORT_RATE0_HELP
T,Reserved-Reserved,1,13,Hex,4,PKO_PKO_MEM_PORT_RATE0_HELP,
T,RATE_WORD-Rate limiting adder per 8 byte,14,19,Hex,5,PKO_PKO_MEM_PORT_RATE0_HELP,
T,RATE_PKT-Rate limiting adder per packet,33,24,Hex,6,PKO_PKO_MEM_PORT_RATE0_HELP,
T,Reserved-Reserved,57,2,Hex,1,PKO_PKO_MEM_PORT_RATE0_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_RATE0_HELP,

(PKO_MEM_PORT_RATE1),4,Type=RSL,PKO,PKO_PKO_MEM_PORT_RATE1_HELP
T,Reserved-Reserved,1,32,Hex,8,PKO_PKO_MEM_PORT_RATE1_HELP,
T,RATE_LIM-Rate limiting accumulator limit,33,24,Hex,6,PKO_PKO_MEM_PORT_RATE1_HELP,
T,Reserved-Reserved,57,2,Hex,1,PKO_PKO_MEM_PORT_RATE1_HELP,
T,PID-Port ID[5:0],59,6,Hex,2,PKO_PKO_MEM_PORT_RATE1_HELP,

(PKO_MEM_QUEUE_PTRS),9,Type=RSL,PKO,PKO_PKO_MEM_QUEUE_PTRS_HELP
O,S_TAIL-Set if this QID is the tail of the static queues,Enable,Disable,1,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,STATIC_P-Set if any QID in this PID has static priority,Enable,Disable,2,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,STATIC_Q-Set if this QID has static priority,Enable,Disable,3,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,BUF_PTR-Command buffer pointer <23:17> MBZ,12,36,Hex,9,PKO_PKO_MEM_QUEUE_PTRS_HELP,
O,TAIL-Set if this QID is the tail of the queue array,Enable,Disable,48,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,INDEX-Index[2:0] (distance from head) in the queue array,49,3,Hex,1,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,PORT-Port ID to which this queue is mapped,52,6,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,
T,QUEUE-Queue ID[6:0],58,7,Hex,2,PKO_PKO_MEM_QUEUE_PTRS_HELP,

(PKO_MEM_QUEUE_QOS),5,Type=RSL,PKO,PKO_PKO_MEM_QUEUE_QOS_HELP
T,Reserved-Reserved,1,3,Hex,1,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,QOS_MASK-Mask to control priority across 8 QOS rounds,4,8,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,Reserved-Reserved,12,40,Hex,10,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,PID-Port ID to which this queue is mapped,52,6,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,
T,QID-Queue ID,58,7,Hex,2,PKO_PKO_MEM_QUEUE_QOS_HELP,

(PKO_REG_BIST_RESULT),16,Type=RSL,PKO,PKO_PKO_REG_BIST_RESULT_HELP
T,Reserved-Reserved,1,34,Hex,9,PKO_PKO_REG_BIST_RESULT_HELP,
O,CSR-BiST result of CSR      memories (0=pass !0=fail),Enable,Disable,35,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,IOB-BiST result of IOB      memories (0=pass !0=fail),Enable,Disable,36,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,OUT_DAT-BiST result of OUT_DAT  memories (0=pass !0=fail),Enable,Disable,37,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,OUT_CTL-BiST result of OUT_CTL  memories (0=pass !0=fail),Enable,Disable,38,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,OUT_STA-BiST result of OUT_STA  memories (0=pass !0=fail),Enable,Disable,39,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,OUT_WIF-BiST result of OUT_WIF  memories (0=pass !0=fail),Enable,Disable,40,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_CHK-BiST result of PRT_CHK  memories (0=pass !0=fail),41,3,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,PRT_NXT-BiST result of PRT_NXT  memories (0=pass !0=fail),Enable,Disable,44,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_PSB-BiST result of PRT_PSB  memories (0=pass !0=fail),45,8,Hex,2,PKO_PKO_REG_BIST_RESULT_HELP,
O,NCB_INB-BiST result of NCB_INB  memories (0=pass !0=fail),Enable,Disable,53,1,PKO_PKO_REG_BIST_RESULT_HELP,
O,PRT_QCB-BiST result of PRT_QCB  memories (0=pass !0=fail),Enable,Disable,54,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_QSB-BiST result of PRT_QSB  memories (0=pass !0=fail),55,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,PRT_CTL-BiST result of PRT_CTL  memories (0=pass !0=fail),57,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,DAT_DAT-BiST result of DAT_DAT  memories (0=pass !0=fail),59,2,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,
T,DAT_PTR-BiST result of DAT_PTR  memories (0=pass !0=fail),61,4,Hex,1,PKO_PKO_REG_BIST_RESULT_HELP,

(PKO_REG_CMD_BUF),4,Type=RSL,PKO,PKO_PKO_REG_CMD_BUF_HELP
T,Reserved-Reserved,1,41,Hex,11,PKO_PKO_REG_CMD_BUF_HELP,
T,POOL-Free list used to free command buffer segments,42,3,Hex,1,PKO_PKO_REG_CMD_BUF_HELP,
T,Reserved-Reserved,45,7,Hex,2,PKO_PKO_REG_CMD_BUF_HELP,
T,SIZE-Number of uint64s per command buffer segment,52,13,Hex,4,PKO_PKO_REG_CMD_BUF_HELP,

(PKO_REG_DEBUG0),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG0_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG0_HELP,

(PKO_REG_DEBUG1),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG1_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG1_HELP,

(PKO_REG_DEBUG2),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG2_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG2_HELP,

(PKO_REG_DEBUG3),1,Type=RSL,PKO,PKO_PKO_REG_DEBUG3_HELP
T,ASSERTS-Various assertion checks,1,64,Hex,16,PKO_PKO_REG_DEBUG3_HELP,

(PKO_REG_ENGINE_INFLIGHT),15,Type=RSL,PKO,PKO_PKO_REG_ENGINE_INFLIGHT_HELP
T,Reserved-Reserved,1,8,Hex,2,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE13-Reserved.,9,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE12-Reserved.,13,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE11-Reserved.,17,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE10-Maximum number of inflight packets for engine10,21,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE9-Maximum number of inflight packets for engine9,25,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE8-Maximum number of inflight packets for engine8,29,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE7-Maximum number of inflight packets for engine7,33,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE6-Maximum number of inflight packets for engine6,37,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE5-Maximum number of inflight packets for engine5,41,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE4-Maximum number of inflight packets for engine4,45,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE3-Maximum number of inflight packets for engine3,49,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE2-Maximum number of inflight packets for engine2,53,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE1-Maximum number of inflight packets for engine1,57,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,
T,ENGINE0-Maximum number of inflight packets for engine0,61,4,Hex,1,PKO_PKO_REG_ENGINE_INFLIGHT_HELP,

(PKO_REG_ENGINE_THRESH),2,Type=RSL,PKO,PKO_PKO_REG_ENGINE_THRESH_HELP
T,Reserved-Reserved,1,50,Hex,13,PKO_PKO_REG_ENGINE_THRESH_HELP,
T,MASK-Mask[n]=0 disables packet send threshold for engine n,51,14,Hex,4,PKO_PKO_REG_ENGINE_THRESH_HELP,

(PKO_REG_ERROR),4,Type=RSL,PKO,PKO_PKO_REG_ERROR_HELP
T,Reserved-Reserved,1,61,Hex,16,PKO_PKO_REG_ERROR_HELP,
O,CURRZERO-A packet data pointer has size=0,Enable,Disable,62,1,PKO_PKO_REG_ERROR_HELP,
O,DOORBELL-A doorbell count has overflowed,Enable,Disable,63,1,PKO_PKO_REG_ERROR_HELP,
O,PARITY-Read parity error at port data buffer,Enable,Disable,64,1,PKO_PKO_REG_ERROR_HELP,

(PKO_REG_FLAGS),8,Type=RSL,PKO,PKO_PKO_REG_FLAGS_HELP
T,Reserved-Reserved,1,55,Hex,14,PKO_PKO_REG_FLAGS_HELP,
O,DIS_PERF3-Set to disable inactive queue QOS skipping,Enable,Disable,56,1,PKO_PKO_REG_FLAGS_HELP,
O,DIS_PERF2-Set to disable inactive queue skipping,Enable,Disable,57,1,PKO_PKO_REG_FLAGS_HELP,
T,Reserved-Reserved,58,3,Hex,1,PKO_PKO_REG_FLAGS_HELP,
O,RESET-Reset oneshot pulse,Enable,Disable,61,1,PKO_PKO_REG_FLAGS_HELP,
O,STORE_BE-Force STORE0 byte write address to big endian,Enable,Disable,62,1,PKO_PKO_REG_FLAGS_HELP,
O,ENA_DWB-Set to enable DontWriteBacks,Enable,Disable,63,1,PKO_PKO_REG_FLAGS_HELP,
O,ENA_PKO-Set to enable the PKO picker,Enable,Disable,64,1,PKO_PKO_REG_FLAGS_HELP,

(PKO_REG_GMX_PORT_MODE),3,Type=RSL,PKO,PKO_PKO_REG_GMX_PORT_MODE_HELP
T,Reserved-Reserved,1,58,Hex,15,PKO_PKO_REG_GMX_PORT_MODE_HELP,
T,MODE1-# of GM1 ports = 16 >> MODE0 0 <= MODE0 <= 4,59,3,Hex,1,PKO_PKO_REG_GMX_PORT_MODE_HELP,
T,MODE0-# of GM0 ports = 16 >> MODE0 0 <= MODE0 <= 4,62,3,Hex,1,PKO_PKO_REG_GMX_PORT_MODE_HELP,

(PKO_REG_INT_MASK),4,Type=RSL,PKO,PKO_PKO_REG_INT_MASK_HELP
T,Reserved-Reserved,1,61,Hex,16,PKO_PKO_REG_INT_MASK_HELP,
O,CURRZERO-Bit mask corresponding to PKO_REG_ERROR[2] above,Enable,Disable,62,1,PKO_PKO_REG_INT_MASK_HELP,
O,DOORBELL-Bit mask corresponding to PKO_REG_ERROR[1] above,Enable,Disable,63,1,PKO_PKO_REG_INT_MASK_HELP,
O,PARITY-Bit mask corresponding to PKO_REG_ERROR[0] above,Enable,Disable,64,1,PKO_PKO_REG_INT_MASK_HELP,

(PKO_REG_PREEMPT),2,Type=RSL,PKO,PKO_PKO_REG_PREEMPT_HELP
T,Reserved-Reserved,1,48,Hex,12,PKO_PKO_REG_PREEMPT_HELP,
T,MIN_SIZE-Threshhold for packet preemption measured in bytes.,49,16,Hex,4,PKO_PKO_REG_PREEMPT_HELP,

(PKO_REG_QUEUE_MODE),2,Type=RSL,PKO,PKO_PKO_REG_QUEUE_MODE_HELP
T,Reserved-Reserved,1,62,Hex,16,PKO_PKO_REG_QUEUE_MODE_HELP,
T,MODE-# of queues = 256 >> MODE 0 <= MODE <=2,63,2,Hex,1,PKO_PKO_REG_QUEUE_MODE_HELP,

(PKO_REG_QUEUE_PREEMPT),3,Type=RSL,PKO,PKO_PKO_REG_QUEUE_PREEMPT_HELP
T,Reserved-Reserved,1,62,Hex,16,PKO_PKO_REG_QUEUE_PREEMPT_HELP,
O,PREEMPTEE-Allow this QID to be preempted.,Enable,Disable,63,1,PKO_PKO_REG_QUEUE_PREEMPT_HELP,
O,PREEMPTER-Preempts the servicing of packet on PID to,Enable,Disable,64,1,PKO_PKO_REG_QUEUE_PREEMPT_HELP,

(PKO_REG_QUEUE_PTRS1),3,Type=RSL,PKO,PKO_PKO_REG_QUEUE_PTRS1_HELP
T,Reserved-Reserved,1,62,Hex,16,PKO_PKO_REG_QUEUE_PTRS1_HELP,
O,IDX3-bit<3> of Index (distance from head) in the queue,Enable,Disable,63,1,PKO_PKO_REG_QUEUE_PTRS1_HELP,
O,QID7-bit<7> of Queue ID,Enable,Disable,64,1,PKO_PKO_REG_QUEUE_PTRS1_HELP,

(PKO_REG_READ_IDX),3,Type=RSL,PKO,PKO_PKO_REG_READ_IDX_HELP
T,Reserved-Reserved,1,48,Hex,12,PKO_PKO_REG_READ_IDX_HELP,
T,INC-Increment to add to current index for next index,49,8,Hex,2,PKO_PKO_REG_READ_IDX_HELP,
T,INDEX-Index to use for next memory CSR read,57,8,Hex,2,PKO_PKO_REG_READ_IDX_HELP,

(PKO_REG_TIMESTAMP),2,Type=RSL,PKO,PKO_PKO_REG_TIMESTAMP_HELP
T,Reserved-Reserved,1,60,Hex,15,PKO_PKO_REG_TIMESTAMP_HELP,
T,WQE_WORD-Specifies the 8=byte word in the WQE to which a PTP,61,4,Hex,1,PKO_PKO_REG_TIMESTAMP_HELP,

(POW_BIST_STAT),10,Contains the BIST status for the POW memories ('0' = pass '1' = fail).,POW,POW_POW_BIST_STAT_HELP
T,Reserved-Reserved,1,52,Hex,13,POW_POW_BIST_STAT_HELP,
O,CAM-POW CAM BIST status,Enable,Disable,53,1,POW_POW_BIST_STAT_HELP,
O,Reserved-Reserved,Enable,Disable,54,1,POW_POW_BIST_STAT_HELP,
T,NBR-NCB receiver memory BIST status,55,2,Hex,1,POW_POW_BIST_STAT_HELP,
T,Reserved-Reserved,57,2,Hex,1,POW_POW_BIST_STAT_HELP,
T,NBT-NCB transmitter memory BIST status,59,2,Hex,1,POW_POW_BIST_STAT_HELP,
O,INDEX-Index memory BIST status,Enable,Disable,61,1,POW_POW_BIST_STAT_HELP,
O,FIDX-Forward index memory BIST status,Enable,Disable,62,1,POW_POW_BIST_STAT_HELP,
O,PEND-Pending switch memory BIST status,Enable,Disable,63,1,POW_POW_BIST_STAT_HELP,
O,ADR-Address memory BIST status,Enable,Disable,64,1,POW_POW_BIST_STAT_HELP,

(POW_DS_PC),2,Counts the number of de-schedule requests.  Write to clear.,POW,POW_POW_DS_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_DS_PC_HELP,
T,DS_PC-De=schedule performance counter,33,32,Hex,8,POW_POW_DS_PC_HELP,

(POW_ECC_ERR),13,Contains the single and double error bits and the corresponding interrupt enables for the ECC-,POW,POW_POW_ECC_ERR_HELP
T,Reserved-Reserved,1,19,Hex,5,POW_POW_ECC_ERR_HELP,
T,IOP_IE-Illegal operation interrupt enables,20,13,Hex,4,POW_POW_ECC_ERR_HELP,
T,Reserved-Reserved,33,3,Hex,1,POW_POW_ECC_ERR_HELP,
T,IOP-Illegal operation errors,36,13,Hex,4,POW_POW_ECC_ERR_HELP,
T,Reserved-Reserved,49,2,Hex,1,POW_POW_ECC_ERR_HELP,
O,RPE_IE-Remote pointer error interrupt enable,Enable,Disable,51,1,POW_POW_ECC_ERR_HELP,
O,RPE-Remote pointer error,Enable,Disable,52,1,POW_POW_ECC_ERR_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_ECC_ERR_HELP,
T,SYN-Syndrome value (only valid when DBE or SBE is set),56,5,Hex,2,POW_POW_ECC_ERR_HELP,
O,DBE_IE-Double bit error interrupt enable,Enable,Disable,61,1,POW_POW_ECC_ERR_HELP,
O,SBE_IE-Single bit error interrupt enable,Enable,Disable,62,1,POW_POW_ECC_ERR_HELP,
O,DBE-Double bit error,Enable,Disable,63,1,POW_POW_ECC_ERR_HELP,
O,SBE-Single bit error,Enable,Disable,64,1,POW_POW_ECC_ERR_HELP,

(POW_INT_CTL),3,Contains POW internal control values (for internal use not typically for customer use):,POW,POW_POW_INT_CTL_HELP
T,Reserved-Reserved,1,58,Hex,15,POW_POW_INT_CTL_HELP,
O,PFR_DIS-High=perf pre=fetch reset mode disable,Enable,Disable,59,1,POW_POW_INT_CTL_HELP,
T,NBR_THR-NBR busy threshold,60,5,Hex,2,POW_POW_INT_CTL_HELP,

(POW_IQ_CNT0),2,Contains a read-only count of the number of work queue entries for each QOS level.,POW,POW_POW_IQ_CNT0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT0_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT0_HELP,

(POW_IQ_CNT1),2,Contains a read-only count of the number of work queue entries for each QOS level.,POW,POW_POW_IQ_CNT1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT1_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT1_HELP,

(POW_IQ_CNT2),2,Contains a read-only count of the number of work queue entries for each QOS level.,POW,POW_POW_IQ_CNT2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT2_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT2_HELP,

(POW_IQ_CNT3),2,Contains a read-only count of the number of work queue entries for each QOS level.,POW,POW_POW_IQ_CNT3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT3_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT3_HELP,

(POW_IQ_CNT4),2,Contains a read-only count of the number of work queue entries for each QOS level.,POW,POW_POW_IQ_CNT4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT4_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT4_HELP,

(POW_IQ_CNT5),2,Contains a read-only count of the number of work queue entries for each QOS level.,POW,POW_POW_IQ_CNT5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT5_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT5_HELP,

(POW_IQ_CNT6),2,Contains a read-only count of the number of work queue entries for each QOS level.,POW,POW_POW_IQ_CNT6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT6_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT6_HELP,

(POW_IQ_CNT7),2,Contains a read-only count of the number of work queue entries for each QOS level.,POW,POW_POW_IQ_CNT7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_CNT7_HELP,
T,IQ_CNT-Input queue count for QOS level X,33,32,Hex,8,POW_POW_IQ_CNT7_HELP,

(POW_IQ_COM_CNT),2,Contains a read-only count of the total number of work queue entries in all QOS levels.,POW,POW_POW_IQ_COM_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_COM_CNT_HELP,
T,IQ_CNT-Input queue combined count,33,32,Hex,8,POW_POW_IQ_COM_CNT_HELP,

(POW_IQ_INT),2,"Contains the bits (1 per QOS level) that can trigger the input queue interrupt.  An IQ_INT,POW,POW_POW_IQ_INT_HELP
T,Reserved-Reserved,1,56,Hex,14,POW_POW_IQ_INT_HELP,
T,IQ_INT-Input queue interrupt bits,57,8,Hex,2,POW_POW_IQ_INT_HELP,

(POW_IQ_INT_EN),2,Contains the bits (1 per QOS level) that enable the input queue interrupt.,POW,POW_POW_IQ_INT_EN_HELP
T,Reserved-Reserved,1,56,Hex,14,POW_POW_IQ_INT_EN_HELP,
T,INT_EN-Input queue interrupt enable bits,57,8,Hex,2,POW_POW_IQ_INT_EN_HELP,

(POW_IQ_THR0),2,Threshold value for triggering input queue interrupts.,POW,POW_POW_IQ_THR0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR0_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR0_HELP,

(POW_IQ_THR1),2,Threshold value for triggering input queue interrupts.,POW,POW_POW_IQ_THR1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR1_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR1_HELP,

(POW_IQ_THR2),2,Threshold value for triggering input queue interrupts.,POW,POW_POW_IQ_THR2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR2_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR2_HELP,

(POW_IQ_THR3),2,Threshold value for triggering input queue interrupts.,POW,POW_POW_IQ_THR3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR3_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR3_HELP,

(POW_IQ_THR4),2,Threshold value for triggering input queue interrupts.,POW,POW_POW_IQ_THR4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR4_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR4_HELP,

(POW_IQ_THR5),2,Threshold value for triggering input queue interrupts.,POW,POW_POW_IQ_THR5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR5_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR5_HELP,

(POW_IQ_THR6),2,Threshold value for triggering input queue interrupts.,POW,POW_POW_IQ_THR6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR6_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR6_HELP,

(POW_IQ_THR7),2,Threshold value for triggering input queue interrupts.,POW,POW_POW_IQ_THR7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_IQ_THR7_HELP,
T,IQ_THR-Input queue threshold for QOS level X,33,32,Hex,8,POW_POW_IQ_THR7_HELP,

(POW_NOS_CNT),2,Contains the number of work queue entries on the no-schedule list.,POW,POW_POW_NOS_CNT_HELP
T,Reserved-Reserved,1,54,Hex,14,POW_POW_NOS_CNT_HELP,
T,NOS_CNT-# of work queue entries on the no=schedule list,55,10,Hex,3,POW_POW_NOS_CNT_HELP,

(POW_NW_TIM),2,Sets the minimum period for a new work request timeout.  Period is specified in n-1 notation,POW,POW_POW_NW_TIM_HELP
T,Reserved-Reserved,1,54,Hex,14,POW_POW_NW_TIM_HELP,
T,NW_TIM-New work timer period,55,10,Hex,3,POW_POW_NW_TIM_HELP,

(POW_PF_RST_MSK),2,Resets the work prefetch engine when work is stored in an internal buffer (either when the add,POW,POW_POW_PF_RST_MSK_HELP
T,Reserved-Reserved,1,56,Hex,14,POW_POW_PF_RST_MSK_HELP,
T,RST_MSK-Prefetch engine reset mask,57,8,Hex,2,POW_POW_PF_RST_MSK_HELP,

(POW_PP_GRP_MSK0),10,Selects which group(s) a PP belongs to.  A '1' in any bit position sets the PP's membership in,POW,POW_POW_PP_GRP_MSK0_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK0_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK0_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK0_HELP,

(POW_PP_GRP_MSK1),10,Selects which group(s) a PP belongs to.  A '1' in any bit position sets the PP's membership in,POW,POW_POW_PP_GRP_MSK1_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK1_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK1_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK1_HELP,

(POW_PP_GRP_MSK2),10,Selects which group(s) a PP belongs to.  A '1' in any bit position sets the PP's membership in,POW,POW_POW_PP_GRP_MSK2_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK2_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK2_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK2_HELP,

(POW_PP_GRP_MSK3),10,Selects which group(s) a PP belongs to.  A '1' in any bit position sets the PP's membership in,POW,POW_POW_PP_GRP_MSK3_HELP
T,Reserved-Reserved,1,16,Hex,4,POW_POW_PP_GRP_MSK3_HELP,
T,QOS7_PRI-PPX priority for QOS level 7,17,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS6_PRI-PPX priority for QOS level 6,21,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS5_PRI-PPX priority for QOS level 5,25,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS4_PRI-PPX priority for QOS level 4,29,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS3_PRI-PPX priority for QOS level 3,33,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS2_PRI-PPX priority for QOS level 2,37,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS1_PRI-PPX priority for QOS level 1,41,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,QOS0_PRI-PPX priority for QOS level 0,45,4,Hex,1,POW_POW_PP_GRP_MSK3_HELP,
T,GRP_MSK-PPX group mask,49,16,Hex,4,POW_POW_PP_GRP_MSK3_HELP,

(POW_QOS_RND0),5,Contains the round definitions for issuing new work.  Each round consists of 8 bits with each,POW,POW_POW_QOS_RND0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND0_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND0_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND0_HELP,

(POW_QOS_RND1),5,Contains the round definitions for issuing new work.  Each round consists of 8 bits with each,POW,POW_POW_QOS_RND1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND1_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND1_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND1_HELP,

(POW_QOS_RND2),5,Contains the round definitions for issuing new work.  Each round consists of 8 bits with each,POW,POW_POW_QOS_RND2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND2_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND2_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND2_HELP,

(POW_QOS_RND3),5,Contains the round definitions for issuing new work.  Each round consists of 8 bits with each,POW,POW_POW_QOS_RND3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND3_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND3_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND3_HELP,

(POW_QOS_RND4),5,Contains the round definitions for issuing new work.  Each round consists of 8 bits with each,POW,POW_POW_QOS_RND4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND4_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND4_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND4_HELP,

(POW_QOS_RND5),5,Contains the round definitions for issuing new work.  Each round consists of 8 bits with each,POW,POW_POW_QOS_RND5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND5_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND5_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND5_HELP,

(POW_QOS_RND6),5,Contains the round definitions for issuing new work.  Each round consists of 8 bits with each,POW,POW_POW_QOS_RND6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND6_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND6_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND6_HELP,

(POW_QOS_RND7),5,Contains the round definitions for issuing new work.  Each round consists of 8 bits with each,POW,POW_POW_QOS_RND7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_QOS_RND7_HELP,
T,RND_P3-Round mask for round Xx4+3,33,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND_P2-Round mask for round Xx4+2,41,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND_P1-Round mask for round Xx4+1,49,8,Hex,2,POW_POW_QOS_RND7_HELP,
T,RND-Round mask for round Xx4,57,8,Hex,2,POW_POW_QOS_RND7_HELP,

(POW_QOS_THR0),10,Contains the thresholds for allocating POW internal storage buffers.  If the number of,POW,POW_POW_QOS_THR0_HELP
T,Reserved-Reserved,1,6,Hex,2,POW_POW_QOS_THR0_HELP,
T,DES_CNT-# of buffers on de=schedule list,7,10,Hex,3,POW_POW_QOS_THR0_HELP,
T,Reserved-Reserved,17,2,Hex,1,POW_POW_QOS_THR0_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,19,10,Hex,3,POW_POW_QOS_THR0_HELP,
T,Reserved-Reserved,29,2,Hex,1,POW_POW_QOS_THR0_HELP,
T,FREE_CNT-# of total free buffers,31,10,Hex,3,POW_POW_QOS_THR0_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_QOS_THR0_HELP,
T,MAX_THR-Max threshold for QOS level X,44,9,Hex,3,POW_POW_QOS_THR0_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_QOS_THR0_HELP,
T,MIN_THR-Min threshold for QOS level X,56,9,Hex,3,POW_POW_QOS_THR0_HELP,

(POW_QOS_THR1),10,Contains the thresholds for allocating POW internal storage buffers.  If the number of,POW,POW_POW_QOS_THR1_HELP
T,Reserved-Reserved,1,6,Hex,2,POW_POW_QOS_THR1_HELP,
T,DES_CNT-# of buffers on de=schedule list,7,10,Hex,3,POW_POW_QOS_THR1_HELP,
T,Reserved-Reserved,17,2,Hex,1,POW_POW_QOS_THR1_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,19,10,Hex,3,POW_POW_QOS_THR1_HELP,
T,Reserved-Reserved,29,2,Hex,1,POW_POW_QOS_THR1_HELP,
T,FREE_CNT-# of total free buffers,31,10,Hex,3,POW_POW_QOS_THR1_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_QOS_THR1_HELP,
T,MAX_THR-Max threshold for QOS level X,44,9,Hex,3,POW_POW_QOS_THR1_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_QOS_THR1_HELP,
T,MIN_THR-Min threshold for QOS level X,56,9,Hex,3,POW_POW_QOS_THR1_HELP,

(POW_QOS_THR2),10,Contains the thresholds for allocating POW internal storage buffers.  If the number of,POW,POW_POW_QOS_THR2_HELP
T,Reserved-Reserved,1,6,Hex,2,POW_POW_QOS_THR2_HELP,
T,DES_CNT-# of buffers on de=schedule list,7,10,Hex,3,POW_POW_QOS_THR2_HELP,
T,Reserved-Reserved,17,2,Hex,1,POW_POW_QOS_THR2_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,19,10,Hex,3,POW_POW_QOS_THR2_HELP,
T,Reserved-Reserved,29,2,Hex,1,POW_POW_QOS_THR2_HELP,
T,FREE_CNT-# of total free buffers,31,10,Hex,3,POW_POW_QOS_THR2_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_QOS_THR2_HELP,
T,MAX_THR-Max threshold for QOS level X,44,9,Hex,3,POW_POW_QOS_THR2_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_QOS_THR2_HELP,
T,MIN_THR-Min threshold for QOS level X,56,9,Hex,3,POW_POW_QOS_THR2_HELP,

(POW_QOS_THR3),10,Contains the thresholds for allocating POW internal storage buffers.  If the number of,POW,POW_POW_QOS_THR3_HELP
T,Reserved-Reserved,1,6,Hex,2,POW_POW_QOS_THR3_HELP,
T,DES_CNT-# of buffers on de=schedule list,7,10,Hex,3,POW_POW_QOS_THR3_HELP,
T,Reserved-Reserved,17,2,Hex,1,POW_POW_QOS_THR3_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,19,10,Hex,3,POW_POW_QOS_THR3_HELP,
T,Reserved-Reserved,29,2,Hex,1,POW_POW_QOS_THR3_HELP,
T,FREE_CNT-# of total free buffers,31,10,Hex,3,POW_POW_QOS_THR3_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_QOS_THR3_HELP,
T,MAX_THR-Max threshold for QOS level X,44,9,Hex,3,POW_POW_QOS_THR3_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_QOS_THR3_HELP,
T,MIN_THR-Min threshold for QOS level X,56,9,Hex,3,POW_POW_QOS_THR3_HELP,

(POW_QOS_THR4),10,Contains the thresholds for allocating POW internal storage buffers.  If the number of,POW,POW_POW_QOS_THR4_HELP
T,Reserved-Reserved,1,6,Hex,2,POW_POW_QOS_THR4_HELP,
T,DES_CNT-# of buffers on de=schedule list,7,10,Hex,3,POW_POW_QOS_THR4_HELP,
T,Reserved-Reserved,17,2,Hex,1,POW_POW_QOS_THR4_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,19,10,Hex,3,POW_POW_QOS_THR4_HELP,
T,Reserved-Reserved,29,2,Hex,1,POW_POW_QOS_THR4_HELP,
T,FREE_CNT-# of total free buffers,31,10,Hex,3,POW_POW_QOS_THR4_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_QOS_THR4_HELP,
T,MAX_THR-Max threshold for QOS level X,44,9,Hex,3,POW_POW_QOS_THR4_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_QOS_THR4_HELP,
T,MIN_THR-Min threshold for QOS level X,56,9,Hex,3,POW_POW_QOS_THR4_HELP,

(POW_QOS_THR5),10,Contains the thresholds for allocating POW internal storage buffers.  If the number of,POW,POW_POW_QOS_THR5_HELP
T,Reserved-Reserved,1,6,Hex,2,POW_POW_QOS_THR5_HELP,
T,DES_CNT-# of buffers on de=schedule list,7,10,Hex,3,POW_POW_QOS_THR5_HELP,
T,Reserved-Reserved,17,2,Hex,1,POW_POW_QOS_THR5_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,19,10,Hex,3,POW_POW_QOS_THR5_HELP,
T,Reserved-Reserved,29,2,Hex,1,POW_POW_QOS_THR5_HELP,
T,FREE_CNT-# of total free buffers,31,10,Hex,3,POW_POW_QOS_THR5_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_QOS_THR5_HELP,
T,MAX_THR-Max threshold for QOS level X,44,9,Hex,3,POW_POW_QOS_THR5_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_QOS_THR5_HELP,
T,MIN_THR-Min threshold for QOS level X,56,9,Hex,3,POW_POW_QOS_THR5_HELP,

(POW_QOS_THR6),10,Contains the thresholds for allocating POW internal storage buffers.  If the number of,POW,POW_POW_QOS_THR6_HELP
T,Reserved-Reserved,1,6,Hex,2,POW_POW_QOS_THR6_HELP,
T,DES_CNT-# of buffers on de=schedule list,7,10,Hex,3,POW_POW_QOS_THR6_HELP,
T,Reserved-Reserved,17,2,Hex,1,POW_POW_QOS_THR6_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,19,10,Hex,3,POW_POW_QOS_THR6_HELP,
T,Reserved-Reserved,29,2,Hex,1,POW_POW_QOS_THR6_HELP,
T,FREE_CNT-# of total free buffers,31,10,Hex,3,POW_POW_QOS_THR6_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_QOS_THR6_HELP,
T,MAX_THR-Max threshold for QOS level X,44,9,Hex,3,POW_POW_QOS_THR6_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_QOS_THR6_HELP,
T,MIN_THR-Min threshold for QOS level X,56,9,Hex,3,POW_POW_QOS_THR6_HELP,

(POW_QOS_THR7),10,Contains the thresholds for allocating POW internal storage buffers.  If the number of,POW,POW_POW_QOS_THR7_HELP
T,Reserved-Reserved,1,6,Hex,2,POW_POW_QOS_THR7_HELP,
T,DES_CNT-# of buffers on de=schedule list,7,10,Hex,3,POW_POW_QOS_THR7_HELP,
T,Reserved-Reserved,17,2,Hex,1,POW_POW_QOS_THR7_HELP,
T,BUF_CNT-# of internal buffers allocated to QOS level X,19,10,Hex,3,POW_POW_QOS_THR7_HELP,
T,Reserved-Reserved,29,2,Hex,1,POW_POW_QOS_THR7_HELP,
T,FREE_CNT-# of total free buffers,31,10,Hex,3,POW_POW_QOS_THR7_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_QOS_THR7_HELP,
T,MAX_THR-Max threshold for QOS level X,44,9,Hex,3,POW_POW_QOS_THR7_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_QOS_THR7_HELP,
T,MIN_THR-Min threshold for QOS level X,56,9,Hex,3,POW_POW_QOS_THR7_HELP,

(POW_TS_PC),2,Counts the number of tag switch requests.  Write to clear.,POW,POW_POW_TS_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_TS_PC_HELP,
T,TS_PC-Tag switch performance counter,33,32,Hex,8,POW_POW_TS_PC_HELP,

(POW_WA_COM_PC),2,Counts the number of add new work requests for all QOS levels.  Write to clear.,POW,POW_POW_WA_COM_PC_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_COM_PC_HELP,
T,WA_PC-Work add combined performance counter,33,32,Hex,8,POW_POW_WA_COM_PC_HELP,

(POW_WA_PC0),2,Counts the number of add new work requests for each QOS level.  Write to clear.,POW,POW_POW_WA_PC0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC0_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC0_HELP,

(POW_WA_PC1),2,Counts the number of add new work requests for each QOS level.  Write to clear.,POW,POW_POW_WA_PC1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC1_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC1_HELP,

(POW_WA_PC2),2,Counts the number of add new work requests for each QOS level.  Write to clear.,POW,POW_POW_WA_PC2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC2_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC2_HELP,

(POW_WA_PC3),2,Counts the number of add new work requests for each QOS level.  Write to clear.,POW,POW_POW_WA_PC3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC3_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC3_HELP,

(POW_WA_PC4),2,Counts the number of add new work requests for each QOS level.  Write to clear.,POW,POW_POW_WA_PC4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC4_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC4_HELP,

(POW_WA_PC5),2,Counts the number of add new work requests for each QOS level.  Write to clear.,POW,POW_POW_WA_PC5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC5_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC5_HELP,

(POW_WA_PC6),2,Counts the number of add new work requests for each QOS level.  Write to clear.,POW,POW_POW_WA_PC6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC6_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC6_HELP,

(POW_WA_PC7),2,Counts the number of add new work requests for each QOS level.  Write to clear.,POW,POW_POW_WA_PC7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WA_PC7_HELP,
T,WA_PC-Work add performance counter for QOS level X,33,32,Hex,8,POW_POW_WA_PC7_HELP,

(POW_WQ_INT),3,Contains the bits (1 per group) that set work queue interrupts and are used to clear these,POW,POW_POW_WQ_INT_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WQ_INT_HELP,
T,IQ_DIS-Input queue interrupt temporary disable mask,33,16,Hex,4,POW_POW_WQ_INT_HELP,
T,WQ_INT-Work queue interrupt bits,49,16,Hex,4,POW_POW_WQ_INT_HELP,

(POW_WQ_INT_CNT0),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT0_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT0_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT0_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT0_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT0_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT0_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT0_HELP,

(POW_WQ_INT_CNT1),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT1_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT1_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT1_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT1_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT1_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT1_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT1_HELP,

(POW_WQ_INT_CNT2),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT2_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT2_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT2_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT2_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT2_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT2_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT2_HELP,

(POW_WQ_INT_CNT3),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT3_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT3_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT3_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT3_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT3_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT3_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT3_HELP,

(POW_WQ_INT_CNT4),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT4_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT4_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT4_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT4_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT4_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT4_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT4_HELP,

(POW_WQ_INT_CNT5),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT5_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT5_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT5_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT5_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT5_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT5_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT5_HELP,

(POW_WQ_INT_CNT6),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT6_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT6_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT6_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT6_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT6_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT6_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT6_HELP,

(POW_WQ_INT_CNT7),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT7_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT7_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT7_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT7_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT7_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT7_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT7_HELP,

(POW_WQ_INT_CNT8),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT8_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT8_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT8_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT8_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT8_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT8_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT8_HELP,

(POW_WQ_INT_CNT9),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT9_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT9_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT9_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT9_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT9_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT9_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT9_HELP,

(POW_WQ_INT_CNT10),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT10_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT10_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT10_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT10_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT10_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT10_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT10_HELP,

(POW_WQ_INT_CNT11),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT11_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT11_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT11_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT11_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT11_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT11_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT11_HELP,

(POW_WQ_INT_CNT12),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT12_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT12_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT12_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT12_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT12_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT12_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT12_HELP,

(POW_WQ_INT_CNT13),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT13_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT13_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT13_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT13_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT13_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT13_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT13_HELP,

(POW_WQ_INT_CNT14),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT14_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT14_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT14_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT14_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT14_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT14_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT14_HELP,

(POW_WQ_INT_CNT15),6,Contains a read-only copy of the counts used to trigger work queue interrupts.  For more,POW,POW_POW_WQ_INT_CNT15_HELP
T,Reserved-Reserved,1,36,Hex,9,POW_POW_WQ_INT_CNT15_HELP,
T,TC_CNT-Time counter current value for group X,37,4,Hex,1,POW_POW_WQ_INT_CNT15_HELP,
T,Reserved-Reserved,41,2,Hex,1,POW_POW_WQ_INT_CNT15_HELP,
T,DS_CNT-De=schedule executable count for group X,43,10,Hex,3,POW_POW_WQ_INT_CNT15_HELP,
T,Reserved-Reserved,53,2,Hex,1,POW_POW_WQ_INT_CNT15_HELP,
T,IQ_CNT-Input queue executable count for group X,55,10,Hex,3,POW_POW_WQ_INT_CNT15_HELP,

(POW_WQ_INT_PC),5,Contains the threshold value for the work queue interrupt periodic counter and also a read-,POW,POW_POW_WQ_INT_PC_HELP
T,Reserved-Reserved,1,4,Hex,1,POW_POW_WQ_INT_PC_HELP,
T,PC-Work queue interrupt periodic counter,5,28,Hex,7,POW_POW_WQ_INT_PC_HELP,
T,Reserved-Reserved,33,4,Hex,1,POW_POW_WQ_INT_PC_HELP,
T,PC_THR-Work queue interrupt periodic counter threshold,37,20,Hex,5,POW_POW_WQ_INT_PC_HELP,
T,Reserved-Reserved,57,8,Hex,2,POW_POW_WQ_INT_PC_HELP,

(POW_WQ_INT_THR0),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR0_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR0_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR0_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR0_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR0_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR0_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR0_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR0_HELP,

(POW_WQ_INT_THR1),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR1_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR1_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR1_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR1_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR1_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR1_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR1_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR1_HELP,

(POW_WQ_INT_THR2),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR2_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR2_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR2_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR2_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR2_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR2_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR2_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR2_HELP,

(POW_WQ_INT_THR3),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR3_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR3_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR3_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR3_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR3_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR3_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR3_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR3_HELP,

(POW_WQ_INT_THR4),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR4_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR4_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR4_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR4_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR4_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR4_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR4_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR4_HELP,

(POW_WQ_INT_THR5),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR5_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR5_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR5_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR5_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR5_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR5_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR5_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR5_HELP,

(POW_WQ_INT_THR6),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR6_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR6_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR6_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR6_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR6_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR6_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR6_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR6_HELP,

(POW_WQ_INT_THR7),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR7_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR7_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR7_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR7_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR7_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR7_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR7_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR7_HELP,

(POW_WQ_INT_THR8),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR8_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR8_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR8_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR8_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR8_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR8_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR8_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR8_HELP,

(POW_WQ_INT_THR9),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR9_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR9_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR9_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR9_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR9_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR9_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR9_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR9_HELP,

(POW_WQ_INT_THR10),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR10_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR10_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR10_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR10_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR10_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR10_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR10_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR10_HELP,

(POW_WQ_INT_THR11),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR11_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR11_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR11_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR11_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR11_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR11_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR11_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR11_HELP,

(POW_WQ_INT_THR12),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR12_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR12_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR12_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR12_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR12_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR12_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR12_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR12_HELP,

(POW_WQ_INT_THR13),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR13_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR13_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR13_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR13_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR13_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR13_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR13_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR13_HELP,

(POW_WQ_INT_THR14),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR14_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR14_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR14_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR14_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR14_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR14_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR14_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR14_HELP,

(POW_WQ_INT_THR15),7,Contains the thresholds for enabling and setting work queue interrupts.  For more information,POW,POW_POW_WQ_INT_THR15_HELP
T,Reserved-Reserved,1,35,Hex,9,POW_POW_WQ_INT_THR15_HELP,
O,TC_EN-Time counter interrupt enable for group X,Enable,Disable,36,1,POW_POW_WQ_INT_THR15_HELP,
T,TC_THR-Time counter interrupt threshold for group X,37,4,Hex,1,POW_POW_WQ_INT_THR15_HELP,
T,Reserved-Reserved,41,3,Hex,1,POW_POW_WQ_INT_THR15_HELP,
T,DS_THR-De=schedule count threshold for group X,44,9,Hex,3,POW_POW_WQ_INT_THR15_HELP,
T,Reserved-Reserved,53,3,Hex,1,POW_POW_WQ_INT_THR15_HELP,
T,IQ_THR-Input queue count threshold for group X,56,9,Hex,3,POW_POW_WQ_INT_THR15_HELP,

(POW_WS_PC0),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC0_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC0_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC0_HELP,

(POW_WS_PC1),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC1_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC1_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC1_HELP,

(POW_WS_PC2),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC2_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC2_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC2_HELP,

(POW_WS_PC3),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC3_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC3_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC3_HELP,

(POW_WS_PC4),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC4_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC4_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC4_HELP,

(POW_WS_PC5),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC5_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC5_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC5_HELP,

(POW_WS_PC6),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC6_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC6_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC6_HELP,

(POW_WS_PC7),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC7_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC7_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC7_HELP,

(POW_WS_PC8),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC8_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC8_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC8_HELP,

(POW_WS_PC9),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC9_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC9_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC9_HELP,

(POW_WS_PC10),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC10_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC10_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC10_HELP,

(POW_WS_PC11),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC11_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC11_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC11_HELP,

(POW_WS_PC12),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC12_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC12_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC12_HELP,

(POW_WS_PC13),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC13_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC13_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC13_HELP,

(POW_WS_PC14),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC14_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC14_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC14_HELP,

(POW_WS_PC15),2,Counts the number of work schedules for each group.  Write to clear.,POW,POW_POW_WS_PC15_HELP
T,Reserved-Reserved,1,32,Hex,8,POW_POW_WS_PC15_HELP,
T,WS_PC-Work schedule performance counter for group X,33,32,Hex,8,POW_POW_WS_PC15_HELP,

(RAD_MEM_DEBUG0),1,Type=RSL,RAD,RAD_RAD_MEM_DEBUG0_HELP
T,IWORD-IWord,1,64,Hex,16,RAD_RAD_MEM_DEBUG0_HELP,

(RAD_MEM_DEBUG1),1,Type=RSL,RAD,RAD_RAD_MEM_DEBUG1_HELP
T,P_DAT-P data,1,64,Hex,16,RAD_RAD_MEM_DEBUG1_HELP,

(RAD_MEM_DEBUG2),1,Type=RSL,RAD,RAD_RAD_MEM_DEBUG2_HELP
T,Q_DAT-Q data,1,64,Hex,16,RAD_RAD_MEM_DEBUG2_HELP,

(RAD_REG_BIST_RESULT),5,Type=RSL,RAD,RAD_RAD_REG_BIST_RESULT_HELP
T,Reserved-Reserved,1,56,Hex,14,RAD_RAD_REG_BIST_RESULT_HELP,
O,STA-BiST result of the STA     memories,Enable,Disable,57,1,RAD_RAD_REG_BIST_RESULT_HELP,
O,NCB_OUB-BiST result of the NCB_OUB memories,Enable,Disable,58,1,RAD_RAD_REG_BIST_RESULT_HELP,
T,NCB_INB-BiST result of the NCB_INB memories,59,2,Hex,1,RAD_RAD_REG_BIST_RESULT_HELP,
T,DAT-BiST result of the DAT     memories,61,4,Hex,1,RAD_RAD_REG_BIST_RESULT_HELP,

(RAD_REG_CMD_BUF),5,Type=RSL,RAD,RAD_RAD_REG_CMD_BUF_HELP
T,Reserved-Reserved,1,6,Hex,2,RAD_RAD_REG_CMD_BUF_HELP,
T,DWB-Number of DontWriteBacks,7,9,Hex,3,RAD_RAD_REG_CMD_BUF_HELP,
T,POOL-Free list used to free command buffer segments,16,3,Hex,1,RAD_RAD_REG_CMD_BUF_HELP,
T,SIZE-Number of uint64s per command buffer segment,19,13,Hex,4,RAD_RAD_REG_CMD_BUF_HELP,
T,PTR-Initial command buffer pointer[39:7] (128B=aligned),32,33,Hex,9,RAD_RAD_REG_CMD_BUF_HELP,

(RAD_REG_CTL),5,Type=RSL,RAD,RAD_RAD_REG_CTL_HELP
T,Reserved-Reserved,1,57,Hex,15,RAD_RAD_REG_CTL_HELP,
O,WC_DIS-Reserved.,Enable,Disable,58,1,RAD_RAD_REG_CTL_HELP,
T,MAX_READ-Maximum number of outstanding data read commands,59,4,Hex,1,RAD_RAD_REG_CTL_HELP,
O,STORE_LE-Force STORE0 byte write address to little endian,Enable,Disable,63,1,RAD_RAD_REG_CTL_HELP,
O,RESET-Reset oneshot pulse (lasts for 4 cycles),Enable,Disable,64,1,RAD_RAD_REG_CTL_HELP,

(RAD_REG_DEBUG0),10,Type=RSL,RAD,RAD_RAD_REG_DEBUG0_HELP
T,Reserved-Reserved,1,7,Hex,2,RAD_RAD_REG_DEBUG0_HELP,
T,LOOP-Loop offset,8,25,Hex,7,RAD_RAD_REG_DEBUG0_HELP,
T,Reserved-Reserved,33,10,Hex,3,RAD_RAD_REG_DEBUG0_HELP,
T,IRIDX-IWords read index,43,6,Hex,2,RAD_RAD_REG_DEBUG0_HELP,
T,Reserved-Reserved,49,2,Hex,1,RAD_RAD_REG_DEBUG0_HELP,
T,IWIDX-IWords write index,51,6,Hex,2,RAD_RAD_REG_DEBUG0_HELP,
O,OWORDQV-Valid for OWORDQ,Enable,Disable,57,1,RAD_RAD_REG_DEBUG0_HELP,
O,OWORDPV-Valid for OWORDP,Enable,Disable,58,1,RAD_RAD_REG_DEBUG0_HELP,
O,COMMIT-Waiting for write commit,Enable,Disable,59,1,RAD_RAD_REG_DEBUG0_HELP,
T,STATE-Main state,60,5,Hex,2,RAD_RAD_REG_DEBUG0_HELP,

(RAD_REG_DEBUG1),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG1_HELP
T,CWORD-CWord,1,64,Hex,16,RAD_RAD_REG_DEBUG1_HELP,

(RAD_REG_DEBUG10),3,Type=RSL,RAD,RAD_RAD_REG_DEBUG10_HELP
T,FLAGS-OCTL flags,1,8,Hex,2,RAD_RAD_REG_DEBUG10_HELP,
T,SIZE-OCTL size (bytes),9,16,Hex,4,RAD_RAD_REG_DEBUG10_HELP,
T,PTR-OCTL pointer,25,40,Hex,10,RAD_RAD_REG_DEBUG10_HELP,

(RAD_REG_DEBUG11),7,Type=RSL,RAD,RAD_RAD_REG_DEBUG11_HELP
T,Reserved-Reserved,1,51,Hex,13,RAD_RAD_REG_DEBUG11_HELP,
O,Q-OCTL q flag,Enable,Disable,52,1,RAD_RAD_REG_DEBUG11_HELP,
O,P-OCTL p flag,Enable,Disable,53,1,RAD_RAD_REG_DEBUG11_HELP,
O,WC-OCTL write commit flag,Enable,Disable,54,1,RAD_RAD_REG_DEBUG11_HELP,
O,EOD-OCTL eod flag,Enable,Disable,55,1,RAD_RAD_REG_DEBUG11_HELP,
O,SOD-OCTL sod flag,Enable,Disable,56,1,RAD_RAD_REG_DEBUG11_HELP,
T,INDEX-OCTL index,57,8,Hex,2,RAD_RAD_REG_DEBUG11_HELP,

(RAD_REG_DEBUG12),2,Type=RSL,RAD,RAD_RAD_REG_DEBUG12_HELP
T,Reserved-Reserved,1,49,Hex,13,RAD_RAD_REG_DEBUG12_HELP,
T,ASSERTS-Various assertion checks,50,15,Hex,4,RAD_RAD_REG_DEBUG12_HELP,

(RAD_REG_DEBUG2),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG2_HELP
T,OWORDP-OWordP,1,64,Hex,16,RAD_RAD_REG_DEBUG2_HELP,

(RAD_REG_DEBUG3),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG3_HELP
T,OWORDQ-OWordQ,1,64,Hex,16,RAD_RAD_REG_DEBUG3_HELP,

(RAD_REG_DEBUG4),1,Type=RSL,RAD,RAD_RAD_REG_DEBUG4_HELP
T,RWORD-RWord,1,64,Hex,16,RAD_RAD_REG_DEBUG4_HELP,

(RAD_REG_DEBUG5),18,Type=RSL,RAD,RAD_RAD_REG_DEBUG5_HELP
T,Reserved-Reserved,1,11,Hex,3,RAD_RAD_REG_DEBUG5_HELP,
T,NIROPC7-NCBI ropc (stage7 grant),12,3,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRQUE7-NCBI rque (stage7 grant),15,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRVAL7-NCBI rval (stage7 grant),17,5,Hex,2,RAD_RAD_REG_DEBUG5_HELP,
T,NIROPC6-NCBI ropc (stage6 arb),22,3,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRQUE6-NCBI rque (stage6 arb),25,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
O,NIRARB6-NCBI rarb (stage6 arb),Enable,Disable,27,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRVAL6-NCBI rval (stage6 arb),28,5,Hex,2,RAD_RAD_REG_DEBUG5_HELP,
T,NIRIDX1-NCBI ridx1,33,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIWIDX1-NCBI widx1,37,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIRIDX0-NCBI ridx0,41,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,NIWIDX0-NCBI widx0,45,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,WCCREDS-WC credits,49,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,FPACREDS-POW credits,51,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,Reserved-Reserved,53,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,POWCREDS-POW credits,55,2,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,N1CREDS-NCBI1 credits,57,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,
T,N0CREDS-NCBI0 credits,61,4,Hex,1,RAD_RAD_REG_DEBUG5_HELP,

(RAD_REG_DEBUG6),3,Type=RSL,RAD,RAD_RAD_REG_DEBUG6_HELP
T,CNT-CCTL count[7:0] (bytes),1,8,Hex,2,RAD_RAD_REG_DEBUG6_HELP,
T,SIZE-CCTL size (bytes),9,16,Hex,4,RAD_RAD_REG_DEBUG6_HELP,
T,PTR-CCTL pointer,25,40,Hex,10,RAD_RAD_REG_DEBUG6_HELP,

(RAD_REG_DEBUG7),2,Type=RSL,RAD,RAD_RAD_REG_DEBUG7_HELP
T,Reserved-Reserved,1,49,Hex,13,RAD_RAD_REG_DEBUG7_HELP,
T,CNT-CCTL count[22:8] (bytes),50,15,Hex,4,RAD_RAD_REG_DEBUG7_HELP,

(RAD_REG_DEBUG8),3,Type=RSL,RAD,RAD_RAD_REG_DEBUG8_HELP
T,FLAGS-ICTL flags,1,8,Hex,2,RAD_RAD_REG_DEBUG8_HELP,
T,SIZE-ICTL size (bytes),9,16,Hex,4,RAD_RAD_REG_DEBUG8_HELP,
T,PTR-ICTL pointer,25,40,Hex,10,RAD_RAD_REG_DEBUG8_HELP,

(RAD_REG_DEBUG9),7,Type=RSL,RAD,RAD_RAD_REG_DEBUG9_HELP
T,Reserved-Reserved,1,44,Hex,11,RAD_RAD_REG_DEBUG9_HELP,
O,EOD-ICTL eod flag,Enable,Disable,45,1,RAD_RAD_REG_DEBUG9_HELP,
O,INI-ICTL init flag,Enable,Disable,46,1,RAD_RAD_REG_DEBUG9_HELP,
O,Q-ICTL q enable,Enable,Disable,47,1,RAD_RAD_REG_DEBUG9_HELP,
O,P-ICTL p enable,Enable,Disable,48,1,RAD_RAD_REG_DEBUG9_HELP,
T,MUL-ICTL multiplier,49,8,Hex,2,RAD_RAD_REG_DEBUG9_HELP,
T,INDEX-ICTL index,57,8,Hex,2,RAD_RAD_REG_DEBUG9_HELP,

(RAD_REG_ERROR),2,Type=RSL,RAD,RAD_RAD_REG_ERROR_HELP
T,Reserved-Reserved,1,63,Hex,16,RAD_RAD_REG_ERROR_HELP,
O,DOORBELL-A doorbell count has overflowed,Enable,Disable,64,1,RAD_RAD_REG_ERROR_HELP,

(RAD_REG_INT_MASK),2,Type=RSL,RAD,RAD_RAD_REG_INT_MASK_HELP
T,Reserved-Reserved,1,63,Hex,16,RAD_RAD_REG_INT_MASK_HELP,
O,DOORBELL-Bit mask corresponding to RAD_REG_ERROR[0] above,Enable,Disable,64,1,RAD_RAD_REG_INT_MASK_HELP,

(RAD_REG_POLYNOMIAL),2,Type=RSL,RAD,RAD_RAD_REG_POLYNOMIAL_HELP
T,Reserved-Reserved,1,56,Hex,14,RAD_RAD_REG_POLYNOMIAL_HELP,
T,COEFFS-coefficients of GF(2^8) irreducible polynomial,57,8,Hex,2,RAD_RAD_REG_POLYNOMIAL_HELP,

(RAD_REG_READ_IDX),3,Type=RSL,RAD,RAD_RAD_REG_READ_IDX_HELP
T,Reserved-Reserved,1,48,Hex,12,RAD_RAD_REG_READ_IDX_HELP,
T,INC-Increment to add to current index for next index,49,8,Hex,2,RAD_RAD_REG_READ_IDX_HELP,
T,INDEX-Index to use for next memory CSR read,57,8,Hex,2,RAD_RAD_REG_READ_IDX_HELP,

(RNM_BIST_STATUS),3,The RNM's Memory Bist Status register.,RNM,RNM_RNM_BIST_STATUS_HELP
T,Reserved-Reserved,1,62,Hex,16,RNM_RNM_BIST_STATUS_HELP,
O,RRC-Status of the RRC memory block BIST: 1 = failed BIST 0 = passed BIST,Enable,Disable,63,1,RNM_RNM_BIST_STATUS_HELP,
O,MEM-Status of MEM block BIST: 1 = failed BIST 0 = passed BIST,Enable,Disable,64,1,RNM_RNM_BIST_STATUS_HELP,

(RNM_CTL_STATUS),10,This register is the RNM interrupt-enable register.,RNM,RNM_RNM_CTL_STATUS_HELP
T,Reserved-Reserved,1,52,Hex,13,RNM_RNM_CTL_STATUS_HELP,
O,DIS_MAK-Disable use of master AES KEY.,Enable,Disable,53,1,RNM_RNM_CTL_STATUS_HELP,
O,EER_LCK-Encryption enable register locked,Enable,Disable,54,1,RNM_RNM_CTL_STATUS_HELP,
O,EER_VAL-Dormant encryption key match,Enable,Disable,55,1,RNM_RNM_CTL_STATUS_HELP,
T,ENT_SEL-Select input to RNM FIFO.,56,4,Hex,1,RNM_RNM_CTL_STATUS_HELP,
O,EXP_ENT-Exported entropy enable for random=number generator.,Enable,Disable,60,1,RNM_RNM_CTL_STATUS_HELP,
O,RNG_RST-Reset RNG as core reset.,Enable,Disable,61,1,RNM_RNM_CTL_STATUS_HELP,
O,RNM_RST-Reset the RNM as core reset except for register logic.,Enable,Disable,62,1,RNM_RNM_CTL_STATUS_HELP,
O,RNG_EN-Enables the output of the RNG.,Enable,Disable,63,1,RNM_RNM_CTL_STATUS_HELP,
O,ENT_EN-Entropy enable for random number generator.,Enable,Disable,64,1,RNM_RNM_CTL_STATUS_HELP,

(RNM_EER_DBG),1,This register is the encryption enable debug register.,RNM,RNM_RNM_EER_DBG_HELP
T,DAT-Dormant encryption debug info.,1,64,Hex,16,RNM_RNM_EER_DBG_HELP,

(RNM_EER_KEY),1,This register is the encryption enable register.,RNM,RNM_RNM_EER_KEY_HELP
T,KEY-Dormant encryption key. If dormant crypto is fuse=enabled crypto can be enabled by,1,64,Hex,16,RNM_RNM_EER_KEY_HELP,

(RNM_SERIAL_NUM),1,Type=RSL,RNM,RNM_RNM_SERIAL_NUM_HELP
T,DAT-Dormant encryption serial number,1,64,Hex,16,RNM_RNM_SERIAL_NUM_HELP,

(RST_BOOT),16,Type=RSL,RST,RST_RST_BOOT_HELP
O,CHIPKILL-A 0=>1 transition of CHIPKILL starts the CHIPKILL timer. When CHIPKILL=1 and the timer,Enable,Disable,1,1,RST_RST_BOOT_HELP,
O,JTCSRDIS-When set internal CSR access via JTAG TAP controller is disabled This field resets to 1,Enable,Disable,2,1,RST_RST_BOOT_HELP,
O,EJTAGDIS-When set external EJTAG access is disabled. This field resets to 1 in Authentik mode else 0.,Enable,Disable,3,1,RST_RST_BOOT_HELP,
O,ROMEN-When set Authentik/eMMC boot ROM is visible in the boot bus address space. This field,Enable,Disable,4,1,RST_RST_BOOT_HELP,
O,CKILL_PPDIS-When set cores other than 0 are disabled during a CHIPKILL.  Writes have no effect when,Enable,Disable,5,1,RST_RST_BOOT_HELP,
O,JT_TSTMODE-JTAG test mode.,Enable,Disable,6,1,RST_RST_BOOT_HELP,
O,VRM_ERR-VRM did not complete operations within 5.25mS of DCOK being asserted. PLLs were released,Enable,Disable,7,1,RST_RST_BOOT_HELP,
T,Reserved-Reserved,8,20,Hex,5,RST_RST_BOOT_HELP,
T,C_MUL-Core=clock multiplier. C_MUL = (core=clock speed) / (ref=clock speed). 'ref=clock speed',28,7,Hex,2,RST_RST_BOOT_HELP,
T,PNR_MUL-Coprocessor=clock multiplier. PNR_MUL = (coprocessor=clock speed) /(ref=clock speed).,35,6,Hex,2,RST_RST_BOOT_HELP,
T,Reserved-Reserved,41,3,Hex,1,RST_RST_BOOT_HELP,
T,LBOOT_OCI-Last boot cause mask; resets only with DCOK.,44,3,Hex,1,RST_RST_BOOT_HELP,
T,LBOOT_EXT-Last boot cause mask; resets only with DCOK.,47,6,Hex,2,RST_RST_BOOT_HELP,
T,LBOOT-Last boot cause mask; resets only with DCOK.,53,10,Hex,3,RST_RST_BOOT_HELP,
O,RBOOT-Determines whether core 0 remains in reset after chip cold/warm/soft reset.,Enable,Disable,63,1,RST_RST_BOOT_HELP,
O,RBOOT_PIN-Read=only access to REMOTE_BOOT pin.,Enable,Disable,64,1,RST_RST_BOOT_HELP,

(RST_CFG),5,Type=RSL,RST,RST_RST_CFG_HELP
T,BIST_DELAY-Reserved.,1,58,Hex,15,RST_RST_CFG_HELP,
T,Reserved-Reserved,59,3,Hex,1,RST_RST_CFG_HELP,
O,CNTL_CLR_BIST-Perform clear BIST during control=only reset instead of a full BIST. A warm/soft reset,Enable,Disable,62,1,RST_RST_CFG_HELP,
O,WARM_CLR_BIST-Perform clear BIST during warm reset instead of a full BIST. A warm/soft reset does not,Enable,Disable,63,1,RST_RST_CFG_HELP,
O,SOFT_CLR_BIST-Perform clear BIST during soft reset instead of a full BIST. A warm/soft reset does not,Enable,Disable,64,1,RST_RST_CFG_HELP,

(RST_CKILL),2,Type=RSL,RST,RST_RST_CKILL_HELP
T,Reserved-Reserved,1,17,Hex,5,RST_RST_CKILL_HELP,
T,TIMER-Chipkill timer measured in SCLKs. Reads return current chipkill timer. Writes have no,18,47,Hex,12,RST_RST_CKILL_HELP,

(RST_CTL0),10,Type=RSL,RST,RST_RST_CTL0_HELP
T,Reserved-Reserved,1,54,Hex,14,RST_RST_CTL0_HELP,
O,PRST_LINK-Controls whether corresponding controller link=down or hot=reset causes the assertion of,Enable,Disable,55,1,RST_RST_CTL0_HELP,
O,RST_DONE-Read=only access to controller reset status. RST_DONE is always zero (i.e. the controller,Enable,Disable,56,1,RST_RST_CTL0_HELP,
O,RST_LINK-Reset link. Controls whether corresponding controller link=down reset or hot reset causes,Enable,Disable,57,1,RST_RST_CTL0_HELP,
O,HOST_MODE-Read=only access to the corresponding straps indicating PCIE*_MODE is host. For,Enable,Disable,58,1,RST_RST_CTL0_HELP,
T,Reserved-Reserved,59,2,Hex,1,RST_RST_CTL0_HELP,
O,RST_DRV-Controls whether PERST*_L is driven. A warm/soft reset does not change this field. On cold,Enable,Disable,61,1,RST_RST_CTL0_HELP,
O,RST_RCV-Controls whether PERST*_L is received. A warm/soft reset will not change this field. On,Enable,Disable,62,1,RST_RST_CTL0_HELP,
O,RST_CHIP-Controls whether PERST*_L causes a chip warm reset like CHIP_RESET_L. A warm/soft reset,Enable,Disable,63,1,RST_RST_CTL0_HELP,
O,RST_VAL-Read=only access to PERST*_L. Unpredictable when RST_RCV = 0.,Enable,Disable,64,1,RST_RST_CTL0_HELP,

(RST_CTL1),10,Type=RSL,RST,RST_RST_CTL1_HELP
T,Reserved-Reserved,1,54,Hex,14,RST_RST_CTL1_HELP,
O,PRST_LINK-Controls whether corresponding controller link=down or hot=reset causes the assertion of,Enable,Disable,55,1,RST_RST_CTL1_HELP,
O,RST_DONE-Read=only access to controller reset status. RST_DONE is always zero (i.e. the controller,Enable,Disable,56,1,RST_RST_CTL1_HELP,
O,RST_LINK-Reset link. Controls whether corresponding controller link=down reset or hot reset causes,Enable,Disable,57,1,RST_RST_CTL1_HELP,
O,HOST_MODE-Read=only access to the corresponding straps indicating PCIE*_MODE is host. For,Enable,Disable,58,1,RST_RST_CTL1_HELP,
T,Reserved-Reserved,59,2,Hex,1,RST_RST_CTL1_HELP,
O,RST_DRV-Controls whether PERST*_L is driven. A warm/soft reset does not change this field. On cold,Enable,Disable,61,1,RST_RST_CTL1_HELP,
O,RST_RCV-Controls whether PERST*_L is received. A warm/soft reset will not change this field. On,Enable,Disable,62,1,RST_RST_CTL1_HELP,
O,RST_CHIP-Controls whether PERST*_L causes a chip warm reset like CHIP_RESET_L. A warm/soft reset,Enable,Disable,63,1,RST_RST_CTL1_HELP,
O,RST_VAL-Read=only access to PERST*_L. Unpredictable when RST_RCV = 0.,Enable,Disable,64,1,RST_RST_CTL1_HELP,

(RST_CTL2),10,Type=RSL,RST,RST_RST_CTL2_HELP
T,Reserved-Reserved,1,54,Hex,14,RST_RST_CTL2_HELP,
O,PRST_LINK-Controls whether corresponding controller link=down or hot=reset causes the assertion of,Enable,Disable,55,1,RST_RST_CTL2_HELP,
O,RST_DONE-Read=only access to controller reset status. RST_DONE is always zero (i.e. the controller,Enable,Disable,56,1,RST_RST_CTL2_HELP,
O,RST_LINK-Reset link. Controls whether corresponding controller link=down reset or hot reset causes,Enable,Disable,57,1,RST_RST_CTL2_HELP,
O,HOST_MODE-Read=only access to the corresponding straps indicating PCIE*_MODE is host. For,Enable,Disable,58,1,RST_RST_CTL2_HELP,
T,Reserved-Reserved,59,2,Hex,1,RST_RST_CTL2_HELP,
O,RST_DRV-Controls whether PERST*_L is driven. A warm/soft reset does not change this field. On cold,Enable,Disable,61,1,RST_RST_CTL2_HELP,
O,RST_RCV-Controls whether PERST*_L is received. A warm/soft reset will not change this field. On,Enable,Disable,62,1,RST_RST_CTL2_HELP,
O,RST_CHIP-Controls whether PERST*_L causes a chip warm reset like CHIP_RESET_L. A warm/soft reset,Enable,Disable,63,1,RST_RST_CTL2_HELP,
O,RST_VAL-Read=only access to PERST*_L. Unpredictable when RST_RCV = 0.,Enable,Disable,64,1,RST_RST_CTL2_HELP,

(RST_DELAY),3,Type=RSL,RST,RST_RST_DELAY_HELP
T,Reserved-Reserved,1,32,Hex,8,RST_RST_DELAY_HELP,
T,WARM_RST_DLY-Warm reset delay. A warm reset immediately causes an early warm=reset notification but,33,16,Hex,4,RST_RST_DELAY_HELP,
T,SOFT_RST_DLY-Soft reset delay. A soft reset immediately causes an early soft=reset notification but,49,16,Hex,4,RST_RST_DELAY_HELP,

(RST_INT),4,Type=RSL,RST,RST_RST_INT_HELP
T,Reserved-Reserved,1,53,Hex,14,RST_RST_INT_HELP,
T,PERST-PERST*_L asserted while RST_CTL()[RST_RCV] = 1 and RST_CTL()[RST_CHIP] = 0. One bit,54,3,Hex,1,RST_RST_INT_HELP,
T,Reserved-Reserved,57,5,Hex,2,RST_RST_INT_HELP,
T,RST_LINK-A controller link=down/hot=reset occurred while RST_CTL()[RST_LINK] = 0. Software must,62,3,Hex,1,RST_RST_INT_HELP,

(RST_PP_POWER),2,These bits should only be changed while the corresponding PP is in reset (see CIU3_PP_RST).,RST,RST_RST_PP_POWER_HELP
T,Reserved-Reserved,1,60,Hex,15,RST_RST_PP_POWER_HELP,
T,GATE-When set corresponding PP has voltage removed to save power.,61,4,Hex,1,RST_RST_PP_POWER_HELP,

(RST_SOFT_PRST0),2,Type=RSL,RST,RST_RST_SOFT_PRST0_HELP
T,Reserved-Reserved,1,63,Hex,16,RST_RST_SOFT_PRST0_HELP,
O,SOFT_PRST-Resets the PCIe logic and corresponding common logic associated with the SLI controller in,Enable,Disable,64,1,RST_RST_SOFT_PRST0_HELP,

(RST_SOFT_PRST1),2,Type=RSL,RST,RST_RST_SOFT_PRST1_HELP
T,Reserved-Reserved,1,63,Hex,16,RST_RST_SOFT_PRST1_HELP,
O,SOFT_PRST-Resets the PCIe logic and corresponding common logic associated with the SLI controller in,Enable,Disable,64,1,RST_RST_SOFT_PRST1_HELP,

(RST_SOFT_PRST2),2,Type=RSL,RST,RST_RST_SOFT_PRST2_HELP
T,Reserved-Reserved,1,63,Hex,16,RST_RST_SOFT_PRST2_HELP,
O,SOFT_PRST-Resets the PCIe logic and corresponding common logic associated with the SLI controller in,Enable,Disable,64,1,RST_RST_SOFT_PRST2_HELP,

(RST_SOFT_RST),2,Type=RSL,RST,RST_RST_SOFT_RST_HELP
T,Reserved-Reserved,1,63,Hex,16,RST_RST_SOFT_RST_HELP,
O,SOFT_RST-When set resets the CNXXXX core. When performing a soft reset from a remote PCIe host,Enable,Disable,64,1,RST_RST_SOFT_RST_HELP,

(SATA_UAHC_GBL_BISTAFR),3,This register is shared between SATA ports.  Before accessing this,SATA,SATA_SATA_UAHC_GBL_BISTAFR_HELP
T,Reserved-Reserved,1,16,Hex,4,SATA_SATA_UAHC_GBL_BISTAFR_HELP,
T,NCP-Bits 7:0 of the second DWORD of BIST activate FIS.,17,8,Hex,2,SATA_SATA_UAHC_GBL_BISTAFR_HELP,
T,PD-Bits 23:16 of the first DWORD of the BIST activate FIS. Only the following values are,25,8,Hex,2,SATA_SATA_UAHC_GBL_BISTAFR_HELP,

(SATA_UAHC_GBL_BISTCR),20,This register is shared between SATA ports. Before accessing this,SATA,SATA_SATA_UAHC_GBL_BISTCR_HELP
T,Reserved-Reserved,1,6,Hex,2,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,OLD_PHY_READY-Old phy_ready.,Enable,Disable,7,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,LATE_PHY_READY-Late phy_ready.,Enable,Disable,8,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
T,Reserved-Reserved,9,3,Hex,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,FERLIB-Far=end retimed loopback.,Enable,Disable,12,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,Reserved-Reserved,Enable,Disable,13,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,TXO-Transmit only.,Enable,Disable,14,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,CNTCLR-Counter clear.,Enable,Disable,15,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,NEALB-Near=end analog loopback.,Enable,Disable,16,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,LLB-Lab loopback mode.,Enable,Disable,17,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,ERRLOSSEN-Error loss detect enable.,Enable,Disable,19,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,SDFE-Signal detect feature enable.,Enable,Disable,20,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,Reserved-Reserved,Enable,Disable,21,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
T,LLC-Link layer control.,22,3,Hex,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,ERREN-Error enable.,Enable,Disable,26,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,FLIP-Flip disparity.,Enable,Disable,27,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
O,PV-Pattern version.,Enable,Disable,28,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,
T,PATTERN-SATA compliant pattern selection.,29,4,Hex,1,SATA_SATA_UAHC_GBL_BISTCR_HELP,

(SATA_UAHC_GBL_BISTDECR),1,This register is shared between SATA ports.  Before accessing this,SATA,SATA_SATA_UAHC_GBL_BISTDECR_HELP
T,DWERR-DWORD error count.,1,32,Hex,8,SATA_SATA_UAHC_GBL_BISTDECR_HELP,

(SATA_UAHC_GBL_BISTFCTR),1,This register is shared between SATA ports.  Before accessing this,SATA,SATA_SATA_UAHC_GBL_BISTFCTR_HELP
T,COUNT-Received BIST FIS count.,1,32,Hex,8,SATA_SATA_UAHC_GBL_BISTFCTR_HELP,

(SATA_UAHC_GBL_BISTSR),3,Type=NCB,SATA,SATA_SATA_UAHC_GBL_BISTSR_HELP
T,Reserved-Reserved,1,8,Hex,2,SATA_SATA_UAHC_GBL_BISTSR_HELP,
T,BRSTERR-Burst error.,9,8,Hex,2,SATA_SATA_UAHC_GBL_BISTSR_HELP,
T,FRAMERR-Frame error.,17,16,Hex,4,SATA_SATA_UAHC_GBL_BISTSR_HELP,

(SATA_UAHC_GBL_CAP),21,See AHCI specification v1.3 section 3.1,SATA,SATA_SATA_UAHC_GBL_CAP_HELP
O,S64A-Supports 64=bit addressing.,Enable,Disable,1,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SNCQ-Supports native command queuing.,Enable,Disable,2,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SSNTF-Supports SNotification register.,Enable,Disable,3,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SMPS-Supports mechanical presence switch.,Enable,Disable,4,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SSS-Supports staggered spin=up.,Enable,Disable,5,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SALP-Supports agressive link power management.,Enable,Disable,6,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SAL-Supports activity LED.,Enable,Disable,7,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SCLO-Supports command list override.,Enable,Disable,8,1,SATA_SATA_UAHC_GBL_CAP_HELP,
T,ISS-Interface speed support.,9,4,Hex,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SNZO-Supports non=zero DMA offsets.,Enable,Disable,13,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SAM-Supports AHCI mode only.,Enable,Disable,14,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SPM-Supports port multiplier.,Enable,Disable,15,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,FBSS-Supports FIS=based switching.,Enable,Disable,16,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,PMD-PIO multiple DRQ block.,Enable,Disable,17,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SSC-Slumber state capable.,Enable,Disable,18,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,PSC-Partial state capable.,Enable,Disable,19,1,SATA_SATA_UAHC_GBL_CAP_HELP,
T,NCS-Number of command slots.,20,5,Hex,2,SATA_SATA_UAHC_GBL_CAP_HELP,
O,CCCS-Command completion coalescing support.,Enable,Disable,25,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,EMS-Enclosure management support.,Enable,Disable,26,1,SATA_SATA_UAHC_GBL_CAP_HELP,
O,SXS-Supports external SATA.,Enable,Disable,27,1,SATA_SATA_UAHC_GBL_CAP_HELP,
T,NP-Number of ports. 0x1 = two ports all other values reserved.,28,5,Hex,2,SATA_SATA_UAHC_GBL_CAP_HELP,

(SATA_UAHC_GBL_CAP2),7,See AHCI specification v1.3 section 3.1.,SATA,SATA_SATA_UAHC_GBL_CAP2_HELP
T,Reserved-Reserved,1,26,Hex,7,SATA_SATA_UAHC_GBL_CAP2_HELP,
O,DESO-Device sleep entrance from slumber only.,Enable,Disable,27,1,SATA_SATA_UAHC_GBL_CAP2_HELP,
O,SADM-Supports aggressive device sleep management.,Enable,Disable,28,1,SATA_SATA_UAHC_GBL_CAP2_HELP,
O,SDS-Supports device sleep.,Enable,Disable,29,1,SATA_SATA_UAHC_GBL_CAP2_HELP,
O,APST-Automatic partial to slumber transitions.,Enable,Disable,30,1,SATA_SATA_UAHC_GBL_CAP2_HELP,
O,NVMP-NVMHCI present.,Enable,Disable,31,1,SATA_SATA_UAHC_GBL_CAP2_HELP,
O,BOH-Supports BIOS/OS handoff.,Enable,Disable,32,1,SATA_SATA_UAHC_GBL_CAP2_HELP,

(SATA_UAHC_GBL_CCC_CTL),5,See AHCI specification v1.3 section 3.1.,SATA,SATA_SATA_UAHC_GBL_CCC_CTL_HELP
T,TV-Time=out value. Writable only when EN = 0.,1,16,Hex,4,SATA_SATA_UAHC_GBL_CCC_CTL_HELP,
T,CC-Command completions. Writable only when EN = 0.,17,8,Hex,2,SATA_SATA_UAHC_GBL_CCC_CTL_HELP,
T,INTR-Specifies the port interrupt used by the CCC feature.,25,5,Hex,2,SATA_SATA_UAHC_GBL_CCC_CTL_HELP,
T,Reserved-Reserved,30,2,Hex,1,SATA_SATA_UAHC_GBL_CCC_CTL_HELP,
O,EN-CCC enable.,Enable,Disable,32,1,SATA_SATA_UAHC_GBL_CCC_CTL_HELP,

(SATA_UAHC_GBL_CCC_PORTS),2,See AHCI specification v1.3 section 3.1.,SATA,SATA_SATA_UAHC_GBL_CCC_PORTS_HELP
T,Reserved-Reserved,1,30,Hex,8,SATA_SATA_UAHC_GBL_CCC_PORTS_HELP,
T,PRT-Per port CCC enable.,31,2,Hex,1,SATA_SATA_UAHC_GBL_CCC_PORTS_HELP,

(SATA_UAHC_GBL_GHC),4,See AHCI specification v1.3 section 3.1.,SATA,SATA_SATA_UAHC_GBL_GHC_HELP
O,AE-AHCI enable.,Enable,Disable,1,1,SATA_SATA_UAHC_GBL_GHC_HELP,
T,Reserved-Reserved,2,29,Hex,8,SATA_SATA_UAHC_GBL_GHC_HELP,
O,IE-Interrupt enable.,Enable,Disable,31,1,SATA_SATA_UAHC_GBL_GHC_HELP,
O,HR-HBA reset. Writing a 1 resets the UAHC. Hardware clears this bit once reset is complete.,Enable,Disable,32,1,SATA_SATA_UAHC_GBL_GHC_HELP,

(SATA_UAHC_GBL_GPARAM1R),14,Type=NCB,SATA,SATA_SATA_UAHC_GBL_GPARAM1R_HELP
O,ALIGN_M-RX data alignment mode (ALIGN_MODE).,Enable,Disable,1,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
O,RX_BUFFER-RX data buffer mode (RX_BUFFER_MODE).,Enable,Disable,2,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
T,PHY_DATA-PHY data width (PHY_DATA_WIDTH).,3,2,Hex,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
O,PHY_RST-PHY reset mode (PHY_RST_MODE).,Enable,Disable,5,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
T,PHY_CTRL-PHY control width (PHY_CTRL_W).,6,6,Hex,2,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
T,PHY_STAT-PHY status width (PHY_STAT_W).,12,6,Hex,2,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
O,LATCH_M-Latch mode (LATCH_MODE).,Enable,Disable,18,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
T,PHY_TYPE-PHY interface type (PHY_INTERFACE_TYPE).,19,3,Hex,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
O,RETURN_ERR-AMBA error response (RETURN_ERR_RESP).,Enable,Disable,22,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
T,AHB_ENDIAN-AHB bus endianness (AHB_ENDIANNESS).,23,2,Hex,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
O,S_HADDR-AMBA slave address bus width (S_HADDR_WIDTH).,Enable,Disable,25,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
O,M_HADDR-AMBA master address bus width (M_HADDR_WIDTH).,Enable,Disable,26,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
T,S_HDATA-AMBA slave data width (S_HDATA_WIDTH).,27,3,Hex,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,
T,M_HDATA-AMBA master data width (M_HDATA_WIDTH).,30,3,Hex,1,SATA_SATA_UAHC_GBL_GPARAM1R_HELP,

(SATA_UAHC_GBL_GPARAM2R),12,Type=NCB,SATA,SATA_SATA_UAHC_GBL_GPARAM2R_HELP
T,Reserved-Reserved,1,12,Hex,3,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,
O,BIST_M-BIST loopback checking depth (BIST_MODE).,Enable,Disable,13,1,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,
O,FBS_MEM_S-Context RAM memory location (FBS_MEM_S).,Enable,Disable,14,1,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,
T,FBS_PMPN-Maximum number of port multiplier ports (FBS_PMPN_MAX).,15,2,Hex,1,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,
O,FBS_SUPPORT-FIS=based switching support (FBS_SUPPORT).,Enable,Disable,17,1,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,
O,DEV_CP-Cold presence detect (DEV_CP_DET).,Enable,Disable,18,1,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,
O,DEV_MP-Mechanical presence switch (DEV_MP_SWITCH).,Enable,Disable,19,1,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,
O,ENCODE_M-8/10 bit encoding/decoding (ENCODE_MODE).,Enable,Disable,20,1,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,
O,RXOOB_CLK_M-RX OOB clock mode (RXOOB_CLK_MODE).,Enable,Disable,21,1,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,
O,RX_OOB_M-RX OOB mode (RX_OOB_MODE).,Enable,Disable,22,1,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,
O,TX_OOB_M-TX OOB mode (TX_OOB_MODE).,Enable,Disable,23,1,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,
T,RXOOB_CLK-RX OOB clock frequency (RXOOB_CLK).,24,9,Hex,3,SATA_SATA_UAHC_GBL_GPARAM2R_HELP,

(SATA_UAHC_GBL_IDR),1,Type=NCB,SATA,SATA_SATA_UAHC_GBL_IDR_HELP
T,ID-Core ID.,1,32,Hex,8,SATA_SATA_UAHC_GBL_IDR_HELP,

(SATA_UAHC_GBL_IS),2,See AHCI specification v1.3 section 3.1.,SATA,SATA_SATA_UAHC_GBL_IS_HELP
T,Reserved-Reserved,1,29,Hex,8,SATA_SATA_UAHC_GBL_IS_HELP,
T,IPS-Interrupt pending status.,30,3,Hex,1,SATA_SATA_UAHC_GBL_IS_HELP,

(SATA_UAHC_GBL_OOBR),5,This register is shared between SATA ports. Before accessing this,SATA,SATA_SATA_UAHC_GBL_OOBR_HELP
O,WE-Write enable.,Enable,Disable,1,1,SATA_SATA_UAHC_GBL_OOBR_HELP,
T,CWMIN-COMWAKE minimum value. Writable only if WE is set.,2,7,Hex,2,SATA_SATA_UAHC_GBL_OOBR_HELP,
T,CWMAX-COMWAKE maximum value. Writable only if WE is set.,9,8,Hex,2,SATA_SATA_UAHC_GBL_OOBR_HELP,
T,CIMIN-COMINIT minimum value. Writable only if WE is set.,17,8,Hex,2,SATA_SATA_UAHC_GBL_OOBR_HELP,
T,CIMAX-COMINIT maximum value. Writable only if WE is set.,25,8,Hex,2,SATA_SATA_UAHC_GBL_OOBR_HELP,

(SATA_UAHC_GBL_PI),2,See AHCI specification v1.3 section 3.1.,SATA,SATA_SATA_UAHC_GBL_PI_HELP
T,Reserved-Reserved,1,30,Hex,8,SATA_SATA_UAHC_GBL_PI_HELP,
T,PI-Number of ports implemented. This field is one=time writable then becomes read=only.,31,2,Hex,1,SATA_SATA_UAHC_GBL_PI_HELP,

(SATA_UAHC_GBL_PPARAMR),7,Port is selected by the SATA_UAHC_GBL_TESTR[PSEL] field.,SATA,SATA_SATA_UAHC_GBL_PPARAMR_HELP
T,Reserved-Reserved,1,20,Hex,5,SATA_SATA_UAHC_GBL_PPARAMR_HELP,
O,TX_MEM_M-TX FIFO memory read port type (Pn_TX_MEM_MODE).,Enable,Disable,21,1,SATA_SATA_UAHC_GBL_PPARAMR_HELP,
O,TX_MEM_S-TX FIFO memory type (Pn_TX_MEM_SELECT).,Enable,Disable,22,1,SATA_SATA_UAHC_GBL_PPARAMR_HELP,
O,RX_MEM_M-RX FIFO memory read port type (Pn_RX_MEM_MODE).,Enable,Disable,23,1,SATA_SATA_UAHC_GBL_PPARAMR_HELP,
O,RX_MEM_S-RX FIFO memory type (Pn_RX_MEM_SELECT).,Enable,Disable,24,1,SATA_SATA_UAHC_GBL_PPARAMR_HELP,
T,TXFIFO_DEPTH-TX FIFO depth in FIFO words.,25,4,Hex,1,SATA_SATA_UAHC_GBL_PPARAMR_HELP,
T,RXFIFO_DEPTH-RX FIFO depth in FIFO words.,29,4,Hex,1,SATA_SATA_UAHC_GBL_PPARAMR_HELP,

(SATA_UAHC_GBL_TESTR),4,Type=NCB,SATA,SATA_SATA_UAHC_GBL_TESTR_HELP
T,Reserved-Reserved,1,13,Hex,4,SATA_SATA_UAHC_GBL_TESTR_HELP,
T,PSEL-Port select.,14,3,Hex,1,SATA_SATA_UAHC_GBL_TESTR_HELP,
T,Reserved-Reserved,17,15,Hex,4,SATA_SATA_UAHC_GBL_TESTR_HELP,
O,TEST_IF-Test interface.,Enable,Disable,32,1,SATA_SATA_UAHC_GBL_TESTR_HELP,

(SATA_UAHC_GBL_TIMER1MS),2,Type=NCB,SATA,SATA_SATA_UAHC_GBL_TIMER1MS_HELP
T,Reserved-Reserved,1,12,Hex,3,SATA_SATA_UAHC_GBL_TIMER1MS_HELP,
T,TIMV-1ms timer value. Writable only when SATA_UAHC_GBL_CCC_CTL[EN] = 0.,13,20,Hex,5,SATA_SATA_UAHC_GBL_TIMER1MS_HELP,

(SATA_UAHC_GBL_VERSIONR),1,Type=NCB,SATA,SATA_SATA_UAHC_GBL_VERSIONR_HELP
T,VER-SATA IP version number.,1,32,Hex,8,SATA_SATA_UAHC_GBL_VERSIONR_HELP,

(SATA_UAHC_GBL_VS),2,See AHCI specification v1.3 section 3.1.,SATA,SATA_SATA_UAHC_GBL_VS_HELP
T,MJR-Major version number.,1,16,Hex,4,SATA_SATA_UAHC_GBL_VS_HELP,
T,MNR-Minor version number. No DEVSLP support.,17,16,Hex,4,SATA_SATA_UAHC_GBL_VS_HELP,

(SATA_UAHC_P0_CI),1,Type=NCB,SATA,SATA_SATA_UAHC_P0_CI_HELP
T,CI-Command issued.,1,32,Hex,8,SATA_SATA_UAHC_P0_CI_HELP,

(SATA_UAHC_P1_CI),1,Type=NCB,SATA,SATA_SATA_UAHC_P1_CI_HELP
T,CI-Command issued.,1,32,Hex,8,SATA_SATA_UAHC_P1_CI_HELP,

(SATA_UAHC_P0_CLB),2,Type=NCB,SATA,SATA_SATA_UAHC_P0_CLB_HELP
T,CLB-Command=list base address.,1,54,Hex,14,SATA_SATA_UAHC_P0_CLB_HELP,
T,Reserved-Reserved,55,10,Hex,3,SATA_SATA_UAHC_P0_CLB_HELP,

(SATA_UAHC_P1_CLB),2,Type=NCB,SATA,SATA_SATA_UAHC_P1_CLB_HELP
T,CLB-Command=list base address.,1,54,Hex,14,SATA_SATA_UAHC_P1_CLB_HELP,
T,Reserved-Reserved,55,10,Hex,3,SATA_SATA_UAHC_P1_CLB_HELP,

(SATA_UAHC_P0_CMD),23,Type=NCB,SATA,SATA_SATA_UAHC_P0_CMD_HELP
T,ICC-Interface communication control.,1,4,Hex,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,ASP-Aggressive slumber/partial.,Enable,Disable,5,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,ALPE-Aggressive link=power=management enable.,Enable,Disable,6,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,DLAE-Drive LED on ATAPI enable.,Enable,Disable,7,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,ATAPI-Device is ATAPI.,Enable,Disable,8,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,APSTE-Automatic partial to slumber transitions enable.,Enable,Disable,9,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,FBSCP-FIS=based switching capable port. Write=once.,Enable,Disable,10,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,ESP-External SATA port. Write=once.,Enable,Disable,11,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,CPD-Cold=presence detection. Write=once.,Enable,Disable,12,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,MPSP-Mechanical presence switch attached to port. Write=once.,Enable,Disable,13,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,HPCP-Hot=plug=capable support. Write=once.,Enable,Disable,14,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,PMA-Port multiplier attached.,Enable,Disable,15,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,CPS-Cold presence state.,Enable,Disable,16,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,CR-Command list running.,Enable,Disable,17,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,FR-FIS receive running.,Enable,Disable,18,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,MPSS-Mechanical presence switch state.,Enable,Disable,19,1,SATA_SATA_UAHC_P0_CMD_HELP,
T,CCS-Current=command slot.,20,5,Hex,2,SATA_SATA_UAHC_P0_CMD_HELP,
T,Reserved-Reserved,25,3,Hex,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,FRE-FIS=receive enable.,Enable,Disable,28,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,CLO-Command=list override.,Enable,Disable,29,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,POD-Power=on device. R/W only if CPD = 1 else read only.,Enable,Disable,30,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,SUD-Spin=up device. R/W only if SATA_UAHC_GBL_CAP[SSS]=1 else read only.,Enable,Disable,31,1,SATA_SATA_UAHC_P0_CMD_HELP,
O,ST-Start.,Enable,Disable,32,1,SATA_SATA_UAHC_P0_CMD_HELP,

(SATA_UAHC_P1_CMD),23,Type=NCB,SATA,SATA_SATA_UAHC_P1_CMD_HELP
T,ICC-Interface communication control.,1,4,Hex,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,ASP-Aggressive slumber/partial.,Enable,Disable,5,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,ALPE-Aggressive link=power=management enable.,Enable,Disable,6,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,DLAE-Drive LED on ATAPI enable.,Enable,Disable,7,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,ATAPI-Device is ATAPI.,Enable,Disable,8,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,APSTE-Automatic partial to slumber transitions enable.,Enable,Disable,9,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,FBSCP-FIS=based switching capable port. Write=once.,Enable,Disable,10,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,ESP-External SATA port. Write=once.,Enable,Disable,11,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,CPD-Cold=presence detection. Write=once.,Enable,Disable,12,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,MPSP-Mechanical presence switch attached to port. Write=once.,Enable,Disable,13,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,HPCP-Hot=plug=capable support. Write=once.,Enable,Disable,14,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,PMA-Port multiplier attached.,Enable,Disable,15,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,CPS-Cold presence state.,Enable,Disable,16,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,CR-Command list running.,Enable,Disable,17,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,FR-FIS receive running.,Enable,Disable,18,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,MPSS-Mechanical presence switch state.,Enable,Disable,19,1,SATA_SATA_UAHC_P1_CMD_HELP,
T,CCS-Current=command slot.,20,5,Hex,2,SATA_SATA_UAHC_P1_CMD_HELP,
T,Reserved-Reserved,25,3,Hex,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,FRE-FIS=receive enable.,Enable,Disable,28,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,CLO-Command=list override.,Enable,Disable,29,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,POD-Power=on device. R/W only if CPD = 1 else read only.,Enable,Disable,30,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,SUD-Spin=up device. R/W only if SATA_UAHC_GBL_CAP[SSS]=1 else read only.,Enable,Disable,31,1,SATA_SATA_UAHC_P1_CMD_HELP,
O,ST-Start.,Enable,Disable,32,1,SATA_SATA_UAHC_P1_CMD_HELP,

(SATA_UAHC_P0_DMACR),3,Type=NCB,SATA,SATA_SATA_UAHC_P0_DMACR_HELP
T,Reserved-Reserved,1,24,Hex,6,SATA_SATA_UAHC_P0_DMACR_HELP,
T,RXTS-Receive transaction size. This field is R/W when SATA_UAHC_P(0..1)_CMD[ST] = 0,25,4,Hex,1,SATA_SATA_UAHC_P0_DMACR_HELP,
T,TXTS-Transmit transaction size. This field is R/W when SATA_UAHC_P(0..1)_CMD[ST] = 0,29,4,Hex,1,SATA_SATA_UAHC_P0_DMACR_HELP,

(SATA_UAHC_P1_DMACR),3,Type=NCB,SATA,SATA_SATA_UAHC_P1_DMACR_HELP
T,Reserved-Reserved,1,24,Hex,6,SATA_SATA_UAHC_P1_DMACR_HELP,
T,RXTS-Receive transaction size. This field is R/W when SATA_UAHC_P(0..1)_CMD[ST] = 0,25,4,Hex,1,SATA_SATA_UAHC_P1_DMACR_HELP,
T,TXTS-Transmit transaction size. This field is R/W when SATA_UAHC_P(0..1)_CMD[ST] = 0,29,4,Hex,1,SATA_SATA_UAHC_P1_DMACR_HELP,

(SATA_UAHC_P0_FB),2,Type=NCB,SATA,SATA_SATA_UAHC_P0_FB_HELP
T,FB-FIS base address.,1,56,Hex,14,SATA_SATA_UAHC_P0_FB_HELP,
T,Reserved-Reserved,57,8,Hex,2,SATA_SATA_UAHC_P0_FB_HELP,

(SATA_UAHC_P1_FB),2,Type=NCB,SATA,SATA_SATA_UAHC_P1_FB_HELP
T,FB-FIS base address.,1,56,Hex,14,SATA_SATA_UAHC_P1_FB_HELP,
T,Reserved-Reserved,57,8,Hex,2,SATA_SATA_UAHC_P1_FB_HELP,

(SATA_UAHC_P0_FBS),8,Type=NCB,SATA,SATA_SATA_UAHC_P0_FBS_HELP
T,Reserved-Reserved,1,12,Hex,3,SATA_SATA_UAHC_P0_FBS_HELP,
T,DWE-Device with error.,13,4,Hex,1,SATA_SATA_UAHC_P0_FBS_HELP,
T,ADO-Active device optimization.,17,4,Hex,1,SATA_SATA_UAHC_P0_FBS_HELP,
T,DEV-Device to issue.,21,4,Hex,1,SATA_SATA_UAHC_P0_FBS_HELP,
T,Reserved-Reserved,25,5,Hex,2,SATA_SATA_UAHC_P0_FBS_HELP,
O,SDE-Single device error.,Enable,Disable,30,1,SATA_SATA_UAHC_P0_FBS_HELP,
O,DEC-Device error clear.,Enable,Disable,31,1,SATA_SATA_UAHC_P0_FBS_HELP,
O,EN-Enable.,Enable,Disable,32,1,SATA_SATA_UAHC_P0_FBS_HELP,

(SATA_UAHC_P1_FBS),8,Type=NCB,SATA,SATA_SATA_UAHC_P1_FBS_HELP
T,Reserved-Reserved,1,12,Hex,3,SATA_SATA_UAHC_P1_FBS_HELP,
T,DWE-Device with error.,13,4,Hex,1,SATA_SATA_UAHC_P1_FBS_HELP,
T,ADO-Active device optimization.,17,4,Hex,1,SATA_SATA_UAHC_P1_FBS_HELP,
T,DEV-Device to issue.,21,4,Hex,1,SATA_SATA_UAHC_P1_FBS_HELP,
T,Reserved-Reserved,25,5,Hex,2,SATA_SATA_UAHC_P1_FBS_HELP,
O,SDE-Single device error.,Enable,Disable,30,1,SATA_SATA_UAHC_P1_FBS_HELP,
O,DEC-Device error clear.,Enable,Disable,31,1,SATA_SATA_UAHC_P1_FBS_HELP,
O,EN-Enable.,Enable,Disable,32,1,SATA_SATA_UAHC_P1_FBS_HELP,

(SATA_UAHC_P0_IE),19,Type=NCB,SATA,SATA_SATA_UAHC_P0_IE_HELP
O,CPDE-Cold=port=detect enable.,Enable,Disable,1,1,SATA_SATA_UAHC_P0_IE_HELP,
O,TFEE-Task=file=error enable.,Enable,Disable,2,1,SATA_SATA_UAHC_P0_IE_HELP,
O,HBFE-Host=bus fatal=error enable.,Enable,Disable,3,1,SATA_SATA_UAHC_P0_IE_HELP,
O,HBDE-Host=bus data=error enable.,Enable,Disable,4,1,SATA_SATA_UAHC_P0_IE_HELP,
O,IFE-Interface fatal=error enable.,Enable,Disable,5,1,SATA_SATA_UAHC_P0_IE_HELP,
O,INFE-Interface non=fatal=error enable.,Enable,Disable,6,1,SATA_SATA_UAHC_P0_IE_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,SATA_SATA_UAHC_P0_IE_HELP,
O,OFE-Overflow enable.,Enable,Disable,8,1,SATA_SATA_UAHC_P0_IE_HELP,
O,IMPE-Incorrect port=multiplier enable.,Enable,Disable,9,1,SATA_SATA_UAHC_P0_IE_HELP,
O,PRCE-PHY=ready=change enable.,Enable,Disable,10,1,SATA_SATA_UAHC_P0_IE_HELP,
T,Reserved-Reserved,11,14,Hex,4,SATA_SATA_UAHC_P0_IE_HELP,
O,DMPE-Device mechanical=presence enable.,Enable,Disable,25,1,SATA_SATA_UAHC_P0_IE_HELP,
O,PCE-Port=connect=change enable.,Enable,Disable,26,1,SATA_SATA_UAHC_P0_IE_HELP,
O,DPE-Descriptor=processed enable.,Enable,Disable,27,1,SATA_SATA_UAHC_P0_IE_HELP,
O,UFE-Unknown=FIS=interrupt enable.,Enable,Disable,28,1,SATA_SATA_UAHC_P0_IE_HELP,
O,SDBE-Set device=bits=interrupt enable.,Enable,Disable,29,1,SATA_SATA_UAHC_P0_IE_HELP,
O,DSE-DMA=setup FIS interrupt enable.,Enable,Disable,30,1,SATA_SATA_UAHC_P0_IE_HELP,
O,PSE-PIO=setup FIS interrupt enable.,Enable,Disable,31,1,SATA_SATA_UAHC_P0_IE_HELP,
O,DHRE-Device=to=host register FIS interrupt enable.,Enable,Disable,32,1,SATA_SATA_UAHC_P0_IE_HELP,

(SATA_UAHC_P1_IE),19,Type=NCB,SATA,SATA_SATA_UAHC_P1_IE_HELP
O,CPDE-Cold=port=detect enable.,Enable,Disable,1,1,SATA_SATA_UAHC_P1_IE_HELP,
O,TFEE-Task=file=error enable.,Enable,Disable,2,1,SATA_SATA_UAHC_P1_IE_HELP,
O,HBFE-Host=bus fatal=error enable.,Enable,Disable,3,1,SATA_SATA_UAHC_P1_IE_HELP,
O,HBDE-Host=bus data=error enable.,Enable,Disable,4,1,SATA_SATA_UAHC_P1_IE_HELP,
O,IFE-Interface fatal=error enable.,Enable,Disable,5,1,SATA_SATA_UAHC_P1_IE_HELP,
O,INFE-Interface non=fatal=error enable.,Enable,Disable,6,1,SATA_SATA_UAHC_P1_IE_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,SATA_SATA_UAHC_P1_IE_HELP,
O,OFE-Overflow enable.,Enable,Disable,8,1,SATA_SATA_UAHC_P1_IE_HELP,
O,IMPE-Incorrect port=multiplier enable.,Enable,Disable,9,1,SATA_SATA_UAHC_P1_IE_HELP,
O,PRCE-PHY=ready=change enable.,Enable,Disable,10,1,SATA_SATA_UAHC_P1_IE_HELP,
T,Reserved-Reserved,11,14,Hex,4,SATA_SATA_UAHC_P1_IE_HELP,
O,DMPE-Device mechanical=presence enable.,Enable,Disable,25,1,SATA_SATA_UAHC_P1_IE_HELP,
O,PCE-Port=connect=change enable.,Enable,Disable,26,1,SATA_SATA_UAHC_P1_IE_HELP,
O,DPE-Descriptor=processed enable.,Enable,Disable,27,1,SATA_SATA_UAHC_P1_IE_HELP,
O,UFE-Unknown=FIS=interrupt enable.,Enable,Disable,28,1,SATA_SATA_UAHC_P1_IE_HELP,
O,SDBE-Set device=bits=interrupt enable.,Enable,Disable,29,1,SATA_SATA_UAHC_P1_IE_HELP,
O,DSE-DMA=setup FIS interrupt enable.,Enable,Disable,30,1,SATA_SATA_UAHC_P1_IE_HELP,
O,PSE-PIO=setup FIS interrupt enable.,Enable,Disable,31,1,SATA_SATA_UAHC_P1_IE_HELP,
O,DHRE-Device=to=host register FIS interrupt enable.,Enable,Disable,32,1,SATA_SATA_UAHC_P1_IE_HELP,

(SATA_UAHC_P0_IS),19,Type=NCB,SATA,SATA_SATA_UAHC_P0_IS_HELP
O,CPDS-Cold=port detect status.,Enable,Disable,1,1,SATA_SATA_UAHC_P0_IS_HELP,
O,TFES-Task=file error status.,Enable,Disable,2,1,SATA_SATA_UAHC_P0_IS_HELP,
O,HBFS-Host=bus fatal=error status.,Enable,Disable,3,1,SATA_SATA_UAHC_P0_IS_HELP,
O,HBDS-Host=bus data=error status.,Enable,Disable,4,1,SATA_SATA_UAHC_P0_IS_HELP,
O,IFS-Interface fatal=error status.,Enable,Disable,5,1,SATA_SATA_UAHC_P0_IS_HELP,
O,INFS-Interface non=fatal=error status.,Enable,Disable,6,1,SATA_SATA_UAHC_P0_IS_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,SATA_SATA_UAHC_P0_IS_HELP,
O,OFS-Overflow status.,Enable,Disable,8,1,SATA_SATA_UAHC_P0_IS_HELP,
O,IMPS-Incorrect port=multiplier status.,Enable,Disable,9,1,SATA_SATA_UAHC_P0_IS_HELP,
O,PRCS-PHY=ready change status.,Enable,Disable,10,1,SATA_SATA_UAHC_P0_IS_HELP,
T,Reserved-Reserved,11,14,Hex,4,SATA_SATA_UAHC_P0_IS_HELP,
O,DMPS-Device mechanical=presence status.,Enable,Disable,25,1,SATA_SATA_UAHC_P0_IS_HELP,
O,PCS-Port=connect=change status.,Enable,Disable,26,1,SATA_SATA_UAHC_P0_IS_HELP,
O,DPS-Descriptor processed.,Enable,Disable,27,1,SATA_SATA_UAHC_P0_IS_HELP,
O,UFS-Unknown FIS interrupt.,Enable,Disable,28,1,SATA_SATA_UAHC_P0_IS_HELP,
O,SDBS-Set device bits interrupt.,Enable,Disable,29,1,SATA_SATA_UAHC_P0_IS_HELP,
O,DSS-DMA setup FIS interrupt.,Enable,Disable,30,1,SATA_SATA_UAHC_P0_IS_HELP,
O,PSS-PIO setup FIS interrupt.,Enable,Disable,31,1,SATA_SATA_UAHC_P0_IS_HELP,
O,DHRS-Device=to=host register FIS interrupt.,Enable,Disable,32,1,SATA_SATA_UAHC_P0_IS_HELP,

(SATA_UAHC_P1_IS),19,Type=NCB,SATA,SATA_SATA_UAHC_P1_IS_HELP
O,CPDS-Cold=port detect status.,Enable,Disable,1,1,SATA_SATA_UAHC_P1_IS_HELP,
O,TFES-Task=file error status.,Enable,Disable,2,1,SATA_SATA_UAHC_P1_IS_HELP,
O,HBFS-Host=bus fatal=error status.,Enable,Disable,3,1,SATA_SATA_UAHC_P1_IS_HELP,
O,HBDS-Host=bus data=error status.,Enable,Disable,4,1,SATA_SATA_UAHC_P1_IS_HELP,
O,IFS-Interface fatal=error status.,Enable,Disable,5,1,SATA_SATA_UAHC_P1_IS_HELP,
O,INFS-Interface non=fatal=error status.,Enable,Disable,6,1,SATA_SATA_UAHC_P1_IS_HELP,
O,Reserved-Reserved,Enable,Disable,7,1,SATA_SATA_UAHC_P1_IS_HELP,
O,OFS-Overflow status.,Enable,Disable,8,1,SATA_SATA_UAHC_P1_IS_HELP,
O,IMPS-Incorrect port=multiplier status.,Enable,Disable,9,1,SATA_SATA_UAHC_P1_IS_HELP,
O,PRCS-PHY=ready change status.,Enable,Disable,10,1,SATA_SATA_UAHC_P1_IS_HELP,
T,Reserved-Reserved,11,14,Hex,4,SATA_SATA_UAHC_P1_IS_HELP,
O,DMPS-Device mechanical=presence status.,Enable,Disable,25,1,SATA_SATA_UAHC_P1_IS_HELP,
O,PCS-Port=connect=change status.,Enable,Disable,26,1,SATA_SATA_UAHC_P1_IS_HELP,
O,DPS-Descriptor processed.,Enable,Disable,27,1,SATA_SATA_UAHC_P1_IS_HELP,
O,UFS-Unknown FIS interrupt.,Enable,Disable,28,1,SATA_SATA_UAHC_P1_IS_HELP,
O,SDBS-Set device bits interrupt.,Enable,Disable,29,1,SATA_SATA_UAHC_P1_IS_HELP,
O,DSS-DMA setup FIS interrupt.,Enable,Disable,30,1,SATA_SATA_UAHC_P1_IS_HELP,
O,PSS-PIO setup FIS interrupt.,Enable,Disable,31,1,SATA_SATA_UAHC_P1_IS_HELP,
O,DHRS-Device=to=host register FIS interrupt.,Enable,Disable,32,1,SATA_SATA_UAHC_P1_IS_HELP,

(SATA_UAHC_P0_PHYCR),1,Type=NCB,SATA,SATA_SATA_UAHC_P0_PHYCR_HELP
T,CTRL-Port PHY control.,1,32,Hex,8,SATA_SATA_UAHC_P0_PHYCR_HELP,

(SATA_UAHC_P1_PHYCR),1,Type=NCB,SATA,SATA_SATA_UAHC_P1_PHYCR_HELP
T,CTRL-Port PHY control.,1,32,Hex,8,SATA_SATA_UAHC_P1_PHYCR_HELP,

(SATA_UAHC_P0_PHYSR),1,Type=NCB,SATA,SATA_SATA_UAHC_P0_PHYSR_HELP
T,STAT-Port PHY status.,1,32,Hex,8,SATA_SATA_UAHC_P0_PHYSR_HELP,

(SATA_UAHC_P1_PHYSR),1,Type=NCB,SATA,SATA_SATA_UAHC_P1_PHYSR_HELP
T,STAT-Port PHY status.,1,32,Hex,8,SATA_SATA_UAHC_P1_PHYSR_HELP,

(SATA_UAHC_P0_SACT),1,Type=NCB,SATA,SATA_SATA_UAHC_P0_SACT_HELP
T,DS-Device status.,1,32,Hex,8,SATA_SATA_UAHC_P0_SACT_HELP,

(SATA_UAHC_P1_SACT),1,Type=NCB,SATA,SATA_SATA_UAHC_P1_SACT_HELP
T,DS-Device status.,1,32,Hex,8,SATA_SATA_UAHC_P1_SACT_HELP,

(SATA_UAHC_P0_SCTL),6,Type=NCB,SATA,SATA_SATA_UAHC_P0_SCTL_HELP
T,Reserved-Reserved,1,22,Hex,6,SATA_SATA_UAHC_P0_SCTL_HELP,
T,IPM-Interface power=management transitions allowed.,23,2,Hex,1,SATA_SATA_UAHC_P0_SCTL_HELP,
T,Reserved-Reserved,25,2,Hex,1,SATA_SATA_UAHC_P0_SCTL_HELP,
T,SPD-Speed allowed.,27,2,Hex,1,SATA_SATA_UAHC_P0_SCTL_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SATA_SATA_UAHC_P0_SCTL_HELP,
T,DET-Device=detection initialization.,30,3,Hex,1,SATA_SATA_UAHC_P0_SCTL_HELP,

(SATA_UAHC_P1_SCTL),6,Type=NCB,SATA,SATA_SATA_UAHC_P1_SCTL_HELP
T,Reserved-Reserved,1,22,Hex,6,SATA_SATA_UAHC_P1_SCTL_HELP,
T,IPM-Interface power=management transitions allowed.,23,2,Hex,1,SATA_SATA_UAHC_P1_SCTL_HELP,
T,Reserved-Reserved,25,2,Hex,1,SATA_SATA_UAHC_P1_SCTL_HELP,
T,SPD-Speed allowed.,27,2,Hex,1,SATA_SATA_UAHC_P1_SCTL_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SATA_SATA_UAHC_P1_SCTL_HELP,
T,DET-Device=detection initialization.,30,3,Hex,1,SATA_SATA_UAHC_P1_SCTL_HELP,

(SATA_UAHC_P0_SERR),20,Type=NCB,SATA,SATA_SATA_UAHC_P0_SERR_HELP
T,Reserved-Reserved,1,5,Hex,2,SATA_SATA_UAHC_P0_SERR_HELP,
O,DIAG_X-Exchanged.,Enable,Disable,6,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,DIAG_F-Unknown FIS type.,Enable,Disable,7,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,DIAG_T-Transport state transition error.,Enable,Disable,8,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,DIAG_S-Link sequence error.,Enable,Disable,9,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,DIAG_H-Handshake error.,Enable,Disable,10,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,DIAG_C-CRC error.,Enable,Disable,11,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,DIAG_D-Disparity error.,Enable,Disable,12,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,DIAG_B-10/8 bit decode error.,Enable,Disable,13,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,DIAG_W-COMWAKE detected.,Enable,Disable,14,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,DIAG_I-PHY internal error.,Enable,Disable,15,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,DIAG_N-PHY ready change.,Enable,Disable,16,1,SATA_SATA_UAHC_P0_SERR_HELP,
T,Reserved-Reserved,17,4,Hex,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,ERR_E-Internal error.,Enable,Disable,21,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,ERR_P-Protocol error.,Enable,Disable,22,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,ERR_C-Non=recovered persistent communication error.,Enable,Disable,23,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,ERR_T-Non=recovered transient data integrity error.,Enable,Disable,24,1,SATA_SATA_UAHC_P0_SERR_HELP,
T,Reserved-Reserved,25,6,Hex,2,SATA_SATA_UAHC_P0_SERR_HELP,
O,ERR_M-Recovered communication error.,Enable,Disable,31,1,SATA_SATA_UAHC_P0_SERR_HELP,
O,ERR_I-Recovered data integrity.,Enable,Disable,32,1,SATA_SATA_UAHC_P0_SERR_HELP,

(SATA_UAHC_P1_SERR),20,Type=NCB,SATA,SATA_SATA_UAHC_P1_SERR_HELP
T,Reserved-Reserved,1,5,Hex,2,SATA_SATA_UAHC_P1_SERR_HELP,
O,DIAG_X-Exchanged.,Enable,Disable,6,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,DIAG_F-Unknown FIS type.,Enable,Disable,7,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,DIAG_T-Transport state transition error.,Enable,Disable,8,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,DIAG_S-Link sequence error.,Enable,Disable,9,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,DIAG_H-Handshake error.,Enable,Disable,10,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,DIAG_C-CRC error.,Enable,Disable,11,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,DIAG_D-Disparity error.,Enable,Disable,12,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,DIAG_B-10/8 bit decode error.,Enable,Disable,13,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,DIAG_W-COMWAKE detected.,Enable,Disable,14,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,DIAG_I-PHY internal error.,Enable,Disable,15,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,DIAG_N-PHY ready change.,Enable,Disable,16,1,SATA_SATA_UAHC_P1_SERR_HELP,
T,Reserved-Reserved,17,4,Hex,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,ERR_E-Internal error.,Enable,Disable,21,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,ERR_P-Protocol error.,Enable,Disable,22,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,ERR_C-Non=recovered persistent communication error.,Enable,Disable,23,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,ERR_T-Non=recovered transient data integrity error.,Enable,Disable,24,1,SATA_SATA_UAHC_P1_SERR_HELP,
T,Reserved-Reserved,25,6,Hex,2,SATA_SATA_UAHC_P1_SERR_HELP,
O,ERR_M-Recovered communication error.,Enable,Disable,31,1,SATA_SATA_UAHC_P1_SERR_HELP,
O,ERR_I-Recovered data integrity.,Enable,Disable,32,1,SATA_SATA_UAHC_P1_SERR_HELP,

(SATA_UAHC_P0_SIG),1,Type=NCB,SATA,SATA_SATA_UAHC_P0_SIG_HELP
T,SIG-Signature.,1,32,Hex,8,SATA_SATA_UAHC_P0_SIG_HELP,

(SATA_UAHC_P1_SIG),1,Type=NCB,SATA,SATA_SATA_UAHC_P1_SIG_HELP
T,SIG-Signature.,1,32,Hex,8,SATA_SATA_UAHC_P1_SIG_HELP,

(SATA_UAHC_P0_SNTF),2,Type=NCB,SATA,SATA_SATA_UAHC_P0_SNTF_HELP
T,Reserved-Reserved,1,16,Hex,4,SATA_SATA_UAHC_P0_SNTF_HELP,
T,PMN-PM notify.,17,16,Hex,4,SATA_SATA_UAHC_P0_SNTF_HELP,

(SATA_UAHC_P1_SNTF),2,Type=NCB,SATA,SATA_SATA_UAHC_P1_SNTF_HELP
T,Reserved-Reserved,1,16,Hex,4,SATA_SATA_UAHC_P1_SNTF_HELP,
T,PMN-PM notify.,17,16,Hex,4,SATA_SATA_UAHC_P1_SNTF_HELP,

(SATA_UAHC_P0_SSTS),4,Type=NCB,SATA,SATA_SATA_UAHC_P0_SSTS_HELP
T,Reserved-Reserved,1,20,Hex,5,SATA_SATA_UAHC_P0_SSTS_HELP,
T,IPM-Interface power management.,21,4,Hex,1,SATA_SATA_UAHC_P0_SSTS_HELP,
T,SPD-Current interface speed.,25,4,Hex,1,SATA_SATA_UAHC_P0_SSTS_HELP,
T,DET-Device detection.,29,4,Hex,1,SATA_SATA_UAHC_P0_SSTS_HELP,

(SATA_UAHC_P1_SSTS),4,Type=NCB,SATA,SATA_SATA_UAHC_P1_SSTS_HELP
T,Reserved-Reserved,1,20,Hex,5,SATA_SATA_UAHC_P1_SSTS_HELP,
T,IPM-Interface power management.,21,4,Hex,1,SATA_SATA_UAHC_P1_SSTS_HELP,
T,SPD-Current interface speed.,25,4,Hex,1,SATA_SATA_UAHC_P1_SSTS_HELP,
T,DET-Device detection.,29,4,Hex,1,SATA_SATA_UAHC_P1_SSTS_HELP,

(SATA_UAHC_P0_TFD),3,Type=NCB,SATA,SATA_SATA_UAHC_P0_TFD_HELP
T,Reserved-Reserved,1,16,Hex,4,SATA_SATA_UAHC_P0_TFD_HELP,
T,TFERR-Copy of task=file error register.,17,8,Hex,2,SATA_SATA_UAHC_P0_TFD_HELP,
T,STS-Copy of task=file status register.,25,8,Hex,2,SATA_SATA_UAHC_P0_TFD_HELP,

(SATA_UAHC_P1_TFD),3,Type=NCB,SATA,SATA_SATA_UAHC_P1_TFD_HELP
T,Reserved-Reserved,1,16,Hex,4,SATA_SATA_UAHC_P1_TFD_HELP,
T,TFERR-Copy of task=file error register.,17,8,Hex,2,SATA_SATA_UAHC_P1_TFD_HELP,
T,STS-Copy of task=file status register.,25,8,Hex,2,SATA_SATA_UAHC_P1_TFD_HELP,

(SATA_UCTL_BIST_STATUS),16,Results from BIST runs of SATA's memories.,SATA,SATA_SATA_UCTL_BIST_STATUS_HELP
T,Reserved-Reserved,1,22,Hex,6,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_R_BIST_NDONE-BIST is not complete for the UCTL AxiMaster read=data FIFO.,Enable,Disable,23,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_W_BIST_NDONE-BIST is not complete for the UCTL AxiMaster write=data FIFO.,Enable,Disable,24,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
T,Reserved-Reserved,25,4,Hex,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UAHC_P0_RXRAM_BIST_NDONE-BIST is not complete for the UAHC Port 0 RxFIFO RAM.,Enable,Disable,29,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UAHC_P1_RXRAM_BIST_NDONE-BIST is not complete for the UAHC Port 1 RxFIFO RAM.,Enable,Disable,30,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UAHC_P0_TXRAM_BIST_NDONE-BIST is not complete for the UAHC Port 0 TxFIFO RAM.,Enable,Disable,31,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UAHC_P1_TXRAM_BIST_NDONE-BIST is not complete for the UAHC Port 1 TxFIFO RAM.,Enable,Disable,32,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
T,Reserved-Reserved,33,22,Hex,6,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_R_BIST_STATUS-BIST status of the UCTL AxiMaster read=data FIFO.,Enable,Disable,55,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_W_BIST_STATUS-BIST status of the UCTL AxiMaster write=data FIFO.,Enable,Disable,56,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
T,Reserved-Reserved,57,4,Hex,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UAHC_P0_RXRAM_BIST_STATUS-BIST status of the UAHC Port0 RxFIFO RAM.,Enable,Disable,61,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UAHC_P1_RXRAM_BIST_STATUS-BIST status of the UAHC Port1 RxFIFO RAM.,Enable,Disable,62,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UAHC_P0_TXRAM_BIST_STATUS-BIST status of the UAHC Port0 TxFIFO RAM.,Enable,Disable,63,1,SATA_SATA_UCTL_BIST_STATUS_HELP,
O,UAHC_P1_TXRAM_BIST_STATUS-BIST status of the UAHC Port1 TxFIFO RAM.,Enable,Disable,64,1,SATA_SATA_UCTL_BIST_STATUS_HELP,

(SATA_UCTL_CTL),13,This register controls clocks resets power and BIST for the SATA.,SATA,SATA_SATA_UCTL_CTL_HELP
O,CLEAR_BIST-BIST fast=clear mode select. There are two major modes of BIST: FULL and CLEAR.,Enable,Disable,1,1,SATA_SATA_UCTL_CTL_HELP,
O,START_BIST-Start BIST. The rising edge starts BIST on the memories in SATA. To run BIST the host=,Enable,Disable,2,1,SATA_SATA_UCTL_CTL_HELP,
T,Reserved-Reserved,3,31,Hex,8,SATA_SATA_UCTL_CTL_HELP,
O,A_CLK_EN-Host=controller clock enable. When set to 1 the host=controller clock is generated. This,Enable,Disable,34,1,SATA_SATA_UCTL_CTL_HELP,
O,A_CLK_BYP_SEL-Select the bypass input to the host=controller clock divider.,Enable,Disable,35,1,SATA_SATA_UCTL_CTL_HELP,
O,A_CLKDIV_RST-Host=controller=clock divider reset. Divided clocks are not generated while the divider is,Enable,Disable,36,1,SATA_SATA_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,SATA_SATA_UCTL_CTL_HELP,
T,A_CLKDIV_SEL-The host=controller clock frequency is the coprocessor=clock frequency divided by,38,3,Hex,1,SATA_SATA_UCTL_CTL_HELP,
T,Reserved-Reserved,41,19,Hex,5,SATA_SATA_UCTL_CTL_HELP,
O,CSCLK_EN-Turns on the USB UCTL interface clock (coprocessor clock). This enables access to UAHC,Enable,Disable,60,1,SATA_SATA_UCTL_CTL_HELP,
T,Reserved-Reserved,61,2,Hex,1,SATA_SATA_UCTL_CTL_HELP,
O,SATA_UAHC_RST-Software reset; resets UAHC; active=high.,Enable,Disable,63,1,SATA_SATA_UCTL_CTL_HELP,
O,SATA_UCTL_RST-Software reset; resets UCTL; active=high. Resets UAHC DMA and register shims and the UCTL,Enable,Disable,64,1,SATA_SATA_UCTL_CTL_HELP,

(SATA_UCTL_INTSTAT),4,Summary of different bits of interrupts.,SATA,SATA_SATA_UCTL_INTSTAT_HELP
T,Reserved-Reserved,1,61,Hex,16,SATA_SATA_UCTL_INTSTAT_HELP,
O,XM_BAD_DMA-Detected bad DMA access from UAHC to IOI. The error information is logged in,Enable,Disable,62,1,SATA_SATA_UCTL_INTSTAT_HELP,
O,XS_NCB_OOB-Detected out=of=bound register access to UAHC over IOI. The UAHC defines 1MB of register,Enable,Disable,63,1,SATA_SATA_UCTL_INTSTAT_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,SATA_SATA_UCTL_INTSTAT_HELP,

(SATA_UCTL_SHIM_CFG),12,This register allows configuration of various shim (UCTL) features.,SATA,SATA_SATA_UCTL_SHIM_CFG_HELP
O,XS_NCB_OOB_WRN-Read/write error log for out=of=bound UAHC register access.,Enable,Disable,1,1,SATA_SATA_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,2,6,Hex,2,SATA_SATA_UCTL_SHIM_CFG_HELP,
T,XS_NCB_OOB_OSRC-SRCID error log for out=of=bound UAHC register access. The IOI outbound SRCID for the OOB error.,8,9,Hex,3,SATA_SATA_UCTL_SHIM_CFG_HELP,
O,XM_BAD_DMA_WRN-Read/write error log for bad DMA access from UAHC.,Enable,Disable,17,1,SATA_SATA_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,18,3,Hex,1,SATA_SATA_UCTL_SHIM_CFG_HELP,
T,XM_BAD_DMA_TYPE-ErrType error log for bad DMA access from UAHC. Encodes the type of error encountered,21,4,Hex,1,SATA_SATA_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,25,27,Hex,7,SATA_SATA_UCTL_SHIM_CFG_HELP,
O,DMA_READ_CMD-Selects the IOI read command used by DMA accesses. See SATA_UCTL_DMA_READ_CMD_E.,Enable,Disable,52,1,SATA_SATA_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,53,2,Hex,1,SATA_SATA_UCTL_SHIM_CFG_HELP,
T,DMA_ENDIAN_MODE-Selects the endian format for DMA accesses to the L2C. See SATA_UCTL_ENDIAN_MODE_E.,55,2,Hex,1,SATA_SATA_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,57,6,Hex,2,SATA_SATA_UCTL_SHIM_CFG_HELP,
T,CSR_ENDIAN_MODE-Selects the endian format for IOI CSR accesses to the UAHC. Note that when UAHC CSRs are,63,2,Hex,1,SATA_SATA_UCTL_SHIM_CFG_HELP,

(SATA_UCTL_SPARE0),1,This register is spare.,SATA,SATA_SATA_UCTL_SPARE0_HELP
T,Reserved-Reserved,1,64,Hex,16,SATA_SATA_UCTL_SPARE0_HELP,

(SATA_UCTL_SPARE1),1,This register is spare.,SATA,SATA_SATA_UCTL_SPARE1_HELP
T,Reserved-Reserved,1,64,Hex,16,SATA_SATA_UCTL_SPARE1_HELP,

(SLI_BIST_STATUS),23,Results from BIST runs of SLI's memories.,SLI,SLI_SLI_BIST_STATUS_HELP
T,Reserved-Reserved,1,33,Hex,9,SLI_SLI_BIST_STATUS_HELP,
O,N2P0_C-BIST Status for N2P Port0 Cmd,Enable,Disable,34,1,SLI_SLI_BIST_STATUS_HELP,
O,N2P0_O-BIST Status for N2P Port0 Data,Enable,Disable,35,1,SLI_SLI_BIST_STATUS_HELP,
T,Reserved-Reserved,36,2,Hex,1,SLI_SLI_BIST_STATUS_HELP,
O,CPL_P0-BIST Status for CPL Port 0,Enable,Disable,38,1,SLI_SLI_BIST_STATUS_HELP,
O,CPL_P1-BIST Status for CPL Port 1,Enable,Disable,39,1,SLI_SLI_BIST_STATUS_HELP,
T,Reserved-Reserved,40,6,Hex,2,SLI_SLI_BIST_STATUS_HELP,
O,P2N0_C0-BIST Status for P2N Port0 C0,Enable,Disable,46,1,SLI_SLI_BIST_STATUS_HELP,
O,Reserved-Reserved,Enable,Disable,47,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N0_N-BIST Status for P2N Port0 N,Enable,Disable,48,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N0_P0-BIST Status for P2N Port0 P0,Enable,Disable,49,1,SLI_SLI_BIST_STATUS_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N1_C0-BIST Status for P2N Port1 C0,Enable,Disable,51,1,SLI_SLI_BIST_STATUS_HELP,
O,Reserved-Reserved,Enable,Disable,52,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N1_N-BIST Status for P2N Port1 N,Enable,Disable,53,1,SLI_SLI_BIST_STATUS_HELP,
O,P2N1_P0-BIST Status for P2N Port1 P0,Enable,Disable,54,1,SLI_SLI_BIST_STATUS_HELP,
T,Reserved-Reserved,55,4,Hex,1,SLI_SLI_BIST_STATUS_HELP,
O,DSI1_1-BIST Status for DSI1 Memory 1,Enable,Disable,59,1,SLI_SLI_BIST_STATUS_HELP,
O,DSI1_0-BIST Status for DSI1 Memory 0,Enable,Disable,60,1,SLI_SLI_BIST_STATUS_HELP,
O,DSI0_1-BIST Status for DSI0 Memory 1,Enable,Disable,61,1,SLI_SLI_BIST_STATUS_HELP,
O,DSI0_0-BIST Status for DSI0 Memory 0,Enable,Disable,62,1,SLI_SLI_BIST_STATUS_HELP,
O,MSI-BIST Status for MSI Memory Map,Enable,Disable,63,1,SLI_SLI_BIST_STATUS_HELP,
O,NCB_CMD-BIST Status for NCB Outbound Commands,Enable,Disable,64,1,SLI_SLI_BIST_STATUS_HELP,

(SLI_CTL_PORT0),16,Contains control for access for Port0,SLI,SLI_SLI_CTL_PORT0_HELP
T,Reserved-Reserved,1,42,Hex,11,SLI_SLI_CTL_PORT0_HELP,
O,INTD-When '0' Intd wire asserted. Before mapping.,Enable,Disable,43,1,SLI_SLI_CTL_PORT0_HELP,
O,INTC-When '0' Intc wire asserted. Before mapping.,Enable,Disable,44,1,SLI_SLI_CTL_PORT0_HELP,
O,INTB-When '0' Intb wire asserted. Before mapping.,Enable,Disable,45,1,SLI_SLI_CTL_PORT0_HELP,
O,INTA-When '0' Inta wire asserted. Before mapping.,Enable,Disable,46,1,SLI_SLI_CTL_PORT0_HELP,
O,DIS_PORT-When set the output to the MAC is disabled. This,Enable,Disable,47,1,SLI_SLI_CTL_PORT0_HELP,
O,WAITL_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,48,1,SLI_SLI_CTL_PORT0_HELP,
T,INTD_MAP-Maps INTD to INTA(00) INTB(01) INTC(10) or,49,2,Hex,1,SLI_SLI_CTL_PORT0_HELP,
T,INTC_MAP-Maps INTC to INTA(00) INTB(01) INTC(10) or,51,2,Hex,1,SLI_SLI_CTL_PORT0_HELP,
T,INTB_MAP-Maps INTB to INTA(00) INTB(01) INTC(10) or,53,2,Hex,1,SLI_SLI_CTL_PORT0_HELP,
T,INTA_MAP-Maps INTA to INTA(00) INTB(01) INTC(10) or,55,2,Hex,1,SLI_SLI_CTL_PORT0_HELP,
O,CTLP_RO-Relaxed ordering enable for Completion TLPS.,Enable,Disable,57,1,SLI_SLI_CTL_PORT0_HELP,
O,Reserved-Reserved,Enable,Disable,58,1,SLI_SLI_CTL_PORT0_HELP,
O,PTLP_RO-Relaxed ordering enable for Posted TLPS.,Enable,Disable,59,1,SLI_SLI_CTL_PORT0_HELP,
T,Reserved-Reserved,60,4,Hex,1,SLI_SLI_CTL_PORT0_HELP,
O,WAIT_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,64,1,SLI_SLI_CTL_PORT0_HELP,

(SLI_CTL_PORT1),16,Contains control for access for Port0,SLI,SLI_SLI_CTL_PORT1_HELP
T,Reserved-Reserved,1,42,Hex,11,SLI_SLI_CTL_PORT1_HELP,
O,INTD-When '0' Intd wire asserted. Before mapping.,Enable,Disable,43,1,SLI_SLI_CTL_PORT1_HELP,
O,INTC-When '0' Intc wire asserted. Before mapping.,Enable,Disable,44,1,SLI_SLI_CTL_PORT1_HELP,
O,INTB-When '0' Intb wire asserted. Before mapping.,Enable,Disable,45,1,SLI_SLI_CTL_PORT1_HELP,
O,INTA-When '0' Inta wire asserted. Before mapping.,Enable,Disable,46,1,SLI_SLI_CTL_PORT1_HELP,
O,DIS_PORT-When set the output to the MAC is disabled. This,Enable,Disable,47,1,SLI_SLI_CTL_PORT1_HELP,
O,WAITL_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,48,1,SLI_SLI_CTL_PORT1_HELP,
T,INTD_MAP-Maps INTD to INTA(00) INTB(01) INTC(10) or,49,2,Hex,1,SLI_SLI_CTL_PORT1_HELP,
T,INTC_MAP-Maps INTC to INTA(00) INTB(01) INTC(10) or,51,2,Hex,1,SLI_SLI_CTL_PORT1_HELP,
T,INTB_MAP-Maps INTB to INTA(00) INTB(01) INTC(10) or,53,2,Hex,1,SLI_SLI_CTL_PORT1_HELP,
T,INTA_MAP-Maps INTA to INTA(00) INTB(01) INTC(10) or,55,2,Hex,1,SLI_SLI_CTL_PORT1_HELP,
O,CTLP_RO-Relaxed ordering enable for Completion TLPS.,Enable,Disable,57,1,SLI_SLI_CTL_PORT1_HELP,
O,Reserved-Reserved,Enable,Disable,58,1,SLI_SLI_CTL_PORT1_HELP,
O,PTLP_RO-Relaxed ordering enable for Posted TLPS.,Enable,Disable,59,1,SLI_SLI_CTL_PORT1_HELP,
T,Reserved-Reserved,60,4,Hex,1,SLI_SLI_CTL_PORT1_HELP,
O,WAIT_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,64,1,SLI_SLI_CTL_PORT1_HELP,

(SLI_CTL_PORT2),16,Contains control for access for Port0,SLI,SLI_SLI_CTL_PORT2_HELP
T,Reserved-Reserved,1,42,Hex,11,SLI_SLI_CTL_PORT2_HELP,
O,INTD-When '0' Intd wire asserted. Before mapping.,Enable,Disable,43,1,SLI_SLI_CTL_PORT2_HELP,
O,INTC-When '0' Intc wire asserted. Before mapping.,Enable,Disable,44,1,SLI_SLI_CTL_PORT2_HELP,
O,INTB-When '0' Intb wire asserted. Before mapping.,Enable,Disable,45,1,SLI_SLI_CTL_PORT2_HELP,
O,INTA-When '0' Inta wire asserted. Before mapping.,Enable,Disable,46,1,SLI_SLI_CTL_PORT2_HELP,
O,DIS_PORT-When set the output to the MAC is disabled. This,Enable,Disable,47,1,SLI_SLI_CTL_PORT2_HELP,
O,WAITL_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,48,1,SLI_SLI_CTL_PORT2_HELP,
T,INTD_MAP-Maps INTD to INTA(00) INTB(01) INTC(10) or,49,2,Hex,1,SLI_SLI_CTL_PORT2_HELP,
T,INTC_MAP-Maps INTC to INTA(00) INTB(01) INTC(10) or,51,2,Hex,1,SLI_SLI_CTL_PORT2_HELP,
T,INTB_MAP-Maps INTB to INTA(00) INTB(01) INTC(10) or,53,2,Hex,1,SLI_SLI_CTL_PORT2_HELP,
T,INTA_MAP-Maps INTA to INTA(00) INTB(01) INTC(10) or,55,2,Hex,1,SLI_SLI_CTL_PORT2_HELP,
O,CTLP_RO-Relaxed ordering enable for Completion TLPS.,Enable,Disable,57,1,SLI_SLI_CTL_PORT2_HELP,
O,Reserved-Reserved,Enable,Disable,58,1,SLI_SLI_CTL_PORT2_HELP,
O,PTLP_RO-Relaxed ordering enable for Posted TLPS.,Enable,Disable,59,1,SLI_SLI_CTL_PORT2_HELP,
T,Reserved-Reserved,60,4,Hex,1,SLI_SLI_CTL_PORT2_HELP,
O,WAIT_COM-When set '1' casues the SLI to wait for a commit,Enable,Disable,64,1,SLI_SLI_CTL_PORT2_HELP,

(SLI_CTL_STATUS),4,Contains control and status for SLI. Writes to this register are not ordered with writes/reads,SLI,SLI_SLI_CTL_STATUS_HELP
T,Reserved-Reserved,1,44,Hex,11,SLI_SLI_CTL_STATUS_HELP,
T,P1_NTAGS-Reserved.,45,6,Hex,2,SLI_SLI_CTL_STATUS_HELP,
T,P0_NTAGS-Number of tags available for outbound TLPs to the,51,6,Hex,2,SLI_SLI_CTL_STATUS_HELP,
T,CHIP_REV-The chip revision.,57,8,Hex,2,SLI_SLI_CTL_STATUS_HELP,

(SLI_DATA_OUT_CNT),5,The EXEC data out fifo-count and the data unload counter.,SLI,SLI_SLI_DATA_OUT_CNT_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_DATA_OUT_CNT_HELP,
T,P1_UCNT-FIFO1 Unload Count. This counter is incremented by,21,16,Hex,4,SLI_SLI_DATA_OUT_CNT_HELP,
T,P1_FCNT-FIFO1 Data Out Count. Number of address data words,37,6,Hex,2,SLI_SLI_DATA_OUT_CNT_HELP,
T,P0_UCNT-FIFO0 Unload Count. This counter is incremented by,43,16,Hex,4,SLI_SLI_DATA_OUT_CNT_HELP,
T,P0_FCNT-FIFO0 Data Out Count. Number of address data words,59,6,Hex,2,SLI_SLI_DATA_OUT_CNT_HELP,

(SLI_DMA0_CNT),2,SLI_DMAx_CNT = SLI DMA Count,SLI,SLI_SLI_DMA0_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_DMA0_CNT_HELP,
T,CNT-The DMA counter.,33,32,Hex,8,SLI_SLI_DMA0_CNT_HELP,

(SLI_DMA1_CNT),2,SLI_DMAx_CNT = SLI DMA Count,SLI,SLI_SLI_DMA1_CNT_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_DMA1_CNT_HELP,
T,CNT-The DMA counter.,33,32,Hex,8,SLI_SLI_DMA1_CNT_HELP,

(SLI_DMA0_INT_LEVEL),2,SLI_DMAx_INT_LEVEL = SLI DMAx Interrupt Level,SLI,SLI_SLI_DMA0_INT_LEVEL_HELP
T,TIME-Whenever the SLI_DMAx_TIM[TIM] timer exceeds,1,32,Hex,8,SLI_SLI_DMA0_INT_LEVEL_HELP,
T,CNT-Whenever SLI_DMAx_CNT[CNT] exceeds this value,33,32,Hex,8,SLI_SLI_DMA0_INT_LEVEL_HELP,

(SLI_DMA1_INT_LEVEL),2,SLI_DMAx_INT_LEVEL = SLI DMAx Interrupt Level,SLI,SLI_SLI_DMA1_INT_LEVEL_HELP
T,TIME-Whenever the SLI_DMAx_TIM[TIM] timer exceeds,1,32,Hex,8,SLI_SLI_DMA1_INT_LEVEL_HELP,
T,CNT-Whenever SLI_DMAx_CNT[CNT] exceeds this value,33,32,Hex,8,SLI_SLI_DMA1_INT_LEVEL_HELP,

(SLI_DMA0_TIM),2,SLI_DMAx_TIM = SLI DMA Timer,SLI,SLI_SLI_DMA0_TIM_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_DMA0_TIM_HELP,
T,TIM-The DMA timer value.,33,32,Hex,8,SLI_SLI_DMA0_TIM_HELP,

(SLI_DMA1_TIM),2,SLI_DMAx_TIM = SLI DMA Timer,SLI,SLI_SLI_DMA1_TIM_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_DMA1_TIM_HELP,
T,TIM-The DMA timer value.,33,32,Hex,8,SLI_SLI_DMA1_TIM_HELP,

(SLI_INT_ENB_CIU),46,Used to enable the various interrupting conditions of SLI,SLI,SLI_SLI_INT_ENB_CIU_HELP
T,Reserved-Reserved,1,3,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
O,ILL_PAD-Illegal packet csr address.,Enable,Disable,4,1,SLI_SLI_INT_ENB_CIU_HELP,
O,SPRT3_ERR-Error Response received on SLI port 3.,Enable,Disable,5,1,SLI_SLI_INT_ENB_CIU_HELP,
O,SPRT2_ERR-Error Response received on SLI port 2.,Enable,Disable,6,1,SLI_SLI_INT_ENB_CIU_HELP,
O,SPRT1_ERR-Error Response received on SLI port 1.,Enable,Disable,7,1,SLI_SLI_INT_ENB_CIU_HELP,
O,SPRT0_ERR-Error Response received on SLI port 0.,Enable,Disable,8,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PINS_ERR-Read Error during packet instruction fetch.,Enable,Disable,9,1,SLI_SLI_INT_ENB_CIU_HELP,
O,POP_ERR-Read Error during packet scatter pointer fetch.,Enable,Disable,10,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PDI_ERR-Read Error during packet data fetch.,Enable,Disable,11,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PGL_ERR-Read Error during gather list fetch.,Enable,Disable,12,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PIN_BP-Packet Input Count exceeded WMARK.,Enable,Disable,13,1,SLI_SLI_INT_ENB_CIU_HELP,
O,POUT_ERR-Packet Out Interrupt Error From PKO.,Enable,Disable,14,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PSLDBOF-Packet Scatterlist Doorbell Count Overflow.,Enable,Disable,15,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PIDBOF-Packet Instruction Doorbell Count Overflow.,Enable,Disable,16,1,SLI_SLI_INT_ENB_CIU_HELP,
T,Reserved-Reserved,17,10,Hex,3,SLI_SLI_INT_ENB_CIU_HELP,
T,DTIME-DMA Timer Interrupts,27,2,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
T,DCNT-DMA Count Interrupts,29,2,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
T,DMAFI-DMA set Forced Interrupts,31,2,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
T,Reserved-Reserved,33,3,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
O,MIO_INT2-Enables SLI_INT_SUM[28] to generate an,Enable,Disable,36,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M3_UN_WI-Reserved.,Enable,Disable,37,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M3_UN_B0-Reserved.,Enable,Disable,38,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M3_UP_WI-Reserved.,Enable,Disable,39,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M3_UP_B0-Reserved.,Enable,Disable,40,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M2_UN_WI-Enables SLI_INT_SUM[23] to generate an,Enable,Disable,41,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M2_UN_B0-Enables SLI_INT_SUM[22] to generate an,Enable,Disable,42,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M2_UP_WI-Enables SLI_INT_SUM[21] to generate an,Enable,Disable,43,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M2_UP_B0-Enables SLI_INT_SUM[20] to generate an,Enable,Disable,44,1,SLI_SLI_INT_ENB_CIU_HELP,
T,Reserved-Reserved,45,2,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
O,MIO_INT1-Enables SLI_INT_SUM[17] to generate an,Enable,Disable,47,1,SLI_SLI_INT_ENB_CIU_HELP,
O,MIO_INT0-Enables SLI_INT_SUM[16] to generate an,Enable,Disable,48,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M1_UN_WI-Enables SLI_INT_SUM[15] to generate an,Enable,Disable,49,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M1_UN_B0-Enables SLI_INT_SUM[14] to generate an,Enable,Disable,50,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M1_UP_WI-Enables SLI_INT_SUM[13] to generate an,Enable,Disable,51,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M1_UP_B0-Enables SLI_INT_SUM[12] to generate an,Enable,Disable,52,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M0_UN_WI-Enables SLI_INT_SUM[11] to generate an,Enable,Disable,53,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M0_UN_B0-Enables SLI_INT_SUM[10] to generate an,Enable,Disable,54,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M0_UP_WI-Enables SLI_INT_SUM[9] to generate an,Enable,Disable,55,1,SLI_SLI_INT_ENB_CIU_HELP,
O,M0_UP_B0-Enables SLI_INT_SUM[8] to generate an,Enable,Disable,56,1,SLI_SLI_INT_ENB_CIU_HELP,
T,Reserved-Reserved,57,2,Hex,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PTIME-Enables SLI_INT_SUM[5] to generate an,Enable,Disable,59,1,SLI_SLI_INT_ENB_CIU_HELP,
O,PCNT-Enables SLI_INT_SUM[4] to generate an,Enable,Disable,60,1,SLI_SLI_INT_ENB_CIU_HELP,
O,IOB2BIG-Enables SLI_INT_SUM[3] to generate an,Enable,Disable,61,1,SLI_SLI_INT_ENB_CIU_HELP,
O,BAR0_TO-Enables SLI_INT_SUM[2] to generate an,Enable,Disable,62,1,SLI_SLI_INT_ENB_CIU_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,SLI_SLI_INT_ENB_CIU_HELP,
O,RML_TO-Enables SLI_INT_SUM[0] to generate an,Enable,Disable,64,1,SLI_SLI_INT_ENB_CIU_HELP,

(SLI_INT_ENB_PORT0),48,Used to allow the generation of interrupts (MSI/INTA) to the PORT X,SLI,SLI_SLI_INT_ENB_PORT0_HELP
T,Reserved-Reserved,1,3,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,ILL_PAD-Illegal packet csr address.,Enable,Disable,4,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,SPRT3_ERR-Error Response received on SLI port 3.,Enable,Disable,5,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,SPRT2_ERR-Error Response received on SLI port 2.,Enable,Disable,6,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,SPRT1_ERR-Error Response received on SLI port 1.,Enable,Disable,7,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,SPRT0_ERR-Error Response received on SLI port 0.,Enable,Disable,8,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PINS_ERR-Read Error during packet instruction fetch.,Enable,Disable,9,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,POP_ERR-Read Error during packet scatter pointer fetch.,Enable,Disable,10,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PDI_ERR-Read Error during packet data fetch.,Enable,Disable,11,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PGL_ERR-Read Error during gather list fetch.,Enable,Disable,12,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PIN_BP-Packet Input Count exceeded WMARK.,Enable,Disable,13,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,POUT_ERR-Packet Out Interrupt Error From PKO.,Enable,Disable,14,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PSLDBOF-Packet Scatterlist Doorbell Count Overflow.,Enable,Disable,15,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PIDBOF-Packet Instruction Doorbell Count Overflow.,Enable,Disable,16,1,SLI_SLI_INT_ENB_PORT0_HELP,
T,Reserved-Reserved,17,10,Hex,3,SLI_SLI_INT_ENB_PORT0_HELP,
T,DTIME-DMA Timer Interrupts,27,2,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
T,DCNT-DMA Count Interrupts,29,2,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
T,DMAFI-DMA set Forced Interrupts,31,2,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
T,Reserved-Reserved,33,2,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,MAC2_INT-Enables SLI_INT_SUM[29] to generate an,Enable,Disable,35,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,MIO_INT2-Enables SLI_INT_SUM[28] to generate an,Enable,Disable,36,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M3_UN_WI-Reserved.,Enable,Disable,37,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M3_UN_B0-Reserved.,Enable,Disable,38,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M3_UP_WI-Reserved.,Enable,Disable,39,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M3_UP_B0-Reserved.,Enable,Disable,40,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M2_UN_WI-Enables SLI_INT_SUM[23] to generate an,Enable,Disable,41,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M2_UN_B0-Enables SLI_INT_SUM[22] to generate an,Enable,Disable,42,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M2_UP_WI-Enables SLI_INT_SUM[21] to generate an,Enable,Disable,43,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M2_UP_B0-Enables SLI_INT_SUM[20] to generate an,Enable,Disable,44,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,MAC1_INT-Enables SLI_INT_SUM[19] to generate an,Enable,Disable,45,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,MAC0_INT-Enables SLI_INT_SUM[18] to generate an,Enable,Disable,46,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,MIO_INT1-Enables SLI_INT_SUM[17] to generate an,Enable,Disable,47,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,MIO_INT0-Enables SLI_INT_SUM[16] to generate an,Enable,Disable,48,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M1_UN_WI-Enables SLI_INT_SUM[15] to generate an,Enable,Disable,49,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M1_UN_B0-Enables SLI_INT_SUM[14] to generate an,Enable,Disable,50,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M1_UP_WI-Enables SLI_INT_SUM[13] to generate an,Enable,Disable,51,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M1_UP_B0-Enables SLI_INT_SUM[12] to generate an,Enable,Disable,52,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M0_UN_WI-Enables SLI_INT_SUM[11] to generate an,Enable,Disable,53,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M0_UN_B0-Enables SLI_INT_SUM[10] to generate an,Enable,Disable,54,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M0_UP_WI-Enables SLI_INT_SUM[9] to generate an,Enable,Disable,55,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,M0_UP_B0-Enables SLI_INT_SUM[8] to generate an,Enable,Disable,56,1,SLI_SLI_INT_ENB_PORT0_HELP,
T,Reserved-Reserved,57,2,Hex,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PTIME-Enables SLI_INT_SUM[5] to generate an,Enable,Disable,59,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,PCNT-Enables SLI_INT_SUM[4] to generate an,Enable,Disable,60,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,IOB2BIG-Enables SLI_INT_SUM[3] to generate an,Enable,Disable,61,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,BAR0_TO-Enables SLI_INT_SUM[2] to generate an,Enable,Disable,62,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,SLI_SLI_INT_ENB_PORT0_HELP,
O,RML_TO-Enables SLI_INT_SUM[0] to generate an,Enable,Disable,64,1,SLI_SLI_INT_ENB_PORT0_HELP,

(SLI_INT_ENB_PORT1),48,Used to allow the generation of interrupts (MSI/INTA) to the PORT X,SLI,SLI_SLI_INT_ENB_PORT1_HELP
T,Reserved-Reserved,1,3,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,ILL_PAD-Illegal packet csr address.,Enable,Disable,4,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,SPRT3_ERR-Error Response received on SLI port 3.,Enable,Disable,5,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,SPRT2_ERR-Error Response received on SLI port 2.,Enable,Disable,6,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,SPRT1_ERR-Error Response received on SLI port 1.,Enable,Disable,7,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,SPRT0_ERR-Error Response received on SLI port 0.,Enable,Disable,8,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PINS_ERR-Read Error during packet instruction fetch.,Enable,Disable,9,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,POP_ERR-Read Error during packet scatter pointer fetch.,Enable,Disable,10,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PDI_ERR-Read Error during packet data fetch.,Enable,Disable,11,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PGL_ERR-Read Error during gather list fetch.,Enable,Disable,12,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PIN_BP-Packet Input Count exceeded WMARK.,Enable,Disable,13,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,POUT_ERR-Packet Out Interrupt Error From PKO.,Enable,Disable,14,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PSLDBOF-Packet Scatterlist Doorbell Count Overflow.,Enable,Disable,15,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PIDBOF-Packet Instruction Doorbell Count Overflow.,Enable,Disable,16,1,SLI_SLI_INT_ENB_PORT1_HELP,
T,Reserved-Reserved,17,10,Hex,3,SLI_SLI_INT_ENB_PORT1_HELP,
T,DTIME-DMA Timer Interrupts,27,2,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
T,DCNT-DMA Count Interrupts,29,2,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
T,DMAFI-DMA set Forced Interrupts,31,2,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
T,Reserved-Reserved,33,2,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,MAC2_INT-Enables SLI_INT_SUM[29] to generate an,Enable,Disable,35,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,MIO_INT2-Enables SLI_INT_SUM[28] to generate an,Enable,Disable,36,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M3_UN_WI-Reserved.,Enable,Disable,37,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M3_UN_B0-Reserved.,Enable,Disable,38,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M3_UP_WI-Reserved.,Enable,Disable,39,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M3_UP_B0-Reserved.,Enable,Disable,40,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M2_UN_WI-Enables SLI_INT_SUM[23] to generate an,Enable,Disable,41,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M2_UN_B0-Enables SLI_INT_SUM[22] to generate an,Enable,Disable,42,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M2_UP_WI-Enables SLI_INT_SUM[21] to generate an,Enable,Disable,43,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M2_UP_B0-Enables SLI_INT_SUM[20] to generate an,Enable,Disable,44,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,MAC1_INT-Enables SLI_INT_SUM[19] to generate an,Enable,Disable,45,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,MAC0_INT-Enables SLI_INT_SUM[18] to generate an,Enable,Disable,46,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,MIO_INT1-Enables SLI_INT_SUM[17] to generate an,Enable,Disable,47,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,MIO_INT0-Enables SLI_INT_SUM[16] to generate an,Enable,Disable,48,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M1_UN_WI-Enables SLI_INT_SUM[15] to generate an,Enable,Disable,49,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M1_UN_B0-Enables SLI_INT_SUM[14] to generate an,Enable,Disable,50,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M1_UP_WI-Enables SLI_INT_SUM[13] to generate an,Enable,Disable,51,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M1_UP_B0-Enables SLI_INT_SUM[12] to generate an,Enable,Disable,52,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M0_UN_WI-Enables SLI_INT_SUM[11] to generate an,Enable,Disable,53,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M0_UN_B0-Enables SLI_INT_SUM[10] to generate an,Enable,Disable,54,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M0_UP_WI-Enables SLI_INT_SUM[9] to generate an,Enable,Disable,55,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,M0_UP_B0-Enables SLI_INT_SUM[8] to generate an,Enable,Disable,56,1,SLI_SLI_INT_ENB_PORT1_HELP,
T,Reserved-Reserved,57,2,Hex,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PTIME-Enables SLI_INT_SUM[5] to generate an,Enable,Disable,59,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,PCNT-Enables SLI_INT_SUM[4] to generate an,Enable,Disable,60,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,IOB2BIG-Enables SLI_INT_SUM[3] to generate an,Enable,Disable,61,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,BAR0_TO-Enables SLI_INT_SUM[2] to generate an,Enable,Disable,62,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,SLI_SLI_INT_ENB_PORT1_HELP,
O,RML_TO-Enables SLI_INT_SUM[0] to generate an,Enable,Disable,64,1,SLI_SLI_INT_ENB_PORT1_HELP,

(SLI_INT_ENB_PORT2),48,Used to allow the generation of interrupts (MSI/INTA) to the PORT X,SLI,SLI_SLI_INT_ENB_PORT2_HELP
T,Reserved-Reserved,1,3,Hex,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,ILL_PAD-Illegal packet csr address.,Enable,Disable,4,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,SPRT3_ERR-Error Response received on SLI port 3.,Enable,Disable,5,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,SPRT2_ERR-Error Response received on SLI port 2.,Enable,Disable,6,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,SPRT1_ERR-Error Response received on SLI port 1.,Enable,Disable,7,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,SPRT0_ERR-Error Response received on SLI port 0.,Enable,Disable,8,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,PINS_ERR-Read Error during packet instruction fetch.,Enable,Disable,9,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,POP_ERR-Read Error during packet scatter pointer fetch.,Enable,Disable,10,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,PDI_ERR-Read Error during packet data fetch.,Enable,Disable,11,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,PGL_ERR-Read Error during gather list fetch.,Enable,Disable,12,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,PIN_BP-Packet Input Count exceeded WMARK.,Enable,Disable,13,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,POUT_ERR-Packet Out Interrupt Error From PKO.,Enable,Disable,14,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,PSLDBOF-Packet Scatterlist Doorbell Count Overflow.,Enable,Disable,15,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,PIDBOF-Packet Instruction Doorbell Count Overflow.,Enable,Disable,16,1,SLI_SLI_INT_ENB_PORT2_HELP,
T,Reserved-Reserved,17,10,Hex,3,SLI_SLI_INT_ENB_PORT2_HELP,
T,DTIME-DMA Timer Interrupts,27,2,Hex,1,SLI_SLI_INT_ENB_PORT2_HELP,
T,DCNT-DMA Count Interrupts,29,2,Hex,1,SLI_SLI_INT_ENB_PORT2_HELP,
T,DMAFI-DMA set Forced Interrupts,31,2,Hex,1,SLI_SLI_INT_ENB_PORT2_HELP,
T,Reserved-Reserved,33,2,Hex,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,MAC2_INT-Enables SLI_INT_SUM[29] to generate an,Enable,Disable,35,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,MIO_INT2-Enables SLI_INT_SUM[28] to generate an,Enable,Disable,36,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M3_UN_WI-Reserved.,Enable,Disable,37,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M3_UN_B0-Reserved.,Enable,Disable,38,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M3_UP_WI-Reserved.,Enable,Disable,39,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M3_UP_B0-Reserved.,Enable,Disable,40,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M2_UN_WI-Enables SLI_INT_SUM[23] to generate an,Enable,Disable,41,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M2_UN_B0-Enables SLI_INT_SUM[22] to generate an,Enable,Disable,42,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M2_UP_WI-Enables SLI_INT_SUM[21] to generate an,Enable,Disable,43,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M2_UP_B0-Enables SLI_INT_SUM[20] to generate an,Enable,Disable,44,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,MAC1_INT-Enables SLI_INT_SUM[19] to generate an,Enable,Disable,45,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,MAC0_INT-Enables SLI_INT_SUM[18] to generate an,Enable,Disable,46,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,MIO_INT1-Enables SLI_INT_SUM[17] to generate an,Enable,Disable,47,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,MIO_INT0-Enables SLI_INT_SUM[16] to generate an,Enable,Disable,48,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M1_UN_WI-Enables SLI_INT_SUM[15] to generate an,Enable,Disable,49,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M1_UN_B0-Enables SLI_INT_SUM[14] to generate an,Enable,Disable,50,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M1_UP_WI-Enables SLI_INT_SUM[13] to generate an,Enable,Disable,51,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M1_UP_B0-Enables SLI_INT_SUM[12] to generate an,Enable,Disable,52,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M0_UN_WI-Enables SLI_INT_SUM[11] to generate an,Enable,Disable,53,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M0_UN_B0-Enables SLI_INT_SUM[10] to generate an,Enable,Disable,54,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M0_UP_WI-Enables SLI_INT_SUM[9] to generate an,Enable,Disable,55,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,M0_UP_B0-Enables SLI_INT_SUM[8] to generate an,Enable,Disable,56,1,SLI_SLI_INT_ENB_PORT2_HELP,
T,Reserved-Reserved,57,2,Hex,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,PTIME-Enables SLI_INT_SUM[5] to generate an,Enable,Disable,59,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,PCNT-Enables SLI_INT_SUM[4] to generate an,Enable,Disable,60,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,IOB2BIG-Enables SLI_INT_SUM[3] to generate an,Enable,Disable,61,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,BAR0_TO-Enables SLI_INT_SUM[2] to generate an,Enable,Disable,62,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,SLI_SLI_INT_ENB_PORT2_HELP,
O,RML_TO-Enables SLI_INT_SUM[0] to generate an,Enable,Disable,64,1,SLI_SLI_INT_ENB_PORT2_HELP,

(SLI_INT_SUM),48,Set when an interrupt condition occurs write '1' to clear.,SLI,SLI_SLI_INT_SUM_HELP
T,Reserved-Reserved,1,3,Hex,1,SLI_SLI_INT_SUM_HELP,
O,ILL_PAD-Set when a BAR0 address R/W falls into theaddress,Enable,Disable,4,1,SLI_SLI_INT_SUM_HELP,
O,SPRT3_ERR-Reserved.,Enable,Disable,5,1,SLI_SLI_INT_SUM_HELP,
O,SPRT2_ERR-When an error response received on SLI port 2,Enable,Disable,6,1,SLI_SLI_INT_SUM_HELP,
O,SPRT1_ERR-When an error response received on SLI port 1,Enable,Disable,7,1,SLI_SLI_INT_SUM_HELP,
O,SPRT0_ERR-When an error response received on SLI port 0,Enable,Disable,8,1,SLI_SLI_INT_SUM_HELP,
O,PINS_ERR-When a read error occurs on a packet instruction,Enable,Disable,9,1,SLI_SLI_INT_SUM_HELP,
O,POP_ERR-When a read error occurs on a packet scatter,Enable,Disable,10,1,SLI_SLI_INT_SUM_HELP,
O,PDI_ERR-When a read error occurs on a packet data read,Enable,Disable,11,1,SLI_SLI_INT_SUM_HELP,
O,PGL_ERR-When a read error occurs on a packet gather list,Enable,Disable,12,1,SLI_SLI_INT_SUM_HELP,
O,PIN_BP-Packet input count has exceeded the WMARK.,Enable,Disable,13,1,SLI_SLI_INT_SUM_HELP,
O,POUT_ERR-Set when PKO sends packet data with the error bit,Enable,Disable,14,1,SLI_SLI_INT_SUM_HELP,
O,PSLDBOF-Packet Scatterlist Doorbell count overflowed. Which,Enable,Disable,15,1,SLI_SLI_INT_SUM_HELP,
O,PIDBOF-Packet Instruction Doorbell count overflowed. Which,Enable,Disable,16,1,SLI_SLI_INT_SUM_HELP,
T,Reserved-Reserved,17,10,Hex,3,SLI_SLI_INT_SUM_HELP,
T,DTIME-Whenever SLI_DMAx_CNT[CNT] is not 0 the,27,2,Hex,1,SLI_SLI_INT_SUM_HELP,
T,DCNT-DCNT[x] is set whenever SLI_DMAx_CNT[CNT] >,29,2,Hex,1,SLI_SLI_INT_SUM_HELP,
T,DMAFI-DMA set Forced Interrupts.,31,2,Hex,1,SLI_SLI_INT_SUM_HELP,
T,Reserved-Reserved,33,2,Hex,1,SLI_SLI_INT_SUM_HELP,
O,MAC2_INT-Interrupt from MAC2.,Enable,Disable,35,1,SLI_SLI_INT_SUM_HELP,
O,MIO_INT2-Interrupt from MIO for PORT 2.,Enable,Disable,36,1,SLI_SLI_INT_SUM_HELP,
O,M3_UN_WI-Reserved.,Enable,Disable,37,1,SLI_SLI_INT_SUM_HELP,
O,M3_UN_B0-Reserved.,Enable,Disable,38,1,SLI_SLI_INT_SUM_HELP,
O,M3_UP_WI-Reserved.,Enable,Disable,39,1,SLI_SLI_INT_SUM_HELP,
O,M3_UP_B0-Reserved.,Enable,Disable,40,1,SLI_SLI_INT_SUM_HELP,
O,M2_UN_WI-Received Unsupported N=TLP for Window Register,Enable,Disable,41,1,SLI_SLI_INT_SUM_HELP,
O,M2_UN_B0-Received Unsupported N=TLP for Bar0 from MAC 0.,Enable,Disable,42,1,SLI_SLI_INT_SUM_HELP,
O,M2_UP_WI-Received Unsupported P=TLP for Window Register,Enable,Disable,43,1,SLI_SLI_INT_SUM_HELP,
O,M2_UP_B0-Received Unsupported P=TLP for Bar0 from MAC 0.,Enable,Disable,44,1,SLI_SLI_INT_SUM_HELP,
O,MAC1_INT-Interrupt from MAC1.,Enable,Disable,45,1,SLI_SLI_INT_SUM_HELP,
O,MAC0_INT-Interrupt from MAC0.,Enable,Disable,46,1,SLI_SLI_INT_SUM_HELP,
O,MIO_INT1-Interrupt from MIO for PORT 1.,Enable,Disable,47,1,SLI_SLI_INT_SUM_HELP,
O,MIO_INT0-Interrupt from MIO for PORT 0.,Enable,Disable,48,1,SLI_SLI_INT_SUM_HELP,
O,M1_UN_WI-Received Unsupported N=TLP for Window Register,Enable,Disable,49,1,SLI_SLI_INT_SUM_HELP,
O,M1_UN_B0-Received Unsupported N=TLP for Bar0 from MAC 1.,Enable,Disable,50,1,SLI_SLI_INT_SUM_HELP,
O,M1_UP_WI-Received Unsupported P=TLP for Window Register,Enable,Disable,51,1,SLI_SLI_INT_SUM_HELP,
O,M1_UP_B0-Received Unsupported P=TLP for Bar0 from MAC 1.,Enable,Disable,52,1,SLI_SLI_INT_SUM_HELP,
O,M0_UN_WI-Received Unsupported N=TLP for Window Register,Enable,Disable,53,1,SLI_SLI_INT_SUM_HELP,
O,M0_UN_B0-Received Unsupported N=TLP for Bar0 from MAC 0.,Enable,Disable,54,1,SLI_SLI_INT_SUM_HELP,
O,M0_UP_WI-Received Unsupported P=TLP for Window Register,Enable,Disable,55,1,SLI_SLI_INT_SUM_HELP,
O,M0_UP_B0-Received Unsupported P=TLP for Bar0 from MAC 0.,Enable,Disable,56,1,SLI_SLI_INT_SUM_HELP,
T,Reserved-Reserved,57,2,Hex,1,SLI_SLI_INT_SUM_HELP,
O,PTIME-Packet Timer has an interrupt. Which rings can,Enable,Disable,59,1,SLI_SLI_INT_SUM_HELP,
O,PCNT-Packet Counter has an interrupt. Which rings can,Enable,Disable,60,1,SLI_SLI_INT_SUM_HELP,
O,IOB2BIG-A requested IOBDMA is to large.,Enable,Disable,61,1,SLI_SLI_INT_SUM_HELP,
O,BAR0_TO-BAR0 R/W to a NCB device did not receive,Enable,Disable,62,1,SLI_SLI_INT_SUM_HELP,
O,Reserved-Reserved,Enable,Disable,63,1,SLI_SLI_INT_SUM_HELP,
O,RML_TO-A read or write transfer did not complete,Enable,Disable,64,1,SLI_SLI_INT_SUM_HELP,

(SLI_LAST_WIN_RDATA0),1,The data from the last initiated window read by MAC 0.,SLI,SLI_SLI_LAST_WIN_RDATA0_HELP
T,DATA-Last window read data.,1,64,Hex,16,SLI_SLI_LAST_WIN_RDATA0_HELP,

(SLI_LAST_WIN_RDATA1),1,The data from the last initiated window read by MAC 1.,SLI,SLI_SLI_LAST_WIN_RDATA1_HELP
T,DATA-Last window read data.,1,64,Hex,16,SLI_SLI_LAST_WIN_RDATA1_HELP,

(SLI_LAST_WIN_RDATA2),1,The data from the last initiated window read by MAC 2.,SLI,SLI_SLI_LAST_WIN_RDATA2_HELP
T,DATA-Last window read data.,1,64,Hex,16,SLI_SLI_LAST_WIN_RDATA2_HELP,

(SLI_LAST_WIN_RDATA3),1,The data from the last initiated window read by MAC 3.,SLI,SLI_SLI_LAST_WIN_RDATA3_HELP
T,DATA-Last window read data.,1,64,Hex,16,SLI_SLI_LAST_WIN_RDATA3_HELP,

(SLI_MAC_CREDIT_CNT),13,Contains the number of credits for the MAC port FIFOs used by the SLI. This value needs to be,SLI,SLI_SLI_MAC_CREDIT_CNT_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P1_C_D-When set does not allow writing of P1_CCNT.,Enable,Disable,11,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P1_N_D-When set does not allow writing of P1_NCNT.,Enable,Disable,12,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P1_P_D-When set does not allow writing of P1_PCNT.,Enable,Disable,13,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P0_C_D-When set does not allow writing of P0_CCNT.,Enable,Disable,14,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P0_N_D-When set does not allow writing of P0_NCNT.,Enable,Disable,15,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
O,P0_P_D-When set does not allow writing of P0_PCNT.,Enable,Disable,16,1,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P1_CCNT-Port1 C=TLP FIFO Credits.,17,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P1_NCNT-Port1 N=TLP FIFO Credits.,25,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P1_PCNT-Port1 P=TLP FIFO Credits.,33,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P0_CCNT-Port0 C=TLP FIFO Credits.,41,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P0_NCNT-Port0 N=TLP FIFO Credits.,49,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,
T,P0_PCNT-Port0 P=TLP FIFO Credits.,57,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT_HELP,

(SLI_MAC_CREDIT_CNT2),13,Contains the number of credits for the MAC port FIFOs (for MACs 2 and 3) used by the SLI. This,SLI,SLI_SLI_MAC_CREDIT_CNT2_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P3_C_D-When set does not allow writing of P3_CCNT.,Enable,Disable,11,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P3_N_D-When set does not allow writing of P3_NCNT.,Enable,Disable,12,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P3_P_D-When set does not allow writing of P3_PCNT.,Enable,Disable,13,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P2_C_D-When set does not allow writing of P2_CCNT.,Enable,Disable,14,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P2_N_D-When set does not allow writing of P2_NCNT.,Enable,Disable,15,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
O,P2_P_D-When set does not allow writing of P2_PCNT.,Enable,Disable,16,1,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P3_CCNT-Port3 C=TLP FIFO Credits.,17,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P3_NCNT-Port3 N=TLP FIFO Credits.,25,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P3_PCNT-Port3 P=TLP FIFO Credits.,33,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P2_CCNT-Port2 C=TLP FIFO Credits.,41,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P2_NCNT-Port2 N=TLP FIFO Credits.,49,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,
T,P2_PCNT-Port2 P=TLP FIFO Credits.,57,8,Hex,2,SLI_SLI_MAC_CREDIT_CNT2_HELP,

(SLI_MEM_ACCESS_CTL),3,Contains control for access to the MAC address space.,SLI,SLI_SLI_MEM_ACCESS_CTL_HELP
T,Reserved-Reserved,1,50,Hex,13,SLI_SLI_MEM_ACCESS_CTL_HELP,
T,MAX_WORD-The maximum number of words to merge into a single,51,4,Hex,1,SLI_SLI_MEM_ACCESS_CTL_HELP,
T,TIMER-When the SLI starts a PP to MAC write it waits,55,10,Hex,3,SLI_SLI_MEM_ACCESS_CTL_HELP,

(SLI_MEM_ACCESS_SUBID12),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID12_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID12_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID12_HELP,

(SLI_MEM_ACCESS_SUBID13),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID13_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID13_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID13_HELP,

(SLI_MEM_ACCESS_SUBID14),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID14_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID14_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID14_HELP,

(SLI_MEM_ACCESS_SUBID15),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID15_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID15_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID15_HELP,

(SLI_MEM_ACCESS_SUBID16),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID16_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID16_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID16_HELP,

(SLI_MEM_ACCESS_SUBID17),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID17_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID17_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID17_HELP,

(SLI_MEM_ACCESS_SUBID18),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID18_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID18_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID18_HELP,

(SLI_MEM_ACCESS_SUBID19),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID19_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID19_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID19_HELP,

(SLI_MEM_ACCESS_SUBID20),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID20_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID20_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID20_HELP,

(SLI_MEM_ACCESS_SUBID21),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID21_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID21_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID21_HELP,

(SLI_MEM_ACCESS_SUBID22),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID22_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID22_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID22_HELP,

(SLI_MEM_ACCESS_SUBID23),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID23_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID23_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID23_HELP,

(SLI_MEM_ACCESS_SUBID24),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID24_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID24_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID24_HELP,

(SLI_MEM_ACCESS_SUBID25),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID25_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID25_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID25_HELP,

(SLI_MEM_ACCESS_SUBID26),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID26_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID26_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID26_HELP,

(SLI_MEM_ACCESS_SUBID27),9,Contains address index and control bits for access to memory from Core PPs.,SLI,SLI_SLI_MEM_ACCESS_SUBID27_HELP
T,Reserved-Reserved,1,21,Hex,6,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
O,ZERO-Causes all byte reads to be zero length reads.,Enable,Disable,22,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,PORT-Physical MAC Port that reads/writes to,23,3,Hex,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
O,NMERGE-When set no merging is allowed in this window.,Enable,Disable,26,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,ESR-ES<1:0> for reads to this subid.,27,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,ESW-ES<1:0> for writes to this subid.,29,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,WTYPE-ADDRTYPE<1:0> for writes to this subid,31,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,RTYPE-ADDRTYPE<1:0> for reads to this subid,33,2,Hex,1,SLI_SLI_MEM_ACCESS_SUBID27_HELP,
T,BA-Address Bits <63:34> for reads/writes that use,35,30,Hex,8,SLI_SLI_MEM_ACCESS_SUBID27_HELP,

(SLI_MSI_ENB0),1,Used to enable the interrupt generation for the bits in the SLI_MSI_RCV0.,SLI,SLI_SLI_MSI_ENB0_HELP
T,ENB-Enables bit [63:0] of SLI_MSI_RCV0.,1,64,Hex,16,SLI_SLI_MSI_ENB0_HELP,

(SLI_MSI_ENB1),1,Used to enable the interrupt generation for the bits in the SLI_MSI_RCV1.,SLI,SLI_SLI_MSI_ENB1_HELP
T,ENB-Enables bit [63:0] of SLI_MSI_RCV1.,1,64,Hex,16,SLI_SLI_MSI_ENB1_HELP,

(SLI_MSI_ENB2),1,Used to enable the interrupt generation for the bits in the SLI_MSI_RCV2.,SLI,SLI_SLI_MSI_ENB2_HELP
T,ENB-Enables bit [63:0] of SLI_MSI_RCV2.,1,64,Hex,16,SLI_SLI_MSI_ENB2_HELP,

(SLI_MSI_ENB3),1,Used to enable the interrupt generation for the bits in the SLI_MSI_RCV3.,SLI,SLI_SLI_MSI_ENB3_HELP
T,ENB-Enables bit [63:0] of SLI_MSI_RCV3.,1,64,Hex,16,SLI_SLI_MSI_ENB3_HELP,

(SLI_MSI_RCV0),1,Contains bits [63:0] of the 256 bits of MSI interrupts.,SLI,SLI_SLI_MSI_RCV0_HELP
T,INTR-Bits 63=0 of the 256 bits of MSI interrupt.,1,64,Hex,16,SLI_SLI_MSI_RCV0_HELP,

(SLI_MSI_RCV1),1,Contains bits [127:64] of the 256 bits of MSI interrupts.,SLI,SLI_SLI_MSI_RCV1_HELP
T,INTR-Bits 127=64 of the 256 bits of MSI interrupt.,1,64,Hex,16,SLI_SLI_MSI_RCV1_HELP,

(SLI_MSI_RCV2),1,Contains bits [191:128] of the 256 bits of MSI interrupts.,SLI,SLI_SLI_MSI_RCV2_HELP
T,INTR-Bits 191=128 of the 256 bits of MSI interrupt.,1,64,Hex,16,SLI_SLI_MSI_RCV2_HELP,

(SLI_MSI_RCV3),1,Contains bits [255:192] of the 256 bits of MSI interrupts.,SLI,SLI_SLI_MSI_RCV3_HELP
T,INTR-Bits 255=192 of the 256 bits of MSI interrupt.,1,64,Hex,16,SLI_SLI_MSI_RCV3_HELP,

(SLI_MSI_RD_MAP),3,Used to read the mapping function of the SLI_PCIE_MSI_RCV to SLI_MSI_RCV registers.,SLI,SLI_SLI_MSI_RD_MAP_HELP
T,Reserved-Reserved,1,48,Hex,12,SLI_SLI_MSI_RD_MAP_HELP,
T,RD_INT-The value of the map at the location PREVIOUSLY,49,8,Hex,2,SLI_SLI_MSI_RD_MAP_HELP,
T,MSI_INT-Selects the value that would be received when the,57,8,Hex,2,SLI_SLI_MSI_RD_MAP_HELP,

(SLI_MSI_W1C_ENB0),1,Used to clear bits in SLI_MSI_ENB0.,SLI,SLI_SLI_MSI_W1C_ENB0_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,SLI_SLI_MSI_W1C_ENB0_HELP,

(SLI_MSI_W1C_ENB1),1,Used to clear bits in SLI_MSI_ENB1.,SLI,SLI_SLI_MSI_W1C_ENB1_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,SLI_SLI_MSI_W1C_ENB1_HELP,

(SLI_MSI_W1C_ENB2),1,Used to clear bits in SLI_MSI_ENB2.,SLI,SLI_SLI_MSI_W1C_ENB2_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,SLI_SLI_MSI_W1C_ENB2_HELP,

(SLI_MSI_W1C_ENB3),1,Used to clear bits in SLI_MSI_ENB3.,SLI,SLI_SLI_MSI_W1C_ENB3_HELP
T,CLR-A write of '1' to a vector will clear the,1,64,Hex,16,SLI_SLI_MSI_W1C_ENB3_HELP,

(SLI_MSI_W1S_ENB0),1,Used to set bits in SLI_MSI_ENB0.,SLI,SLI_SLI_MSI_W1S_ENB0_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,SLI_SLI_MSI_W1S_ENB0_HELP,

(SLI_MSI_W1S_ENB1),1,SLI_MSI_W1S_ENB0 = SLI MSI Write 1 To Set Enable1,SLI,SLI_SLI_MSI_W1S_ENB1_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,SLI_SLI_MSI_W1S_ENB1_HELP,

(SLI_MSI_W1S_ENB2),1,Used to set bits in SLI_MSI_ENB2.,SLI,SLI_SLI_MSI_W1S_ENB2_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,SLI_SLI_MSI_W1S_ENB2_HELP,

(SLI_MSI_W1S_ENB3),1,Used to set bits in SLI_MSI_ENB3.,SLI,SLI_SLI_MSI_W1S_ENB3_HELP
T,SET-A write of '1' to a vector will set the,1,64,Hex,16,SLI_SLI_MSI_W1S_ENB3_HELP,

(SLI_MSI_WR_MAP),3,Used to write the mapping function of the SLI_PCIE_MSI_RCV to SLI_MSI_RCV registers.,SLI,SLI_SLI_MSI_WR_MAP_HELP
T,Reserved-Reserved,1,48,Hex,12,SLI_SLI_MSI_WR_MAP_HELP,
T,CIU_INT-"Selects which bit in the SLI_MSI_RCV# (0=255),49,8,Hex,2,SLI_SLI_MSI_WR_MAP_HELP,
T,MSI_INT-Selects the value that would be received when the,57,8,Hex,2,SLI_SLI_MSI_WR_MAP_HELP,

(SLI_PCIE_MSI_RCV),2,Register where MSI writes are directed from the MAC.,SLI,SLI_SLI_PCIE_MSI_RCV_HELP
T,Reserved-Reserved,1,56,Hex,14,SLI_SLI_PCIE_MSI_RCV_HELP,
T,INTR-"A write to this register will result in a bit in,57,8,Hex,2,SLI_SLI_PCIE_MSI_RCV_HELP,

(SLI_PCIE_MSI_RCV_B1),3,Register where MSI writes are directed from the MAC.,SLI,SLI_SLI_PCIE_MSI_RCV_B1_HELP
T,Reserved-Reserved,1,48,Hex,12,SLI_SLI_PCIE_MSI_RCV_B1_HELP,
T,INTR-"A write to this register will result in a bit in,49,8,Hex,2,SLI_SLI_PCIE_MSI_RCV_B1_HELP,
T,Reserved-Reserved,57,8,Hex,2,SLI_SLI_PCIE_MSI_RCV_B1_HELP,

(SLI_PCIE_MSI_RCV_B2),3,Register where MSI writes are directed from the MAC.,SLI,SLI_SLI_PCIE_MSI_RCV_B2_HELP
T,Reserved-Reserved,1,40,Hex,10,SLI_SLI_PCIE_MSI_RCV_B2_HELP,
T,INTR-"A write to this register will result in a bit in,41,8,Hex,2,SLI_SLI_PCIE_MSI_RCV_B2_HELP,
T,Reserved-Reserved,49,16,Hex,4,SLI_SLI_PCIE_MSI_RCV_B2_HELP,

(SLI_PCIE_MSI_RCV_B3),3,Register where MSI writes are directed from the MAC.,SLI,SLI_SLI_PCIE_MSI_RCV_B3_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PCIE_MSI_RCV_B3_HELP,
T,INTR-"A write to this register will result in a bit in,33,8,Hex,2,SLI_SLI_PCIE_MSI_RCV_B3_HELP,
T,Reserved-Reserved,41,24,Hex,6,SLI_SLI_PCIE_MSI_RCV_B3_HELP,

(SLI_PKT0_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT0_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT0_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT0_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT0_CNTS_HELP,

(SLI_PKT1_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT1_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT1_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT1_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT1_CNTS_HELP,

(SLI_PKT2_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT2_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT2_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT2_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT2_CNTS_HELP,

(SLI_PKT3_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT3_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT3_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT3_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT3_CNTS_HELP,

(SLI_PKT4_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT4_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT4_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT4_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT4_CNTS_HELP,

(SLI_PKT5_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT5_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT5_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT5_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT5_CNTS_HELP,

(SLI_PKT6_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT6_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT6_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT6_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT6_CNTS_HELP,

(SLI_PKT7_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT7_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT7_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT7_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT7_CNTS_HELP,

(SLI_PKT8_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT8_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT8_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT8_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT8_CNTS_HELP,

(SLI_PKT9_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT9_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT9_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT9_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT9_CNTS_HELP,

(SLI_PKT10_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT10_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT10_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT10_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT10_CNTS_HELP,

(SLI_PKT11_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT11_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT11_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT11_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT11_CNTS_HELP,

(SLI_PKT12_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT12_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT12_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT12_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT12_CNTS_HELP,

(SLI_PKT13_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT13_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT13_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT13_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT13_CNTS_HELP,

(SLI_PKT14_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT14_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT14_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT14_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT14_CNTS_HELP,

(SLI_PKT15_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT15_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT15_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT15_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT15_CNTS_HELP,

(SLI_PKT16_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT16_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT16_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT16_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT16_CNTS_HELP,

(SLI_PKT17_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT17_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT17_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT17_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT17_CNTS_HELP,

(SLI_PKT18_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT18_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT18_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT18_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT18_CNTS_HELP,

(SLI_PKT19_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT19_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT19_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT19_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT19_CNTS_HELP,

(SLI_PKT20_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT20_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT20_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT20_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT20_CNTS_HELP,

(SLI_PKT21_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT21_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT21_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT21_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT21_CNTS_HELP,

(SLI_PKT22_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT22_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT22_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT22_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT22_CNTS_HELP,

(SLI_PKT23_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT23_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT23_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT23_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT23_CNTS_HELP,

(SLI_PKT24_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT24_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT24_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT24_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT24_CNTS_HELP,

(SLI_PKT25_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT25_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT25_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT25_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT25_CNTS_HELP,

(SLI_PKT26_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT26_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT26_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT26_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT26_CNTS_HELP,

(SLI_PKT27_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT27_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT27_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT27_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT27_CNTS_HELP,

(SLI_PKT28_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT28_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT28_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT28_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT28_CNTS_HELP,

(SLI_PKT29_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT29_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT29_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT29_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT29_CNTS_HELP,

(SLI_PKT30_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT30_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT30_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT30_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT30_CNTS_HELP,

(SLI_PKT31_CNTS),3,"SLI_PKT[0..31]_CNTS = SLI Packet ring# Counts,SLI,SLI_SLI_PKT31_CNTS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT31_CNTS_HELP,
T,TIMER-"Timer incremented every 1024 core clocks,11,22,Hex,6,SLI_SLI_PKT31_CNTS_HELP,
T,CNT-ring counter. This field is incremented as,33,32,Hex,8,SLI_SLI_PKT31_CNTS_HELP,

(SLI_PKT0_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT0_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT0_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT0_IN_BP_HELP,

(SLI_PKT1_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT1_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT1_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT1_IN_BP_HELP,

(SLI_PKT2_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT2_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT2_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT2_IN_BP_HELP,

(SLI_PKT3_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT3_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT3_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT3_IN_BP_HELP,

(SLI_PKT4_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT4_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT4_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT4_IN_BP_HELP,

(SLI_PKT5_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT5_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT5_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT5_IN_BP_HELP,

(SLI_PKT6_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT6_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT6_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT6_IN_BP_HELP,

(SLI_PKT7_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT7_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT7_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT7_IN_BP_HELP,

(SLI_PKT8_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT8_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT8_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT8_IN_BP_HELP,

(SLI_PKT9_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT9_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT9_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT9_IN_BP_HELP,

(SLI_PKT10_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT10_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT10_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT10_IN_BP_HELP,

(SLI_PKT11_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT11_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT11_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT11_IN_BP_HELP,

(SLI_PKT12_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT12_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT12_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT12_IN_BP_HELP,

(SLI_PKT13_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT13_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT13_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT13_IN_BP_HELP,

(SLI_PKT14_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT14_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT14_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT14_IN_BP_HELP,

(SLI_PKT15_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT15_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT15_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT15_IN_BP_HELP,

(SLI_PKT16_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT16_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT16_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT16_IN_BP_HELP,

(SLI_PKT17_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT17_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT17_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT17_IN_BP_HELP,

(SLI_PKT18_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT18_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT18_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT18_IN_BP_HELP,

(SLI_PKT19_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT19_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT19_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT19_IN_BP_HELP,

(SLI_PKT20_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT20_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT20_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT20_IN_BP_HELP,

(SLI_PKT21_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT21_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT21_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT21_IN_BP_HELP,

(SLI_PKT22_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT22_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT22_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT22_IN_BP_HELP,

(SLI_PKT23_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT23_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT23_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT23_IN_BP_HELP,

(SLI_PKT24_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT24_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT24_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT24_IN_BP_HELP,

(SLI_PKT25_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT25_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT25_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT25_IN_BP_HELP,

(SLI_PKT26_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT26_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT26_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT26_IN_BP_HELP,

(SLI_PKT27_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT27_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT27_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT27_IN_BP_HELP,

(SLI_PKT28_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT28_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT28_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT28_IN_BP_HELP,

(SLI_PKT29_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT29_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT29_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT29_IN_BP_HELP,

(SLI_PKT30_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT30_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT30_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT30_IN_BP_HELP,

(SLI_PKT31_IN_BP),2,"SLI_PKT[0..31]_IN_BP = SLI Packet ring# Input Backpressure,SLI,SLI_SLI_PKT31_IN_BP_HELP
T,WMARK-"When CNT is greater than this threshold no more,1,32,Hex,8,SLI_SLI_PKT31_IN_BP_HELP,
T,CNT-"ring counter. This field is incremented by one,33,32,Hex,8,SLI_SLI_PKT31_IN_BP_HELP,

(SLI_PKT0_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT0_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT0_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT0_INSTR_BADDR_HELP,

(SLI_PKT1_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT1_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT1_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT1_INSTR_BADDR_HELP,

(SLI_PKT2_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT2_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT2_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT2_INSTR_BADDR_HELP,

(SLI_PKT3_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT3_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT3_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT3_INSTR_BADDR_HELP,

(SLI_PKT4_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT4_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT4_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT4_INSTR_BADDR_HELP,

(SLI_PKT5_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT5_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT5_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT5_INSTR_BADDR_HELP,

(SLI_PKT6_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT6_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT6_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT6_INSTR_BADDR_HELP,

(SLI_PKT7_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT7_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT7_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT7_INSTR_BADDR_HELP,

(SLI_PKT8_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT8_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT8_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT8_INSTR_BADDR_HELP,

(SLI_PKT9_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT9_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT9_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT9_INSTR_BADDR_HELP,

(SLI_PKT10_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT10_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT10_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT10_INSTR_BADDR_HELP,

(SLI_PKT11_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT11_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT11_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT11_INSTR_BADDR_HELP,

(SLI_PKT12_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT12_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT12_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT12_INSTR_BADDR_HELP,

(SLI_PKT13_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT13_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT13_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT13_INSTR_BADDR_HELP,

(SLI_PKT14_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT14_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT14_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT14_INSTR_BADDR_HELP,

(SLI_PKT15_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT15_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT15_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT15_INSTR_BADDR_HELP,

(SLI_PKT16_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT16_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT16_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT16_INSTR_BADDR_HELP,

(SLI_PKT17_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT17_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT17_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT17_INSTR_BADDR_HELP,

(SLI_PKT18_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT18_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT18_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT18_INSTR_BADDR_HELP,

(SLI_PKT19_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT19_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT19_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT19_INSTR_BADDR_HELP,

(SLI_PKT20_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT20_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT20_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT20_INSTR_BADDR_HELP,

(SLI_PKT21_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT21_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT21_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT21_INSTR_BADDR_HELP,

(SLI_PKT22_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT22_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT22_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT22_INSTR_BADDR_HELP,

(SLI_PKT23_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT23_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT23_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT23_INSTR_BADDR_HELP,

(SLI_PKT24_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT24_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT24_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT24_INSTR_BADDR_HELP,

(SLI_PKT25_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT25_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT25_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT25_INSTR_BADDR_HELP,

(SLI_PKT26_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT26_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT26_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT26_INSTR_BADDR_HELP,

(SLI_PKT27_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT27_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT27_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT27_INSTR_BADDR_HELP,

(SLI_PKT28_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT28_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT28_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT28_INSTR_BADDR_HELP,

(SLI_PKT29_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT29_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT29_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT29_INSTR_BADDR_HELP,

(SLI_PKT30_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT30_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT30_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT30_INSTR_BADDR_HELP,

(SLI_PKT31_INSTR_BADDR),2,"SLI_PKT[0..31]_INSTR_BADDR = SLI Packet ring# Instruction Base Address,SLI,SLI_SLI_PKT31_INSTR_BADDR_HELP
T,ADDR-Base address for Instructions.,1,61,Hex,16,SLI_SLI_PKT31_INSTR_BADDR_HELP,
T,Reserved-Reserved,62,3,Hex,1,SLI_SLI_PKT31_INSTR_BADDR_HELP,

(SLI_PKT0_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT0_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT0_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT0_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT1_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT1_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT1_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT1_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT2_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT2_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT2_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT2_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT3_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT3_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT3_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT3_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT4_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT4_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT4_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT4_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT5_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT5_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT5_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT5_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT6_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT6_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT6_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT6_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT7_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT7_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT7_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT7_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT8_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT8_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT8_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT8_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT9_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT9_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT9_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT9_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT10_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT10_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT10_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT10_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT11_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT11_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT11_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT11_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT12_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT12_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT12_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT12_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT13_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT13_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT13_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT13_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT14_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT14_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT14_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT14_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT15_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT15_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT15_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT15_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT16_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT16_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT16_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT16_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT17_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT17_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT17_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT17_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT18_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT18_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT18_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT18_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT19_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT19_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT19_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT19_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT20_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT20_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT20_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT20_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT21_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT21_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT21_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT21_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT22_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT22_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT22_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT22_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT23_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT23_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT23_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT23_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT24_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT24_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT24_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT24_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT25_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT25_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT25_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT25_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT26_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT26_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT26_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT26_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT27_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT27_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT27_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT27_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT28_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT28_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT28_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT28_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT29_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT29_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT29_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT29_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT30_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT30_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT30_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT30_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT31_INSTR_BAOFF_DBELL),2,"SLI_PKT[0..31]_INSTR_BAOFF_DBELL = SLI Packet ring# Instruction Base Address Offset and,SLI,SLI_SLI_PKT31_INSTR_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_INSTR_BADDR,1,32,Hex,8,SLI_SLI_PKT31_INSTR_BAOFF_DBELL_HELP,
T,DBELL-Instruction doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT31_INSTR_BAOFF_DBELL_HELP,

(SLI_PKT0_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT0_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT1_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT1_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT2_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT2_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT3_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT3_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT4_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT4_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT5_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT5_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT6_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT6_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT7_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT7_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT8_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT8_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT9_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT9_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT10_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT10_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT11_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT11_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT12_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT12_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT13_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT13_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT14_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT14_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT15_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT15_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT16_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT16_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT17_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT17_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT18_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT18_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT19_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT19_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT20_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT20_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT21_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT21_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT22_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT22_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT23_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT23_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT24_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT24_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT25_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT25_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT26_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT26_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT27_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT27_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT28_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT28_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT29_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT29_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT30_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT30_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT31_INSTR_FIFO_RSIZE),5,"SLI_PKT[0..31]_INSTR_FIFO_RSIZE = SLI Packet ring# Instruction FIFO and Ring Size.,SLI,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP
T,MAX-Max Fifo Size.,1,9,Hex,3,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,RRP-Fifo read pointer.,10,9,Hex,3,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,WRP-Fifo write pointer.,19,9,Hex,3,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,FCNT-Fifo count.,28,5,Hex,2,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP,
T,RSIZE-Instruction ring size.,33,32,Hex,8,SLI_SLI_PKT31_INSTR_FIFO_RSIZE_HELP,

(SLI_PKT0_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT0_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT0_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT0_INSTR_HEADER_HELP,

(SLI_PKT1_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT1_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT1_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT1_INSTR_HEADER_HELP,

(SLI_PKT2_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT2_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT2_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT2_INSTR_HEADER_HELP,

(SLI_PKT3_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT3_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT3_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT3_INSTR_HEADER_HELP,

(SLI_PKT4_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT4_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT4_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT4_INSTR_HEADER_HELP,

(SLI_PKT5_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT5_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT5_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT5_INSTR_HEADER_HELP,

(SLI_PKT6_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT6_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT6_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT6_INSTR_HEADER_HELP,

(SLI_PKT7_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT7_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT7_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT7_INSTR_HEADER_HELP,

(SLI_PKT8_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT8_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT8_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT8_INSTR_HEADER_HELP,

(SLI_PKT9_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT9_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT9_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT9_INSTR_HEADER_HELP,

(SLI_PKT10_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT10_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT10_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT10_INSTR_HEADER_HELP,

(SLI_PKT11_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT11_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT11_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT11_INSTR_HEADER_HELP,

(SLI_PKT12_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT12_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT12_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT12_INSTR_HEADER_HELP,

(SLI_PKT13_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT13_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT13_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT13_INSTR_HEADER_HELP,

(SLI_PKT14_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT14_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT14_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT14_INSTR_HEADER_HELP,

(SLI_PKT15_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT15_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT15_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT15_INSTR_HEADER_HELP,

(SLI_PKT16_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT16_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT16_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT16_INSTR_HEADER_HELP,

(SLI_PKT17_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT17_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT17_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT17_INSTR_HEADER_HELP,

(SLI_PKT18_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT18_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT18_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT18_INSTR_HEADER_HELP,

(SLI_PKT19_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT19_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT19_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT19_INSTR_HEADER_HELP,

(SLI_PKT20_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT20_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT20_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT20_INSTR_HEADER_HELP,

(SLI_PKT21_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT21_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT21_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT21_INSTR_HEADER_HELP,

(SLI_PKT22_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT22_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT22_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT22_INSTR_HEADER_HELP,

(SLI_PKT23_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT23_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT23_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT23_INSTR_HEADER_HELP,

(SLI_PKT24_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT24_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT24_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT24_INSTR_HEADER_HELP,

(SLI_PKT25_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT25_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT25_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT25_INSTR_HEADER_HELP,

(SLI_PKT26_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT26_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT26_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT26_INSTR_HEADER_HELP,

(SLI_PKT27_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT27_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT27_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT27_INSTR_HEADER_HELP,

(SLI_PKT28_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT28_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT28_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT28_INSTR_HEADER_HELP,

(SLI_PKT29_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT29_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT29_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT29_INSTR_HEADER_HELP,

(SLI_PKT30_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT30_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT30_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT30_INSTR_HEADER_HELP,

(SLI_PKT31_INSTR_HEADER),21,"SLI_PKT[0..31]_INSTR_HEADER = SLI Packet ring# Instruction Header.,SLI,SLI_SLI_PKT31_INSTR_HEADER_HELP
T,Reserved-Reserved,1,20,Hex,5,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,PBP-Enable Packet=by=packet mode.,Enable,Disable,21,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,22,5,Hex,2,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,RPARMODE-Parse Mode. Becomes PKT_INST_HDR[PM],27,2,Hex,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,29,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,RSKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],30,7,Hex,2,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,37,2,Hex,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,RNQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,39,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,RNGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,40,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,RNTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,41,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,RNTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,42,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,USE_IHDR-When set '1' DPI always prepends a PKT_INST_HDR,Enable,Disable,43,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,44,5,Hex,2,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,PAR_MODE-Parse Mode. Becomes PKT_INST_HDR[PM],49,2,Hex,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,SKP_LEN-Skip Length. Becomes PKT_INST_HDR[SL],52,7,Hex,2,SLI_SLI_PKT31_INSTR_HEADER_HELP,
T,Reserved-Reserved,59,2,Hex,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,NQOS-Becomes PKT_INST_HDR[NQOS],Enable,Disable,61,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,NGRP-Becomes PKT_INST_HDR[NGRP],Enable,Disable,62,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,NTT-Becomes PKT_INST_HDR[NTT],Enable,Disable,63,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,
O,NTAG-Becomes PKT_INST_HDR[NTAG],Enable,Disable,64,1,SLI_SLI_PKT31_INSTR_HEADER_HELP,

(SLI_PKT0_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT0_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT0_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT0_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT0_OUT_SIZE_HELP,

(SLI_PKT1_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT1_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT1_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT1_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT1_OUT_SIZE_HELP,

(SLI_PKT2_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT2_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT2_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT2_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT2_OUT_SIZE_HELP,

(SLI_PKT3_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT3_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT3_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT3_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT3_OUT_SIZE_HELP,

(SLI_PKT4_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT4_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT4_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT4_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT4_OUT_SIZE_HELP,

(SLI_PKT5_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT5_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT5_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT5_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT5_OUT_SIZE_HELP,

(SLI_PKT6_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT6_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT6_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT6_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT6_OUT_SIZE_HELP,

(SLI_PKT7_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT7_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT7_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT7_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT7_OUT_SIZE_HELP,

(SLI_PKT8_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT8_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT8_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT8_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT8_OUT_SIZE_HELP,

(SLI_PKT9_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT9_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT9_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT9_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT9_OUT_SIZE_HELP,

(SLI_PKT10_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT10_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT10_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT10_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT10_OUT_SIZE_HELP,

(SLI_PKT11_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT11_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT11_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT11_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT11_OUT_SIZE_HELP,

(SLI_PKT12_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT12_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT12_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT12_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT12_OUT_SIZE_HELP,

(SLI_PKT13_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT13_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT13_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT13_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT13_OUT_SIZE_HELP,

(SLI_PKT14_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT14_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT14_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT14_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT14_OUT_SIZE_HELP,

(SLI_PKT15_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT15_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT15_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT15_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT15_OUT_SIZE_HELP,

(SLI_PKT16_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT16_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT16_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT16_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT16_OUT_SIZE_HELP,

(SLI_PKT17_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT17_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT17_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT17_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT17_OUT_SIZE_HELP,

(SLI_PKT18_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT18_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT18_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT18_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT18_OUT_SIZE_HELP,

(SLI_PKT19_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT19_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT19_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT19_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT19_OUT_SIZE_HELP,

(SLI_PKT20_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT20_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT20_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT20_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT20_OUT_SIZE_HELP,

(SLI_PKT21_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT21_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT21_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT21_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT21_OUT_SIZE_HELP,

(SLI_PKT22_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT22_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT22_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT22_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT22_OUT_SIZE_HELP,

(SLI_PKT23_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT23_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT23_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT23_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT23_OUT_SIZE_HELP,

(SLI_PKT24_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT24_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT24_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT24_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT24_OUT_SIZE_HELP,

(SLI_PKT25_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT25_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT25_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT25_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT25_OUT_SIZE_HELP,

(SLI_PKT26_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT26_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT26_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT26_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT26_OUT_SIZE_HELP,

(SLI_PKT27_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT27_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT27_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT27_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT27_OUT_SIZE_HELP,

(SLI_PKT28_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT28_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT28_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT28_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT28_OUT_SIZE_HELP,

(SLI_PKT29_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT29_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT29_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT29_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT29_OUT_SIZE_HELP,

(SLI_PKT30_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT30_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT30_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT30_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT30_OUT_SIZE_HELP,

(SLI_PKT31_OUT_SIZE),3,SLI_PKT[0..31]_OUT_SIZE = SLI Packet Out Size,SLI,SLI_SLI_PKT31_OUT_SIZE_HELP
T,Reserved-Reserved,1,41,Hex,11,SLI_SLI_PKT31_OUT_SIZE_HELP,
T,ISIZE-INFO BYTES size (bytes) for ring X. Legal sizes,42,7,Hex,2,SLI_SLI_PKT31_OUT_SIZE_HELP,
T,BSIZE-BUFFER SIZE (bytes) for ring X.,49,16,Hex,4,SLI_SLI_PKT31_OUT_SIZE_HELP,

(SLI_PKT0_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT0_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT0_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT0_SLIST_BADDR_HELP,

(SLI_PKT1_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT1_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT1_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT1_SLIST_BADDR_HELP,

(SLI_PKT2_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT2_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT2_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT2_SLIST_BADDR_HELP,

(SLI_PKT3_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT3_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT3_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT3_SLIST_BADDR_HELP,

(SLI_PKT4_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT4_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT4_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT4_SLIST_BADDR_HELP,

(SLI_PKT5_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT5_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT5_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT5_SLIST_BADDR_HELP,

(SLI_PKT6_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT6_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT6_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT6_SLIST_BADDR_HELP,

(SLI_PKT7_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT7_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT7_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT7_SLIST_BADDR_HELP,

(SLI_PKT8_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT8_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT8_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT8_SLIST_BADDR_HELP,

(SLI_PKT9_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT9_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT9_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT9_SLIST_BADDR_HELP,

(SLI_PKT10_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT10_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT10_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT10_SLIST_BADDR_HELP,

(SLI_PKT11_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT11_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT11_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT11_SLIST_BADDR_HELP,

(SLI_PKT12_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT12_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT12_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT12_SLIST_BADDR_HELP,

(SLI_PKT13_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT13_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT13_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT13_SLIST_BADDR_HELP,

(SLI_PKT14_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT14_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT14_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT14_SLIST_BADDR_HELP,

(SLI_PKT15_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT15_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT15_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT15_SLIST_BADDR_HELP,

(SLI_PKT16_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT16_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT16_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT16_SLIST_BADDR_HELP,

(SLI_PKT17_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT17_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT17_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT17_SLIST_BADDR_HELP,

(SLI_PKT18_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT18_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT18_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT18_SLIST_BADDR_HELP,

(SLI_PKT19_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT19_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT19_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT19_SLIST_BADDR_HELP,

(SLI_PKT20_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT20_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT20_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT20_SLIST_BADDR_HELP,

(SLI_PKT21_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT21_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT21_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT21_SLIST_BADDR_HELP,

(SLI_PKT22_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT22_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT22_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT22_SLIST_BADDR_HELP,

(SLI_PKT23_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT23_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT23_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT23_SLIST_BADDR_HELP,

(SLI_PKT24_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT24_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT24_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT24_SLIST_BADDR_HELP,

(SLI_PKT25_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT25_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT25_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT25_SLIST_BADDR_HELP,

(SLI_PKT26_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT26_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT26_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT26_SLIST_BADDR_HELP,

(SLI_PKT27_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT27_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT27_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT27_SLIST_BADDR_HELP,

(SLI_PKT28_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT28_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT28_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT28_SLIST_BADDR_HELP,

(SLI_PKT29_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT29_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT29_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT29_SLIST_BADDR_HELP,

(SLI_PKT30_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT30_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT30_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT30_SLIST_BADDR_HELP,

(SLI_PKT31_SLIST_BADDR),2,"SLI_PKT[0..31]_SLIST_BADDR = SLI Packet ring# Scatter List Base Address,SLI,SLI_SLI_PKT31_SLIST_BADDR_HELP
T,ADDR-Base address for scatter list pointers.,1,60,Hex,15,SLI_SLI_PKT31_SLIST_BADDR_HELP,
T,Reserved-Reserved,61,4,Hex,1,SLI_SLI_PKT31_SLIST_BADDR_HELP,

(SLI_PKT0_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT0_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT0_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT0_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT1_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT1_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT1_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT1_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT2_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT2_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT2_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT2_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT3_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT3_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT3_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT3_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT4_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT4_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT4_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT4_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT5_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT5_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT5_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT5_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT6_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT6_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT6_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT6_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT7_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT7_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT7_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT7_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT8_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT8_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT8_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT8_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT9_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT9_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT9_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT9_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT10_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT10_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT10_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT10_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT11_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT11_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT11_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT11_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT12_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT12_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT12_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT12_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT13_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT13_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT13_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT13_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT14_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT14_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT14_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT14_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT15_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT15_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT15_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT15_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT16_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT16_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT16_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT16_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT17_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT17_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT17_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT17_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT18_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT18_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT18_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT18_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT19_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT19_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT19_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT19_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT20_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT20_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT20_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT20_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT21_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT21_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT21_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT21_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT22_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT22_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT22_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT22_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT23_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT23_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT23_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT23_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT24_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT24_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT24_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT24_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT25_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT25_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT25_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT25_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT26_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT26_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT26_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT26_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT27_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT27_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT27_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT27_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT28_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT28_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT28_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT28_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT29_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT29_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT29_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT29_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT30_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT30_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT30_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT30_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT31_SLIST_BAOFF_DBELL),2,"SLI_PKT[0..31]_SLIST_BAOFF_DBELL = SLI Packet ring# Scatter List Base Address Offset and,SLI,SLI_SLI_PKT31_SLIST_BAOFF_DBELL_HELP
T,AOFF-The offset from the SLI_PKT[0..31]_SLIST_BADDR,1,32,Hex,8,SLI_SLI_PKT31_SLIST_BAOFF_DBELL_HELP,
T,DBELL-Scatter list doorbell count. Writes to this field,33,32,Hex,8,SLI_SLI_PKT31_SLIST_BAOFF_DBELL_HELP,

(SLI_PKT0_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT0_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT0_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT0_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT1_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT1_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT1_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT1_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT2_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT2_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT2_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT2_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT3_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT3_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT3_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT3_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT4_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT4_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT4_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT4_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT5_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT5_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT5_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT5_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT6_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT6_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT6_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT6_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT7_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT7_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT7_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT7_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT8_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT8_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT8_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT8_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT9_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT9_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT9_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT9_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT10_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT10_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT10_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT10_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT11_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT11_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT11_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT11_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT12_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT12_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT12_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT12_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT13_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT13_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT13_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT13_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT14_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT14_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT14_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT14_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT15_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT15_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT15_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT15_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT16_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT16_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT16_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT16_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT17_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT17_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT17_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT17_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT18_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT18_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT18_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT18_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT19_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT19_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT19_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT19_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT20_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT20_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT20_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT20_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT21_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT21_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT21_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT21_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT22_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT22_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT22_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT22_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT23_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT23_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT23_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT23_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT24_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT24_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT24_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT24_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT25_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT25_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT25_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT25_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT26_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT26_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT26_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT26_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT27_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT27_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT27_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT27_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT28_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT28_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT28_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT28_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT29_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT29_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT29_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT29_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT30_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT30_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT30_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT30_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT31_SLIST_FIFO_RSIZE),2,"SLI_PKT[0..31]_SLIST_FIFO_RSIZE = SLI Packet ring# Scatter List FIFO and Ring Size.,SLI,SLI_SLI_PKT31_SLIST_FIFO_RSIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT31_SLIST_FIFO_RSIZE_HELP,
T,RSIZE-The number of scatter pointer pairs contained in,33,32,Hex,8,SLI_SLI_PKT31_SLIST_FIFO_RSIZE_HELP,

(SLI_PKT_CNT_INT),2,The packets rings that are interrupting because of Packet Counters.,SLI,SLI_SLI_PKT_CNT_INT_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_CNT_INT_HELP,
T,PORT-Output ring packet counter interrupt bits,33,32,Hex,8,SLI_SLI_PKT_CNT_INT_HELP,

(SLI_PKT_CNT_INT_ENB),2,Enable for the packets rings that are interrupting because of Packet Counters.,SLI,SLI_SLI_PKT_CNT_INT_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_CNT_INT_ENB_HELP,
T,PORT-Output ring packet counter interrupt enables,33,32,Hex,8,SLI_SLI_PKT_CNT_INT_ENB_HELP,

(SLI_PKT_CTL),3,Control for packets.,SLI,SLI_SLI_PKT_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,SLI_SLI_PKT_CTL_HELP,
O,RING_EN-When '0' forces "relative Q position" received,Enable,Disable,60,1,SLI_SLI_PKT_CTL_HELP,
T,PKT_BP-When set '1' enable the port level backpressure for,61,4,Hex,1,SLI_SLI_PKT_CTL_HELP,

(SLI_PKT_DATA_OUT_ES),1,The Endian Swap for writing Data Out.,SLI,SLI_SLI_PKT_DATA_OUT_ES_HELP
T,ES-ES<1:0> or MACADD<63:62> for buffer/info writes.,1,64,Hex,16,SLI_SLI_PKT_DATA_OUT_ES_HELP,

(SLI_PKT_DATA_OUT_NS),2,The NS field for the TLP when writing packet data.,SLI,SLI_SLI_PKT_DATA_OUT_NS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_DATA_OUT_NS_HELP,
T,NSR-ADDRTYPE<1> or MACADD<61> for buffer/info writes.,33,32,Hex,8,SLI_SLI_PKT_DATA_OUT_NS_HELP,

(SLI_PKT_DATA_OUT_ROR),2,The ROR field for the TLP when writing Packet Data.,SLI,SLI_SLI_PKT_DATA_OUT_ROR_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_DATA_OUT_ROR_HELP,
T,ROR-ADDRTYPE<0> or MACADD<60> for buffer/info writes.,33,32,Hex,8,SLI_SLI_PKT_DATA_OUT_ROR_HELP,

(SLI_PKT_DPADDR),2,Used to detemine address and attributes for packet data writes.,SLI,SLI_SLI_PKT_DPADDR_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_DPADDR_HELP,
T,DPTR-Determines whether buffer/info pointers are,33,32,Hex,8,SLI_SLI_PKT_DPADDR_HELP,

(SLI_PKT_IN_BP),2,Which input rings have backpressure applied.,SLI,SLI_SLI_PKT_IN_BP_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_BP_HELP,
T,BP-A packet input  ring that has its count greater,33,32,Hex,8,SLI_SLI_PKT_IN_BP_HELP,

(SLI_PKT_IN_DONE0_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE0_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE0_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE0_CNTS_HELP,

(SLI_PKT_IN_DONE1_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE1_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE1_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE1_CNTS_HELP,

(SLI_PKT_IN_DONE2_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE2_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE2_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE2_CNTS_HELP,

(SLI_PKT_IN_DONE3_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE3_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE3_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE3_CNTS_HELP,

(SLI_PKT_IN_DONE4_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE4_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE4_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE4_CNTS_HELP,

(SLI_PKT_IN_DONE5_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE5_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE5_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE5_CNTS_HELP,

(SLI_PKT_IN_DONE6_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE6_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE6_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE6_CNTS_HELP,

(SLI_PKT_IN_DONE7_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE7_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE7_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE7_CNTS_HELP,

(SLI_PKT_IN_DONE8_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE8_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE8_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE8_CNTS_HELP,

(SLI_PKT_IN_DONE9_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE9_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE9_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE9_CNTS_HELP,

(SLI_PKT_IN_DONE10_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE10_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE10_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE10_CNTS_HELP,

(SLI_PKT_IN_DONE11_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE11_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE11_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE11_CNTS_HELP,

(SLI_PKT_IN_DONE12_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE12_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE12_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE12_CNTS_HELP,

(SLI_PKT_IN_DONE13_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE13_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE13_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE13_CNTS_HELP,

(SLI_PKT_IN_DONE14_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE14_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE14_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE14_CNTS_HELP,

(SLI_PKT_IN_DONE15_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE15_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE15_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE15_CNTS_HELP,

(SLI_PKT_IN_DONE16_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE16_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE16_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE16_CNTS_HELP,

(SLI_PKT_IN_DONE17_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE17_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE17_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE17_CNTS_HELP,

(SLI_PKT_IN_DONE18_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE18_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE18_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE18_CNTS_HELP,

(SLI_PKT_IN_DONE19_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE19_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE19_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE19_CNTS_HELP,

(SLI_PKT_IN_DONE20_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE20_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE20_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE20_CNTS_HELP,

(SLI_PKT_IN_DONE21_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE21_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE21_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE21_CNTS_HELP,

(SLI_PKT_IN_DONE22_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE22_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE22_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE22_CNTS_HELP,

(SLI_PKT_IN_DONE23_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE23_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE23_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE23_CNTS_HELP,

(SLI_PKT_IN_DONE24_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE24_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE24_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE24_CNTS_HELP,

(SLI_PKT_IN_DONE25_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE25_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE25_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE25_CNTS_HELP,

(SLI_PKT_IN_DONE26_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE26_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE26_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE26_CNTS_HELP,

(SLI_PKT_IN_DONE27_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE27_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE27_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE27_CNTS_HELP,

(SLI_PKT_IN_DONE28_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE28_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE28_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE28_CNTS_HELP,

(SLI_PKT_IN_DONE29_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE29_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE29_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE29_CNTS_HELP,

(SLI_PKT_IN_DONE30_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE30_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE30_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE30_CNTS_HELP,

(SLI_PKT_IN_DONE31_CNTS),2,"SLI_PKT_IN_DONE[0..31]_CNTS = SLI Instruction Done ring# Counts,SLI,SLI_SLI_PKT_IN_DONE31_CNTS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IN_DONE31_CNTS_HELP,
T,CNT-This field is incrmented by '1' when an instruction,33,32,Hex,8,SLI_SLI_PKT_IN_DONE31_CNTS_HELP,

(SLI_PKT_IN_INSTR_COUNTS),2,Keeps track of the number of instructions read into the FIFO and Packets sent to IPD.,SLI,SLI_SLI_PKT_IN_INSTR_COUNTS_HELP
T,WR_CNT-Shows the number of packets sent to the IPD.,1,32,Hex,8,SLI_SLI_PKT_IN_INSTR_COUNTS_HELP,
T,RD_CNT-Shows the value of instructions that have had reads,33,32,Hex,8,SLI_SLI_PKT_IN_INSTR_COUNTS_HELP,

(SLI_PKT_IN_PCIE_PORT),1,Assigns Packet Input rings to MAC ports.,SLI,SLI_SLI_PKT_IN_PCIE_PORT_HELP
T,PP-The MAC port that the Packet ring number is,1,64,Hex,16,SLI_SLI_PKT_IN_PCIE_PORT_HELP,

(SLI_PKT_INPUT_CONTROL),17,Control for reads for gather list and instructions.,SLI,SLI_SLI_PKT_INPUT_CONTROL_HELP
O,PRD_ERST-PRD Error Reset,Enable,Disable,1,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,PRD_RDS-PRD Reads Out,2,7,Hex,2,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,GII_ERST-GII Error Reset,Enable,Disable,9,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,GII_RDS-GII Reads Out,10,7,Hex,2,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,Reserved-Reserved,17,7,Hex,2,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,PRC_IDLE-PRC In IDLE,Enable,Disable,24,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,Reserved-Reserved,25,16,Hex,4,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,PIN_RST-Packet In Reset. When a gather=list read receives,Enable,Disable,41,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,PKT_RR-When set '1' the input packet selection will be,Enable,Disable,42,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,PBP_DHI-PBP_DHI replaces address bits that are used,43,13,Hex,4,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,D_NSR-ADDRTYPE<1> or MACADD<61> for packet input data,Enable,Disable,56,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,D_ESR-ES<1:0> or MACADD<63:62> for packet input data,57,2,Hex,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,D_ROR-ADDRTYPE<0> or MACADD<60> for packet input data,Enable,Disable,59,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,USE_CSR-When set '1' the csr value will be used for,Enable,Disable,60,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,NSR-ADDRTYPE<1> for packet input instruction reads and,Enable,Disable,61,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
T,ESR-ES<1:0> for packet input instruction reads and,62,2,Hex,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,
O,ROR-ADDRTYPE<0> for packet input instruction reads and,Enable,Disable,64,1,SLI_SLI_PKT_INPUT_CONTROL_HELP,

(SLI_PKT_INSTR_ENB),2,Enables the instruction fetch for a Packet-ring.,SLI,SLI_SLI_PKT_INSTR_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_INSTR_ENB_HELP,
T,ENB-When ENB<i>=1 instruction input ring i is enabled.,33,32,Hex,8,SLI_SLI_PKT_INSTR_ENB_HELP,

(SLI_PKT_INSTR_RD_SIZE),1,The number of instruction allowed to be read at one time.,SLI,SLI_SLI_PKT_INSTR_RD_SIZE_HELP
T,RDSIZE-Number of instructions to be read in one MAC read,1,64,Hex,16,SLI_SLI_PKT_INSTR_RD_SIZE_HELP,

(SLI_PKT_INSTR_SIZE),2,Determines if instructions are 64 or 32 byte in size for a Packet-ring.,SLI,SLI_SLI_PKT_INSTR_SIZE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_INSTR_SIZE_HELP,
T,IS_64B-When IS_64B<i>=1 instruction input ring i uses 64B,33,32,Hex,8,SLI_SLI_PKT_INSTR_SIZE_HELP,

(SLI_PKT_INT_LEVELS),3,SLI's Packet Interrupt Levels,SLI,SLI_SLI_PKT_INT_LEVELS_HELP
T,Reserved-Reserved,1,10,Hex,3,SLI_SLI_PKT_INT_LEVELS_HELP,
T,TIME-Output ring counter time interrupt threshold,11,22,Hex,6,SLI_SLI_PKT_INT_LEVELS_HELP,
T,CNT-Output ring counter interrupt threshold,33,32,Hex,8,SLI_SLI_PKT_INT_LEVELS_HELP,

(SLI_PKT_IPTR),2,Controls using the Info-Pointer to store length and data.,SLI,SLI_SLI_PKT_IPTR_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_IPTR_HELP,
T,IPTR-When IPTR<i>=1 packet output ring i is in info=,33,32,Hex,8,SLI_SLI_PKT_IPTR_HELP,

(SLI_PKT_OUT_BMODE),2,Control the updating of the SLI_PKT#_CNT register.,SLI,SLI_SLI_PKT_OUT_BMODE_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_OUT_BMODE_HELP,
T,BMODE-Determines whether SLI_PKTi_CNTS[CNT] is a byte or,33,32,Hex,8,SLI_SLI_PKT_OUT_BMODE_HELP,

(SLI_PKT_OUT_ENB),2,Enables the output packet engines.,SLI,SLI_SLI_PKT_OUT_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_OUT_ENB_HELP,
T,ENB-When ENB<i>=1 packet output ring i is enabled.,33,32,Hex,8,SLI_SLI_PKT_OUT_ENB_HELP,

(SLI_PKT_OUTPUT_WMARK),2,"Value that when the SLI_PKT#_SLIST_BAOFF_DBELL[DBELL] value is less then that backpressure,SLI,SLI_SLI_PKT_OUTPUT_WMARK_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_OUTPUT_WMARK_HELP,
T,WMARK-Value when DBELL count drops below backpressure,33,32,Hex,8,SLI_SLI_PKT_OUTPUT_WMARK_HELP,

(SLI_PKT_PCIE_PORT),1,Assigns Packet Ports to MAC ports.,SLI,SLI_SLI_PKT_PCIE_PORT_HELP
T,PP-The physical MAC  port that the output ring uses.,1,64,Hex,16,SLI_SLI_PKT_PCIE_PORT_HELP,

(SLI_PKT_PORT_IN_RST),2,SLI Packet Port In Reset,SLI,SLI_SLI_PKT_PORT_IN_RST_HELP
T,IN_RST-When asserted '1' the vector bit cooresponding,1,32,Hex,8,SLI_SLI_PKT_PORT_IN_RST_HELP,
T,OUT_RST-When asserted '1' the vector bit cooresponding,33,32,Hex,8,SLI_SLI_PKT_PORT_IN_RST_HELP,

(SLI_PKT_SLIST_ES),1,The Endian Swap for Scatter List Read.,SLI,SLI_SLI_PKT_SLIST_ES_HELP
T,ES-ES<1:0> for the packet output ring reads that,1,64,Hex,16,SLI_SLI_PKT_SLIST_ES_HELP,

(SLI_PKT_SLIST_NS),2,The NS field for the TLP when fetching Scatter List.,SLI,SLI_SLI_PKT_SLIST_NS_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_SLIST_NS_HELP,
T,NSR-ADDRTYPE<1> for the packet output ring reads that,33,32,Hex,8,SLI_SLI_PKT_SLIST_NS_HELP,

(SLI_PKT_SLIST_ROR),2,The ROR field for the TLP when fetching Scatter List.,SLI,SLI_SLI_PKT_SLIST_ROR_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_SLIST_ROR_HELP,
T,ROR-ADDRTYPE<0> for the packet output ring reads that,33,32,Hex,8,SLI_SLI_PKT_SLIST_ROR_HELP,

(SLI_PKT_TIME_INT),2,The packets rings that are interrupting because of Packet Timers.,SLI,SLI_SLI_PKT_TIME_INT_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_TIME_INT_HELP,
T,PORT-Output ring packet timer interrupt bits,33,32,Hex,8,SLI_SLI_PKT_TIME_INT_HELP,

(SLI_PKT_TIME_INT_ENB),2,The packets rings that are interrupting because of Packet Timers.,SLI,SLI_SLI_PKT_TIME_INT_ENB_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_PKT_TIME_INT_ENB_HELP,
T,PORT-Output ring packet timer interrupt enables,33,32,Hex,8,SLI_SLI_PKT_TIME_INT_ENB_HELP,

(SLI_S2M_PORT0_CTL),4,SLI_S2M_PORTX_CTL = SLI's S2M Port 0 Control,SLI,SLI_SLI_S2M_PORT0_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,SLI_SLI_S2M_PORT0_CTL_HELP,
O,WIND_D-When set '1' disables access to the Window,Enable,Disable,60,1,SLI_SLI_S2M_PORT0_CTL_HELP,
O,BAR0_D-When set '1' disables access from MAC to,Enable,Disable,61,1,SLI_SLI_S2M_PORT0_CTL_HELP,
T,MRRS-Max Read Request Size,62,3,Hex,1,SLI_SLI_S2M_PORT0_CTL_HELP,

(SLI_S2M_PORT1_CTL),4,SLI_S2M_PORTX_CTL = SLI's S2M Port 0 Control,SLI,SLI_SLI_S2M_PORT1_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,SLI_SLI_S2M_PORT1_CTL_HELP,
O,WIND_D-When set '1' disables access to the Window,Enable,Disable,60,1,SLI_SLI_S2M_PORT1_CTL_HELP,
O,BAR0_D-When set '1' disables access from MAC to,Enable,Disable,61,1,SLI_SLI_S2M_PORT1_CTL_HELP,
T,MRRS-Max Read Request Size,62,3,Hex,1,SLI_SLI_S2M_PORT1_CTL_HELP,

(SLI_S2M_PORT2_CTL),4,SLI_S2M_PORTX_CTL = SLI's S2M Port 0 Control,SLI,SLI_SLI_S2M_PORT2_CTL_HELP
T,Reserved-Reserved,1,59,Hex,15,SLI_SLI_S2M_PORT2_CTL_HELP,
O,WIND_D-When set '1' disables access to the Window,Enable,Disable,60,1,SLI_SLI_S2M_PORT2_CTL_HELP,
O,BAR0_D-When set '1' disables access from MAC to,Enable,Disable,61,1,SLI_SLI_S2M_PORT2_CTL_HELP,
T,MRRS-Max Read Request Size,62,3,Hex,1,SLI_SLI_S2M_PORT2_CTL_HELP,

(SLI_SCRATCH_1),1,A general purpose 64 bit register for SW use.,SLI,SLI_SLI_SCRATCH_1_HELP
T,DATA-The value in this register is totaly SW dependent.,1,64,Hex,16,SLI_SLI_SCRATCH_1_HELP,

(SLI_SCRATCH_2),1,A general purpose 64 bit register for SW use.,SLI,SLI_SLI_SCRATCH_2_HELP
T,DATA-The value in this register is totaly SW dependent.,1,64,Hex,16,SLI_SLI_SCRATCH_2_HELP,

(SLI_STATE1),4,State machines in SLI. For debug.,SLI,SLI_SLI_STATE1_HELP
T,CPL1-CPL1 State,1,12,Hex,3,SLI_SLI_STATE1_HELP,
T,CPL0-CPL0 State,13,12,Hex,3,SLI_SLI_STATE1_HELP,
O,ARB-ARB State,Enable,Disable,25,1,SLI_SLI_STATE1_HELP,
T,CSR-CSR State,26,39,Hex,10,SLI_SLI_STATE1_HELP,

(SLI_STATE2),8,State machines in SLI. For debug.,SLI,SLI_SLI_STATE2_HELP
T,Reserved-Reserved,1,8,Hex,2,SLI_SLI_STATE2_HELP,
T,NNP1-NNP1 State,9,8,Hex,2,SLI_SLI_STATE2_HELP,
O,Reserved-Reserved,Enable,Disable,17,1,SLI_SLI_STATE2_HELP,
O,RAC-RAC State,Enable,Disable,18,1,SLI_SLI_STATE2_HELP,
T,CSM1-CSM1 State,19,15,Hex,4,SLI_SLI_STATE2_HELP,
T,CSM0-CSM0 State,34,15,Hex,4,SLI_SLI_STATE2_HELP,
T,NNP0-NNP0 State,49,8,Hex,2,SLI_SLI_STATE2_HELP,
T,NND-NND State,57,8,Hex,2,SLI_SLI_STATE2_HELP,

(SLI_STATE3),5,State machines in SLI. For debug.,SLI,SLI_SLI_STATE3_HELP
T,Reserved-Reserved,1,8,Hex,2,SLI_SLI_STATE3_HELP,
T,PSM1-PSM1 State,9,15,Hex,4,SLI_SLI_STATE3_HELP,
T,PSM0-PSM0 State,24,15,Hex,4,SLI_SLI_STATE3_HELP,
T,NSM1-NSM1 State,39,13,Hex,4,SLI_SLI_STATE3_HELP,
T,NSM0-NSM0 State,52,13,Hex,4,SLI_SLI_STATE3_HELP,

(SLI_WINDOW_CTL),2,Access to register space on the NCB (caused by Window Reads/Writes) will wait for a period of,SLI,SLI_SLI_WINDOW_CTL_HELP
T,Reserved-Reserved,1,32,Hex,8,SLI_SLI_WINDOW_CTL_HELP,
T,TIME-Time to wait in core clocks for a,33,32,Hex,8,SLI_SLI_WINDOW_CTL_HELP,

(SMI0_CLK),10,Type=RSL,SMI,SMI_SMI0_CLK_HELP
T,Reserved-Reserved,1,39,Hex,10,SMI_SMI0_CLK_HELP,
O,MODE-IEEE operating mode,Enable,Disable,40,1,SMI_SMI0_CLK_HELP,
T,Reserved-Reserved,41,3,Hex,1,SMI_SMI0_CLK_HELP,
T,SAMPLE_HI-When to sample read data (extended bits),44,5,Hex,2,SMI_SMI0_CLK_HELP,
O,SAMPLE_MODE-Read Data sampling mode,Enable,Disable,49,1,SMI_SMI0_CLK_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,SMI_SMI0_CLK_HELP,
O,CLK_IDLE-Do not toggle MDC on idle cycles,Enable,Disable,51,1,SMI_SMI0_CLK_HELP,
O,PREAMBLE-Send PREAMBLE on SMI transacton,Enable,Disable,52,1,SMI_SMI0_CLK_HELP,
T,SAMPLE-When to sample read data,53,4,Hex,1,SMI_SMI0_CLK_HELP,
T,PHASE-MDC Clock Phase,57,8,Hex,2,SMI_SMI0_CLK_HELP,

(SMI1_CLK),10,Type=RSL,SMI,SMI_SMI1_CLK_HELP
T,Reserved-Reserved,1,39,Hex,10,SMI_SMI1_CLK_HELP,
O,MODE-IEEE operating mode,Enable,Disable,40,1,SMI_SMI1_CLK_HELP,
T,Reserved-Reserved,41,3,Hex,1,SMI_SMI1_CLK_HELP,
T,SAMPLE_HI-When to sample read data (extended bits),44,5,Hex,2,SMI_SMI1_CLK_HELP,
O,SAMPLE_MODE-Read Data sampling mode,Enable,Disable,49,1,SMI_SMI1_CLK_HELP,
O,Reserved-Reserved,Enable,Disable,50,1,SMI_SMI1_CLK_HELP,
O,CLK_IDLE-Do not toggle MDC on idle cycles,Enable,Disable,51,1,SMI_SMI1_CLK_HELP,
O,PREAMBLE-Send PREAMBLE on SMI transacton,Enable,Disable,52,1,SMI_SMI1_CLK_HELP,
T,SAMPLE-When to sample read data,53,4,Hex,1,SMI_SMI1_CLK_HELP,
T,PHASE-MDC Clock Phase,57,8,Hex,2,SMI_SMI1_CLK_HELP,

(SMI0_CMD),6,Used to force a Read/Write command to the PHY,SMI,SMI_SMI0_CMD_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI0_CMD_HELP,
T,PHY_OP-PHY Opcode depending on SMI_CLK[MODE],47,2,Hex,1,SMI_SMI0_CMD_HELP,
T,Reserved-Reserved,49,3,Hex,1,SMI_SMI0_CMD_HELP,
T,PHY_ADR-PHY Address,52,5,Hex,2,SMI_SMI0_CMD_HELP,
T,Reserved-Reserved,57,3,Hex,1,SMI_SMI0_CMD_HELP,
T,REG_ADR-PHY Register Offset,60,5,Hex,2,SMI_SMI0_CMD_HELP,

(SMI1_CMD),6,Used to force a Read/Write command to the PHY,SMI,SMI_SMI1_CMD_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI1_CMD_HELP,
T,PHY_OP-PHY Opcode depending on SMI_CLK[MODE],47,2,Hex,1,SMI_SMI1_CMD_HELP,
T,Reserved-Reserved,49,3,Hex,1,SMI_SMI1_CMD_HELP,
T,PHY_ADR-PHY Address,52,5,Hex,2,SMI_SMI1_CMD_HELP,
T,Reserved-Reserved,57,3,Hex,1,SMI_SMI1_CMD_HELP,
T,REG_ADR-PHY Register Offset,60,5,Hex,2,SMI_SMI1_CMD_HELP,

(SMI0_EN),2,Type=RSL,SMI,SMI_SMI0_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,SMI_SMI0_EN_HELP,
O,EN-Interface enable,Enable,Disable,64,1,SMI_SMI0_EN_HELP,

(SMI1_EN),2,Type=RSL,SMI,SMI_SMI1_EN_HELP
T,Reserved-Reserved,1,63,Hex,16,SMI_SMI1_EN_HELP,
O,EN-Interface enable,Enable,Disable,64,1,SMI_SMI1_EN_HELP,

(SMI0_RD_DAT),4,Type=RSL,SMI,SMI_SMI0_RD_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI0_RD_DAT_HELP,
O,PENDING-Read Xaction Pending,Enable,Disable,47,1,SMI_SMI0_RD_DAT_HELP,
O,VAL-Read Data Valid,Enable,Disable,48,1,SMI_SMI0_RD_DAT_HELP,
T,DAT-Read Data,49,16,Hex,4,SMI_SMI0_RD_DAT_HELP,

(SMI1_RD_DAT),4,Type=RSL,SMI,SMI_SMI1_RD_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI1_RD_DAT_HELP,
O,PENDING-Read Xaction Pending,Enable,Disable,47,1,SMI_SMI1_RD_DAT_HELP,
O,VAL-Read Data Valid,Enable,Disable,48,1,SMI_SMI1_RD_DAT_HELP,
T,DAT-Read Data,49,16,Hex,4,SMI_SMI1_RD_DAT_HELP,

(SMI0_WR_DAT),4,Type=RSL,SMI,SMI_SMI0_WR_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI0_WR_DAT_HELP,
O,PENDING-Write Xaction Pending,Enable,Disable,47,1,SMI_SMI0_WR_DAT_HELP,
O,VAL-Write Data Valid,Enable,Disable,48,1,SMI_SMI0_WR_DAT_HELP,
T,DAT-Write Data,49,16,Hex,4,SMI_SMI0_WR_DAT_HELP,

(SMI1_WR_DAT),4,Type=RSL,SMI,SMI_SMI1_WR_DAT_HELP
T,Reserved-Reserved,1,46,Hex,12,SMI_SMI1_WR_DAT_HELP,
O,PENDING-Write Xaction Pending,Enable,Disable,47,1,SMI_SMI1_WR_DAT_HELP,
O,VAL-Write Data Valid,Enable,Disable,48,1,SMI_SMI1_WR_DAT_HELP,
T,DAT-Write Data,49,16,Hex,4,SMI_SMI1_WR_DAT_HELP,

(SMI_DRV_CTL),4,suggested values                          PCTL=6 NCTL=6 (50 ohm termination),SMI,SMI_SMI_DRV_CTL_HELP
T,Reserved-Reserved,1,53,Hex,14,SMI_SMI_DRV_CTL_HELP,
T,PCTL-SMI bus NCTL,54,3,Hex,1,SMI_SMI_DRV_CTL_HELP,
T,Reserved-Reserved,57,5,Hex,2,SMI_SMI_DRV_CTL_HELP,
T,NCTL-SMI bus NCTL,62,3,Hex,1,SMI_SMI_DRV_CTL_HELP,

(TIM_MEM_DEBUG0),6,Type=RSL,TIM,TIM_TIM_MEM_DEBUG0_HELP
T,Reserved-Reserved,1,16,Hex,4,TIM_TIM_MEM_DEBUG0_HELP,
O,ENA-Ring timer enable,Enable,Disable,17,1,TIM_TIM_MEM_DEBUG0_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,TIM_TIM_MEM_DEBUG0_HELP,
T,COUNT-Time offset for the ring,19,22,Hex,6,TIM_TIM_MEM_DEBUG0_HELP,
T,Reserved-Reserved,41,2,Hex,1,TIM_TIM_MEM_DEBUG0_HELP,
T,INTERVAL-Timer interval = 1,43,22,Hex,6,TIM_TIM_MEM_DEBUG0_HELP,

(TIM_MEM_DEBUG1),3,Type=RSL,TIM,TIM_TIM_MEM_DEBUG1_HELP
T,BUCKET-Current bucket[12:0],1,13,Hex,4,TIM_TIM_MEM_DEBUG1_HELP,
T,BASE-Pointer[35:5] to bucket[0],14,31,Hex,8,TIM_TIM_MEM_DEBUG1_HELP,
T,BSIZE-Number of buckets = 1,45,20,Hex,5,TIM_TIM_MEM_DEBUG1_HELP,

(TIM_MEM_DEBUG2),5,Type=RSL,TIM,TIM_TIM_MEM_DEBUG2_HELP
T,Reserved-Reserved,1,40,Hex,10,TIM_TIM_MEM_DEBUG2_HELP,
T,CPOOL-Free list used to free chunks,41,3,Hex,1,TIM_TIM_MEM_DEBUG2_HELP,
T,CSIZE-Number of words per chunk,44,13,Hex,4,TIM_TIM_MEM_DEBUG2_HELP,
O,Reserved-Reserved,Enable,Disable,57,1,TIM_TIM_MEM_DEBUG2_HELP,
T,BUCKET-Current bucket[19:13],58,7,Hex,2,TIM_TIM_MEM_DEBUG2_HELP,

(TIM_MEM_RING0),4,Type=RSL,TIM,TIM_TIM_MEM_RING0_HELP
T,Reserved-Reserved,1,9,Hex,3,TIM_TIM_MEM_RING0_HELP,
T,FIRST_BUCKET-Pointer[35:5] to bucket[0],10,31,Hex,8,TIM_TIM_MEM_RING0_HELP,
T,NUM_BUCKETS-Number of buckets = 1,41,20,Hex,5,TIM_TIM_MEM_RING0_HELP,
T,RING-Ring ID,61,4,Hex,1,TIM_TIM_MEM_RING0_HELP,

(TIM_MEM_RING1),6,Type=RSL,TIM,TIM_TIM_MEM_RING1_HELP
T,Reserved-Reserved,1,21,Hex,6,TIM_TIM_MEM_RING1_HELP,
O,ENABLE-Ring timer enable,Enable,Disable,22,1,TIM_TIM_MEM_RING1_HELP,
T,POOL-Free list used to free chunks,23,3,Hex,1,TIM_TIM_MEM_RING1_HELP,
T,WORDS_PER_CHUNK-Number of words per chunk,26,13,Hex,4,TIM_TIM_MEM_RING1_HELP,
T,INTERVAL-Timer interval = 1 measured in 1024 cycle ticks,39,22,Hex,6,TIM_TIM_MEM_RING1_HELP,
T,RING-Ring ID,61,4,Hex,1,TIM_TIM_MEM_RING1_HELP,

(TIM_REG_BIST_RESULT),4,Type=RSL,TIM,TIM_TIM_REG_BIST_RESULT_HELP
T,Reserved-Reserved,1,60,Hex,15,TIM_TIM_REG_BIST_RESULT_HELP,
T,STA-BiST result of the STA   memories (0=pass !0=fail),61,2,Hex,1,TIM_TIM_REG_BIST_RESULT_HELP,
O,NCB-BiST result of the NCB   memories (0=pass !0=fail),Enable,Disable,63,1,TIM_TIM_REG_BIST_RESULT_HELP,
O,CTL-BiST result of the CTL   memories (0=pass !0=fail),Enable,Disable,64,1,TIM_TIM_REG_BIST_RESULT_HELP,

(TIM_REG_ERROR),2,A ring is in error if its interval has elapsed more than once without having been serviced,TIM,TIM_TIM_REG_ERROR_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_ERROR_HELP,
T,MASK-Bit mask indicating the rings in error,49,16,Hex,4,TIM_TIM_REG_ERROR_HELP,

(TIM_REG_FLAGS),4,Type=RSL,TIM,TIM_TIM_REG_FLAGS_HELP
T,Reserved-Reserved,1,61,Hex,16,TIM_TIM_REG_FLAGS_HELP,
O,RESET-Reset oneshot pulse for free=running structures,Enable,Disable,62,1,TIM_TIM_REG_FLAGS_HELP,
O,ENABLE_DWB-Enables non=zero DonwWriteBacks when set,Enable,Disable,63,1,TIM_TIM_REG_FLAGS_HELP,
O,ENABLE_TIMERS-Enables the TIM section when set,Enable,Disable,64,1,TIM_TIM_REG_FLAGS_HELP,

(TIM_REG_INT_MASK),2,Type=RSL,TIM,TIM_TIM_REG_INT_MASK_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_INT_MASK_HELP,
T,MASK-Bit mask corresponding to TIM_REG_ERROR.MASK above,49,16,Hex,4,TIM_TIM_REG_INT_MASK_HELP,

(TIM_REG_READ_IDX),3,Type=RSL,TIM,TIM_TIM_REG_READ_IDX_HELP
T,Reserved-Reserved,1,48,Hex,12,TIM_TIM_REG_READ_IDX_HELP,
T,INC-Increment to add to current index for next index,49,8,Hex,2,TIM_TIM_REG_READ_IDX_HELP,
T,INDEX-Index to use for next memory CSR read,57,8,Hex,2,TIM_TIM_REG_READ_IDX_HELP,

(USBDRD0_UAHC_CAPLENGTH),3,For information on this register refer to the xHCI Specification v1.0 section 5.3.1.,USB,USB_USBDRD0_UAHC_CAPLENGTH_HELP
T,HCIVERSION-Host controller interface version number.,1,16,Hex,4,USB_USBDRD0_UAHC_CAPLENGTH_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_CAPLENGTH_HELP,
T,CAPLENGTH-Capability registers length.,25,8,Hex,2,USB_USBDRD0_UAHC_CAPLENGTH_HELP,

(USBDRD1_UAHC_CAPLENGTH),3,For information on this register refer to the xHCI Specification v1.0 section 5.3.1.,USB,USB_USBDRD1_UAHC_CAPLENGTH_HELP
T,HCIVERSION-Host controller interface version number.,1,16,Hex,4,USB_USBDRD1_UAHC_CAPLENGTH_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_CAPLENGTH_HELP,
T,CAPLENGTH-Capability registers length.,25,8,Hex,2,USB_USBDRD1_UAHC_CAPLENGTH_HELP,

(USBDRD0_UAHC_CONFIG),2,For information on this register refer to the xHCI Specification v1.0 section 5.4.7.,USB,USB_USBDRD0_UAHC_CONFIG_HELP
T,Reserved-Reserved,1,24,Hex,6,USB_USBDRD0_UAHC_CONFIG_HELP,
T,MAXSLOTSEN-Maximum device slots enabled.,25,8,Hex,2,USB_USBDRD0_UAHC_CONFIG_HELP,

(USBDRD1_UAHC_CONFIG),2,For information on this register refer to the xHCI Specification v1.0 section 5.4.7.,USB,USB_USBDRD1_UAHC_CONFIG_HELP
T,Reserved-Reserved,1,24,Hex,6,USB_USBDRD1_UAHC_CONFIG_HELP,
T,MAXSLOTSEN-Maximum device slots enabled.,25,8,Hex,2,USB_USBDRD1_UAHC_CONFIG_HELP,

(USBDRD0_UAHC_CRCR),6,For information on this register refer to the xHCI Specification v1.0 section 5.4.5.,USB,USB_USBDRD0_UAHC_CRCR_HELP
T,CMD_RING_PTR-Command ring pointer.,1,58,Hex,15,USB_USBDRD0_UAHC_CRCR_HELP,
T,Reserved-Reserved,59,2,Hex,1,USB_USBDRD0_UAHC_CRCR_HELP,
O,CRR-Command ring running.,Enable,Disable,61,1,USB_USBDRD0_UAHC_CRCR_HELP,
O,CA-Command abort.,Enable,Disable,62,1,USB_USBDRD0_UAHC_CRCR_HELP,
O,CS-Command stop.,Enable,Disable,63,1,USB_USBDRD0_UAHC_CRCR_HELP,
O,RCS-Ring cycle state.,Enable,Disable,64,1,USB_USBDRD0_UAHC_CRCR_HELP,

(USBDRD1_UAHC_CRCR),6,For information on this register refer to the xHCI Specification v1.0 section 5.4.5.,USB,USB_USBDRD1_UAHC_CRCR_HELP
T,CMD_RING_PTR-Command ring pointer.,1,58,Hex,15,USB_USBDRD1_UAHC_CRCR_HELP,
T,Reserved-Reserved,59,2,Hex,1,USB_USBDRD1_UAHC_CRCR_HELP,
O,CRR-Command ring running.,Enable,Disable,61,1,USB_USBDRD1_UAHC_CRCR_HELP,
O,CA-Command abort.,Enable,Disable,62,1,USB_USBDRD1_UAHC_CRCR_HELP,
O,CS-Command stop.,Enable,Disable,63,1,USB_USBDRD1_UAHC_CRCR_HELP,
O,RCS-Ring cycle state.,Enable,Disable,64,1,USB_USBDRD1_UAHC_CRCR_HELP,

(USBDRD0_UAHC_DALEPENA),1,This register indicates whether a USB endpoint is active in a given configuration or,USB,USB_USBDRD0_UAHC_DALEPENA_HELP
T,USBACTEP-This field indicates if a USB endpoint is active in the current configuration,1,32,Hex,8,USB_USBDRD0_UAHC_DALEPENA_HELP,

(USBDRD1_UAHC_DALEPENA),1,This register indicates whether a USB endpoint is active in a given configuration or,USB,USB_USBDRD1_UAHC_DALEPENA_HELP
T,USBACTEP-This field indicates if a USB endpoint is active in the current configuration,1,32,Hex,8,USB_USBDRD1_UAHC_DALEPENA_HELP,

(USBDRD0_UAHC_DB000),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB000_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB000_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB000_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB000_HELP,

(USBDRD0_UAHC_DB001),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB001_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB001_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB001_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB001_HELP,

(USBDRD0_UAHC_DB002),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB002_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB002_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB002_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB002_HELP,

(USBDRD0_UAHC_DB003),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB003_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB003_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB003_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB003_HELP,

(USBDRD0_UAHC_DB004),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB004_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB004_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB004_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB004_HELP,

(USBDRD0_UAHC_DB005),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB005_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB005_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB005_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB005_HELP,

(USBDRD0_UAHC_DB006),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB006_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB006_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB006_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB006_HELP,

(USBDRD0_UAHC_DB007),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB007_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB007_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB007_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB007_HELP,

(USBDRD0_UAHC_DB008),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB008_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB008_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB008_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB008_HELP,

(USBDRD0_UAHC_DB009),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB009_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB009_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB009_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB009_HELP,

(USBDRD0_UAHC_DB010),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB010_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB010_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB010_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB010_HELP,

(USBDRD0_UAHC_DB011),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB011_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB011_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB011_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB011_HELP,

(USBDRD0_UAHC_DB012),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB012_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB012_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB012_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB012_HELP,

(USBDRD0_UAHC_DB013),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB013_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB013_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB013_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB013_HELP,

(USBDRD0_UAHC_DB014),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB014_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB014_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB014_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB014_HELP,

(USBDRD0_UAHC_DB015),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB015_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB015_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB015_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB015_HELP,

(USBDRD0_UAHC_DB016),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB016_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB016_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB016_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB016_HELP,

(USBDRD0_UAHC_DB017),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB017_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB017_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB017_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB017_HELP,

(USBDRD0_UAHC_DB018),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB018_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB018_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB018_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB018_HELP,

(USBDRD0_UAHC_DB019),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB019_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB019_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB019_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB019_HELP,

(USBDRD0_UAHC_DB020),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB020_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB020_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB020_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB020_HELP,

(USBDRD0_UAHC_DB021),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB021_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB021_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB021_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB021_HELP,

(USBDRD0_UAHC_DB022),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB022_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB022_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB022_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB022_HELP,

(USBDRD0_UAHC_DB023),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB023_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB023_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB023_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB023_HELP,

(USBDRD0_UAHC_DB024),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB024_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB024_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB024_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB024_HELP,

(USBDRD0_UAHC_DB025),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB025_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB025_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB025_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB025_HELP,

(USBDRD0_UAHC_DB026),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB026_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB026_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB026_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB026_HELP,

(USBDRD0_UAHC_DB027),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB027_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB027_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB027_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB027_HELP,

(USBDRD0_UAHC_DB028),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB028_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB028_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB028_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB028_HELP,

(USBDRD0_UAHC_DB029),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB029_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB029_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB029_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB029_HELP,

(USBDRD0_UAHC_DB030),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB030_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB030_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB030_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB030_HELP,

(USBDRD0_UAHC_DB031),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB031_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB031_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB031_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB031_HELP,

(USBDRD0_UAHC_DB032),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB032_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB032_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB032_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB032_HELP,

(USBDRD0_UAHC_DB033),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB033_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB033_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB033_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB033_HELP,

(USBDRD0_UAHC_DB034),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB034_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB034_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB034_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB034_HELP,

(USBDRD0_UAHC_DB035),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB035_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB035_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB035_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB035_HELP,

(USBDRD0_UAHC_DB036),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB036_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB036_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB036_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB036_HELP,

(USBDRD0_UAHC_DB037),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB037_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB037_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB037_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB037_HELP,

(USBDRD0_UAHC_DB038),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB038_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB038_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB038_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB038_HELP,

(USBDRD0_UAHC_DB039),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB039_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB039_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB039_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB039_HELP,

(USBDRD0_UAHC_DB040),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB040_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB040_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB040_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB040_HELP,

(USBDRD0_UAHC_DB041),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB041_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB041_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB041_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB041_HELP,

(USBDRD0_UAHC_DB042),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB042_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB042_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB042_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB042_HELP,

(USBDRD0_UAHC_DB043),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB043_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB043_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB043_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB043_HELP,

(USBDRD0_UAHC_DB044),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB044_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB044_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB044_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB044_HELP,

(USBDRD0_UAHC_DB045),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB045_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB045_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB045_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB045_HELP,

(USBDRD0_UAHC_DB046),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB046_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB046_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB046_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB046_HELP,

(USBDRD0_UAHC_DB047),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB047_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB047_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB047_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB047_HELP,

(USBDRD0_UAHC_DB048),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB048_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB048_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB048_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB048_HELP,

(USBDRD0_UAHC_DB049),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB049_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB049_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB049_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB049_HELP,

(USBDRD0_UAHC_DB050),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB050_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB050_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB050_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB050_HELP,

(USBDRD0_UAHC_DB051),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB051_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB051_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB051_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB051_HELP,

(USBDRD0_UAHC_DB052),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB052_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB052_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB052_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB052_HELP,

(USBDRD0_UAHC_DB053),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB053_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB053_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB053_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB053_HELP,

(USBDRD0_UAHC_DB054),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB054_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB054_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB054_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB054_HELP,

(USBDRD0_UAHC_DB055),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB055_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB055_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB055_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB055_HELP,

(USBDRD0_UAHC_DB056),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB056_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB056_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB056_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB056_HELP,

(USBDRD0_UAHC_DB057),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB057_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB057_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB057_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB057_HELP,

(USBDRD0_UAHC_DB058),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB058_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB058_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB058_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB058_HELP,

(USBDRD0_UAHC_DB059),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB059_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB059_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB059_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB059_HELP,

(USBDRD0_UAHC_DB060),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB060_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB060_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB060_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB060_HELP,

(USBDRD0_UAHC_DB061),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB061_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB061_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB061_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB061_HELP,

(USBDRD0_UAHC_DB062),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB062_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB062_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB062_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB062_HELP,

(USBDRD0_UAHC_DB063),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB063_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB063_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB063_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB063_HELP,

(USBDRD0_UAHC_DB064),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD0_UAHC_DB064_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD0_UAHC_DB064_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_DB064_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD0_UAHC_DB064_HELP,

(USBDRD1_UAHC_DB000),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB000_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB000_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB000_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB000_HELP,

(USBDRD1_UAHC_DB001),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB001_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB001_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB001_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB001_HELP,

(USBDRD1_UAHC_DB002),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB002_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB002_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB002_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB002_HELP,

(USBDRD1_UAHC_DB003),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB003_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB003_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB003_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB003_HELP,

(USBDRD1_UAHC_DB004),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB004_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB004_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB004_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB004_HELP,

(USBDRD1_UAHC_DB005),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB005_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB005_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB005_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB005_HELP,

(USBDRD1_UAHC_DB006),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB006_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB006_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB006_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB006_HELP,

(USBDRD1_UAHC_DB007),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB007_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB007_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB007_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB007_HELP,

(USBDRD1_UAHC_DB008),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB008_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB008_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB008_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB008_HELP,

(USBDRD1_UAHC_DB009),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB009_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB009_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB009_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB009_HELP,

(USBDRD1_UAHC_DB010),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB010_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB010_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB010_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB010_HELP,

(USBDRD1_UAHC_DB011),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB011_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB011_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB011_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB011_HELP,

(USBDRD1_UAHC_DB012),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB012_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB012_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB012_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB012_HELP,

(USBDRD1_UAHC_DB013),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB013_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB013_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB013_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB013_HELP,

(USBDRD1_UAHC_DB014),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB014_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB014_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB014_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB014_HELP,

(USBDRD1_UAHC_DB015),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB015_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB015_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB015_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB015_HELP,

(USBDRD1_UAHC_DB016),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB016_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB016_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB016_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB016_HELP,

(USBDRD1_UAHC_DB017),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB017_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB017_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB017_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB017_HELP,

(USBDRD1_UAHC_DB018),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB018_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB018_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB018_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB018_HELP,

(USBDRD1_UAHC_DB019),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB019_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB019_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB019_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB019_HELP,

(USBDRD1_UAHC_DB020),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB020_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB020_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB020_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB020_HELP,

(USBDRD1_UAHC_DB021),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB021_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB021_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB021_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB021_HELP,

(USBDRD1_UAHC_DB022),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB022_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB022_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB022_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB022_HELP,

(USBDRD1_UAHC_DB023),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB023_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB023_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB023_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB023_HELP,

(USBDRD1_UAHC_DB024),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB024_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB024_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB024_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB024_HELP,

(USBDRD1_UAHC_DB025),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB025_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB025_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB025_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB025_HELP,

(USBDRD1_UAHC_DB026),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB026_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB026_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB026_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB026_HELP,

(USBDRD1_UAHC_DB027),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB027_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB027_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB027_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB027_HELP,

(USBDRD1_UAHC_DB028),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB028_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB028_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB028_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB028_HELP,

(USBDRD1_UAHC_DB029),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB029_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB029_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB029_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB029_HELP,

(USBDRD1_UAHC_DB030),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB030_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB030_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB030_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB030_HELP,

(USBDRD1_UAHC_DB031),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB031_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB031_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB031_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB031_HELP,

(USBDRD1_UAHC_DB032),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB032_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB032_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB032_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB032_HELP,

(USBDRD1_UAHC_DB033),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB033_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB033_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB033_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB033_HELP,

(USBDRD1_UAHC_DB034),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB034_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB034_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB034_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB034_HELP,

(USBDRD1_UAHC_DB035),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB035_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB035_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB035_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB035_HELP,

(USBDRD1_UAHC_DB036),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB036_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB036_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB036_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB036_HELP,

(USBDRD1_UAHC_DB037),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB037_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB037_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB037_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB037_HELP,

(USBDRD1_UAHC_DB038),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB038_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB038_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB038_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB038_HELP,

(USBDRD1_UAHC_DB039),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB039_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB039_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB039_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB039_HELP,

(USBDRD1_UAHC_DB040),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB040_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB040_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB040_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB040_HELP,

(USBDRD1_UAHC_DB041),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB041_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB041_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB041_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB041_HELP,

(USBDRD1_UAHC_DB042),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB042_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB042_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB042_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB042_HELP,

(USBDRD1_UAHC_DB043),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB043_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB043_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB043_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB043_HELP,

(USBDRD1_UAHC_DB044),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB044_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB044_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB044_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB044_HELP,

(USBDRD1_UAHC_DB045),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB045_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB045_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB045_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB045_HELP,

(USBDRD1_UAHC_DB046),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB046_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB046_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB046_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB046_HELP,

(USBDRD1_UAHC_DB047),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB047_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB047_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB047_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB047_HELP,

(USBDRD1_UAHC_DB048),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB048_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB048_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB048_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB048_HELP,

(USBDRD1_UAHC_DB049),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB049_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB049_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB049_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB049_HELP,

(USBDRD1_UAHC_DB050),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB050_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB050_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB050_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB050_HELP,

(USBDRD1_UAHC_DB051),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB051_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB051_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB051_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB051_HELP,

(USBDRD1_UAHC_DB052),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB052_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB052_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB052_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB052_HELP,

(USBDRD1_UAHC_DB053),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB053_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB053_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB053_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB053_HELP,

(USBDRD1_UAHC_DB054),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB054_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB054_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB054_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB054_HELP,

(USBDRD1_UAHC_DB055),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB055_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB055_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB055_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB055_HELP,

(USBDRD1_UAHC_DB056),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB056_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB056_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB056_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB056_HELP,

(USBDRD1_UAHC_DB057),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB057_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB057_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB057_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB057_HELP,

(USBDRD1_UAHC_DB058),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB058_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB058_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB058_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB058_HELP,

(USBDRD1_UAHC_DB059),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB059_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB059_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB059_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB059_HELP,

(USBDRD1_UAHC_DB060),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB060_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB060_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB060_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB060_HELP,

(USBDRD1_UAHC_DB061),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB061_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB061_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB061_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB061_HELP,

(USBDRD1_UAHC_DB062),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB062_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB062_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB062_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB062_HELP,

(USBDRD1_UAHC_DB063),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB063_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB063_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB063_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB063_HELP,

(USBDRD1_UAHC_DB064),3,For information on this register refer to the xHCI Specification v1.0 section 5.6.,USB,USB_USBDRD1_UAHC_DB064_HELP
T,DBSTREAMID-Doorbell stream ID.,1,16,Hex,4,USB_USBDRD1_UAHC_DB064_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_DB064_HELP,
T,DBTARGET-Doorbell target.,25,8,Hex,2,USB_USBDRD1_UAHC_DB064_HELP,

(USBDRD0_UAHC_DBOFF),2,For information on this register refer to the xHCI Specification v1.0 section 5.3.7.,USB,USB_USBDRD0_UAHC_DBOFF_HELP
T,DBOFF-Doorbell array offset.,1,30,Hex,8,USB_USBDRD0_UAHC_DBOFF_HELP,
T,Reserved-Reserved,31,2,Hex,1,USB_USBDRD0_UAHC_DBOFF_HELP,

(USBDRD1_UAHC_DBOFF),2,For information on this register refer to the xHCI Specification v1.0 section 5.3.7.,USB,USB_USBDRD1_UAHC_DBOFF_HELP
T,DBOFF-Doorbell array offset.,1,30,Hex,8,USB_USBDRD1_UAHC_DBOFF_HELP,
T,Reserved-Reserved,31,2,Hex,1,USB_USBDRD1_UAHC_DBOFF_HELP,

(USBDRD0_UAHC_DCBAAP),2,For information on this register refer to the xHCI Specification v1.0 section 5.4.6.,USB,USB_USBDRD0_UAHC_DCBAAP_HELP
T,DCBAAP-Device context base address array pointer.,1,58,Hex,15,USB_USBDRD0_UAHC_DCBAAP_HELP,
T,Reserved-Reserved,59,6,Hex,2,USB_USBDRD0_UAHC_DCBAAP_HELP,

(USBDRD1_UAHC_DCBAAP),2,For information on this register refer to the xHCI Specification v1.0 section 5.4.6.,USB,USB_USBDRD1_UAHC_DCBAAP_HELP
T,DCBAAP-Device context base address array pointer.,1,58,Hex,15,USB_USBDRD1_UAHC_DCBAAP_HELP,
T,Reserved-Reserved,59,6,Hex,2,USB_USBDRD1_UAHC_DCBAAP_HELP,

(USBDRD0_UAHC_DCFG),8,This register configures the core in device mode after power-on or after certain control,USB,USB_USBDRD0_UAHC_DCFG_HELP
T,Reserved-Reserved,1,8,Hex,2,USB_USBDRD0_UAHC_DCFG_HELP,
O,IGNORESTREAMPP-This bit only affects stream=capable bulk endpoints.,Enable,Disable,9,1,USB_USBDRD0_UAHC_DCFG_HELP,
O,LPMCAP-LPM capable.,Enable,Disable,10,1,USB_USBDRD0_UAHC_DCFG_HELP,
T,NUMP-Number of receive buffers.,11,5,Hex,2,USB_USBDRD0_UAHC_DCFG_HELP,
T,INTRNUM-Interrupt number.,16,5,Hex,2,USB_USBDRD0_UAHC_DCFG_HELP,
T,Reserved-Reserved,21,2,Hex,1,USB_USBDRD0_UAHC_DCFG_HELP,
T,DEVADDR-Device address.,23,7,Hex,2,USB_USBDRD0_UAHC_DCFG_HELP,
T,DEVSPD-Device speed.,30,3,Hex,1,USB_USBDRD0_UAHC_DCFG_HELP,

(USBDRD1_UAHC_DCFG),8,This register configures the core in device mode after power-on or after certain control,USB,USB_USBDRD1_UAHC_DCFG_HELP
T,Reserved-Reserved,1,8,Hex,2,USB_USBDRD1_UAHC_DCFG_HELP,
O,IGNORESTREAMPP-This bit only affects stream=capable bulk endpoints.,Enable,Disable,9,1,USB_USBDRD1_UAHC_DCFG_HELP,
O,LPMCAP-LPM capable.,Enable,Disable,10,1,USB_USBDRD1_UAHC_DCFG_HELP,
T,NUMP-Number of receive buffers.,11,5,Hex,2,USB_USBDRD1_UAHC_DCFG_HELP,
T,INTRNUM-Interrupt number.,16,5,Hex,2,USB_USBDRD1_UAHC_DCFG_HELP,
T,Reserved-Reserved,21,2,Hex,1,USB_USBDRD1_UAHC_DCFG_HELP,
T,DEVADDR-Device address.,23,7,Hex,2,USB_USBDRD1_UAHC_DCFG_HELP,
T,DEVSPD-Device speed.,30,3,Hex,1,USB_USBDRD1_UAHC_DCFG_HELP,

(USBDRD0_UAHC_DCTL),18,This register controls devlice mode.,USB,USB_USBDRD0_UAHC_DCTL_HELP
O,RS-Run/Stop.,Enable,Disable,1,1,USB_USBDRD0_UAHC_DCTL_HELP,
O,CSFTRST-Core soft reset.,Enable,Disable,2,1,USB_USBDRD0_UAHC_DCTL_HELP,
O,Reserved-Reserved,Enable,Disable,3,1,USB_USBDRD0_UAHC_DCTL_HELP,
T,HIRD_THRES-HIRD threshold.,4,5,Hex,2,USB_USBDRD0_UAHC_DCTL_HELP,
O,APPL1RES-LPM response programmed by application.,Enable,Disable,9,1,USB_USBDRD0_UAHC_DCTL_HELP,
T,Reserved-Reserved,10,3,Hex,1,USB_USBDRD0_UAHC_DCTL_HELP,
O,KEEPCONNECT-Always write 0.,Enable,Disable,13,1,USB_USBDRD0_UAHC_DCTL_HELP,
O,L1HIBERNATIONEN-Always write 0.,Enable,Disable,14,1,USB_USBDRD0_UAHC_DCTL_HELP,
O,CRS-Controller restore state.,Enable,Disable,15,1,USB_USBDRD0_UAHC_DCTL_HELP,
O,CSS-Controller save state.,Enable,Disable,16,1,USB_USBDRD0_UAHC_DCTL_HELP,
T,Reserved-Reserved,17,3,Hex,1,USB_USBDRD0_UAHC_DCTL_HELP,
O,INITU2ENA-Initiate U2 enable.,Enable,Disable,20,1,USB_USBDRD0_UAHC_DCTL_HELP,
O,ACCEPTU2ENA-Accept U2 enable.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DCTL_HELP,
O,INITU1ENA-Initiate U1 enable.,Enable,Disable,22,1,USB_USBDRD0_UAHC_DCTL_HELP,
O,ACCEPTU1ENA-Accept U1 enable.,Enable,Disable,23,1,USB_USBDRD0_UAHC_DCTL_HELP,
T,ULSTCHNGREQ-USB/link state change request.,24,4,Hex,1,USB_USBDRD0_UAHC_DCTL_HELP,
T,TSTCTL-Test control.,28,4,Hex,1,USB_USBDRD0_UAHC_DCTL_HELP,
O,Reserved-Reserved,Enable,Disable,32,1,USB_USBDRD0_UAHC_DCTL_HELP,

(USBDRD1_UAHC_DCTL),18,This register controls devlice mode.,USB,USB_USBDRD1_UAHC_DCTL_HELP
O,RS-Run/Stop.,Enable,Disable,1,1,USB_USBDRD1_UAHC_DCTL_HELP,
O,CSFTRST-Core soft reset.,Enable,Disable,2,1,USB_USBDRD1_UAHC_DCTL_HELP,
O,Reserved-Reserved,Enable,Disable,3,1,USB_USBDRD1_UAHC_DCTL_HELP,
T,HIRD_THRES-HIRD threshold.,4,5,Hex,2,USB_USBDRD1_UAHC_DCTL_HELP,
O,APPL1RES-LPM response programmed by application.,Enable,Disable,9,1,USB_USBDRD1_UAHC_DCTL_HELP,
T,Reserved-Reserved,10,3,Hex,1,USB_USBDRD1_UAHC_DCTL_HELP,
O,KEEPCONNECT-Always write 0.,Enable,Disable,13,1,USB_USBDRD1_UAHC_DCTL_HELP,
O,L1HIBERNATIONEN-Always write 0.,Enable,Disable,14,1,USB_USBDRD1_UAHC_DCTL_HELP,
O,CRS-Controller restore state.,Enable,Disable,15,1,USB_USBDRD1_UAHC_DCTL_HELP,
O,CSS-Controller save state.,Enable,Disable,16,1,USB_USBDRD1_UAHC_DCTL_HELP,
T,Reserved-Reserved,17,3,Hex,1,USB_USBDRD1_UAHC_DCTL_HELP,
O,INITU2ENA-Initiate U2 enable.,Enable,Disable,20,1,USB_USBDRD1_UAHC_DCTL_HELP,
O,ACCEPTU2ENA-Accept U2 enable.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DCTL_HELP,
O,INITU1ENA-Initiate U1 enable.,Enable,Disable,22,1,USB_USBDRD1_UAHC_DCTL_HELP,
O,ACCEPTU1ENA-Accept U1 enable.,Enable,Disable,23,1,USB_USBDRD1_UAHC_DCTL_HELP,
T,ULSTCHNGREQ-USB/link state change request.,24,4,Hex,1,USB_USBDRD1_UAHC_DCTL_HELP,
T,TSTCTL-Test control.,28,4,Hex,1,USB_USBDRD1_UAHC_DCTL_HELP,
O,Reserved-Reserved,Enable,Disable,32,1,USB_USBDRD1_UAHC_DCTL_HELP,

(USBDRD0_UAHC_DEPCMD000),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD000_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD000_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD000_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD000_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD000_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD000_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD000_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD000_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD000_HELP,

(USBDRD0_UAHC_DEPCMD001),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD001_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD001_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD001_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD001_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD001_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD001_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD001_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD001_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD001_HELP,

(USBDRD0_UAHC_DEPCMD002),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD002_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD002_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD002_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD002_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD002_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD002_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD002_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD002_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD002_HELP,

(USBDRD0_UAHC_DEPCMD003),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD003_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD003_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD003_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD003_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD003_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD003_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD003_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD003_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD003_HELP,

(USBDRD0_UAHC_DEPCMD004),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD004_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD004_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD004_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD004_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD004_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD004_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD004_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD004_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD004_HELP,

(USBDRD0_UAHC_DEPCMD005),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD005_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD005_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD005_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD005_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD005_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD005_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD005_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD005_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD005_HELP,

(USBDRD0_UAHC_DEPCMD006),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD006_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD006_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD006_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD006_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD006_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD006_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD006_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD006_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD006_HELP,

(USBDRD0_UAHC_DEPCMD007),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD007_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD007_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD007_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD007_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD007_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD007_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD007_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD007_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD007_HELP,

(USBDRD0_UAHC_DEPCMD008),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD008_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD008_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD008_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD008_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD008_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD008_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD008_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD008_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD008_HELP,

(USBDRD0_UAHC_DEPCMD009),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD009_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD009_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD009_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD009_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD009_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD009_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD009_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD009_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD009_HELP,

(USBDRD0_UAHC_DEPCMD010),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD010_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD010_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD010_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD010_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD010_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD010_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD010_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD010_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD010_HELP,

(USBDRD0_UAHC_DEPCMD011),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD011_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD011_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD011_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD011_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD011_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD011_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD011_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD011_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD011_HELP,

(USBDRD0_UAHC_DEPCMD012),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD012_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD012_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD012_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD012_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD012_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD012_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD012_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD012_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD012_HELP,

(USBDRD0_UAHC_DEPCMD013),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD013_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD013_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD013_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD013_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD013_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD013_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD013_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD013_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD013_HELP,

(USBDRD0_UAHC_DEPCMD014),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD014_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD014_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD014_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD014_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD014_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD014_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD014_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD014_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD014_HELP,

(USBDRD0_UAHC_DEPCMD015),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD0_UAHC_DEPCMD015_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD0_UAHC_DEPCMD015_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD015_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD0_UAHC_DEPCMD015_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD0_UAHC_DEPCMD015_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEPCMD015_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEPCMD015_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD015_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD0_UAHC_DEPCMD015_HELP,

(USBDRD1_UAHC_DEPCMD000),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD000_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD000_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD000_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD000_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD000_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD000_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD000_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD000_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD000_HELP,

(USBDRD1_UAHC_DEPCMD001),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD001_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD001_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD001_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD001_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD001_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD001_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD001_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD001_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD001_HELP,

(USBDRD1_UAHC_DEPCMD002),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD002_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD002_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD002_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD002_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD002_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD002_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD002_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD002_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD002_HELP,

(USBDRD1_UAHC_DEPCMD003),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD003_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD003_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD003_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD003_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD003_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD003_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD003_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD003_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD003_HELP,

(USBDRD1_UAHC_DEPCMD004),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD004_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD004_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD004_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD004_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD004_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD004_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD004_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD004_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD004_HELP,

(USBDRD1_UAHC_DEPCMD005),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD005_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD005_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD005_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD005_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD005_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD005_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD005_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD005_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD005_HELP,

(USBDRD1_UAHC_DEPCMD006),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD006_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD006_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD006_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD006_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD006_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD006_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD006_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD006_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD006_HELP,

(USBDRD1_UAHC_DEPCMD007),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD007_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD007_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD007_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD007_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD007_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD007_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD007_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD007_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD007_HELP,

(USBDRD1_UAHC_DEPCMD008),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD008_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD008_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD008_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD008_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD008_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD008_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD008_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD008_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD008_HELP,

(USBDRD1_UAHC_DEPCMD009),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD009_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD009_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD009_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD009_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD009_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD009_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD009_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD009_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD009_HELP,

(USBDRD1_UAHC_DEPCMD010),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD010_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD010_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD010_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD010_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD010_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD010_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD010_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD010_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD010_HELP,

(USBDRD1_UAHC_DEPCMD011),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD011_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD011_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD011_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD011_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD011_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD011_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD011_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD011_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD011_HELP,

(USBDRD1_UAHC_DEPCMD012),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD012_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD012_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD012_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD012_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD012_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD012_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD012_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD012_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD012_HELP,

(USBDRD1_UAHC_DEPCMD013),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD013_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD013_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD013_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD013_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD013_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD013_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD013_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD013_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD013_HELP,

(USBDRD1_UAHC_DEPCMD014),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD014_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD014_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD014_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD014_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD014_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD014_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD014_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD014_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD014_HELP,

(USBDRD1_UAHC_DEPCMD015),8,This register enables software to issue physical endpoint-specific commands. This register,USB,USB_USBDRD1_UAHC_DEPCMD015_HELP
T,COMMANDPARAM-Command or event parameters.,1,16,Hex,4,USB_USBDRD1_UAHC_DEPCMD015_HELP,
T,CMDSTATUS-Command completion status.,17,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD015_HELP,
O,HIPRI_FORCERM-HighPriority: Only valid for start transfer command.,Enable,Disable,21,1,USB_USBDRD1_UAHC_DEPCMD015_HELP,
O,CMDACT-Software sets this bit to 1 to enable the device endpoint controller to,Enable,Disable,22,1,USB_USBDRD1_UAHC_DEPCMD015_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEPCMD015_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEPCMD015_HELP,
T,Reserved-Reserved,25,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD015_HELP,
T,CMDTYP-Command type.,29,4,Hex,1,USB_USBDRD1_UAHC_DEPCMD015_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_000),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_000_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_000_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_001),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_001_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_001_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_002),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_002_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_002_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_003),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_003_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_003_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_004),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_004_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_004_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_005),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_005_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_005_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_006),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_006_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_006_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_007),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_007_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_007_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_008),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_008_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_008_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_009),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_009_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_009_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_010),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_010_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_010_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_011),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_011_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_011_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_012),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_012_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_012_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_013),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_013_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_013_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_014),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_014_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_014_HELP,

(USBDRD0_UAHC_DEPCMDPAR0_015),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR0_015_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR0_015_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_000),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_000_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_000_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_001),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_001_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_001_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_002),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_002_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_002_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_003),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_003_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_003_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_004),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_004_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_004_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_005),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_005_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_005_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_006),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_006_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_006_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_007),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_007_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_007_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_008),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_008_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_008_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_009),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_009_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_009_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_010),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_010_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_010_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_011),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_011_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_011_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_012),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_012_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_012_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_013),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_013_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_013_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_014),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_014_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_014_HELP,

(USBDRD1_UAHC_DEPCMDPAR0_015),1,This register indicates the physical endpoint command parameter 0. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR0_015_HELP
T,PARAM0-Physical endpoint command parameter 0,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR0_015_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_000),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_000_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_000_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_001),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_001_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_001_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_002),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_002_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_002_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_003),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_003_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_003_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_004),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_004_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_004_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_005),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_005_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_005_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_006),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_006_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_006_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_007),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_007_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_007_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_008),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_008_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_008_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_009),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_009_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_009_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_010),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_010_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_010_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_011),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_011_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_011_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_012),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_012_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_012_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_013),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_013_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_013_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_014),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_014_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_014_HELP,

(USBDRD0_UAHC_DEPCMDPAR1_015),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR1_015_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR1_015_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_000),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_000_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_000_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_001),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_001_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_001_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_002),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_002_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_002_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_003),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_003_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_003_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_004),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_004_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_004_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_005),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_005_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_005_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_006),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_006_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_006_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_007),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_007_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_007_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_008),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_008_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_008_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_009),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_009_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_009_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_010),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_010_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_010_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_011),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_011_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_011_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_012),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_012_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_012_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_013),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_013_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_013_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_014),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_014_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_014_HELP,

(USBDRD1_UAHC_DEPCMDPAR1_015),1,This register indicates the physical endpoint command parameter 1. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR1_015_HELP
T,PARAM1-Physical endpoint command parameter 1,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR1_015_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_000),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_000_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_000_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_001),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_001_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_001_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_002),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_002_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_002_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_003),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_003_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_003_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_004),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_004_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_004_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_005),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_005_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_005_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_006),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_006_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_006_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_007),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_007_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_007_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_008),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_008_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_008_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_009),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_009_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_009_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_010),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_010_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_010_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_011),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_011_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_011_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_012),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_012_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_012_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_013),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_013_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_013_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_014),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_014_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_014_HELP,

(USBDRD0_UAHC_DEPCMDPAR2_015),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD0_UAHC_DEPCMDPAR2_015_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD0_UAHC_DEPCMDPAR2_015_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_000),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_000_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_000_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_001),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_001_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_001_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_002),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_002_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_002_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_003),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_003_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_003_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_004),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_004_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_004_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_005),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_005_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_005_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_006),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_006_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_006_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_007),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_007_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_007_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_008),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_008_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_008_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_009),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_009_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_009_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_010),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_010_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_010_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_011),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_011_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_011_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_012),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_012_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_012_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_013),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_013_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_013_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_014),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_014_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_014_HELP,

(USBDRD1_UAHC_DEPCMDPAR2_015),1,This register indicates the physical endpoint command parameter 2. It must be programmed,USB,USB_USBDRD1_UAHC_DEPCMDPAR2_015_HELP
T,PARAM2-Physical endpoint command parameter 2,1,32,Hex,8,USB_USBDRD1_UAHC_DEPCMDPAR2_015_HELP,

(USBDRD0_UAHC_DEVTEN),13,This register controls the generation of Device-Specific events.,USB,USB_USBDRD0_UAHC_DEVTEN_HELP
T,Reserved-Reserved,1,19,Hex,5,USB_USBDRD0_UAHC_DEVTEN_HELP,
O,VNDRDEVTSTRCVEDEN-Vendor device test LMP received event.,Enable,Disable,20,1,USB_USBDRD0_UAHC_DEVTEN_HELP,
T,Reserved-Reserved,21,2,Hex,1,USB_USBDRD0_UAHC_DEVTEN_HELP,
O,ERRTICERREN-Erratic error event enable.,Enable,Disable,23,1,USB_USBDRD0_UAHC_DEVTEN_HELP,
O,Reserved-Reserved,Enable,Disable,24,1,USB_USBDRD0_UAHC_DEVTEN_HELP,
O,SOFEN-Start of (micro)frame enable.,Enable,Disable,25,1,USB_USBDRD0_UAHC_DEVTEN_HELP,
O,U3L2L1SUSPEN-U3/L2=L1 suspend event enable.,Enable,Disable,26,1,USB_USBDRD0_UAHC_DEVTEN_HELP,
O,HIBERNATIONREQEVTEN-This bit enables/disables the generation of the hibernation request event.,Enable,Disable,27,1,USB_USBDRD0_UAHC_DEVTEN_HELP,
O,WKUPEVTEN-Resume/remote wakeup detected event enable.,Enable,Disable,28,1,USB_USBDRD0_UAHC_DEVTEN_HELP,
O,ULSTCNGEN-USB/link state change event enable.,Enable,Disable,29,1,USB_USBDRD0_UAHC_DEVTEN_HELP,
O,CONNECTDONEEN-Connection done enable.,Enable,Disable,30,1,USB_USBDRD0_UAHC_DEVTEN_HELP,
O,USBRSTEN-USB reset enable.,Enable,Disable,31,1,USB_USBDRD0_UAHC_DEVTEN_HELP,
O,DISCONNEVTEN-Disconnect detected event enable.,Enable,Disable,32,1,USB_USBDRD0_UAHC_DEVTEN_HELP,

(USBDRD1_UAHC_DEVTEN),13,This register controls the generation of Device-Specific events.,USB,USB_USBDRD1_UAHC_DEVTEN_HELP
T,Reserved-Reserved,1,19,Hex,5,USB_USBDRD1_UAHC_DEVTEN_HELP,
O,VNDRDEVTSTRCVEDEN-Vendor device test LMP received event.,Enable,Disable,20,1,USB_USBDRD1_UAHC_DEVTEN_HELP,
T,Reserved-Reserved,21,2,Hex,1,USB_USBDRD1_UAHC_DEVTEN_HELP,
O,ERRTICERREN-Erratic error event enable.,Enable,Disable,23,1,USB_USBDRD1_UAHC_DEVTEN_HELP,
O,Reserved-Reserved,Enable,Disable,24,1,USB_USBDRD1_UAHC_DEVTEN_HELP,
O,SOFEN-Start of (micro)frame enable.,Enable,Disable,25,1,USB_USBDRD1_UAHC_DEVTEN_HELP,
O,U3L2L1SUSPEN-U3/L2=L1 suspend event enable.,Enable,Disable,26,1,USB_USBDRD1_UAHC_DEVTEN_HELP,
O,HIBERNATIONREQEVTEN-This bit enables/disables the generation of the hibernation request event.,Enable,Disable,27,1,USB_USBDRD1_UAHC_DEVTEN_HELP,
O,WKUPEVTEN-Resume/remote wakeup detected event enable.,Enable,Disable,28,1,USB_USBDRD1_UAHC_DEVTEN_HELP,
O,ULSTCNGEN-USB/link state change event enable.,Enable,Disable,29,1,USB_USBDRD1_UAHC_DEVTEN_HELP,
O,CONNECTDONEEN-Connection done enable.,Enable,Disable,30,1,USB_USBDRD1_UAHC_DEVTEN_HELP,
O,USBRSTEN-USB reset enable.,Enable,Disable,31,1,USB_USBDRD1_UAHC_DEVTEN_HELP,
O,DISCONNEVTEN-Disconnect detected event enable.,Enable,Disable,32,1,USB_USBDRD1_UAHC_DEVTEN_HELP,

(USBDRD0_UAHC_DGCMD),7,This register enables software to program the core using a single generic command interface to,USB,USB_USBDRD0_UAHC_DGCMD_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD0_UAHC_DGCMD_HELP,
O,CMDSTATUS-Command status.,Enable,Disable,17,1,USB_USBDRD0_UAHC_DGCMD_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBDRD0_UAHC_DGCMD_HELP,
O,CMDACT-Command active.,Enable,Disable,22,1,USB_USBDRD0_UAHC_DGCMD_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UAHC_DGCMD_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD0_UAHC_DGCMD_HELP,
T,CMDTYP-Specifies the type of command the software driver is requesting the core to,25,8,Hex,2,USB_USBDRD0_UAHC_DGCMD_HELP,

(USBDRD1_UAHC_DGCMD),7,This register enables software to program the core using a single generic command interface to,USB,USB_USBDRD1_UAHC_DGCMD_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD1_UAHC_DGCMD_HELP,
O,CMDSTATUS-Command status.,Enable,Disable,17,1,USB_USBDRD1_UAHC_DGCMD_HELP,
T,Reserved-Reserved,18,4,Hex,1,USB_USBDRD1_UAHC_DGCMD_HELP,
O,CMDACT-Command active.,Enable,Disable,22,1,USB_USBDRD1_UAHC_DGCMD_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UAHC_DGCMD_HELP,
O,CMDIOC-Command interrupt on complete.,Enable,Disable,24,1,USB_USBDRD1_UAHC_DGCMD_HELP,
T,CMDTYP-Specifies the type of command the software driver is requesting the core to,25,8,Hex,2,USB_USBDRD1_UAHC_DGCMD_HELP,

(USBDRD0_UAHC_DGCMDPAR),1,This register indicates the device command parameter.,USB,USB_USBDRD0_UAHC_DGCMDPAR_HELP
T,PARAM-Device generic command parameter.,1,32,Hex,8,USB_USBDRD0_UAHC_DGCMDPAR_HELP,

(USBDRD1_UAHC_DGCMDPAR),1,This register indicates the device command parameter.,USB,USB_USBDRD1_UAHC_DGCMDPAR_HELP
T,PARAM-Device generic command parameter.,1,32,Hex,8,USB_USBDRD1_UAHC_DGCMDPAR_HELP,

(USBDRD0_UAHC_DNCTRL),2,For information on this register refer to the xHCI Specification v1.0 section 5.4.4.,USB,USB_USBDRD0_UAHC_DNCTRL_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD0_UAHC_DNCTRL_HELP,
T,N-Notification enable.,17,16,Hex,4,USB_USBDRD0_UAHC_DNCTRL_HELP,

(USBDRD1_UAHC_DNCTRL),2,For information on this register refer to the xHCI Specification v1.0 section 5.4.4.,USB,USB_USBDRD1_UAHC_DNCTRL_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD1_UAHC_DNCTRL_HELP,
T,N-Notification enable.,17,16,Hex,4,USB_USBDRD1_UAHC_DNCTRL_HELP,

(USBDRD0_UAHC_DSTS),12,This register indicates the status of the device controller with respect to USB-related,USB,USB_USBDRD0_UAHC_DSTS_HELP
T,Reserved-Reserved,1,2,Hex,1,USB_USBDRD0_UAHC_DSTS_HELP,
O,DCNRD-Device controller not ready.,Enable,Disable,3,1,USB_USBDRD0_UAHC_DSTS_HELP,
O,SRE-Save/restore error.,Enable,Disable,4,1,USB_USBDRD0_UAHC_DSTS_HELP,
T,Reserved-Reserved,5,2,Hex,1,USB_USBDRD0_UAHC_DSTS_HELP,
O,RSS-Restore state status.,Enable,Disable,7,1,USB_USBDRD0_UAHC_DSTS_HELP,
O,SSS-Save state status.,Enable,Disable,8,1,USB_USBDRD0_UAHC_DSTS_HELP,
O,COREIDLE-Core idle.,Enable,Disable,9,1,USB_USBDRD0_UAHC_DSTS_HELP,
O,DEVCTRLHLT-Device controller halted.,Enable,Disable,10,1,USB_USBDRD0_UAHC_DSTS_HELP,
T,USBLNKST-USB/link state.,11,4,Hex,1,USB_USBDRD0_UAHC_DSTS_HELP,
O,RXFIFOEMPTY-RxFIFO Empty Indication.,Enable,Disable,15,1,USB_USBDRD0_UAHC_DSTS_HELP,
T,SOFFN-Frame/MicroFrame number of the received SOF.,16,14,Hex,4,USB_USBDRD0_UAHC_DSTS_HELP,
T,CONNECTSPD-Connected speed.,30,3,Hex,1,USB_USBDRD0_UAHC_DSTS_HELP,

(USBDRD1_UAHC_DSTS),12,This register indicates the status of the device controller with respect to USB-related,USB,USB_USBDRD1_UAHC_DSTS_HELP
T,Reserved-Reserved,1,2,Hex,1,USB_USBDRD1_UAHC_DSTS_HELP,
O,DCNRD-Device controller not ready.,Enable,Disable,3,1,USB_USBDRD1_UAHC_DSTS_HELP,
O,SRE-Save/restore error.,Enable,Disable,4,1,USB_USBDRD1_UAHC_DSTS_HELP,
T,Reserved-Reserved,5,2,Hex,1,USB_USBDRD1_UAHC_DSTS_HELP,
O,RSS-Restore state status.,Enable,Disable,7,1,USB_USBDRD1_UAHC_DSTS_HELP,
O,SSS-Save state status.,Enable,Disable,8,1,USB_USBDRD1_UAHC_DSTS_HELP,
O,COREIDLE-Core idle.,Enable,Disable,9,1,USB_USBDRD1_UAHC_DSTS_HELP,
O,DEVCTRLHLT-Device controller halted.,Enable,Disable,10,1,USB_USBDRD1_UAHC_DSTS_HELP,
T,USBLNKST-USB/link state.,11,4,Hex,1,USB_USBDRD1_UAHC_DSTS_HELP,
O,RXFIFOEMPTY-RxFIFO Empty Indication.,Enable,Disable,15,1,USB_USBDRD1_UAHC_DSTS_HELP,
T,SOFFN-Frame/MicroFrame number of the received SOF.,16,14,Hex,4,USB_USBDRD1_UAHC_DSTS_HELP,
T,CONNECTSPD-Connected speed.,30,3,Hex,1,USB_USBDRD1_UAHC_DSTS_HELP,

(USBDRD0_UAHC_ERDP000),3,For information on this register refer to the xHCI Specification v1.0 section 5.5.2.3.3.,USB,USB_USBDRD0_UAHC_ERDP000_HELP
T,ERDP-Event ring dequeue pointer bits <63:4>.,1,60,Hex,15,USB_USBDRD0_UAHC_ERDP000_HELP,
O,EHB-Event handler busy,Enable,Disable,61,1,USB_USBDRD0_UAHC_ERDP000_HELP,
T,DESI-Dequeue ERST segment index.,62,3,Hex,1,USB_USBDRD0_UAHC_ERDP000_HELP,

(USBDRD1_UAHC_ERDP000),3,For information on this register refer to the xHCI Specification v1.0 section 5.5.2.3.3.,USB,USB_USBDRD1_UAHC_ERDP000_HELP
T,ERDP-Event ring dequeue pointer bits <63:4>.,1,60,Hex,15,USB_USBDRD1_UAHC_ERDP000_HELP,
O,EHB-Event handler busy,Enable,Disable,61,1,USB_USBDRD1_UAHC_ERDP000_HELP,
T,DESI-Dequeue ERST segment index.,62,3,Hex,1,USB_USBDRD1_UAHC_ERDP000_HELP,

(USBDRD0_UAHC_ERSTBA000),2,For information on this register refer to the xHCI Specification v1.0 section 5.5.2.3.2.,USB,USB_USBDRD0_UAHC_ERSTBA000_HELP
T,ERSTBA-Event=ring segment=table base=address bits<63:6>.,1,58,Hex,15,USB_USBDRD0_UAHC_ERSTBA000_HELP,
T,Reserved-Reserved,59,6,Hex,2,USB_USBDRD0_UAHC_ERSTBA000_HELP,

(USBDRD1_UAHC_ERSTBA000),2,For information on this register refer to the xHCI Specification v1.0 section 5.5.2.3.2.,USB,USB_USBDRD1_UAHC_ERSTBA000_HELP
T,ERSTBA-Event=ring segment=table base=address bits<63:6>.,1,58,Hex,15,USB_USBDRD1_UAHC_ERSTBA000_HELP,
T,Reserved-Reserved,59,6,Hex,2,USB_USBDRD1_UAHC_ERSTBA000_HELP,

(USBDRD0_UAHC_ERSTSZ000),2,For information on this register refer to the xHCI Specification v1.0 section 5.5.2.3.1.,USB,USB_USBDRD0_UAHC_ERSTSZ000_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD0_UAHC_ERSTSZ000_HELP,
T,ERSTSZ-Event=ring segment=table size.,17,16,Hex,4,USB_USBDRD0_UAHC_ERSTSZ000_HELP,

(USBDRD1_UAHC_ERSTSZ000),2,For information on this register refer to the xHCI Specification v1.0 section 5.5.2.3.1.,USB,USB_USBDRD1_UAHC_ERSTSZ000_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD1_UAHC_ERSTSZ000_HELP,
T,ERSTSZ-Event=ring segment=table size.,17,16,Hex,4,USB_USBDRD1_UAHC_ERSTSZ000_HELP,

(USBDRD0_UAHC_GBUSERRADDR),1,When the AXI master bus returns error response the SoC bus error is generated. In the host,USB,USB_USBDRD0_UAHC_GBUSERRADDR_HELP
T,BUSADDR-Bus address. Contains the first bus address that encountered an SoC bus error. It is valid,1,64,Hex,16,USB_USBDRD0_UAHC_GBUSERRADDR_HELP,

(USBDRD1_UAHC_GBUSERRADDR),1,When the AXI master bus returns error response the SoC bus error is generated. In the host,USB,USB_USBDRD1_UAHC_GBUSERRADDR_HELP
T,BUSADDR-Bus address. Contains the first bus address that encountered an SoC bus error. It is valid,1,64,Hex,16,USB_USBDRD1_UAHC_GBUSERRADDR_HELP,

(USBDRD0_UAHC_GCTL),16,This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].,USB,USB_USBDRD0_UAHC_GCTL_HELP
T,PWRDNSCALE-Power down scale. The USB3 suspend=clock input replaces pipe3_rx_pclk as a clock source to,1,13,Hex,4,USB_USBDRD0_UAHC_GCTL_HELP,
O,MASTERFILTBYPASS-Master filter bypass. Not relevant for Cavium's configuration.,Enable,Disable,14,1,USB_USBDRD0_UAHC_GCTL_HELP,
O,BYPSSETADDR-Bypass SetAddress in Device Mode.,Enable,Disable,15,1,USB_USBDRD0_UAHC_GCTL_HELP,
O,U2RSTECN-If the SuperSpeed connection fails during POLL or LMP exchange the device connects,Enable,Disable,16,1,USB_USBDRD0_UAHC_GCTL_HELP,
T,FRMSCLDWN-Frame scale down. Scales down device view of a SOF/USOF/ITP duration.,17,2,Hex,1,USB_USBDRD0_UAHC_GCTL_HELP,
T,PRTCAPDIR-0x1: for Host configurations.,19,2,Hex,1,USB_USBDRD0_UAHC_GCTL_HELP,
O,CORESOFTRESET-Core soft reset: 1 = soft reset to core 0 = no soft reset.,Enable,Disable,21,1,USB_USBDRD0_UAHC_GCTL_HELP,
O,SOFITPSYNC-Synchronize ITP to reference clock. In host mode if this bit is set to:,Enable,Disable,22,1,USB_USBDRD0_UAHC_GCTL_HELP,
O,U1U2TIMERSCALE-Disable U1/U2 timer scaledown. If set to 1 along with SCALEDOWN = 0x1 disables the scale,Enable,Disable,23,1,USB_USBDRD0_UAHC_GCTL_HELP,
O,DEBUGATTACH-Debug attach. When this bit is set:,Enable,Disable,24,1,USB_USBDRD0_UAHC_GCTL_HELP,
T,RAMCLKSEL-RAM clock select. Always keep set to 0x0.,25,2,Hex,1,USB_USBDRD0_UAHC_GCTL_HELP,
T,SCALEDOWN-Scale=down mode. When scale=down mode is enabled for simulation the core uses scaled=down,27,2,Hex,1,USB_USBDRD0_UAHC_GCTL_HELP,
O,DISSCRAMBLE-Disable scrambling. Transmit request to link partner on next transition to recovery or polling.,Enable,Disable,29,1,USB_USBDRD0_UAHC_GCTL_HELP,
O,U2EXIT_LFPS-LFPS U2 exit.,Enable,Disable,30,1,USB_USBDRD0_UAHC_GCTL_HELP,
O,Reserved-Reserved,Enable,Disable,31,1,USB_USBDRD0_UAHC_GCTL_HELP,
O,DSBLCLKGTNG-Disable clock gating. When set to 1 and the core is in low power mode internal clock,Enable,Disable,32,1,USB_USBDRD0_UAHC_GCTL_HELP,

(USBDRD1_UAHC_GCTL),16,This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].,USB,USB_USBDRD1_UAHC_GCTL_HELP
T,PWRDNSCALE-Power down scale. The USB3 suspend=clock input replaces pipe3_rx_pclk as a clock source to,1,13,Hex,4,USB_USBDRD1_UAHC_GCTL_HELP,
O,MASTERFILTBYPASS-Master filter bypass. Not relevant for Cavium's configuration.,Enable,Disable,14,1,USB_USBDRD1_UAHC_GCTL_HELP,
O,BYPSSETADDR-Bypass SetAddress in Device Mode.,Enable,Disable,15,1,USB_USBDRD1_UAHC_GCTL_HELP,
O,U2RSTECN-If the SuperSpeed connection fails during POLL or LMP exchange the device connects,Enable,Disable,16,1,USB_USBDRD1_UAHC_GCTL_HELP,
T,FRMSCLDWN-Frame scale down. Scales down device view of a SOF/USOF/ITP duration.,17,2,Hex,1,USB_USBDRD1_UAHC_GCTL_HELP,
T,PRTCAPDIR-0x1: for Host configurations.,19,2,Hex,1,USB_USBDRD1_UAHC_GCTL_HELP,
O,CORESOFTRESET-Core soft reset: 1 = soft reset to core 0 = no soft reset.,Enable,Disable,21,1,USB_USBDRD1_UAHC_GCTL_HELP,
O,SOFITPSYNC-Synchronize ITP to reference clock. In host mode if this bit is set to:,Enable,Disable,22,1,USB_USBDRD1_UAHC_GCTL_HELP,
O,U1U2TIMERSCALE-Disable U1/U2 timer scaledown. If set to 1 along with SCALEDOWN = 0x1 disables the scale,Enable,Disable,23,1,USB_USBDRD1_UAHC_GCTL_HELP,
O,DEBUGATTACH-Debug attach. When this bit is set:,Enable,Disable,24,1,USB_USBDRD1_UAHC_GCTL_HELP,
T,RAMCLKSEL-RAM clock select. Always keep set to 0x0.,25,2,Hex,1,USB_USBDRD1_UAHC_GCTL_HELP,
T,SCALEDOWN-Scale=down mode. When scale=down mode is enabled for simulation the core uses scaled=down,27,2,Hex,1,USB_USBDRD1_UAHC_GCTL_HELP,
O,DISSCRAMBLE-Disable scrambling. Transmit request to link partner on next transition to recovery or polling.,Enable,Disable,29,1,USB_USBDRD1_UAHC_GCTL_HELP,
O,U2EXIT_LFPS-LFPS U2 exit.,Enable,Disable,30,1,USB_USBDRD1_UAHC_GCTL_HELP,
O,Reserved-Reserved,Enable,Disable,31,1,USB_USBDRD1_UAHC_GCTL_HELP,
O,DSBLCLKGTNG-Disable clock gating. When set to 1 and the core is in low power mode internal clock,Enable,Disable,32,1,USB_USBDRD1_UAHC_GCTL_HELP,

(USBDRD0_UAHC_GDBGBMU),3,See description in USBDRD()_UAHC_GDBGFIFOSPACE.,USB,USB_USBDRD0_UAHC_GDBGBMU_HELP
T,BMU_BCU_DBG-BMU_BCU debug information.,1,24,Hex,6,USB_USBDRD0_UAHC_GDBGBMU_HELP,
T,BMU_DCU_DBG-BMU_DCU debug information.,25,4,Hex,1,USB_USBDRD0_UAHC_GDBGBMU_HELP,
T,BMU_CCU_DBG-BMU_CCU debug information.,29,4,Hex,1,USB_USBDRD0_UAHC_GDBGBMU_HELP,

(USBDRD1_UAHC_GDBGBMU),3,See description in USBDRD()_UAHC_GDBGFIFOSPACE.,USB,USB_USBDRD1_UAHC_GDBGBMU_HELP
T,BMU_BCU_DBG-BMU_BCU debug information.,1,24,Hex,6,USB_USBDRD1_UAHC_GDBGBMU_HELP,
T,BMU_DCU_DBG-BMU_DCU debug information.,25,4,Hex,1,USB_USBDRD1_UAHC_GDBGBMU_HELP,
T,BMU_CCU_DBG-BMU_CCU debug information.,29,4,Hex,1,USB_USBDRD1_UAHC_GDBGBMU_HELP,

(USBDRD0_UAHC_GDBGEPINFO),1,See description in USBDRD()_UAHC_GDBGFIFOSPACE.,USB,USB_USBDRD0_UAHC_GDBGEPINFO_HELP
T,ENDPT_DBG-Endpoint debug information.,1,64,Hex,16,USB_USBDRD0_UAHC_GDBGEPINFO_HELP,

(USBDRD1_UAHC_GDBGEPINFO),1,See description in USBDRD()_UAHC_GDBGFIFOSPACE.,USB,USB_USBDRD1_UAHC_GDBGEPINFO_HELP
T,ENDPT_DBG-Endpoint debug information.,1,64,Hex,16,USB_USBDRD1_UAHC_GDBGEPINFO_HELP,

(USBDRD0_UAHC_GDBGFIFOSPACE),3,This register is for debug purposes. It provides debug information on the internal status and,USB,USB_USBDRD0_UAHC_GDBGFIFOSPACE_HELP
T,SPACEAVAILABLE-Space available in the selected FIFO.,1,16,Hex,4,USB_USBDRD0_UAHC_GDBGFIFOSPACE_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_GDBGFIFOSPACE_HELP,
T,SELECT-FIFO/queue select/port=select.,25,8,Hex,2,USB_USBDRD0_UAHC_GDBGFIFOSPACE_HELP,

(USBDRD1_UAHC_GDBGFIFOSPACE),3,This register is for debug purposes. It provides debug information on the internal status and,USB,USB_USBDRD1_UAHC_GDBGFIFOSPACE_HELP
T,SPACEAVAILABLE-Space available in the selected FIFO.,1,16,Hex,4,USB_USBDRD1_UAHC_GDBGFIFOSPACE_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_GDBGFIFOSPACE_HELP,
T,SELECT-FIFO/queue select/port=select.,25,8,Hex,2,USB_USBDRD1_UAHC_GDBGFIFOSPACE_HELP,

(USBDRD0_UAHC_GDBGLNMCC),2,See description in USBDRD()_UAHC_GDBGFIFOSPACE.,USB,USB_USBDRD0_UAHC_GDBGLNMCC_HELP
T,Reserved-Reserved,1,23,Hex,6,USB_USBDRD0_UAHC_GDBGLNMCC_HELP,
T,LNMCC_BERC-This field indicates the bit=error=rate information for the port selected in,24,9,Hex,3,USB_USBDRD0_UAHC_GDBGLNMCC_HELP,

(USBDRD1_UAHC_GDBGLNMCC),2,See description in USBDRD()_UAHC_GDBGFIFOSPACE.,USB,USB_USBDRD1_UAHC_GDBGLNMCC_HELP
T,Reserved-Reserved,1,23,Hex,6,USB_USBDRD1_UAHC_GDBGLNMCC_HELP,
T,LNMCC_BERC-This field indicates the bit=error=rate information for the port selected in,24,9,Hex,3,USB_USBDRD1_UAHC_GDBGLNMCC_HELP,

(USBDRD0_UAHC_GDBGLSP),1,See description in USBDRD()_UAHC_GDBGFIFOSPACE.,USB,USB_USBDRD0_UAHC_GDBGLSP_HELP
T,LSP_DBG-LSP debug information.,1,32,Hex,8,USB_USBDRD0_UAHC_GDBGLSP_HELP,

(USBDRD1_UAHC_GDBGLSP),1,See description in USBDRD()_UAHC_GDBGFIFOSPACE.,USB,USB_USBDRD1_UAHC_GDBGLSP_HELP
T,LSP_DBG-LSP debug information.,1,32,Hex,8,USB_USBDRD1_UAHC_GDBGLSP_HELP,

(USBDRD0_UAHC_GDBGLSPMUX),5,See description in USBDRD()_UAHC_GDBGFIFOSPACE.,USB,USB_USBDRD0_UAHC_GDBGLSPMUX_HELP
T,Reserved-Reserved,1,8,Hex,2,USB_USBDRD0_UAHC_GDBGLSPMUX_HELP,
T,LATRACEPORTMUXSELECT-logic_analyzer_trace port multiplexer select. Only bits<21:16> are used. For details on,9,8,Hex,2,USB_USBDRD0_UAHC_GDBGLSPMUX_HELP,
O,ENDBC-Enable debugging of the debug capability LSP. Use HOSTSELECT to select the DbC LSP debug,Enable,Disable,17,1,USB_USBDRD0_UAHC_GDBGLSPMUX_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,USB_USBDRD0_UAHC_GDBGLSPMUX_HELP,
T,HOSTSELECT-Host select. Selects the LSP debug information presented in USBDRD()_UAHC_GDBGLSP.,19,14,Hex,4,USB_USBDRD0_UAHC_GDBGLSPMUX_HELP,

(USBDRD1_UAHC_GDBGLSPMUX),5,See description in USBDRD()_UAHC_GDBGFIFOSPACE.,USB,USB_USBDRD1_UAHC_GDBGLSPMUX_HELP
T,Reserved-Reserved,1,8,Hex,2,USB_USBDRD1_UAHC_GDBGLSPMUX_HELP,
T,LATRACEPORTMUXSELECT-logic_analyzer_trace port multiplexer select. Only bits<21:16> are used. For details on,9,8,Hex,2,USB_USBDRD1_UAHC_GDBGLSPMUX_HELP,
O,ENDBC-Enable debugging of the debug capability LSP. Use HOSTSELECT to select the DbC LSP debug,Enable,Disable,17,1,USB_USBDRD1_UAHC_GDBGLSPMUX_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,USB_USBDRD1_UAHC_GDBGLSPMUX_HELP,
T,HOSTSELECT-Host select. Selects the LSP debug information presented in USBDRD()_UAHC_GDBGLSP.,19,14,Hex,4,USB_USBDRD1_UAHC_GDBGLSPMUX_HELP,

(USBDRD0_UAHC_GDBGLTSSM),5,In multiport host configuration the port number is defined by,USB,USB_USBDRD0_UAHC_GDBGLTSSM_HELP
T,Reserved-Reserved,1,5,Hex,2,USB_USBDRD0_UAHC_GDBGLTSSM_HELP,
O,LTDBTIMEOUT-LTDB timeout.,Enable,Disable,6,1,USB_USBDRD0_UAHC_GDBGLTSSM_HELP,
T,LTDBLINKSTATE-LTDB link state.,7,4,Hex,1,USB_USBDRD0_UAHC_GDBGLTSSM_HELP,
T,LTDBSUBSTATE-LTDB substate.,11,4,Hex,1,USB_USBDRD0_UAHC_GDBGLTSSM_HELP,
T,DEBUGPIPESTATUS-Debug PIPE status.,15,18,Hex,5,USB_USBDRD0_UAHC_GDBGLTSSM_HELP,

(USBDRD1_UAHC_GDBGLTSSM),5,In multiport host configuration the port number is defined by,USB,USB_USBDRD1_UAHC_GDBGLTSSM_HELP
T,Reserved-Reserved,1,5,Hex,2,USB_USBDRD1_UAHC_GDBGLTSSM_HELP,
O,LTDBTIMEOUT-LTDB timeout.,Enable,Disable,6,1,USB_USBDRD1_UAHC_GDBGLTSSM_HELP,
T,LTDBLINKSTATE-LTDB link state.,7,4,Hex,1,USB_USBDRD1_UAHC_GDBGLTSSM_HELP,
T,LTDBSUBSTATE-LTDB substate.,11,4,Hex,1,USB_USBDRD1_UAHC_GDBGLTSSM_HELP,
T,DEBUGPIPESTATUS-Debug PIPE status.,15,18,Hex,5,USB_USBDRD1_UAHC_GDBGLTSSM_HELP,

(USBDRD0_UAHC_GDMAHLRATIO),4,This register specifies the relative priority of the SuperSpeed FIFOs with respect to the,USB,USB_USBDRD0_UAHC_GDMAHLRATIO_HELP
T,Reserved-Reserved,1,19,Hex,5,USB_USBDRD0_UAHC_GDMAHLRATIO_HELP,
T,RX_RATIO-Speed ratio for RX arbitration.,20,5,Hex,2,USB_USBDRD0_UAHC_GDMAHLRATIO_HELP,
T,Reserved-Reserved,25,3,Hex,1,USB_USBDRD0_UAHC_GDMAHLRATIO_HELP,
T,TX_RATIO-Speed ratio for TX arbitration.,28,5,Hex,2,USB_USBDRD0_UAHC_GDMAHLRATIO_HELP,

(USBDRD1_UAHC_GDMAHLRATIO),4,This register specifies the relative priority of the SuperSpeed FIFOs with respect to the,USB,USB_USBDRD1_UAHC_GDMAHLRATIO_HELP
T,Reserved-Reserved,1,19,Hex,5,USB_USBDRD1_UAHC_GDMAHLRATIO_HELP,
T,RX_RATIO-Speed ratio for RX arbitration.,20,5,Hex,2,USB_USBDRD1_UAHC_GDMAHLRATIO_HELP,
T,Reserved-Reserved,25,3,Hex,1,USB_USBDRD1_UAHC_GDMAHLRATIO_HELP,
T,TX_RATIO-Speed ratio for TX arbitration.,28,5,Hex,2,USB_USBDRD1_UAHC_GDMAHLRATIO_HELP,

(USBDRD0_UAHC_GEVNTADR000),1,This register holds the event buffer DMA address pointer. Software must initialize this,USB,USB_USBDRD0_UAHC_GEVNTADR000_HELP
T,EVNTADR-Holds the start address of the external memory,1,64,Hex,16,USB_USBDRD0_UAHC_GEVNTADR000_HELP,

(USBDRD1_UAHC_GEVNTADR000),1,This register holds the event buffer DMA address pointer. Software must initialize this,USB,USB_USBDRD1_UAHC_GEVNTADR000_HELP
T,EVNTADR-Holds the start address of the external memory,1,64,Hex,16,USB_USBDRD1_UAHC_GEVNTADR000_HELP,

(USBDRD0_UAHC_GEVNTCOUNT000),2,This register holds the number of valid bytes in the event buffer. During initialization,USB,USB_USBDRD0_UAHC_GEVNTCOUNT000_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD0_UAHC_GEVNTCOUNT000_HELP,
T,EVNTCOUNT-When read returns the number of valid events in the event buffer (in bytes).,17,16,Hex,4,USB_USBDRD0_UAHC_GEVNTCOUNT000_HELP,

(USBDRD1_UAHC_GEVNTCOUNT000),2,This register holds the number of valid bytes in the event buffer. During initialization,USB,USB_USBDRD1_UAHC_GEVNTCOUNT000_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD1_UAHC_GEVNTCOUNT000_HELP,
T,EVNTCOUNT-When read returns the number of valid events in the event buffer (in bytes).,17,16,Hex,4,USB_USBDRD1_UAHC_GEVNTCOUNT000_HELP,

(USBDRD0_UAHC_GEVNTSIZ000),3,This register holds the event buffer size and the event interrupt mask bit. During power-on,USB,USB_USBDRD0_UAHC_GEVNTSIZ000_HELP
O,EVNTINTMASK-When set to 1 this prevents the interrupt from being generated.,Enable,Disable,1,1,USB_USBDRD0_UAHC_GEVNTSIZ000_HELP,
T,Reserved-Reserved,2,15,Hex,4,USB_USBDRD0_UAHC_GEVNTSIZ000_HELP,
T,EVNTSIZ-Holds the size of the event buffer in bytes; must be a multiple of,17,16,Hex,4,USB_USBDRD0_UAHC_GEVNTSIZ000_HELP,

(USBDRD1_UAHC_GEVNTSIZ000),3,This register holds the event buffer size and the event interrupt mask bit. During power-on,USB,USB_USBDRD1_UAHC_GEVNTSIZ000_HELP
O,EVNTINTMASK-When set to 1 this prevents the interrupt from being generated.,Enable,Disable,1,1,USB_USBDRD1_UAHC_GEVNTSIZ000_HELP,
T,Reserved-Reserved,2,15,Hex,4,USB_USBDRD1_UAHC_GEVNTSIZ000_HELP,
T,EVNTSIZ-Holds the size of the event buffer in bytes; must be a multiple of,17,16,Hex,4,USB_USBDRD1_UAHC_GEVNTSIZ000_HELP,

(USBDRD0_UAHC_GFLADJ),8,This register provides options for the software to control the core behavior with respect to,USB,USB_USBDRD0_UAHC_GFLADJ_HELP
O,GFLADJ_REFCLK_240MHZDECR_PLS1-This field indicates that the decrement value that the controller applies for each REF_CLK,Enable,Disable,1,1,USB_USBDRD0_UAHC_GFLADJ_HELP,
T,GFLADJ_REFCLK_240MHZ_DECR-This field indicates the decrement value that the controller applies for each REF_CLK in,2,7,Hex,2,USB_USBDRD0_UAHC_GFLADJ_HELP,
O,GFLADJ_REFCLK_LPM_SEL-This bit enables the functionality of running SOF/ITP counters on the REF_CLK.,Enable,Disable,9,1,USB_USBDRD0_UAHC_GFLADJ_HELP,
O,Reserved-Reserved,Enable,Disable,10,1,USB_USBDRD0_UAHC_GFLADJ_HELP,
T,GFLADJ_REFCLK_FLADJ-This field indicates the frame length adjustment to be applied when SOF/ITP counter is,11,14,Hex,4,USB_USBDRD0_UAHC_GFLADJ_HELP,
O,GFLADJ_30MHZ_REG_SEL-This field selects whether to use the input signal fladj_30mhz_reg or the [GFLADJ_30MHZ],Enable,Disable,25,1,USB_USBDRD0_UAHC_GFLADJ_HELP,
O,Reserved-Reserved,Enable,Disable,26,1,USB_USBDRD0_UAHC_GFLADJ_HELP,
T,GFLADJ_30MHZ-This field indicates the value that is used for frame length adjustment instead of,27,6,Hex,2,USB_USBDRD0_UAHC_GFLADJ_HELP,

(USBDRD1_UAHC_GFLADJ),8,This register provides options for the software to control the core behavior with respect to,USB,USB_USBDRD1_UAHC_GFLADJ_HELP
O,GFLADJ_REFCLK_240MHZDECR_PLS1-This field indicates that the decrement value that the controller applies for each REF_CLK,Enable,Disable,1,1,USB_USBDRD1_UAHC_GFLADJ_HELP,
T,GFLADJ_REFCLK_240MHZ_DECR-This field indicates the decrement value that the controller applies for each REF_CLK in,2,7,Hex,2,USB_USBDRD1_UAHC_GFLADJ_HELP,
O,GFLADJ_REFCLK_LPM_SEL-This bit enables the functionality of running SOF/ITP counters on the REF_CLK.,Enable,Disable,9,1,USB_USBDRD1_UAHC_GFLADJ_HELP,
O,Reserved-Reserved,Enable,Disable,10,1,USB_USBDRD1_UAHC_GFLADJ_HELP,
T,GFLADJ_REFCLK_FLADJ-This field indicates the frame length adjustment to be applied when SOF/ITP counter is,11,14,Hex,4,USB_USBDRD1_UAHC_GFLADJ_HELP,
O,GFLADJ_30MHZ_REG_SEL-This field selects whether to use the input signal fladj_30mhz_reg or the [GFLADJ_30MHZ],Enable,Disable,25,1,USB_USBDRD1_UAHC_GFLADJ_HELP,
O,Reserved-Reserved,Enable,Disable,26,1,USB_USBDRD1_UAHC_GFLADJ_HELP,
T,GFLADJ_30MHZ-This field indicates the value that is used for frame length adjustment instead of,27,6,Hex,2,USB_USBDRD1_UAHC_GFLADJ_HELP,

(USBDRD0_UAHC_GGPIO),2,The application can use this register for general purpose input and output ports or for,USB,USB_USBDRD0_UAHC_GGPIO_HELP
T,GPO-General purpose output. These outputs are not connected to anything. Can be used as scratch.,1,16,Hex,4,USB_USBDRD0_UAHC_GGPIO_HELP,
T,GPI-General purpose input. These inputs are tied 0x0.,17,16,Hex,4,USB_USBDRD0_UAHC_GGPIO_HELP,

(USBDRD1_UAHC_GGPIO),2,The application can use this register for general purpose input and output ports or for,USB,USB_USBDRD1_UAHC_GGPIO_HELP
T,GPO-General purpose output. These outputs are not connected to anything. Can be used as scratch.,1,16,Hex,4,USB_USBDRD1_UAHC_GGPIO_HELP,
T,GPI-General purpose input. These inputs are tied 0x0.,17,16,Hex,4,USB_USBDRD1_UAHC_GGPIO_HELP,

(USBDRD0_UAHC_GHWPARAMS0),6,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD0_UAHC_GHWPARAMS0_HELP
T,AWIDTH-USB core bus=address width.,1,8,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS0_HELP,
T,SDWIDTH-USB core bus slave=data width.,9,8,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS0_HELP,
T,MDWIDTH-USB core bus master=data width.,17,8,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS0_HELP,
T,SBUS_TYPE-USB core bus slave type: AXI.,25,2,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS0_HELP,
T,MBUS_TYPE-USB core bus master type: AXI.,27,3,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS0_HELP,
T,MODE-Operation mode: 0x2: Dual=role device.,30,3,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS0_HELP,

(USBDRD1_UAHC_GHWPARAMS0),6,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD1_UAHC_GHWPARAMS0_HELP
T,AWIDTH-USB core bus=address width.,1,8,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS0_HELP,
T,SDWIDTH-USB core bus slave=data width.,9,8,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS0_HELP,
T,MDWIDTH-USB core bus master=data width.,17,8,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS0_HELP,
T,SBUS_TYPE-USB core bus slave type: AXI.,25,2,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS0_HELP,
T,MBUS_TYPE-USB core bus master type: AXI.,27,3,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS0_HELP,
T,MODE-Operation mode: 0x2: Dual=role device.,30,3,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS0_HELP,

(USBDRD0_UAHC_GHWPARAMS1),15,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD0_UAHC_GHWPARAMS1_HELP
O,EN_DBC-Enable debug capability.,Enable,Disable,1,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
O,RM_OPT_FEATURES-Remove optional features.,Enable,Disable,2,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
O,SYNC_RST-Synchronous reset coding.,Enable,Disable,3,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
O,RAM_BUS_CLKS_SYNC-RAM_CLK and BUS_CLK are synchronous.,Enable,Disable,4,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
O,MAC_RAM_CLKS_SYNC-MAC3_CLK and RAM_CLK are synchronous.,Enable,Disable,5,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
O,MAC_PHY_CLKS_SYNC-MAC3_CLK and PHY_CLK are synchronous.,Enable,Disable,6,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
T,EN_PWROPT-Power optimization mode:,7,2,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
O,SPRAM_TYP-SRAM type: one=port RAMs.,Enable,Disable,9,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
T,NUM_RAMS-Number of RAMs.,10,2,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
T,DEVICE_NUM_INT-Number of event buffers (and interrupts) in device=mode.,12,6,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
T,ASPACEWIDTH-Native interface address=space port width.,18,3,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
T,REQINFOWIDTH-Native interface request/response=info port width.,21,3,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
T,DATAINFOWIDTH-Native interface data=info port width.,24,3,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
T,BURSTWIDTH_M1-Width minus one of AXI length field.,27,3,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,
T,IDWIDTH_M1-Width minus one of AXI ID field.,30,3,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS1_HELP,

(USBDRD1_UAHC_GHWPARAMS1),15,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD1_UAHC_GHWPARAMS1_HELP
O,EN_DBC-Enable debug capability.,Enable,Disable,1,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
O,RM_OPT_FEATURES-Remove optional features.,Enable,Disable,2,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
O,SYNC_RST-Synchronous reset coding.,Enable,Disable,3,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
O,RAM_BUS_CLKS_SYNC-RAM_CLK and BUS_CLK are synchronous.,Enable,Disable,4,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
O,MAC_RAM_CLKS_SYNC-MAC3_CLK and RAM_CLK are synchronous.,Enable,Disable,5,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
O,MAC_PHY_CLKS_SYNC-MAC3_CLK and PHY_CLK are synchronous.,Enable,Disable,6,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
T,EN_PWROPT-Power optimization mode:,7,2,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
O,SPRAM_TYP-SRAM type: one=port RAMs.,Enable,Disable,9,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
T,NUM_RAMS-Number of RAMs.,10,2,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
T,DEVICE_NUM_INT-Number of event buffers (and interrupts) in device=mode.,12,6,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
T,ASPACEWIDTH-Native interface address=space port width.,18,3,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
T,REQINFOWIDTH-Native interface request/response=info port width.,21,3,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
T,DATAINFOWIDTH-Native interface data=info port width.,24,3,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
T,BURSTWIDTH_M1-Width minus one of AXI length field.,27,3,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,
T,IDWIDTH_M1-Width minus one of AXI ID field.,30,3,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS1_HELP,

(USBDRD0_UAHC_GHWPARAMS2),1,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD0_UAHC_GHWPARAMS2_HELP
T,USERID-User ID.,1,32,Hex,8,USB_USBDRD0_UAHC_GHWPARAMS2_HELP,

(USBDRD1_UAHC_GHWPARAMS2),1,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD1_UAHC_GHWPARAMS2_HELP
T,USERID-User ID.,1,32,Hex,8,USB_USBDRD1_UAHC_GHWPARAMS2_HELP,

(USBDRD0_UAHC_GHWPARAMS3),11,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD0_UAHC_GHWPARAMS3_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBDRD0_UAHC_GHWPARAMS3_HELP,
T,CACHE_TOTAL_XFER_RESOURCES-Maximum number of transfer resources in the core.,2,8,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS3_HELP,
T,NUM_IN_EPS-Maximum number of device=mode IN endpoints active.,10,5,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS3_HELP,
T,NUM_EPS-Number of device=mode single=directional endpoints.,15,6,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS3_HELP,
O,ULPI_CARKIT-ULPI carkit is not supported.,Enable,Disable,21,1,USB_USBDRD0_UAHC_GHWPARAMS3_HELP,
O,VENDOR_CTL_INTERFACE-UTMI+ PHY vendor control interface enabled.,Enable,Disable,22,1,USB_USBDRD0_UAHC_GHWPARAMS3_HELP,
T,Reserved-Reserved,23,2,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS3_HELP,
T,HSPHY_DWIDTH-Data width of the UTMI+ PHY interface: 0x2 = 8=or=16 bits.,25,2,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS3_HELP,
T,FSPHY_INTERFACE-USB 1.1 full=speed serial transceiver interface.,27,2,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS3_HELP,
T,HSPHY_INTERFACE-High=speed PHY interface: 0x1 = UTMI+.,29,2,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS3_HELP,
T,SSPHY_INTERFACE-SuperSpeed PHY interface: 0x1 = PIPE3.,31,2,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS3_HELP,

(USBDRD1_UAHC_GHWPARAMS3),11,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD1_UAHC_GHWPARAMS3_HELP
O,Reserved-Reserved,Enable,Disable,1,1,USB_USBDRD1_UAHC_GHWPARAMS3_HELP,
T,CACHE_TOTAL_XFER_RESOURCES-Maximum number of transfer resources in the core.,2,8,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS3_HELP,
T,NUM_IN_EPS-Maximum number of device=mode IN endpoints active.,10,5,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS3_HELP,
T,NUM_EPS-Number of device=mode single=directional endpoints.,15,6,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS3_HELP,
O,ULPI_CARKIT-ULPI carkit is not supported.,Enable,Disable,21,1,USB_USBDRD1_UAHC_GHWPARAMS3_HELP,
O,VENDOR_CTL_INTERFACE-UTMI+ PHY vendor control interface enabled.,Enable,Disable,22,1,USB_USBDRD1_UAHC_GHWPARAMS3_HELP,
T,Reserved-Reserved,23,2,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS3_HELP,
T,HSPHY_DWIDTH-Data width of the UTMI+ PHY interface: 0x2 = 8=or=16 bits.,25,2,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS3_HELP,
T,FSPHY_INTERFACE-USB 1.1 full=speed serial transceiver interface.,27,2,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS3_HELP,
T,HSPHY_INTERFACE-High=speed PHY interface: 0x1 = UTMI+.,29,2,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS3_HELP,
T,SSPHY_INTERFACE-SuperSpeed PHY interface: 0x1 = PIPE3.,31,2,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS3_HELP,

(USBDRD0_UAHC_GHWPARAMS4),9,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD0_UAHC_GHWPARAMS4_HELP
T,BMU_LSP_DEPTH-Depth of the BMU=LSP status buffer.,1,4,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS4_HELP,
T,BMU_PTL_DEPTH_M1-Depth of the BMU=PTL source/sink buffers minus 1.,5,4,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS4_HELP,
O,EN_ISOC_SUPT-Isochronous support enabled.,Enable,Disable,9,1,USB_USBDRD0_UAHC_GHWPARAMS4_HELP,
O,Reserved-Reserved,Enable,Disable,10,1,USB_USBDRD0_UAHC_GHWPARAMS4_HELP,
O,EXT_BUFF_CONTROL-Enables device external buffer control sideband controls.,Enable,Disable,11,1,USB_USBDRD0_UAHC_GHWPARAMS4_HELP,
T,NUM_SS_USB_INSTANCES-Number of SuperSpeed bus instances.,12,4,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS4_HELP,
T,HIBER_SCRATCHBUFS-Number of hibernation scratchpad buffers.,16,4,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS4_HELP,
T,Reserved-Reserved,20,7,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS4_HELP,
T,CACHE_TRBS_PER_TRANSFER-Number of TRBs per transfer that can be cached.,27,6,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS4_HELP,

(USBDRD1_UAHC_GHWPARAMS4),9,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD1_UAHC_GHWPARAMS4_HELP
T,BMU_LSP_DEPTH-Depth of the BMU=LSP status buffer.,1,4,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS4_HELP,
T,BMU_PTL_DEPTH_M1-Depth of the BMU=PTL source/sink buffers minus 1.,5,4,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS4_HELP,
O,EN_ISOC_SUPT-Isochronous support enabled.,Enable,Disable,9,1,USB_USBDRD1_UAHC_GHWPARAMS4_HELP,
O,Reserved-Reserved,Enable,Disable,10,1,USB_USBDRD1_UAHC_GHWPARAMS4_HELP,
O,EXT_BUFF_CONTROL-Enables device external buffer control sideband controls.,Enable,Disable,11,1,USB_USBDRD1_UAHC_GHWPARAMS4_HELP,
T,NUM_SS_USB_INSTANCES-Number of SuperSpeed bus instances.,12,4,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS4_HELP,
T,HIBER_SCRATCHBUFS-Number of hibernation scratchpad buffers.,16,4,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS4_HELP,
T,Reserved-Reserved,20,7,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS4_HELP,
T,CACHE_TRBS_PER_TRANSFER-Number of TRBs per transfer that can be cached.,27,6,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS4_HELP,

(USBDRD0_UAHC_GHWPARAMS5),6,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD0_UAHC_GHWPARAMS5_HELP
T,Reserved-Reserved,1,4,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS5_HELP,
T,DFQ_FIFO_DEPTH-Size of the BMU descriptor fetch=request queue.,5,6,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS5_HELP,
T,DWQ_FIFO_DEPTH-Size of the BMU descriptor write queue.,11,6,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS5_HELP,
T,TXQ_FIFO_DEPTH-Size of the BMU TX request queue.,17,6,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS5_HELP,
T,RXQ_FIFO_DEPTH-Size of the BMU RX request queue.,23,6,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS5_HELP,
T,BMU_BUSGM_DEPTH-Depth of the BMU=BUSGM source/sink buffers.,29,4,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS5_HELP,

(USBDRD1_UAHC_GHWPARAMS5),6,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD1_UAHC_GHWPARAMS5_HELP
T,Reserved-Reserved,1,4,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS5_HELP,
T,DFQ_FIFO_DEPTH-Size of the BMU descriptor fetch=request queue.,5,6,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS5_HELP,
T,DWQ_FIFO_DEPTH-Size of the BMU descriptor write queue.,11,6,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS5_HELP,
T,TXQ_FIFO_DEPTH-Size of the BMU TX request queue.,17,6,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS5_HELP,
T,RXQ_FIFO_DEPTH-Size of the BMU RX request queue.,23,6,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS5_HELP,
T,BMU_BUSGM_DEPTH-Depth of the BMU=BUSGM source/sink buffers.,29,4,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS5_HELP,

(USBDRD0_UAHC_GHWPARAMS6),11,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD0_UAHC_GHWPARAMS6_HELP
T,RAM0_DEPTH-RAM0 depth.,1,16,Hex,4,USB_USBDRD0_UAHC_GHWPARAMS6_HELP,
O,EN_BUS_FILTERS-VBus filters support.,Enable,Disable,17,1,USB_USBDRD0_UAHC_GHWPARAMS6_HELP,
O,EN_BC-Enable battery charging support.,Enable,Disable,18,1,USB_USBDRD0_UAHC_GHWPARAMS6_HELP,
O,EN_OTG_SS-Enable OTG SuperSpeed support.,Enable,Disable,19,1,USB_USBDRD0_UAHC_GHWPARAMS6_HELP,
O,EN_ADP-Enable ADP support.,Enable,Disable,20,1,USB_USBDRD0_UAHC_GHWPARAMS6_HELP,
O,HNP_SUPPORT-HNP support.,Enable,Disable,21,1,USB_USBDRD0_UAHC_GHWPARAMS6_HELP,
O,SRP_SUPPORT-SRP support.,Enable,Disable,22,1,USB_USBDRD0_UAHC_GHWPARAMS6_HELP,
T,Reserved-Reserved,23,2,Hex,1,USB_USBDRD0_UAHC_GHWPARAMS6_HELP,
O,EN_FPGA-Enable FPGA implementation.,Enable,Disable,25,1,USB_USBDRD0_UAHC_GHWPARAMS6_HELP,
O,EN_DBG_PORTS-Enable debug ports for FGPA.,Enable,Disable,26,1,USB_USBDRD0_UAHC_GHWPARAMS6_HELP,
T,PSQ_FIFO_DEPTH-Size of the BMU protocol status queue.,27,6,Hex,2,USB_USBDRD0_UAHC_GHWPARAMS6_HELP,

(USBDRD1_UAHC_GHWPARAMS6),11,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD1_UAHC_GHWPARAMS6_HELP
T,RAM0_DEPTH-RAM0 depth.,1,16,Hex,4,USB_USBDRD1_UAHC_GHWPARAMS6_HELP,
O,EN_BUS_FILTERS-VBus filters support.,Enable,Disable,17,1,USB_USBDRD1_UAHC_GHWPARAMS6_HELP,
O,EN_BC-Enable battery charging support.,Enable,Disable,18,1,USB_USBDRD1_UAHC_GHWPARAMS6_HELP,
O,EN_OTG_SS-Enable OTG SuperSpeed support.,Enable,Disable,19,1,USB_USBDRD1_UAHC_GHWPARAMS6_HELP,
O,EN_ADP-Enable ADP support.,Enable,Disable,20,1,USB_USBDRD1_UAHC_GHWPARAMS6_HELP,
O,HNP_SUPPORT-HNP support.,Enable,Disable,21,1,USB_USBDRD1_UAHC_GHWPARAMS6_HELP,
O,SRP_SUPPORT-SRP support.,Enable,Disable,22,1,USB_USBDRD1_UAHC_GHWPARAMS6_HELP,
T,Reserved-Reserved,23,2,Hex,1,USB_USBDRD1_UAHC_GHWPARAMS6_HELP,
O,EN_FPGA-Enable FPGA implementation.,Enable,Disable,25,1,USB_USBDRD1_UAHC_GHWPARAMS6_HELP,
O,EN_DBG_PORTS-Enable debug ports for FGPA.,Enable,Disable,26,1,USB_USBDRD1_UAHC_GHWPARAMS6_HELP,
T,PSQ_FIFO_DEPTH-Size of the BMU protocol status queue.,27,6,Hex,2,USB_USBDRD1_UAHC_GHWPARAMS6_HELP,

(USBDRD0_UAHC_GHWPARAMS7),2,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD0_UAHC_GHWPARAMS7_HELP
T,RAM2_DEPTH-RAM2 depth.,1,16,Hex,4,USB_USBDRD0_UAHC_GHWPARAMS7_HELP,
T,RAM1_DEPTH-RAM1 depth.,17,16,Hex,4,USB_USBDRD0_UAHC_GHWPARAMS7_HELP,

(USBDRD1_UAHC_GHWPARAMS7),2,This register contains the hardware configuration options selected at compile-time.,USB,USB_USBDRD1_UAHC_GHWPARAMS7_HELP
T,RAM2_DEPTH-RAM2 depth.,1,16,Hex,4,USB_USBDRD1_UAHC_GHWPARAMS7_HELP,
T,RAM1_DEPTH-RAM1 depth.,17,16,Hex,4,USB_USBDRD1_UAHC_GHWPARAMS7_HELP,

(USBDRD0_UAHC_GHWPARAMS8),1,These registers contain the hardware configuration options selected at compile-time.,USB,USB_USBDRD0_UAHC_GHWPARAMS8_HELP
T,DCACHE_DEPTH_INFO-Dcache depth.,1,32,Hex,8,USB_USBDRD0_UAHC_GHWPARAMS8_HELP,

(USBDRD1_UAHC_GHWPARAMS8),1,These registers contain the hardware configuration options selected at compile-time.,USB,USB_USBDRD1_UAHC_GHWPARAMS8_HELP
T,DCACHE_DEPTH_INFO-Dcache depth.,1,32,Hex,8,USB_USBDRD1_UAHC_GHWPARAMS8_HELP,

(USBDRD0_UAHC_GPMSTS),5,This debug register gives information on which event caused the hibernation exit. These,USB,USB_USBDRD0_UAHC_GPMSTS_HELP
T,PORTSEL-This field selects the port number. Always 0x0.,1,4,Hex,1,USB_USBDRD0_UAHC_GPMSTS_HELP,
T,Reserved-Reserved,5,11,Hex,3,USB_USBDRD0_UAHC_GPMSTS_HELP,
T,U3WAKEUP-This field gives the USB 3.0 port wakeup conditions.,16,5,Hex,2,USB_USBDRD0_UAHC_GPMSTS_HELP,
T,Reserved-Reserved,21,2,Hex,1,USB_USBDRD0_UAHC_GPMSTS_HELP,
T,U2WAKEUP-This field indicates the USB 2.0 port wakeup conditions.,23,10,Hex,3,USB_USBDRD0_UAHC_GPMSTS_HELP,

(USBDRD1_UAHC_GPMSTS),5,This debug register gives information on which event caused the hibernation exit. These,USB,USB_USBDRD1_UAHC_GPMSTS_HELP
T,PORTSEL-This field selects the port number. Always 0x0.,1,4,Hex,1,USB_USBDRD1_UAHC_GPMSTS_HELP,
T,Reserved-Reserved,5,11,Hex,3,USB_USBDRD1_UAHC_GPMSTS_HELP,
T,U3WAKEUP-This field gives the USB 3.0 port wakeup conditions.,16,5,Hex,2,USB_USBDRD1_UAHC_GPMSTS_HELP,
T,Reserved-Reserved,21,2,Hex,1,USB_USBDRD1_UAHC_GPMSTS_HELP,
T,U2WAKEUP-This field indicates the USB 2.0 port wakeup conditions.,23,10,Hex,3,USB_USBDRD1_UAHC_GPMSTS_HELP,

(USBDRD0_UAHC_GPRTBIMAP),2,This register specifies the SuperSpeed USB instance number to which each USB 3.0 port is,USB,USB_USBDRD0_UAHC_GPRTBIMAP_HELP
T,Reserved-Reserved,1,60,Hex,15,USB_USBDRD0_UAHC_GPRTBIMAP_HELP,
T,BINUM1-SuperSpeed USB instance number for port 1.,61,4,Hex,1,USB_USBDRD0_UAHC_GPRTBIMAP_HELP,

(USBDRD1_UAHC_GPRTBIMAP),2,This register specifies the SuperSpeed USB instance number to which each USB 3.0 port is,USB,USB_USBDRD1_UAHC_GPRTBIMAP_HELP
T,Reserved-Reserved,1,60,Hex,15,USB_USBDRD1_UAHC_GPRTBIMAP_HELP,
T,BINUM1-SuperSpeed USB instance number for port 1.,61,4,Hex,1,USB_USBDRD1_UAHC_GPRTBIMAP_HELP,

(USBDRD0_UAHC_GPRTBIMAP_FS),2,This register specifies the full-speed/low-speed USB instance number to which each USB 1.1,USB,USB_USBDRD0_UAHC_GPRTBIMAP_FS_HELP
T,Reserved-Reserved,1,60,Hex,15,USB_USBDRD0_UAHC_GPRTBIMAP_FS_HELP,
T,BINUM1-Full=speed USB instance number for port 1.,61,4,Hex,1,USB_USBDRD0_UAHC_GPRTBIMAP_FS_HELP,

(USBDRD1_UAHC_GPRTBIMAP_FS),2,This register specifies the full-speed/low-speed USB instance number to which each USB 1.1,USB,USB_USBDRD1_UAHC_GPRTBIMAP_FS_HELP
T,Reserved-Reserved,1,60,Hex,15,USB_USBDRD1_UAHC_GPRTBIMAP_FS_HELP,
T,BINUM1-Full=speed USB instance number for port 1.,61,4,Hex,1,USB_USBDRD1_UAHC_GPRTBIMAP_FS_HELP,

(USBDRD0_UAHC_GPRTBIMAP_HS),2,This register specifies the high-speed USB instance number to which each USB 2.0 port is,USB,USB_USBDRD0_UAHC_GPRTBIMAP_HS_HELP
T,Reserved-Reserved,1,60,Hex,15,USB_USBDRD0_UAHC_GPRTBIMAP_HS_HELP,
T,BINUM1-High=speed USB instance number for port 1.,61,4,Hex,1,USB_USBDRD0_UAHC_GPRTBIMAP_HS_HELP,

(USBDRD1_UAHC_GPRTBIMAP_HS),2,This register specifies the high-speed USB instance number to which each USB 2.0 port is,USB,USB_USBDRD1_UAHC_GPRTBIMAP_HS_HELP
T,Reserved-Reserved,1,60,Hex,15,USB_USBDRD1_UAHC_GPRTBIMAP_HS_HELP,
T,BINUM1-High=speed USB instance number for port 1.,61,4,Hex,1,USB_USBDRD1_UAHC_GPRTBIMAP_HS_HELP,

(USBDRD0_UAHC_GRLSID),1,This is a read-only register that contains the release number of the core.,USB,USB_USBDRD0_UAHC_GRLSID_HELP
T,RELEASEID-Software can use this register to configure release=specific features in the driver.,1,32,Hex,8,USB_USBDRD0_UAHC_GRLSID_HELP,

(USBDRD1_UAHC_GRLSID),1,This is a read-only register that contains the release number of the core.,USB,USB_USBDRD1_UAHC_GRLSID_HELP
T,RELEASEID-Software can use this register to configure release=specific features in the driver.,1,32,Hex,8,USB_USBDRD1_UAHC_GRLSID_HELP,

(USBDRD0_UAHC_GRXFIFOPRIHST),2,This register specifies the relative DMA priority level among the host RXFIFOs (one per USB,USB,USB_USBDRD0_UAHC_GRXFIFOPRIHST_HELP
T,Reserved-Reserved,1,29,Hex,8,USB_USBDRD0_UAHC_GRXFIFOPRIHST_HELP,
T,RX_PRIORITY-Each register bit[n] controls the priority (1 = high 0 = low) of RXFIFO[n] within a speed group.,30,3,Hex,1,USB_USBDRD0_UAHC_GRXFIFOPRIHST_HELP,

(USBDRD1_UAHC_GRXFIFOPRIHST),2,This register specifies the relative DMA priority level among the host RXFIFOs (one per USB,USB,USB_USBDRD1_UAHC_GRXFIFOPRIHST_HELP
T,Reserved-Reserved,1,29,Hex,8,USB_USBDRD1_UAHC_GRXFIFOPRIHST_HELP,
T,RX_PRIORITY-Each register bit[n] controls the priority (1 = high 0 = low) of RXFIFO[n] within a speed group.,30,3,Hex,1,USB_USBDRD1_UAHC_GRXFIFOPRIHST_HELP,

(USBDRD0_UAHC_GRXFIFOSIZ000),2,The application can program the internal RAM start address/depth of the each RxFIFO as shown,USB,USB_USBDRD0_UAHC_GRXFIFOSIZ000_HELP
T,RXFSTADDR-RxFIFOn RAM start address. This field contains the memory start address for RxFIFOn. The,1,16,Hex,4,USB_USBDRD0_UAHC_GRXFIFOSIZ000_HELP,
T,RXFDEP-RxFIFOn depth. This value is in terms of RX RAM Data width.,17,16,Hex,4,USB_USBDRD0_UAHC_GRXFIFOSIZ000_HELP,

(USBDRD0_UAHC_GRXFIFOSIZ001),2,The application can program the internal RAM start address/depth of the each RxFIFO as shown,USB,USB_USBDRD0_UAHC_GRXFIFOSIZ001_HELP
T,RXFSTADDR-RxFIFOn RAM start address. This field contains the memory start address for RxFIFOn. The,1,16,Hex,4,USB_USBDRD0_UAHC_GRXFIFOSIZ001_HELP,
T,RXFDEP-RxFIFOn depth. This value is in terms of RX RAM Data width.,17,16,Hex,4,USB_USBDRD0_UAHC_GRXFIFOSIZ001_HELP,

(USBDRD0_UAHC_GRXFIFOSIZ002),2,The application can program the internal RAM start address/depth of the each RxFIFO as shown,USB,USB_USBDRD0_UAHC_GRXFIFOSIZ002_HELP
T,RXFSTADDR-RxFIFOn RAM start address. This field contains the memory start address for RxFIFOn. The,1,16,Hex,4,USB_USBDRD0_UAHC_GRXFIFOSIZ002_HELP,
T,RXFDEP-RxFIFOn depth. This value is in terms of RX RAM Data width.,17,16,Hex,4,USB_USBDRD0_UAHC_GRXFIFOSIZ002_HELP,

(USBDRD1_UAHC_GRXFIFOSIZ000),2,The application can program the internal RAM start address/depth of the each RxFIFO as shown,USB,USB_USBDRD1_UAHC_GRXFIFOSIZ000_HELP
T,RXFSTADDR-RxFIFOn RAM start address. This field contains the memory start address for RxFIFOn. The,1,16,Hex,4,USB_USBDRD1_UAHC_GRXFIFOSIZ000_HELP,
T,RXFDEP-RxFIFOn depth. This value is in terms of RX RAM Data width.,17,16,Hex,4,USB_USBDRD1_UAHC_GRXFIFOSIZ000_HELP,

(USBDRD1_UAHC_GRXFIFOSIZ001),2,The application can program the internal RAM start address/depth of the each RxFIFO as shown,USB,USB_USBDRD1_UAHC_GRXFIFOSIZ001_HELP
T,RXFSTADDR-RxFIFOn RAM start address. This field contains the memory start address for RxFIFOn. The,1,16,Hex,4,USB_USBDRD1_UAHC_GRXFIFOSIZ001_HELP,
T,RXFDEP-RxFIFOn depth. This value is in terms of RX RAM Data width.,17,16,Hex,4,USB_USBDRD1_UAHC_GRXFIFOSIZ001_HELP,

(USBDRD1_UAHC_GRXFIFOSIZ002),2,The application can program the internal RAM start address/depth of the each RxFIFO as shown,USB,USB_USBDRD1_UAHC_GRXFIFOSIZ002_HELP
T,RXFSTADDR-RxFIFOn RAM start address. This field contains the memory start address for RxFIFOn. The,1,16,Hex,4,USB_USBDRD1_UAHC_GRXFIFOSIZ002_HELP,
T,RXFDEP-RxFIFOn depth. This value is in terms of RX RAM Data width.,17,16,Hex,4,USB_USBDRD1_UAHC_GRXFIFOSIZ002_HELP,

(USBDRD0_UAHC_GRXTHRCFG),6,In a normal case an RX burst starts as soon as 1-packet space is available. This works well,USB,USB_USBDRD0_UAHC_GRXTHRCFG_HELP
T,Reserved-Reserved,1,2,Hex,1,USB_USBDRD0_UAHC_GRXTHRCFG_HELP,
O,USBRXPKTCNTSEL-USB receive=packet=count enable. Enables/disables the USB reception multipacket,Enable,Disable,3,1,USB_USBDRD0_UAHC_GRXTHRCFG_HELP,
O,Reserved-Reserved,Enable,Disable,4,1,USB_USBDRD0_UAHC_GRXTHRCFG_HELP,
T,USBRXPKTCNT-USB receive=packet count.,5,4,Hex,1,USB_USBDRD0_UAHC_GRXTHRCFG_HELP,
T,USBMAXRXBURSTSIZE-USB maximum receive=burst size. In host=mode specifies the maximum bulk IN burst the core,9,5,Hex,2,USB_USBDRD0_UAHC_GRXTHRCFG_HELP,
T,Reserved-Reserved,14,19,Hex,5,USB_USBDRD0_UAHC_GRXTHRCFG_HELP,

(USBDRD1_UAHC_GRXTHRCFG),6,In a normal case an RX burst starts as soon as 1-packet space is available. This works well,USB,USB_USBDRD1_UAHC_GRXTHRCFG_HELP
T,Reserved-Reserved,1,2,Hex,1,USB_USBDRD1_UAHC_GRXTHRCFG_HELP,
O,USBRXPKTCNTSEL-USB receive=packet=count enable. Enables/disables the USB reception multipacket,Enable,Disable,3,1,USB_USBDRD1_UAHC_GRXTHRCFG_HELP,
O,Reserved-Reserved,Enable,Disable,4,1,USB_USBDRD1_UAHC_GRXTHRCFG_HELP,
T,USBRXPKTCNT-USB receive=packet count.,5,4,Hex,1,USB_USBDRD1_UAHC_GRXTHRCFG_HELP,
T,USBMAXRXBURSTSIZE-USB maximum receive=burst size. In host=mode specifies the maximum bulk IN burst the core,9,5,Hex,2,USB_USBDRD1_UAHC_GRXTHRCFG_HELP,
T,Reserved-Reserved,14,19,Hex,5,USB_USBDRD1_UAHC_GRXTHRCFG_HELP,

(USBDRD0_UAHC_GSBUSCFG0),16,This register can be used to configure the core after power-on or a change in mode of,USB,USB_USBDRD0_UAHC_GSBUSCFG0_HELP
T,DATRDREQINFO-AXI=cache for data=read operations. Always set to 0x0.,1,4,Hex,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
T,DESRDREQINFO-AXI=cache for descriptor=read operations. Always set to 0x0.,5,4,Hex,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
T,DATWRREQINFO-AXI=cache for data=write operations. Always set to 0x0.,9,4,Hex,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
T,DESWRREQINFO-AXI=cache for descriptor=write operations. Always set to 0x0.,13,4,Hex,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
T,Reserved-Reserved,17,4,Hex,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
O,DATBIGEND-Data access is big=endian. Keep this set to 0 (little=endian) and use the,Enable,Disable,21,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
O,DESCBIGEND-Descriptor access is big=endian. Keep this set to 0 (little=endian) and use the,Enable,Disable,22,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
T,Reserved-Reserved,23,2,Hex,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
O,INCR256BRSTENA-INCR256 burst=type enable. Always set to 0.,Enable,Disable,25,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
O,INCR128BRSTENA-INCR128 burst=type enable. Always set to 0.,Enable,Disable,26,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
O,INCR64BRSTENA-INCR64 burst=type enable. Always set to 0.,Enable,Disable,27,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
O,INCR32BRSTENA-INCR32 burst=type enable. Always set to 0.,Enable,Disable,28,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
O,INCR16BRSTENA-INCR16 burst=type enable. Allows the AXI master to generate INCR 16=beat bursts.,Enable,Disable,29,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
O,INCR8BRSTENA-INCR8 burst=type enable. Allows the AXI master to generate INCR eight=beat bursts.,Enable,Disable,30,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
O,INCR4BRSTENA-INCR4 burst=type enable. Allows the AXI master to generate INCR four=beat bursts.,Enable,Disable,31,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,
O,INCRBRSTENA-Undefined=length INCR burst=type enable.,Enable,Disable,32,1,USB_USBDRD0_UAHC_GSBUSCFG0_HELP,

(USBDRD1_UAHC_GSBUSCFG0),16,This register can be used to configure the core after power-on or a change in mode of,USB,USB_USBDRD1_UAHC_GSBUSCFG0_HELP
T,DATRDREQINFO-AXI=cache for data=read operations. Always set to 0x0.,1,4,Hex,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
T,DESRDREQINFO-AXI=cache for descriptor=read operations. Always set to 0x0.,5,4,Hex,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
T,DATWRREQINFO-AXI=cache for data=write operations. Always set to 0x0.,9,4,Hex,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
T,DESWRREQINFO-AXI=cache for descriptor=write operations. Always set to 0x0.,13,4,Hex,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
T,Reserved-Reserved,17,4,Hex,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
O,DATBIGEND-Data access is big=endian. Keep this set to 0 (little=endian) and use the,Enable,Disable,21,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
O,DESCBIGEND-Descriptor access is big=endian. Keep this set to 0 (little=endian) and use the,Enable,Disable,22,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
T,Reserved-Reserved,23,2,Hex,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
O,INCR256BRSTENA-INCR256 burst=type enable. Always set to 0.,Enable,Disable,25,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
O,INCR128BRSTENA-INCR128 burst=type enable. Always set to 0.,Enable,Disable,26,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
O,INCR64BRSTENA-INCR64 burst=type enable. Always set to 0.,Enable,Disable,27,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
O,INCR32BRSTENA-INCR32 burst=type enable. Always set to 0.,Enable,Disable,28,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
O,INCR16BRSTENA-INCR16 burst=type enable. Allows the AXI master to generate INCR 16=beat bursts.,Enable,Disable,29,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
O,INCR8BRSTENA-INCR8 burst=type enable. Allows the AXI master to generate INCR eight=beat bursts.,Enable,Disable,30,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
O,INCR4BRSTENA-INCR4 burst=type enable. Allows the AXI master to generate INCR four=beat bursts.,Enable,Disable,31,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,
O,INCRBRSTENA-Undefined=length INCR burst=type enable.,Enable,Disable,32,1,USB_USBDRD1_UAHC_GSBUSCFG0_HELP,

(USBDRD0_UAHC_GSBUSCFG1),4,This register can be used to configure the core after power-on or a change in mode of,USB,USB_USBDRD0_UAHC_GSBUSCFG1_HELP
T,Reserved-Reserved,1,19,Hex,5,USB_USBDRD0_UAHC_GSBUSCFG1_HELP,
O,EN1KPAGE-1K page=boundary enable.,Enable,Disable,20,1,USB_USBDRD0_UAHC_GSBUSCFG1_HELP,
T,PIPETRANSLIMIT-AXI pipelined transfers burst=request limit. Controls the number of outstanding pipelined,21,4,Hex,1,USB_USBDRD0_UAHC_GSBUSCFG1_HELP,
T,Reserved-Reserved,25,8,Hex,2,USB_USBDRD0_UAHC_GSBUSCFG1_HELP,

(USBDRD1_UAHC_GSBUSCFG1),4,This register can be used to configure the core after power-on or a change in mode of,USB,USB_USBDRD1_UAHC_GSBUSCFG1_HELP
T,Reserved-Reserved,1,19,Hex,5,USB_USBDRD1_UAHC_GSBUSCFG1_HELP,
O,EN1KPAGE-1K page=boundary enable.,Enable,Disable,20,1,USB_USBDRD1_UAHC_GSBUSCFG1_HELP,
T,PIPETRANSLIMIT-AXI pipelined transfers burst=request limit. Controls the number of outstanding pipelined,21,4,Hex,1,USB_USBDRD1_UAHC_GSBUSCFG1_HELP,
T,Reserved-Reserved,25,8,Hex,2,USB_USBDRD1_UAHC_GSBUSCFG1_HELP,

(USBDRD0_UAHC_GSTS),8,This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].,USB,USB_USBDRD0_UAHC_GSTS_HELP
T,CBELT-Current BELT value. In host mode indicates the minimum value of all received device BELT,1,12,Hex,3,USB_USBDRD0_UAHC_GSTS_HELP,
T,Reserved-Reserved,13,12,Hex,3,USB_USBDRD0_UAHC_GSTS_HELP,
O,HOST_IP-Host interrupt pending. Indicates that there is a pending interrupt pertaining to xHC in,Enable,Disable,25,1,USB_USBDRD0_UAHC_GSTS_HELP,
O,DEVICE_IP-Device interrupt pending. Indicates that there is a pending interrupt pertaining to,Enable,Disable,26,1,USB_USBDRD0_UAHC_GSTS_HELP,
O,CSRTIMEOUT-CSR timeout. When set to 1 indicates that software performed a write or read operation to,Enable,Disable,27,1,USB_USBDRD0_UAHC_GSTS_HELP,
O,BUSERRADDRVLD-Bus=error address valid. Indicates that USBDRD()_UAHC_GBUSERRADDR is valid and reports the,Enable,Disable,28,1,USB_USBDRD0_UAHC_GSTS_HELP,
T,Reserved-Reserved,29,2,Hex,1,USB_USBDRD0_UAHC_GSTS_HELP,
T,CURMOD-Current mode of operation. 0x0 for device 0x1 for host.,31,2,Hex,1,USB_USBDRD0_UAHC_GSTS_HELP,

(USBDRD1_UAHC_GSTS),8,This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].,USB,USB_USBDRD1_UAHC_GSTS_HELP
T,CBELT-Current BELT value. In host mode indicates the minimum value of all received device BELT,1,12,Hex,3,USB_USBDRD1_UAHC_GSTS_HELP,
T,Reserved-Reserved,13,12,Hex,3,USB_USBDRD1_UAHC_GSTS_HELP,
O,HOST_IP-Host interrupt pending. Indicates that there is a pending interrupt pertaining to xHC in,Enable,Disable,25,1,USB_USBDRD1_UAHC_GSTS_HELP,
O,DEVICE_IP-Device interrupt pending. Indicates that there is a pending interrupt pertaining to,Enable,Disable,26,1,USB_USBDRD1_UAHC_GSTS_HELP,
O,CSRTIMEOUT-CSR timeout. When set to 1 indicates that software performed a write or read operation to,Enable,Disable,27,1,USB_USBDRD1_UAHC_GSTS_HELP,
O,BUSERRADDRVLD-Bus=error address valid. Indicates that USBDRD()_UAHC_GBUSERRADDR is valid and reports the,Enable,Disable,28,1,USB_USBDRD1_UAHC_GSTS_HELP,
T,Reserved-Reserved,29,2,Hex,1,USB_USBDRD1_UAHC_GSTS_HELP,
T,CURMOD-Current mode of operation. 0x0 for device 0x1 for host.,31,2,Hex,1,USB_USBDRD1_UAHC_GSTS_HELP,

(USBDRD0_UAHC_GTXFIFOPRIDEV),2,This register specifies the relative DMA priority level among the Device TXFIFOs (one per IN,USB,USB_USBDRD0_UAHC_GTXFIFOPRIDEV_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBDRD0_UAHC_GTXFIFOPRIDEV_HELP,
T,TX_PRIORITY-Each register bit[n] controls the priority (1: high 0: low) of TXFIFO[n] within a speed,29,4,Hex,1,USB_USBDRD0_UAHC_GTXFIFOPRIDEV_HELP,

(USBDRD1_UAHC_GTXFIFOPRIDEV),2,This register specifies the relative DMA priority level among the Device TXFIFOs (one per IN,USB,USB_USBDRD1_UAHC_GTXFIFOPRIDEV_HELP
T,Reserved-Reserved,1,28,Hex,7,USB_USBDRD1_UAHC_GTXFIFOPRIDEV_HELP,
T,TX_PRIORITY-Each register bit[n] controls the priority (1: high 0: low) of TXFIFO[n] within a speed,29,4,Hex,1,USB_USBDRD1_UAHC_GTXFIFOPRIDEV_HELP,

(USBDRD0_UAHC_GTXFIFOPRIHST),2,This register specifies the relative DMA priority level among the Host TXFIFOs (one per USB,USB,USB_USBDRD0_UAHC_GTXFIFOPRIHST_HELP
T,Reserved-Reserved,1,29,Hex,8,USB_USBDRD0_UAHC_GTXFIFOPRIHST_HELP,
T,TX_PRIORITY-Each register bit n controls the priority (1: high 0: low) of TX FIFO<n> within a speed,30,3,Hex,1,USB_USBDRD0_UAHC_GTXFIFOPRIHST_HELP,

(USBDRD1_UAHC_GTXFIFOPRIHST),2,This register specifies the relative DMA priority level among the Host TXFIFOs (one per USB,USB,USB_USBDRD1_UAHC_GTXFIFOPRIHST_HELP
T,Reserved-Reserved,1,29,Hex,8,USB_USBDRD1_UAHC_GTXFIFOPRIHST_HELP,
T,TX_PRIORITY-Each register bit n controls the priority (1: high 0: low) of TX FIFO<n> within a speed,30,3,Hex,1,USB_USBDRD1_UAHC_GTXFIFOPRIHST_HELP,

(USBDRD0_UAHC_GTXFIFOSIZ000),2,This register holds the internal RAM start address/depth of each TxFIFO implemented. Unless,USB,USB_USBDRD0_UAHC_GTXFIFOSIZ000_HELP
T,TXFSTADDR-Transmit FIFOn RAM start address. Contains the memory start address for TxFIFOn. The reset,1,16,Hex,4,USB_USBDRD0_UAHC_GTXFIFOSIZ000_HELP,
T,TXFDEP-TxFIFOn depth. This value is in terms of TX RAM data width.,17,16,Hex,4,USB_USBDRD0_UAHC_GTXFIFOSIZ000_HELP,

(USBDRD0_UAHC_GTXFIFOSIZ001),2,This register holds the internal RAM start address/depth of each TxFIFO implemented. Unless,USB,USB_USBDRD0_UAHC_GTXFIFOSIZ001_HELP
T,TXFSTADDR-Transmit FIFOn RAM start address. Contains the memory start address for TxFIFOn. The reset,1,16,Hex,4,USB_USBDRD0_UAHC_GTXFIFOSIZ001_HELP,
T,TXFDEP-TxFIFOn depth. This value is in terms of TX RAM data width.,17,16,Hex,4,USB_USBDRD0_UAHC_GTXFIFOSIZ001_HELP,

(USBDRD0_UAHC_GTXFIFOSIZ002),2,This register holds the internal RAM start address/depth of each TxFIFO implemented. Unless,USB,USB_USBDRD0_UAHC_GTXFIFOSIZ002_HELP
T,TXFSTADDR-Transmit FIFOn RAM start address. Contains the memory start address for TxFIFOn. The reset,1,16,Hex,4,USB_USBDRD0_UAHC_GTXFIFOSIZ002_HELP,
T,TXFDEP-TxFIFOn depth. This value is in terms of TX RAM data width.,17,16,Hex,4,USB_USBDRD0_UAHC_GTXFIFOSIZ002_HELP,

(USBDRD0_UAHC_GTXFIFOSIZ003),2,This register holds the internal RAM start address/depth of each TxFIFO implemented. Unless,USB,USB_USBDRD0_UAHC_GTXFIFOSIZ003_HELP
T,TXFSTADDR-Transmit FIFOn RAM start address. Contains the memory start address for TxFIFOn. The reset,1,16,Hex,4,USB_USBDRD0_UAHC_GTXFIFOSIZ003_HELP,
T,TXFDEP-TxFIFOn depth. This value is in terms of TX RAM data width.,17,16,Hex,4,USB_USBDRD0_UAHC_GTXFIFOSIZ003_HELP,

(USBDRD1_UAHC_GTXFIFOSIZ000),2,This register holds the internal RAM start address/depth of each TxFIFO implemented. Unless,USB,USB_USBDRD1_UAHC_GTXFIFOSIZ000_HELP
T,TXFSTADDR-Transmit FIFOn RAM start address. Contains the memory start address for TxFIFOn. The reset,1,16,Hex,4,USB_USBDRD1_UAHC_GTXFIFOSIZ000_HELP,
T,TXFDEP-TxFIFOn depth. This value is in terms of TX RAM data width.,17,16,Hex,4,USB_USBDRD1_UAHC_GTXFIFOSIZ000_HELP,

(USBDRD1_UAHC_GTXFIFOSIZ001),2,This register holds the internal RAM start address/depth of each TxFIFO implemented. Unless,USB,USB_USBDRD1_UAHC_GTXFIFOSIZ001_HELP
T,TXFSTADDR-Transmit FIFOn RAM start address. Contains the memory start address for TxFIFOn. The reset,1,16,Hex,4,USB_USBDRD1_UAHC_GTXFIFOSIZ001_HELP,
T,TXFDEP-TxFIFOn depth. This value is in terms of TX RAM data width.,17,16,Hex,4,USB_USBDRD1_UAHC_GTXFIFOSIZ001_HELP,

(USBDRD1_UAHC_GTXFIFOSIZ002),2,This register holds the internal RAM start address/depth of each TxFIFO implemented. Unless,USB,USB_USBDRD1_UAHC_GTXFIFOSIZ002_HELP
T,TXFSTADDR-Transmit FIFOn RAM start address. Contains the memory start address for TxFIFOn. The reset,1,16,Hex,4,USB_USBDRD1_UAHC_GTXFIFOSIZ002_HELP,
T,TXFDEP-TxFIFOn depth. This value is in terms of TX RAM data width.,17,16,Hex,4,USB_USBDRD1_UAHC_GTXFIFOSIZ002_HELP,

(USBDRD1_UAHC_GTXFIFOSIZ003),2,This register holds the internal RAM start address/depth of each TxFIFO implemented. Unless,USB,USB_USBDRD1_UAHC_GTXFIFOSIZ003_HELP
T,TXFSTADDR-Transmit FIFOn RAM start address. Contains the memory start address for TxFIFOn. The reset,1,16,Hex,4,USB_USBDRD1_UAHC_GTXFIFOSIZ003_HELP,
T,TXFDEP-TxFIFOn depth. This value is in terms of TX RAM data width.,17,16,Hex,4,USB_USBDRD1_UAHC_GTXFIFOSIZ003_HELP,

(USBDRD0_UAHC_GTXTHRCFG),6,In a normal case a TX burst starts as soon as one packet is prefetched. This works well as,USB,USB_USBDRD0_UAHC_GTXTHRCFG_HELP
T,Reserved-Reserved,1,2,Hex,1,USB_USBDRD0_UAHC_GTXTHRCFG_HELP,
O,USBTXPKTCNTSEL-USB transmit packet=count enable. Enables/disables the USB transmission multipacket,Enable,Disable,3,1,USB_USBDRD0_UAHC_GTXTHRCFG_HELP,
O,Reserved-Reserved,Enable,Disable,4,1,USB_USBDRD0_UAHC_GTXTHRCFG_HELP,
T,USBTXPKTCNT-USB transmit=packet count. Specifies the number of packets that must be in the TXFIFO,5,4,Hex,1,USB_USBDRD0_UAHC_GTXTHRCFG_HELP,
T,USBMAXTXBURSTSIZE-USB maximum TX burst size. When [USBTXPKTCNTSEL] = 1 this field specifies the,9,8,Hex,2,USB_USBDRD0_UAHC_GTXTHRCFG_HELP,
T,Reserved-Reserved,17,16,Hex,4,USB_USBDRD0_UAHC_GTXTHRCFG_HELP,

(USBDRD1_UAHC_GTXTHRCFG),6,In a normal case a TX burst starts as soon as one packet is prefetched. This works well as,USB,USB_USBDRD1_UAHC_GTXTHRCFG_HELP
T,Reserved-Reserved,1,2,Hex,1,USB_USBDRD1_UAHC_GTXTHRCFG_HELP,
O,USBTXPKTCNTSEL-USB transmit packet=count enable. Enables/disables the USB transmission multipacket,Enable,Disable,3,1,USB_USBDRD1_UAHC_GTXTHRCFG_HELP,
O,Reserved-Reserved,Enable,Disable,4,1,USB_USBDRD1_UAHC_GTXTHRCFG_HELP,
T,USBTXPKTCNT-USB transmit=packet count. Specifies the number of packets that must be in the TXFIFO,5,4,Hex,1,USB_USBDRD1_UAHC_GTXTHRCFG_HELP,
T,USBMAXTXBURSTSIZE-USB maximum TX burst size. When [USBTXPKTCNTSEL] = 1 this field specifies the,9,8,Hex,2,USB_USBDRD1_UAHC_GTXTHRCFG_HELP,
T,Reserved-Reserved,17,16,Hex,4,USB_USBDRD1_UAHC_GTXTHRCFG_HELP,

(USBDRD0_UAHC_GUCTL),12,This register provides a few options for the software to control the core behavior in the host,USB,USB_USBDRD0_UAHC_GUCTL_HELP
T,REFCLKPER-Reference=clock period. Indicates (in terms of ns) the period of REF_CLK. The default,1,10,Hex,3,USB_USBDRD0_UAHC_GUCTL_HELP,
O,NOEXTRDL-No extra delay between SOF and the first packet.,Enable,Disable,11,1,USB_USBDRD0_UAHC_GUCTL_HELP,
T,PSQEXTRRESSP-PSQ extra reserved space. This is a debug feature and is not intended for normal usage.,12,3,Hex,1,USB_USBDRD0_UAHC_GUCTL_HELP,
O,SPRSCTRLTRANSEN-Sparse control transaction enable. Some devices are slow in responding to control,Enable,Disable,15,1,USB_USBDRD0_UAHC_GUCTL_HELP,
O,RESBWHSEPS-Reserving 85% bandwidth for high=speed periodic EPs. By default host controller reserves,Enable,Disable,16,1,USB_USBDRD0_UAHC_GUCTL_HELP,
O,CMDEVADDR-Compliance mode for device address. When set to 1 slot ID can have different value than,Enable,Disable,17,1,USB_USBDRD0_UAHC_GUCTL_HELP,
O,USBHSTINAUTORETRYEN-Host IN auto=retry enable. When set this field enables the auto=retry feature. For IN,Enable,Disable,18,1,USB_USBDRD0_UAHC_GUCTL_HELP,
O,ENOVERLAPCHK-Enable check for LFPS overlap during remote Ux Exit. If this bit is set to:,Enable,Disable,19,1,USB_USBDRD0_UAHC_GUCTL_HELP,
O,EXTCAPSUPTEN-External extended capability support enable. If disabled a read,Enable,Disable,20,1,USB_USBDRD0_UAHC_GUCTL_HELP,
O,INSRTEXTRFSBODI-Insert extra delay between full=speed bulk OUT transactions. Some full=speed devices are,Enable,Disable,21,1,USB_USBDRD0_UAHC_GUCTL_HELP,
T,DTCT-Device timeout coarse tuning. This field determines how long the host waits for a response,22,2,Hex,1,USB_USBDRD0_UAHC_GUCTL_HELP,
T,DTFT-Device timeout fine tuning. This field determines how long the host waits for a response,24,9,Hex,3,USB_USBDRD0_UAHC_GUCTL_HELP,

(USBDRD1_UAHC_GUCTL),12,This register provides a few options for the software to control the core behavior in the host,USB,USB_USBDRD1_UAHC_GUCTL_HELP
T,REFCLKPER-Reference=clock period. Indicates (in terms of ns) the period of REF_CLK. The default,1,10,Hex,3,USB_USBDRD1_UAHC_GUCTL_HELP,
O,NOEXTRDL-No extra delay between SOF and the first packet.,Enable,Disable,11,1,USB_USBDRD1_UAHC_GUCTL_HELP,
T,PSQEXTRRESSP-PSQ extra reserved space. This is a debug feature and is not intended for normal usage.,12,3,Hex,1,USB_USBDRD1_UAHC_GUCTL_HELP,
O,SPRSCTRLTRANSEN-Sparse control transaction enable. Some devices are slow in responding to control,Enable,Disable,15,1,USB_USBDRD1_UAHC_GUCTL_HELP,
O,RESBWHSEPS-Reserving 85% bandwidth for high=speed periodic EPs. By default host controller reserves,Enable,Disable,16,1,USB_USBDRD1_UAHC_GUCTL_HELP,
O,CMDEVADDR-Compliance mode for device address. When set to 1 slot ID can have different value than,Enable,Disable,17,1,USB_USBDRD1_UAHC_GUCTL_HELP,
O,USBHSTINAUTORETRYEN-Host IN auto=retry enable. When set this field enables the auto=retry feature. For IN,Enable,Disable,18,1,USB_USBDRD1_UAHC_GUCTL_HELP,
O,ENOVERLAPCHK-Enable check for LFPS overlap during remote Ux Exit. If this bit is set to:,Enable,Disable,19,1,USB_USBDRD1_UAHC_GUCTL_HELP,
O,EXTCAPSUPTEN-External extended capability support enable. If disabled a read,Enable,Disable,20,1,USB_USBDRD1_UAHC_GUCTL_HELP,
O,INSRTEXTRFSBODI-Insert extra delay between full=speed bulk OUT transactions. Some full=speed devices are,Enable,Disable,21,1,USB_USBDRD1_UAHC_GUCTL_HELP,
T,DTCT-Device timeout coarse tuning. This field determines how long the host waits for a response,22,2,Hex,1,USB_USBDRD1_UAHC_GUCTL_HELP,
T,DTFT-Device timeout fine tuning. This field determines how long the host waits for a response,24,9,Hex,3,USB_USBDRD1_UAHC_GUCTL_HELP,

(USBDRD0_UAHC_GUCTL1),3,This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].,USB,USB_USBDRD0_UAHC_GUCTL1_HELP
T,Reserved-Reserved,1,30,Hex,8,USB_USBDRD0_UAHC_GUCTL1_HELP,
O,OVRLD_L1_SUSP_COM-Always set to 0.,Enable,Disable,31,1,USB_USBDRD0_UAHC_GUCTL1_HELP,
O,LOA_FILTER_EN-If this bit is set the USB 2.0 port babble is checked at least three consecutive times,Enable,Disable,32,1,USB_USBDRD0_UAHC_GUCTL1_HELP,

(USBDRD1_UAHC_GUCTL1),3,This register can be reset by IOI reset or with USBDRD()_UCTL_CTL[UAHC_RST].,USB,USB_USBDRD1_UAHC_GUCTL1_HELP
T,Reserved-Reserved,1,30,Hex,8,USB_USBDRD1_UAHC_GUCTL1_HELP,
O,OVRLD_L1_SUSP_COM-Always set to 0.,Enable,Disable,31,1,USB_USBDRD1_UAHC_GUCTL1_HELP,
O,LOA_FILTER_EN-If this bit is set the USB 2.0 port babble is checked at least three consecutive times,Enable,Disable,32,1,USB_USBDRD1_UAHC_GUCTL1_HELP,

(USBDRD0_UAHC_GUID),1,This is a read/write register containing the User ID. The power-on value for this register is,USB,USB_USBDRD0_UAHC_GUID_HELP
T,USERID-User ID. Application=programmable ID field.,1,32,Hex,8,USB_USBDRD0_UAHC_GUID_HELP,

(USBDRD1_UAHC_GUID),1,This is a read/write register containing the User ID. The power-on value for this register is,USB,USB_USBDRD1_UAHC_GUID_HELP
T,USERID-User ID. Application=programmable ID field.,1,32,Hex,8,USB_USBDRD1_UAHC_GUID_HELP,

(USBDRD0_UAHC_GUSB2I2CCTL000),1,This register is reserved for future use.,USB,USB_USBDRD0_UAHC_GUSB2I2CCTL000_HELP
T,Reserved-Reserved,1,32,Hex,8,USB_USBDRD0_UAHC_GUSB2I2CCTL000_HELP,

(USBDRD1_UAHC_GUSB2I2CCTL000),1,This register is reserved for future use.,USB,USB_USBDRD1_UAHC_GUSB2I2CCTL000_HELP
T,Reserved-Reserved,1,32,Hex,8,USB_USBDRD1_UAHC_GUSB2I2CCTL000_HELP,

(USBDRD0_UAHC_GUSB2PHYCFG000),18,This register is used to configure the core after power-on. It contains USB 2.0 and USB 2.0,USB,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP
O,PHYSOFTRST-PHY soft reset. Causes the usb2phy_reset signal to be asserted to reset a UTMI PHY.,Enable,Disable,1,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,U2_FREECLK_EXISTS-Specifies whether your USB 2.0 PHY provides a free=running PHY clock which is active when,Enable,Disable,2,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,ULPI_LPM_WITH_OPMODE_CHK-Support the LPM over ULPI without NOPID token to the ULPI PHY. Always 0x0.,Enable,Disable,3,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
T,Reserved-Reserved,4,10,Hex,3,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,ULPIEXTVBUSINDICATOR-Reserved (unused in this configuration).,Enable,Disable,14,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,ULPIEXTVBUSDRV-Reserved (unused in this configuration).,Enable,Disable,15,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,ULPICLKSUSM-Reserved (unused in this configuration).,Enable,Disable,16,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,ULPIAUTORES-Reserved (unused in this configuration).,Enable,Disable,17,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
T,USBTRDTIM-USB 2.0 turnaround time. Sets the turnaround time in PHY clock cycles. Specifies the,19,4,Hex,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,XCVRDLY-Transceiver delay.,Enable,Disable,23,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,ENBLSLPM-Enable utmi_sleep_n and utmi_l1_suspend_n. The application uses this field to control,Enable,Disable,24,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,PHYSEL-USB 2.0 high=speed PHY or USB 1.1 full=speed serial transceiver select.,Enable,Disable,25,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,SUSPHY-Suspend USB2.0 high=speed/full=speed/low=speed PHY. When set USB2.0 PHY enters suspend,Enable,Disable,26,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,FSINTF-Full=speed serial=interface select. Always reads as 0x0.,Enable,Disable,27,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,ULPI_UTMI_SEL-ULPI or UTMI+ select. Always reads as 0x0 indicating UTMI+.,Enable,Disable,28,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
O,PHYIF-PHY interface width: 1 = 16=bit 0 = 8=bit.,Enable,Disable,29,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,
T,TOUTCAL-High=speed/full=speed timeout calibration.,30,3,Hex,1,USB_USBDRD0_UAHC_GUSB2PHYCFG000_HELP,

(USBDRD1_UAHC_GUSB2PHYCFG000),18,This register is used to configure the core after power-on. It contains USB 2.0 and USB 2.0,USB,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP
O,PHYSOFTRST-PHY soft reset. Causes the usb2phy_reset signal to be asserted to reset a UTMI PHY.,Enable,Disable,1,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,U2_FREECLK_EXISTS-Specifies whether your USB 2.0 PHY provides a free=running PHY clock which is active when,Enable,Disable,2,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,ULPI_LPM_WITH_OPMODE_CHK-Support the LPM over ULPI without NOPID token to the ULPI PHY. Always 0x0.,Enable,Disable,3,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
T,Reserved-Reserved,4,10,Hex,3,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,ULPIEXTVBUSINDICATOR-Reserved (unused in this configuration).,Enable,Disable,14,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,ULPIEXTVBUSDRV-Reserved (unused in this configuration).,Enable,Disable,15,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,ULPICLKSUSM-Reserved (unused in this configuration).,Enable,Disable,16,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,ULPIAUTORES-Reserved (unused in this configuration).,Enable,Disable,17,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,Reserved-Reserved,Enable,Disable,18,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
T,USBTRDTIM-USB 2.0 turnaround time. Sets the turnaround time in PHY clock cycles. Specifies the,19,4,Hex,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,XCVRDLY-Transceiver delay.,Enable,Disable,23,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,ENBLSLPM-Enable utmi_sleep_n and utmi_l1_suspend_n. The application uses this field to control,Enable,Disable,24,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,PHYSEL-USB 2.0 high=speed PHY or USB 1.1 full=speed serial transceiver select.,Enable,Disable,25,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,SUSPHY-Suspend USB2.0 high=speed/full=speed/low=speed PHY. When set USB2.0 PHY enters suspend,Enable,Disable,26,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,FSINTF-Full=speed serial=interface select. Always reads as 0x0.,Enable,Disable,27,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,ULPI_UTMI_SEL-ULPI or UTMI+ select. Always reads as 0x0 indicating UTMI+.,Enable,Disable,28,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
O,PHYIF-PHY interface width: 1 = 16=bit 0 = 8=bit.,Enable,Disable,29,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,
T,TOUTCAL-High=speed/full=speed timeout calibration.,30,3,Hex,1,USB_USBDRD1_UAHC_GUSB2PHYCFG000_HELP,

(USBDRD0_UAHC_GUSB3PIPECTL000),26,This register is used to configure the core after power-on. It contains USB 3.0 and USB 3.0,USB,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP
O,PHYSOFTRST-USB3 PHY soft reset (PHYSoftRst). When set to 1 initiates a PHY soft reset. After setting,Enable,Disable,1,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,HSTPRTCMPL-Host port compliance. Setting this bit to 1 enables placing the SuperSpeed port link into,Enable,Disable,2,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,U2SSINACTP3OK-P3 OK for U2/SS.Inactive:,Enable,Disable,3,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,DISRXDETP3-Disables receiver detection in P3. If PHY is in P3 and the core needs to perform receiver,Enable,Disable,4,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,UX_EXIT_IN_PX-UX exit in Px:,Enable,Disable,5,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,PING_ENCHANCE_EN-Ping enhancement enable. When set to 1 the downstream=port U1=ping=receive timeout,Enable,Disable,6,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,U1U2EXITFAIL_TO_RECOV-U1U2exit fail to recovery. When set to 1 and U1/U2 LFPS handshake fails the LTSSM,Enable,Disable,7,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,REQUEST_P1P2P3-Always request P1/P2/P3 for U1/U2/U3.,Enable,Disable,8,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,STARTRXDETU3RXDET-Start receiver detection in U3/Rx.Detect.,Enable,Disable,9,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,DISRXDETU3RXDET-Disable receiver detection in U3/Rx.Detect. When set to 1 the core does not do receiver,Enable,Disable,10,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
T,DELAYPX-Delay P1P2P3. Delay P0 to P1/P2/P3 request when entering U1/U2/U3 until (DELAYPX * 8),11,3,Hex,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,DELAYPXTRANSENTERUX-Delay PHY power change from P0 to P1/P2/P3 when link state changing from U0 to U1/U2/U3,Enable,Disable,14,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,SUSPEND_EN-Suspend USB3.0 SuperSpeed PHY (Suspend_en). When set to 1 and if suspend conditions are,Enable,Disable,15,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
T,DATWIDTH-PIPE data width.,16,2,Hex,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,ABORTRXDETINU2-Abort RX Detect in U2. When set to 1 and the link state is U2 the core aborts receiver,Enable,Disable,18,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,SKIPRXDET-Skip RX detect. When set to 1 the core skips RX detection if pipe3_RxElecIdle is low.,Enable,Disable,19,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,LFPSP0ALGN-LFPS P0 align. When set to 1:,Enable,Disable,20,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,P3P2TRANOK-P3 P2 transitions OK.,Enable,Disable,21,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,P3EXSIGP2-P3 exit signal in P2. When set to 1 the core always changes the PHY power state to P2,Enable,Disable,22,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,LFPSFILT-LFPS filter. When set to 1 filter LFPS reception with pipe3_RxValid in PHY power state,Enable,Disable,23,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,RXDET2POLLLFPSCTRL-RX_DETECT to Polling.,Enable,Disable,24,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,TXSWING-TX swing. Refer to the PIPE3 specification.,Enable,Disable,26,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
T,TXMARGIN-TX margin. Refer to the PIPE3 specification table 5=3.,27,3,Hex,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
T,TXDEEMPHASIS-TX deemphasis. The value driven to the PHY is controlled by the LTSSM during USB3,30,2,Hex,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,
O,ELASTICBUFFERMODE-Elastic buffer mode. Refer to the PIPE3 specification table 5=3.,Enable,Disable,32,1,USB_USBDRD0_UAHC_GUSB3PIPECTL000_HELP,

(USBDRD1_UAHC_GUSB3PIPECTL000),26,This register is used to configure the core after power-on. It contains USB 3.0 and USB 3.0,USB,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP
O,PHYSOFTRST-USB3 PHY soft reset (PHYSoftRst). When set to 1 initiates a PHY soft reset. After setting,Enable,Disable,1,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,HSTPRTCMPL-Host port compliance. Setting this bit to 1 enables placing the SuperSpeed port link into,Enable,Disable,2,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,U2SSINACTP3OK-P3 OK for U2/SS.Inactive:,Enable,Disable,3,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,DISRXDETP3-Disables receiver detection in P3. If PHY is in P3 and the core needs to perform receiver,Enable,Disable,4,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,UX_EXIT_IN_PX-UX exit in Px:,Enable,Disable,5,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,PING_ENCHANCE_EN-Ping enhancement enable. When set to 1 the downstream=port U1=ping=receive timeout,Enable,Disable,6,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,U1U2EXITFAIL_TO_RECOV-U1U2exit fail to recovery. When set to 1 and U1/U2 LFPS handshake fails the LTSSM,Enable,Disable,7,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,REQUEST_P1P2P3-Always request P1/P2/P3 for U1/U2/U3.,Enable,Disable,8,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,STARTRXDETU3RXDET-Start receiver detection in U3/Rx.Detect.,Enable,Disable,9,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,DISRXDETU3RXDET-Disable receiver detection in U3/Rx.Detect. When set to 1 the core does not do receiver,Enable,Disable,10,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
T,DELAYPX-Delay P1P2P3. Delay P0 to P1/P2/P3 request when entering U1/U2/U3 until (DELAYPX * 8),11,3,Hex,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,DELAYPXTRANSENTERUX-Delay PHY power change from P0 to P1/P2/P3 when link state changing from U0 to U1/U2/U3,Enable,Disable,14,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,SUSPEND_EN-Suspend USB3.0 SuperSpeed PHY (Suspend_en). When set to 1 and if suspend conditions are,Enable,Disable,15,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
T,DATWIDTH-PIPE data width.,16,2,Hex,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,ABORTRXDETINU2-Abort RX Detect in U2. When set to 1 and the link state is U2 the core aborts receiver,Enable,Disable,18,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,SKIPRXDET-Skip RX detect. When set to 1 the core skips RX detection if pipe3_RxElecIdle is low.,Enable,Disable,19,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,LFPSP0ALGN-LFPS P0 align. When set to 1:,Enable,Disable,20,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,P3P2TRANOK-P3 P2 transitions OK.,Enable,Disable,21,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,P3EXSIGP2-P3 exit signal in P2. When set to 1 the core always changes the PHY power state to P2,Enable,Disable,22,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,LFPSFILT-LFPS filter. When set to 1 filter LFPS reception with pipe3_RxValid in PHY power state,Enable,Disable,23,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,RXDET2POLLLFPSCTRL-RX_DETECT to Polling.,Enable,Disable,24,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,Reserved-Reserved,Enable,Disable,25,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,TXSWING-TX swing. Refer to the PIPE3 specification.,Enable,Disable,26,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
T,TXMARGIN-TX margin. Refer to the PIPE3 specification table 5=3.,27,3,Hex,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
T,TXDEEMPHASIS-TX deemphasis. The value driven to the PHY is controlled by the LTSSM during USB3,30,2,Hex,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,
O,ELASTICBUFFERMODE-Elastic buffer mode. Refer to the PIPE3 specification table 5=3.,Enable,Disable,32,1,USB_USBDRD1_UAHC_GUSB3PIPECTL000_HELP,

(USBDRD0_UAHC_HCCPARAMS),12,For information on this register refer to the xHCI Specification v1.0 section 5.3.6.,USB,USB_USBDRD0_UAHC_HCCPARAMS_HELP
T,XECP-xHCI extended capabilities pointer.,1,16,Hex,4,USB_USBDRD0_UAHC_HCCPARAMS_HELP,
T,MAXPSASIZE-Maximum primary=stream=array size.,17,4,Hex,1,USB_USBDRD0_UAHC_HCCPARAMS_HELP,
T,Reserved-Reserved,21,3,Hex,1,USB_USBDRD0_UAHC_HCCPARAMS_HELP,
O,PAE-Parse all event data.,Enable,Disable,24,1,USB_USBDRD0_UAHC_HCCPARAMS_HELP,
O,NSS-No secondary SID support.,Enable,Disable,25,1,USB_USBDRD0_UAHC_HCCPARAMS_HELP,
O,LTC-Latency tolerance messaging capability.,Enable,Disable,26,1,USB_USBDRD0_UAHC_HCCPARAMS_HELP,
O,LHRC-Light HC reset capability.,Enable,Disable,27,1,USB_USBDRD0_UAHC_HCCPARAMS_HELP,
O,PIND-Port indicators.,Enable,Disable,28,1,USB_USBDRD0_UAHC_HCCPARAMS_HELP,
O,PPC-Port power control. Value is based on USBDRD()_UCTL_HOST_CFG[PPC_EN].,Enable,Disable,29,1,USB_USBDRD0_UAHC_HCCPARAMS_HELP,
O,CSZ-Context size.,Enable,Disable,30,1,USB_USBDRD0_UAHC_HCCPARAMS_HELP,
O,BNC-BW negotiation capability.,Enable,Disable,31,1,USB_USBDRD0_UAHC_HCCPARAMS_HELP,
O,AC64-64=bit addressing capability.,Enable,Disable,32,1,USB_USBDRD0_UAHC_HCCPARAMS_HELP,

(USBDRD1_UAHC_HCCPARAMS),12,For information on this register refer to the xHCI Specification v1.0 section 5.3.6.,USB,USB_USBDRD1_UAHC_HCCPARAMS_HELP
T,XECP-xHCI extended capabilities pointer.,1,16,Hex,4,USB_USBDRD1_UAHC_HCCPARAMS_HELP,
T,MAXPSASIZE-Maximum primary=stream=array size.,17,4,Hex,1,USB_USBDRD1_UAHC_HCCPARAMS_HELP,
T,Reserved-Reserved,21,3,Hex,1,USB_USBDRD1_UAHC_HCCPARAMS_HELP,
O,PAE-Parse all event data.,Enable,Disable,24,1,USB_USBDRD1_UAHC_HCCPARAMS_HELP,
O,NSS-No secondary SID support.,Enable,Disable,25,1,USB_USBDRD1_UAHC_HCCPARAMS_HELP,
O,LTC-Latency tolerance messaging capability.,Enable,Disable,26,1,USB_USBDRD1_UAHC_HCCPARAMS_HELP,
O,LHRC-Light HC reset capability.,Enable,Disable,27,1,USB_USBDRD1_UAHC_HCCPARAMS_HELP,
O,PIND-Port indicators.,Enable,Disable,28,1,USB_USBDRD1_UAHC_HCCPARAMS_HELP,
O,PPC-Port power control. Value is based on USBDRD()_UCTL_HOST_CFG[PPC_EN].,Enable,Disable,29,1,USB_USBDRD1_UAHC_HCCPARAMS_HELP,
O,CSZ-Context size.,Enable,Disable,30,1,USB_USBDRD1_UAHC_HCCPARAMS_HELP,
O,BNC-BW negotiation capability.,Enable,Disable,31,1,USB_USBDRD1_UAHC_HCCPARAMS_HELP,
O,AC64-64=bit addressing capability.,Enable,Disable,32,1,USB_USBDRD1_UAHC_HCCPARAMS_HELP,

(USBDRD0_UAHC_HCSPARAMS1),4,For information on this register refer to the xHCI Specification v1.0 section 5.3.3.,USB,USB_USBDRD0_UAHC_HCSPARAMS1_HELP
T,MAXPORTS-Maximum number of ports.,1,8,Hex,2,USB_USBDRD0_UAHC_HCSPARAMS1_HELP,
T,Reserved-Reserved,9,5,Hex,2,USB_USBDRD0_UAHC_HCSPARAMS1_HELP,
T,MAXINTRS-Maximum number of interrupters.,14,11,Hex,3,USB_USBDRD0_UAHC_HCSPARAMS1_HELP,
T,MAXSLOTS-Maximum number of device slots.,25,8,Hex,2,USB_USBDRD0_UAHC_HCSPARAMS1_HELP,

(USBDRD1_UAHC_HCSPARAMS1),4,For information on this register refer to the xHCI Specification v1.0 section 5.3.3.,USB,USB_USBDRD1_UAHC_HCSPARAMS1_HELP
T,MAXPORTS-Maximum number of ports.,1,8,Hex,2,USB_USBDRD1_UAHC_HCSPARAMS1_HELP,
T,Reserved-Reserved,9,5,Hex,2,USB_USBDRD1_UAHC_HCSPARAMS1_HELP,
T,MAXINTRS-Maximum number of interrupters.,14,11,Hex,3,USB_USBDRD1_UAHC_HCSPARAMS1_HELP,
T,MAXSLOTS-Maximum number of device slots.,25,8,Hex,2,USB_USBDRD1_UAHC_HCSPARAMS1_HELP,

(USBDRD0_UAHC_HCSPARAMS2),6,For information on this register refer to the xHCI Specification v1.0 section 5.3.4.,USB,USB_USBDRD0_UAHC_HCSPARAMS2_HELP
T,MAXSCRATCHPADBUFS_L-Maximum number of scratchpad buffers[4:0].,1,5,Hex,2,USB_USBDRD0_UAHC_HCSPARAMS2_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,USB_USBDRD0_UAHC_HCSPARAMS2_HELP,
T,MAXSCRATCHPADBUFS_H-Maximum number of scratchpad buffers[9:5].,7,5,Hex,2,USB_USBDRD0_UAHC_HCSPARAMS2_HELP,
T,Reserved-Reserved,12,13,Hex,4,USB_USBDRD0_UAHC_HCSPARAMS2_HELP,
T,ERST_MAX-Event ring segment table maximum.,25,4,Hex,1,USB_USBDRD0_UAHC_HCSPARAMS2_HELP,
T,IST-Isochronous scheduling threshold.,29,4,Hex,1,USB_USBDRD0_UAHC_HCSPARAMS2_HELP,

(USBDRD1_UAHC_HCSPARAMS2),6,For information on this register refer to the xHCI Specification v1.0 section 5.3.4.,USB,USB_USBDRD1_UAHC_HCSPARAMS2_HELP
T,MAXSCRATCHPADBUFS_L-Maximum number of scratchpad buffers[4:0].,1,5,Hex,2,USB_USBDRD1_UAHC_HCSPARAMS2_HELP,
O,Reserved-Reserved,Enable,Disable,6,1,USB_USBDRD1_UAHC_HCSPARAMS2_HELP,
T,MAXSCRATCHPADBUFS_H-Maximum number of scratchpad buffers[9:5].,7,5,Hex,2,USB_USBDRD1_UAHC_HCSPARAMS2_HELP,
T,Reserved-Reserved,12,13,Hex,4,USB_USBDRD1_UAHC_HCSPARAMS2_HELP,
T,ERST_MAX-Event ring segment table maximum.,25,4,Hex,1,USB_USBDRD1_UAHC_HCSPARAMS2_HELP,
T,IST-Isochronous scheduling threshold.,29,4,Hex,1,USB_USBDRD1_UAHC_HCSPARAMS2_HELP,

(USBDRD0_UAHC_HCSPARAMS3),3,For information on this register refer to the xHCI Specification v1.0 section 5.3.5.,USB,USB_USBDRD0_UAHC_HCSPARAMS3_HELP
T,U2_DEVICE_EXIT_LATENCY-U2 device exit latency.,1,16,Hex,4,USB_USBDRD0_UAHC_HCSPARAMS3_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD0_UAHC_HCSPARAMS3_HELP,
T,U1_DEVICE_EXIT_LATENCY-U1 device exit latency.,25,8,Hex,2,USB_USBDRD0_UAHC_HCSPARAMS3_HELP,

(USBDRD1_UAHC_HCSPARAMS3),3,For information on this register refer to the xHCI Specification v1.0 section 5.3.5.,USB,USB_USBDRD1_UAHC_HCSPARAMS3_HELP
T,U2_DEVICE_EXIT_LATENCY-U2 device exit latency.,1,16,Hex,4,USB_USBDRD1_UAHC_HCSPARAMS3_HELP,
T,Reserved-Reserved,17,8,Hex,2,USB_USBDRD1_UAHC_HCSPARAMS3_HELP,
T,U1_DEVICE_EXIT_LATENCY-U1 device exit latency.,25,8,Hex,2,USB_USBDRD1_UAHC_HCSPARAMS3_HELP,

(USBDRD0_UAHC_IMAN000),3,For information on this register refer to the xHCI Specification v1.0 section 5.5.2.1.,USB,USB_USBDRD0_UAHC_IMAN000_HELP
T,Reserved-Reserved,1,30,Hex,8,USB_USBDRD0_UAHC_IMAN000_HELP,
O,IE-Interrupt enable.,Enable,Disable,31,1,USB_USBDRD0_UAHC_IMAN000_HELP,
O,IP-Interrupt pending.,Enable,Disable,32,1,USB_USBDRD0_UAHC_IMAN000_HELP,

(USBDRD1_UAHC_IMAN000),3,For information on this register refer to the xHCI Specification v1.0 section 5.5.2.1.,USB,USB_USBDRD1_UAHC_IMAN000_HELP
T,Reserved-Reserved,1,30,Hex,8,USB_USBDRD1_UAHC_IMAN000_HELP,
O,IE-Interrupt enable.,Enable,Disable,31,1,USB_USBDRD1_UAHC_IMAN000_HELP,
O,IP-Interrupt pending.,Enable,Disable,32,1,USB_USBDRD1_UAHC_IMAN000_HELP,

(USBDRD0_UAHC_IMOD000),2,For information on this register refer to the xHCI Specification v1.0 section 5.5.2.2.,USB,USB_USBDRD0_UAHC_IMOD000_HELP
T,IMODC-Interrupt moderation counter.,1,16,Hex,4,USB_USBDRD0_UAHC_IMOD000_HELP,
T,IMODI-Interrupt moderation interval.,17,16,Hex,4,USB_USBDRD0_UAHC_IMOD000_HELP,

(USBDRD1_UAHC_IMOD000),2,For information on this register refer to the xHCI Specification v1.0 section 5.5.2.2.,USB,USB_USBDRD1_UAHC_IMOD000_HELP
T,IMODC-Interrupt moderation counter.,1,16,Hex,4,USB_USBDRD1_UAHC_IMOD000_HELP,
T,IMODI-Interrupt moderation interval.,17,16,Hex,4,USB_USBDRD1_UAHC_IMOD000_HELP,

(USBDRD0_UAHC_MFINDEX),2,For information on this register refer to the xHCI Specification v1.0 section 5.5.1.,USB,USB_USBDRD0_UAHC_MFINDEX_HELP
T,Reserved-Reserved,1,18,Hex,5,USB_USBDRD0_UAHC_MFINDEX_HELP,
T,MFINDEX-Microframe index.,19,14,Hex,4,USB_USBDRD0_UAHC_MFINDEX_HELP,

(USBDRD1_UAHC_MFINDEX),2,For information on this register refer to the xHCI Specification v1.0 section 5.5.1.,USB,USB_USBDRD1_UAHC_MFINDEX_HELP
T,Reserved-Reserved,1,18,Hex,5,USB_USBDRD1_UAHC_MFINDEX_HELP,
T,MFINDEX-Microframe index.,19,14,Hex,4,USB_USBDRD1_UAHC_MFINDEX_HELP,

(USBDRD0_UAHC_PAGESIZE),2,For information on this register refer to the xHCI Specification v1.0 section 5.4.3.,USB,USB_USBDRD0_UAHC_PAGESIZE_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD0_UAHC_PAGESIZE_HELP,
T,PAGESIZE-Page size.,17,16,Hex,4,USB_USBDRD0_UAHC_PAGESIZE_HELP,

(USBDRD1_UAHC_PAGESIZE),2,For information on this register refer to the xHCI Specification v1.0 section 5.4.3.,USB,USB_USBDRD1_UAHC_PAGESIZE_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD1_UAHC_PAGESIZE_HELP,
T,PAGESIZE-Page size.,17,16,Hex,4,USB_USBDRD1_UAHC_PAGESIZE_HELP,

(USBDRD0_UAHC_PORTHLPMC_20000),4,For information on this register refer to the xHCI Specification v1.1 section 5.4.11.2.,USB,USB_USBDRD0_UAHC_PORTHLPMC_20000_HELP
T,Reserved-Reserved,1,18,Hex,5,USB_USBDRD0_UAHC_PORTHLPMC_20000_HELP,
T,HIRDD-See section 5.4.11.2 of the XHCI Spec 1.1.,19,4,Hex,1,USB_USBDRD0_UAHC_PORTHLPMC_20000_HELP,
T,L1_TIMEOUT-Timeout value for the L1 inactivity timer (LPM timer). This field is set to 0x0 by the,23,8,Hex,2,USB_USBDRD0_UAHC_PORTHLPMC_20000_HELP,
T,HIRDM-Host=initiated resume=duration mode.,31,2,Hex,1,USB_USBDRD0_UAHC_PORTHLPMC_20000_HELP,

(USBDRD1_UAHC_PORTHLPMC_20000),4,For information on this register refer to the xHCI Specification v1.1 section 5.4.11.2.,USB,USB_USBDRD1_UAHC_PORTHLPMC_20000_HELP
T,Reserved-Reserved,1,18,Hex,5,USB_USBDRD1_UAHC_PORTHLPMC_20000_HELP,
T,HIRDD-See section 5.4.11.2 of the XHCI Spec 1.1.,19,4,Hex,1,USB_USBDRD1_UAHC_PORTHLPMC_20000_HELP,
T,L1_TIMEOUT-Timeout value for the L1 inactivity timer (LPM timer). This field is set to 0x0 by the,23,8,Hex,2,USB_USBDRD1_UAHC_PORTHLPMC_20000_HELP,
T,HIRDM-Host=initiated resume=duration mode.,31,2,Hex,1,USB_USBDRD1_UAHC_PORTHLPMC_20000_HELP,

(USBDRD0_UAHC_PORTHLPMC_SS001),1,The USB3 port hardware LPM control register is reserved and shall be treated as RsvdP by,USB,USB_USBDRD0_UAHC_PORTHLPMC_SS001_HELP
T,Reserved-Reserved,1,32,Hex,8,USB_USBDRD0_UAHC_PORTHLPMC_SS001_HELP,

(USBDRD1_UAHC_PORTHLPMC_SS001),1,The USB3 port hardware LPM control register is reserved and shall be treated as RsvdP by,USB,USB_USBDRD1_UAHC_PORTHLPMC_SS001_HELP
T,Reserved-Reserved,1,32,Hex,8,USB_USBDRD1_UAHC_PORTHLPMC_SS001_HELP,

(USBDRD0_UAHC_PORTLI_20000),1,For information on this register refer to the xHCI Specification v1.0 section 5.4.10.,USB,USB_USBDRD0_UAHC_PORTLI_20000_HELP
T,Reserved-Reserved,1,32,Hex,8,USB_USBDRD0_UAHC_PORTLI_20000_HELP,

(USBDRD1_UAHC_PORTLI_20000),1,For information on this register refer to the xHCI Specification v1.0 section 5.4.10.,USB,USB_USBDRD1_UAHC_PORTLI_20000_HELP
T,Reserved-Reserved,1,32,Hex,8,USB_USBDRD1_UAHC_PORTLI_20000_HELP,

(USBDRD0_UAHC_PORTLI_SS001),2,For information on this register refer to the xHCI Specification v1.0 section 5.4.10.,USB,USB_USBDRD0_UAHC_PORTLI_SS001_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD0_UAHC_PORTLI_SS001_HELP,
T,LINKERRORCOUNT-Link error count.,17,16,Hex,4,USB_USBDRD0_UAHC_PORTLI_SS001_HELP,

(USBDRD1_UAHC_PORTLI_SS001),2,For information on this register refer to the xHCI Specification v1.0 section 5.4.10.,USB,USB_USBDRD1_UAHC_PORTLI_SS001_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD1_UAHC_PORTLI_SS001_HELP,
T,LINKERRORCOUNT-Link error count.,17,16,Hex,4,USB_USBDRD1_UAHC_PORTLI_SS001_HELP,

(USBDRD0_UAHC_PORTPMSC_20000),7,For information on this register refer to the xHCI Specification v1.0 section 5.4.9.,USB,USB_USBDRD0_UAHC_PORTPMSC_20000_HELP
T,PORT_TEST_CONTROL-Port test control.,1,4,Hex,1,USB_USBDRD0_UAHC_PORTPMSC_20000_HELP,
T,Reserved-Reserved,5,11,Hex,3,USB_USBDRD0_UAHC_PORTPMSC_20000_HELP,
O,HLE-Hardware LPM enable.,Enable,Disable,16,1,USB_USBDRD0_UAHC_PORTPMSC_20000_HELP,
T,L1_DEVICE_SLOT-L1 device slot.,17,8,Hex,2,USB_USBDRD0_UAHC_PORTPMSC_20000_HELP,
T,HIRD-Host=initiated resume duration.,25,4,Hex,1,USB_USBDRD0_UAHC_PORTPMSC_20000_HELP,
O,RWE-Remove wake enable.,Enable,Disable,29,1,USB_USBDRD0_UAHC_PORTPMSC_20000_HELP,
T,L1S-L1 status.,30,3,Hex,1,USB_USBDRD0_UAHC_PORTPMSC_20000_HELP,

(USBDRD1_UAHC_PORTPMSC_20000),7,For information on this register refer to the xHCI Specification v1.0 section 5.4.9.,USB,USB_USBDRD1_UAHC_PORTPMSC_20000_HELP
T,PORT_TEST_CONTROL-Port test control.,1,4,Hex,1,USB_USBDRD1_UAHC_PORTPMSC_20000_HELP,
T,Reserved-Reserved,5,11,Hex,3,USB_USBDRD1_UAHC_PORTPMSC_20000_HELP,
O,HLE-Hardware LPM enable.,Enable,Disable,16,1,USB_USBDRD1_UAHC_PORTPMSC_20000_HELP,
T,L1_DEVICE_SLOT-L1 device slot.,17,8,Hex,2,USB_USBDRD1_UAHC_PORTPMSC_20000_HELP,
T,HIRD-Host=initiated resume duration.,25,4,Hex,1,USB_USBDRD1_UAHC_PORTPMSC_20000_HELP,
O,RWE-Remove wake enable.,Enable,Disable,29,1,USB_USBDRD1_UAHC_PORTPMSC_20000_HELP,
T,L1S-L1 status.,30,3,Hex,1,USB_USBDRD1_UAHC_PORTPMSC_20000_HELP,

(USBDRD0_UAHC_PORTPMSC_SS001),4,For information on this register refer to the xHCI Specification v1.0 section 5.4.9.,USB,USB_USBDRD0_UAHC_PORTPMSC_SS001_HELP
T,Reserved-Reserved,1,15,Hex,4,USB_USBDRD0_UAHC_PORTPMSC_SS001_HELP,
O,FLA-Force link PM accept.,Enable,Disable,16,1,USB_USBDRD0_UAHC_PORTPMSC_SS001_HELP,
T,U2_TIMEOUT-U2 timeout.,17,8,Hex,2,USB_USBDRD0_UAHC_PORTPMSC_SS001_HELP,
T,U1_TIMEOUT-U1 timeout.,25,8,Hex,2,USB_USBDRD0_UAHC_PORTPMSC_SS001_HELP,

(USBDRD1_UAHC_PORTPMSC_SS001),4,For information on this register refer to the xHCI Specification v1.0 section 5.4.9.,USB,USB_USBDRD1_UAHC_PORTPMSC_SS001_HELP
T,Reserved-Reserved,1,15,Hex,4,USB_USBDRD1_UAHC_PORTPMSC_SS001_HELP,
O,FLA-Force link PM accept.,Enable,Disable,16,1,USB_USBDRD1_UAHC_PORTPMSC_SS001_HELP,
T,U2_TIMEOUT-U2 timeout.,17,8,Hex,2,USB_USBDRD1_UAHC_PORTPMSC_SS001_HELP,
T,U1_TIMEOUT-U1 timeout.,25,8,Hex,2,USB_USBDRD1_UAHC_PORTPMSC_SS001_HELP,

(USBDRD0_UAHC_PORTSC000),24,For information on this register refer to the xHCI Specification v1.0 section 5.4.8. Port 1,USB,USB_USBDRD0_UAHC_PORTSC000_HELP
O,WPR-Warm port reset.,Enable,Disable,1,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,DR-Device removable.,Enable,Disable,2,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
T,Reserved-Reserved,3,2,Hex,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,WOE-Wake on overcurrent enable.,Enable,Disable,5,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,WDE-Wake on disconnect enable.,Enable,Disable,6,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,WCE-Wake on connect enable.,Enable,Disable,7,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,CAS-Cold attach status.,Enable,Disable,8,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,CEC-Port configuration error change.,Enable,Disable,9,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,PLC-Port link state change.,Enable,Disable,10,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,PRC-Port reset change.,Enable,Disable,11,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,OCC-Overcurrent change.,Enable,Disable,12,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,WRC-Warm port reset change.,Enable,Disable,13,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,PEC-Port enabled/disabled change.,Enable,Disable,14,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,CSC-Connect status change.,Enable,Disable,15,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,LWS-Port link state write strobe.,Enable,Disable,16,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
T,PIC-Port indicator control.,17,2,Hex,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
T,PORTSPEED-Port speed.,19,4,Hex,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,PP-Port power.,Enable,Disable,23,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
T,PLS-Port link state.,24,4,Hex,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,PR-Port reset.,Enable,Disable,28,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,OCA-Overcurrent active.,Enable,Disable,29,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,Reserved-Reserved,Enable,Disable,30,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,PED-Port enabled/disabled.,Enable,Disable,31,1,USB_USBDRD0_UAHC_PORTSC000_HELP,
O,CCS-Current connect status.,Enable,Disable,32,1,USB_USBDRD0_UAHC_PORTSC000_HELP,

(USBDRD0_UAHC_PORTSC001),24,For information on this register refer to the xHCI Specification v1.0 section 5.4.8. Port 1,USB,USB_USBDRD0_UAHC_PORTSC001_HELP
O,WPR-Warm port reset.,Enable,Disable,1,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,DR-Device removable.,Enable,Disable,2,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
T,Reserved-Reserved,3,2,Hex,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,WOE-Wake on overcurrent enable.,Enable,Disable,5,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,WDE-Wake on disconnect enable.,Enable,Disable,6,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,WCE-Wake on connect enable.,Enable,Disable,7,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,CAS-Cold attach status.,Enable,Disable,8,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,CEC-Port configuration error change.,Enable,Disable,9,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,PLC-Port link state change.,Enable,Disable,10,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,PRC-Port reset change.,Enable,Disable,11,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,OCC-Overcurrent change.,Enable,Disable,12,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,WRC-Warm port reset change.,Enable,Disable,13,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,PEC-Port enabled/disabled change.,Enable,Disable,14,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,CSC-Connect status change.,Enable,Disable,15,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,LWS-Port link state write strobe.,Enable,Disable,16,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
T,PIC-Port indicator control.,17,2,Hex,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
T,PORTSPEED-Port speed.,19,4,Hex,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,PP-Port power.,Enable,Disable,23,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
T,PLS-Port link state.,24,4,Hex,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,PR-Port reset.,Enable,Disable,28,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,OCA-Overcurrent active.,Enable,Disable,29,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,Reserved-Reserved,Enable,Disable,30,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,PED-Port enabled/disabled.,Enable,Disable,31,1,USB_USBDRD0_UAHC_PORTSC001_HELP,
O,CCS-Current connect status.,Enable,Disable,32,1,USB_USBDRD0_UAHC_PORTSC001_HELP,

(USBDRD1_UAHC_PORTSC000),24,For information on this register refer to the xHCI Specification v1.0 section 5.4.8. Port 1,USB,USB_USBDRD1_UAHC_PORTSC000_HELP
O,WPR-Warm port reset.,Enable,Disable,1,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,DR-Device removable.,Enable,Disable,2,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
T,Reserved-Reserved,3,2,Hex,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,WOE-Wake on overcurrent enable.,Enable,Disable,5,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,WDE-Wake on disconnect enable.,Enable,Disable,6,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,WCE-Wake on connect enable.,Enable,Disable,7,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,CAS-Cold attach status.,Enable,Disable,8,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,CEC-Port configuration error change.,Enable,Disable,9,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,PLC-Port link state change.,Enable,Disable,10,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,PRC-Port reset change.,Enable,Disable,11,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,OCC-Overcurrent change.,Enable,Disable,12,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,WRC-Warm port reset change.,Enable,Disable,13,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,PEC-Port enabled/disabled change.,Enable,Disable,14,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,CSC-Connect status change.,Enable,Disable,15,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,LWS-Port link state write strobe.,Enable,Disable,16,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
T,PIC-Port indicator control.,17,2,Hex,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
T,PORTSPEED-Port speed.,19,4,Hex,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,PP-Port power.,Enable,Disable,23,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
T,PLS-Port link state.,24,4,Hex,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,PR-Port reset.,Enable,Disable,28,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,OCA-Overcurrent active.,Enable,Disable,29,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,Reserved-Reserved,Enable,Disable,30,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,PED-Port enabled/disabled.,Enable,Disable,31,1,USB_USBDRD1_UAHC_PORTSC000_HELP,
O,CCS-Current connect status.,Enable,Disable,32,1,USB_USBDRD1_UAHC_PORTSC000_HELP,

(USBDRD1_UAHC_PORTSC001),24,For information on this register refer to the xHCI Specification v1.0 section 5.4.8. Port 1,USB,USB_USBDRD1_UAHC_PORTSC001_HELP
O,WPR-Warm port reset.,Enable,Disable,1,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,DR-Device removable.,Enable,Disable,2,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
T,Reserved-Reserved,3,2,Hex,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,WOE-Wake on overcurrent enable.,Enable,Disable,5,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,WDE-Wake on disconnect enable.,Enable,Disable,6,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,WCE-Wake on connect enable.,Enable,Disable,7,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,CAS-Cold attach status.,Enable,Disable,8,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,CEC-Port configuration error change.,Enable,Disable,9,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,PLC-Port link state change.,Enable,Disable,10,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,PRC-Port reset change.,Enable,Disable,11,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,OCC-Overcurrent change.,Enable,Disable,12,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,WRC-Warm port reset change.,Enable,Disable,13,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,PEC-Port enabled/disabled change.,Enable,Disable,14,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,CSC-Connect status change.,Enable,Disable,15,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,LWS-Port link state write strobe.,Enable,Disable,16,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
T,PIC-Port indicator control.,17,2,Hex,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
T,PORTSPEED-Port speed.,19,4,Hex,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,PP-Port power.,Enable,Disable,23,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
T,PLS-Port link state.,24,4,Hex,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,PR-Port reset.,Enable,Disable,28,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,OCA-Overcurrent active.,Enable,Disable,29,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,Reserved-Reserved,Enable,Disable,30,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,PED-Port enabled/disabled.,Enable,Disable,31,1,USB_USBDRD1_UAHC_PORTSC001_HELP,
O,CCS-Current connect status.,Enable,Disable,32,1,USB_USBDRD1_UAHC_PORTSC001_HELP,

(USBDRD0_UAHC_RTSOFF),2,For information on this register refer to the xHCI Specification v1.0 section 5.3.8.,USB,USB_USBDRD0_UAHC_RTSOFF_HELP
T,RTSOFF-Runtime register=space offset.,1,27,Hex,7,USB_USBDRD0_UAHC_RTSOFF_HELP,
T,Reserved-Reserved,28,5,Hex,2,USB_USBDRD0_UAHC_RTSOFF_HELP,

(USBDRD1_UAHC_RTSOFF),2,For information on this register refer to the xHCI Specification v1.0 section 5.3.8.,USB,USB_USBDRD1_UAHC_RTSOFF_HELP
T,RTSOFF-Runtime register=space offset.,1,27,Hex,7,USB_USBDRD1_UAHC_RTSOFF_HELP,
T,Reserved-Reserved,28,5,Hex,2,USB_USBDRD1_UAHC_RTSOFF_HELP,

(USBDRD0_UAHC_SUPTPRT2_DW0),4,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD0_UAHC_SUPTPRT2_DW0_HELP
T,MAJORREV-Major revision.,1,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT2_DW0_HELP,
T,MINORREV-Minor revision.,9,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT2_DW0_HELP,
T,NEXTCAPPTR-Next capability pointer.,17,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT2_DW0_HELP,
T,CAPID-Capability ID = supported protocol.,25,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT2_DW0_HELP,

(USBDRD1_UAHC_SUPTPRT2_DW0),4,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD1_UAHC_SUPTPRT2_DW0_HELP
T,MAJORREV-Major revision.,1,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT2_DW0_HELP,
T,MINORREV-Minor revision.,9,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT2_DW0_HELP,
T,NEXTCAPPTR-Next capability pointer.,17,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT2_DW0_HELP,
T,CAPID-Capability ID = supported protocol.,25,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT2_DW0_HELP,

(USBDRD0_UAHC_SUPTPRT2_DW1),1,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD0_UAHC_SUPTPRT2_DW1_HELP
T,NAME-Name string: 'USB'.,1,32,Hex,8,USB_USBDRD0_UAHC_SUPTPRT2_DW1_HELP,

(USBDRD1_UAHC_SUPTPRT2_DW1),1,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD1_UAHC_SUPTPRT2_DW1_HELP
T,NAME-Name string: 'USB'.,1,32,Hex,8,USB_USBDRD1_UAHC_SUPTPRT2_DW1_HELP,

(USBDRD0_UAHC_SUPTPRT2_DW2),9,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD0_UAHC_SUPTPRT2_DW2_HELP
T,PSIC-Protocol speed ID count.,1,4,Hex,1,USB_USBDRD0_UAHC_SUPTPRT2_DW2_HELP,
T,Reserved-Reserved,5,7,Hex,2,USB_USBDRD0_UAHC_SUPTPRT2_DW2_HELP,
O,BLC-BESL LPM capability.,Enable,Disable,12,1,USB_USBDRD0_UAHC_SUPTPRT2_DW2_HELP,
O,HLC-Hardware LMP capability.,Enable,Disable,13,1,USB_USBDRD0_UAHC_SUPTPRT2_DW2_HELP,
O,IHI-Integrated hub implemented.,Enable,Disable,14,1,USB_USBDRD0_UAHC_SUPTPRT2_DW2_HELP,
O,HSO-High=speed only.,Enable,Disable,15,1,USB_USBDRD0_UAHC_SUPTPRT2_DW2_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBDRD0_UAHC_SUPTPRT2_DW2_HELP,
T,COMPATPRTCNT-Compatible port count.,17,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT2_DW2_HELP,
T,COMPATPRTOFF-Compatible port offset.,25,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT2_DW2_HELP,

(USBDRD1_UAHC_SUPTPRT2_DW2),9,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD1_UAHC_SUPTPRT2_DW2_HELP
T,PSIC-Protocol speed ID count.,1,4,Hex,1,USB_USBDRD1_UAHC_SUPTPRT2_DW2_HELP,
T,Reserved-Reserved,5,7,Hex,2,USB_USBDRD1_UAHC_SUPTPRT2_DW2_HELP,
O,BLC-BESL LPM capability.,Enable,Disable,12,1,USB_USBDRD1_UAHC_SUPTPRT2_DW2_HELP,
O,HLC-Hardware LMP capability.,Enable,Disable,13,1,USB_USBDRD1_UAHC_SUPTPRT2_DW2_HELP,
O,IHI-Integrated hub implemented.,Enable,Disable,14,1,USB_USBDRD1_UAHC_SUPTPRT2_DW2_HELP,
O,HSO-High=speed only.,Enable,Disable,15,1,USB_USBDRD1_UAHC_SUPTPRT2_DW2_HELP,
O,Reserved-Reserved,Enable,Disable,16,1,USB_USBDRD1_UAHC_SUPTPRT2_DW2_HELP,
T,COMPATPRTCNT-Compatible port count.,17,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT2_DW2_HELP,
T,COMPATPRTOFF-Compatible port offset.,25,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT2_DW2_HELP,

(USBDRD0_UAHC_SUPTPRT2_DW3),2,For information on this register refer to the xHCI Specification v1.1 section 7.2.,USB,USB_USBDRD0_UAHC_SUPTPRT2_DW3_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBDRD0_UAHC_SUPTPRT2_DW3_HELP,
T,PROTSLOTTYPE-Protocol slot type.,28,5,Hex,2,USB_USBDRD0_UAHC_SUPTPRT2_DW3_HELP,

(USBDRD1_UAHC_SUPTPRT2_DW3),2,For information on this register refer to the xHCI Specification v1.1 section 7.2.,USB,USB_USBDRD1_UAHC_SUPTPRT2_DW3_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBDRD1_UAHC_SUPTPRT2_DW3_HELP,
T,PROTSLOTTYPE-Protocol slot type.,28,5,Hex,2,USB_USBDRD1_UAHC_SUPTPRT2_DW3_HELP,

(USBDRD0_UAHC_SUPTPRT3_DW0),4,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD0_UAHC_SUPTPRT3_DW0_HELP
T,MAJORREV-Major revision.,1,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT3_DW0_HELP,
T,MINORREV-Minor revision.,9,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT3_DW0_HELP,
T,NEXTCAPPTR-Next capability pointer. Value depends on USBDRD()_UAHC_GUCTL[EXTCAPSUPTEN]. If,17,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT3_DW0_HELP,
T,CAPID-Capability ID = supported protocol.,25,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT3_DW0_HELP,

(USBDRD1_UAHC_SUPTPRT3_DW0),4,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD1_UAHC_SUPTPRT3_DW0_HELP
T,MAJORREV-Major revision.,1,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT3_DW0_HELP,
T,MINORREV-Minor revision.,9,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT3_DW0_HELP,
T,NEXTCAPPTR-Next capability pointer. Value depends on USBDRD()_UAHC_GUCTL[EXTCAPSUPTEN]. If,17,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT3_DW0_HELP,
T,CAPID-Capability ID = supported protocol.,25,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT3_DW0_HELP,

(USBDRD0_UAHC_SUPTPRT3_DW1),1,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD0_UAHC_SUPTPRT3_DW1_HELP
T,NAME-Name string: 'USB'.,1,32,Hex,8,USB_USBDRD0_UAHC_SUPTPRT3_DW1_HELP,

(USBDRD1_UAHC_SUPTPRT3_DW1),1,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD1_UAHC_SUPTPRT3_DW1_HELP
T,NAME-Name string: 'USB'.,1,32,Hex,8,USB_USBDRD1_UAHC_SUPTPRT3_DW1_HELP,

(USBDRD0_UAHC_SUPTPRT3_DW2),4,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD0_UAHC_SUPTPRT3_DW2_HELP
T,PSIC-Protocol speed ID count.,1,4,Hex,1,USB_USBDRD0_UAHC_SUPTPRT3_DW2_HELP,
T,Reserved-Reserved,5,12,Hex,3,USB_USBDRD0_UAHC_SUPTPRT3_DW2_HELP,
T,COMPATPRTCNT-Compatible port count.,17,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT3_DW2_HELP,
T,COMPATPRTOFF-Compatible port offset.,25,8,Hex,2,USB_USBDRD0_UAHC_SUPTPRT3_DW2_HELP,

(USBDRD1_UAHC_SUPTPRT3_DW2),4,For information on this register refer to the xHCI Specification v1.0 section 7.2.,USB,USB_USBDRD1_UAHC_SUPTPRT3_DW2_HELP
T,PSIC-Protocol speed ID count.,1,4,Hex,1,USB_USBDRD1_UAHC_SUPTPRT3_DW2_HELP,
T,Reserved-Reserved,5,12,Hex,3,USB_USBDRD1_UAHC_SUPTPRT3_DW2_HELP,
T,COMPATPRTCNT-Compatible port count.,17,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT3_DW2_HELP,
T,COMPATPRTOFF-Compatible port offset.,25,8,Hex,2,USB_USBDRD1_UAHC_SUPTPRT3_DW2_HELP,

(USBDRD0_UAHC_SUPTPRT3_DW3),2,For information on this register refer to the xHCI Specification v1.1 section 7.2.,USB,USB_USBDRD0_UAHC_SUPTPRT3_DW3_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBDRD0_UAHC_SUPTPRT3_DW3_HELP,
T,PROTSLOTTYPE-Protocol slot type.,28,5,Hex,2,USB_USBDRD0_UAHC_SUPTPRT3_DW3_HELP,

(USBDRD1_UAHC_SUPTPRT3_DW3),2,For information on this register refer to the xHCI Specification v1.1 section 7.2.,USB,USB_USBDRD1_UAHC_SUPTPRT3_DW3_HELP
T,Reserved-Reserved,1,27,Hex,7,USB_USBDRD1_UAHC_SUPTPRT3_DW3_HELP,
T,PROTSLOTTYPE-Protocol slot type.,28,5,Hex,2,USB_USBDRD1_UAHC_SUPTPRT3_DW3_HELP,

(USBDRD0_UAHC_USBCMD),11,For information on this register refer to the xHCI Specification v1.0 section 5.4.1.,USB,USB_USBDRD0_UAHC_USBCMD_HELP
T,Reserved-Reserved,1,20,Hex,5,USB_USBDRD0_UAHC_USBCMD_HELP,
O,EU3S-Enable U3 MFINDEX stop.,Enable,Disable,21,1,USB_USBDRD0_UAHC_USBCMD_HELP,
O,EWE-Enable wrap event.,Enable,Disable,22,1,USB_USBDRD0_UAHC_USBCMD_HELP,
O,CRS-Controller restore state.,Enable,Disable,23,1,USB_USBDRD0_UAHC_USBCMD_HELP,
O,CSS-Controller save state.,Enable,Disable,24,1,USB_USBDRD0_UAHC_USBCMD_HELP,
O,LHCRST-Light host controller reset.,Enable,Disable,25,1,USB_USBDRD0_UAHC_USBCMD_HELP,
T,Reserved-Reserved,26,3,Hex,1,USB_USBDRD0_UAHC_USBCMD_HELP,
O,HSEE-Host system error enable.,Enable,Disable,29,1,USB_USBDRD0_UAHC_USBCMD_HELP,
O,INTE-Interrupter enable.,Enable,Disable,30,1,USB_USBDRD0_UAHC_USBCMD_HELP,
O,HCRST-Host controller reset.,Enable,Disable,31,1,USB_USBDRD0_UAHC_USBCMD_HELP,
O,R_S-Run/stop.,Enable,Disable,32,1,USB_USBDRD0_UAHC_USBCMD_HELP,

(USBDRD1_UAHC_USBCMD),11,For information on this register refer to the xHCI Specification v1.0 section 5.4.1.,USB,USB_USBDRD1_UAHC_USBCMD_HELP
T,Reserved-Reserved,1,20,Hex,5,USB_USBDRD1_UAHC_USBCMD_HELP,
O,EU3S-Enable U3 MFINDEX stop.,Enable,Disable,21,1,USB_USBDRD1_UAHC_USBCMD_HELP,
O,EWE-Enable wrap event.,Enable,Disable,22,1,USB_USBDRD1_UAHC_USBCMD_HELP,
O,CRS-Controller restore state.,Enable,Disable,23,1,USB_USBDRD1_UAHC_USBCMD_HELP,
O,CSS-Controller save state.,Enable,Disable,24,1,USB_USBDRD1_UAHC_USBCMD_HELP,
O,LHCRST-Light host controller reset.,Enable,Disable,25,1,USB_USBDRD1_UAHC_USBCMD_HELP,
T,Reserved-Reserved,26,3,Hex,1,USB_USBDRD1_UAHC_USBCMD_HELP,
O,HSEE-Host system error enable.,Enable,Disable,29,1,USB_USBDRD1_UAHC_USBCMD_HELP,
O,INTE-Interrupter enable.,Enable,Disable,30,1,USB_USBDRD1_UAHC_USBCMD_HELP,
O,HCRST-Host controller reset.,Enable,Disable,31,1,USB_USBDRD1_UAHC_USBCMD_HELP,
O,R_S-Run/stop.,Enable,Disable,32,1,USB_USBDRD1_UAHC_USBCMD_HELP,

(USBDRD0_UAHC_USBLEGCTLSTS),14,For information on this register refer to the xHCI Specification v1.0 section 7.1.2. Note,USB,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP
O,SMI_ON_BAR-System management interrupt on BAR. Never generated.,Enable,Disable,1,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_PCI_COMMAND-System management interrupt on PCI command. Never generated.,Enable,Disable,2,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_OS_OWNERSHIP-System management interrupt on OS ownership change. This bit is set to 1 whenever,Enable,Disable,3,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
T,Reserved-Reserved,4,8,Hex,2,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_HOSTSYSTEMERR-System=management interrupt on host=system error. Shadow bit of USBDRD()_UAHC_USBSTS[HSE].,Enable,Disable,12,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
T,Reserved-Reserved,13,3,Hex,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_EVENT_INTERRUPT-System=management interrupt on event interrupt. Shadow bit of USBDRD()_UAHC_USBSTS[EINT].,Enable,Disable,16,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_BAR_EN-System=management interrupt on BAR enable.,Enable,Disable,17,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_PCI_COMMAND_EN-System=management interrupt on PCI command enable.,Enable,Disable,18,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_OS_OWNERSHIP_EN-System=management interrupt on OS ownership enable.,Enable,Disable,19,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
T,Reserved-Reserved,20,8,Hex,2,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_HOSTSYSTEMERR_EN-System=management interrupt on host=system error enable,Enable,Disable,28,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
T,Reserved-Reserved,29,3,Hex,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,
O,USB_SMI_EN-USB system=management interrupt enable.,Enable,Disable,32,1,USB_USBDRD0_UAHC_USBLEGCTLSTS_HELP,

(USBDRD1_UAHC_USBLEGCTLSTS),14,For information on this register refer to the xHCI Specification v1.0 section 7.1.2. Note,USB,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP
O,SMI_ON_BAR-System management interrupt on BAR. Never generated.,Enable,Disable,1,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_PCI_COMMAND-System management interrupt on PCI command. Never generated.,Enable,Disable,2,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_OS_OWNERSHIP-System management interrupt on OS ownership change. This bit is set to 1 whenever,Enable,Disable,3,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
T,Reserved-Reserved,4,8,Hex,2,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_HOSTSYSTEMERR-System=management interrupt on host=system error. Shadow bit of USBDRD()_UAHC_USBSTS[HSE].,Enable,Disable,12,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
T,Reserved-Reserved,13,3,Hex,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_EVENT_INTERRUPT-System=management interrupt on event interrupt. Shadow bit of USBDRD()_UAHC_USBSTS[EINT].,Enable,Disable,16,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_BAR_EN-System=management interrupt on BAR enable.,Enable,Disable,17,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_PCI_COMMAND_EN-System=management interrupt on PCI command enable.,Enable,Disable,18,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_OS_OWNERSHIP_EN-System=management interrupt on OS ownership enable.,Enable,Disable,19,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
T,Reserved-Reserved,20,8,Hex,2,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
O,SMI_ON_HOSTSYSTEMERR_EN-System=management interrupt on host=system error enable,Enable,Disable,28,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
T,Reserved-Reserved,29,3,Hex,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,
O,USB_SMI_EN-USB system=management interrupt enable.,Enable,Disable,32,1,USB_USBDRD1_UAHC_USBLEGCTLSTS_HELP,

(USBDRD0_UAHC_USBLEGSUP),6,For information on this register refer to the xHCI Specification v1.0 section 7.1.1.,USB,USB_USBDRD0_UAHC_USBLEGSUP_HELP
T,Reserved-Reserved,1,7,Hex,2,USB_USBDRD0_UAHC_USBLEGSUP_HELP,
O,HC_OS_OWNED_SEMAPHORES-HC OS=owned semaphore.,Enable,Disable,8,1,USB_USBDRD0_UAHC_USBLEGSUP_HELP,
T,Reserved-Reserved,9,7,Hex,2,USB_USBDRD0_UAHC_USBLEGSUP_HELP,
O,HC_BIOS_OWNED_SEMAPHORES-HC BIOS=owned semaphore.,Enable,Disable,16,1,USB_USBDRD0_UAHC_USBLEGSUP_HELP,
T,NEXTCAPPTR-Next xHCI extended=capability pointer.,17,8,Hex,2,USB_USBDRD0_UAHC_USBLEGSUP_HELP,
T,CAPID-Capability ID = USB legacy support.,25,8,Hex,2,USB_USBDRD0_UAHC_USBLEGSUP_HELP,

(USBDRD1_UAHC_USBLEGSUP),6,For information on this register refer to the xHCI Specification v1.0 section 7.1.1.,USB,USB_USBDRD1_UAHC_USBLEGSUP_HELP
T,Reserved-Reserved,1,7,Hex,2,USB_USBDRD1_UAHC_USBLEGSUP_HELP,
O,HC_OS_OWNED_SEMAPHORES-HC OS=owned semaphore.,Enable,Disable,8,1,USB_USBDRD1_UAHC_USBLEGSUP_HELP,
T,Reserved-Reserved,9,7,Hex,2,USB_USBDRD1_UAHC_USBLEGSUP_HELP,
O,HC_BIOS_OWNED_SEMAPHORES-HC BIOS=owned semaphore.,Enable,Disable,16,1,USB_USBDRD1_UAHC_USBLEGSUP_HELP,
T,NEXTCAPPTR-Next xHCI extended=capability pointer.,17,8,Hex,2,USB_USBDRD1_UAHC_USBLEGSUP_HELP,
T,CAPID-Capability ID = USB legacy support.,25,8,Hex,2,USB_USBDRD1_UAHC_USBLEGSUP_HELP,

(USBDRD0_UAHC_USBSTS),12,For information on this register refer to the xHCI Specification v1.0 section 5.4.2.,USB,USB_USBDRD0_UAHC_USBSTS_HELP
T,Reserved-Reserved,1,19,Hex,5,USB_USBDRD0_UAHC_USBSTS_HELP,
O,HCE-Host controller error.,Enable,Disable,20,1,USB_USBDRD0_UAHC_USBSTS_HELP,
O,CNR-Controller not ready.,Enable,Disable,21,1,USB_USBDRD0_UAHC_USBSTS_HELP,
O,SRE-Save/restore error.,Enable,Disable,22,1,USB_USBDRD0_UAHC_USBSTS_HELP,
O,RSS-Restore state status.,Enable,Disable,23,1,USB_USBDRD0_UAHC_USBSTS_HELP,
O,SSS-Save state status.,Enable,Disable,24,1,USB_USBDRD0_UAHC_USBSTS_HELP,
T,Reserved-Reserved,25,3,Hex,1,USB_USBDRD0_UAHC_USBSTS_HELP,
O,PCD-Port change detect.,Enable,Disable,28,1,USB_USBDRD0_UAHC_USBSTS_HELP,
O,EINT-Event interrupt.,Enable,Disable,29,1,USB_USBDRD0_UAHC_USBSTS_HELP,
O,HSE-Host system error. The typical software response to an HSE is to reset the core.,Enable,Disable,30,1,USB_USBDRD0_UAHC_USBSTS_HELP,
O,Reserved-Reserved,Enable,Disable,31,1,USB_USBDRD0_UAHC_USBSTS_HELP,
O,HCH-HC halted.,Enable,Disable,32,1,USB_USBDRD0_UAHC_USBSTS_HELP,

(USBDRD1_UAHC_USBSTS),12,For information on this register refer to the xHCI Specification v1.0 section 5.4.2.,USB,USB_USBDRD1_UAHC_USBSTS_HELP
T,Reserved-Reserved,1,19,Hex,5,USB_USBDRD1_UAHC_USBSTS_HELP,
O,HCE-Host controller error.,Enable,Disable,20,1,USB_USBDRD1_UAHC_USBSTS_HELP,
O,CNR-Controller not ready.,Enable,Disable,21,1,USB_USBDRD1_UAHC_USBSTS_HELP,
O,SRE-Save/restore error.,Enable,Disable,22,1,USB_USBDRD1_UAHC_USBSTS_HELP,
O,RSS-Restore state status.,Enable,Disable,23,1,USB_USBDRD1_UAHC_USBSTS_HELP,
O,SSS-Save state status.,Enable,Disable,24,1,USB_USBDRD1_UAHC_USBSTS_HELP,
T,Reserved-Reserved,25,3,Hex,1,USB_USBDRD1_UAHC_USBSTS_HELP,
O,PCD-Port change detect.,Enable,Disable,28,1,USB_USBDRD1_UAHC_USBSTS_HELP,
O,EINT-Event interrupt.,Enable,Disable,29,1,USB_USBDRD1_UAHC_USBSTS_HELP,
O,HSE-Host system error. The typical software response to an HSE is to reset the core.,Enable,Disable,30,1,USB_USBDRD1_UAHC_USBSTS_HELP,
O,Reserved-Reserved,Enable,Disable,31,1,USB_USBDRD1_UAHC_USBSTS_HELP,
O,HCH-HC halted.,Enable,Disable,32,1,USB_USBDRD1_UAHC_USBSTS_HELP,

(USBDRD0_UCTL_BIST_STATUS),14,This register indicates the results from the built-in self-test (BIST) runs of USBH memories.,USB,USB_USBDRD0_UCTL_BIST_STATUS_HELP
T,Reserved-Reserved,1,22,Hex,6,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_R_BIST_NDONE-BIST is not complete for the UCTL AxiMaster read=data FIFO.,Enable,Disable,23,1,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_W_BIST_NDONE-BIST is not complete for the UCTL AxiMaster write=data FIFO.,Enable,Disable,24,1,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
T,Reserved-Reserved,25,5,Hex,2,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM2_BIST_NDONE-BIST is not complete for the UAHC RxFIFO RAM (RAM2).,Enable,Disable,30,1,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM1_BIST_NDONE-BIST is not complete for the UAHC TxFIFO RAM (RAM1).,Enable,Disable,31,1,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM0_BIST_NDONE-BIST is not complete for the UAHC descriptor/register cache (RAM0).,Enable,Disable,32,1,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
T,Reserved-Reserved,33,22,Hex,6,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_R_BIST_STATUS-BIST status of the UCTL AxiMaster read=data FIFO.,Enable,Disable,55,1,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_W_BIST_STATUS-BIST status of the UCTL AxiMaster write=data FIFO.,Enable,Disable,56,1,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
T,Reserved-Reserved,57,5,Hex,2,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM2_BIST_STATUS-BIST status of the UAHC RxFIFO RAM (RAM2).,Enable,Disable,62,1,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM1_BIST_STATUS-BIST status of the UAHC TxFIFO RAM (RAM1).,Enable,Disable,63,1,USB_USBDRD0_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM0_BIST_STATUS-BIST status of the UAHC descriptor/register cache (RAM0).,Enable,Disable,64,1,USB_USBDRD0_UCTL_BIST_STATUS_HELP,

(USBDRD1_UCTL_BIST_STATUS),14,This register indicates the results from the built-in self-test (BIST) runs of USBH memories.,USB,USB_USBDRD1_UCTL_BIST_STATUS_HELP
T,Reserved-Reserved,1,22,Hex,6,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_R_BIST_NDONE-BIST is not complete for the UCTL AxiMaster read=data FIFO.,Enable,Disable,23,1,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_W_BIST_NDONE-BIST is not complete for the UCTL AxiMaster write=data FIFO.,Enable,Disable,24,1,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
T,Reserved-Reserved,25,5,Hex,2,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM2_BIST_NDONE-BIST is not complete for the UAHC RxFIFO RAM (RAM2).,Enable,Disable,30,1,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM1_BIST_NDONE-BIST is not complete for the UAHC TxFIFO RAM (RAM1).,Enable,Disable,31,1,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM0_BIST_NDONE-BIST is not complete for the UAHC descriptor/register cache (RAM0).,Enable,Disable,32,1,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
T,Reserved-Reserved,33,22,Hex,6,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_R_BIST_STATUS-BIST status of the UCTL AxiMaster read=data FIFO.,Enable,Disable,55,1,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
O,UCTL_XM_W_BIST_STATUS-BIST status of the UCTL AxiMaster write=data FIFO.,Enable,Disable,56,1,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
T,Reserved-Reserved,57,5,Hex,2,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM2_BIST_STATUS-BIST status of the UAHC RxFIFO RAM (RAM2).,Enable,Disable,62,1,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM1_BIST_STATUS-BIST status of the UAHC TxFIFO RAM (RAM1).,Enable,Disable,63,1,USB_USBDRD1_UCTL_BIST_STATUS_HELP,
O,UAHC_RAM0_BIST_STATUS-BIST status of the UAHC descriptor/register cache (RAM0).,Enable,Disable,64,1,USB_USBDRD1_UCTL_BIST_STATUS_HELP,

(USBDRD0_UCTL_CTL),33,This register controls clocks resets power and BIST.,USB,USB_USBDRD0_UCTL_CTL_HELP
O,CLEAR_BIST-BIST fast=clear mode select. A BIST run with this bit set clears all entries in USBH RAMs,Enable,Disable,1,1,USB_USBDRD0_UCTL_CTL_HELP,
O,START_BIST-Rising edge starts BIST on the memories in USBDRD.,Enable,Disable,2,1,USB_USBDRD0_UCTL_CTL_HELP,
T,REF_CLK_SEL-Choose reference clock source for the SuperSpeed and HighSpeed PLL blocks.,3,2,Hex,1,USB_USBDRD0_UCTL_CTL_HELP,
O,SSC_EN-Spread=spectrum clock enable. Enables spread=spectrum clock production in the SuperSpeed,Enable,Disable,5,1,USB_USBDRD0_UCTL_CTL_HELP,
T,SSC_RANGE-Spread=spectrum clock range. Selects the range of spread=spectrum modulation when SSC_EN,6,3,Hex,1,USB_USBDRD0_UCTL_CTL_HELP,
T,SSC_REF_CLK_SEL-Enables non=standard oscillator frequencies to generate targeted MPLL output rates. Input,9,9,Hex,3,USB_USBDRD0_UCTL_CTL_HELP,
T,MPLL_MULTIPLIER-Multiplies the reference clock to a frequency suitable for intended operating speed. The,18,7,Hex,2,USB_USBDRD0_UCTL_CTL_HELP,
O,REF_SSP_EN-Enables reference clock to the prescaler for SuperSpeed function. This should always be,Enable,Disable,25,1,USB_USBDRD0_UCTL_CTL_HELP,
O,REF_CLK_DIV2-Divides the reference clock by 2 before feeding it into the REF_CLK_FSEL divider.,Enable,Disable,26,1,USB_USBDRD0_UCTL_CTL_HELP,
T,REF_CLK_FSEL-Selects the reference clock frequency for the SuperSpeed and high=speed PLL blocks.,27,6,Hex,2,USB_USBDRD0_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,USB_USBDRD0_UCTL_CTL_HELP,
O,H_CLK_EN-Controller=clock enable. When set to 1 the controller clock is generated. This also,Enable,Disable,34,1,USB_USBDRD0_UCTL_CTL_HELP,
O,H_CLK_BYP_SEL-Select the bypass input to the controller=clock divider.,Enable,Disable,35,1,USB_USBDRD0_UCTL_CTL_HELP,
O,H_CLKDIV_RST-Controller clock divider reset. Divided clocks are not generated while the divider is,Enable,Disable,36,1,USB_USBDRD0_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,USB_USBDRD0_UCTL_CTL_HELP,
T,H_CLKDIV_SEL-The hclk frequency is sclk frequency divided by H_CLKDIV_SEL.,38,3,Hex,1,USB_USBDRD0_UCTL_CTL_HELP,
T,Reserved-Reserved,41,2,Hex,1,USB_USBDRD0_UCTL_CTL_HELP,
O,USB3_PORT_PERM_ATTACH-Indicates this port is permanently attached. This is a strap signal; it should be modified,Enable,Disable,43,1,USB_USBDRD0_UCTL_CTL_HELP,
O,USB2_PORT_PERM_ATTACH-Indicates this port is permanently attached. This is a strap signal; it should be modified,Enable,Disable,44,1,USB_USBDRD0_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,USB_USBDRD0_UCTL_CTL_HELP,
O,USB3_PORT_DISABLE-Disables the USB3 (SuperSpeed) portion of this PHY. When set to 1 this signal stops,Enable,Disable,46,1,USB_USBDRD0_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,47,1,USB_USBDRD0_UCTL_CTL_HELP,
O,USB2_PORT_DISABLE-Disables USB2 (high=speed/full=speed/low=speed) portion of this PHY. When set to 1 this,Enable,Disable,48,1,USB_USBDRD0_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,USB_USBDRD0_UCTL_CTL_HELP,
O,SS_POWER_EN-PHY SuperSpeed block power enable.,Enable,Disable,50,1,USB_USBDRD0_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,USB_USBDRD0_UCTL_CTL_HELP,
O,HS_POWER_EN-PHY high=speed block power enable.,Enable,Disable,52,1,USB_USBDRD0_UCTL_CTL_HELP,
T,Reserved-Reserved,53,7,Hex,2,USB_USBDRD0_UCTL_CTL_HELP,
O,CSCLK_EN-Turns on the USB UCTL interface clock (coprocessor clock). This enables access to UAHC,Enable,Disable,60,1,USB_USBDRD0_UCTL_CTL_HELP,
O,DRD_MODE-Switches between host or device mode for USBDRD.,Enable,Disable,61,1,USB_USBDRD0_UCTL_CTL_HELP,
O,UPHY_RST-PHY reset; resets UPHY; active=high.,Enable,Disable,62,1,USB_USBDRD0_UCTL_CTL_HELP,
O,UAHC_RST-Software reset; resets UAHC; active=high.,Enable,Disable,63,1,USB_USBDRD0_UCTL_CTL_HELP,
O,UCTL_RST-Software reset; resets UCTL; active=high.,Enable,Disable,64,1,USB_USBDRD0_UCTL_CTL_HELP,

(USBDRD1_UCTL_CTL),33,This register controls clocks resets power and BIST.,USB,USB_USBDRD1_UCTL_CTL_HELP
O,CLEAR_BIST-BIST fast=clear mode select. A BIST run with this bit set clears all entries in USBH RAMs,Enable,Disable,1,1,USB_USBDRD1_UCTL_CTL_HELP,
O,START_BIST-Rising edge starts BIST on the memories in USBDRD.,Enable,Disable,2,1,USB_USBDRD1_UCTL_CTL_HELP,
T,REF_CLK_SEL-Choose reference clock source for the SuperSpeed and HighSpeed PLL blocks.,3,2,Hex,1,USB_USBDRD1_UCTL_CTL_HELP,
O,SSC_EN-Spread=spectrum clock enable. Enables spread=spectrum clock production in the SuperSpeed,Enable,Disable,5,1,USB_USBDRD1_UCTL_CTL_HELP,
T,SSC_RANGE-Spread=spectrum clock range. Selects the range of spread=spectrum modulation when SSC_EN,6,3,Hex,1,USB_USBDRD1_UCTL_CTL_HELP,
T,SSC_REF_CLK_SEL-Enables non=standard oscillator frequencies to generate targeted MPLL output rates. Input,9,9,Hex,3,USB_USBDRD1_UCTL_CTL_HELP,
T,MPLL_MULTIPLIER-Multiplies the reference clock to a frequency suitable for intended operating speed. The,18,7,Hex,2,USB_USBDRD1_UCTL_CTL_HELP,
O,REF_SSP_EN-Enables reference clock to the prescaler for SuperSpeed function. This should always be,Enable,Disable,25,1,USB_USBDRD1_UCTL_CTL_HELP,
O,REF_CLK_DIV2-Divides the reference clock by 2 before feeding it into the REF_CLK_FSEL divider.,Enable,Disable,26,1,USB_USBDRD1_UCTL_CTL_HELP,
T,REF_CLK_FSEL-Selects the reference clock frequency for the SuperSpeed and high=speed PLL blocks.,27,6,Hex,2,USB_USBDRD1_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,33,1,USB_USBDRD1_UCTL_CTL_HELP,
O,H_CLK_EN-Controller=clock enable. When set to 1 the controller clock is generated. This also,Enable,Disable,34,1,USB_USBDRD1_UCTL_CTL_HELP,
O,H_CLK_BYP_SEL-Select the bypass input to the controller=clock divider.,Enable,Disable,35,1,USB_USBDRD1_UCTL_CTL_HELP,
O,H_CLKDIV_RST-Controller clock divider reset. Divided clocks are not generated while the divider is,Enable,Disable,36,1,USB_USBDRD1_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,37,1,USB_USBDRD1_UCTL_CTL_HELP,
T,H_CLKDIV_SEL-The hclk frequency is sclk frequency divided by H_CLKDIV_SEL.,38,3,Hex,1,USB_USBDRD1_UCTL_CTL_HELP,
T,Reserved-Reserved,41,2,Hex,1,USB_USBDRD1_UCTL_CTL_HELP,
O,USB3_PORT_PERM_ATTACH-Indicates this port is permanently attached. This is a strap signal; it should be modified,Enable,Disable,43,1,USB_USBDRD1_UCTL_CTL_HELP,
O,USB2_PORT_PERM_ATTACH-Indicates this port is permanently attached. This is a strap signal; it should be modified,Enable,Disable,44,1,USB_USBDRD1_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,45,1,USB_USBDRD1_UCTL_CTL_HELP,
O,USB3_PORT_DISABLE-Disables the USB3 (SuperSpeed) portion of this PHY. When set to 1 this signal stops,Enable,Disable,46,1,USB_USBDRD1_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,47,1,USB_USBDRD1_UCTL_CTL_HELP,
O,USB2_PORT_DISABLE-Disables USB2 (high=speed/full=speed/low=speed) portion of this PHY. When set to 1 this,Enable,Disable,48,1,USB_USBDRD1_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,49,1,USB_USBDRD1_UCTL_CTL_HELP,
O,SS_POWER_EN-PHY SuperSpeed block power enable.,Enable,Disable,50,1,USB_USBDRD1_UCTL_CTL_HELP,
O,Reserved-Reserved,Enable,Disable,51,1,USB_USBDRD1_UCTL_CTL_HELP,
O,HS_POWER_EN-PHY high=speed block power enable.,Enable,Disable,52,1,USB_USBDRD1_UCTL_CTL_HELP,
T,Reserved-Reserved,53,7,Hex,2,USB_USBDRD1_UCTL_CTL_HELP,
O,CSCLK_EN-Turns on the USB UCTL interface clock (coprocessor clock). This enables access to UAHC,Enable,Disable,60,1,USB_USBDRD1_UCTL_CTL_HELP,
O,DRD_MODE-Switches between host or device mode for USBDRD.,Enable,Disable,61,1,USB_USBDRD1_UCTL_CTL_HELP,
O,UPHY_RST-PHY reset; resets UPHY; active=high.,Enable,Disable,62,1,USB_USBDRD1_UCTL_CTL_HELP,
O,UAHC_RST-Software reset; resets UAHC; active=high.,Enable,Disable,63,1,USB_USBDRD1_UCTL_CTL_HELP,
O,UCTL_RST-Software reset; resets UCTL; active=high.,Enable,Disable,64,1,USB_USBDRD1_UCTL_CTL_HELP,

(USBDRD0_UCTL_ECC),11,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD0_UCTL_ECC_HELP
T,Reserved-Reserved,1,4,Hex,1,USB_USBDRD0_UCTL_ECC_HELP,
T,ECC_ERR_SOURCE-Source of ECC error see USBDRD_UCTL_ECC_ERR_SOURCE_E.,5,4,Hex,1,USB_USBDRD0_UCTL_ECC_HELP,
T,ECC_ERR_SYNDROME-Syndrome bits of the ECC error.,9,8,Hex,2,USB_USBDRD0_UCTL_ECC_HELP,
T,ECC_ERR_ADDRESS-RAM address of the ECC error.,17,16,Hex,4,USB_USBDRD0_UCTL_ECC_HELP,
T,Reserved-Reserved,33,23,Hex,6,USB_USBDRD0_UCTL_ECC_HELP,
T,UAHC_RAM2_ECC_FLIP_SYND-Insert ECC error for testing purposes.,56,2,Hex,1,USB_USBDRD0_UCTL_ECC_HELP,
O,UAHC_RAM2_ECC_COR_DIS-Enables ECC correction on UAHC RxFIFO RAMs (RAM2).,Enable,Disable,58,1,USB_USBDRD0_UCTL_ECC_HELP,
T,UAHC_RAM1_ECC_FLIP_SYND-Insert ECC error for testing purposes.,59,2,Hex,1,USB_USBDRD0_UCTL_ECC_HELP,
O,UAHC_RAM1_ECC_COR_DIS-Enables ECC correction on UAHC TxFIFO RAMs (RAM1).,Enable,Disable,61,1,USB_USBDRD0_UCTL_ECC_HELP,
T,UAHC_RAM0_ECC_FLIP_SYND-Insert ECC error for testing purposes.,62,2,Hex,1,USB_USBDRD0_UCTL_ECC_HELP,
O,UAHC_RAM0_ECC_COR_DIS-Enables ECC correction on UAHC Desc/Reg cache (RAM0).,Enable,Disable,64,1,USB_USBDRD0_UCTL_ECC_HELP,

(USBDRD1_UCTL_ECC),11,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD1_UCTL_ECC_HELP
T,Reserved-Reserved,1,4,Hex,1,USB_USBDRD1_UCTL_ECC_HELP,
T,ECC_ERR_SOURCE-Source of ECC error see USBDRD_UCTL_ECC_ERR_SOURCE_E.,5,4,Hex,1,USB_USBDRD1_UCTL_ECC_HELP,
T,ECC_ERR_SYNDROME-Syndrome bits of the ECC error.,9,8,Hex,2,USB_USBDRD1_UCTL_ECC_HELP,
T,ECC_ERR_ADDRESS-RAM address of the ECC error.,17,16,Hex,4,USB_USBDRD1_UCTL_ECC_HELP,
T,Reserved-Reserved,33,23,Hex,6,USB_USBDRD1_UCTL_ECC_HELP,
T,UAHC_RAM2_ECC_FLIP_SYND-Insert ECC error for testing purposes.,56,2,Hex,1,USB_USBDRD1_UCTL_ECC_HELP,
O,UAHC_RAM2_ECC_COR_DIS-Enables ECC correction on UAHC RxFIFO RAMs (RAM2).,Enable,Disable,58,1,USB_USBDRD1_UCTL_ECC_HELP,
T,UAHC_RAM1_ECC_FLIP_SYND-Insert ECC error for testing purposes.,59,2,Hex,1,USB_USBDRD1_UCTL_ECC_HELP,
O,UAHC_RAM1_ECC_COR_DIS-Enables ECC correction on UAHC TxFIFO RAMs (RAM1).,Enable,Disable,61,1,USB_USBDRD1_UCTL_ECC_HELP,
T,UAHC_RAM0_ECC_FLIP_SYND-Insert ECC error for testing purposes.,62,2,Hex,1,USB_USBDRD1_UCTL_ECC_HELP,
O,UAHC_RAM0_ECC_COR_DIS-Enables ECC correction on UAHC Desc/Reg cache (RAM0).,Enable,Disable,64,1,USB_USBDRD1_UCTL_ECC_HELP,

(USBDRD0_UCTL_HOST_CFG),11,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD0_UCTL_HOST_CFG_HELP
T,Reserved-Reserved,1,4,Hex,1,USB_USBDRD0_UCTL_HOST_CFG_HELP,
T,HOST_CURRENT_BELT-This signal indicates the minimum value of all received BELT values and the BELT that is,5,12,Hex,3,USB_USBDRD0_UCTL_HOST_CFG_HELP,
T,Reserved-Reserved,17,10,Hex,3,USB_USBDRD0_UCTL_HOST_CFG_HELP,
T,FLA-High=speed jitter adjustment. Indicates the correction required to accommodate mac3 clock,27,6,Hex,2,USB_USBDRD0_UCTL_HOST_CFG_HELP,
T,Reserved-Reserved,33,3,Hex,1,USB_USBDRD0_UCTL_HOST_CFG_HELP,
O,BME-Bus=master enable. This signal is used to disable the bus=mastering capability of the,Enable,Disable,36,1,USB_USBDRD0_UCTL_HOST_CFG_HELP,
O,OCI_EN-Overcurrent=indication enable. When enabled OCI input to UAHC is taken from the GPIO,Enable,Disable,37,1,USB_USBDRD0_UCTL_HOST_CFG_HELP,
O,OCI_ACTIVE_HIGH_EN-Overcurrent sense selection. The off=chip sense (high/low) is converted to match the,Enable,Disable,38,1,USB_USBDRD0_UCTL_HOST_CFG_HELP,
O,PPC_EN-Port=power=control enable.,Enable,Disable,39,1,USB_USBDRD0_UCTL_HOST_CFG_HELP,
O,PPC_ACTIVE_HIGH_EN-Port power control sense selection. The active=high port=power=control output to off=chip,Enable,Disable,40,1,USB_USBDRD0_UCTL_HOST_CFG_HELP,
T,Reserved-Reserved,41,24,Hex,6,USB_USBDRD0_UCTL_HOST_CFG_HELP,

(USBDRD1_UCTL_HOST_CFG),11,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD1_UCTL_HOST_CFG_HELP
T,Reserved-Reserved,1,4,Hex,1,USB_USBDRD1_UCTL_HOST_CFG_HELP,
T,HOST_CURRENT_BELT-This signal indicates the minimum value of all received BELT values and the BELT that is,5,12,Hex,3,USB_USBDRD1_UCTL_HOST_CFG_HELP,
T,Reserved-Reserved,17,10,Hex,3,USB_USBDRD1_UCTL_HOST_CFG_HELP,
T,FLA-High=speed jitter adjustment. Indicates the correction required to accommodate mac3 clock,27,6,Hex,2,USB_USBDRD1_UCTL_HOST_CFG_HELP,
T,Reserved-Reserved,33,3,Hex,1,USB_USBDRD1_UCTL_HOST_CFG_HELP,
O,BME-Bus=master enable. This signal is used to disable the bus=mastering capability of the,Enable,Disable,36,1,USB_USBDRD1_UCTL_HOST_CFG_HELP,
O,OCI_EN-Overcurrent=indication enable. When enabled OCI input to UAHC is taken from the GPIO,Enable,Disable,37,1,USB_USBDRD1_UCTL_HOST_CFG_HELP,
O,OCI_ACTIVE_HIGH_EN-Overcurrent sense selection. The off=chip sense (high/low) is converted to match the,Enable,Disable,38,1,USB_USBDRD1_UCTL_HOST_CFG_HELP,
O,PPC_EN-Port=power=control enable.,Enable,Disable,39,1,USB_USBDRD1_UCTL_HOST_CFG_HELP,
O,PPC_ACTIVE_HIGH_EN-Port power control sense selection. The active=high port=power=control output to off=chip,Enable,Disable,40,1,USB_USBDRD1_UCTL_HOST_CFG_HELP,
T,Reserved-Reserved,41,24,Hex,6,USB_USBDRD1_UCTL_HOST_CFG_HELP,

(USBDRD0_UCTL_INTSTAT),11,This register provides a summary of different bits of RSL interrupts. DBEs are detected and,USB,USB_USBDRD0_UCTL_INTSTAT_HELP
T,Reserved-Reserved,1,42,Hex,11,USB_USBDRD0_UCTL_INTSTAT_HELP,
O,RAM2_DBE-Detected double=bit error on the UAHC RxFIFO RAMs (RAM2).,Enable,Disable,43,1,USB_USBDRD0_UCTL_INTSTAT_HELP,
O,RAM2_SBE-Detected single=bit error on the UAHC RxFIFO RAMs (RAM2).,Enable,Disable,44,1,USB_USBDRD0_UCTL_INTSTAT_HELP,
O,RAM1_DBE-Detected double=bit error on the UAHC TxFIFO RAMs (RAM1).,Enable,Disable,45,1,USB_USBDRD0_UCTL_INTSTAT_HELP,
O,RAM1_SBE-Detected single=bit error on the UAHC TxFIFO RAMs (RAM1).,Enable,Disable,46,1,USB_USBDRD0_UCTL_INTSTAT_HELP,
O,RAM0_DBE-Detected double=bit error on the UAHC Desc/Reg Cache (RAM0).,Enable,Disable,47,1,USB_USBDRD0_UCTL_INTSTAT_HELP,
O,RAM0_SBE-Detected single=bit error on the UAHC Desc/Reg Cache (RAM0).,Enable,Disable,48,1,USB_USBDRD0_UCTL_INTSTAT_HELP,
T,Reserved-Reserved,49,13,Hex,4,USB_USBDRD0_UCTL_INTSTAT_HELP,
O,XM_BAD_DMA-Detected bad DMA access from UAHC to IOI. Error information is logged in,Enable,Disable,62,1,USB_USBDRD0_UCTL_INTSTAT_HELP,
O,XS_NCB_OOB-Detected out=of=bound register access to UAHC over IOI. The UAHC defines 1MB of register,Enable,Disable,63,1,USB_USBDRD0_UCTL_INTSTAT_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,USB_USBDRD0_UCTL_INTSTAT_HELP,

(USBDRD1_UCTL_INTSTAT),11,This register provides a summary of different bits of RSL interrupts. DBEs are detected and,USB,USB_USBDRD1_UCTL_INTSTAT_HELP
T,Reserved-Reserved,1,42,Hex,11,USB_USBDRD1_UCTL_INTSTAT_HELP,
O,RAM2_DBE-Detected double=bit error on the UAHC RxFIFO RAMs (RAM2).,Enable,Disable,43,1,USB_USBDRD1_UCTL_INTSTAT_HELP,
O,RAM2_SBE-Detected single=bit error on the UAHC RxFIFO RAMs (RAM2).,Enable,Disable,44,1,USB_USBDRD1_UCTL_INTSTAT_HELP,
O,RAM1_DBE-Detected double=bit error on the UAHC TxFIFO RAMs (RAM1).,Enable,Disable,45,1,USB_USBDRD1_UCTL_INTSTAT_HELP,
O,RAM1_SBE-Detected single=bit error on the UAHC TxFIFO RAMs (RAM1).,Enable,Disable,46,1,USB_USBDRD1_UCTL_INTSTAT_HELP,
O,RAM0_DBE-Detected double=bit error on the UAHC Desc/Reg Cache (RAM0).,Enable,Disable,47,1,USB_USBDRD1_UCTL_INTSTAT_HELP,
O,RAM0_SBE-Detected single=bit error on the UAHC Desc/Reg Cache (RAM0).,Enable,Disable,48,1,USB_USBDRD1_UCTL_INTSTAT_HELP,
T,Reserved-Reserved,49,13,Hex,4,USB_USBDRD1_UCTL_INTSTAT_HELP,
O,XM_BAD_DMA-Detected bad DMA access from UAHC to IOI. Error information is logged in,Enable,Disable,62,1,USB_USBDRD1_UCTL_INTSTAT_HELP,
O,XS_NCB_OOB-Detected out=of=bound register access to UAHC over IOI. The UAHC defines 1MB of register,Enable,Disable,63,1,USB_USBDRD1_UCTL_INTSTAT_HELP,
O,Reserved-Reserved,Enable,Disable,64,1,USB_USBDRD1_UCTL_INTSTAT_HELP,

(USBDRD0_UCTL_PORT000_CFG_HS),17,This register controls configuration and test controls for the HS port 0 PHY.,USB,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP
T,Reserved-Reserved,1,6,Hex,2,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,COMP_DIS_TUNE-Disconnect threshold voltage. Adjusts the voltage level for the threshold used to detect a,7,3,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,SQ_RX_TUNE-Squelch threshold adjustment. Adjusts the voltage level for the threshold used to detect,10,3,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,TX_FSLS_TUNE-Low=speed/full=speed source impedance adjustment. Adjusts the low= and full=speed single=,13,4,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,Reserved-Reserved,17,2,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,TX_HS_XV_TUNE-Transmitter high=speed crossover adjustment. This bus adjusts the voltage at which the DP0,19,2,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,TX_PREEMP_AMP_TUNE-High=speed transmitter preemphasis current control. Controls the amount of current,21,2,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
O,TX_PREEMP_PULSE_TUNE-High=speed transmitter preemphasis duration control. Controls the duration for which the,Enable,Disable,24,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,TX_RES_TUNE-USB source=impedance adjustment. Some applications require additional devices to be added,25,2,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,TX_RISE_TUNE-High=speed transmitter rise=/fall=time adjustment. Adjusts the rise/fall times of the,27,2,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,TX_VREF_TUNE-High=speed DC voltage=level adjustment. Adjusts the high=speed DC level voltage.,29,4,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,Reserved-Reserved,33,25,Hex,7,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,OTGTUNE-"VBUS Valid Threshold Adjustment,58,3,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
T,VATEST_ENABLE-Analog test=pin select. Enables analog test voltages to be placed on the ID0 pin.,61,2,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
O,LOOPBACK_ENABLE-Places the high=speed PHY in loopback mode which concurrently enables high=speed receive,Enable,Disable,63,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,
O,ATERESET-Per=PHY ATE reset. When the USB core is powered up (not in suspend mode) an automatic,Enable,Disable,64,1,USB_USBDRD0_UCTL_PORT000_CFG_HS_HELP,

(USBDRD1_UCTL_PORT000_CFG_HS),17,This register controls configuration and test controls for the HS port 0 PHY.,USB,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP
T,Reserved-Reserved,1,6,Hex,2,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,COMP_DIS_TUNE-Disconnect threshold voltage. Adjusts the voltage level for the threshold used to detect a,7,3,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,SQ_RX_TUNE-Squelch threshold adjustment. Adjusts the voltage level for the threshold used to detect,10,3,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,TX_FSLS_TUNE-Low=speed/full=speed source impedance adjustment. Adjusts the low= and full=speed single=,13,4,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,Reserved-Reserved,17,2,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,TX_HS_XV_TUNE-Transmitter high=speed crossover adjustment. This bus adjusts the voltage at which the DP0,19,2,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,TX_PREEMP_AMP_TUNE-High=speed transmitter preemphasis current control. Controls the amount of current,21,2,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
O,Reserved-Reserved,Enable,Disable,23,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
O,TX_PREEMP_PULSE_TUNE-High=speed transmitter preemphasis duration control. Controls the duration for which the,Enable,Disable,24,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,TX_RES_TUNE-USB source=impedance adjustment. Some applications require additional devices to be added,25,2,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,TX_RISE_TUNE-High=speed transmitter rise=/fall=time adjustment. Adjusts the rise/fall times of the,27,2,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,TX_VREF_TUNE-High=speed DC voltage=level adjustment. Adjusts the high=speed DC level voltage.,29,4,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,Reserved-Reserved,33,25,Hex,7,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,OTGTUNE-"VBUS Valid Threshold Adjustment,58,3,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
T,VATEST_ENABLE-Analog test=pin select. Enables analog test voltages to be placed on the ID0 pin.,61,2,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
O,LOOPBACK_ENABLE-Places the high=speed PHY in loopback mode which concurrently enables high=speed receive,Enable,Disable,63,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,
O,ATERESET-Per=PHY ATE reset. When the USB core is powered up (not in suspend mode) an automatic,Enable,Disable,64,1,USB_USBDRD1_UCTL_PORT000_CFG_HS_HELP,

(USBDRD0_UCTL_PORT000_CFG_SS),14,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP
T,TX_VBOOST_LVL-TX voltage=boost level. Sets the boosted transmit launch amplitude (mVppd). The default,1,3,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
T,LOS_BIAS-Loss=of=signal detector threshold=level control. A positive binary bit setting change,4,3,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
O,LANE0_EXT_PCLK_REQ-When asserted this signal enables the pipe0_pclk output regardless of power state (along,Enable,Disable,7,1,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
O,LANE0_TX2RX_LOOPBK-When asserted data from TX predriver is looped back to RX slicers. LOS is bypassed and,Enable,Disable,8,1,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
T,Reserved-Reserved,9,14,Hex,4,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
T,PCS_RX_LOS_MASK_VAL-Configurable loss=of=signal mask width. Sets the number of reference clock cycles to mask,23,10,Hex,3,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
T,PCS_TX_DEEMPH_3P5DB-Fine=tune transmitter driver deemphasis when set to 3.5db.,33,6,Hex,2,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
T,PCS_TX_DEEMPH_6DB-Fine=tune transmitter driver deemphasis when set to 6 db.,39,6,Hex,2,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
T,PCS_TX_SWING_FULL-Launch amplitude of the transmitter. Sets the launch amplitude of the transmitter. The,45,7,Hex,2,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
T,LANE0_TX_TERM_OFFSET-Transmitter termination offset. Reserved set to 0x0.,52,5,Hex,2,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
T,Reserved-Reserved,57,2,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
O,RES_TUNE_ACK-Resistor tune acknowledge. While asserted indicates a resistor tune is in progress.,Enable,Disable,59,1,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
O,RES_TUNE_REQ-Resistor tune request. The rising edge triggers a resistor tune request (if one is not,Enable,Disable,60,1,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,
T,Reserved-Reserved,61,4,Hex,1,USB_USBDRD0_UCTL_PORT000_CFG_SS_HELP,

(USBDRD1_UCTL_PORT000_CFG_SS),14,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP
T,TX_VBOOST_LVL-TX voltage=boost level. Sets the boosted transmit launch amplitude (mVppd). The default,1,3,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
T,LOS_BIAS-Loss=of=signal detector threshold=level control. A positive binary bit setting change,4,3,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
O,LANE0_EXT_PCLK_REQ-When asserted this signal enables the pipe0_pclk output regardless of power state (along,Enable,Disable,7,1,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
O,LANE0_TX2RX_LOOPBK-When asserted data from TX predriver is looped back to RX slicers. LOS is bypassed and,Enable,Disable,8,1,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
T,Reserved-Reserved,9,14,Hex,4,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
T,PCS_RX_LOS_MASK_VAL-Configurable loss=of=signal mask width. Sets the number of reference clock cycles to mask,23,10,Hex,3,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
T,PCS_TX_DEEMPH_3P5DB-Fine=tune transmitter driver deemphasis when set to 3.5db.,33,6,Hex,2,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
T,PCS_TX_DEEMPH_6DB-Fine=tune transmitter driver deemphasis when set to 6 db.,39,6,Hex,2,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
T,PCS_TX_SWING_FULL-Launch amplitude of the transmitter. Sets the launch amplitude of the transmitter. The,45,7,Hex,2,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
T,LANE0_TX_TERM_OFFSET-Transmitter termination offset. Reserved set to 0x0.,52,5,Hex,2,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
T,Reserved-Reserved,57,2,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
O,RES_TUNE_ACK-Resistor tune acknowledge. While asserted indicates a resistor tune is in progress.,Enable,Disable,59,1,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
O,RES_TUNE_REQ-Resistor tune request. The rising edge triggers a resistor tune request (if one is not,Enable,Disable,60,1,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,
T,Reserved-Reserved,61,4,Hex,1,USB_USBDRD1_UCTL_PORT000_CFG_SS_HELP,

(USBDRD0_UCTL_PORT000_CR_DBG_CFG),7,Accessible by: only when H_CLKDIV_EN,USB,USB_USBDRD0_UCTL_PORT000_CR_DBG_CFG_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD0_UCTL_PORT000_CR_DBG_CFG_HELP,
T,DATA_IN-Address or data to be written to the CR interface.,17,16,Hex,4,USB_USBDRD0_UCTL_PORT000_CR_DBG_CFG_HELP,
T,Reserved-Reserved,33,28,Hex,7,USB_USBDRD0_UCTL_PORT000_CR_DBG_CFG_HELP,
O,CAP_ADDR-Rising edge triggers the [DATA_IN] field to be captured as the address.,Enable,Disable,61,1,USB_USBDRD0_UCTL_PORT000_CR_DBG_CFG_HELP,
O,CAP_DATA-Rising edge triggers the [DATA_IN] field to be captured as the write data.,Enable,Disable,62,1,USB_USBDRD0_UCTL_PORT000_CR_DBG_CFG_HELP,
O,READ-Rising edge triggers a register read operation of the captured address.,Enable,Disable,63,1,USB_USBDRD0_UCTL_PORT000_CR_DBG_CFG_HELP,
O,WRITE-Rising edge triggers a register write operation of the captured address with the captured data.,Enable,Disable,64,1,USB_USBDRD0_UCTL_PORT000_CR_DBG_CFG_HELP,

(USBDRD1_UCTL_PORT000_CR_DBG_CFG),7,Accessible by: only when H_CLKDIV_EN,USB,USB_USBDRD1_UCTL_PORT000_CR_DBG_CFG_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD1_UCTL_PORT000_CR_DBG_CFG_HELP,
T,DATA_IN-Address or data to be written to the CR interface.,17,16,Hex,4,USB_USBDRD1_UCTL_PORT000_CR_DBG_CFG_HELP,
T,Reserved-Reserved,33,28,Hex,7,USB_USBDRD1_UCTL_PORT000_CR_DBG_CFG_HELP,
O,CAP_ADDR-Rising edge triggers the [DATA_IN] field to be captured as the address.,Enable,Disable,61,1,USB_USBDRD1_UCTL_PORT000_CR_DBG_CFG_HELP,
O,CAP_DATA-Rising edge triggers the [DATA_IN] field to be captured as the write data.,Enable,Disable,62,1,USB_USBDRD1_UCTL_PORT000_CR_DBG_CFG_HELP,
O,READ-Rising edge triggers a register read operation of the captured address.,Enable,Disable,63,1,USB_USBDRD1_UCTL_PORT000_CR_DBG_CFG_HELP,
O,WRITE-Rising edge triggers a register write operation of the captured address with the captured data.,Enable,Disable,64,1,USB_USBDRD1_UCTL_PORT000_CR_DBG_CFG_HELP,

(USBDRD0_UCTL_PORT000_CR_DBG_STATUS),4,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD0_UCTL_PORT000_CR_DBG_STATUS_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD0_UCTL_PORT000_CR_DBG_STATUS_HELP,
T,DATA_OUT-Last data read from the CR interface.,17,16,Hex,4,USB_USBDRD0_UCTL_PORT000_CR_DBG_STATUS_HELP,
T,Reserved-Reserved,33,31,Hex,8,USB_USBDRD0_UCTL_PORT000_CR_DBG_STATUS_HELP,
O,ACK-Acknowledge that the CAP_ADDR CAP_DATA READ WRITE commands have completed.,Enable,Disable,64,1,USB_USBDRD0_UCTL_PORT000_CR_DBG_STATUS_HELP,

(USBDRD1_UCTL_PORT000_CR_DBG_STATUS),4,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD1_UCTL_PORT000_CR_DBG_STATUS_HELP
T,Reserved-Reserved,1,16,Hex,4,USB_USBDRD1_UCTL_PORT000_CR_DBG_STATUS_HELP,
T,DATA_OUT-Last data read from the CR interface.,17,16,Hex,4,USB_USBDRD1_UCTL_PORT000_CR_DBG_STATUS_HELP,
T,Reserved-Reserved,33,31,Hex,8,USB_USBDRD1_UCTL_PORT000_CR_DBG_STATUS_HELP,
O,ACK-Acknowledge that the CAP_ADDR CAP_DATA READ WRITE commands have completed.,Enable,Disable,64,1,USB_USBDRD1_UCTL_PORT000_CR_DBG_STATUS_HELP,

(USBDRD0_UCTL_SHIM_CFG),12,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD0_UCTL_SHIM_CFG_HELP
O,XS_NCB_OOB_WRN-Read/write error log for out=of=bound UAHC register access.,Enable,Disable,1,1,USB_USBDRD0_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,2,3,Hex,1,USB_USBDRD0_UCTL_SHIM_CFG_HELP,
T,XS_NCB_OOB_OSRC-SRCID error log for out=of=bound UAHC register access. The IOI outbound SRCID for the OOB,5,12,Hex,3,USB_USBDRD0_UCTL_SHIM_CFG_HELP,
O,XM_BAD_DMA_WRN-Read/write error log for bad DMA access from UAHC.,Enable,Disable,17,1,USB_USBDRD0_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,18,3,Hex,1,USB_USBDRD0_UCTL_SHIM_CFG_HELP,
T,XM_BAD_DMA_TYPE-ErrType error log for bad DMA access from UAHC. Encodes the type of error encountered,21,4,Hex,1,USB_USBDRD0_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,25,27,Hex,7,USB_USBDRD0_UCTL_SHIM_CFG_HELP,
O,DMA_READ_CMD-Selects the IOI read command used by DMA accesses. See USBDRD_UCTL_DMA_READ_CMD_E.,Enable,Disable,52,1,USB_USBDRD0_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,53,2,Hex,1,USB_USBDRD0_UCTL_SHIM_CFG_HELP,
T,DMA_ENDIAN_MODE-Selects the endian format for DMA accesses to the L2C. See USBDRD_UCTL_ENDIAN_MODE_E.,55,2,Hex,1,USB_USBDRD0_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,57,6,Hex,2,USB_USBDRD0_UCTL_SHIM_CFG_HELP,
T,CSR_ENDIAN_MODE-Selects the endian format for IOI CSR accesses to the UAHC. Note that when UAHC CSRs are,63,2,Hex,1,USB_USBDRD0_UCTL_SHIM_CFG_HELP,

(USBDRD1_UCTL_SHIM_CFG),12,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD1_UCTL_SHIM_CFG_HELP
O,XS_NCB_OOB_WRN-Read/write error log for out=of=bound UAHC register access.,Enable,Disable,1,1,USB_USBDRD1_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,2,3,Hex,1,USB_USBDRD1_UCTL_SHIM_CFG_HELP,
T,XS_NCB_OOB_OSRC-SRCID error log for out=of=bound UAHC register access. The IOI outbound SRCID for the OOB,5,12,Hex,3,USB_USBDRD1_UCTL_SHIM_CFG_HELP,
O,XM_BAD_DMA_WRN-Read/write error log for bad DMA access from UAHC.,Enable,Disable,17,1,USB_USBDRD1_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,18,3,Hex,1,USB_USBDRD1_UCTL_SHIM_CFG_HELP,
T,XM_BAD_DMA_TYPE-ErrType error log for bad DMA access from UAHC. Encodes the type of error encountered,21,4,Hex,1,USB_USBDRD1_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,25,27,Hex,7,USB_USBDRD1_UCTL_SHIM_CFG_HELP,
O,DMA_READ_CMD-Selects the IOI read command used by DMA accesses. See USBDRD_UCTL_DMA_READ_CMD_E.,Enable,Disable,52,1,USB_USBDRD1_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,53,2,Hex,1,USB_USBDRD1_UCTL_SHIM_CFG_HELP,
T,DMA_ENDIAN_MODE-Selects the endian format for DMA accesses to the L2C. See USBDRD_UCTL_ENDIAN_MODE_E.,55,2,Hex,1,USB_USBDRD1_UCTL_SHIM_CFG_HELP,
T,Reserved-Reserved,57,6,Hex,2,USB_USBDRD1_UCTL_SHIM_CFG_HELP,
T,CSR_ENDIAN_MODE-Selects the endian format for IOI CSR accesses to the UAHC. Note that when UAHC CSRs are,63,2,Hex,1,USB_USBDRD1_UCTL_SHIM_CFG_HELP,

(USBDRD0_UCTL_SPARE0),1,Accessible by: always,USB,USB_USBDRD0_UCTL_SPARE0_HELP
T,Reserved-Reserved,1,64,Hex,16,USB_USBDRD0_UCTL_SPARE0_HELP,

(USBDRD1_UCTL_SPARE0),1,Accessible by: always,USB,USB_USBDRD1_UCTL_SPARE0_HELP
T,Reserved-Reserved,1,64,Hex,16,USB_USBDRD1_UCTL_SPARE0_HELP,

(USBDRD0_UCTL_SPARE1),1,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD0_UCTL_SPARE1_HELP
T,Reserved-Reserved,1,64,Hex,16,USB_USBDRD0_UCTL_SPARE1_HELP,

(USBDRD1_UCTL_SPARE1),1,Accessible by: only when H_CLKDIV_EN.,USB,USB_USBDRD1_UCTL_SPARE1_HELP
T,Reserved-Reserved,1,64,Hex,16,USB_USBDRD1_UCTL_SPARE1_HELP,

(VRM0_ALT_FUSE),6,Type=RSL,VRM,VRM_VRM0_ALT_FUSE_HELP
T,Reserved-Reserved,1,24,Hex,6,VRM_VRM0_ALT_FUSE_HELP,
T,TRAN_TEMP-Transition temperature for V calculation.,25,8,Hex,2,VRM_VRM0_ALT_FUSE_HELP,
T,MAX_STEP-V step.,33,8,Hex,2,VRM_VRM0_ALT_FUSE_HELP,
T,SLOPE-Slope.,41,8,Hex,2,VRM_VRM0_ALT_FUSE_HELP,
T,V_BASE-Base voltage. Minimum voltage that gets written to voltage regulator.,49,8,Hex,2,VRM_VRM0_ALT_FUSE_HELP,
T,V_MAX-Max voltage. Maximum voltage that gets written to voltage regulator.,57,8,Hex,2,VRM_VRM0_ALT_FUSE_HELP,

(VRM0_DEVICE_STATUS),5,Type=RSL,VRM,VRM_VRM0_DEVICE_STATUS_HELP
T,Reserved-Reserved,1,46,Hex,12,VRM_VRM0_DEVICE_STATUS_HELP,
O,REMOVE_IDLE-When set will remove IDLE as described below.,Enable,Disable,47,1,VRM_VRM0_DEVICE_STATUS_HELP,
O,STATUS_IDLE-If set faulty external controller operation was detected for example in the ISL636*.,Enable,Disable,48,1,VRM_VRM0_DEVICE_STATUS_HELP,
T,STATUS_BYTE-Reads STATUS_BYTE register. See PMBus documentation.,49,8,Hex,2,VRM_VRM0_DEVICE_STATUS_HELP,
T,STATUS_CML-Reads STATUS_CML register. See PMBus documentation.,57,8,Hex,2,VRM_VRM0_DEVICE_STATUS_HELP,

(VRM0_FUSE_BYPASS),4,Type=RSL,VRM,VRM_VRM0_FUSE_BYPASS_HELP
T,Reserved-Reserved,1,61,Hex,16,VRM_VRM0_FUSE_BYPASS_HELP,
O,CTL_HW_BYPASS-If set bypass VRM control hardware responsible for controlling external voltage,Enable,Disable,62,1,VRM_VRM0_FUSE_BYPASS_HELP,
O,CTL_FUSE_BYPASS-If set bypass V_MAX V_BASE MAX_STEP SLOPE TRAN_TEMP fuses which feed the PMBus VRM controller.,Enable,Disable,63,1,VRM_VRM0_FUSE_BYPASS_HELP,
O,TS_FUSE_BYPASS-If set bypass MC and NOFF fuses which feed the temperature sensor.,Enable,Disable,64,1,VRM_VRM0_FUSE_BYPASS_HELP,

(VRM0_MISC_INFO),9,Type=RSL,VRM,VRM_VRM0_MISC_INFO_HELP
T,Reserved-Reserved,1,21,Hex,6,VRM_VRM0_MISC_INFO_HELP,
T,VRM_TYPE2-Bits <4..2> of VRM type enumerated by VRM_TYPE_E.,22,3,Hex,1,VRM_VRM0_MISC_INFO_HELP,
T,VRM_CTL_RCV_STATUS_ERROR-Holds the received status read from the external controller only for failing status.,25,24,Hex,6,VRM_VRM0_MISC_INFO_HELP,
T,VRM_CTL_CUR_STATE-Current state of the VRM_CTL.,49,3,Hex,1,VRM_VRM0_MISC_INFO_HELP,
T,VRM_TYPE-Bits <1:0> of VRM type indicating the type of device connected to this controller.,52,2,Hex,1,VRM_VRM0_MISC_INFO_HELP,
O,BOOT_SEQ-Boot sequence was completed.,Enable,Disable,54,1,VRM_VRM0_MISC_INFO_HELP,
O,TS_FUSE_STS-Set if VRM fuses were loaded.,Enable,Disable,55,1,VRM_VRM0_MISC_INFO_HELP,
O,VRM_FUSE_STS-Set if VRM fuses were loaded.,Enable,Disable,56,1,VRM_VRM0_MISC_INFO_HELP,
T,CMND-Last command send to the external voltage regulator.,57,8,Hex,2,VRM_VRM0_MISC_INFO_HELP,

(VRM0_TELEMETRY_CMND),2,Type=RSL,VRM,VRM_VRM0_TELEMETRY_CMND_HELP
T,Reserved-Reserved,1,62,Hex,16,VRM_VRM0_TELEMETRY_CMND_HELP,
T,CMND-This command will initiate a read instruction to the external voltage regulator,63,2,Hex,1,VRM_VRM0_TELEMETRY_CMND_HELP,

(VRM0_TELEMETRY_READ),3,Type=RSL,VRM,VRM_VRM0_TELEMETRY_READ_HELP
T,Reserved-Reserved,1,32,Hex,8,VRM_VRM0_TELEMETRY_READ_HELP,
T,IOUT-Current reading from external regulator.,33,16,Hex,4,VRM_VRM0_TELEMETRY_READ_HELP,
T,VOUT-Voltage reading from external regulator.,49,16,Hex,4,VRM_VRM0_TELEMETRY_READ_HELP,

(VRM0_TS_TEMP_CONV_COEFF_FSM),8,Type=RSL,VRM,VRM_VRM0_TS_TEMP_CONV_COEFF_FSM_HELP
T,Reserved-Reserved,1,6,Hex,2,VRM_VRM0_TS_TEMP_CONV_COEFF_FSM_HELP,
T,T_FSM-Sets time interval for FSM update.,7,10,Hex,3,VRM_VRM0_TS_TEMP_CONV_COEFF_FSM_HELP,
T,Reserved-Reserved,17,10,Hex,3,VRM_VRM0_TS_TEMP_CONV_COEFF_FSM_HELP,
T,COEFF_A-Coefficient A value for polynomial fit.,27,6,Hex,2,VRM_VRM0_TS_TEMP_CONV_COEFF_FSM_HELP,
T,Reserved-Reserved,33,7,Hex,2,VRM_VRM0_TS_TEMP_CONV_COEFF_FSM_HELP,
T,COEFF_B-Coefficient B value for polynomial fit. It should be a positive number and between 1 and,40,9,Hex,3,VRM_VRM0_TS_TEMP_CONV_COEFF_FSM_HELP,
T,Reserved-Reserved,49,4,Hex,1,VRM_VRM0_TS_TEMP_CONV_COEFF_FSM_HELP,
T,COEFF_C-Coefficient C value for polynomial fit.,53,12,Hex,3,VRM_VRM0_TS_TEMP_CONV_COEFF_FSM_HELP,

(VRM0_TS_TEMP_CONV_CTL),6,Type=RSL,VRM,VRM_VRM0_TS_TEMP_CONV_CTL_HELP
T,Reserved-Reserved,1,51,Hex,13,VRM_VRM0_TS_TEMP_CONV_CTL_HELP,
O,RESET_SM-This will force the temperature conversion state machine into the reset state until,Enable,Disable,52,1,VRM_VRM0_TS_TEMP_CONV_CTL_HELP,
O,SW_ACCESS-If set software controls inputs of analog temperature sensor.,Enable,Disable,53,1,VRM_VRM0_TS_TEMP_CONV_CTL_HELP,
T,TS_SWITCH-Alternate software access to control temperature sensor switches.,54,9,Hex,3,VRM_VRM0_TS_TEMP_CONV_CTL_HELP,
O,TS_CURR2EN-Controls curr2_en pin on analog temperature sensor block.,Enable,Disable,63,1,VRM_VRM0_TS_TEMP_CONV_CTL_HELP,
O,STROBE-Controls strobe pin on analog temperature sensor block.,Enable,Disable,64,1,VRM_VRM0_TS_TEMP_CONV_CTL_HELP,

(VRM0_TS_TEMP_CONV_RESULT),5,Type=RSL,VRM,VRM_VRM0_TS_TEMP_CONV_RESULT_HELP
T,Reserved-Reserved,1,40,Hex,10,VRM_VRM0_TS_TEMP_CONV_RESULT_HELP,
O,N_VALID-When set N_VALUE is valid.,Enable,Disable,41,1,VRM_VRM0_TS_TEMP_CONV_RESULT_HELP,
T,N_VALUE-N cycle count values after calibration initiated. Qualified by [N_VALID].,42,11,Hex,3,VRM_VRM0_TS_TEMP_CONV_RESULT_HELP,
O,TEMP_VALID-When set [TEMP_CORRECTED] is valid.,Enable,Disable,53,1,VRM_VRM0_TS_TEMP_CONV_RESULT_HELP,
T,TEMP_CORRECTED-Corrected temperature read out from the temp sensor module in degrees C with,54,11,Hex,3,VRM_VRM0_TS_TEMP_CONV_RESULT_HELP,

(VRM0_TS_TEMP_NOFF_MC),4,Type=RSL,VRM,VRM_VRM0_TS_TEMP_NOFF_MC_HELP
T,Reserved-Reserved,1,36,Hex,9,VRM_VRM0_TS_TEMP_NOFF_MC_HELP,
T,MC-MC value default is 3000 decimal.,37,12,Hex,3,VRM_VRM0_TS_TEMP_NOFF_MC_HELP,
T,Reserved-Reserved,49,5,Hex,2,VRM_VRM0_TS_TEMP_NOFF_MC_HELP,
T,NOFF-N cycle count offset used to subtract the appropriate count from N cycle.,54,11,Hex,3,VRM_VRM0_TS_TEMP_NOFF_MC_HELP,

(VRM0_TWS_TWSI_SW),13,This register allows SW to write data into I2C Controller directly.,VRM,VRM_VRM0_TWS_TWSI_SW_HELP
O,V-Valid bit.,Enable,Disable,1,1,VRM_VRM0_TWS_TWSI_SW_HELP,
O,SL_ONLY-Reserved.,Enable,Disable,2,1,VRM_VRM0_TWS_TWSI_SW_HELP,
O,EIA-Reserved.,Enable,Disable,3,1,VRM_VRM0_TWS_TWSI_SW_HELP,
T,OP-Reserved.,4,4,Hex,1,VRM_VRM0_TWS_TWSI_SW_HELP,
O,R-Read bit or result. If this bit is set on a CSR write when SLONLY = 0 the operation is a,Enable,Disable,8,1,VRM_VRM0_TWS_TWSI_SW_HELP,
O,SOVR-Reserved.,Enable,Disable,9,1,VRM_VRM0_TWS_TWSI_SW_HELP,
O,SIZE_B3-Reserved.,Enable,Disable,10,1,VRM_VRM0_TWS_TWSI_SW_HELP,
T,SIZE-Size minus one. Specifies the size in bytes of the master=mode operation.,11,2,Hex,1,VRM_VRM0_TWS_TWSI_SW_HELP,
T,SCR-Reserved.,13,2,Hex,1,VRM_VRM0_TWS_TWSI_SW_HELP,
T,UN_ADDR-Reserved.,15,3,Hex,1,VRM_VRM0_TWS_TWSI_SW_HELP,
T,ADDR-Address field. The address of the remote device for a master=mode operation.,18,7,Hex,2,VRM_VRM0_TWS_TWSI_SW_HELP,
T,IA-Internal Address. Used when launching a combined master=mode operation.,25,8,Hex,2,VRM_VRM0_TWS_TWSI_SW_HELP,
T,DATA-Data field.,33,32,Hex,8,VRM_VRM0_TWS_TWSI_SW_HELP,

