module dff(d,clk,reset,q);
 input d,clk,reset;
 output q;

 always @(posedge clk)
 begin
	 if(reset==1'b1)
		 Q<=1'b0;
		 else
		 
		   Q<=d;
	 endcase

 end
 endmodule
