

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Mon Aug  5 20:34:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_2_fp2_ap_d2r5_ap_d2r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     8.323|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  861|  861|  861|  861|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Loop        |  860|  860|       172|          -|          -|     5|    no    |
        | + Col_Loop       |  170|  170|        34|          -|          -|     5|    no    |
        |  ++ Filter_Loop  |   32|   32|         2|          -|          -|    16|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    197|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    117|    -|
|Register         |        -|      -|      98|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      98|    314|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_311_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln14_2_fu_344_p2   |     +    |      0|  0|  15|           9|           9|
    |add_ln14_3_fu_355_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln14_fu_285_p2     |     +    |      0|  0|  12|           3|           3|
    |add_ln15_1_fu_370_p2   |     +    |      0|  0|  15|           9|           1|
    |add_ln15_fu_273_p2     |     +    |      0|  0|  15|           9|           5|
    |add_ln9_fu_255_p2      |     +    |      0|  0|  15|           6|           4|
    |c_fu_267_p2            |     +    |      0|  0|  12|           3|           1|
    |f_fu_330_p2            |     +    |      0|  0|  15|           5|           1|
    |i_fu_225_p2            |     +    |      0|  0|  15|           9|           7|
    |r_fu_219_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln12_fu_324_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln14_fu_279_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln6_fu_213_p2     |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_261_p2     |   icmp   |      0|  0|   9|           3|           3|
    |select_ln14_fu_291_p3  |  select  |      0|  0|   3|           1|           3|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 197|          84|          62|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  33|          6|    1|          6|
    |ap_phi_mux_phi_ln14_phi_fu_201_p6  |  21|          4|   32|        128|
    |c_0_reg_154                        |   9|          2|    3|          6|
    |f_0_reg_187                        |   9|          2|    5|         10|
    |i_0_reg_131                        |   9|          2|    9|         18|
    |i_1_reg_143                        |   9|          2|    9|         18|
    |i_2_reg_176                        |   9|          2|    9|         18|
    |phi_mul_reg_165                    |   9|          2|    6|         12|
    |r_0_reg_120                        |   9|          2|    3|          6|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 117|         24|   77|        222|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln15_reg_412     |  9|   0|    9|          0|
    |add_ln9_reg_399      |  6|   0|    6|          0|
    |ap_CS_fsm            |  5|   0|    5|          0|
    |c_0_reg_154          |  3|   0|    3|          0|
    |c_reg_407            |  3|   0|    3|          0|
    |f_0_reg_187          |  5|   0|    5|          0|
    |f_reg_429            |  5|   0|    5|          0|
    |i_0_reg_131          |  9|   0|    9|          0|
    |i_1_reg_143          |  9|   0|    9|          0|
    |i_2_reg_176          |  9|   0|    9|          0|
    |i_reg_384            |  9|   0|    9|          0|
    |phi_mul_reg_165      |  6|   0|    6|          0|
    |r_0_reg_120          |  3|   0|    3|          0|
    |r_reg_379            |  3|   0|    3|          0|
    |select_ln14_reg_417  |  3|   0|    3|          0|
    |tmp_78_cast_reg_421  |  5|   0|    9|          4|
    |zext_ln14_reg_389    |  3|   0|    5|          2|
    |zext_ln9_reg_394     |  3|   0|    8|          5|
    +---------------------+---+----+-----+-----------+
    |Total                | 98|   0|  109|         11|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |        flat        | return value |
|ap_done                      | out |    1| ap_ctrl_hs |        flat        | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |        flat        | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |        flat        | return value |
|flat_array_address0          | out |    9|  ap_memory |     flat_array     |     array    |
|flat_array_ce0               | out |    1|  ap_memory |     flat_array     |     array    |
|flat_array_we0               | out |    1|  ap_memory |     flat_array     |     array    |
|flat_array_d0                | out |   32|  ap_memory |     flat_array     |     array    |
|max_pool_2_out_0_address0    | out |    8|  ap_memory |  max_pool_2_out_0  |     array    |
|max_pool_2_out_0_ce0         | out |    1|  ap_memory |  max_pool_2_out_0  |     array    |
|max_pool_2_out_0_q0          |  in |   32|  ap_memory |  max_pool_2_out_0  |     array    |
|max_pool_2_out_1_address0    | out |    8|  ap_memory |  max_pool_2_out_1  |     array    |
|max_pool_2_out_1_ce0         | out |    1|  ap_memory |  max_pool_2_out_1  |     array    |
|max_pool_2_out_1_q0          |  in |   32|  ap_memory |  max_pool_2_out_1  |     array    |
|max_pool_2_out_2_0_address0  | out |    7|  ap_memory | max_pool_2_out_2_0 |     array    |
|max_pool_2_out_2_0_ce0       | out |    1|  ap_memory | max_pool_2_out_2_0 |     array    |
|max_pool_2_out_2_0_q0        |  in |   32|  ap_memory | max_pool_2_out_2_0 |     array    |
+-----------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn/flat.cpp:6]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 7 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %Row_Loop_end ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln6 = icmp eq i3 %r_0, -3" [cnn/flat.cpp:6]   --->   Operation 9 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [cnn/flat.cpp:6]   --->   Operation 11 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %6, label %Row_Loop_begin" [cnn/flat.cpp:6]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str36) nounwind" [cnn/flat.cpp:7]   --->   Operation 13 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str36)" [cnn/flat.cpp:7]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 80" [cnn/flat.cpp:15]   --->   Operation 15 'add' 'i' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_0, i1 false)" [cnn/flat.cpp:14]   --->   Operation 16 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i4 %tmp_s to i5" [cnn/flat.cpp:14]   --->   Operation 17 'zext' 'zext_ln14' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_67 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %r_0, i4 0)" [cnn/flat.cpp:14]   --->   Operation 18 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i7 %tmp_67 to i8" [cnn/flat.cpp:9]   --->   Operation 19 'zext' 'zext_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %2" [cnn/flat.cpp:9]   --->   Operation 20 'br' <Predicate = (!icmp_ln6)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [cnn/flat.cpp:19]   --->   Operation 21 'ret' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.63>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_0, %Row_Loop_begin ], [ %add_ln15, %Col_Loop_end ]" [cnn/flat.cpp:15]   --->   Operation 22 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 23 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i6 [ 0, %Row_Loop_begin ], [ %add_ln9, %Col_Loop_end ]" [cnn/flat.cpp:9]   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln9 = add i6 %phi_mul, 11" [cnn/flat.cpp:9]   --->   Operation 25 'add' 'add_ln9' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.13ns)   --->   "%icmp_ln9 = icmp eq i3 %c_0, -3" [cnn/flat.cpp:9]   --->   Operation 26 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 27 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [cnn/flat.cpp:9]   --->   Operation 28 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %Row_Loop_end, label %Col_Loop_begin" [cnn/flat.cpp:9]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str137) nounwind" [cnn/flat.cpp:10]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str137)" [cnn/flat.cpp:10]   --->   Operation 31 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 %i_1, 16" [cnn/flat.cpp:15]   --->   Operation 32 'add' 'add_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp ult i3 %c_0, 3" [cnn/flat.cpp:14]   --->   Operation 33 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.65ns)   --->   "%add_ln14 = add i3 %c_0, -3" [cnn/flat.cpp:14]   --->   Operation 34 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.98ns)   --->   "%select_ln14 = select i1 %icmp_ln14, i3 %c_0, i3 %add_ln14" [cnn/flat.cpp:14]   --->   Operation 35 'select' 'select_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %phi_mul, i32 5)" [cnn/flat.cpp:14]   --->   Operation 36 'bitselect' 'tmp_62' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i1 %tmp_62 to i5" [cnn/flat.cpp:14]   --->   Operation 37 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln14_1 = add i5 %zext_ln14, %zext_ln14_4" [cnn/flat.cpp:14]   --->   Operation 38 'add' 'add_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_78_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln14_1, i4 0)" [cnn/flat.cpp:12]   --->   Operation 39 'bitconcatenate' 'tmp_78_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %3" [cnn/flat.cpp:12]   --->   Operation 40 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str36, i32 %tmp)" [cnn/flat.cpp:18]   --->   Operation 41 'specregionend' 'empty_22' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [cnn/flat.cpp:6]   --->   Operation 42 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.12>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_1, %Col_Loop_begin ], [ %add_ln15_1, %5 ]" [cnn/flat.cpp:15]   --->   Operation 43 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %5 ]"   --->   Operation 44 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %f_0, -16" [cnn/flat.cpp:12]   --->   Operation 45 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 46 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn/flat.cpp:12]   --->   Operation 47 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Col_Loop_end, label %4" [cnn/flat.cpp:12]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str238) nounwind" [cnn/flat.cpp:13]   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i5 %f_0 to i8" [cnn/flat.cpp:14]   --->   Operation 50 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i5 %f_0 to i9" [cnn/flat.cpp:14]   --->   Operation 51 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (1.82ns)   --->   "%add_ln14_2 = add i9 %tmp_78_cast, %zext_ln14_6" [cnn/flat.cpp:14]   --->   Operation 52 'add' 'add_ln14_2' <Predicate = (!icmp_ln12)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i9 %add_ln14_2 to i64" [cnn/flat.cpp:14]   --->   Operation 53 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%max_pool_2_out_0_add = getelementptr [160 x float]* @max_pool_2_out_0, i64 0, i64 %zext_ln14_7" [cnn/flat.cpp:14]   --->   Operation 54 'getelementptr' 'max_pool_2_out_0_add' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%max_pool_2_out_1_add = getelementptr [160 x float]* @max_pool_2_out_1, i64 0, i64 %zext_ln14_7" [cnn/flat.cpp:14]   --->   Operation 55 'getelementptr' 'max_pool_2_out_1_add' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.87ns)   --->   "%add_ln14_3 = add i8 %zext_ln9, %zext_ln14_5" [cnn/flat.cpp:14]   --->   Operation 56 'add' 'add_ln14_3' <Predicate = (!icmp_ln12)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i8 %add_ln14_3 to i64" [cnn/flat.cpp:14]   --->   Operation 57 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%max_pool_2_out_2_0_a = getelementptr [80 x float]* @max_pool_2_out_2_0, i64 0, i64 %zext_ln14_8" [cnn/flat.cpp:14]   --->   Operation 58 'getelementptr' 'max_pool_2_out_2_0_a' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.13ns)   --->   "switch i3 %select_ln14, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [cnn/flat.cpp:14]   --->   Operation 59 'switch' <Predicate = (!icmp_ln12)> <Delay = 1.13>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%max_pool_2_out_1_loa = load float* %max_pool_2_out_1_add, align 4" [cnn/flat.cpp:14]   --->   Operation 60 'load' 'max_pool_2_out_1_loa' <Predicate = (!icmp_ln12 & select_ln14 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 61 [2/2] (3.25ns)   --->   "%max_pool_2_out_0_loa = load float* %max_pool_2_out_0_add, align 4" [cnn/flat.cpp:14]   --->   Operation 61 'load' 'max_pool_2_out_0_loa' <Predicate = (!icmp_ln12 & select_ln14 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 62 [2/2] (3.25ns)   --->   "%max_pool_2_out_2_0_l = load float* %max_pool_2_out_2_0_a, align 4" [cnn/flat.cpp:14]   --->   Operation 62 'load' 'max_pool_2_out_2_0_l' <Predicate = (!icmp_ln12 & select_ln14 != 0 & select_ln14 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str137, i32 %tmp_6)" [cnn/flat.cpp:17]   --->   Operation 63 'specregionend' 'empty_21' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [cnn/flat.cpp:9]   --->   Operation 64 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.32>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%max_pool_2_out_1_loa = load float* %max_pool_2_out_1_add, align 4" [cnn/flat.cpp:14]   --->   Operation 65 'load' 'max_pool_2_out_1_loa' <Predicate = (select_ln14 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 66 [1/1] (1.81ns)   --->   "br label %5" [cnn/flat.cpp:14]   --->   Operation 66 'br' <Predicate = (select_ln14 == 1)> <Delay = 1.81>
ST_5 : Operation 67 [1/2] (3.25ns)   --->   "%max_pool_2_out_0_loa = load float* %max_pool_2_out_0_add, align 4" [cnn/flat.cpp:14]   --->   Operation 67 'load' 'max_pool_2_out_0_loa' <Predicate = (select_ln14 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 68 [1/1] (1.81ns)   --->   "br label %5" [cnn/flat.cpp:14]   --->   Operation 68 'br' <Predicate = (select_ln14 == 0)> <Delay = 1.81>
ST_5 : Operation 69 [1/2] (3.25ns)   --->   "%max_pool_2_out_2_0_l = load float* %max_pool_2_out_2_0_a, align 4" [cnn/flat.cpp:14]   --->   Operation 69 'load' 'max_pool_2_out_2_0_l' <Predicate = (select_ln14 != 0 & select_ln14 != 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 70 [1/1] (1.81ns)   --->   "br label %5" [cnn/flat.cpp:14]   --->   Operation 70 'br' <Predicate = (select_ln14 != 0 & select_ln14 != 1)> <Delay = 1.81>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%phi_ln14 = phi float [ %max_pool_2_out_0_loa, %branch0 ], [ %max_pool_2_out_1_loa, %branch1 ], [ %max_pool_2_out_2_0_l, %branch2 ]" [cnn/flat.cpp:14]   --->   Operation 71 'phi' 'phi_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i9 %i_2 to i64" [cnn/flat.cpp:14]   --->   Operation 72 'zext' 'zext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_3" [cnn/flat.cpp:14]   --->   Operation 73 'getelementptr' 'flat_array_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (3.25ns)   --->   "store float %phi_ln14, float* %flat_array_addr, align 4" [cnn/flat.cpp:14]   --->   Operation 74 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 75 [1/1] (1.82ns)   --->   "%add_ln15_1 = add i9 %i_2, 1" [cnn/flat.cpp:15]   --->   Operation 75 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %3" [cnn/flat.cpp:12]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln6               (br               ) [ 011111]
r_0                  (phi              ) [ 001000]
i_0                  (phi              ) [ 001111]
icmp_ln6             (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
r                    (add              ) [ 011111]
br_ln6               (br               ) [ 000000]
specloopname_ln7     (specloopname     ) [ 000000]
tmp                  (specregionbegin  ) [ 000111]
i                    (add              ) [ 011111]
tmp_s                (bitconcatenate   ) [ 000000]
zext_ln14            (zext             ) [ 000111]
tmp_67               (bitconcatenate   ) [ 000000]
zext_ln9             (zext             ) [ 000111]
br_ln9               (br               ) [ 001111]
ret_ln19             (ret              ) [ 000000]
i_1                  (phi              ) [ 000111]
c_0                  (phi              ) [ 000100]
phi_mul              (phi              ) [ 000100]
add_ln9              (add              ) [ 001111]
icmp_ln9             (icmp             ) [ 001111]
empty_19             (speclooptripcount) [ 000000]
c                    (add              ) [ 001111]
br_ln9               (br               ) [ 000000]
specloopname_ln10    (specloopname     ) [ 000000]
tmp_6                (specregionbegin  ) [ 000011]
add_ln15             (add              ) [ 001111]
icmp_ln14            (icmp             ) [ 000000]
add_ln14             (add              ) [ 000000]
select_ln14          (select           ) [ 000011]
tmp_62               (bitselect        ) [ 000000]
zext_ln14_4          (zext             ) [ 000000]
add_ln14_1           (add              ) [ 000000]
tmp_78_cast          (bitconcatenate   ) [ 000011]
br_ln12              (br               ) [ 001111]
empty_22             (specregionend    ) [ 000000]
br_ln6               (br               ) [ 011111]
i_2                  (phi              ) [ 000011]
f_0                  (phi              ) [ 000010]
icmp_ln12            (icmp             ) [ 001111]
empty_20             (speclooptripcount) [ 000000]
f                    (add              ) [ 001111]
br_ln12              (br               ) [ 000000]
specloopname_ln13    (specloopname     ) [ 000000]
zext_ln14_5          (zext             ) [ 000000]
zext_ln14_6          (zext             ) [ 000000]
add_ln14_2           (add              ) [ 000000]
zext_ln14_7          (zext             ) [ 000000]
max_pool_2_out_0_add (getelementptr    ) [ 000001]
max_pool_2_out_1_add (getelementptr    ) [ 000001]
add_ln14_3           (add              ) [ 000000]
zext_ln14_8          (zext             ) [ 000000]
max_pool_2_out_2_0_a (getelementptr    ) [ 000001]
switch_ln14          (switch           ) [ 000000]
empty_21             (specregionend    ) [ 000000]
br_ln9               (br               ) [ 001111]
max_pool_2_out_1_loa (load             ) [ 000000]
br_ln14              (br               ) [ 000000]
max_pool_2_out_0_loa (load             ) [ 000000]
br_ln14              (br               ) [ 000000]
max_pool_2_out_2_0_l (load             ) [ 000000]
br_ln14              (br               ) [ 000000]
phi_ln14             (phi              ) [ 000000]
zext_ln14_3          (zext             ) [ 000000]
flat_array_addr      (getelementptr    ) [ 000000]
store_ln14           (store            ) [ 000000]
add_ln15_1           (add              ) [ 001111]
br_ln12              (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_2_out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_2_out_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_pool_2_out_2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="max_pool_2_out_0_add_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="9" slack="0"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_2_out_0_add/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="max_pool_2_out_1_add_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="9" slack="0"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_2_out_1_add/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="max_pool_2_out_2_0_a_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_2_out_2_0_a/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_2_out_1_loa/4 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_2_out_0_loa/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_2_out_2_0_l/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="flat_array_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="9" slack="0"/>
<pin id="111" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln14_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="120" class="1005" name="r_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="1"/>
<pin id="122" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="r_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="9" slack="1"/>
<pin id="145" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_1_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="9" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="154" class="1005" name="c_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="1"/>
<pin id="156" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="c_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="165" class="1005" name="phi_mul_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="1"/>
<pin id="167" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="phi_mul_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="i_2_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="1"/>
<pin id="178" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_2_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="9" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="187" class="1005" name="f_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="1"/>
<pin id="189" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="f_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="phi_ln14_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln14 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="phi_ln14_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="4" bw="32" slack="0"/>
<pin id="207" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln14/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln6_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="0" index="1" bw="3" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="r_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_s_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln14_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_67_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="7" slack="0"/>
<pin id="245" dir="0" index="1" bw="3" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln9_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln9_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln9_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="c_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="3" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln15_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="9" slack="0"/>
<pin id="275" dir="0" index="1" bw="6" slack="0"/>
<pin id="276" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln14_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln14_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="3" slack="0"/>
<pin id="288" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="select_ln14_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="1" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_62_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="6" slack="0"/>
<pin id="302" dir="0" index="2" bw="4" slack="0"/>
<pin id="303" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_62/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln14_4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln14_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="1"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_78_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_78_cast/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln12_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="0" index="1" bw="5" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="f_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln14_5_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln14_6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln14_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="1"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln14_7_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln14_3_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="7" slack="2"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln14_8_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln14_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="9" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln15_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="1"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/5 "/>
</bind>
</comp>

<comp id="379" class="1005" name="r_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="384" class="1005" name="i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="9" slack="0"/>
<pin id="386" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="389" class="1005" name="zext_ln14_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="1"/>
<pin id="391" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="394" class="1005" name="zext_ln9_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="2"/>
<pin id="396" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln9 "/>
</bind>
</comp>

<comp id="399" class="1005" name="add_ln9_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="6" slack="0"/>
<pin id="401" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="407" class="1005" name="c_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="412" class="1005" name="add_ln15_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="9" slack="0"/>
<pin id="414" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="417" class="1005" name="select_ln14_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="3" slack="1"/>
<pin id="419" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_78_cast_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="9" slack="1"/>
<pin id="423" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78_cast "/>
</bind>
</comp>

<comp id="429" class="1005" name="f_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="434" class="1005" name="max_pool_2_out_0_add_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="1"/>
<pin id="436" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_2_out_0_add "/>
</bind>
</comp>

<comp id="439" class="1005" name="max_pool_2_out_1_add_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_2_out_1_add "/>
</bind>
</comp>

<comp id="444" class="1005" name="max_pool_2_out_2_0_a_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="1"/>
<pin id="446" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_2_out_2_0_a "/>
</bind>
</comp>

<comp id="449" class="1005" name="add_ln15_1_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="1"/>
<pin id="451" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="64" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="64" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="64" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="75" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="68" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="82" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="152"><net_src comp="131" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="185"><net_src comp="143" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="209"><net_src comp="95" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="89" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="211"><net_src comp="101" pin="3"/><net_sink comp="201" pin=4"/></net>

<net id="212"><net_src comp="201" pin="6"/><net_sink comp="114" pin=1"/></net>

<net id="217"><net_src comp="124" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="124" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="135" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="124" pin="4"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="124" pin="4"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="34" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="169" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="38" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="158" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="158" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="18" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="146" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="42" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="158" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="158" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="279" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="158" pin="4"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=2"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="169" pin="4"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="50" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="311" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="34" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="328"><net_src comp="191" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="191" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="191" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="191" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="344" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="354"><net_src comp="349" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="359"><net_src comp="336" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="368"><net_src comp="176" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="374"><net_src comp="176" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="219" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="387"><net_src comp="225" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="392"><net_src comp="239" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="397"><net_src comp="251" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="402"><net_src comp="255" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="410"><net_src comp="267" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="415"><net_src comp="273" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="420"><net_src comp="291" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="316" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="432"><net_src comp="330" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="437"><net_src comp="68" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="442"><net_src comp="75" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="447"><net_src comp="82" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="452"><net_src comp="370" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="179" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flat_array | {5 }
	Port: max_pool_2_out_0 | {}
	Port: max_pool_2_out_1 | {}
	Port: max_pool_2_out_2_0 | {}
 - Input state : 
	Port: flat : flat_array | {}
	Port: flat : max_pool_2_out_0 | {4 5 }
	Port: flat : max_pool_2_out_1 | {4 5 }
	Port: flat : max_pool_2_out_2_0 | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		r : 1
		br_ln6 : 2
		i : 1
		tmp_s : 1
		zext_ln14 : 2
		tmp_67 : 1
		zext_ln9 : 2
	State 3
		add_ln9 : 1
		icmp_ln9 : 1
		c : 1
		br_ln9 : 2
		add_ln15 : 1
		icmp_ln14 : 1
		add_ln14 : 1
		select_ln14 : 2
		tmp_62 : 1
		zext_ln14_4 : 2
		add_ln14_1 : 3
		tmp_78_cast : 4
	State 4
		icmp_ln12 : 1
		f : 1
		br_ln12 : 2
		zext_ln14_5 : 1
		zext_ln14_6 : 1
		add_ln14_2 : 2
		zext_ln14_7 : 3
		max_pool_2_out_0_add : 4
		max_pool_2_out_1_add : 4
		add_ln14_3 : 2
		zext_ln14_8 : 3
		max_pool_2_out_2_0_a : 4
		max_pool_2_out_1_loa : 5
		max_pool_2_out_0_loa : 5
		max_pool_2_out_2_0_l : 5
	State 5
		phi_ln14 : 1
		flat_array_addr : 1
		store_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      r_fu_219      |    0    |    12   |
|          |      i_fu_225      |    0    |    15   |
|          |   add_ln9_fu_255   |    0    |    15   |
|          |      c_fu_267      |    0    |    12   |
|          |   add_ln15_fu_273  |    0    |    15   |
|    add   |   add_ln14_fu_285  |    0    |    12   |
|          |  add_ln14_1_fu_311 |    0    |    13   |
|          |      f_fu_330      |    0    |    15   |
|          |  add_ln14_2_fu_344 |    0    |    15   |
|          |  add_ln14_3_fu_355 |    0    |    15   |
|          |  add_ln15_1_fu_370 |    0    |    15   |
|----------|--------------------|---------|---------|
|          |   icmp_ln6_fu_213  |    0    |    9    |
|   icmp   |   icmp_ln9_fu_261  |    0    |    9    |
|          |  icmp_ln14_fu_279  |    0    |    9    |
|          |  icmp_ln12_fu_324  |    0    |    11   |
|----------|--------------------|---------|---------|
|  select  | select_ln14_fu_291 |    0    |    3    |
|----------|--------------------|---------|---------|
|          |    tmp_s_fu_231    |    0    |    0    |
|bitconcatenate|    tmp_67_fu_243   |    0    |    0    |
|          | tmp_78_cast_fu_316 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln14_fu_239  |    0    |    0    |
|          |   zext_ln9_fu_251  |    0    |    0    |
|          | zext_ln14_4_fu_307 |    0    |    0    |
|   zext   | zext_ln14_5_fu_336 |    0    |    0    |
|          | zext_ln14_6_fu_340 |    0    |    0    |
|          | zext_ln14_7_fu_349 |    0    |    0    |
|          | zext_ln14_8_fu_360 |    0    |    0    |
|          | zext_ln14_3_fu_365 |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|    tmp_62_fu_299   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   195   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln15_1_reg_449     |    9   |
|      add_ln15_reg_412      |    9   |
|       add_ln9_reg_399      |    6   |
|         c_0_reg_154        |    3   |
|          c_reg_407         |    3   |
|         f_0_reg_187        |    5   |
|          f_reg_429         |    5   |
|         i_0_reg_131        |    9   |
|         i_1_reg_143        |    9   |
|         i_2_reg_176        |    9   |
|          i_reg_384         |    9   |
|max_pool_2_out_0_add_reg_434|    8   |
|max_pool_2_out_1_add_reg_439|    8   |
|max_pool_2_out_2_0_a_reg_444|    7   |
|      phi_ln14_reg_198      |   32   |
|       phi_mul_reg_165      |    6   |
|         r_0_reg_120        |    3   |
|          r_reg_379         |    3   |
|     select_ln14_reg_417    |    3   |
|     tmp_78_cast_reg_421    |    9   |
|      zext_ln14_reg_389     |    5   |
|      zext_ln9_reg_394      |    8   |
+----------------------------+--------+
|            Total           |   168  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_95 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_101 |  p0  |   2  |   7  |   14   ||    9    |
|    i_0_reg_131    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   195  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   168  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   168  |   231  |
+-----------+--------+--------+--------+
