

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_20_1'
================================================================
* Date:           Mon Nov 10 23:02:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Transposed_FIR_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      393|      393|  3.930 us|  3.930 us|  391|  391|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |      391|      391|         2|          1|          1|   391|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      89|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|      52|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     1|      52|     130|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_14s_30_1_1_U1  |mul_16s_14s_30_1_1  |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   1|  0|   5|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                       Module                       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |b_FIR_U  |FIR_HLS_Pipeline_VITIS_LOOP_20_1_b_FIR_ROM_AUTO_1R  |        1|  0|   0|    0|   392|   14|     1|         5488|
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                                    |        1|  0|   0|    0|   392|   14|     1|         5488|
    +---------+----------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln21_1_fu_149_p2  |         +|   0|  0|  16|           9|           2|
    |add_ln21_fu_142_p2    |         +|   0|  0|  39|          32|          32|
    |i_fu_104_p2           |         +|   0|  0|  16|           9|           1|
    |icmp_ln20_fu_110_p2   |      icmp|   0|  0|  16|           9|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  89|          60|          45|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load          |   9|          2|    9|         18|
    |i1_fu_38                          |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|   20|         40|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i1_fu_38                          |   9|   0|    9|          0|
    |i1_load_reg_171                   |   9|   0|    9|          0|
    |sext_ln20_cast_reg_166            |  30|   0|   30|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  52|   0|   52|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_20_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_20_1|  return value|
|sext_ln20            |   in|   16|     ap_none|                         sext_ln20|        scalar|
|H_accu_FIR_address0  |  out|    9|   ap_memory|                        H_accu_FIR|         array|
|H_accu_FIR_ce0       |  out|    1|   ap_memory|                        H_accu_FIR|         array|
|H_accu_FIR_we0       |  out|    1|   ap_memory|                        H_accu_FIR|         array|
|H_accu_FIR_d0        |  out|   32|   ap_memory|                        H_accu_FIR|         array|
|H_accu_FIR_address1  |  out|    9|   ap_memory|                        H_accu_FIR|         array|
|H_accu_FIR_ce1       |  out|    1|   ap_memory|                        H_accu_FIR|         array|
|H_accu_FIR_q1        |   in|   32|   ap_memory|                        H_accu_FIR|         array|
+---------------------+-----+-----+------------+----------------------------------+--------------+

