#ifndef __WIFIFW_DDMA_TEST_H__
#define __WIFIFW_DDMA_TEST_H__

//#define DDMAVER_DA_IMEM_part		(RTL8721D_IMEM_DDMA_AHB_BASE+0x8000)//bank1
//#define DDMAVER_DA_DMEM_part      	(RTL8721D_DMEM_DDMA_AHB_BASE+0xB000)//bank0

#define DDMAVER_DA_TXFF_part1		(RTL8721D_TXFF_DDMA_AXI_BASE+0x1000)//bank0
#define DDMAVER_DA_TXFF_part2      	(RTL8721D_TXFF_DDMA_AXI_BASE+0x3000)//bank1
#define DDMAVER_DA_TXFF_part3      	(RTL8721D_TXFF_DDMA_AXI_BASE+0x5000)//bank2
#define DDMAVER_DA_TXFF_part4      	(RTL8721D_TXFF_DDMA_AXI_BASE+0x7000)//bank3

#define DDMAVER_DA_RXFF_part1      	(RTL8721D_RXFF_DDMA_AXI_BASE+0x1000)//bank0
#define DDMAVER_DA_RXFF_part2      	(RTL8721D_RXFF_DDMA_AXI_BASE+0x2000)//bank1
#define DDMAVER_DA_RXFF_part3      	(RTL8721D_RXFF_DDMA_AXI_BASE+0x3000)//bank2

#define DDMAVER_DA_RPTBUF_part       	(RTL8721D_RPTBUF_DDMA_AXI_BASE+0xb00)//bank0
#define DDMAVER_DA_MACREG_part1       	(RTL8721D_IOREG_DDMA_AXI_BASE+0x01d0)//offset 0x0484~0x04A3
#define DDMAVER_DA_MACREG_part2       	(RTL8721D_IOREG_DDMA_AXI_BASE+0x01f0)//offset 0x0484~0x04A3

#define DDMAVER_DA_LLT_part       	(RTL8721D_LLT_DDMA_AXI_BASE+0x120)// BANK0

#define DDMAVER_DA_SECCAM_part       	(RTL8721D_SECCAM_DDMA_AXI_BASE+0x60)// SECCAM 32 Entry, 32 byte,valid 24,rsvd tie 0
#define DDMAVER_DA_BACAM_part        	(RTL8721D_BACAM_DDMA_AXI_BASE+0x80)//,32 entry,16byte,valid 16,rsvd tie 0
#define DDMAVER_DA_MBIDCAM_part       	(RTL8721D_MBIDCAM_DDMA_AXI_BASE)//32 entry, 8 byte,valid 6,rsvd tie 0

#define DDMAVER_DA_BBREG_part       	(RTL8721D_IOREG_DDMA_AXI_BASE+0x0910)//offset 
#define DDMAVER_DA_RFREG_part       	(RTL8721D_IOREG_DDMA_AXI_BASE+0x0000)//offset 

#define DDMAVER_DA_RPTBUF_MACID     	(RTL8721D_RPTBUF_DDMA_AXI_BASE)//bank0
#define DDMAVER_DA_RPTBUF_RPT      	(RTL8721D_RPTBUF_DDMA_AXI_BASE+0x280)//bank1
#define DDMAVER_DA_RPTBUF_CRC5      	(RTL8721D_RPTBUF_DDMA_AXI_BASE+0xa80)//bank2
#define DDMAVER_DA_RPTBUF_DUMMY      	(RTL8721D_RPTBUF_DDMA_AXI_BASE+0xa90)//bank3
#define DDMAVER_DA_RPTBUF_RAMASK      	(RTL8721D_RPTBUF_DDMA_AXI_BASE+0xb80)//bank3

/* KM0 RAM */
//#define RTL8721D_IMEM_DDMA_AHB_BASE	0x23002020
//#define RTL8721D_DMEM_DDMA_AHB_BASE	0x23000000
//KM0_ROMBSS_RAM (rw) :			ORIGIN = 0x23000000, LENGTH = 0x23002000 - 0x23000000	/* KM0 ROM BSS RAM: 8k */
//KM0_BD_RAM (rwx) :			ORIGIN = 0x23002020, LENGTH = 0x2300ED00 - 0x23002020	/* KM0 MAIN RAM: 51k */
//KM0_IPC_RAM (rwx) :			ORIGIN = 0x2300ED00, LENGTH = 0x2300F000 - 0x2300ED00	/* KM0 IPC RAM: 0k */
//KM0_MSP_RAM (rw) :			ORIGIN = 0x2300F000, LENGTH = 0x23010000- 0x2300F000	/* KM0 MSP RAM: 4k */

//DDMA Path Test
#define DDMAVER_SA_TEST1              	(RTL8721D_RPTBUF_DDMA_AXI_BASE+0x1000)//offset 2K
#define DDMAVER_DA_TEST1              	(RTL8721D_RXFF_DDMA_AXI_BASE+0x2000)//offset 2K
#define DDMAVER_SA_TEST2              	(RTL8721D_RPTBUF_DDMA_AXI_BASE+0x2000)//offset 2K
#define DDMAVER_DA_TEST2              	(RTL8721D_RXFF_DDMA_AXI_BASE+0x3000)//offset 2K

#define DDMAVER_PATTERN1_SIZE   	32
#define DDMAVER_PATTERN2_SIZE   	8// 256 //1024 //4096

#define CONFIG_DW_OFFSET 		0

#define VERA_DDMA_REF2SA_FAIL      	BIT0
#define VERA_DDMA_SA2DA_FAIL       	BIT1
#define VERA_DDMA_DA2OUT_FAIL      	BIT2
#define VERA_DDMA_REF_OUT_MIS      	BIT3
#define DDMA_RPTBUF_BASEADDR	   	RTL8721D_RPTBUF_DDMA_AXI_BASE

#define REG_VERA_DDMA_FLAG         	0xff

extern void
DDMAPathTest(
	void
);

extern void
DDMAPath8721DRPTBUFTest(
	void
);

extern u8
VeraDDMAPathTest(
	u8 ch,
	u32 sa,
	u32 da,
	u32 len
);

#endif      //#ifndef __WIFIFW_DDMA_TEST_H__

