*** Compiling Verilog ***

*** Invocation #1***

Loading (1) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv [207 ms, 120 lines, SystemVerilog_2012] ...

Loading (2) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.v ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.v [11 ms, 58 lines, Verilog_2001] ...

Loading (3) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.v ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.v [9 ms, 52 lines, Verilog_2001] ...

Loading (4) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\contig_processor.v ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\contig_processor.v [16 ms, 78 lines, Verilog_2001] ...

Loading (5) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\delay_shifter.v ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\delay_shifter.v [4 ms, 23 lines, Verilog_2001] ...

Loading (6) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_fifo.v [38 ms, 255 lines, Verilog_2001] ...

Loading (7) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v [17 ms, 212 lines, Verilog_2001] ...

Loading (8) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_score.v ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_score.v [21 ms, 100 lines, Verilog_2001] ...

Loading (9) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.v ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_fifo.v [10 ms, 76 lines, Verilog_2001] ...

Loading (10) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.v ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.v [7 ms, 67 lines, Verilog_2001] ...

Loading (11) F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\thresholder.v ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\thresholder.v [57 ms, 381 lines, Verilog_2001] ...

Loading (12) F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\patch_transfer.sv ...

Done F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\patch_transfer.sv [2 ms, 17 lines, SystemVerilog_2012] ...

*** Done invocation #1 [271 ms] ***

Total number of lines [1 439]

Performing post full build actions ...

Performing post full build step 1 (SRI) [2 ms] ...

Performing post full build step 2 (RI) [2 ms] ...

Performing post full build step 3 (RCP) [1 ms] ...

*** Compile Verilog done [total duration 420 ms] ***

Performing mixed post full build step 1 (Verilog - RI) [1 ms] ...

Performing mixed post full build step 2 (Verilog - RC) [3 ms] ...

Performing mixed post full build step 3 (Verilog - RPC) [64 ms] ...

Performing mixed post full build step 4 (Verilog - RD) [2 ms] ...

Performing mixed post full build step 5 (Verilog - FSC) [120 ms] ...

Performing mixed post full build step 6 (Verilog - EV) [62 ms] ...

Performing mixed post full build step 7 (Verilog - US) [61 ms] ...

*** SEMANTIC WARNING: MISSING_PORT_CONNECTION: Instance 'u_fast_fifo' of module 'fast_fifo' is missing port connection to output 'o00, o01, o05, o06, ...' at line: 43 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v

*** SEMANTIC WARNING: PARAMETER_NEVER_USED: Parameter 'COL_NUM' is never used at line: 2 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.v

*** SEMANTIC WARNING: PARAMETER_NEVER_USED: Parameter 'NMS_SIZE' is never used at line: 3 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.v

*** SEMANTIC WARNING: SIGNAL_NEVER_READ: Signal 'int66' is never read (connected to sub-instance output port) at line: 33 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v

*** SEMANTIC WARNING: SIGNAL_NEVER_READ: Signal 'iscorner' is never read (connected to sub-instance output port) at line: 61 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv

*** SEMANTIC WARNING: SIGNAL_NEVER_READ: Signal 'nms_vld' is never read (connected to sub-instance output port) at line: 21 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\nms_top.v

*** SEMANTIC WARNING: SIGNAL_NEVER_READ: Signal 'x_coord' is never read (connected to sub-instance output port) at line: 60 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv

*** SEMANTIC WARNING: SIGNAL_NEVER_READ: Signal 'xy_coord' is never read (connected to sub-instance output port) at line: 40 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v

*** SEMANTIC WARNING: SIGNAL_NEVER_READ: Signal 'y_coord' is never read (connected to sub-instance output port) at line: 60 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv

*** SEMANTIC WARNING: SIGNAL_NEVER_USED: Signal 'comp22' is never used at line: 17 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.v

*** SEMANTIC WARNING: SIGNAL_NEVER_USED: Signal 'corner_out' is never used at line: 38 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\FAST_with_NMS.v

*** SEMANTIC WARNING: SIGNAL_NEVER_USED: Signal 'int33' is never used at line: 23 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\fast_main_top.v

*** SEMANTIC WARNING: SIGNAL_NEVER_USED: Signal 'patch_7x7_vld' is never used at line: 12 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\thresholder.v

*** SEMANTIC WARNING: SIGNAL_NEVER_USED: Signal 'rst' is never used at line: 3 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\verilog\NMS.v

*** SEMANTIC WARNING: UNUSED_RETURN_VALUE: The return value of function '$fscanf' is not used at line: 51 in file: F:\FPGA_prj\Fast_ref\FPGA-FAST\tb\tb_top.sv

*** Build done [total duration 1s.131ms] ***

