<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='319' u='r' c='_ZNK4llvm18TargetLoweringBase29hasMultipleConditionRegistersEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1957' u='w' c='_ZN4llvm18TargetLoweringBase32setHasMultipleConditionRegistersEb'/>
<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2646' type='bool'/>
<offset>128</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2641'>/// Tells the code generator that the target has multiple (allocatable)
  /// condition registers that can be used to store the results of comparisons
  /// for use by selects and conditional branches. With multiple condition
  /// registers, the code generator will not aggressively sink comparisons into
  /// the blocks of their users.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='543' u='w' c='_ZN4llvm18TargetLoweringBaseC1ERKNS_13TargetMachineE'/>
