Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon May  2 01:35:18 2022
| Host         : ajit4-ProLiant-ML10 running 64-bit Ubuntu 16.04.7 LTS
| Command      : report_timing_summary -file timing.rpt -nworst 10 -verbose
| Design       : top_level
| Device       : 7vx690t-ffg1761
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: test_inst/mcore_inst/PMODE_0_0_inst/Shallow.notSaveSlot.queue/qD1.RB.full_flag/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.767    -6047.192                   2877               209537        0.022        0.000                      0               209457        1.100        0.000                       0                 80360  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_p                 {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_1  {0.000 3.200}        6.400           156.239         
  clk_out2_clk_wiz_1  {0.000 6.302}        12.604          79.340          
  clkfbout_clk_wiz_1  {0.000 22.500}       45.000          22.222          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_p                                                                                                                                                                   1.100        0.000                       0                     1  
  clk_out1_clk_wiz_1        2.486        0.000                      0                  588        0.106        0.000                      0                  588        2.800        0.000                       0                   383  
  clk_out2_clk_wiz_1       -1.202     -160.902                    899               208178        0.036        0.000                      0               208178        5.534        0.000                       0                 79973  
  clkfbout_clk_wiz_1                                                                                                                                                   43.591        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1  clk_out1_clk_wiz_1       -2.712     -288.068                    119                  159        0.102        0.000                      0                  119  
clk_out1_clk_wiz_1  clk_out2_clk_wiz_1       -3.767    -5596.474                   1858                 1898        0.022        0.000                      0                 1858  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        4.711        0.000                      0                  290        0.264        0.000                      0                  290  
**async_default**   clk_out2_clk_wiz_1  clk_out1_clk_wiz_1       -1.749       -1.749                      1                    1        0.173        0.000                      0                    1  
**async_default**   clk_out2_clk_wiz_1  clk_out2_clk_wiz_1       10.780        0.000                      0                  290        0.254        0.000                      0                  290  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.431ns (12.244%)  route 3.089ns (87.756%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.960 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.097ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.702    -2.097    mac_engine_instance/clk_out1
    SLICE_X162Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.259    -1.838 f  mac_engine_instance/pkt_cnt_reg[52]/Q
                         net (fo=2, routed)           0.592    -1.246    mac_engine_instance/pkt_cnt_reg_n_0_[52]
    SLICE_X161Y134       LUT6 (Prop_lut6_I0_O)        0.043    -1.203 r  mac_engine_instance/m_rx_axis_tdata[55]_i_8/O
                         net (fo=1, routed)           0.706    -0.497    mac_engine_instance/m_rx_axis_tdata[55]_i_8_n_0
    SLICE_X163Y129       LUT6 (Prop_lut6_I2_O)        0.043    -0.454 r  mac_engine_instance/m_rx_axis_tdata[55]_i_3/O
                         net (fo=1, routed)           0.632     0.178    mac_engine_instance/m_rx_axis_tdata[55]_i_3_n_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I4_O)        0.043     0.221 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.308     0.529    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X163Y125       LUT4 (Prop_lut4_I1_O)        0.043     0.572 r  mac_engine_instance/pkt_cnt[55]_i_1/O
                         net (fo=54, routed)          0.851     1.423    mac_engine_instance/pkt_cnt[55]_i_1_n_0
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.562     4.960    mac_engine_instance/clk_out1
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[46]/C
                         clock pessimism             -0.680     4.280    
                         clock uncertainty           -0.090     4.190    
    SLICE_X162Y132       FDRE (Setup_fdre_C_R)       -0.281     3.909    mac_engine_instance/pkt_cnt_reg[46]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.431ns (12.244%)  route 3.089ns (87.756%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.960 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.097ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.702    -2.097    mac_engine_instance/clk_out1
    SLICE_X162Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.259    -1.838 r  mac_engine_instance/pkt_cnt_reg[52]/Q
                         net (fo=2, routed)           0.592    -1.246    mac_engine_instance/pkt_cnt_reg_n_0_[52]
    SLICE_X161Y134       LUT6 (Prop_lut6_I0_O)        0.043    -1.203 f  mac_engine_instance/m_rx_axis_tdata[55]_i_8/O
                         net (fo=1, routed)           0.706    -0.497    mac_engine_instance/m_rx_axis_tdata[55]_i_8_n_0
    SLICE_X163Y129       LUT6 (Prop_lut6_I2_O)        0.043    -0.454 f  mac_engine_instance/m_rx_axis_tdata[55]_i_3/O
                         net (fo=1, routed)           0.632     0.178    mac_engine_instance/m_rx_axis_tdata[55]_i_3_n_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I4_O)        0.043     0.221 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.308     0.529    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X163Y125       LUT4 (Prop_lut4_I1_O)        0.043     0.572 f  mac_engine_instance/pkt_cnt[55]_i_1/O
                         net (fo=54, routed)          0.851     1.423    mac_engine_instance/pkt_cnt[55]_i_1_n_0
    SLICE_X162Y132       FDRE                                         f  mac_engine_instance/pkt_cnt_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.562     4.960    mac_engine_instance/clk_out1
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[46]/C
                         clock pessimism             -0.680     4.280    
                         clock uncertainty           -0.090     4.190    
    SLICE_X162Y132       FDRE (Setup_fdre_C_R)       -0.281     3.909    mac_engine_instance/pkt_cnt_reg[46]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.431ns (12.244%)  route 3.089ns (87.756%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.960 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.097ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.702    -2.097    mac_engine_instance/clk_out1
    SLICE_X162Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.259    -1.838 f  mac_engine_instance/pkt_cnt_reg[52]/Q
                         net (fo=2, routed)           0.592    -1.246    mac_engine_instance/pkt_cnt_reg_n_0_[52]
    SLICE_X161Y134       LUT6 (Prop_lut6_I0_O)        0.043    -1.203 r  mac_engine_instance/m_rx_axis_tdata[55]_i_8/O
                         net (fo=1, routed)           0.706    -0.497    mac_engine_instance/m_rx_axis_tdata[55]_i_8_n_0
    SLICE_X163Y129       LUT6 (Prop_lut6_I2_O)        0.043    -0.454 r  mac_engine_instance/m_rx_axis_tdata[55]_i_3/O
                         net (fo=1, routed)           0.632     0.178    mac_engine_instance/m_rx_axis_tdata[55]_i_3_n_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I4_O)        0.043     0.221 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.308     0.529    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X163Y125       LUT4 (Prop_lut4_I1_O)        0.043     0.572 r  mac_engine_instance/pkt_cnt[55]_i_1/O
                         net (fo=54, routed)          0.851     1.423    mac_engine_instance/pkt_cnt[55]_i_1_n_0
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.562     4.960    mac_engine_instance/clk_out1
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[47]/C
                         clock pessimism             -0.680     4.280    
                         clock uncertainty           -0.090     4.190    
    SLICE_X162Y132       FDRE (Setup_fdre_C_R)       -0.281     3.909    mac_engine_instance/pkt_cnt_reg[47]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.431ns (12.244%)  route 3.089ns (87.756%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.960 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.097ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.702    -2.097    mac_engine_instance/clk_out1
    SLICE_X162Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.259    -1.838 r  mac_engine_instance/pkt_cnt_reg[52]/Q
                         net (fo=2, routed)           0.592    -1.246    mac_engine_instance/pkt_cnt_reg_n_0_[52]
    SLICE_X161Y134       LUT6 (Prop_lut6_I0_O)        0.043    -1.203 f  mac_engine_instance/m_rx_axis_tdata[55]_i_8/O
                         net (fo=1, routed)           0.706    -0.497    mac_engine_instance/m_rx_axis_tdata[55]_i_8_n_0
    SLICE_X163Y129       LUT6 (Prop_lut6_I2_O)        0.043    -0.454 f  mac_engine_instance/m_rx_axis_tdata[55]_i_3/O
                         net (fo=1, routed)           0.632     0.178    mac_engine_instance/m_rx_axis_tdata[55]_i_3_n_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I4_O)        0.043     0.221 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.308     0.529    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X163Y125       LUT4 (Prop_lut4_I1_O)        0.043     0.572 f  mac_engine_instance/pkt_cnt[55]_i_1/O
                         net (fo=54, routed)          0.851     1.423    mac_engine_instance/pkt_cnt[55]_i_1_n_0
    SLICE_X162Y132       FDRE                                         f  mac_engine_instance/pkt_cnt_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.562     4.960    mac_engine_instance/clk_out1
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[47]/C
                         clock pessimism             -0.680     4.280    
                         clock uncertainty           -0.090     4.190    
    SLICE_X162Y132       FDRE (Setup_fdre_C_R)       -0.281     3.909    mac_engine_instance/pkt_cnt_reg[47]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.431ns (12.244%)  route 3.089ns (87.756%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.960 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.097ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.702    -2.097    mac_engine_instance/clk_out1
    SLICE_X162Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.259    -1.838 f  mac_engine_instance/pkt_cnt_reg[52]/Q
                         net (fo=2, routed)           0.592    -1.246    mac_engine_instance/pkt_cnt_reg_n_0_[52]
    SLICE_X161Y134       LUT6 (Prop_lut6_I0_O)        0.043    -1.203 r  mac_engine_instance/m_rx_axis_tdata[55]_i_8/O
                         net (fo=1, routed)           0.706    -0.497    mac_engine_instance/m_rx_axis_tdata[55]_i_8_n_0
    SLICE_X163Y129       LUT6 (Prop_lut6_I2_O)        0.043    -0.454 r  mac_engine_instance/m_rx_axis_tdata[55]_i_3/O
                         net (fo=1, routed)           0.632     0.178    mac_engine_instance/m_rx_axis_tdata[55]_i_3_n_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I4_O)        0.043     0.221 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.308     0.529    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X163Y125       LUT4 (Prop_lut4_I1_O)        0.043     0.572 r  mac_engine_instance/pkt_cnt[55]_i_1/O
                         net (fo=54, routed)          0.851     1.423    mac_engine_instance/pkt_cnt[55]_i_1_n_0
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.562     4.960    mac_engine_instance/clk_out1
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[48]/C
                         clock pessimism             -0.680     4.280    
                         clock uncertainty           -0.090     4.190    
    SLICE_X162Y132       FDRE (Setup_fdre_C_R)       -0.281     3.909    mac_engine_instance/pkt_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.431ns (12.244%)  route 3.089ns (87.756%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.960 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.097ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.702    -2.097    mac_engine_instance/clk_out1
    SLICE_X162Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.259    -1.838 r  mac_engine_instance/pkt_cnt_reg[52]/Q
                         net (fo=2, routed)           0.592    -1.246    mac_engine_instance/pkt_cnt_reg_n_0_[52]
    SLICE_X161Y134       LUT6 (Prop_lut6_I0_O)        0.043    -1.203 f  mac_engine_instance/m_rx_axis_tdata[55]_i_8/O
                         net (fo=1, routed)           0.706    -0.497    mac_engine_instance/m_rx_axis_tdata[55]_i_8_n_0
    SLICE_X163Y129       LUT6 (Prop_lut6_I2_O)        0.043    -0.454 f  mac_engine_instance/m_rx_axis_tdata[55]_i_3/O
                         net (fo=1, routed)           0.632     0.178    mac_engine_instance/m_rx_axis_tdata[55]_i_3_n_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I4_O)        0.043     0.221 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.308     0.529    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X163Y125       LUT4 (Prop_lut4_I1_O)        0.043     0.572 f  mac_engine_instance/pkt_cnt[55]_i_1/O
                         net (fo=54, routed)          0.851     1.423    mac_engine_instance/pkt_cnt[55]_i_1_n_0
    SLICE_X162Y132       FDRE                                         f  mac_engine_instance/pkt_cnt_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.562     4.960    mac_engine_instance/clk_out1
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[48]/C
                         clock pessimism             -0.680     4.280    
                         clock uncertainty           -0.090     4.190    
    SLICE_X162Y132       FDRE (Setup_fdre_C_R)       -0.281     3.909    mac_engine_instance/pkt_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.431ns (12.244%)  route 3.089ns (87.756%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.960 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.097ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.702    -2.097    mac_engine_instance/clk_out1
    SLICE_X162Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.259    -1.838 f  mac_engine_instance/pkt_cnt_reg[52]/Q
                         net (fo=2, routed)           0.592    -1.246    mac_engine_instance/pkt_cnt_reg_n_0_[52]
    SLICE_X161Y134       LUT6 (Prop_lut6_I0_O)        0.043    -1.203 r  mac_engine_instance/m_rx_axis_tdata[55]_i_8/O
                         net (fo=1, routed)           0.706    -0.497    mac_engine_instance/m_rx_axis_tdata[55]_i_8_n_0
    SLICE_X163Y129       LUT6 (Prop_lut6_I2_O)        0.043    -0.454 r  mac_engine_instance/m_rx_axis_tdata[55]_i_3/O
                         net (fo=1, routed)           0.632     0.178    mac_engine_instance/m_rx_axis_tdata[55]_i_3_n_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I4_O)        0.043     0.221 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.308     0.529    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X163Y125       LUT4 (Prop_lut4_I1_O)        0.043     0.572 r  mac_engine_instance/pkt_cnt[55]_i_1/O
                         net (fo=54, routed)          0.851     1.423    mac_engine_instance/pkt_cnt[55]_i_1_n_0
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.562     4.960    mac_engine_instance/clk_out1
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[49]/C
                         clock pessimism             -0.680     4.280    
                         clock uncertainty           -0.090     4.190    
    SLICE_X162Y132       FDRE (Setup_fdre_C_R)       -0.281     3.909    mac_engine_instance/pkt_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.431ns (12.244%)  route 3.089ns (87.756%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.960 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.097ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.702    -2.097    mac_engine_instance/clk_out1
    SLICE_X162Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.259    -1.838 r  mac_engine_instance/pkt_cnt_reg[52]/Q
                         net (fo=2, routed)           0.592    -1.246    mac_engine_instance/pkt_cnt_reg_n_0_[52]
    SLICE_X161Y134       LUT6 (Prop_lut6_I0_O)        0.043    -1.203 f  mac_engine_instance/m_rx_axis_tdata[55]_i_8/O
                         net (fo=1, routed)           0.706    -0.497    mac_engine_instance/m_rx_axis_tdata[55]_i_8_n_0
    SLICE_X163Y129       LUT6 (Prop_lut6_I2_O)        0.043    -0.454 f  mac_engine_instance/m_rx_axis_tdata[55]_i_3/O
                         net (fo=1, routed)           0.632     0.178    mac_engine_instance/m_rx_axis_tdata[55]_i_3_n_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I4_O)        0.043     0.221 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.308     0.529    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X163Y125       LUT4 (Prop_lut4_I1_O)        0.043     0.572 f  mac_engine_instance/pkt_cnt[55]_i_1/O
                         net (fo=54, routed)          0.851     1.423    mac_engine_instance/pkt_cnt[55]_i_1_n_0
    SLICE_X162Y132       FDRE                                         f  mac_engine_instance/pkt_cnt_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.562     4.960    mac_engine_instance/clk_out1
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[49]/C
                         clock pessimism             -0.680     4.280    
                         clock uncertainty           -0.090     4.190    
    SLICE_X162Y132       FDRE (Setup_fdre_C_R)       -0.281     3.909    mac_engine_instance/pkt_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.431ns (12.291%)  route 3.076ns (87.709%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.960 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.097ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.702    -2.097    mac_engine_instance/clk_out1
    SLICE_X162Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.259    -1.838 f  mac_engine_instance/pkt_cnt_reg[53]/Q
                         net (fo=2, routed)           0.578    -1.259    mac_engine_instance/pkt_cnt_reg_n_0_[53]
    SLICE_X161Y134       LUT6 (Prop_lut6_I1_O)        0.043    -1.216 r  mac_engine_instance/m_rx_axis_tdata[55]_i_8/O
                         net (fo=1, routed)           0.706    -0.510    mac_engine_instance/m_rx_axis_tdata[55]_i_8_n_0
    SLICE_X163Y129       LUT6 (Prop_lut6_I2_O)        0.043    -0.467 r  mac_engine_instance/m_rx_axis_tdata[55]_i_3/O
                         net (fo=1, routed)           0.632     0.165    mac_engine_instance/m_rx_axis_tdata[55]_i_3_n_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I4_O)        0.043     0.208 r  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.308     0.516    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X163Y125       LUT4 (Prop_lut4_I1_O)        0.043     0.559 r  mac_engine_instance/pkt_cnt[55]_i_1/O
                         net (fo=54, routed)          0.851     1.410    mac_engine_instance/pkt_cnt[55]_i_1_n_0
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.562     4.960    mac_engine_instance/clk_out1
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[46]/C
                         clock pessimism             -0.680     4.280    
                         clock uncertainty           -0.090     4.190    
    SLICE_X162Y132       FDRE (Setup_fdre_C_R)       -0.281     3.909    mac_engine_instance/pkt_cnt_reg[46]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 mac_engine_instance/pkt_cnt_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            mac_engine_instance/pkt_cnt_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.431ns (12.291%)  route 3.076ns (87.709%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 4.960 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.097ns
    Clock Pessimism Removal (CPR):    -0.680ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.702    -2.097    mac_engine_instance/clk_out1
    SLICE_X162Y133       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.259    -1.838 r  mac_engine_instance/pkt_cnt_reg[53]/Q
                         net (fo=2, routed)           0.578    -1.259    mac_engine_instance/pkt_cnt_reg_n_0_[53]
    SLICE_X161Y134       LUT6 (Prop_lut6_I1_O)        0.043    -1.216 f  mac_engine_instance/m_rx_axis_tdata[55]_i_8/O
                         net (fo=1, routed)           0.706    -0.510    mac_engine_instance/m_rx_axis_tdata[55]_i_8_n_0
    SLICE_X163Y129       LUT6 (Prop_lut6_I2_O)        0.043    -0.467 f  mac_engine_instance/m_rx_axis_tdata[55]_i_3/O
                         net (fo=1, routed)           0.632     0.165    mac_engine_instance/m_rx_axis_tdata[55]_i_3_n_0
    SLICE_X163Y124       LUT5 (Prop_lut5_I4_O)        0.043     0.208 f  mac_engine_instance/m_rx_axis_tkeep[7]_i_2/O
                         net (fo=4, routed)           0.308     0.516    mac_engine_instance/m_rx_axis_tkeep[7]_i_2_n_0
    SLICE_X163Y125       LUT4 (Prop_lut4_I1_O)        0.043     0.559 f  mac_engine_instance/pkt_cnt[55]_i_1/O
                         net (fo=54, routed)          0.851     1.410    mac_engine_instance/pkt_cnt[55]_i_1_n_0
    SLICE_X162Y132       FDRE                                         f  mac_engine_instance/pkt_cnt_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.562     4.960    mac_engine_instance/clk_out1
    SLICE_X162Y132       FDRE                                         r  mac_engine_instance/pkt_cnt_reg[46]/C
                         clock pessimism             -0.680     4.280    
                         clock uncertainty           -0.090     4.190    
    SLICE_X162Y132       FDRE (Setup_fdre_C_R)       -0.281     3.909    mac_engine_instance/pkt_cnt_reg[46]
  -------------------------------------------------------------------
                         required time                          3.909    
                         arrival time                          -1.410    
  -------------------------------------------------------------------
                         slack                                  2.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.785    -0.551    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X167Y91        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y91        FDCE (Prop_fdce_C_Q)         0.100    -0.451 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.396    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X167Y91        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.047    -0.571    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X167Y91        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.020    -0.551    
    SLICE_X167Y91        FDCE (Hold_fdce_C_D)         0.049    -0.502    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.571ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.785    -0.551    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X167Y91        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y91        FDCE (Prop_fdce_C_Q)         0.100    -0.451 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055    -0.396    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X167Y91        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.047    -0.571    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X167Y91        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.020    -0.551    
    SLICE_X167Y91        FDCE (Hold_fdce_C_D)         0.049    -0.502    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y73        FDCE (Prop_fdce_C_Q)         0.100    -0.462 r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.407    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.033    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.023    -0.562    
    SLICE_X167Y73        FDCE (Hold_fdce_C_D)         0.049    -0.513    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.023ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.774    -0.562    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y73        FDCE (Prop_fdce_C_Q)         0.100    -0.462 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.407    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X167Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.033    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.023    -0.562    
    SLICE_X167Y73        FDCE (Hold_fdce_C_D)         0.049    -0.513    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.784    -0.552    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X169Y88        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y88        FDPE (Prop_fdpe_C_Q)         0.100    -0.452 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.397    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X169Y88        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.046    -0.572    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X169Y88        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.020    -0.552    
    SLICE_X169Y88        FDPE (Hold_fdpe_C_D)         0.047    -0.505    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.572ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.784    -0.552    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X169Y88        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y88        FDPE (Prop_fdpe_C_Q)         0.100    -0.452 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.397    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X169Y88        FDPE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.046    -0.572    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X169Y88        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.020    -0.552    
    SLICE_X169Y88        FDPE (Hold_fdpe_C_D)         0.047    -0.505    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.689    -0.647    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X135Y105       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y105       FDCE (Prop_fdce_C_Q)         0.100    -0.547 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.492    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X135Y105       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.931    -0.687    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X135Y105       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.040    -0.647    
    SLICE_X135Y105       FDCE (Hold_fdce_C_D)         0.047    -0.600    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.689    -0.647    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X135Y105       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y105       FDCE (Prop_fdce_C_Q)         0.100    -0.547 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.492    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X135Y105       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.931    -0.687    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X135Y105       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism              0.040    -0.647    
    SLICE_X135Y105       FDCE (Hold_fdce_C_D)         0.047    -0.600    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.689    -0.647    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X135Y103       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y103       FDPE (Prop_fdpe_C_Q)         0.100    -0.547 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.492    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X135Y103       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.931    -0.687    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X135Y103       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.040    -0.647    
    SLICE_X135Y103       FDPE (Hold_fdpe_C_D)         0.047    -0.600    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.689    -0.647    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X135Y103       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y103       FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055    -0.492    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X135Y103       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.931    -0.687    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X135Y103       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.040    -0.647    
    SLICE_X135Y103       FDPE (Hold_fdpe_C_D)         0.047    -0.600    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         6.400       4.561      RAMB36_X8Y18     DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.400       206.960    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.200       2.800      SLICE_X134Y105   DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         3.200       2.850      SLICE_X137Y102   DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :          899  Failing Endpoints,  Worst Slack       -1.202ns,  Total Violation     -160.902ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.202ns  (required time - arrival time)
  Source:                 reset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.534ns  (logic 0.302ns (2.231%)  route 13.232ns (97.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 11.063 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.322    -2.477    clock
    SLICE_X50Y278        FDRE                                         r  reset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y278        FDRE (Prop_fdre_C_Q)         0.259    -2.218 f  reset2_reg/Q
                         net (fo=105, routed)        12.971    10.753    test_inst/mcore_inst/pwropt
    SLICE_X60Y362        LUT1 (Prop_lut1_I0_O)        0.043    10.796 r  test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.261    11.057    test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_sig_13
    RAMB18_X4Y145        RAMB18E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.462    11.063    test_inst/mcore_inst/clk
    RAMB18_X4Y145        RAMB18E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKBWRCLK
                         clock pessimism             -0.783    10.280    
                         clock uncertainty           -0.097    10.183    
    RAMB18_X4Y145        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328     9.855    test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                 -1.202    

Slack (VIOLATED) :        -1.202ns  (required time - arrival time)
  Source:                 reset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.534ns  (logic 0.302ns (2.231%)  route 13.232ns (97.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 11.063 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.322    -2.477    clock
    SLICE_X50Y278        FDRE                                         r  reset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y278        FDRE (Prop_fdre_C_Q)         0.259    -2.218 r  reset2_reg/Q
                         net (fo=105, routed)        12.971    10.753    test_inst/mcore_inst/pwropt
    SLICE_X60Y362        LUT1 (Prop_lut1_I0_O)        0.043    10.796 f  test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.261    11.057    test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_sig_13
    RAMB18_X4Y145        RAMB18E1                                     f  test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.462    11.063    test_inst/mcore_inst/clk
    RAMB18_X4Y145        RAMB18E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKBWRCLK
                         clock pessimism             -0.783    10.280    
                         clock uncertainty           -0.097    10.183    
    RAMB18_X4Y145        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328     9.855    test_inst/mcore_inst/mem_ctrllr_inst/core_0_handler_daemon_1_instance/data_path.W_is_io_1338_delayed_17_0_1282_inst_block.W_is_io_1338_delayed_17_0_1282_inst/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                          9.855    
                         arrival time                         -11.057    
  -------------------------------------------------------------------
                         slack                                 -1.202    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 reset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.219ns  (logic 0.302ns (2.285%)  route 12.917ns (97.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 10.937 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.322    -2.477    clock
    SLICE_X50Y278        FDRE                                         r  reset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y278        FDRE (Prop_fdre_C_Q)         0.259    -2.218 f  reset2_reg/Q
                         net (fo=105, routed)        12.627    10.410    test_inst/mcore_inst/pwropt
    SLICE_X58Y347        LUT1 (Prop_lut1_I0_O)        0.043    10.453 r  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.290    10.743    test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_sig_14
    RAMB18_X4Y138        RAMB18E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.336    10.937    test_inst/mcore_inst/clk
    RAMB18_X4Y138        RAMB18E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKBWRCLK
                         clock pessimism             -0.783    10.154    
                         clock uncertainty           -0.097    10.057    
    RAMB18_X4Y138        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328     9.729    test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                          9.729    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 reset2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.219ns  (logic 0.302ns (2.285%)  route 12.917ns (97.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.667ns = ( 10.937 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.477ns
    Clock Pessimism Removal (CPR):    -0.783ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.322    -2.477    clock
    SLICE_X50Y278        FDRE                                         r  reset2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y278        FDRE (Prop_fdre_C_Q)         0.259    -2.218 r  reset2_reg/Q
                         net (fo=105, routed)        12.627    10.410    test_inst/mcore_inst/pwropt
    SLICE_X58Y347        LUT1 (Prop_lut1_I0_O)        0.043    10.453 f  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_gate_27/O
                         net (fo=1, routed)           0.290    10.743    test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array_ENBWREN_cooolgate_en_sig_14
    RAMB18_X4Y138        RAMB18E1                                     f  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.336    10.937    test_inst/mcore_inst/clk
    RAMB18_X4Y138        RAMB18E1                                     r  test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array/CLKBWRCLK
                         clock pessimism             -0.783    10.154    
                         clock uncertainty           -0.097    10.057    
    RAMB18_X4Y138        RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328     9.729    test_inst/mcore_inst/mem_ctrllr_inst/multiCoreIoAccess_1_instance/tagIlock/NoFlowThrough.interlockBuf.buf/DeepCase.ulb_deep/bufPipe/DeepFifo.notShiftReg.queue/rf_1w_1r_inst/dpramInst/ifXst.xstbb/Mram_mem_array
  -------------------------------------------------------------------
                         required time                          9.729    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.067ns  (logic 2.775ns (21.236%)  route 10.292ns (78.764%))
  Logic Levels:           17  (CARRY4=7 LUT2=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 10.703 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.538ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.261    -2.538    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X77Y240        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y240        FDRE (Prop_fdre_C_Q)         0.204    -2.334 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/Q
                         net (fo=14, routed)          1.511    -0.823    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data[106]
    SLICE_X112Y237       LUT4 (Prop_lut4_I1_O)        0.123    -0.700 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.operand_1_8586210/O
                         net (fo=16, routed)          0.836     0.137    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.operand_1_8586[10]
    SLICE_X97Y236        LUT4 (Prop_lut4_I2_O)        0.043     0.180 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut<12>/O
                         net (fo=1, routed)           0.000     0.180    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut[12]
    SLICE_X97Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.447 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<11>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.447    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy[14]
    SLICE_X97Y237        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.558 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<15>_CARRY4/O[0]
                         net (fo=2, routed)           0.566     1.124    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1714
    SLICE_X96Y243        LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut<17>/O
                         net (fo=1, routed)           0.000     1.248    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut[17]
    SLICE_X96Y243        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.556 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.451     2.007    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1922
    SLICE_X94Y244        LUT2 (Prop_lut2_I1_O)        0.120     2.127 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut<19>/O
                         net (fo=1, routed)           0.000     2.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut[19]
    SLICE_X94Y244        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     2.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_cy<18>_CARRY4/O[3]
                         net (fo=1, routed)           0.271     2.710    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2133
    SLICE_X93Y244        LUT2 (Prop_lut2_I0_O)        0.120     2.830 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut<21>/O
                         net (fo=1, routed)           0.000     2.830    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut[21]
    SLICE_X93Y244        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.023 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<18>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.023    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy[21]
    SLICE_X93Y245        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.189 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<22>_CARRY4/O[1]
                         net (fo=1, routed)           0.364     3.553    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2329
    SLICE_X91Y245        LUT2 (Prop_lut2_I1_O)        0.123     3.676 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut<23>/O
                         net (fo=1, routed)           0.000     3.676    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut[23]
    SLICE_X91Y245        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     3.988 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_cy<22>_CARRY4/O[3]
                         net (fo=3, routed)           0.710     4.698    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.uP_64_8768[25]
    SLICE_X75Y247        LUT6 (Prop_lut6_I5_O)        0.120     4.818 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.fast_alu_result_8939181/O
                         net (fo=5, routed)           1.232     6.051    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/noblock_iunit_exec_bypass_signal_to_register_file_pipe_write_data[25]
    SLICE_X96Y226        LUT6 (Prop_lut6_I5_O)        0.043     6.094 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.phi_stmt_11852.phi/Mmux_GND_1218_o_idata[82]_mux_1_OUT181/O
                         net (fo=4, routed)           1.486     7.580    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.bypass_info_11852[25]
    SLICE_X96Y192        LUT5 (Prop_lut5_I4_O)        0.043     7.623 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.volatile_operator_iu_registers_core_10877/Mmux_data_path.rs1_response_value_1046918/O
                         net (fo=6, routed)           2.239     9.861    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iunit_register_file_read_access_response_pipe_write_data[121]
    SLICE_X76Y256        LUT5 (Prop_lut5_I4_O)        0.043     9.904 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register<121>1/O
                         net (fo=3, routed)           0.625    10.530    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register[121]
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.102    10.703    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/C
                         clock pessimism             -0.796     9.907    
                         clock uncertainty           -0.097     9.810    
    SLICE_X91Y253        FDRE (Setup_fdre_C_D)       -0.014     9.796    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.067ns  (logic 2.775ns (21.236%)  route 10.292ns (78.764%))
  Logic Levels:           17  (CARRY4=7 LUT2=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 10.703 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.538ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.261    -2.538    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X77Y240        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y240        FDRE (Prop_fdre_C_Q)         0.204    -2.334 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/Q
                         net (fo=14, routed)          1.511    -0.823    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data[106]
    SLICE_X112Y237       LUT4 (Prop_lut4_I1_O)        0.123    -0.700 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.operand_1_8586210/O
                         net (fo=16, routed)          0.836     0.137    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.operand_1_8586[10]
    SLICE_X97Y236        LUT4 (Prop_lut4_I2_O)        0.043     0.180 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut<12>/O
                         net (fo=1, routed)           0.000     0.180    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut[12]
    SLICE_X97Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.447 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<11>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.447    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy[14]
    SLICE_X97Y237        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.558 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<15>_CARRY4/O[0]
                         net (fo=2, routed)           0.566     1.124    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1714
    SLICE_X96Y243        LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut<17>/O
                         net (fo=1, routed)           0.000     1.248    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut[17]
    SLICE_X96Y243        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.556 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.451     2.007    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1922
    SLICE_X94Y244        LUT2 (Prop_lut2_I1_O)        0.120     2.127 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut<19>/O
                         net (fo=1, routed)           0.000     2.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut[19]
    SLICE_X94Y244        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     2.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_cy<18>_CARRY4/O[3]
                         net (fo=1, routed)           0.271     2.710    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2133
    SLICE_X93Y244        LUT2 (Prop_lut2_I0_O)        0.120     2.830 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut<21>/O
                         net (fo=1, routed)           0.000     2.830    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut[21]
    SLICE_X93Y244        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.023 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<18>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.023    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy[21]
    SLICE_X93Y245        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.189 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<22>_CARRY4/O[1]
                         net (fo=1, routed)           0.364     3.553    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2329
    SLICE_X91Y245        LUT2 (Prop_lut2_I1_O)        0.123     3.676 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut<23>/O
                         net (fo=1, routed)           0.000     3.676    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut[23]
    SLICE_X91Y245        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     3.988 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_cy<22>_CARRY4/O[3]
                         net (fo=3, routed)           0.710     4.698    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.uP_64_8768[25]
    SLICE_X75Y247        LUT6 (Prop_lut6_I5_O)        0.120     4.818 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.fast_alu_result_8939181/O
                         net (fo=5, routed)           1.232     6.051    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/noblock_iunit_exec_bypass_signal_to_register_file_pipe_write_data[25]
    SLICE_X96Y226        LUT6 (Prop_lut6_I5_O)        0.043     6.094 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.phi_stmt_11852.phi/Mmux_GND_1218_o_idata[82]_mux_1_OUT181/O
                         net (fo=4, routed)           1.486     7.580    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.bypass_info_11852[25]
    SLICE_X96Y192        LUT5 (Prop_lut5_I4_O)        0.043     7.623 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.volatile_operator_iu_registers_core_10877/Mmux_data_path.rs1_response_value_1046918/O
                         net (fo=6, routed)           2.239     9.861    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iunit_register_file_read_access_response_pipe_write_data[121]
    SLICE_X76Y256        LUT5 (Prop_lut5_I4_O)        0.043     9.904 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register<121>1/O
                         net (fo=3, routed)           0.625    10.530    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register[121]
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.102    10.703    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/C
                         clock pessimism             -0.796     9.907    
                         clock uncertainty           -0.097     9.810    
    SLICE_X91Y253        FDRE (Setup_fdre_C_D)       -0.014     9.796    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.067ns  (logic 2.775ns (21.236%)  route 10.292ns (78.764%))
  Logic Levels:           17  (CARRY4=7 LUT2=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 10.703 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.538ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.261    -2.538    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X77Y240        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y240        FDRE (Prop_fdre_C_Q)         0.204    -2.334 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/Q
                         net (fo=14, routed)          1.511    -0.823    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data[106]
    SLICE_X112Y237       LUT4 (Prop_lut4_I1_O)        0.123    -0.700 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.operand_1_8586210/O
                         net (fo=16, routed)          0.836     0.137    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.operand_1_8586[10]
    SLICE_X97Y236        LUT4 (Prop_lut4_I2_O)        0.043     0.180 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut<12>/O
                         net (fo=1, routed)           0.000     0.180    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut[12]
    SLICE_X97Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.447 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<11>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.447    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy[14]
    SLICE_X97Y237        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.558 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<15>_CARRY4/O[0]
                         net (fo=2, routed)           0.566     1.124    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1714
    SLICE_X96Y243        LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut<17>/O
                         net (fo=1, routed)           0.000     1.248    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut[17]
    SLICE_X96Y243        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.556 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.451     2.007    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1922
    SLICE_X94Y244        LUT2 (Prop_lut2_I1_O)        0.120     2.127 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut<19>/O
                         net (fo=1, routed)           0.000     2.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut[19]
    SLICE_X94Y244        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     2.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_cy<18>_CARRY4/O[3]
                         net (fo=1, routed)           0.271     2.710    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2133
    SLICE_X93Y244        LUT2 (Prop_lut2_I0_O)        0.120     2.830 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut<21>/O
                         net (fo=1, routed)           0.000     2.830    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut[21]
    SLICE_X93Y244        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.023 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<18>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.023    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy[21]
    SLICE_X93Y245        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.189 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<22>_CARRY4/O[1]
                         net (fo=1, routed)           0.364     3.553    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2329
    SLICE_X91Y245        LUT2 (Prop_lut2_I1_O)        0.123     3.676 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut<23>/O
                         net (fo=1, routed)           0.000     3.676    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut[23]
    SLICE_X91Y245        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     3.988 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_cy<22>_CARRY4/O[3]
                         net (fo=3, routed)           0.710     4.698    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.uP_64_8768[25]
    SLICE_X75Y247        LUT6 (Prop_lut6_I5_O)        0.120     4.818 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.fast_alu_result_8939181/O
                         net (fo=5, routed)           1.232     6.051    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/noblock_iunit_exec_bypass_signal_to_register_file_pipe_write_data[25]
    SLICE_X96Y226        LUT6 (Prop_lut6_I5_O)        0.043     6.094 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.phi_stmt_11852.phi/Mmux_GND_1218_o_idata[82]_mux_1_OUT181/O
                         net (fo=4, routed)           1.486     7.580    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.bypass_info_11852[25]
    SLICE_X96Y192        LUT5 (Prop_lut5_I4_O)        0.043     7.623 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.volatile_operator_iu_registers_core_10877/Mmux_data_path.rs1_response_value_1046918/O
                         net (fo=6, routed)           2.239     9.861    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iunit_register_file_read_access_response_pipe_write_data[121]
    SLICE_X76Y256        LUT5 (Prop_lut5_I4_O)        0.043     9.904 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register<121>1/O
                         net (fo=3, routed)           0.625    10.530    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register[121]
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.102    10.703    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/C
                         clock pessimism             -0.796     9.907    
                         clock uncertainty           -0.097     9.810    
    SLICE_X91Y253        FDRE (Setup_fdre_C_D)       -0.014     9.796    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.067ns  (logic 2.775ns (21.236%)  route 10.292ns (78.764%))
  Logic Levels:           17  (CARRY4=7 LUT2=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 10.703 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.538ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.261    -2.538    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X77Y240        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y240        FDRE (Prop_fdre_C_Q)         0.204    -2.334 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/Q
                         net (fo=14, routed)          1.511    -0.823    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data[106]
    SLICE_X112Y237       LUT4 (Prop_lut4_I1_O)        0.123    -0.700 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.operand_1_8586210/O
                         net (fo=16, routed)          0.836     0.137    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.operand_1_8586[10]
    SLICE_X97Y236        LUT4 (Prop_lut4_I2_O)        0.043     0.180 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut<12>/O
                         net (fo=1, routed)           0.000     0.180    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut[12]
    SLICE_X97Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.447 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<11>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.447    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy[14]
    SLICE_X97Y237        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.558 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<15>_CARRY4/O[0]
                         net (fo=2, routed)           0.566     1.124    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1714
    SLICE_X96Y243        LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut<17>/O
                         net (fo=1, routed)           0.000     1.248    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut[17]
    SLICE_X96Y243        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.556 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.451     2.007    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1922
    SLICE_X94Y244        LUT2 (Prop_lut2_I1_O)        0.120     2.127 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut<19>/O
                         net (fo=1, routed)           0.000     2.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut[19]
    SLICE_X94Y244        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     2.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_cy<18>_CARRY4/O[3]
                         net (fo=1, routed)           0.271     2.710    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2133
    SLICE_X93Y244        LUT2 (Prop_lut2_I0_O)        0.120     2.830 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut<21>/O
                         net (fo=1, routed)           0.000     2.830    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut[21]
    SLICE_X93Y244        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.023 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<18>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.023    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy[21]
    SLICE_X93Y245        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.189 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<22>_CARRY4/O[1]
                         net (fo=1, routed)           0.364     3.553    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2329
    SLICE_X91Y245        LUT2 (Prop_lut2_I1_O)        0.123     3.676 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut<23>/O
                         net (fo=1, routed)           0.000     3.676    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut[23]
    SLICE_X91Y245        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     3.988 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_cy<22>_CARRY4/O[3]
                         net (fo=3, routed)           0.710     4.698    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.uP_64_8768[25]
    SLICE_X75Y247        LUT6 (Prop_lut6_I5_O)        0.120     4.818 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.fast_alu_result_8939181/O
                         net (fo=5, routed)           1.232     6.051    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/noblock_iunit_exec_bypass_signal_to_register_file_pipe_write_data[25]
    SLICE_X96Y226        LUT6 (Prop_lut6_I5_O)        0.043     6.094 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.phi_stmt_11852.phi/Mmux_GND_1218_o_idata[82]_mux_1_OUT181/O
                         net (fo=4, routed)           1.486     7.580    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.bypass_info_11852[25]
    SLICE_X96Y192        LUT5 (Prop_lut5_I4_O)        0.043     7.623 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.volatile_operator_iu_registers_core_10877/Mmux_data_path.rs1_response_value_1046918/O
                         net (fo=6, routed)           2.239     9.861    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iunit_register_file_read_access_response_pipe_write_data[121]
    SLICE_X76Y256        LUT5 (Prop_lut5_I4_O)        0.043     9.904 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register<121>1/O
                         net (fo=3, routed)           0.625    10.530    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register[121]
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.102    10.703    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/C
                         clock pessimism             -0.796     9.907    
                         clock uncertainty           -0.097     9.810    
    SLICE_X91Y253        FDRE (Setup_fdre_C_D)       -0.014     9.796    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.067ns  (logic 2.775ns (21.236%)  route 10.292ns (78.764%))
  Logic Levels:           17  (CARRY4=7 LUT2=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 10.703 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.538ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.261    -2.538    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X77Y240        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y240        FDRE (Prop_fdre_C_Q)         0.204    -2.334 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/Q
                         net (fo=14, routed)          1.511    -0.823    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data[106]
    SLICE_X112Y237       LUT4 (Prop_lut4_I1_O)        0.123    -0.700 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.operand_1_8586210/O
                         net (fo=16, routed)          0.836     0.137    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.operand_1_8586[10]
    SLICE_X97Y236        LUT4 (Prop_lut4_I2_O)        0.043     0.180 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut<12>/O
                         net (fo=1, routed)           0.000     0.180    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut[12]
    SLICE_X97Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.447 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<11>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.447    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy[14]
    SLICE_X97Y237        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.558 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<15>_CARRY4/O[0]
                         net (fo=2, routed)           0.566     1.124    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1714
    SLICE_X96Y243        LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut<17>/O
                         net (fo=1, routed)           0.000     1.248    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut[17]
    SLICE_X96Y243        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.556 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.451     2.007    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1922
    SLICE_X94Y244        LUT2 (Prop_lut2_I1_O)        0.120     2.127 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut<19>/O
                         net (fo=1, routed)           0.000     2.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut[19]
    SLICE_X94Y244        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     2.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_cy<18>_CARRY4/O[3]
                         net (fo=1, routed)           0.271     2.710    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2133
    SLICE_X93Y244        LUT2 (Prop_lut2_I0_O)        0.120     2.830 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut<21>/O
                         net (fo=1, routed)           0.000     2.830    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut[21]
    SLICE_X93Y244        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.023 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<18>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.023    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy[21]
    SLICE_X93Y245        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.189 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<22>_CARRY4/O[1]
                         net (fo=1, routed)           0.364     3.553    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2329
    SLICE_X91Y245        LUT2 (Prop_lut2_I1_O)        0.123     3.676 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut<23>/O
                         net (fo=1, routed)           0.000     3.676    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut[23]
    SLICE_X91Y245        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     3.988 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_cy<22>_CARRY4/O[3]
                         net (fo=3, routed)           0.710     4.698    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.uP_64_8768[25]
    SLICE_X75Y247        LUT6 (Prop_lut6_I5_O)        0.120     4.818 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.fast_alu_result_8939181/O
                         net (fo=5, routed)           1.232     6.051    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/noblock_iunit_exec_bypass_signal_to_register_file_pipe_write_data[25]
    SLICE_X96Y226        LUT6 (Prop_lut6_I5_O)        0.043     6.094 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.phi_stmt_11852.phi/Mmux_GND_1218_o_idata[82]_mux_1_OUT181/O
                         net (fo=4, routed)           1.486     7.580    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.bypass_info_11852[25]
    SLICE_X96Y192        LUT5 (Prop_lut5_I4_O)        0.043     7.623 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.volatile_operator_iu_registers_core_10877/Mmux_data_path.rs1_response_value_1046918/O
                         net (fo=6, routed)           2.239     9.861    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iunit_register_file_read_access_response_pipe_write_data[121]
    SLICE_X76Y256        LUT5 (Prop_lut5_I4_O)        0.043     9.904 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register<121>1/O
                         net (fo=3, routed)           0.625    10.530    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register[121]
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.102    10.703    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/C
                         clock pessimism             -0.796     9.907    
                         clock uncertainty           -0.097     9.810    
    SLICE_X91Y253        FDRE (Setup_fdre_C_D)       -0.014     9.796    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 -0.733    

Slack (VIOLATED) :        -0.733ns  (required time - arrival time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        13.067ns  (logic 2.775ns (21.236%)  route 10.292ns (78.764%))
  Logic Levels:           17  (CARRY4=7 LUT2=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.901ns = ( 10.703 - 12.604 ) 
    Source Clock Delay      (SCD):    -2.538ns
    Clock Pessimism Removal (CPR):    -0.796ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.261    -2.538    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X77Y240        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y240        FDRE (Prop_fdre_C_Q)         0.204    -2.334 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_106/Q
                         net (fo=14, routed)          1.511    -0.823    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data[106]
    SLICE_X112Y237       LUT4 (Prop_lut4_I1_O)        0.123    -0.700 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.operand_1_8586210/O
                         net (fo=16, routed)          0.836     0.137    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.operand_1_8586[10]
    SLICE_X97Y236        LUT4 (Prop_lut4_I2_O)        0.043     0.180 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut<12>/O
                         net (fo=1, routed)           0.000     0.180    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_lut[12]
    SLICE_X97Y236        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     0.447 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<11>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.447    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy[14]
    SLICE_X97Y237        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     0.558 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd14_cy<15>_CARRY4/O[0]
                         net (fo=2, routed)           0.566     1.124    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1714
    SLICE_X96Y243        LUT2 (Prop_lut2_I0_O)        0.124     1.248 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut<17>/O
                         net (fo=1, routed)           0.000     1.248    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_lut[17]
    SLICE_X96Y243        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.556 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd22_cy<16>_CARRY4/O[3]
                         net (fo=1, routed)           0.451     2.007    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_1922
    SLICE_X94Y244        LUT2 (Prop_lut2_I1_O)        0.120     2.127 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut<19>/O
                         net (fo=1, routed)           0.000     2.127    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_lut[19]
    SLICE_X94Y244        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     2.439 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd27_cy<18>_CARRY4/O[3]
                         net (fo=1, routed)           0.271     2.710    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2133
    SLICE_X93Y244        LUT2 (Prop_lut2_I0_O)        0.120     2.830 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut<21>/O
                         net (fo=1, routed)           0.000     2.830    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_lut[21]
    SLICE_X93Y244        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.023 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<18>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.023    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy[21]
    SLICE_X93Y245        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     3.189 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd29_cy<22>_CARRY4/O[1]
                         net (fo=1, routed)           0.364     3.553    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd_2329
    SLICE_X91Y245        LUT2 (Prop_lut2_I1_O)        0.123     3.676 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut<23>/O
                         net (fo=1, routed)           0.000     3.676    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_lut[23]
    SLICE_X91Y245        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312     3.988 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.volatile_operator_iu_umul32_8852/Mmult_uRESULT_Madd30_cy<22>_CARRY4/O[3]
                         net (fo=3, routed)           0.710     4.698    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.uP_64_8768[25]
    SLICE_X75Y247        LUT6 (Prop_lut6_I5_O)        0.120     4.818 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/Mmux_data_path.fast_alu_result_8939181/O
                         net (fo=5, routed)           1.232     6.051    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/noblock_iunit_exec_bypass_signal_to_register_file_pipe_write_data[25]
    SLICE_X96Y226        LUT6 (Prop_lut6_I5_O)        0.043     6.094 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.phi_stmt_11852.phi/Mmux_GND_1218_o_idata[82]_mux_1_OUT181/O
                         net (fo=4, routed)           1.486     7.580    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.bypass_info_11852[25]
    SLICE_X96Y192        LUT5 (Prop_lut5_I4_O)        0.043     7.623 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.volatile_operator_iu_registers_core_10877/Mmux_data_path.rs1_response_value_1046918/O
                         net (fo=6, routed)           2.239     9.861    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iunit_register_file_read_access_response_pipe_write_data[121]
    SLICE_X76Y256        LUT5 (Prop_lut5_I4_O)        0.043     9.904 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register<121>1/O
                         net (fo=3, routed)           0.625    10.530    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/data_to_unload_register[121]
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.102    10.703    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/clk
    SLICE_X91Y253        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2/C
                         clock pessimism             -0.796     9.907    
                         clock uncertainty           -0.097     9.810    
    SLICE_X91Y253        FDRE (Setup_fdre_C_D)       -0.014     9.796    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/exe_inst/iu_exec_daemon_instance/data_path.InportGroup_0.iunit_register_file_read_access_response_read_0/ub/NotRevisedCase.ShallowCase.ulReg/read_data_121_2
  -------------------------------------------------------------------
                         required time                          9.796    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                 -0.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.077%)  route 0.218ns (59.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.623    -0.713    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X50Y204        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y204        FDRE (Prop_fdre_C_Q)         0.118    -0.595 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/Q
                         net (fo=16, routed)          0.218    -0.377    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26
    SLICE_X48Y198        LUT6 (Prop_lut6_I2_O)        0.028    -0.349 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160_dpot1/O
                         net (fo=1, routed)           0.000    -0.349    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160_dpot1
    SLICE_X48Y198        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.899    -0.719    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X48Y198        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/C
                         clock pessimism              0.274    -0.445    
    SLICE_X48Y198        FDRE (Hold_fdre_C_D)         0.060    -0.385    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.077%)  route 0.218ns (59.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.623    -0.713    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X50Y204        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y204        FDRE (Prop_fdre_C_Q)         0.118    -0.595 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/Q
                         net (fo=16, routed)          0.218    -0.377    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26
    SLICE_X48Y198        LUT6 (Prop_lut6_I2_O)        0.028    -0.349 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160_dpot1/O
                         net (fo=1, routed)           0.000    -0.349    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160_dpot1
    SLICE_X48Y198        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.899    -0.719    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X48Y198        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/C
                         clock pessimism              0.274    -0.445    
    SLICE_X48Y198        FDRE (Hold_fdre_C_D)         0.060    -0.385    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.077%)  route 0.218ns (59.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.623    -0.713    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X50Y204        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y204        FDRE (Prop_fdre_C_Q)         0.118    -0.595 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/Q
                         net (fo=16, routed)          0.218    -0.377    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26
    SLICE_X48Y198        LUT6 (Prop_lut6_I2_O)        0.028    -0.349 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160_dpot1/O
                         net (fo=1, routed)           0.000    -0.349    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160_dpot1
    SLICE_X48Y198        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.899    -0.719    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X48Y198        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/C
                         clock pessimism              0.274    -0.445    
    SLICE_X48Y198        FDRE (Hold_fdre_C_D)         0.060    -0.385    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.146ns (40.077%)  route 0.218ns (59.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.623    -0.713    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X50Y204        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y204        FDRE (Prop_fdre_C_Q)         0.118    -0.595 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26/Q
                         net (fo=16, routed)          0.218    -0.377    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/fsm_state_1_26
    SLICE_X48Y198        LUT6 (Prop_lut6_I2_O)        0.028    -0.349 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160_dpot1/O
                         net (fo=1, routed)           0.000    -0.349    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160_dpot1
    SLICE_X48Y198        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.899    -0.719    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/clk
    SLICE_X48Y198        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160/C
                         clock pessimism              0.274    -0.445    
    SLICE_X48Y198        FDRE (Hold_fdre_C_D)         0.060    -0.385    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/iu_inst/regs_inst/iu_registers_daemon_instance/data_path.operator_update_registers_10821_block.call_update_registers_expr_11810_inst/core/incoming_outs_reg_160
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.736%)  route 0.131ns (47.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.812    -0.524    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X32Y99         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.406 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/Q
                         net (fo=1, routed)           0.131    -0.275    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[63]
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.028    -0.247 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/_v1153<63>/O
                         net (fo=1, routed)           0.000    -0.247    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/_v1153[63]
    SLICE_X32Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.003    -0.615    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X32Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/C
                         clock pessimism              0.234    -0.381    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.087    -0.294    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.736%)  route 0.131ns (47.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.812    -0.524    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X32Y99         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.406 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/Q
                         net (fo=1, routed)           0.131    -0.275    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[63]
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.028    -0.247 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/_v1153<63>/O
                         net (fo=1, routed)           0.000    -0.247    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/_v1153[63]
    SLICE_X32Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.003    -0.615    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X32Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/C
                         clock pessimism              0.234    -0.381    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.087    -0.294    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.736%)  route 0.131ns (47.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.812    -0.524    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X32Y99         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.406 r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/Q
                         net (fo=1, routed)           0.131    -0.275    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[63]
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.028    -0.247 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/_v1153<63>/O
                         net (fo=1, routed)           0.000    -0.247    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/_v1153[63]
    SLICE_X32Y100        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.003    -0.615    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X32Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/C
                         clock pessimism              0.234    -0.381    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.087    -0.294    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.146ns (52.736%)  route 0.131ns (47.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.812    -0.524    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X32Y99         FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.406 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data_63/Q
                         net (fo=1, routed)           0.131    -0.275    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/in_buffer/NotRevisedCase.ShallowCase.ulReg/read_data[63]
    SLICE_X32Y100        LUT6 (Prop_lut6_I0_O)        0.028    -0.247 f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/_v1153<63>/O
                         net (fo=1, routed)           0.000    -0.247    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/_v1153[63]
    SLICE_X32Y100        FDRE                                         f  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.003    -0.615    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/clk
    SLICE_X32Y100        FDRE                                         r  test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63/C
                         clock pessimism              0.234    -0.381    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.087    -0.294    test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/exe_inst/fpdivide64_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qD1.RB.data_reg_63
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.dly/ack/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.892%)  route 0.145ns (53.108%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.634    -0.702    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X75Y300        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.dly/ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y300        FDRE (Prop_fdre_C_Q)         0.100    -0.602 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.dly/ack/Q
                         net (fo=5, routed)           0.145    -0.457    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.dly/ack
    SLICE_X74Y299        LUT4 (Prop_lut4_I2_O)        0.028    -0.429 r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero_glue_rst/O
                         net (fo=1, routed)           0.000    -0.429    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero_glue_rst
    SLICE_X74Y299        FDSE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.760    -0.858    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X74Y299        FDSE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero/C
                         clock pessimism              0.274    -0.584    
    SLICE_X74Y299        FDSE (Hold_fdse_C_D)         0.087    -0.497    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.dly/ack/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.892%)  route 0.145ns (53.108%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.634    -0.702    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X75Y300        FDRE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.dly/ack/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y300        FDRE (Prop_fdre_C_Q)         0.100    -0.602 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.dly/ack/Q
                         net (fo=5, routed)           0.145    -0.457    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.dly/ack
    SLICE_X74Y299        LUT4 (Prop_lut4_I2_O)        0.028    -0.429 f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero_glue_rst/O
                         net (fo=1, routed)           0.000    -0.429    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero_glue_rst
    SLICE_X74Y299        FDSE                                         f  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.760    -0.858    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/clk
    SLICE_X74Y299        FDSE                                         r  test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero/C
                         clock pessimism              0.274    -0.584    
    SLICE_X74Y299        FDSE (Hold_fdse_C_D)         0.087    -0.497    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/accessTlbNewTagPte_CP_2247.accessTlbNewTagPte_cp_element_group_28.gj_accessTlbNewTagPte_cp_element_group_28/placegen[2].placeBlock.pI/non_zero
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 6.302 }
Period(ns):         12.604
Sources:            { clocking1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         12.604      10.765     RAMB18_X6Y60     test_inst/mcore_inst/core_0_inst/cpu_inst/teu_inst/fpu_inst/wb_inst/fpunit_writeback_daemon_instance/data_path.InportGroup_2.teu_iunit_trap_to_fpunit_read_2/ub/NotRevisedCase.ShallowCase.bufGt0.bufPipe/qDGt1.NTB.fe_logic/Mram_empty_var/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.604      200.756    MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         6.302       5.534      SLICE_X92Y298    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/data_path.operator_accessTlbNewMemory_0_4191_block.call_stmt_2159_call/basemem/bmem/regBB.data_bb/Mram_mem_array13/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         6.302       5.534      SLICE_X96Y299    test_inst/mcore_inst/core_0_inst/munit_inst/mmu_inst/mmuDaemon_instance/data_path.operator_accessTlbNewTagPte_10225_block.call_stmt_5340_call/data_path.operator_accessTlbNewMemory_0_4191_block.call_stmt_2159_call/basemem/bmem/regBB.data_bb/Mram_mem_array1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { clocking1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         45.000      43.591     BUFGCTRL_X0Y18   clocking1/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y8  clocking1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :          119  Failing Endpoints,  Worst Slack       -2.712ns,  Total Violation     -288.068ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.081ns  (logic 0.388ns (18.644%)  route 1.693ns (81.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 414.764 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.916ns = ( 414.014 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.883   414.014    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
    SLICE_X166Y87        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y87        FDRE (Prop_fdre_C_Q)         0.259   414.273 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q
                         net (fo=14, routed)          0.425   414.698    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[0]_0
    SLICE_X167Y86        LUT4 (Prop_lut4_I1_O)        0.043   414.741 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__38_comp_1/O
                         net (fo=1, routed)           0.442   415.183    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_153_repN_1_alias
    SLICE_X165Y86        LUT6 (Prop_lut6_I5_O)        0.043   415.226 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/dual_clock_fifo_i_33_comp/O
                         net (fo=2, routed)           0.360   415.585    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X164Y86        LUT2 (Prop_lut2_I0_O)        0.043   415.628 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.467   416.095    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.738   414.764    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.985   413.779    
                         clock uncertainty           -0.217   413.562    
    SLICE_X164Y86        FDCE (Setup_fdce_C_CE)      -0.178   413.384    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                        413.384    
                         arrival time                        -416.095    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.081ns  (logic 0.388ns (18.644%)  route 1.693ns (81.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 414.764 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.916ns = ( 414.014 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.883   414.014    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
    SLICE_X166Y87        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y87        FDRE (Prop_fdre_C_Q)         0.259   414.273 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q
                         net (fo=14, routed)          0.425   414.698    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[0]_0
    SLICE_X167Y86        LUT4 (Prop_lut4_I1_O)        0.043   414.741 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__38_comp_1/O
                         net (fo=1, routed)           0.442   415.183    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_153_repN_1_alias
    SLICE_X165Y86        LUT6 (Prop_lut6_I5_O)        0.043   415.226 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/dual_clock_fifo_i_33_comp/O
                         net (fo=2, routed)           0.360   415.585    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X164Y86        LUT2 (Prop_lut2_I0_O)        0.043   415.628 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.467   416.095    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.738   414.764    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.985   413.779    
                         clock uncertainty           -0.217   413.562    
    SLICE_X164Y86        FDCE (Setup_fdce_C_CE)      -0.178   413.384    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                        413.384    
                         arrival time                        -416.095    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.081ns  (logic 0.388ns (18.644%)  route 1.693ns (81.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 414.764 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.916ns = ( 414.014 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.883   414.014    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
    SLICE_X166Y87        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y87        FDRE (Prop_fdre_C_Q)         0.259   414.273 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q
                         net (fo=14, routed)          0.425   414.698    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[0]_0
    SLICE_X167Y86        LUT4 (Prop_lut4_I1_O)        0.043   414.741 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__38_comp_1/O
                         net (fo=1, routed)           0.442   415.183    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_153_repN_1_alias
    SLICE_X165Y86        LUT6 (Prop_lut6_I5_O)        0.043   415.226 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/dual_clock_fifo_i_33_comp/O
                         net (fo=2, routed)           0.360   415.585    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X164Y86        LUT2 (Prop_lut2_I0_O)        0.043   415.628 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.467   416.095    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X164Y86        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.738   414.764    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.985   413.779    
                         clock uncertainty           -0.217   413.562    
    SLICE_X164Y86        FDCE (Setup_fdce_C_CE)      -0.178   413.384    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                        413.384    
                         arrival time                        -416.095    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.081ns  (logic 0.388ns (18.644%)  route 1.693ns (81.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 414.764 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.916ns = ( 414.014 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.883   414.014    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
    SLICE_X166Y87        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y87        FDRE (Prop_fdre_C_Q)         0.259   414.273 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q
                         net (fo=14, routed)          0.425   414.698    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[0]_0
    SLICE_X167Y86        LUT4 (Prop_lut4_I1_O)        0.043   414.741 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__38_comp_1/O
                         net (fo=1, routed)           0.442   415.183    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_153_repN_1_alias
    SLICE_X165Y86        LUT6 (Prop_lut6_I5_O)        0.043   415.226 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/dual_clock_fifo_i_33_comp/O
                         net (fo=2, routed)           0.360   415.585    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X164Y86        LUT2 (Prop_lut2_I0_O)        0.043   415.628 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.467   416.095    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X164Y86        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.738   414.764    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.985   413.779    
                         clock uncertainty           -0.217   413.562    
    SLICE_X164Y86        FDCE (Setup_fdce_C_CE)      -0.178   413.384    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                        413.384    
                         arrival time                        -416.095    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.081ns  (logic 0.388ns (18.644%)  route 1.693ns (81.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 414.764 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.916ns = ( 414.014 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.883   414.014    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
    SLICE_X166Y87        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y87        FDRE (Prop_fdre_C_Q)         0.259   414.273 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q
                         net (fo=14, routed)          0.425   414.698    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[0]_0
    SLICE_X167Y86        LUT4 (Prop_lut4_I1_O)        0.043   414.741 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__38_comp_1/O
                         net (fo=1, routed)           0.442   415.183    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_153_repN_1_alias
    SLICE_X165Y86        LUT6 (Prop_lut6_I5_O)        0.043   415.226 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/dual_clock_fifo_i_33_comp/O
                         net (fo=2, routed)           0.360   415.585    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X164Y86        LUT2 (Prop_lut2_I0_O)        0.043   415.628 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.467   416.095    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.738   414.764    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.985   413.779    
                         clock uncertainty           -0.217   413.562    
    SLICE_X164Y86        FDCE (Setup_fdce_C_CE)      -0.178   413.384    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                        413.384    
                         arrival time                        -416.095    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.081ns  (logic 0.388ns (18.644%)  route 1.693ns (81.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 414.764 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.916ns = ( 414.014 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.883   414.014    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
    SLICE_X166Y87        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y87        FDRE (Prop_fdre_C_Q)         0.259   414.273 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q
                         net (fo=14, routed)          0.425   414.698    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[0]_0
    SLICE_X167Y86        LUT4 (Prop_lut4_I1_O)        0.043   414.741 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__38_comp_1/O
                         net (fo=1, routed)           0.442   415.183    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_153_repN_1_alias
    SLICE_X165Y86        LUT6 (Prop_lut6_I5_O)        0.043   415.226 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/dual_clock_fifo_i_33_comp/O
                         net (fo=2, routed)           0.360   415.585    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X164Y86        LUT2 (Prop_lut2_I0_O)        0.043   415.628 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.467   416.095    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.738   414.764    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.985   413.779    
                         clock uncertainty           -0.217   413.562    
    SLICE_X164Y86        FDCE (Setup_fdce_C_CE)      -0.178   413.384    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                        413.384    
                         arrival time                        -416.095    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.081ns  (logic 0.388ns (18.644%)  route 1.693ns (81.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 414.764 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.916ns = ( 414.014 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.883   414.014    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
    SLICE_X166Y87        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y87        FDRE (Prop_fdre_C_Q)         0.259   414.273 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q
                         net (fo=14, routed)          0.425   414.698    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[0]_0
    SLICE_X167Y86        LUT4 (Prop_lut4_I1_O)        0.043   414.741 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__38_comp_1/O
                         net (fo=1, routed)           0.442   415.183    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_153_repN_1_alias
    SLICE_X165Y86        LUT6 (Prop_lut6_I5_O)        0.043   415.226 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/dual_clock_fifo_i_33_comp/O
                         net (fo=2, routed)           0.360   415.585    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X164Y86        LUT2 (Prop_lut2_I0_O)        0.043   415.628 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.467   416.095    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X164Y86        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.738   414.764    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.985   413.779    
                         clock uncertainty           -0.217   413.562    
    SLICE_X164Y86        FDCE (Setup_fdce_C_CE)      -0.178   413.384    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                        413.384    
                         arrival time                        -416.095    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.081ns  (logic 0.388ns (18.644%)  route 1.693ns (81.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 414.764 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.916ns = ( 414.014 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.883   414.014    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
    SLICE_X166Y87        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y87        FDRE (Prop_fdre_C_Q)         0.259   414.273 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q
                         net (fo=14, routed)          0.425   414.698    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[0]_0
    SLICE_X167Y86        LUT4 (Prop_lut4_I1_O)        0.043   414.741 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__38_comp_1/O
                         net (fo=1, routed)           0.442   415.183    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_153_repN_1_alias
    SLICE_X165Y86        LUT6 (Prop_lut6_I5_O)        0.043   415.226 f  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/dual_clock_fifo_i_33_comp/O
                         net (fo=2, routed)           0.360   415.585    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X164Y86        LUT2 (Prop_lut2_I0_O)        0.043   415.628 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.467   416.095    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X164Y86        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.738   414.764    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.985   413.779    
                         clock uncertainty           -0.217   413.562    
    SLICE_X164Y86        FDCE (Setup_fdce_C_CE)      -0.178   413.384    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                        413.384    
                         arrival time                        -416.095    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.081ns  (logic 0.388ns (18.644%)  route 1.693ns (81.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 414.764 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.916ns = ( 414.014 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.883   414.014    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
    SLICE_X166Y87        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y87        FDRE (Prop_fdre_C_Q)         0.259   414.273 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q
                         net (fo=14, routed)          0.425   414.698    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[0]_0
    SLICE_X167Y86        LUT4 (Prop_lut4_I1_O)        0.043   414.741 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__38_comp_1/O
                         net (fo=1, routed)           0.442   415.183    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_153_repN_1_alias
    SLICE_X165Y86        LUT6 (Prop_lut6_I5_O)        0.043   415.226 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/dual_clock_fifo_i_33_comp/O
                         net (fo=2, routed)           0.360   415.585    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X164Y86        LUT2 (Prop_lut2_I0_O)        0.043   415.628 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.467   416.095    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.738   414.764    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.985   413.779    
                         clock uncertainty           -0.217   413.562    
    SLICE_X164Y86        FDCE (Setup_fdce_C_CE)      -0.178   413.384    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                        413.384    
                         arrival time                        -416.095    
  -------------------------------------------------------------------
                         slack                                 -2.712    

Slack (VIOLATED) :        -2.712ns  (required time - arrival time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        2.081ns  (logic 0.388ns (18.644%)  route 1.693ns (81.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 414.764 - 416.028 ) 
    Source Clock Delay      (SCD):    -1.916ns = ( 414.014 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.883   414.014    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/clk_out2
    SLICE_X166Y87        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y87        FDRE (Prop_fdre_C_Q)         0.259   414.273 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/bufPipe/qDGt1.NTB.fe_logic/fsm_state_reg[0]/Q
                         net (fo=14, routed)          0.425   414.698    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/fsm_state_reg[0]_0
    SLICE_X167Y86        LUT4 (Prop_lut4_I1_O)        0.043   414.741 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.W_rwbar_1185_delayed_5_0_1220_inst_block.W_rwbar_1185_delayed_5_0_1220_inst/NoFlowThrough.interlockBuf.buf/RevisedCase.ulb_revised/ufsm/CapEqOne.non_zero_i_3__38_comp_1/O
                         net (fo=1, routed)           0.442   415.183    nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/SoftwareRegisterAccessDaemon_CP_1894_elements_153_repN_1_alias
    SLICE_X165Y86        LUT6 (Prop_lut6_I5_O)        0.043   415.226 r  nic_instance/SoftwareRegisterAccessDaemon_instance/SoftwareRegisterAccessDaemon_CP_1894.SoftwareRegisterAccessDaemon_cp_element_group_154.gj_SoftwareRegisterAccessDaemon_cp_element_group_154/placegen[3].placeBlock.pI/dual_clock_fifo_i_33_comp/O
                         net (fo=2, routed)           0.360   415.585    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X164Y86        LUT2 (Prop_lut2_I0_O)        0.043   415.628 r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.467   416.095    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.738   414.764    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X164Y86        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.985   413.779    
                         clock uncertainty           -0.217   413.562    
    SLICE_X164Y86        FDCE (Setup_fdce_C_CE)      -0.178   413.384    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                        413.384    
                         arrival time                        -416.095    
  -------------------------------------------------------------------
                         slack                                 -2.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/read_state_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.146ns (19.834%)  route 0.590ns (80.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.741    -0.595    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X160Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y77        FDRE (Prop_fdre_C_Q)         0.118    -0.477 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=7, routed)           0.478     0.001    DualClockedQueue_AFB_req_inst/out[1]
    SLICE_X169Y80        LUT5 (Prop_lut5_I2_O)        0.028     0.029 r  DualClockedQueue_AFB_req_inst/read_state_i_1/O
                         net (fo=2, routed)           0.112     0.141    DualClockedQueue_AFB_req_inst/read_state_i_1_n_0
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.037    -0.581    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                         clock pessimism              0.360    -0.221    
                         clock uncertainty            0.217    -0.004    
    SLICE_X169Y79        FDRE (Hold_fdre_C_D)         0.043     0.039    DualClockedQueue_AFB_req_inst/read_state_reg_replica
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/read_state_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.146ns (19.834%)  route 0.590ns (80.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.741    -0.595    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X160Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y77        FDRE (Prop_fdre_C_Q)         0.118    -0.477 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[1]/Q
                         net (fo=7, routed)           0.478     0.001    DualClockedQueue_AFB_req_inst/out[1]
    SLICE_X169Y80        LUT5 (Prop_lut5_I2_O)        0.028     0.029 f  DualClockedQueue_AFB_req_inst/read_state_i_1/O
                         net (fo=2, routed)           0.112     0.141    DualClockedQueue_AFB_req_inst/read_state_i_1_n_0
    SLICE_X169Y79        FDRE                                         f  DualClockedQueue_AFB_req_inst/read_state_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.037    -0.581    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                         clock pessimism              0.360    -0.221    
                         clock uncertainty            0.217    -0.004    
    SLICE_X169Y79        FDRE (Hold_fdre_C_D)         0.043     0.039    DualClockedQueue_AFB_req_inst/read_state_reg_replica
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/read_state_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.146ns (19.774%)  route 0.592ns (80.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.741    -0.595    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X160Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y77        FDRE (Prop_fdre_C_Q)         0.118    -0.477 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/Q
                         net (fo=7, routed)           0.480     0.003    DualClockedQueue_AFB_req_inst/out[0]
    SLICE_X169Y80        LUT5 (Prop_lut5_I1_O)        0.028     0.031 r  DualClockedQueue_AFB_req_inst/read_state_i_1/O
                         net (fo=2, routed)           0.112     0.144    DualClockedQueue_AFB_req_inst/read_state_i_1_n_0
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.037    -0.581    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                         clock pessimism              0.360    -0.221    
                         clock uncertainty            0.217    -0.004    
    SLICE_X169Y79        FDRE (Hold_fdre_C_D)         0.043     0.039    DualClockedQueue_AFB_req_inst/read_state_reg_replica
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/read_state_reg_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.146ns (19.774%)  route 0.592ns (80.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.581ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.741    -0.595    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X160Y77        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y77        FDRE (Prop_fdre_C_Q)         0.118    -0.477 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/FSM_sequential_yesBypassBlocking.bypassBlock.fsm_state_bypass_reg[0]/Q
                         net (fo=7, routed)           0.480     0.003    DualClockedQueue_AFB_req_inst/out[0]
    SLICE_X169Y80        LUT5 (Prop_lut5_I1_O)        0.028     0.031 f  DualClockedQueue_AFB_req_inst/read_state_i_1/O
                         net (fo=2, routed)           0.112     0.144    DualClockedQueue_AFB_req_inst/read_state_i_1_n_0
    SLICE_X169Y79        FDRE                                         f  DualClockedQueue_AFB_req_inst/read_state_reg_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.037    -0.581    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                         clock pessimism              0.360    -0.221    
                         clock uncertainty            0.217    -0.004    
    SLICE_X169Y79        FDRE (Hold_fdre_C_D)         0.043     0.039    DualClockedQueue_AFB_req_inst/read_state_reg_replica
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.156ns (22.430%)  route 0.540ns (77.570%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.691    -0.645    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/clk_out2
    SLICE_X141Y100       FDRE                                         r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y100       FDRE (Prop_fdre_C_Q)         0.100    -0.545 r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=3, routed)           0.232    -0.313    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/non_zero_4
    SLICE_X138Y101       LUT5 (Prop_lut5_I2_O)        0.028    -0.285 r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/dual_clock_fifo_i_1__2_comp/O
                         net (fo=2, routed)           0.108    -0.177    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X137Y102       LUT2 (Prop_lut2_I0_O)        0.028    -0.149 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.199     0.051    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X138Y103       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.933    -0.685    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X138Y103       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.360    -0.325    
                         clock uncertainty            0.217    -0.108    
    SLICE_X138Y103       FDPE (Hold_fdpe_C_CE)        0.030    -0.078    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.156ns (22.430%)  route 0.540ns (77.570%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.691    -0.645    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/clk_out2
    SLICE_X141Y100       FDRE                                         r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y100       FDRE (Prop_fdre_C_Q)         0.100    -0.545 f  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=3, routed)           0.232    -0.313    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/non_zero_4
    SLICE_X138Y101       LUT5 (Prop_lut5_I2_O)        0.028    -0.285 f  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/dual_clock_fifo_i_1__2_comp/O
                         net (fo=2, routed)           0.108    -0.177    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X137Y102       LUT2 (Prop_lut2_I0_O)        0.028    -0.149 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.199     0.051    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X138Y103       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.933    -0.685    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X138Y103       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.360    -0.325    
                         clock uncertainty            0.217    -0.108    
    SLICE_X138Y103       FDPE (Hold_fdpe_C_CE)        0.030    -0.078    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.156ns (22.430%)  route 0.540ns (77.570%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.691    -0.645    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/clk_out2
    SLICE_X141Y100       FDRE                                         r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y100       FDRE (Prop_fdre_C_Q)         0.100    -0.545 r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=3, routed)           0.232    -0.313    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/non_zero_4
    SLICE_X138Y101       LUT5 (Prop_lut5_I2_O)        0.028    -0.285 r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/dual_clock_fifo_i_1__2_comp/O
                         net (fo=2, routed)           0.108    -0.177    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X137Y102       LUT2 (Prop_lut2_I0_O)        0.028    -0.149 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.199     0.051    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X138Y103       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.933    -0.685    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X138Y103       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.360    -0.325    
                         clock uncertainty            0.217    -0.108    
    SLICE_X138Y103       FDCE (Hold_fdce_C_CE)        0.030    -0.078    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.156ns (22.430%)  route 0.540ns (77.570%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.691    -0.645    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/clk_out2
    SLICE_X141Y100       FDRE                                         r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y100       FDRE (Prop_fdre_C_Q)         0.100    -0.545 f  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=3, routed)           0.232    -0.313    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/non_zero_4
    SLICE_X138Y101       LUT5 (Prop_lut5_I2_O)        0.028    -0.285 f  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/dual_clock_fifo_i_1__2_comp/O
                         net (fo=2, routed)           0.108    -0.177    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X137Y102       LUT2 (Prop_lut2_I0_O)        0.028    -0.149 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.199     0.051    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X138Y103       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.933    -0.685    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X138Y103       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.360    -0.325    
                         clock uncertainty            0.217    -0.108    
    SLICE_X138Y103       FDCE (Hold_fdce_C_CE)        0.030    -0.078    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.156ns (22.430%)  route 0.540ns (77.570%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.691    -0.645    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/clk_out2
    SLICE_X141Y100       FDRE                                         r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y100       FDRE (Prop_fdre_C_Q)         0.100    -0.545 r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=3, routed)           0.232    -0.313    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/non_zero_4
    SLICE_X138Y101       LUT5 (Prop_lut5_I2_O)        0.028    -0.285 r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/dual_clock_fifo_i_1__2_comp/O
                         net (fo=2, routed)           0.108    -0.177    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X137Y102       LUT2 (Prop_lut2_I0_O)        0.028    -0.149 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.199     0.051    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X138Y103       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.933    -0.685    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X138Y103       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.360    -0.325    
                         clock uncertainty            0.217    -0.108    
    SLICE_X138Y103       FDCE (Hold_fdce_C_CE)        0.030    -0.078    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.156ns (22.430%)  route 0.540ns (77.570%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.691    -0.645    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/clk_out2
    SLICE_X141Y100       FDRE                                         r  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y100       FDRE (Prop_fdre_C_Q)         0.100    -0.545 f  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/CapEqOne.non_zero_reg/Q
                         net (fo=3, routed)           0.232    -0.313    nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/non_zero_4
    SLICE_X138Y101       LUT5 (Prop_lut5_I2_O)        0.028    -0.285 f  nic_instance/accessMemory_instance/accessMemory_CP_329.accessMemory_cp_element_group_8.gj_accessMemory_cp_element_group_8/placegen[2].placeBlock.pI/dual_clock_fifo_i_1__2_comp/O
                         net (fo=2, routed)           0.108    -0.177    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X137Y102       LUT2 (Prop_lut2_I0_O)        0.028    -0.149 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=30, routed)          0.199     0.051    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X138Y103       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.933    -0.685    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X138Y103       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.360    -0.325    
                         clock uncertainty            0.217    -0.108    
    SLICE_X138Y103       FDCE (Hold_fdce_C_CE)        0.030    -0.078    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.078    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :         1858  Failing Endpoints,  Worst Slack       -3.767ns,  Total Violation    -5596.474ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 mac_rx_instance/req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.362ns  (logic 0.630ns (18.737%)  route 2.732ns (81.263%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 401.889 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.102ns = ( 401.126 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.697   401.126    mac_rx_instance/clk_out1
    SLICE_X165Y128       FDRE                                         r  mac_rx_instance/req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y128       FDRE (Prop_fdre_C_Q)         0.204   401.330 r  mac_rx_instance/req_reg_reg/Q
                         net (fo=5, routed)           0.554   401.883    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_ack
    SLICE_X165Y128       LUT3 (Prop_lut3_I0_O)        0.125   402.008 r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=19, routed)          0.297   402.306    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/ackR
    SLICE_X165Y130       LUT5 (Prop_lut5_I3_O)        0.043   402.349 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/CapGtOne.token_latch[2]_i_2__19/O
                         net (fo=17, routed)          0.348   402.697    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_1
    SLICE_X164Y131       LUT6 (Prop_lut6_I4_O)        0.043   402.740 f  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_7/O
                         net (fo=1, routed)           0.361   403.101    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/noBypass.unload_ack_i_7_n_0_alias
    SLICE_X167Y131       LUT6 (Prop_lut6_I4_O)        0.043   403.144 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__33_comp/O
                         net (fo=1, routed)           0.349   403.494    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_repN_alias_1
    SLICE_X163Y132       LUT6 (Prop_lut6_I5_O)        0.043   403.537 f  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_4_comp/O
                         net (fo=1, routed)           0.234   403.771    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/CapEqOne.non_zero_reg_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.043   403.814 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/noBypass.unload_ack_i_1__31_comp/O
                         net (fo=8, routed)           0.302   404.116    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/noBypass.fsm_state_reg
    SLICE_X163Y136       LUT6 (Prop_lut6_I2_O)        0.043   404.159 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_2__11_comp_1/O
                         net (fo=6, routed)           0.287   404.445    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X163Y136       LUT3 (Prop_lut3_I1_O)        0.043   404.488 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1/O
                         net (fo=1, routed)           0.000   404.488    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1_n_0
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.566   401.889    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/clk_out2
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.985   400.904    
                         clock uncertainty           -0.217   400.687    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)        0.034   400.721    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        400.721    
                         arrival time                        -404.488    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 mac_rx_instance/req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.362ns  (logic 0.630ns (18.737%)  route 2.732ns (81.263%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 401.889 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.102ns = ( 401.126 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.697   401.126    mac_rx_instance/clk_out1
    SLICE_X165Y128       FDRE                                         r  mac_rx_instance/req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y128       FDRE (Prop_fdre_C_Q)         0.204   401.330 f  mac_rx_instance/req_reg_reg/Q
                         net (fo=5, routed)           0.554   401.883    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_ack
    SLICE_X165Y128       LUT3 (Prop_lut3_I0_O)        0.125   402.008 f  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=19, routed)          0.297   402.306    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/ackR
    SLICE_X165Y130       LUT5 (Prop_lut5_I3_O)        0.043   402.349 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/CapGtOne.token_latch[2]_i_2__19/O
                         net (fo=17, routed)          0.348   402.697    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_1
    SLICE_X164Y131       LUT6 (Prop_lut6_I4_O)        0.043   402.740 f  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_7/O
                         net (fo=1, routed)           0.361   403.101    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/noBypass.unload_ack_i_7_n_0_alias
    SLICE_X167Y131       LUT6 (Prop_lut6_I4_O)        0.043   403.144 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__33_comp/O
                         net (fo=1, routed)           0.349   403.494    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_repN_alias_1
    SLICE_X163Y132       LUT6 (Prop_lut6_I5_O)        0.043   403.537 f  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_4_comp/O
                         net (fo=1, routed)           0.234   403.771    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/CapEqOne.non_zero_reg_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.043   403.814 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/noBypass.unload_ack_i_1__31_comp/O
                         net (fo=8, routed)           0.302   404.116    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/noBypass.fsm_state_reg
    SLICE_X163Y136       LUT6 (Prop_lut6_I2_O)        0.043   404.159 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_2__11_comp_1/O
                         net (fo=6, routed)           0.287   404.445    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X163Y136       LUT3 (Prop_lut3_I1_O)        0.043   404.488 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1/O
                         net (fo=1, routed)           0.000   404.488    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1_n_0
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.566   401.889    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/clk_out2
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.985   400.904    
                         clock uncertainty           -0.217   400.687    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)        0.034   400.721    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        400.721    
                         arrival time                        -404.488    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 mac_rx_instance/req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.362ns  (logic 0.630ns (18.737%)  route 2.732ns (81.263%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 401.889 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.102ns = ( 401.126 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.697   401.126    mac_rx_instance/clk_out1
    SLICE_X165Y128       FDRE                                         r  mac_rx_instance/req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y128       FDRE (Prop_fdre_C_Q)         0.204   401.330 r  mac_rx_instance/req_reg_reg/Q
                         net (fo=5, routed)           0.554   401.883    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_ack
    SLICE_X165Y128       LUT3 (Prop_lut3_I0_O)        0.125   402.008 r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=19, routed)          0.297   402.306    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/ackR
    SLICE_X165Y130       LUT5 (Prop_lut5_I3_O)        0.043   402.349 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/CapGtOne.token_latch[2]_i_2__19/O
                         net (fo=17, routed)          0.348   402.697    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_1
    SLICE_X164Y131       LUT6 (Prop_lut6_I4_O)        0.043   402.740 r  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_7/O
                         net (fo=1, routed)           0.361   403.101    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/noBypass.unload_ack_i_7_n_0_alias
    SLICE_X167Y131       LUT6 (Prop_lut6_I4_O)        0.043   403.144 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__33_comp/O
                         net (fo=1, routed)           0.349   403.494    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_repN_alias_1
    SLICE_X163Y132       LUT6 (Prop_lut6_I5_O)        0.043   403.537 r  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_4_comp/O
                         net (fo=1, routed)           0.234   403.771    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/CapEqOne.non_zero_reg_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.043   403.814 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/noBypass.unload_ack_i_1__31_comp/O
                         net (fo=8, routed)           0.302   404.116    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/noBypass.fsm_state_reg
    SLICE_X163Y136       LUT6 (Prop_lut6_I2_O)        0.043   404.159 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_2__11_comp_1/O
                         net (fo=6, routed)           0.287   404.445    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X163Y136       LUT3 (Prop_lut3_I1_O)        0.043   404.488 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1/O
                         net (fo=1, routed)           0.000   404.488    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1_n_0
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.566   401.889    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/clk_out2
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.985   400.904    
                         clock uncertainty           -0.217   400.687    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)        0.034   400.721    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        400.721    
                         arrival time                        -404.488    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 mac_rx_instance/req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.362ns  (logic 0.630ns (18.737%)  route 2.732ns (81.263%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 401.889 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.102ns = ( 401.126 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.697   401.126    mac_rx_instance/clk_out1
    SLICE_X165Y128       FDRE                                         r  mac_rx_instance/req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y128       FDRE (Prop_fdre_C_Q)         0.204   401.330 f  mac_rx_instance/req_reg_reg/Q
                         net (fo=5, routed)           0.554   401.883    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_ack
    SLICE_X165Y128       LUT3 (Prop_lut3_I0_O)        0.125   402.008 f  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=19, routed)          0.297   402.306    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/ackR
    SLICE_X165Y130       LUT5 (Prop_lut5_I3_O)        0.043   402.349 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/CapGtOne.token_latch[2]_i_2__19/O
                         net (fo=17, routed)          0.348   402.697    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_1
    SLICE_X164Y131       LUT6 (Prop_lut6_I4_O)        0.043   402.740 r  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_7/O
                         net (fo=1, routed)           0.361   403.101    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/noBypass.unload_ack_i_7_n_0_alias
    SLICE_X167Y131       LUT6 (Prop_lut6_I4_O)        0.043   403.144 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__33_comp/O
                         net (fo=1, routed)           0.349   403.494    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_repN_alias_1
    SLICE_X163Y132       LUT6 (Prop_lut6_I5_O)        0.043   403.537 r  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_4_comp/O
                         net (fo=1, routed)           0.234   403.771    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/CapEqOne.non_zero_reg_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.043   403.814 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/noBypass.unload_ack_i_1__31_comp/O
                         net (fo=8, routed)           0.302   404.116    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/noBypass.fsm_state_reg
    SLICE_X163Y136       LUT6 (Prop_lut6_I2_O)        0.043   404.159 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_2__11_comp_1/O
                         net (fo=6, routed)           0.287   404.445    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X163Y136       LUT3 (Prop_lut3_I1_O)        0.043   404.488 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1/O
                         net (fo=1, routed)           0.000   404.488    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1_n_0
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.566   401.889    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/clk_out2
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.985   400.904    
                         clock uncertainty           -0.217   400.687    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)        0.034   400.721    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        400.721    
                         arrival time                        -404.488    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 mac_rx_instance/req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.362ns  (logic 0.630ns (18.737%)  route 2.732ns (81.263%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 401.889 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.102ns = ( 401.126 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.697   401.126    mac_rx_instance/clk_out1
    SLICE_X165Y128       FDRE                                         r  mac_rx_instance/req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y128       FDRE (Prop_fdre_C_Q)         0.204   401.330 r  mac_rx_instance/req_reg_reg/Q
                         net (fo=5, routed)           0.554   401.883    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_ack
    SLICE_X165Y128       LUT3 (Prop_lut3_I0_O)        0.125   402.008 r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=19, routed)          0.297   402.306    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/ackR
    SLICE_X165Y130       LUT5 (Prop_lut5_I3_O)        0.043   402.349 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/CapGtOne.token_latch[2]_i_2__19/O
                         net (fo=17, routed)          0.348   402.697    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_1
    SLICE_X164Y131       LUT6 (Prop_lut6_I4_O)        0.043   402.740 f  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_7/O
                         net (fo=1, routed)           0.361   403.101    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/noBypass.unload_ack_i_7_n_0_alias
    SLICE_X167Y131       LUT6 (Prop_lut6_I4_O)        0.043   403.144 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__33_comp/O
                         net (fo=1, routed)           0.349   403.494    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_repN_alias_1
    SLICE_X163Y132       LUT6 (Prop_lut6_I5_O)        0.043   403.537 f  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_4_comp/O
                         net (fo=1, routed)           0.234   403.771    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/CapEqOne.non_zero_reg_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.043   403.814 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/noBypass.unload_ack_i_1__31_comp/O
                         net (fo=8, routed)           0.302   404.116    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/noBypass.fsm_state_reg
    SLICE_X163Y136       LUT6 (Prop_lut6_I2_O)        0.043   404.159 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_2__11_comp_1/O
                         net (fo=6, routed)           0.287   404.445    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X163Y136       LUT3 (Prop_lut3_I1_O)        0.043   404.488 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1/O
                         net (fo=1, routed)           0.000   404.488    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1_n_0
    SLICE_X163Y136       FDRE                                         f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.566   401.889    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/clk_out2
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.985   400.904    
                         clock uncertainty           -0.217   400.687    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)        0.034   400.721    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        400.721    
                         arrival time                        -404.488    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 mac_rx_instance/req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.362ns  (logic 0.630ns (18.737%)  route 2.732ns (81.263%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 401.889 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.102ns = ( 401.126 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.697   401.126    mac_rx_instance/clk_out1
    SLICE_X165Y128       FDRE                                         r  mac_rx_instance/req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y128       FDRE (Prop_fdre_C_Q)         0.204   401.330 f  mac_rx_instance/req_reg_reg/Q
                         net (fo=5, routed)           0.554   401.883    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_ack
    SLICE_X165Y128       LUT3 (Prop_lut3_I0_O)        0.125   402.008 f  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=19, routed)          0.297   402.306    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/ackR
    SLICE_X165Y130       LUT5 (Prop_lut5_I3_O)        0.043   402.349 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/CapGtOne.token_latch[2]_i_2__19/O
                         net (fo=17, routed)          0.348   402.697    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_1
    SLICE_X164Y131       LUT6 (Prop_lut6_I4_O)        0.043   402.740 f  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_7/O
                         net (fo=1, routed)           0.361   403.101    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/noBypass.unload_ack_i_7_n_0_alias
    SLICE_X167Y131       LUT6 (Prop_lut6_I4_O)        0.043   403.144 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__33_comp/O
                         net (fo=1, routed)           0.349   403.494    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_repN_alias_1
    SLICE_X163Y132       LUT6 (Prop_lut6_I5_O)        0.043   403.537 f  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_4_comp/O
                         net (fo=1, routed)           0.234   403.771    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/CapEqOne.non_zero_reg_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.043   403.814 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/noBypass.unload_ack_i_1__31_comp/O
                         net (fo=8, routed)           0.302   404.116    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/noBypass.fsm_state_reg
    SLICE_X163Y136       LUT6 (Prop_lut6_I2_O)        0.043   404.159 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_2__11_comp_1/O
                         net (fo=6, routed)           0.287   404.445    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X163Y136       LUT3 (Prop_lut3_I1_O)        0.043   404.488 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1/O
                         net (fo=1, routed)           0.000   404.488    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1_n_0
    SLICE_X163Y136       FDRE                                         f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.566   401.889    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/clk_out2
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.985   400.904    
                         clock uncertainty           -0.217   400.687    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)        0.034   400.721    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        400.721    
                         arrival time                        -404.488    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 mac_rx_instance/req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.362ns  (logic 0.630ns (18.737%)  route 2.732ns (81.263%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 401.889 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.102ns = ( 401.126 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.697   401.126    mac_rx_instance/clk_out1
    SLICE_X165Y128       FDRE                                         r  mac_rx_instance/req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y128       FDRE (Prop_fdre_C_Q)         0.204   401.330 r  mac_rx_instance/req_reg_reg/Q
                         net (fo=5, routed)           0.554   401.883    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_ack
    SLICE_X165Y128       LUT3 (Prop_lut3_I0_O)        0.125   402.008 r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=19, routed)          0.297   402.306    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/ackR
    SLICE_X165Y130       LUT5 (Prop_lut5_I3_O)        0.043   402.349 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/CapGtOne.token_latch[2]_i_2__19/O
                         net (fo=17, routed)          0.348   402.697    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_1
    SLICE_X164Y131       LUT6 (Prop_lut6_I4_O)        0.043   402.740 r  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_7/O
                         net (fo=1, routed)           0.361   403.101    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/noBypass.unload_ack_i_7_n_0_alias
    SLICE_X167Y131       LUT6 (Prop_lut6_I4_O)        0.043   403.144 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__33_comp/O
                         net (fo=1, routed)           0.349   403.494    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_repN_alias_1
    SLICE_X163Y132       LUT6 (Prop_lut6_I5_O)        0.043   403.537 r  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_4_comp/O
                         net (fo=1, routed)           0.234   403.771    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/CapEqOne.non_zero_reg_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.043   403.814 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/noBypass.unload_ack_i_1__31_comp/O
                         net (fo=8, routed)           0.302   404.116    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/noBypass.fsm_state_reg
    SLICE_X163Y136       LUT6 (Prop_lut6_I2_O)        0.043   404.159 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_2__11_comp_1/O
                         net (fo=6, routed)           0.287   404.445    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X163Y136       LUT3 (Prop_lut3_I1_O)        0.043   404.488 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1/O
                         net (fo=1, routed)           0.000   404.488    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1_n_0
    SLICE_X163Y136       FDRE                                         f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.566   401.889    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/clk_out2
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.985   400.904    
                         clock uncertainty           -0.217   400.687    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)        0.034   400.721    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        400.721    
                         arrival time                        -404.488    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.767ns  (required time - arrival time)
  Source:                 mac_rx_instance/req_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.362ns  (logic 0.630ns (18.737%)  route 2.732ns (81.263%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 401.889 - 403.326 ) 
    Source Clock Delay      (SCD):    -2.102ns = ( 401.126 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.697   401.126    mac_rx_instance/clk_out1
    SLICE_X165Y128       FDRE                                         r  mac_rx_instance/req_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y128       FDRE (Prop_fdre_C_Q)         0.204   401.330 f  mac_rx_instance/req_reg_reg/Q
                         net (fo=5, routed)           0.554   401.883    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/RX_FIFO_pipe_read_ack
    SLICE_X165Y128       LUT3 (Prop_lut3_I0_O)        0.125   402.008 f  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1/O
                         net (fo=19, routed)          0.297   402.306    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/ackR
    SLICE_X165Y130       LUT5 (Prop_lut5_I3_O)        0.043   402.349 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_40.gj_nicRxFromMacDaemon_cp_element_group_40/placegen[2].placeBlock.pI/CapGtOne.token_latch[2]_i_2__19/O
                         net (fo=17, routed)          0.348   402.697    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_1
    SLICE_X164Y131       LUT6 (Prop_lut6_I4_O)        0.043   402.740 r  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_7/O
                         net (fo=1, routed)           0.361   403.101    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/noBypass.unload_ack_i_7_n_0_alias
    SLICE_X167Y131       LUT6 (Prop_lut6_I4_O)        0.043   403.144 r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_35.gj_nicRxFromMacDaemon_cp_element_group_35/placegen[1].placeBlock.pI/CapEqOne.non_zero_i_2__33_comp/O
                         net (fo=1, routed)           0.349   403.494    nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/CapEqOne.non_zero_reg_repN_alias_1
    SLICE_X163Y132       LUT6 (Prop_lut6_I5_O)        0.043   403.537 r  nic_instance/nicRxFromMacDaemon_instance/data_path.MUX_1380_inst_block.MUX_1380_inst_gI/BaseGen[0].gCase.SampleAndUpdate.sgi/sampleFsm/noBypass.unload_ack_i_4_comp/O
                         net (fo=1, routed)           0.234   403.771    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/CapEqOne.non_zero_reg_0
    SLICE_X163Y133       LUT6 (Prop_lut6_I1_O)        0.043   403.814 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.phi_stmt_1346_phi_seq_2680_block.phi_stmt_1346_phi_seq_2680/trigForkUpdate/inTransPlaceBlock.pI/noBypass.unload_ack_i_1__31_comp/O
                         net (fo=8, routed)           0.302   404.116    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/noBypass.fsm_state_reg
    SLICE_X163Y136       LUT6 (Prop_lut6_I2_O)        0.043   404.159 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[1].placeBlock.pI/CapGtOne.token_latch[2]_i_2__11_comp_1/O
                         net (fo=6, routed)           0.287   404.445    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[2]_0
    SLICE_X163Y136       LUT3 (Prop_lut3_I1_O)        0.043   404.488 f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1/O
                         net (fo=1, routed)           0.000   404.488    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch[0]_i_1_n_0
    SLICE_X163Y136       FDRE                                         f  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.566   401.889    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/clk_out2
    SLICE_X163Y136       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]/C
                         clock pessimism             -0.985   400.904    
                         clock uncertainty           -0.217   400.687    
    SLICE_X163Y136       FDRE (Setup_fdre_C_D)        0.034   400.721    nic_instance/nicRxFromMacDaemon_instance/nicRxFromMacDaemon_CP_2536.nicRxFromMacDaemon_cp_element_group_51.gj_nicRxFromMacDaemon_cp_element_group_51/placegen[3].placeBlock.pI/CapGtOne.token_latch_reg[0]
  -------------------------------------------------------------------
                         required time                        400.721    
                         arrival time                        -404.488    
  -------------------------------------------------------------------
                         slack                                 -3.767    

Slack (VIOLATED) :        -3.763ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.285ns  (logic 1.843ns (56.106%)  route 1.442ns (43.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 401.997 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.961ns = ( 401.266 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.838   401.266    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X8Y18         RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      1.800   403.066 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=2, routed)           0.598   403.665    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[13]
    SLICE_X130Y94        LUT3 (Prop_lut3_I0_O)        0.043   403.708 r  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/qDGt1.NTB.Wgen[0].queue_array[0][13]_i_1/O
                         net (fo=2, routed)           0.844   404.551    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[13]
    SLICE_X137Y94        FDRE                                         r  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.674   401.997    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out2
    SLICE_X137Y94        FDRE                                         r  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][13]/C
                         clock pessimism             -0.985   401.012    
                         clock uncertainty           -0.217   400.795    
    SLICE_X137Y94        FDRE (Setup_fdre_C_D)       -0.007   400.788    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][13]
  -------------------------------------------------------------------
                         required time                        400.788    
                         arrival time                        -404.551    
  -------------------------------------------------------------------
                         slack                                 -3.763    

Slack (VIOLATED) :        -3.763ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out2_clk_wiz_1 rise@403.326ns - clk_out1_clk_wiz_1 rise@403.228ns)
  Data Path Delay:        3.285ns  (logic 1.843ns (56.106%)  route 1.442ns (43.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 401.997 - 403.326 ) 
    Source Clock Delay      (SCD):    -1.961ns = ( 401.266 - 403.228 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    403.228   403.228 r  
    H19                                               0.000   403.228 r  clk_p (IN)
                         net (fo=0)                   0.000   403.228    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   404.051 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   405.132    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970   397.162 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174   399.336    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093   399.429 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.838   401.266    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X8Y18         RAMB36E1                                     r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      1.800   403.066 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[12]
                         net (fo=2, routed)           0.598   403.665    nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[13]
    SLICE_X130Y94        LUT3 (Prop_lut3_I0_O)        0.043   403.708 f  nic_instance/accessMemory_instance/data_path.InportGroup_0.MEMORY_TO_NIC_RESPONSE_read_0/ProTx[0].ulreg/qDGt1.NTB.Wgen[0].queue_array[0][13]_i_1/O
                         net (fo=2, routed)           0.844   404.551    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/D[13]
    SLICE_X137Y94        FDRE                                         f  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    403.326   403.326 r  
    H19                                               0.000   403.326 r  clk_p (IN)
                         net (fo=0)                   0.000   403.326    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   404.053 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   405.039    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794   398.245 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995   400.240    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083   400.323 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.674   401.997    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/clk_out2
    SLICE_X137Y94        FDRE                                         r  nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][13]/C
                         clock pessimism             -0.985   401.012    
                         clock uncertainty           -0.217   400.795    
    SLICE_X137Y94        FDRE (Setup_fdre_C_D)       -0.007   400.788    nic_instance/accessMemory_instance/out_buffer/notFRR.bufPipe/Shallow.notSaveSlot.queue/qDGt1.NTB.Wgen[0].queue_array_reg[0][13]
  -------------------------------------------------------------------
                         required time                        400.788    
                         arrival time                        -404.551    
  -------------------------------------------------------------------
                         slack                                 -3.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.128ns (21.224%)  route 0.475ns (78.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.777    -0.559    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y79        FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/Q
                         net (fo=3, routed)           0.210    -0.249    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req_repN_alias
    SLICE_X164Y79        LUT3 (Prop_lut3_I0_O)        0.028    -0.221 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__1/O
                         net (fo=130, routed)         0.265     0.044    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X162Y79        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.033    -0.585    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X162Y79        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[29]/C
                         clock pessimism              0.360    -0.225    
                         clock uncertainty            0.217    -0.008    
    SLICE_X162Y79        FDRE (Hold_fdre_C_CE)        0.030     0.022    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.128ns (21.224%)  route 0.475ns (78.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.777    -0.559    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y79        FDRE (Prop_fdre_C_Q)         0.100    -0.459 f  DualClockedQueue_AFB_req_inst/read_state_reg_replica/Q
                         net (fo=3, routed)           0.210    -0.249    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req_repN_alias
    SLICE_X164Y79        LUT3 (Prop_lut3_I0_O)        0.028    -0.221 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__1/O
                         net (fo=130, routed)         0.265     0.044    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X162Y79        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.033    -0.585    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X162Y79        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[29]/C
                         clock pessimism              0.360    -0.225    
                         clock uncertainty            0.217    -0.008    
    SLICE_X162Y79        FDRE (Hold_fdre_C_CE)        0.030     0.022    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.128ns (21.224%)  route 0.475ns (78.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.777    -0.559    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y79        FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/Q
                         net (fo=3, routed)           0.210    -0.249    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req_repN_alias
    SLICE_X164Y79        LUT3 (Prop_lut3_I0_O)        0.028    -0.221 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__1/O
                         net (fo=130, routed)         0.265     0.044    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X162Y79        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.033    -0.585    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X162Y79        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/C
                         clock pessimism              0.360    -0.225    
                         clock uncertainty            0.217    -0.008    
    SLICE_X162Y79        FDRE (Hold_fdre_C_CE)        0.030     0.022    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.128ns (21.224%)  route 0.475ns (78.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.777    -0.559    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y79        FDRE (Prop_fdre_C_Q)         0.100    -0.459 f  DualClockedQueue_AFB_req_inst/read_state_reg_replica/Q
                         net (fo=3, routed)           0.210    -0.249    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req_repN_alias
    SLICE_X164Y79        LUT3 (Prop_lut3_I0_O)        0.028    -0.221 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__1/O
                         net (fo=130, routed)         0.265     0.044    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X162Y79        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.033    -0.585    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X162Y79        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/C
                         clock pessimism              0.360    -0.225    
                         clock uncertainty            0.217    -0.008    
    SLICE_X162Y79        FDRE (Hold_fdre_C_CE)        0.030     0.022    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.128ns (21.224%)  route 0.475ns (78.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.777    -0.559    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y79        FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/Q
                         net (fo=3, routed)           0.210    -0.249    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req_repN_alias
    SLICE_X164Y79        LUT3 (Prop_lut3_I0_O)        0.028    -0.221 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__1/O
                         net (fo=130, routed)         0.265     0.044    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X163Y79        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.033    -0.585    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X163Y79        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[70]/C
                         clock pessimism              0.360    -0.225    
                         clock uncertainty            0.217    -0.008    
    SLICE_X163Y79        FDRE (Hold_fdre_C_CE)        0.010     0.002    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[70]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.128ns (21.224%)  route 0.475ns (78.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.777    -0.559    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y79        FDRE (Prop_fdre_C_Q)         0.100    -0.459 f  DualClockedQueue_AFB_req_inst/read_state_reg_replica/Q
                         net (fo=3, routed)           0.210    -0.249    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req_repN_alias
    SLICE_X164Y79        LUT3 (Prop_lut3_I0_O)        0.028    -0.221 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__1/O
                         net (fo=130, routed)         0.265     0.044    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X163Y79        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[70]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.033    -0.585    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X163Y79        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[70]/C
                         clock pessimism              0.360    -0.225    
                         clock uncertainty            0.217    -0.008    
    SLICE_X163Y79        FDRE (Hold_fdre_C_CE)        0.010     0.002    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[70]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mac_rx_instance/RX_FIFO_pipe_read_data_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.118ns (18.323%)  route 0.526ns (81.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.721    -0.615    mac_rx_instance/clk_out1
    SLICE_X164Y128       FDRE                                         r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y128       FDRE (Prop_fdre_C_Q)         0.118    -0.497 r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[72]/Q
                         net (fo=2, routed)           0.526     0.029    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/D[63]
    SLICE_X164Y129       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.963    -0.655    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/clk_out2
    SLICE_X164Y129       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/C
                         clock pessimism              0.360    -0.295    
                         clock uncertainty            0.217    -0.078    
    SLICE_X164Y129       FDRE (Hold_fdre_C_D)         0.037    -0.041    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 mac_rx_instance/RX_FIFO_pipe_read_data_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.118ns (18.323%)  route 0.526ns (81.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.721    -0.615    mac_rx_instance/clk_out1
    SLICE_X164Y128       FDRE                                         r  mac_rx_instance/RX_FIFO_pipe_read_data_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y128       FDRE (Prop_fdre_C_Q)         0.118    -0.497 f  mac_rx_instance/RX_FIFO_pipe_read_data_reg[72]/Q
                         net (fo=2, routed)           0.526     0.029    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/D[63]
    SLICE_X164Y129       FDRE                                         f  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.963    -0.655    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/clk_out2
    SLICE_X164Y129       FDRE                                         r  nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]/C
                         clock pessimism              0.360    -0.295    
                         clock uncertainty            0.217    -0.078    
    SLICE_X164Y129       FDRE (Hold_fdre_C_D)         0.037    -0.041    nic_instance/nicRxFromMacDaemon_instance/data_path.InportGroup_2.mac_to_nic_data_read_2/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.128ns (19.934%)  route 0.514ns (80.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.777    -0.559    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y79        FDRE (Prop_fdre_C_Q)         0.100    -0.459 r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/Q
                         net (fo=3, routed)           0.210    -0.249    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req_repN_alias
    SLICE_X164Y79        LUT3 (Prop_lut3_I0_O)        0.028    -0.221 r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__1/O
                         net (fo=130, routed)         0.304     0.083    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X163Y76        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.029    -0.589    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X163Y76        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[68]/C
                         clock pessimism              0.360    -0.229    
                         clock uncertainty            0.217    -0.012    
    SLICE_X163Y76        FDRE (Hold_fdre_C_CE)        0.010    -0.002    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[68]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[68]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.128ns (19.934%)  route 0.514ns (80.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.589ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.777    -0.559    DualClockedQueue_AFB_req_inst/CLK
    SLICE_X169Y79        FDRE                                         r  DualClockedQueue_AFB_req_inst/read_state_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y79        FDRE (Prop_fdre_C_Q)         0.100    -0.459 f  DualClockedQueue_AFB_req_inst/read_state_reg_replica/Q
                         net (fo=3, routed)           0.210    -0.249    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/AFB_NIC_REQUEST_DFIFO_pipe_write_req_repN_alias
    SLICE_X164Y79        LUT3 (Prop_lut3_I0_O)        0.028    -0.221 f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg[72]_i_1__1/O
                         net (fo=130, routed)         0.304     0.083    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[72]_0
    SLICE_X163Y76        FDRE                                         f  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.029    -0.589    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/clk_out2
    SLICE_X163Y76        FDRE                                         r  nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[68]/C
                         clock pessimism              0.360    -0.229    
                         clock uncertainty            0.217    -0.012    
    SLICE_X163Y76        FDRE (Hold_fdre_C_CE)        0.010    -0.002    nic_instance/SoftwareRegisterAccessDaemon_instance/data_path.InportGroup_0.AFB_NIC_REQUEST_read_0/ProTx[0].ulreg/yesBypassBlocking.bypassBlock.write_data_reg_reg[68]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.083    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.330ns (24.177%)  route 1.035ns (75.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 4.901 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.641    -2.158    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X133Y104       FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y104       FDRE (Prop_fdre_C_Q)         0.204    -1.954 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X133Y104       LUT2 (Prop_lut2_I1_O)        0.126    -1.369 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576    -0.793    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X134Y107       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.503     4.901    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X134Y107       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.706     4.195    
                         clock uncertainty           -0.090     4.105    
    SLICE_X134Y107       FDPE (Recov_fdpe_C_PRE)     -0.187     3.918    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.330ns (24.177%)  route 1.035ns (75.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 4.901 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.158ns
    Clock Pessimism Removal (CPR):    -0.706ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.641    -2.158    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X133Y104       FDRE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y104       FDRE (Prop_fdre_C_Q)         0.204    -1.954 r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.495    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X133Y104       LUT2 (Prop_lut2_I1_O)        0.126    -1.369 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.576    -0.793    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X134Y107       FDPE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.503     4.901    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X134Y107       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.706     4.195    
                         clock uncertainty           -0.090     4.105    
    SLICE_X134Y107       FDPE (Recov_fdpe_C_PRE)     -0.187     3.918    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.918    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.259ns (20.367%)  route 1.013ns (79.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 5.063 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.752    -2.047    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X128Y91        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y91        FDPE (Prop_fdpe_C_Q)         0.259    -1.788 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.013    -0.775    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X131Y86        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.665     5.063    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X131Y86        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.704     4.359    
                         clock uncertainty           -0.090     4.269    
    SLICE_X131Y86        FDCE (Recov_fdce_C_CLR)     -0.212     4.057    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.057    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.259ns (20.367%)  route 1.013ns (79.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 5.063 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.752    -2.047    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X128Y91        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y91        FDPE (Prop_fdpe_C_Q)         0.259    -1.788 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.013    -0.775    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X131Y86        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.665     5.063    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X131Y86        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.704     4.359    
                         clock uncertainty           -0.090     4.269    
    SLICE_X131Y86        FDCE (Recov_fdce_C_CLR)     -0.212     4.057    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.057    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.259ns (20.367%)  route 1.013ns (79.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 5.063 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.752    -2.047    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X128Y91        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y91        FDPE (Prop_fdpe_C_Q)         0.259    -1.788 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.013    -0.775    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X131Y86        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.665     5.063    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X131Y86        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.704     4.359    
                         clock uncertainty           -0.090     4.269    
    SLICE_X131Y86        FDCE (Recov_fdce_C_CLR)     -0.212     4.057    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.057    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.259ns (20.367%)  route 1.013ns (79.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 5.063 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.752    -2.047    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X128Y91        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y91        FDPE (Prop_fdpe_C_Q)         0.259    -1.788 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.013    -0.775    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X131Y86        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.665     5.063    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X131Y86        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.704     4.359    
                         clock uncertainty           -0.090     4.269    
    SLICE_X131Y86        FDCE (Recov_fdce_C_CLR)     -0.212     4.057    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.057    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.259ns (20.367%)  route 1.013ns (79.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 5.063 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.752    -2.047    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X128Y91        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y91        FDPE (Prop_fdpe_C_Q)         0.259    -1.788 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.013    -0.775    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X131Y86        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.665     5.063    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X131Y86        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.704     4.359    
                         clock uncertainty           -0.090     4.269    
    SLICE_X131Y86        FDCE (Recov_fdce_C_CLR)     -0.212     4.057    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.057    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.272ns  (logic 0.259ns (20.367%)  route 1.013ns (79.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 5.063 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.047ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.752    -2.047    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X128Y91        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y91        FDPE (Prop_fdpe_C_Q)         0.259    -1.788 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          1.013    -0.775    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X131Y86        FDCE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.665     5.063    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X131Y86        FDCE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.704     4.359    
                         clock uncertainty           -0.090     4.269    
    SLICE_X131Y86        FDCE (Recov_fdce_C_CLR)     -0.212     4.057    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.057    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.330ns (26.623%)  route 0.910ns (73.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 5.010 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.046ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.753    -2.046    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X125Y96        FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y96        FDRE (Prop_fdre_C_Q)         0.204    -1.842 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.383    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X125Y96        LUT2 (Prop_lut2_I1_O)        0.126    -1.257 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.450    -0.806    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X128Y91        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.612     5.010    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X128Y91        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.704     4.306    
                         clock uncertainty           -0.090     4.216    
    SLICE_X128Y91        FDPE (Recov_fdpe_C_PRE)     -0.187     4.029    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.029    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  4.835    

Slack (MET) :             4.835ns  (required time - arrival time)
  Source:                 DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (clk_out1_clk_wiz_1 rise@6.400ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.330ns (26.623%)  route 0.910ns (73.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 5.010 - 6.400 ) 
    Source Clock Delay      (SCD):    -2.046ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.753    -2.046    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X125Y96        FDRE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y96        FDRE (Prop_fdre_C_Q)         0.204    -1.842 r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.459    -1.383    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X125Y96        LUT2 (Prop_lut2_I1_O)        0.126    -1.257 f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.450    -0.806    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X128Y91        FDPE                                         f  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      6.400     6.400 r  
    H19                                               0.000     6.400 r  clk_p (IN)
                         net (fo=0)                   0.000     6.400    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     7.128 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     8.114    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794     1.320 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995     3.315    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     3.398 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.612     5.010    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X128Y91        FDPE                                         r  DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.704     4.306    
                         clock uncertainty           -0.090     4.216    
    SLICE_X128Y91        FDPE (Recov_fdpe_C_PRE)     -0.187     4.029    DualClockedQueue_ACB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.029    
                         arrival time                           0.806    
  -------------------------------------------------------------------
                         slack                                  4.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.332%)  route 0.107ns (51.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.773    -0.563    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X167Y74        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y74        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.107    -0.356    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X167Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.033    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.034    -0.551    
    SLICE_X167Y73        FDCE (Remov_fdce_C_CLR)     -0.069    -0.620    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.332%)  route 0.107ns (51.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.773    -0.563    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X167Y74        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y74        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.107    -0.356    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X167Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.033    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.034    -0.551    
    SLICE_X167Y73        FDCE (Remov_fdce_C_CLR)     -0.069    -0.620    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.332%)  route 0.107ns (51.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.773    -0.563    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X167Y74        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y74        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.107    -0.356    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X167Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.033    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.034    -0.551    
    SLICE_X167Y73        FDCE (Remov_fdce_C_CLR)     -0.069    -0.620    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.332%)  route 0.107ns (51.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.773    -0.563    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X167Y74        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y74        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.107    -0.356    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X167Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.033    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.034    -0.551    
    SLICE_X167Y73        FDCE (Remov_fdce_C_CLR)     -0.069    -0.620    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.332%)  route 0.107ns (51.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.773    -0.563    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X167Y74        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y74        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.107    -0.356    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X167Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.033    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.034    -0.551    
    SLICE_X167Y73        FDCE (Remov_fdce_C_CLR)     -0.069    -0.620    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.332%)  route 0.107ns (51.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.773    -0.563    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X167Y74        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y74        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.107    -0.356    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X167Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.033    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.034    -0.551    
    SLICE_X167Y73        FDCE (Remov_fdce_C_CLR)     -0.069    -0.620    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.332%)  route 0.107ns (51.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.773    -0.563    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X167Y74        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y74        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.107    -0.356    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X167Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.033    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism              0.034    -0.551    
    SLICE_X167Y73        FDCE (Remov_fdce_C_CLR)     -0.069    -0.620    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.332%)  route 0.107ns (51.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.773    -0.563    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X167Y74        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X167Y74        FDPE (Prop_fdpe_C_Q)         0.100    -0.463 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=40, routed)          0.107    -0.356    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X167Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.033    -0.585    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X167Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism              0.034    -0.551    
    SLICE_X167Y73        FDCE (Remov_fdce_C_CLR)     -0.069    -0.620    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.949%)  route 0.150ns (60.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.689    -0.647    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X137Y104       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y104       FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.150    -0.397    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X138Y103       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.933    -0.685    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X138Y103       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.074    -0.611    
    SLICE_X138Y103       FDCE (Remov_fdce_C_CLR)     -0.050    -0.661    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.949%)  route 0.150ns (60.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.685ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.689    -0.647    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X137Y104       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y104       FDPE (Prop_fdpe_C_Q)         0.100    -0.547 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=30, routed)          0.150    -0.397    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X138Y103       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.933    -0.685    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X138Y103       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.074    -0.611    
    SLICE_X138Y103       FDCE (Remov_fdce_C_CLR)     -0.050    -0.661    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            1  Failing Endpoint ,  Worst Slack       -1.749ns,  Total Violation       -1.749ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.749ns  (required time - arrival time)
  Source:                 reset_sync_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        1.115ns  (logic 0.223ns (20.004%)  route 0.892ns (79.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 414.588 - 416.028 ) 
    Source Clock Delay      (SCD):    -2.097ns = ( 413.833 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823   416.753 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081   417.834    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   409.864 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174   412.038    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093   412.131 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.702   413.833    clock
    SLICE_X165Y117       FDRE                                         r  reset_sync_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y117       FDRE (Prop_fdre_C_Q)         0.223   414.056 f  reset_sync_reg_replica/Q
                         net (fo=1217, routed)        0.892   414.948    DualClockedQueue_ACB_resp_inst/reset_sync_reg_n_0_repN_alias
    SLICE_X162Y117       FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727   416.756 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986   417.742    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.794   410.948 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.995   412.943    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083   413.026 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.562   414.588    DualClockedQueue_ACB_resp_inst/CLK
    SLICE_X162Y117       FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism             -0.985   413.603    
                         clock uncertainty           -0.217   413.386    
    SLICE_X162Y117       FDPE (Recov_fdpe_C_PRE)     -0.187   413.199    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                        413.199    
                         arrival time                        -414.948    
  -------------------------------------------------------------------
                         slack                                 -1.749    

Slack (VIOLATED) :        -1.289ns  (required time - arrival time)
  Source:                 reset_sync_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            0.098ns  (clk_out1_clk_wiz_1 rise@416.028ns - clk_out2_clk_wiz_1 rise@415.930ns)
  Data Path Delay:        0.748ns  (logic 0.124ns (16.582%)  route 0.624ns (83.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.613ns = ( 415.416 - 416.028 ) 
    Source Clock Delay      (SCD):    -0.652ns = ( 415.278 - 415.930 ) 
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                    415.930   415.930 r  
    H19                                               0.000   415.930 r  clk_p (IN)
                         net (fo=0)                   0.000   415.930    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437   416.367 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553   416.920    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873   413.047 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235   414.282    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030   414.312 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.966   415.278    clock
    SLICE_X165Y117       FDRE                                         r  reset_sync_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y117       FDRE (Prop_fdre_C_Q)         0.124   415.402 f  reset_sync_reg_replica/Q
                         net (fo=1217, routed)        0.624   416.026    DualClockedQueue_ACB_resp_inst/reset_sync_reg_n_0_repN_alias
    SLICE_X162Y117       FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                    416.028   416.028 r  
    H19                                               0.000   416.028 r  clk_p (IN)
                         net (fo=0)                   0.000   416.028    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359   416.388 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503   416.891    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.385   413.506 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.161   414.667    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   414.693 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.723   415.416    DualClockedQueue_ACB_resp_inst/CLK
    SLICE_X162Y117       FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism             -0.360   415.056    
                         clock uncertainty           -0.217   414.839    
    SLICE_X162Y117       FDPE (Recov_fdpe_C_PRE)     -0.102   414.737    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                        414.737    
                         arrival time                        -416.026    
  -------------------------------------------------------------------
                         slack                                 -1.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 reset_sync_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.100ns (15.272%)  route 0.555ns (84.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.654ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.725    -0.611    clock
    SLICE_X165Y117       FDRE                                         r  reset_sync_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y117       FDRE (Prop_fdre_C_Q)         0.100    -0.511 f  reset_sync_reg_replica/Q
                         net (fo=1217, routed)        0.555     0.044    DualClockedQueue_ACB_resp_inst/reset_sync_reg_n_0_repN_alias
    SLICE_X162Y117       FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         0.964    -0.654    DualClockedQueue_ACB_resp_inst/CLK
    SLICE_X162Y117       FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism              0.360    -0.294    
                         clock uncertainty            0.217    -0.077    
    SLICE_X162Y117       FDPE (Remov_fdpe_C_PRE)     -0.052    -0.129    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 reset_sync_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.178ns (18.585%)  route 0.780ns (81.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.098ns
    Source Clock Delay      (SCD):    -1.439ns
    Clock Pessimism Removal (CPR):    -0.985ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727     0.727 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.713    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794    -5.081 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995    -3.086    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -3.003 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.564    -1.439    clock
    SLICE_X165Y117       FDRE                                         r  reset_sync_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y117       FDRE (Prop_fdre_C_Q)         0.178    -1.261 f  reset_sync_reg_replica/Q
                         net (fo=1217, routed)        0.780    -0.481    DualClockedQueue_ACB_resp_inst/reset_sync_reg_n_0_repN_alias
    SLICE_X162Y117       FDPE                                         f  DualClockedQueue_ACB_resp_inst/read_reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout1_buf/O
                         net (fo=381, routed)         1.701    -2.098    DualClockedQueue_ACB_resp_inst/CLK
    SLICE_X162Y117       FDPE                                         r  DualClockedQueue_ACB_resp_inst/read_reset_reg/C
                         clock pessimism              0.985    -1.113    
                         clock uncertainty            0.217    -0.896    
    SLICE_X162Y117       FDPE (Remov_fdpe_C_PRE)     -0.115    -1.011    DualClockedQueue_ACB_resp_inst/read_reset_reg
  -------------------------------------------------------------------
                         required time                          1.011    
                         arrival time                          -0.481    
  -------------------------------------------------------------------
                         slack                                  0.530    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       10.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.780ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.223ns (15.006%)  route 1.263ns (84.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 11.331 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.876    -1.923    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y65        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y65        FDPE (Prop_fdpe_C_Q)         0.223    -1.700 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.263    -0.437    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X166Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.730    11.331    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X166Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.704    10.627    
                         clock uncertainty           -0.097    10.530    
    SLICE_X166Y73        FDCE (Recov_fdce_C_CLR)     -0.187    10.343    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 10.780    

Slack (MET) :             10.780ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.223ns (15.006%)  route 1.263ns (84.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 11.331 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.876    -1.923    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y65        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y65        FDPE (Prop_fdpe_C_Q)         0.223    -1.700 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.263    -0.437    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X166Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.730    11.331    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X166Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.704    10.627    
                         clock uncertainty           -0.097    10.530    
    SLICE_X166Y73        FDCE (Recov_fdce_C_CLR)     -0.187    10.343    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 10.780    

Slack (MET) :             10.780ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.223ns (15.006%)  route 1.263ns (84.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 11.331 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.876    -1.923    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y65        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y65        FDPE (Prop_fdpe_C_Q)         0.223    -1.700 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.263    -0.437    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X166Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.730    11.331    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X166Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C
                         clock pessimism             -0.704    10.627    
                         clock uncertainty           -0.097    10.530    
    SLICE_X166Y73        FDCE (Recov_fdce_C_CLR)     -0.187    10.343    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 10.780    

Slack (MET) :             10.780ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.223ns (15.006%)  route 1.263ns (84.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 11.331 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.876    -1.923    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y65        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y65        FDPE (Prop_fdpe_C_Q)         0.223    -1.700 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.263    -0.437    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X166Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.730    11.331    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X166Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]/C
                         clock pessimism             -0.704    10.627    
                         clock uncertainty           -0.097    10.530    
    SLICE_X166Y73        FDCE (Recov_fdce_C_CLR)     -0.187    10.343    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[9]
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 10.780    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.223ns (15.006%)  route 1.263ns (84.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 11.331 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.876    -1.923    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y65        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y65        FDPE (Prop_fdpe_C_Q)         0.223    -1.700 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.263    -0.437    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X166Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.730    11.331    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X166Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.704    10.627    
                         clock uncertainty           -0.097    10.530    
    SLICE_X166Y73        FDCE (Recov_fdce_C_CLR)     -0.154    10.376    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.223ns (15.006%)  route 1.263ns (84.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 11.331 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.876    -1.923    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y65        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y65        FDPE (Prop_fdpe_C_Q)         0.223    -1.700 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.263    -0.437    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X166Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.730    11.331    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X166Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.704    10.627    
                         clock uncertainty           -0.097    10.530    
    SLICE_X166Y73        FDCE (Recov_fdce_C_CLR)     -0.154    10.376    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.223ns (15.006%)  route 1.263ns (84.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 11.331 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.876    -1.923    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y65        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y65        FDPE (Prop_fdpe_C_Q)         0.223    -1.700 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.263    -0.437    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X166Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.730    11.331    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X166Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]/C
                         clock pessimism             -0.704    10.627    
                         clock uncertainty           -0.097    10.530    
    SLICE_X166Y73        FDCE (Recov_fdce_C_CLR)     -0.154    10.376    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[4]
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.813ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.223ns (15.006%)  route 1.263ns (84.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 11.331 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.876    -1.923    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y65        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y65        FDPE (Prop_fdpe_C_Q)         0.223    -1.700 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.263    -0.437    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X166Y73        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.730    11.331    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X166Y73        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]/C
                         clock pessimism             -0.704    10.627    
                         clock uncertainty           -0.097    10.530    
    SLICE_X166Y73        FDCE (Recov_fdce_C_CLR)     -0.154    10.376    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[8]
  -------------------------------------------------------------------
                         required time                         10.376    
                         arrival time                           0.437    
  -------------------------------------------------------------------
                         slack                                 10.813    

Slack (MET) :             10.866ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.223ns (15.921%)  route 1.178ns (84.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 11.332 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.876    -1.923    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y65        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y65        FDPE (Prop_fdpe_C_Q)         0.223    -1.700 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.178    -0.522    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X166Y72        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.731    11.332    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X166Y72        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]/C
                         clock pessimism             -0.704    10.628    
                         clock uncertainty           -0.097    10.531    
    SLICE_X166Y72        FDCE (Recov_fdce_C_CLR)     -0.187    10.344    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                 10.866    

Slack (MET) :             10.899ns  (required time - arrival time)
  Source:                 DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.604ns  (clk_out2_clk_wiz_1 rise@12.604ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.223ns (15.921%)  route 1.178ns (84.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 11.332 - 12.604 ) 
    Source Clock Delay      (SCD):    -1.923ns
    Clock Pessimism Removal (CPR):    -0.704ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.823     0.823 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.904    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.970    -6.066 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.174    -3.892    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.799 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.876    -1.923    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X165Y65        FDPE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y65        FDPE (Prop_fdpe_C_Q)         0.223    -1.700 f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=40, routed)          1.178    -0.522    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X166Y72        FDCE                                         f  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     12.604    12.604 r  
    H19                                               0.000    12.604 r  clk_p (IN)
                         net (fo=0)                   0.000    12.604    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.727    13.331 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    14.317    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.794     7.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.995     9.518    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     9.601 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.731    11.332    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X166Y72        FDCE                                         r  DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]/C
                         clock pessimism             -0.704    10.628    
                         clock uncertainty           -0.097    10.531    
    SLICE_X166Y72        FDCE (Recov_fdce_C_CLR)     -0.154    10.377    DualClockedQueue_AFB_req_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         10.377    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                 10.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.786    -0.550    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X169Y95        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y95        FDPE (Prop_fdpe_C_Q)         0.100    -0.450 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.099    -0.350    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X169Y94        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.048    -0.570    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X169Y94        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.034    -0.536    
    SLICE_X169Y94        FDCE (Remov_fdce_C_CLR)     -0.069    -0.605    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.786    -0.550    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X169Y95        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y95        FDPE (Prop_fdpe_C_Q)         0.100    -0.450 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.099    -0.350    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X169Y94        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.048    -0.570    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X169Y94        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.034    -0.536    
    SLICE_X169Y94        FDCE (Remov_fdce_C_CLR)     -0.069    -0.605    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.786    -0.550    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X169Y95        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y95        FDPE (Prop_fdpe_C_Q)         0.100    -0.450 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.099    -0.350    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X169Y94        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.048    -0.570    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X169Y94        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.034    -0.536    
    SLICE_X169Y94        FDCE (Remov_fdce_C_CLR)     -0.069    -0.605    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.786    -0.550    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X169Y95        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y95        FDPE (Prop_fdpe_C_Q)         0.100    -0.450 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.099    -0.350    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X169Y94        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.048    -0.570    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X169Y94        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.034    -0.536    
    SLICE_X169Y94        FDCE (Remov_fdce_C_CLR)     -0.069    -0.605    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.786    -0.550    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X169Y95        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y95        FDPE (Prop_fdpe_C_Q)         0.100    -0.450 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.099    -0.350    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X169Y94        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.048    -0.570    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X169Y94        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.034    -0.536    
    SLICE_X169Y94        FDCE (Remov_fdce_C_CLR)     -0.069    -0.605    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.144%)  route 0.099ns (49.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.570ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.786    -0.550    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X169Y95        FDPE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y95        FDPE (Prop_fdpe_C_Q)         0.100    -0.450 f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.099    -0.350    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X169Y94        FDCE                                         f  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       1.048    -0.570    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X169Y94        FDCE                                         r  DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.034    -0.536    
    SLICE_X169Y94        FDCE (Remov_fdce_C_CLR)     -0.069    -0.605    DualClockedQueue_AFB_resp_inst/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.788%)  route 0.114ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.690    -0.646    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X138Y105       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y105       FDPE (Prop_fdpe_C_Q)         0.118    -0.528 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.114    -0.413    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X137Y105       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.931    -0.687    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X137Y105       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.074    -0.613    
    SLICE_X137Y105       FDCE (Remov_fdce_C_CLR)     -0.069    -0.682    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.788%)  route 0.114ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.690    -0.646    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X138Y105       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y105       FDPE (Prop_fdpe_C_Q)         0.118    -0.528 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.114    -0.413    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X137Y105       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.931    -0.687    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X137Y105       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]/C
                         clock pessimism              0.074    -0.613    
    SLICE_X137Y105       FDCE (Remov_fdce_C_CLR)     -0.069    -0.682    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.788%)  route 0.114ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.690    -0.646    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X138Y105       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y105       FDPE (Prop_fdpe_C_Q)         0.118    -0.528 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.114    -0.413    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X137Y105       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.931    -0.687    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X137Y105       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.074    -0.613    
    SLICE_X137Y105       FDCE (Remov_fdce_C_CLR)     -0.069    -0.682    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Destination:            DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@6.302ns period=12.604ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.788%)  route 0.114ns (49.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.646ns
    Clock Pessimism Removal (CPR):    -0.074ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.359     0.359 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.862    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.385    -2.523 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.161    -1.362    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.336 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.690    -0.646    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X138Y105       FDPE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y105       FDPE (Prop_fdpe_C_Q)         0.118    -0.528 f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=22, routed)          0.114    -0.413    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X137Y105       FDCE                                         f  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    clocking1/inst/clk_in1_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  clocking1/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.990    clocking1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    -2.883 r  clocking1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.235    -1.648    clocking1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.618 r  clocking1/inst/clkout2_buf/O
                         net (fo=79971, routed)       0.931    -0.687    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X137Y105       FDCE                                         r  DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.074    -0.613    
    SLICE_X137Y105       FDCE (Remov_fdce_C_CLR)     -0.069    -0.682    DualClockedQueue_ACB_req_instance/dual_clock_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.682    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.268    





