EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 3
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	5250 3350 6250 3350
Wire Wire Line
	6250 3450 5250 3450
Wire Wire Line
	5250 3550 6250 3550
Wire Wire Line
	6250 3650 5250 3650
Wire Wire Line
	5250 4050 6250 4050
Wire Wire Line
	6250 4150 5250 4150
Wire Wire Line
	5250 4250 6250 4250
Wire Wire Line
	6250 4350 5250 4350
Wire Wire Line
	5250 4450 6250 4450
Wire Wire Line
	6250 4850 5250 4850
Wire Wire Line
	5250 4950 6250 4950
Wire Wire Line
	6250 5050 5250 5050
Wire Wire Line
	5250 5150 6250 5150
$Sheet
S 6250 3250 1000 2000
U 5F0A82B6
F0 "Connectors" 50
F1 "Connectors.sch" 50
F2 "D-" B L 6250 3650 39 
F3 "D+" B L 6250 3550 39 
F4 "USB_ID" O L 6250 3450 39 
F5 "VBUS" O L 6250 3350 39 
F6 "CIPO" O L 6250 4350 39 
F7 "SCLK" I L 6250 4050 39 
F8 "~SPI_CS" I L 6250 4150 39 
F9 "~SRESET" I L 6250 4450 39 
F10 "COPI" I L 6250 4250 39 
F11 "TMS" O L 6250 4950 39 
F12 "TCK" O L 6250 4850 39 
F13 "TDO" I L 6250 5150 39 
F14 "TDI" O L 6250 5050 39 
F15 "~SRST" O L 6250 4750 39 
$EndSheet
$Sheet
S 4250 3250 1000 2000
U 5F0A81B1
F0 "Processor" 39
F1 "Processor.sch" 39
F2 "SCLK" O R 5250 4050 39 
F3 "~SPI_CS" O R 5250 4150 39 
F4 "COPI" O R 5250 4250 39 
F5 "CIPO" I R 5250 4350 39 
F6 "~SRESET" O R 5250 4450 39 
F7 "USB_ID" I R 5250 3450 39 
F8 "VBUS" I R 5250 3350 39 
F9 "D-" B R 5250 3650 39 
F10 "D+" B R 5250 3550 39 
F11 "TCK" I R 5250 4850 39 
F12 "TMS" I R 5250 4950 39 
F13 "TDI" I R 5250 5050 39 
F14 "TDO" O R 5250 5150 39 
F15 "~SRST" I R 5250 4750 39 
$EndSheet
Wire Wire Line
	5250 4750 6250 4750
$EndSCHEMATC
