// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module read_data_stitching (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_txread_data_TVALID,
        memAccessBreakdown2t_1_dout,
        memAccessBreakdown2t_1_empty_n,
        memAccessBreakdown2t_1_read,
        txBufferReadDataStit_1_din,
        txBufferReadDataStit_1_full_n,
        txBufferReadDataStit_1_write,
        s_axis_txread_data_TDATA,
        s_axis_txread_data_TREADY,
        s_axis_txread_data_TKEEP,
        s_axis_txread_data_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_txread_data_TVALID;
input  [0:0] memAccessBreakdown2t_1_dout;
input   memAccessBreakdown2t_1_empty_n;
output   memAccessBreakdown2t_1_read;
output  [72:0] txBufferReadDataStit_1_din;
input   txBufferReadDataStit_1_full_n;
output   txBufferReadDataStit_1_write;
input  [63:0] s_axis_txread_data_TDATA;
output   s_axis_txread_data_TREADY;
input  [7:0] s_axis_txread_data_TKEEP;
input  [0:0] s_axis_txread_data_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg memAccessBreakdown2t_1_read;
reg[72:0] txBufferReadDataStit_1_din;
reg txBufferReadDataStit_1_write;
reg s_axis_txread_data_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [2:0] state_load_load_fu_324_p1;
wire   [0:0] grp_nbreadreq_fu_140_p5;
reg    ap_predicate_op13_read_state1;
reg    ap_predicate_op93_read_state1;
reg    ap_predicate_op99_read_state1;
wire   [0:0] tmp_nbreadreq_fu_162_p3;
reg    ap_predicate_op135_read_state1;
reg    ap_predicate_op137_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] state_load_reg_1478;
reg   [0:0] tmp_147_reg_1506;
reg    ap_predicate_op233_write_state2;
reg   [0:0] tmp_146_reg_1588;
reg    ap_predicate_op260_write_state2;
reg   [0:0] tmp_145_reg_1597;
reg   [0:0] tmp_last_V_reg_1601;
reg    ap_predicate_op267_write_state2;
reg   [0:0] pkgNeedsMerge_load_reg_1482;
reg    ap_predicate_op270_write_state2;
reg   [0:0] tmp_159_reg_1605;
reg    ap_predicate_op272_write_state2;
reg   [0:0] tmp_reg_1609;
reg   [0:0] tmp_149_reg_1613;
reg   [0:0] tmp_last_V_6_reg_1621;
reg    ap_predicate_op280_write_state2;
reg   [0:0] tmp_158_reg_1617;
reg    ap_predicate_op283_write_state2;
reg   [0:0] tmp_160_reg_1625;
reg    ap_predicate_op286_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] state;
reg   [0:0] pkgNeedsMerge;
reg   [3:0] offset_V;
reg   [63:0] prevWord_data_V_9;
reg   [7:0] prevWord_keep_V_9;
reg    s_axis_txread_data_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    memAccessBreakdown2t_1_blk_n;
reg    txBufferReadDataStit_1_blk_n;
reg   [63:0] reg_304;
reg   [7:0] reg_308;
wire   [0:0] pkgNeedsMerge_load_load_fu_328_p1;
reg   [3:0] offset_V_load_reg_1486;
wire   [0:0] icmp_ln391_fu_342_p2;
reg   [0:0] icmp_ln391_reg_1495;
wire   [3:0] grp_fu_215_p2;
reg   [3:0] sub_ln391_reg_1501;
wire   [0:0] grp_fu_234_p1;
wire   [6:0] sub_ln647_3_fu_356_p2;
reg   [6:0] sub_ln647_3_reg_1514;
wire   [6:0] sub_ln414_5_fu_362_p2;
reg   [6:0] sub_ln414_5_reg_1519;
wire   [0:0] icmp_ln414_fu_388_p2;
reg   [0:0] icmp_ln414_reg_1524;
wire   [63:0] shl_ln414_fu_442_p2;
reg   [63:0] shl_ln414_reg_1529;
wire   [63:0] and_ln414_fu_460_p2;
reg   [63:0] and_ln414_reg_1535;
wire   [0:0] icmp_ln414_2_fu_494_p2;
reg   [0:0] icmp_ln414_2_reg_1541;
wire   [7:0] shl_ln414_5_fu_542_p2;
reg   [7:0] shl_ln414_5_reg_1546;
wire   [7:0] and_ln414_10_fu_560_p2;
reg   [7:0] and_ln414_10_reg_1552;
wire   [0:0] tmp_last_V_5_fu_588_p2;
reg   [0:0] tmp_last_V_5_reg_1558;
wire   [6:0] sub_ln647_7_fu_670_p2;
reg   [6:0] sub_ln647_7_reg_1563;
wire   [63:0] lshr_ln647_15_fu_680_p2;
reg   [63:0] lshr_ln647_15_reg_1568;
wire   [6:0] sub_ln414_11_fu_686_p2;
reg   [6:0] sub_ln414_11_reg_1573;
wire   [3:0] sub_ln647_10_fu_762_p2;
reg   [3:0] sub_ln647_10_reg_1578;
wire   [7:0] lshr_ln647_17_fu_772_p2;
reg   [7:0] lshr_ln647_17_reg_1583;
reg   [0:0] tmp_last_V_3_reg_1592;
wire   [0:0] grp_fu_286_p3;
wire   [0:0] tmp_158_read_fu_170_p2;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] ap_phi_mux_storemerge1432_i_phi_fu_186_p6;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge1432_i_reg_183;
reg   [1:0] ap_phi_mux_storemerge1433_i_phi_fu_200_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge1433_i_reg_197;
wire   [2:0] select_ln1359_fu_778_p3;
wire   [2:0] zext_ln1314_fu_876_p1;
wire   [2:0] zext_ln1262_fu_982_p1;
wire   [3:0] select_ln190_6_fu_862_p3;
wire   [3:0] select_ln190_13_fu_962_p3;
wire   [63:0] p_Result_s_fu_1331_p2;
wire   [7:0] p_Result_28_fu_1390_p2;
wire   [72:0] tmp_8_fu_1133_p4;
reg    ap_block_pp0_stage0_01001;
wire   [72:0] tmp_7_fu_1280_p4;
wire   [72:0] tmp_6_fu_1402_p4;
wire   [72:0] tmp_5_fu_1412_p4;
wire   [72:0] tmp_4_fu_1423_p4;
wire   [72:0] tmp_3_fu_1434_p4;
wire   [72:0] tmp_2_fu_1445_p4;
wire   [72:0] tmp_1_fu_1456_p4;
wire   [72:0] tmp73_fu_1467_p4;
wire   [0:0] grp_fu_274_p2;
wire   [0:0] grp_fu_268_p2;
wire   [0:0] grp_fu_208_p3;
wire   [28:0] zext_ln391_fu_338_p1;
wire   [6:0] Lo_assign_fu_348_p3;
wire   [63:0] zext_ln647_13_fu_368_p1;
wire   [63:0] lshr_ln647_13_fu_372_p2;
wire   [25:0] zext_ln414_19_fu_384_p1;
wire   [6:0] sub_ln414_7_fu_394_p2;
wire   [6:0] sub_ln414_8_fu_416_p2;
wire   [6:0] select_ln414_8_fu_408_p3;
wire   [6:0] select_ln414_fu_400_p3;
wire   [6:0] select_ln414_9_fu_422_p3;
wire   [63:0] p_Result_33_fu_378_p2;
wire   [63:0] zext_ln414_20_fu_430_p1;
wire   [63:0] zext_ln414_21_fu_434_p1;
wire   [63:0] zext_ln414_22_fu_438_p1;
wire   [63:0] shl_ln414_4_fu_448_p2;
wire   [63:0] lshr_ln414_9_fu_454_p2;
wire   [7:0] zext_ln647_14_fu_466_p1;
wire   [7:0] lshr_ln647_14_fu_470_p2;
wire   [0:0] tmp_152_fu_482_p3;
wire   [28:0] zext_ln414_23_fu_490_p1;
wire   [3:0] sub_ln414_10_fu_516_p2;
wire   [3:0] select_ln414_12_fu_508_p3;
wire   [3:0] select_ln414_11_fu_500_p3;
wire   [3:0] select_ln414_13_fu_522_p3;
wire   [7:0] p_Result_35_fu_476_p2;
wire   [7:0] zext_ln414_24_fu_530_p1;
wire   [7:0] zext_ln414_25_fu_534_p1;
wire   [7:0] zext_ln414_26_fu_538_p1;
wire   [7:0] shl_ln414_6_fu_548_p2;
wire   [7:0] lshr_ln414_10_fu_554_p2;
wire   [3:0] sub_ln791_fu_566_p2;
wire   [7:0] zext_ln791_fu_572_p1;
wire   [7:0] shl_ln791_fu_576_p2;
wire   [7:0] and_ln791_fu_582_p2;
wire   [6:0] sub_ln1354_fu_594_p2;
wire   [0:0] tmp_154_fu_600_p3;
wire   [25:0] zext_ln647_15_fu_608_p1;
wire   [0:0] icmp_ln647_fu_612_p2;
wire   [6:0] add_ln647_fu_628_p2;
wire   [6:0] sub_ln647_6_fu_640_p2;
reg   [63:0] tmp_155_fu_618_p4;
wire   [6:0] sub_ln647_5_fu_634_p2;
wire   [6:0] select_ln647_fu_646_p3;
wire   [6:0] select_ln647_2_fu_662_p3;
wire   [63:0] select_ln647_1_fu_654_p3;
wire   [63:0] zext_ln647_16_fu_676_p1;
wire   [0:0] tmp_156_fu_692_p3;
wire   [28:0] zext_ln647_18_fu_700_p1;
wire   [0:0] icmp_ln647_1_fu_704_p2;
wire   [3:0] add_ln647_1_fu_720_p2;
wire   [3:0] sub_ln647_9_fu_732_p2;
reg   [7:0] tmp_157_fu_710_p4;
wire   [3:0] sub_ln647_8_fu_726_p2;
wire   [3:0] select_ln647_3_fu_738_p3;
wire   [3:0] select_ln647_5_fu_754_p3;
wire   [7:0] select_ln647_4_fu_746_p3;
wire   [7:0] zext_ln647_19_fu_768_p1;
wire   [0:0] grp_fu_262_p2;
wire   [0:0] grp_fu_256_p2;
wire   [0:0] grp_fu_250_p2;
wire   [0:0] grp_fu_244_p2;
wire   [0:0] grp_fu_238_p2;
wire   [0:0] grp_fu_280_p2;
wire   [2:0] select_ln190_fu_792_p3;
wire   [2:0] select_ln190_1_fu_800_p3;
wire   [2:0] select_ln190_4_fu_836_p3;
wire   [0:0] or_ln190_1_fu_808_p2;
wire   [0:0] or_ln190_2_fu_822_p2;
wire   [3:0] select_ln190_2_fu_814_p3;
wire   [3:0] select_ln190_3_fu_828_p3;
wire   [0:0] or_ln190_3_fu_848_p2;
wire   [3:0] zext_ln190_fu_844_p1;
wire   [3:0] select_ln190_5_fu_854_p3;
wire   [2:0] select_ln190_7_fu_892_p3;
wire   [2:0] select_ln190_8_fu_900_p3;
wire   [2:0] select_ln190_11_fu_936_p3;
wire   [0:0] or_ln190_5_fu_908_p2;
wire   [0:0] or_ln190_6_fu_922_p2;
wire   [3:0] select_ln190_9_fu_914_p3;
wire   [3:0] select_ln190_10_fu_928_p3;
wire   [0:0] or_ln190_7_fu_948_p2;
wire   [3:0] zext_ln190_1_fu_944_p1;
wire   [3:0] select_ln190_12_fu_954_p3;
wire   [6:0] shl_ln_fu_1000_p3;
wire   [6:0] sub_ln647_fu_1007_p2;
wire   [63:0] zext_ln647_fu_1013_p1;
wire   [63:0] lshr_ln647_fu_1017_p2;
wire   [6:0] sub_ln414_fu_1029_p2;
wire   [63:0] zext_ln414_fu_1035_p1;
wire   [63:0] p_Result_39_fu_1023_p2;
wire   [63:0] lshr_ln414_fu_1039_p2;
wire   [3:0] grp_fu_294_p2;
wire   [7:0] zext_ln647_10_fu_1051_p1;
wire   [7:0] lshr_ln647_10_fu_1055_p2;
wire   [3:0] grp_fu_299_p2;
wire   [7:0] zext_ln414_16_fu_1067_p1;
wire   [7:0] p_Result_41_fu_1061_p2;
wire   [7:0] lshr_ln414_6_fu_1071_p2;
wire   [3:0] select_ln391_fu_1083_p3;
wire   [3:0] select_ln391_1_fu_1089_p3;
wire   [7:0] zext_ln391_1_fu_1095_p1;
wire   [7:0] zext_ln391_2_fu_1099_p1;
wire   [7:0] shl_ln391_fu_1103_p2;
wire   [7:0] lshr_ln391_fu_1109_p2;
wire   [7:0] and_ln391_fu_1115_p2;
wire   [7:0] p_Result_42_fu_1077_p2;
wire   [7:0] xor_ln391_fu_1121_p2;
wire   [7:0] p_Result_43_fu_1127_p2;
wire   [63:0] p_Result_40_fu_1045_p2;
wire   [63:0] zext_ln647_11_fu_1144_p1;
wire   [63:0] lshr_ln647_11_fu_1147_p2;
wire   [63:0] zext_ln414_17_fu_1159_p1;
wire   [63:0] p_Result_29_fu_1153_p2;
wire   [63:0] lshr_ln414_7_fu_1162_p2;
wire   [7:0] zext_ln647_12_fu_1174_p1;
wire   [7:0] lshr_ln647_12_fu_1178_p2;
wire   [7:0] zext_ln414_18_fu_1190_p1;
wire   [7:0] p_Result_31_fu_1184_p2;
wire   [7:0] lshr_ln414_8_fu_1194_p2;
reg   [63:0] tmp_151_fu_1206_p4;
wire   [63:0] p_Result_30_fu_1168_p2;
wire   [63:0] xor_ln414_fu_1221_p2;
wire   [63:0] select_ln414_10_fu_1215_p3;
wire   [63:0] and_ln414_8_fu_1226_p2;
wire   [63:0] and_ln414_9_fu_1232_p2;
reg   [7:0] tmp_153_fu_1243_p4;
wire   [7:0] p_Result_32_fu_1200_p2;
wire   [7:0] xor_ln414_6_fu_1258_p2;
wire   [7:0] select_ln414_14_fu_1252_p3;
wire   [7:0] and_ln414_11_fu_1263_p2;
wire   [7:0] and_ln414_12_fu_1269_p2;
wire   [7:0] p_Result_36_fu_1274_p2;
wire   [63:0] p_Result_34_fu_1237_p2;
wire   [63:0] zext_ln647_17_fu_1290_p1;
wire   [63:0] lshr_ln647_16_fu_1293_p2;
wire   [63:0] zext_ln414_27_fu_1304_p1;
wire   [63:0] lshr_ln414_11_fu_1307_p2;
wire   [63:0] xor_ln414_7_fu_1313_p2;
wire   [63:0] p_Result_37_fu_1299_p2;
wire   [63:0] and_ln414_13_fu_1319_p2;
wire   [63:0] and_ln414_14_fu_1325_p2;
wire   [7:0] zext_ln647_20_fu_1343_p1;
wire   [7:0] lshr_ln647_18_fu_1346_p2;
wire   [3:0] sub_ln414_12_fu_1357_p2;
wire   [7:0] zext_ln414_28_fu_1362_p1;
wire   [7:0] lshr_ln414_12_fu_1366_p2;
wire   [7:0] xor_ln414_8_fu_1372_p2;
wire   [7:0] p_Result_38_fu_1352_p2;
wire   [7:0] and_ln414_15_fu_1378_p2;
wire   [7:0] and_ln414_16_fu_1384_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1223;
reg    ap_condition_473;
reg    ap_condition_1233;
reg    ap_condition_381;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 state = 3'd0;
#0 pkgNeedsMerge = 1'd0;
#0 offset_V = 4'd0;
#0 prevWord_data_V_9 = 64'd0;
#0 prevWord_keep_V_9 = 8'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1233)) begin
        if (((tmp_nbreadreq_fu_162_p3 == 1'd1) & (state == 3'd0))) begin
            offset_V <= select_ln190_13_fu_962_p3;
        end else if ((state == 3'd1)) begin
            offset_V <= select_ln190_6_fu_862_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((state_load_reg_1478 == 3'd0) & (tmp_149_reg_1613 == 1'd1) & (tmp_reg_1609 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_load_reg_1478 == 3'd1) & (tmp_145_reg_1597 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        prevWord_data_V_9 <= reg_304;
    end else if (((tmp_147_reg_1506 == 1'd1) & (state_load_reg_1478 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        prevWord_data_V_9 <= p_Result_s_fu_1331_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((state_load_reg_1478 == 3'd0) & (tmp_149_reg_1613 == 1'd1) & (tmp_reg_1609 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_load_reg_1478 == 3'd1) & (tmp_145_reg_1597 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        prevWord_keep_V_9 <= reg_308;
    end else if (((tmp_147_reg_1506 == 1'd1) & (state_load_reg_1478 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        prevWord_keep_V_9 <= p_Result_28_fu_1390_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_162_p3 == 1'd1) & (tmp_158_read_fu_170_p2 == 1'd1) & (grp_fu_234_p1 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state <= zext_ln1262_fu_982_p1;
    end else if (((tmp_nbreadreq_fu_162_p3 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (grp_fu_234_p1 == 1'd0))) begin
        state <= 3'd1;
    end else if (((grp_fu_234_p1 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state <= zext_ln1314_fu_876_p1;
    end else if (((grp_fu_234_p1 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state <= select_ln1359_fu_778_p3;
    end else if ((((grp_fu_234_p1 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_load_load_fu_324_p1 == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln414_10_reg_1552 <= and_ln414_10_fu_560_p2;
        and_ln414_reg_1535 <= and_ln414_fu_460_p2;
        icmp_ln414_2_reg_1541 <= icmp_ln414_2_fu_494_p2;
        icmp_ln414_reg_1524 <= icmp_ln414_fu_388_p2;
        lshr_ln647_15_reg_1568 <= lshr_ln647_15_fu_680_p2;
        lshr_ln647_17_reg_1583 <= lshr_ln647_17_fu_772_p2;
        shl_ln414_5_reg_1546 <= shl_ln414_5_fu_542_p2;
        shl_ln414_reg_1529 <= shl_ln414_fu_442_p2;
        sub_ln414_11_reg_1573[6 : 3] <= sub_ln414_11_fu_686_p2[6 : 3];
        sub_ln414_5_reg_1519[6 : 3] <= sub_ln414_5_fu_362_p2[6 : 3];
        sub_ln647_10_reg_1578 <= sub_ln647_10_fu_762_p2;
        sub_ln647_3_reg_1514[6 : 3] <= sub_ln647_3_fu_356_p2[6 : 3];
        sub_ln647_7_reg_1563[6 : 1] <= sub_ln647_7_fu_670_p2[6 : 1];
        tmp_last_V_5_reg_1558 <= tmp_last_V_5_fu_588_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((state_load_load_fu_324_p1 == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln391_reg_1495 <= icmp_ln391_fu_342_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        offset_V_load_reg_1486 <= offset_V;
        pkgNeedsMerge_load_reg_1482 <= pkgNeedsMerge;
        state_load_reg_1478 <= state;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_162_p3 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgNeedsMerge <= memAccessBreakdown2t_1_dout;
        tmp_last_V_6_reg_1621 <= s_axis_txread_data_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_nbreadreq_fu_162_p3 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_304 <= s_axis_txread_data_TDATA;
        reg_308 <= s_axis_txread_data_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if (((state_load_load_fu_324_p1 == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sub_ln391_reg_1501 <= grp_fu_215_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_145_reg_1597 <= grp_nbreadreq_fu_140_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_146_reg_1588 <= grp_nbreadreq_fu_140_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_147_reg_1506 <= grp_nbreadreq_fu_140_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_162_p3 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_149_reg_1613 <= grp_nbreadreq_fu_140_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op135_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_158_reg_1617 <= memAccessBreakdown2t_1_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_234_p1 == 1'd1) & (pkgNeedsMerge_load_load_fu_328_p1 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_159_reg_1605 <= s_axis_txread_data_TKEEP[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_162_p3 == 1'd1) & (tmp_158_read_fu_170_p2 == 1'd1) & (grp_fu_234_p1 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_160_reg_1625 <= s_axis_txread_data_TKEEP[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_3_reg_1592 <= s_axis_txread_data_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_reg_1601 <= s_axis_txread_data_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_1609 <= tmp_nbreadreq_fu_162_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1223)) begin
        if (((pkgNeedsMerge_load_load_fu_328_p1 == 1'd1) & (grp_fu_286_p3 == 1'd0))) begin
            ap_phi_mux_storemerge1432_i_phi_fu_186_p6 = 2'd2;
        end else if (((grp_fu_286_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_328_p1 == 1'd1))) begin
            ap_phi_mux_storemerge1432_i_phi_fu_186_p6 = 2'd3;
        end else if ((pkgNeedsMerge_load_load_fu_328_p1 == 1'd0)) begin
            ap_phi_mux_storemerge1432_i_phi_fu_186_p6 = 2'd0;
        end else begin
            ap_phi_mux_storemerge1432_i_phi_fu_186_p6 = ap_phi_reg_pp0_iter0_storemerge1432_i_reg_183;
        end
    end else begin
        ap_phi_mux_storemerge1432_i_phi_fu_186_p6 = ap_phi_reg_pp0_iter0_storemerge1432_i_reg_183;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_473)) begin
        if ((grp_fu_286_p3 == 1'd0)) begin
            ap_phi_mux_storemerge1433_i_phi_fu_200_p4 = 2'd2;
        end else if ((grp_fu_286_p3 == 1'd1)) begin
            ap_phi_mux_storemerge1433_i_phi_fu_200_p4 = 2'd3;
        end else begin
            ap_phi_mux_storemerge1433_i_phi_fu_200_p4 = ap_phi_reg_pp0_iter0_storemerge1433_i_reg_197;
        end
    end else begin
        ap_phi_mux_storemerge1433_i_phi_fu_200_p4 = ap_phi_reg_pp0_iter0_storemerge1433_i_reg_197;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op135_read_state1 == 1'b1))) begin
        memAccessBreakdown2t_1_blk_n = memAccessBreakdown2t_1_empty_n;
    end else begin
        memAccessBreakdown2t_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op135_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        memAccessBreakdown2t_1_read = 1'b1;
    end else begin
        memAccessBreakdown2t_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op137_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op99_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op93_read_state1 == 1'b1)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op13_read_state1 == 1'b1)))) begin
        s_axis_txread_data_TDATA_blk_n = s_axis_txread_data_TVALID;
    end else begin
        s_axis_txread_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op137_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op99_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op93_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op13_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_axis_txread_data_TREADY = 1'b1;
    end else begin
        s_axis_txread_data_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op233_write_state2 == 1'b1)) | ((state_load_reg_1478 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op286_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op283_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op280_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op272_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op270_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op267_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op260_write_state2 == 1'b1)))) begin
        txBufferReadDataStit_1_blk_n = txBufferReadDataStit_1_full_n;
    end else begin
        txBufferReadDataStit_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_381)) begin
        if ((ap_predicate_op286_write_state2 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp73_fu_1467_p4;
        end else if ((ap_predicate_op283_write_state2 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_1_fu_1456_p4;
        end else if ((ap_predicate_op280_write_state2 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_2_fu_1445_p4;
        end else if ((ap_predicate_op272_write_state2 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_3_fu_1434_p4;
        end else if ((ap_predicate_op270_write_state2 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_4_fu_1423_p4;
        end else if ((ap_predicate_op267_write_state2 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_5_fu_1412_p4;
        end else if ((ap_predicate_op260_write_state2 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_6_fu_1402_p4;
        end else if ((ap_predicate_op233_write_state2 == 1'b1)) begin
            txBufferReadDataStit_1_din = tmp_7_fu_1280_p4;
        end else if ((state_load_reg_1478 == 3'd4)) begin
            txBufferReadDataStit_1_din = tmp_8_fu_1133_p4;
        end else begin
            txBufferReadDataStit_1_din = 'bx;
        end
    end else begin
        txBufferReadDataStit_1_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op233_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((state_load_reg_1478 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op286_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op283_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op280_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op272_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op270_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op267_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op260_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        txBufferReadDataStit_1_write = 1'b1;
    end else begin
        txBufferReadDataStit_1_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Lo_assign_fu_348_p3 = {{offset_V}, {3'd0}};

assign add_ln647_1_fu_720_p2 = ($signed(sub_ln791_fu_566_p2) + $signed(4'd9));

assign add_ln647_fu_628_p2 = ($signed(sub_ln1354_fu_594_p2) + $signed(7'd65));

assign and_ln391_fu_1115_p2 = (shl_ln391_fu_1103_p2 & lshr_ln391_fu_1109_p2);

assign and_ln414_10_fu_560_p2 = (shl_ln414_6_fu_548_p2 & lshr_ln414_10_fu_554_p2);

assign and_ln414_11_fu_1263_p2 = (xor_ln414_6_fu_1258_p2 & p_Result_32_fu_1200_p2);

assign and_ln414_12_fu_1269_p2 = (select_ln414_14_fu_1252_p3 & and_ln414_10_reg_1552);

assign and_ln414_13_fu_1319_p2 = (xor_ln414_7_fu_1313_p2 & prevWord_data_V_9);

assign and_ln414_14_fu_1325_p2 = (p_Result_37_fu_1299_p2 & lshr_ln414_11_fu_1307_p2);

assign and_ln414_15_fu_1378_p2 = (xor_ln414_8_fu_1372_p2 & prevWord_keep_V_9);

assign and_ln414_16_fu_1384_p2 = (p_Result_38_fu_1352_p2 & lshr_ln414_12_fu_1366_p2);

assign and_ln414_8_fu_1226_p2 = (xor_ln414_fu_1221_p2 & p_Result_30_fu_1168_p2);

assign and_ln414_9_fu_1232_p2 = (select_ln414_10_fu_1215_p3 & and_ln414_reg_1535);

assign and_ln414_fu_460_p2 = (shl_ln414_4_fu_448_p2 & lshr_ln414_9_fu_454_p2);

assign and_ln791_fu_582_p2 = (shl_ln791_fu_576_p2 & s_axis_txread_data_TKEEP);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((memAccessBreakdown2t_1_empty_n == 1'b0) & (ap_predicate_op135_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op137_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op99_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op93_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op233_write_state2 == 1'b1)) | ((state_load_reg_1478 == 3'd4) & (txBufferReadDataStit_1_full_n == 1'b0)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op286_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op283_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op280_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op272_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op270_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op267_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op260_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((memAccessBreakdown2t_1_empty_n == 1'b0) & (ap_predicate_op135_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op137_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op99_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op93_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op233_write_state2 == 1'b1)) | ((state_load_reg_1478 == 3'd4) & (txBufferReadDataStit_1_full_n == 1'b0)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op286_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op283_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op280_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op272_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op270_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op267_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op260_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((memAccessBreakdown2t_1_empty_n == 1'b0) & (ap_predicate_op135_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op137_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op99_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op93_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op233_write_state2 == 1'b1)) | ((state_load_reg_1478 == 3'd4) & (txBufferReadDataStit_1_full_n == 1'b0)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op286_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op283_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op280_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op272_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op270_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op267_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op260_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((memAccessBreakdown2t_1_empty_n == 1'b0) & (ap_predicate_op135_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op137_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op99_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op93_read_state1 == 1'b1)) | ((s_axis_txread_data_TVALID == 1'b0) & (ap_predicate_op13_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op233_write_state2 == 1'b1)) | ((state_load_reg_1478 == 3'd4) & (txBufferReadDataStit_1_full_n == 1'b0)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op286_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op283_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op280_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op272_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op270_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op267_write_state2 == 1'b1)) | ((txBufferReadDataStit_1_full_n == 1'b0) & (ap_predicate_op260_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_1223 = ((grp_fu_234_p1 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_1233 = ((grp_nbreadreq_fu_140_p5 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_381 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_473 = ((tmp_nbreadreq_fu_162_p3 == 1'd1) & (tmp_158_read_fu_170_p2 == 1'd1) & (grp_fu_234_p1 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_storemerge1432_i_reg_183 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge1433_i_reg_197 = 'bx;

always @ (*) begin
    ap_predicate_op135_read_state1 = ((tmp_nbreadreq_fu_162_p3 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd0));
end

always @ (*) begin
    ap_predicate_op137_read_state1 = ((tmp_nbreadreq_fu_162_p3 == 1'd1) & (grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd0));
end

always @ (*) begin
    ap_predicate_op13_read_state1 = ((grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd2));
end

always @ (*) begin
    ap_predicate_op233_write_state2 = ((tmp_147_reg_1506 == 1'd1) & (state_load_reg_1478 == 3'd2));
end

always @ (*) begin
    ap_predicate_op260_write_state2 = ((state_load_reg_1478 == 3'd3) & (tmp_146_reg_1588 == 1'd1));
end

always @ (*) begin
    ap_predicate_op267_write_state2 = ((state_load_reg_1478 == 3'd1) & (tmp_145_reg_1597 == 1'd1) & (tmp_last_V_reg_1601 == 1'd0));
end

always @ (*) begin
    ap_predicate_op270_write_state2 = ((state_load_reg_1478 == 3'd1) & (tmp_last_V_reg_1601 == 1'd1) & (tmp_145_reg_1597 == 1'd1) & (pkgNeedsMerge_load_reg_1482 == 1'd0));
end

always @ (*) begin
    ap_predicate_op272_write_state2 = ((state_load_reg_1478 == 3'd1) & (tmp_159_reg_1605 == 1'd1) & (pkgNeedsMerge_load_reg_1482 == 1'd1) & (tmp_last_V_reg_1601 == 1'd1) & (tmp_145_reg_1597 == 1'd1));
end

always @ (*) begin
    ap_predicate_op280_write_state2 = ((state_load_reg_1478 == 3'd0) & (tmp_149_reg_1613 == 1'd1) & (tmp_reg_1609 == 1'd1) & (tmp_last_V_6_reg_1621 == 1'd0));
end

always @ (*) begin
    ap_predicate_op283_write_state2 = ((state_load_reg_1478 == 3'd0) & (tmp_last_V_6_reg_1621 == 1'd1) & (tmp_149_reg_1613 == 1'd1) & (tmp_reg_1609 == 1'd1) & (tmp_158_reg_1617 == 1'd0));
end

always @ (*) begin
    ap_predicate_op286_write_state2 = ((state_load_reg_1478 == 3'd0) & (tmp_160_reg_1625 == 1'd1) & (tmp_158_reg_1617 == 1'd1) & (tmp_last_V_6_reg_1621 == 1'd1) & (tmp_149_reg_1613 == 1'd1) & (tmp_reg_1609 == 1'd1));
end

always @ (*) begin
    ap_predicate_op93_read_state1 = ((grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd3));
end

always @ (*) begin
    ap_predicate_op99_read_state1 = ((grp_nbreadreq_fu_140_p5 == 1'd1) & (state == 3'd1));
end

assign grp_fu_208_p3 = offset_V[32'd3];

assign grp_fu_215_p2 = (4'd7 - offset_V);

assign grp_fu_234_p1 = s_axis_txread_data_TLAST;

assign grp_fu_238_p2 = ((s_axis_txread_data_TKEEP == 8'd127) ? 1'b1 : 1'b0);

assign grp_fu_244_p2 = ((s_axis_txread_data_TKEEP == 8'd63) ? 1'b1 : 1'b0);

assign grp_fu_250_p2 = ((s_axis_txread_data_TKEEP == 8'd31) ? 1'b1 : 1'b0);

assign grp_fu_256_p2 = ((s_axis_txread_data_TKEEP == 8'd15) ? 1'b1 : 1'b0);

assign grp_fu_262_p2 = ((s_axis_txread_data_TKEEP == 8'd7) ? 1'b1 : 1'b0);

assign grp_fu_268_p2 = ((s_axis_txread_data_TKEEP == 8'd3) ? 1'b1 : 1'b0);

assign grp_fu_274_p2 = ((s_axis_txread_data_TKEEP == 8'd1) ? 1'b1 : 1'b0);

assign grp_fu_280_p2 = (grp_fu_274_p2 | grp_fu_268_p2);

assign grp_fu_286_p3 = s_axis_txread_data_TKEEP[32'd7];

assign grp_fu_294_p2 = ($signed(4'd8) - $signed(offset_V_load_reg_1486));

assign grp_fu_299_p2 = ($signed(4'd8) - $signed(offset_V_load_reg_1486));

assign grp_nbreadreq_fu_140_p5 = s_axis_txread_data_TVALID;

assign icmp_ln391_fu_342_p2 = ((zext_ln391_fu_338_p1 != 29'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_2_fu_494_p2 = ((zext_ln414_23_fu_490_p1 != 29'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_388_p2 = ((zext_ln414_19_fu_384_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln647_1_fu_704_p2 = ((zext_ln647_18_fu_700_p1 != 29'd0) ? 1'b1 : 1'b0);

assign icmp_ln647_fu_612_p2 = ((zext_ln647_15_fu_608_p1 != 26'd0) ? 1'b1 : 1'b0);

assign lshr_ln391_fu_1109_p2 = 8'd255 >> zext_ln391_2_fu_1099_p1;

assign lshr_ln414_10_fu_554_p2 = 8'd255 >> zext_ln414_26_fu_538_p1;

assign lshr_ln414_11_fu_1307_p2 = 64'd18446744073709551615 >> zext_ln414_27_fu_1304_p1;

assign lshr_ln414_12_fu_1366_p2 = 8'd255 >> zext_ln414_28_fu_1362_p1;

assign lshr_ln414_6_fu_1071_p2 = 8'd255 >> zext_ln414_16_fu_1067_p1;

assign lshr_ln414_7_fu_1162_p2 = 64'd18446744073709551615 >> zext_ln414_17_fu_1159_p1;

assign lshr_ln414_8_fu_1194_p2 = 8'd255 >> zext_ln414_18_fu_1190_p1;

assign lshr_ln414_9_fu_454_p2 = 64'd18446744073709551615 >> zext_ln414_22_fu_438_p1;

assign lshr_ln414_fu_1039_p2 = 64'd18446744073709551615 >> zext_ln414_fu_1035_p1;

assign lshr_ln647_10_fu_1055_p2 = 8'd255 >> zext_ln647_10_fu_1051_p1;

assign lshr_ln647_11_fu_1147_p2 = 64'd18446744073709551615 >> zext_ln647_11_fu_1144_p1;

assign lshr_ln647_12_fu_1178_p2 = 8'd255 >> zext_ln647_12_fu_1174_p1;

assign lshr_ln647_13_fu_372_p2 = 64'd18446744073709551615 >> zext_ln647_13_fu_368_p1;

assign lshr_ln647_14_fu_470_p2 = 8'd255 >> zext_ln647_14_fu_466_p1;

assign lshr_ln647_15_fu_680_p2 = select_ln647_1_fu_654_p3 >> zext_ln647_16_fu_676_p1;

assign lshr_ln647_16_fu_1293_p2 = 64'd18446744073709551615 >> zext_ln647_17_fu_1290_p1;

assign lshr_ln647_17_fu_772_p2 = select_ln647_4_fu_746_p3 >> zext_ln647_19_fu_768_p1;

assign lshr_ln647_18_fu_1346_p2 = 8'd255 >> zext_ln647_20_fu_1343_p1;

assign lshr_ln647_fu_1017_p2 = 64'd18446744073709551615 >> zext_ln647_fu_1013_p1;

assign or_ln190_1_fu_808_p2 = (grp_fu_262_p2 | grp_fu_256_p2);

assign or_ln190_2_fu_822_p2 = (grp_fu_250_p2 | grp_fu_244_p2);

assign or_ln190_3_fu_848_p2 = (or_ln190_1_fu_808_p2 | grp_fu_280_p2);

assign or_ln190_5_fu_908_p2 = (grp_fu_262_p2 | grp_fu_256_p2);

assign or_ln190_6_fu_922_p2 = (grp_fu_250_p2 | grp_fu_244_p2);

assign or_ln190_7_fu_948_p2 = (or_ln190_5_fu_908_p2 | grp_fu_280_p2);

assign p_Result_28_fu_1390_p2 = (and_ln414_16_fu_1384_p2 | and_ln414_15_fu_1378_p2);

assign p_Result_29_fu_1153_p2 = (prevWord_data_V_9 & lshr_ln647_11_fu_1147_p2);

assign p_Result_30_fu_1168_p2 = (p_Result_29_fu_1153_p2 & lshr_ln414_7_fu_1162_p2);

assign p_Result_31_fu_1184_p2 = (prevWord_keep_V_9 & lshr_ln647_12_fu_1178_p2);

assign p_Result_32_fu_1200_p2 = (p_Result_31_fu_1184_p2 & lshr_ln414_8_fu_1194_p2);

assign p_Result_33_fu_378_p2 = (s_axis_txread_data_TDATA & lshr_ln647_13_fu_372_p2);

assign p_Result_34_fu_1237_p2 = (and_ln414_9_fu_1232_p2 | and_ln414_8_fu_1226_p2);

assign p_Result_35_fu_476_p2 = (s_axis_txread_data_TKEEP & lshr_ln647_14_fu_470_p2);

assign p_Result_36_fu_1274_p2 = (and_ln414_12_fu_1269_p2 | and_ln414_11_fu_1263_p2);

assign p_Result_37_fu_1299_p2 = (lshr_ln647_16_fu_1293_p2 & lshr_ln647_15_reg_1568);

assign p_Result_38_fu_1352_p2 = (lshr_ln647_18_fu_1346_p2 & lshr_ln647_17_reg_1583);

assign p_Result_39_fu_1023_p2 = (prevWord_data_V_9 & lshr_ln647_fu_1017_p2);

assign p_Result_40_fu_1045_p2 = (p_Result_39_fu_1023_p2 & lshr_ln414_fu_1039_p2);

assign p_Result_41_fu_1061_p2 = (prevWord_keep_V_9 & lshr_ln647_10_fu_1055_p2);

assign p_Result_42_fu_1077_p2 = (p_Result_41_fu_1061_p2 & lshr_ln414_6_fu_1071_p2);

assign p_Result_43_fu_1127_p2 = (xor_ln391_fu_1121_p2 & p_Result_42_fu_1077_p2);

assign p_Result_s_fu_1331_p2 = (and_ln414_14_fu_1325_p2 | and_ln414_13_fu_1319_p2);

assign pkgNeedsMerge_load_load_fu_328_p1 = pkgNeedsMerge;

assign select_ln1359_fu_778_p3 = ((tmp_last_V_5_fu_588_p2[0:0] === 1'b1) ? 3'd0 : 3'd4);

assign select_ln190_10_fu_928_p3 = ((grp_fu_238_p2[0:0] === 1'b1) ? 4'd7 : 4'd8);

assign select_ln190_11_fu_936_p3 = ((grp_fu_280_p2[0:0] === 1'b1) ? select_ln190_7_fu_892_p3 : select_ln190_8_fu_900_p3);

assign select_ln190_12_fu_954_p3 = ((or_ln190_6_fu_922_p2[0:0] === 1'b1) ? select_ln190_9_fu_914_p3 : select_ln190_10_fu_928_p3);

assign select_ln190_13_fu_962_p3 = ((or_ln190_7_fu_948_p2[0:0] === 1'b1) ? zext_ln190_1_fu_944_p1 : select_ln190_12_fu_954_p3);

assign select_ln190_1_fu_800_p3 = ((grp_fu_262_p2[0:0] === 1'b1) ? 3'd3 : 3'd4);

assign select_ln190_2_fu_814_p3 = ((grp_fu_250_p2[0:0] === 1'b1) ? 4'd5 : 4'd6);

assign select_ln190_3_fu_828_p3 = ((grp_fu_238_p2[0:0] === 1'b1) ? 4'd7 : 4'd8);

assign select_ln190_4_fu_836_p3 = ((grp_fu_280_p2[0:0] === 1'b1) ? select_ln190_fu_792_p3 : select_ln190_1_fu_800_p3);

assign select_ln190_5_fu_854_p3 = ((or_ln190_2_fu_822_p2[0:0] === 1'b1) ? select_ln190_2_fu_814_p3 : select_ln190_3_fu_828_p3);

assign select_ln190_6_fu_862_p3 = ((or_ln190_3_fu_848_p2[0:0] === 1'b1) ? zext_ln190_fu_844_p1 : select_ln190_5_fu_854_p3);

assign select_ln190_7_fu_892_p3 = ((grp_fu_274_p2[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign select_ln190_8_fu_900_p3 = ((grp_fu_262_p2[0:0] === 1'b1) ? 3'd3 : 3'd4);

assign select_ln190_9_fu_914_p3 = ((grp_fu_250_p2[0:0] === 1'b1) ? 4'd5 : 4'd6);

assign select_ln190_fu_792_p3 = ((grp_fu_274_p2[0:0] === 1'b1) ? 3'd1 : 3'd2);

assign select_ln391_1_fu_1089_p3 = ((icmp_ln391_reg_1495[0:0] === 1'b1) ? sub_ln391_reg_1501 : 4'd0);

assign select_ln391_fu_1083_p3 = ((icmp_ln391_reg_1495[0:0] === 1'b1) ? 4'd7 : offset_V_load_reg_1486);

assign select_ln414_10_fu_1215_p3 = ((icmp_ln414_reg_1524[0:0] === 1'b1) ? tmp_151_fu_1206_p4 : shl_ln414_reg_1529);

assign select_ln414_11_fu_500_p3 = ((icmp_ln414_2_fu_494_p2[0:0] === 1'b1) ? 4'd7 : offset_V);

assign select_ln414_12_fu_508_p3 = ((icmp_ln414_2_fu_494_p2[0:0] === 1'b1) ? grp_fu_215_p2 : offset_V);

assign select_ln414_13_fu_522_p3 = ((icmp_ln414_2_fu_494_p2[0:0] === 1'b1) ? sub_ln414_10_fu_516_p2 : 4'd0);

assign select_ln414_14_fu_1252_p3 = ((icmp_ln414_2_reg_1541[0:0] === 1'b1) ? tmp_153_fu_1243_p4 : shl_ln414_5_reg_1546);

assign select_ln414_8_fu_408_p3 = ((icmp_ln414_fu_388_p2[0:0] === 1'b1) ? sub_ln414_7_fu_394_p2 : Lo_assign_fu_348_p3);

assign select_ln414_9_fu_422_p3 = ((icmp_ln414_fu_388_p2[0:0] === 1'b1) ? sub_ln414_8_fu_416_p2 : 7'd0);

assign select_ln414_fu_400_p3 = ((icmp_ln414_fu_388_p2[0:0] === 1'b1) ? 7'd63 : Lo_assign_fu_348_p3);

assign select_ln647_1_fu_654_p3 = ((icmp_ln647_fu_612_p2[0:0] === 1'b1) ? tmp_155_fu_618_p4 : s_axis_txread_data_TDATA);

assign select_ln647_2_fu_662_p3 = ((icmp_ln647_fu_612_p2[0:0] === 1'b1) ? sub_ln647_5_fu_634_p2 : sub_ln1354_fu_594_p2);

assign select_ln647_3_fu_738_p3 = ((icmp_ln647_1_fu_704_p2[0:0] === 1'b1) ? add_ln647_1_fu_720_p2 : sub_ln647_9_fu_732_p2);

assign select_ln647_4_fu_746_p3 = ((icmp_ln647_1_fu_704_p2[0:0] === 1'b1) ? tmp_157_fu_710_p4 : s_axis_txread_data_TKEEP);

assign select_ln647_5_fu_754_p3 = ((icmp_ln647_1_fu_704_p2[0:0] === 1'b1) ? sub_ln647_8_fu_726_p2 : sub_ln791_fu_566_p2);

assign select_ln647_fu_646_p3 = ((icmp_ln647_fu_612_p2[0:0] === 1'b1) ? add_ln647_fu_628_p2 : sub_ln647_6_fu_640_p2);

assign shl_ln391_fu_1103_p2 = 8'd255 << zext_ln391_1_fu_1095_p1;

assign shl_ln414_4_fu_448_p2 = 64'd18446744073709551615 << zext_ln414_21_fu_434_p1;

assign shl_ln414_5_fu_542_p2 = p_Result_35_fu_476_p2 << zext_ln414_24_fu_530_p1;

assign shl_ln414_6_fu_548_p2 = 8'd255 << zext_ln414_25_fu_534_p1;

assign shl_ln414_fu_442_p2 = p_Result_33_fu_378_p2 << zext_ln414_20_fu_430_p1;

assign shl_ln791_fu_576_p2 = 8'd1 << zext_ln791_fu_572_p1;

assign shl_ln_fu_1000_p3 = {{offset_V_load_reg_1486}, {3'd0}};

assign state_load_load_fu_324_p1 = state;

assign sub_ln1354_fu_594_p2 = ($signed(7'd64) - $signed(Lo_assign_fu_348_p3));

assign sub_ln414_10_fu_516_p2 = (4'd7 - offset_V);

assign sub_ln414_11_fu_686_p2 = ($signed(7'd64) - $signed(Lo_assign_fu_348_p3));

assign sub_ln414_12_fu_1357_p2 = ($signed(4'd8) - $signed(offset_V_load_reg_1486));

assign sub_ln414_5_fu_362_p2 = ($signed(7'd64) - $signed(Lo_assign_fu_348_p3));

assign sub_ln414_7_fu_394_p2 = (7'd63 - Lo_assign_fu_348_p3);

assign sub_ln414_8_fu_416_p2 = (7'd63 - Lo_assign_fu_348_p3);

assign sub_ln414_fu_1029_p2 = ($signed(7'd64) - $signed(shl_ln_fu_1000_p3));

assign sub_ln647_10_fu_762_p2 = (4'd7 - select_ln647_3_fu_738_p3);

assign sub_ln647_3_fu_356_p2 = ($signed(7'd64) - $signed(Lo_assign_fu_348_p3));

assign sub_ln647_5_fu_634_p2 = (7'd63 - sub_ln1354_fu_594_p2);

assign sub_ln647_6_fu_640_p2 = (7'd63 - sub_ln1354_fu_594_p2);

assign sub_ln647_7_fu_670_p2 = (7'd63 - select_ln647_fu_646_p3);

assign sub_ln647_8_fu_726_p2 = (4'd7 - sub_ln791_fu_566_p2);

assign sub_ln647_9_fu_732_p2 = (4'd7 - sub_ln791_fu_566_p2);

assign sub_ln647_fu_1007_p2 = ($signed(7'd64) - $signed(shl_ln_fu_1000_p3));

assign sub_ln791_fu_566_p2 = ($signed(4'd8) - $signed(offset_V));

assign tmp73_fu_1467_p4 = {{{{1'd0}, {reg_308}}}, {reg_304}};

integer ap_tvar_int_0;

always @ (shl_ln414_reg_1529) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 63 - 0) begin
            tmp_151_fu_1206_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_151_fu_1206_p4[ap_tvar_int_0] = shl_ln414_reg_1529[63 - ap_tvar_int_0];
        end
    end
end

assign tmp_152_fu_482_p3 = offset_V[32'd3];

integer ap_tvar_int_1;

always @ (shl_ln414_5_reg_1546) begin
    for (ap_tvar_int_1 = 8 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 7 - 0) begin
            tmp_153_fu_1243_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_153_fu_1243_p4[ap_tvar_int_1] = shl_ln414_5_reg_1546[7 - ap_tvar_int_1];
        end
    end
end

assign tmp_154_fu_600_p3 = sub_ln1354_fu_594_p2[32'd6];

integer ap_tvar_int_2;

always @ (s_axis_txread_data_TDATA) begin
    for (ap_tvar_int_2 = 64 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 63 - 0) begin
            tmp_155_fu_618_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_155_fu_618_p4[ap_tvar_int_2] = s_axis_txread_data_TDATA[63 - ap_tvar_int_2];
        end
    end
end

assign tmp_156_fu_692_p3 = sub_ln791_fu_566_p2[32'd3];

integer ap_tvar_int_3;

always @ (s_axis_txread_data_TKEEP) begin
    for (ap_tvar_int_3 = 8 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 7 - 0) begin
            tmp_157_fu_710_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_157_fu_710_p4[ap_tvar_int_3] = s_axis_txread_data_TKEEP[7 - ap_tvar_int_3];
        end
    end
end

assign tmp_158_read_fu_170_p2 = memAccessBreakdown2t_1_dout;

assign tmp_1_fu_1456_p4 = {{{{1'd1}, {reg_308}}}, {reg_304}};

assign tmp_2_fu_1445_p4 = {{{{1'd0}, {reg_308}}}, {reg_304}};

assign tmp_3_fu_1434_p4 = {{{{1'd0}, {reg_308}}}, {reg_304}};

assign tmp_4_fu_1423_p4 = {{{{1'd1}, {reg_308}}}, {reg_304}};

assign tmp_5_fu_1412_p4 = {{{{1'd0}, {reg_308}}}, {reg_304}};

assign tmp_6_fu_1402_p4 = {{{tmp_last_V_3_reg_1592}, {reg_308}}, {reg_304}};

assign tmp_7_fu_1280_p4 = {{{tmp_last_V_5_reg_1558}, {p_Result_36_fu_1274_p2}}, {p_Result_34_fu_1237_p2}};

assign tmp_8_fu_1133_p4 = {{{{1'd1}, {p_Result_43_fu_1127_p2}}}, {p_Result_40_fu_1045_p2}};

assign tmp_last_V_5_fu_588_p2 = ((and_ln791_fu_582_p2 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_nbreadreq_fu_162_p3 = memAccessBreakdown2t_1_empty_n;

assign xor_ln391_fu_1121_p2 = (8'd255 ^ and_ln391_fu_1115_p2);

assign xor_ln414_6_fu_1258_p2 = (8'd255 ^ and_ln414_10_reg_1552);

assign xor_ln414_7_fu_1313_p2 = (lshr_ln414_11_fu_1307_p2 ^ 64'd18446744073709551615);

assign xor_ln414_8_fu_1372_p2 = (lshr_ln414_12_fu_1366_p2 ^ 8'd255);

assign xor_ln414_fu_1221_p2 = (64'd18446744073709551615 ^ and_ln414_reg_1535);

assign zext_ln1262_fu_982_p1 = ap_phi_mux_storemerge1433_i_phi_fu_200_p4;

assign zext_ln1314_fu_876_p1 = ap_phi_mux_storemerge1432_i_phi_fu_186_p6;

assign zext_ln190_1_fu_944_p1 = select_ln190_11_fu_936_p3;

assign zext_ln190_fu_844_p1 = select_ln190_4_fu_836_p3;

assign zext_ln391_1_fu_1095_p1 = select_ln391_fu_1083_p3;

assign zext_ln391_2_fu_1099_p1 = select_ln391_1_fu_1089_p3;

assign zext_ln391_fu_338_p1 = grp_fu_208_p3;

assign zext_ln414_16_fu_1067_p1 = grp_fu_299_p2;

assign zext_ln414_17_fu_1159_p1 = sub_ln414_5_reg_1519;

assign zext_ln414_18_fu_1190_p1 = grp_fu_299_p2;

assign zext_ln414_19_fu_384_p1 = grp_fu_208_p3;

assign zext_ln414_20_fu_430_p1 = select_ln414_8_fu_408_p3;

assign zext_ln414_21_fu_434_p1 = select_ln414_fu_400_p3;

assign zext_ln414_22_fu_438_p1 = select_ln414_9_fu_422_p3;

assign zext_ln414_23_fu_490_p1 = tmp_152_fu_482_p3;

assign zext_ln414_24_fu_530_p1 = select_ln414_12_fu_508_p3;

assign zext_ln414_25_fu_534_p1 = select_ln414_11_fu_500_p3;

assign zext_ln414_26_fu_538_p1 = select_ln414_13_fu_522_p3;

assign zext_ln414_27_fu_1304_p1 = sub_ln414_11_reg_1573;

assign zext_ln414_28_fu_1362_p1 = sub_ln414_12_fu_1357_p2;

assign zext_ln414_fu_1035_p1 = sub_ln414_fu_1029_p2;

assign zext_ln647_10_fu_1051_p1 = grp_fu_294_p2;

assign zext_ln647_11_fu_1144_p1 = sub_ln647_3_reg_1514;

assign zext_ln647_12_fu_1174_p1 = grp_fu_294_p2;

assign zext_ln647_13_fu_368_p1 = Lo_assign_fu_348_p3;

assign zext_ln647_14_fu_466_p1 = offset_V;

assign zext_ln647_15_fu_608_p1 = tmp_154_fu_600_p3;

assign zext_ln647_16_fu_676_p1 = select_ln647_2_fu_662_p3;

assign zext_ln647_17_fu_1290_p1 = sub_ln647_7_reg_1563;

assign zext_ln647_18_fu_700_p1 = tmp_156_fu_692_p3;

assign zext_ln647_19_fu_768_p1 = select_ln647_5_fu_754_p3;

assign zext_ln647_20_fu_1343_p1 = sub_ln647_10_reg_1578;

assign zext_ln647_fu_1013_p1 = sub_ln647_fu_1007_p2;

assign zext_ln791_fu_572_p1 = sub_ln791_fu_566_p2;

always @ (posedge ap_clk) begin
    sub_ln647_3_reg_1514[2:0] <= 3'b000;
    sub_ln414_5_reg_1519[2:0] <= 3'b000;
    sub_ln647_7_reg_1563[0] <= 1'b0;
    sub_ln414_11_reg_1573[2:0] <= 3'b000;
end

endmodule //read_data_stitching
