INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC_contest/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
WARNING: [VRFC 10-3380] identifier 'WBDT' is used before its declaration [C:/Users/fossu/Desktop/IC_contest/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sources_1/imports/2019_grad_cell/CONV.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fossu/Desktop/IC_contest/107_IC_Contest_Preround/Verilog/CONV_Vivado_Version2/CONV_Vivado_Version1.srcs/sim_1/imports/2019_grad_cell/testfixture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testfixture
